
CMS_H743VI_PD_3CH_LWIP_SERVER_IDE_V21.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012694  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b08  08012934  08012934  00013934  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801343c  0801343c  0001443c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08013444  08013444  00014444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08013448  08013448  00014448  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000070  20000000  0801344c  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000dfc  20000070  080134bc  00015070  2**2
                  ALLOC
  8 ._user_heap_stack 00003004  20000e6c  080134bc  00015e6c  2**0
                  ALLOC
  9 .prpd_data_buffer 00080000  24000000  24000000  00016000  2**2
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  00015070  2**0
                  CONTENTS, READONLY
 11 .debug_info   000321db  00000000  00000000  0001509e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000053eb  00000000  00000000  00047279  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002358  00000000  00000000  0004c668  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001b72  00000000  00000000  0004e9c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0004507b  00000000  00000000  00050532  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0003344d  00000000  00000000  000955ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    001a03de  00000000  00000000  000c89fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  00268dd8  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000a1d0  00000000  00000000  00268e1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000004b  00000000  00000000  00272fec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	20000070 	.word	0x20000070
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801291c 	.word	0x0801291c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	20000074 	.word	0x20000074
 80002dc:	0801291c 	.word	0x0801291c

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80006c4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80006c8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80006cc:	f003 0301 	and.w	r3, r3, #1
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d013      	beq.n	80006fc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80006d4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80006d8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80006dc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d00b      	beq.n	80006fc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80006e4:	e000      	b.n	80006e8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80006e6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80006e8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d0f9      	beq.n	80006e6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80006f2:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80006f6:	687a      	ldr	r2, [r7, #4]
 80006f8:	b2d2      	uxtb	r2, r2
 80006fa:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80006fc:	687b      	ldr	r3, [r7, #4]
}
 80006fe:	4618      	mov	r0, r3
 8000700:	370c      	adds	r7, #12
 8000702:	46bd      	mov	sp, r7
 8000704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000708:	4770      	bx	lr

0800070a <_write>:
DMA_HandleTypeDef hdma_usart1_rx;
DMA_HandleTypeDef hdma_usart6_rx;

/* USER CODE BEGIN PV */
size_t _write(int handle, const unsigned char * buffer, size_t size)
{
 800070a:	b580      	push	{r7, lr}
 800070c:	b086      	sub	sp, #24
 800070e:	af00      	add	r7, sp, #0
 8000710:	60f8      	str	r0, [r7, #12]
 8000712:	60b9      	str	r1, [r7, #8]
 8000714:	607a      	str	r2, [r7, #4]
  /* Sending in normal mode */
   for(int i=0; i<size; i++){
 8000716:	2300      	movs	r3, #0
 8000718:	617b      	str	r3, [r7, #20]
 800071a:	e009      	b.n	8000730 <_write+0x26>
      ITM_SendChar(*buffer++);
 800071c:	68bb      	ldr	r3, [r7, #8]
 800071e:	1c5a      	adds	r2, r3, #1
 8000720:	60ba      	str	r2, [r7, #8]
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	4618      	mov	r0, r3
 8000726:	f7ff ffc9 	bl	80006bc <ITM_SendChar>
   for(int i=0; i<size; i++){
 800072a:	697b      	ldr	r3, [r7, #20]
 800072c:	3301      	adds	r3, #1
 800072e:	617b      	str	r3, [r7, #20]
 8000730:	697b      	ldr	r3, [r7, #20]
 8000732:	687a      	ldr	r2, [r7, #4]
 8000734:	429a      	cmp	r2, r3
 8000736:	d8f1      	bhi.n	800071c <_write+0x12>
   }
   return size;
 8000738:	687b      	ldr	r3, [r7, #4]
  else
  {
    return -1;
  }
*/
}
 800073a:	4618      	mov	r0, r3
 800073c:	3718      	adds	r7, #24
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
	...

08000744 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000744:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000746:	b0c3      	sub	sp, #268	@ 0x10c
 8000748:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800074a:	f000 fccf 	bl	80010ec <MPU_Config>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800074e:	4bc3      	ldr	r3, [pc, #780]	@ (8000a5c <main+0x318>)
 8000750:	695b      	ldr	r3, [r3, #20]
 8000752:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000756:	2b00      	cmp	r3, #0
 8000758:	d11b      	bne.n	8000792 <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800075a:	f3bf 8f4f 	dsb	sy
}
 800075e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000760:	f3bf 8f6f 	isb	sy
}
 8000764:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000766:	4bbd      	ldr	r3, [pc, #756]	@ (8000a5c <main+0x318>)
 8000768:	2200      	movs	r2, #0
 800076a:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800076e:	f3bf 8f4f 	dsb	sy
}
 8000772:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000774:	f3bf 8f6f 	isb	sy
}
 8000778:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800077a:	4bb8      	ldr	r3, [pc, #736]	@ (8000a5c <main+0x318>)
 800077c:	695b      	ldr	r3, [r3, #20]
 800077e:	4ab7      	ldr	r2, [pc, #732]	@ (8000a5c <main+0x318>)
 8000780:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000784:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000786:	f3bf 8f4f 	dsb	sy
}
 800078a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800078c:	f3bf 8f6f 	isb	sy
}
 8000790:	e000      	b.n	8000794 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000792:	bf00      	nop
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000794:	4bb1      	ldr	r3, [pc, #708]	@ (8000a5c <main+0x318>)
 8000796:	695b      	ldr	r3, [r3, #20]
 8000798:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800079c:	2b00      	cmp	r3, #0
 800079e:	d143      	bne.n	8000828 <main+0xe4>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80007a0:	4bae      	ldr	r3, [pc, #696]	@ (8000a5c <main+0x318>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80007a8:	f3bf 8f4f 	dsb	sy
}
 80007ac:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 80007ae:	4bab      	ldr	r3, [pc, #684]	@ (8000a5c <main+0x318>)
 80007b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80007b4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80007b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80007bc:	0b5b      	lsrs	r3, r3, #13
 80007be:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80007c2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80007c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80007ca:	08db      	lsrs	r3, r3, #3
 80007cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80007d0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80007d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80007d8:	015a      	lsls	r2, r3, #5
 80007da:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 80007de:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80007e0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80007e4:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80007e6:	499d      	ldr	r1, [pc, #628]	@ (8000a5c <main+0x318>)
 80007e8:	4313      	orrs	r3, r2
 80007ea:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 80007ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80007f2:	1e5a      	subs	r2, r3, #1
 80007f4:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d1eb      	bne.n	80007d4 <main+0x90>
    } while(sets-- != 0U);
 80007fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000800:	1e5a      	subs	r2, r3, #1
 8000802:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d1dd      	bne.n	80007c6 <main+0x82>
  __ASM volatile ("dsb 0xF":::"memory");
 800080a:	f3bf 8f4f 	dsb	sy
}
 800080e:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000810:	4b92      	ldr	r3, [pc, #584]	@ (8000a5c <main+0x318>)
 8000812:	695b      	ldr	r3, [r3, #20]
 8000814:	4a91      	ldr	r2, [pc, #580]	@ (8000a5c <main+0x318>)
 8000816:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800081a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800081c:	f3bf 8f4f 	dsb	sy
}
 8000820:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000822:	f3bf 8f6f 	isb	sy
}
 8000826:	e000      	b.n	800082a <main+0xe6>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000828:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800082a:	f002 f8df 	bl	80029ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800082e:	f000 f933 	bl	8000a98 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000832:	f000 f9bb 	bl	8000bac <PeriphCommonClock_Config>
  MX_USART6_UART_Init();
  MX_SDMMC1_SD_Init();
  MX_FATFS_Init();
  /* USER CODE BEGIN 2 */
#endif
  MX_GPIO_Init();
 8000836:	f000 faeb 	bl	8000e10 <MX_GPIO_Init>
  POW_CLT_V3P3C_ON();
 800083a:	2200      	movs	r2, #0
 800083c:	2110      	movs	r1, #16
 800083e:	4888      	ldr	r0, [pc, #544]	@ (8000a60 <main+0x31c>)
 8000840:	f004 fe82 	bl	8005548 <HAL_GPIO_WritePin>
  POW_CLT_V3P3D_ON();
 8000844:	2200      	movs	r2, #0
 8000846:	2101      	movs	r1, #1
 8000848:	4885      	ldr	r0, [pc, #532]	@ (8000a60 <main+0x31c>)
 800084a:	f004 fe7d 	bl	8005548 <HAL_GPIO_WritePin>
  POW_CLT_V3P3E_ON();
 800084e:	2200      	movs	r2, #0
 8000850:	2102      	movs	r1, #2
 8000852:	4884      	ldr	r0, [pc, #528]	@ (8000a64 <main+0x320>)
 8000854:	f004 fe78 	bl	8005548 <HAL_GPIO_WritePin>
  POW_CTL_V5P0A_ON();
 8000858:	2201      	movs	r2, #1
 800085a:	2101      	movs	r1, #1
 800085c:	4881      	ldr	r0, [pc, #516]	@ (8000a64 <main+0x320>)
 800085e:	f004 fe73 	bl	8005548 <HAL_GPIO_WritePin>
  POW_CLT_V5P0C_ON();
 8000862:	2201      	movs	r2, #1
 8000864:	2102      	movs	r1, #2
 8000866:	487e      	ldr	r0, [pc, #504]	@ (8000a60 <main+0x31c>)
 8000868:	f004 fe6e 	bl	8005548 <HAL_GPIO_WritePin>
  HAL_Delay(500);
 800086c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000870:	f002 f918 	bl	8002aa4 <HAL_Delay>

  MX_DMA_Init();
 8000874:	f000 fa84 	bl	8000d80 <MX_DMA_Init>
  MX_BDMA_Init();
 8000878:	f000 fa62 	bl	8000d40 <MX_BDMA_Init>
  MX_FATFS_Init();
 800087c:	f00c fba4 	bl	800cfc8 <MX_FATFS_Init>
  MX_RTC_Init();
 8000880:	f000 f9c4 	bl	8000c0c <MX_RTC_Init>
  MX_SDMMC1_SD_Init();
 8000884:	f000 fa38 	bl	8000cf8 <MX_SDMMC1_SD_Init>
  HAL_PWREx_EnableBatteryCharging(PWR_BATTERY_CHARGING_RESISTOR_1_5);
 8000888:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800088c:	f004 fee4 	bl	8005658 <HAL_PWREx_EnableBatteryCharging>

  char filename[128] = {0};
 8000890:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000894:	2280      	movs	r2, #128	@ 0x80
 8000896:	2100      	movs	r1, #0
 8000898:	4618      	mov	r0, r3
 800089a:	f011 f90b 	bl	8011ab4 <memset>
  RTC_TimeTypeDef sTime = {0};
 800089e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80008a2:	2200      	movs	r2, #0
 80008a4:	601a      	str	r2, [r3, #0]
 80008a6:	605a      	str	r2, [r3, #4]
 80008a8:	609a      	str	r2, [r3, #8]
 80008aa:	60da      	str	r2, [r3, #12]
 80008ac:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80008ae:	2300      	movs	r3, #0
 80008b0:	647b      	str	r3, [r7, #68]	@ 0x44
  uint8_t last_sec=0;
 80008b2:	2300      	movs	r3, #0
 80008b4:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7
  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80008b8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80008bc:	2200      	movs	r2, #0
 80008be:	4619      	mov	r1, r3
 80008c0:	4869      	ldr	r0, [pc, #420]	@ (8000a68 <main+0x324>)
 80008c2:	f008 fd13 	bl	80092ec <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80008c6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80008ca:	2200      	movs	r2, #0
 80008cc:	4619      	mov	r1, r3
 80008ce:	4866      	ldr	r0, [pc, #408]	@ (8000a68 <main+0x324>)
 80008d0:	f008 fdf0 	bl	80094b4 <HAL_RTC_GetDate>
  
  last_sec = sTime.Seconds;
 80008d4:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 80008d8:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7

  uint32_t start_time, end_time, elapsed_time;

  /********** FOR TEST ***********/
  memset(prpd_data_buffer, '1', sizeof(prpd_data_buffer));
 80008dc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80008e0:	2131      	movs	r1, #49	@ 0x31
 80008e2:	4862      	ldr	r0, [pc, #392]	@ (8000a6c <main+0x328>)
 80008e4:	f011 f8e6 	bl	8011ab4 <memset>

  uint16_t file_header_temp_buffer[32] = {0};
 80008e8:	1d3b      	adds	r3, r7, #4
 80008ea:	2240      	movs	r2, #64	@ 0x40
 80008ec:	2100      	movs	r1, #0
 80008ee:	4618      	mov	r0, r3
 80008f0:	f011 f8e0 	bl	8011ab4 <memset>
  /*******************************/

  HAL_Delay(500);
 80008f4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80008f8:	f002 f8d4 	bl	8002aa4 <HAL_Delay>
  /* USER CODE BEGIN WHILE */

  while (1)
  {
    /********** FOR TEST ***********/
    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80008fc:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000900:	2200      	movs	r2, #0
 8000902:	4619      	mov	r1, r3
 8000904:	4858      	ldr	r0, [pc, #352]	@ (8000a68 <main+0x324>)
 8000906:	f008 fcf1 	bl	80092ec <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800090a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800090e:	2200      	movs	r2, #0
 8000910:	4619      	mov	r1, r3
 8000912:	4855      	ldr	r0, [pc, #340]	@ (8000a68 <main+0x324>)
 8000914:	f008 fdce 	bl	80094b4 <HAL_RTC_GetDate>

    sprintf((char*)file_header_temp_buffer,
      "%02d%02d%02d%02d%02d%02d",
      sDate.Year, sDate.Month, sDate.Date,
 8000918:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
    sprintf((char*)file_header_temp_buffer,
 800091c:	461d      	mov	r5, r3
      sDate.Year, sDate.Month, sDate.Date,
 800091e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
    sprintf((char*)file_header_temp_buffer,
 8000922:	461e      	mov	r6, r3
      sDate.Year, sDate.Month, sDate.Date,
 8000924:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
      sTime.Hours, sTime.Minutes, sTime.Seconds);
 8000928:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 800092c:	f897 1049 	ldrb.w	r1, [r7, #73]	@ 0x49
 8000930:	f897 004a 	ldrb.w	r0, [r7, #74]	@ 0x4a
    sprintf((char*)file_header_temp_buffer,
 8000934:	4604      	mov	r4, r0
 8000936:	1d38      	adds	r0, r7, #4
 8000938:	9403      	str	r4, [sp, #12]
 800093a:	9102      	str	r1, [sp, #8]
 800093c:	9201      	str	r2, [sp, #4]
 800093e:	9300      	str	r3, [sp, #0]
 8000940:	4633      	mov	r3, r6
 8000942:	462a      	mov	r2, r5
 8000944:	494a      	ldr	r1, [pc, #296]	@ (8000a70 <main+0x32c>)
 8000946:	f010 ffa1 	bl	801188c <siprintf>

    strcat((char*)file_header_temp_buffer,"1234567890");
 800094a:	1d3b      	adds	r3, r7, #4
 800094c:	4618      	mov	r0, r3
 800094e:	f7ff fcc7 	bl	80002e0 <strlen>
 8000952:	4603      	mov	r3, r0
 8000954:	461a      	mov	r2, r3
 8000956:	1d3b      	adds	r3, r7, #4
 8000958:	4413      	add	r3, r2
 800095a:	4946      	ldr	r1, [pc, #280]	@ (8000a74 <main+0x330>)
 800095c:	461a      	mov	r2, r3
 800095e:	460b      	mov	r3, r1
 8000960:	cb03      	ldmia	r3!, {r0, r1}
 8000962:	6010      	str	r0, [r2, #0]
 8000964:	6051      	str	r1, [r2, #4]
 8000966:	8819      	ldrh	r1, [r3, #0]
 8000968:	789b      	ldrb	r3, [r3, #2]
 800096a:	8111      	strh	r1, [r2, #8]
 800096c:	7293      	strb	r3, [r2, #10]
    /*******************************/

    if(bf_sdflag == 1)
 800096e:	4b42      	ldr	r3, [pc, #264]	@ (8000a78 <main+0x334>)
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	2b01      	cmp	r3, #1
 8000974:	d162      	bne.n	8000a3c <main+0x2f8>
    {
      HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000976:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800097a:	2200      	movs	r2, #0
 800097c:	4619      	mov	r1, r3
 800097e:	483a      	ldr	r0, [pc, #232]	@ (8000a68 <main+0x324>)
 8000980:	f008 fcb4 	bl	80092ec <HAL_RTC_GetTime>
      HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000984:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000988:	2200      	movs	r2, #0
 800098a:	4619      	mov	r1, r3
 800098c:	4836      	ldr	r0, [pc, #216]	@ (8000a68 <main+0x324>)
 800098e:	f008 fd91 	bl	80094b4 <HAL_RTC_GetDate>

      end_time = HAL_GetTick();
 8000992:	f002 f87b 	bl	8002a8c <HAL_GetTick>
 8000996:	f8c7 00ec 	str.w	r0, [r7, #236]	@ 0xec
      elapsed_time = end_time - start_time;
 800099a:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 800099e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80009a2:	1ad3      	subs	r3, r2, r3
 80009a4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  
      // 시간이 경과해야하고 측정시간은 5분 이하 이거나 write_complete_flag가 0이어야 한다.
      if((last_sec != sTime.Seconds) && ((elapsed_time < 300000) || (prpd_write_complete_flag == 0)))
 80009a8:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 80009ac:	f897 20f7 	ldrb.w	r2, [r7, #247]	@ 0xf7
 80009b0:	429a      	cmp	r2, r3
 80009b2:	d01c      	beq.n	80009ee <main+0x2aa>
 80009b4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80009b8:	4a30      	ldr	r2, [pc, #192]	@ (8000a7c <main+0x338>)
 80009ba:	4293      	cmp	r3, r2
 80009bc:	d903      	bls.n	80009c6 <main+0x282>
 80009be:	4b30      	ldr	r3, [pc, #192]	@ (8000a80 <main+0x33c>)
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d113      	bne.n	80009ee <main+0x2aa>
      {
        printf("elapsed_time : %lu\n", elapsed_time);
 80009c6:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 80009ca:	482e      	ldr	r0, [pc, #184]	@ (8000a84 <main+0x340>)
 80009cc:	f010 feb8 	bl	8011740 <iprintf>
        save_file_to_sdcard(file_header_temp_buffer, sizeof(file_header_temp_buffer),prpd_data_buffer, sizeof(prpd_data_buffer), filename);
 80009d0:	1d38      	adds	r0, r7, #4
 80009d2:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80009d6:	9300      	str	r3, [sp, #0]
 80009d8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80009dc:	4a23      	ldr	r2, [pc, #140]	@ (8000a6c <main+0x328>)
 80009de:	2140      	movs	r1, #64	@ 0x40
 80009e0:	f000 fc70 	bl	80012c4 <save_file_to_sdcard>
        last_sec = sTime.Seconds;
 80009e4:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 80009e8:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7
 80009ec:	e035      	b.n	8000a5a <main+0x316>
      }
      else if((last_sec != sTime.Seconds) && (elapsed_time >= 300000) && (prpd_write_complete_flag == 1))
 80009ee:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 80009f2:	f897 20f7 	ldrb.w	r2, [r7, #247]	@ 0xf7
 80009f6:	429a      	cmp	r2, r3
 80009f8:	d080      	beq.n	80008fc <main+0x1b8>
 80009fa:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80009fe:	4a1f      	ldr	r2, [pc, #124]	@ (8000a7c <main+0x338>)
 8000a00:	4293      	cmp	r3, r2
 8000a02:	f67f af7b 	bls.w	80008fc <main+0x1b8>
 8000a06:	4b1e      	ldr	r3, [pc, #120]	@ (8000a80 <main+0x33c>)
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	2b01      	cmp	r3, #1
 8000a0c:	f47f af76 	bne.w	80008fc <main+0x1b8>
      {
        printf("elapsed_time : %lu\n", elapsed_time);
 8000a10:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8000a14:	481b      	ldr	r0, [pc, #108]	@ (8000a84 <main+0x340>)
 8000a16:	f010 fe93 	bl	8011740 <iprintf>
        start_time = HAL_GetTick();
 8000a1a:	f002 f837 	bl	8002a8c <HAL_GetTick>
 8000a1e:	f8c7 00f0 	str.w	r0, [r7, #240]	@ 0xf0
        is_new_file = 0;
 8000a22:	4b19      	ldr	r3, [pc, #100]	@ (8000a88 <main+0x344>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	701a      	strb	r2, [r3, #0]
        printf("\n%s\n\n",filename);
 8000a28:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	4817      	ldr	r0, [pc, #92]	@ (8000a8c <main+0x348>)
 8000a30:	f010 fe86 	bl	8011740 <iprintf>
        printf("File saved successfully\n");
 8000a34:	4816      	ldr	r0, [pc, #88]	@ (8000a90 <main+0x34c>)
 8000a36:	f010 feeb 	bl	8011810 <puts>
 8000a3a:	e75f      	b.n	80008fc <main+0x1b8>
      }
    }
    // SD카드 연결이 끊긴 경우 재초기화
    else
    {
      printf("error\n");
 8000a3c:	4815      	ldr	r0, [pc, #84]	@ (8000a94 <main+0x350>)
 8000a3e:	f010 fee7 	bl	8011810 <puts>
      HAL_Delay(500);
 8000a42:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a46:	f002 f82d 	bl	8002aa4 <HAL_Delay>
      check_sd_card_present();
 8000a4a:	f000 fbe5 	bl	8001218 <check_sd_card_present>
      MX_SDMMC1_SD_Init();
 8000a4e:	f000 f953 	bl	8000cf8 <MX_SDMMC1_SD_Init>
      start_time = HAL_GetTick();
 8000a52:	f002 f81b 	bl	8002a8c <HAL_GetTick>
 8000a56:	f8c7 00f0 	str.w	r0, [r7, #240]	@ 0xf0
    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000a5a:	e74f      	b.n	80008fc <main+0x1b8>
 8000a5c:	e000ed00 	.word	0xe000ed00
 8000a60:	58020c00 	.word	0x58020c00
 8000a64:	58021000 	.word	0x58021000
 8000a68:	200002bc 	.word	0x200002bc
 8000a6c:	24000000 	.word	0x24000000
 8000a70:	08012934 	.word	0x08012934
 8000a74:	08012950 	.word	0x08012950
 8000a78:	20000779 	.word	0x20000779
 8000a7c:	000493df 	.word	0x000493df
 8000a80:	20000000 	.word	0x20000000
 8000a84:	0801295c 	.word	0x0801295c
 8000a88:	20000778 	.word	0x20000778
 8000a8c:	08012970 	.word	0x08012970
 8000a90:	08012978 	.word	0x08012978
 8000a94:	08012990 	.word	0x08012990

08000a98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b09c      	sub	sp, #112	@ 0x70
 8000a9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000aa2:	224c      	movs	r2, #76	@ 0x4c
 8000aa4:	2100      	movs	r1, #0
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f011 f804 	bl	8011ab4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000aac:	1d3b      	adds	r3, r7, #4
 8000aae:	2220      	movs	r2, #32
 8000ab0:	2100      	movs	r1, #0
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f010 fffe 	bl	8011ab4 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000ab8:	2002      	movs	r0, #2
 8000aba:	f004 fd93 	bl	80055e4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000abe:	2300      	movs	r3, #0
 8000ac0:	603b      	str	r3, [r7, #0]
 8000ac2:	4b37      	ldr	r3, [pc, #220]	@ (8000ba0 <SystemClock_Config+0x108>)
 8000ac4:	699b      	ldr	r3, [r3, #24]
 8000ac6:	4a36      	ldr	r2, [pc, #216]	@ (8000ba0 <SystemClock_Config+0x108>)
 8000ac8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000acc:	6193      	str	r3, [r2, #24]
 8000ace:	4b34      	ldr	r3, [pc, #208]	@ (8000ba0 <SystemClock_Config+0x108>)
 8000ad0:	699b      	ldr	r3, [r3, #24]
 8000ad2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ad6:	603b      	str	r3, [r7, #0]
 8000ad8:	4b32      	ldr	r3, [pc, #200]	@ (8000ba4 <SystemClock_Config+0x10c>)
 8000ada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000adc:	4a31      	ldr	r2, [pc, #196]	@ (8000ba4 <SystemClock_Config+0x10c>)
 8000ade:	f043 0301 	orr.w	r3, r3, #1
 8000ae2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000ae4:	4b2f      	ldr	r3, [pc, #188]	@ (8000ba4 <SystemClock_Config+0x10c>)
 8000ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ae8:	f003 0301 	and.w	r3, r3, #1
 8000aec:	603b      	str	r3, [r7, #0]
 8000aee:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000af0:	bf00      	nop
 8000af2:	4b2b      	ldr	r3, [pc, #172]	@ (8000ba0 <SystemClock_Config+0x108>)
 8000af4:	699b      	ldr	r3, [r3, #24]
 8000af6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000afa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000afe:	d1f8      	bne.n	8000af2 <SystemClock_Config+0x5a>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000b00:	f004 fd60 	bl	80055c4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000b04:	f001 fff2 	bl	8002aec <HAL_GetREVID>
 8000b08:	4b27      	ldr	r3, [pc, #156]	@ (8000ba8 <SystemClock_Config+0x110>)
 8000b0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000b0c:	4a26      	ldr	r2, [pc, #152]	@ (8000ba8 <SystemClock_Config+0x110>)
 8000b0e:	f023 0318 	bic.w	r3, r3, #24
 8000b12:	6713      	str	r3, [r2, #112]	@ 0x70

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE
 8000b14:	230d      	movs	r3, #13
 8000b16:	627b      	str	r3, [r7, #36]	@ 0x24
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b18:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000b22:	2301      	movs	r3, #1
 8000b24:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b26:	2302      	movs	r3, #2
 8000b28:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b2a:	2302      	movs	r3, #2
 8000b2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000b2e:	2301      	movs	r3, #1
 8000b30:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 8000b32:	2378      	movs	r3, #120	@ 0x78
 8000b34:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000b36:	2302      	movs	r3, #2
 8000b38:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000b3a:	2305      	movs	r3, #5
 8000b3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b3e:	2302      	movs	r3, #2
 8000b40:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000b42:	230c      	movs	r3, #12
 8000b44:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000b46:	2300      	movs	r3, #0
 8000b48:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b52:	4618      	mov	r0, r3
 8000b54:	f004 fd9a 	bl	800568c <HAL_RCC_OscConfig>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000b5e:	f000 fb4f 	bl	8001200 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b62:	233f      	movs	r3, #63	@ 0x3f
 8000b64:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b66:	2303      	movs	r3, #3
 8000b68:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000b6e:	2308      	movs	r3, #8
 8000b70:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000b72:	2340      	movs	r3, #64	@ 0x40
 8000b74:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000b76:	2340      	movs	r3, #64	@ 0x40
 8000b78:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000b7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b7e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000b80:	2340      	movs	r3, #64	@ 0x40
 8000b82:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b84:	1d3b      	adds	r3, r7, #4
 8000b86:	2104      	movs	r1, #4
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f005 f9d9 	bl	8005f40 <HAL_RCC_ClockConfig>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d001      	beq.n	8000b98 <SystemClock_Config+0x100>
  {
    Error_Handler();
 8000b94:	f000 fb34 	bl	8001200 <Error_Handler>
  }
}
 8000b98:	bf00      	nop
 8000b9a:	3770      	adds	r7, #112	@ 0x70
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	58024800 	.word	0x58024800
 8000ba4:	58000400 	.word	0x58000400
 8000ba8:	58024400 	.word	0x58024400

08000bac <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b0b0      	sub	sp, #192	@ 0xc0
 8000bb0:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bb2:	463b      	mov	r3, r7
 8000bb4:	22c0      	movs	r2, #192	@ 0xc0
 8000bb6:	2100      	movs	r1, #0
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f010 ff7b 	bl	8011ab4 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000bbe:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000bc2:	f04f 0300 	mov.w	r3, #0
 8000bc6:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 1;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 18;
 8000bce:	2312      	movs	r3, #18
 8000bd0:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000bd2:	2302      	movs	r3, #2
 8000bd4:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000bd6:	2302      	movs	r3, #2
 8000bd8:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000bda:	2302      	movs	r3, #2
 8000bdc:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000bde:	23c0      	movs	r3, #192	@ 0xc0
 8000be0:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8000be2:	2320      	movs	r3, #32
 8000be4:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 6144;
 8000be6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000bea:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000bec:	2300      	movs	r3, #0
 8000bee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bf2:	463b      	mov	r3, r7
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f005 fd5b 	bl	80066b0 <HAL_RCCEx_PeriphCLKConfig>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d001      	beq.n	8000c04 <PeriphCommonClock_Config+0x58>
  {
    Error_Handler();
 8000c00:	f000 fafe 	bl	8001200 <Error_Handler>
  }
}
 8000c04:	bf00      	nop
 8000c06:	37c0      	adds	r7, #192	@ 0xc0
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}

08000c0c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b086      	sub	sp, #24
 8000c10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000c12:	1d3b      	adds	r3, r7, #4
 8000c14:	2200      	movs	r2, #0
 8000c16:	601a      	str	r2, [r3, #0]
 8000c18:	605a      	str	r2, [r3, #4]
 8000c1a:	609a      	str	r2, [r3, #8]
 8000c1c:	60da      	str	r2, [r3, #12]
 8000c1e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000c20:	2300      	movs	r3, #0
 8000c22:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000c24:	4b32      	ldr	r3, [pc, #200]	@ (8000cf0 <MX_RTC_Init+0xe4>)
 8000c26:	4a33      	ldr	r2, [pc, #204]	@ (8000cf4 <MX_RTC_Init+0xe8>)
 8000c28:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000c2a:	4b31      	ldr	r3, [pc, #196]	@ (8000cf0 <MX_RTC_Init+0xe4>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000c30:	4b2f      	ldr	r3, [pc, #188]	@ (8000cf0 <MX_RTC_Init+0xe4>)
 8000c32:	227f      	movs	r2, #127	@ 0x7f
 8000c34:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000c36:	4b2e      	ldr	r3, [pc, #184]	@ (8000cf0 <MX_RTC_Init+0xe4>)
 8000c38:	22ff      	movs	r2, #255	@ 0xff
 8000c3a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000c3c:	4b2c      	ldr	r3, [pc, #176]	@ (8000cf0 <MX_RTC_Init+0xe4>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000c42:	4b2b      	ldr	r3, [pc, #172]	@ (8000cf0 <MX_RTC_Init+0xe4>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000c48:	4b29      	ldr	r3, [pc, #164]	@ (8000cf0 <MX_RTC_Init+0xe4>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000c4e:	4b28      	ldr	r3, [pc, #160]	@ (8000cf0 <MX_RTC_Init+0xe4>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000c54:	4826      	ldr	r0, [pc, #152]	@ (8000cf0 <MX_RTC_Init+0xe4>)
 8000c56:	f008 fa29 	bl	80090ac <HAL_RTC_Init>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d001      	beq.n	8000c64 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8000c60:	f000 face 	bl	8001200 <Error_Handler>
  }

  /* USER CODE BEGIN Check_RTC_BKUP */
  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000c64:	1d3b      	adds	r3, r7, #4
 8000c66:	2200      	movs	r2, #0
 8000c68:	4619      	mov	r1, r3
 8000c6a:	4821      	ldr	r0, [pc, #132]	@ (8000cf0 <MX_RTC_Init+0xe4>)
 8000c6c:	f008 fb3e 	bl	80092ec <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000c70:	463b      	mov	r3, r7
 8000c72:	2200      	movs	r2, #0
 8000c74:	4619      	mov	r1, r3
 8000c76:	481e      	ldr	r0, [pc, #120]	@ (8000cf0 <MX_RTC_Init+0xe4>)
 8000c78:	f008 fc1c 	bl	80094b4 <HAL_RTC_GetDate>
  
  if (sDate.Year < 25)
 8000c7c:	78fb      	ldrb	r3, [r7, #3]
 8000c7e:	2b18      	cmp	r3, #24
 8000c80:	d832      	bhi.n	8000ce8 <MX_RTC_Init+0xdc>
  {
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 23;
 8000c82:	2317      	movs	r3, #23
 8000c84:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 59;
 8000c86:	233b      	movs	r3, #59	@ 0x3b
 8000c88:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_SET;
 8000c92:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8000c96:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000c98:	1d3b      	adds	r3, r7, #4
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	4814      	ldr	r0, [pc, #80]	@ (8000cf0 <MX_RTC_Init+0xe4>)
 8000ca0:	f008 fa86 	bl	80091b0 <HAL_RTC_SetTime>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d001      	beq.n	8000cae <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8000caa:	f000 faa9 	bl	8001200 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 8000cae:	2303      	movs	r3, #3
 8000cb0:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_DECEMBER;
 8000cb2:	2312      	movs	r3, #18
 8000cb4:	707b      	strb	r3, [r7, #1]
  sDate.Date = 17;
 8000cb6:	2311      	movs	r3, #17
 8000cb8:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 25;
 8000cba:	2319      	movs	r3, #25
 8000cbc:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000cbe:	463b      	mov	r3, r7
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	480a      	ldr	r0, [pc, #40]	@ (8000cf0 <MX_RTC_Init+0xe4>)
 8000cc6:	f008 fb6d 	bl	80093a4 <HAL_RTC_SetDate>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d001      	beq.n	8000cd4 <MX_RTC_Init+0xc8>
  {
    Error_Handler();
 8000cd0:	f000 fa96 	bl	8001200 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 10, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8000cd4:	2204      	movs	r2, #4
 8000cd6:	210a      	movs	r1, #10
 8000cd8:	4805      	ldr	r0, [pc, #20]	@ (8000cf0 <MX_RTC_Init+0xe4>)
 8000cda:	f008 fd09 	bl	80096f0 <HAL_RTCEx_SetWakeUpTimer_IT>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d001      	beq.n	8000ce8 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8000ce4:	f000 fa8c 	bl	8001200 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  }
  /* USER CODE END RTC_Init 2 */

}
 8000ce8:	bf00      	nop
 8000cea:	3718      	adds	r7, #24
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	200002bc 	.word	0x200002bc
 8000cf4:	58004000 	.word	0x58004000

08000cf8 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000cfc:	4b0e      	ldr	r3, [pc, #56]	@ (8000d38 <MX_SDMMC1_SD_Init+0x40>)
 8000cfe:	4a0f      	ldr	r2, [pc, #60]	@ (8000d3c <MX_SDMMC1_SD_Init+0x44>)
 8000d00:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000d02:	4b0d      	ldr	r3, [pc, #52]	@ (8000d38 <MX_SDMMC1_SD_Init+0x40>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000d08:	4b0b      	ldr	r3, [pc, #44]	@ (8000d38 <MX_SDMMC1_SD_Init+0x40>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8000d0e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d38 <MX_SDMMC1_SD_Init+0x40>)
 8000d10:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000d14:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000d16:	4b08      	ldr	r3, [pc, #32]	@ (8000d38 <MX_SDMMC1_SD_Init+0x40>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 10;
 8000d1c:	4b06      	ldr	r3, [pc, #24]	@ (8000d38 <MX_SDMMC1_SD_Init+0x40>)
 8000d1e:	220a      	movs	r2, #10
 8000d20:	615a      	str	r2, [r3, #20]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 8000d22:	4805      	ldr	r0, [pc, #20]	@ (8000d38 <MX_SDMMC1_SD_Init+0x40>)
 8000d24:	f008 fda6 	bl	8009874 <HAL_SD_Init>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <MX_SDMMC1_SD_Init+0x3a>
  {
    Error_Handler();
 8000d2e:	f000 fa67 	bl	8001200 <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000d32:	bf00      	nop
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	200002e0 	.word	0x200002e0
 8000d3c:	52007000 	.word	0x52007000

08000d40 <MX_BDMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_BDMA_Init(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_BDMA_CLK_ENABLE();
 8000d46:	4b0d      	ldr	r3, [pc, #52]	@ (8000d7c <MX_BDMA_Init+0x3c>)
 8000d48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d4c:	4a0b      	ldr	r2, [pc, #44]	@ (8000d7c <MX_BDMA_Init+0x3c>)
 8000d4e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000d52:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d56:	4b09      	ldr	r3, [pc, #36]	@ (8000d7c <MX_BDMA_Init+0x3c>)
 8000d58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d5c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d60:	607b      	str	r3, [r7, #4]
 8000d62:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* BDMA_Channel0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BDMA_Channel0_IRQn, 0, 0);
 8000d64:	2200      	movs	r2, #0
 8000d66:	2100      	movs	r1, #0
 8000d68:	2081      	movs	r0, #129	@ 0x81
 8000d6a:	f002 faaf 	bl	80032cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(BDMA_Channel0_IRQn);
 8000d6e:	2081      	movs	r0, #129	@ 0x81
 8000d70:	f002 fac6 	bl	8003300 <HAL_NVIC_EnableIRQ>

}
 8000d74:	bf00      	nop
 8000d76:	3708      	adds	r7, #8
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	58024400 	.word	0x58024400

08000d80 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b082      	sub	sp, #8
 8000d84:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000d86:	4b21      	ldr	r3, [pc, #132]	@ (8000e0c <MX_DMA_Init+0x8c>)
 8000d88:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d8c:	4a1f      	ldr	r2, [pc, #124]	@ (8000e0c <MX_DMA_Init+0x8c>)
 8000d8e:	f043 0302 	orr.w	r3, r3, #2
 8000d92:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000d96:	4b1d      	ldr	r3, [pc, #116]	@ (8000e0c <MX_DMA_Init+0x8c>)
 8000d98:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d9c:	f003 0302 	and.w	r3, r3, #2
 8000da0:	607b      	str	r3, [r7, #4]
 8000da2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000da4:	4b19      	ldr	r3, [pc, #100]	@ (8000e0c <MX_DMA_Init+0x8c>)
 8000da6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000daa:	4a18      	ldr	r2, [pc, #96]	@ (8000e0c <MX_DMA_Init+0x8c>)
 8000dac:	f043 0301 	orr.w	r3, r3, #1
 8000db0:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000db4:	4b15      	ldr	r3, [pc, #84]	@ (8000e0c <MX_DMA_Init+0x8c>)
 8000db6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000dba:	f003 0301 	and.w	r3, r3, #1
 8000dbe:	603b      	str	r3, [r7, #0]
 8000dc0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	200b      	movs	r0, #11
 8000dc8:	f002 fa80 	bl	80032cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000dcc:	200b      	movs	r0, #11
 8000dce:	f002 fa97 	bl	8003300 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	200c      	movs	r0, #12
 8000dd8:	f002 fa78 	bl	80032cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000ddc:	200c      	movs	r0, #12
 8000dde:	f002 fa8f 	bl	8003300 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000de2:	2200      	movs	r2, #0
 8000de4:	2100      	movs	r1, #0
 8000de6:	200d      	movs	r0, #13
 8000de8:	f002 fa70 	bl	80032cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000dec:	200d      	movs	r0, #13
 8000dee:	f002 fa87 	bl	8003300 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000df2:	2200      	movs	r2, #0
 8000df4:	2100      	movs	r1, #0
 8000df6:	2038      	movs	r0, #56	@ 0x38
 8000df8:	f002 fa68 	bl	80032cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000dfc:	2038      	movs	r0, #56	@ 0x38
 8000dfe:	f002 fa7f 	bl	8003300 <HAL_NVIC_EnableIRQ>

}
 8000e02:	bf00      	nop
 8000e04:	3708      	adds	r7, #8
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	58024400 	.word	0x58024400

08000e10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b08c      	sub	sp, #48	@ 0x30
 8000e14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e16:	f107 031c 	add.w	r3, r7, #28
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	601a      	str	r2, [r3, #0]
 8000e1e:	605a      	str	r2, [r3, #4]
 8000e20:	609a      	str	r2, [r3, #8]
 8000e22:	60da      	str	r2, [r3, #12]
 8000e24:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e26:	4bac      	ldr	r3, [pc, #688]	@ (80010d8 <MX_GPIO_Init+0x2c8>)
 8000e28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e2c:	4aaa      	ldr	r2, [pc, #680]	@ (80010d8 <MX_GPIO_Init+0x2c8>)
 8000e2e:	f043 0310 	orr.w	r3, r3, #16
 8000e32:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e36:	4ba8      	ldr	r3, [pc, #672]	@ (80010d8 <MX_GPIO_Init+0x2c8>)
 8000e38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e3c:	f003 0310 	and.w	r3, r3, #16
 8000e40:	61bb      	str	r3, [r7, #24]
 8000e42:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e44:	4ba4      	ldr	r3, [pc, #656]	@ (80010d8 <MX_GPIO_Init+0x2c8>)
 8000e46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e4a:	4aa3      	ldr	r2, [pc, #652]	@ (80010d8 <MX_GPIO_Init+0x2c8>)
 8000e4c:	f043 0304 	orr.w	r3, r3, #4
 8000e50:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e54:	4ba0      	ldr	r3, [pc, #640]	@ (80010d8 <MX_GPIO_Init+0x2c8>)
 8000e56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e5a:	f003 0304 	and.w	r3, r3, #4
 8000e5e:	617b      	str	r3, [r7, #20]
 8000e60:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e62:	4b9d      	ldr	r3, [pc, #628]	@ (80010d8 <MX_GPIO_Init+0x2c8>)
 8000e64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e68:	4a9b      	ldr	r2, [pc, #620]	@ (80010d8 <MX_GPIO_Init+0x2c8>)
 8000e6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e6e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e72:	4b99      	ldr	r3, [pc, #612]	@ (80010d8 <MX_GPIO_Init+0x2c8>)
 8000e74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e7c:	613b      	str	r3, [r7, #16]
 8000e7e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e80:	4b95      	ldr	r3, [pc, #596]	@ (80010d8 <MX_GPIO_Init+0x2c8>)
 8000e82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e86:	4a94      	ldr	r2, [pc, #592]	@ (80010d8 <MX_GPIO_Init+0x2c8>)
 8000e88:	f043 0301 	orr.w	r3, r3, #1
 8000e8c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e90:	4b91      	ldr	r3, [pc, #580]	@ (80010d8 <MX_GPIO_Init+0x2c8>)
 8000e92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e96:	f003 0301 	and.w	r3, r3, #1
 8000e9a:	60fb      	str	r3, [r7, #12]
 8000e9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e9e:	4b8e      	ldr	r3, [pc, #568]	@ (80010d8 <MX_GPIO_Init+0x2c8>)
 8000ea0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ea4:	4a8c      	ldr	r2, [pc, #560]	@ (80010d8 <MX_GPIO_Init+0x2c8>)
 8000ea6:	f043 0302 	orr.w	r3, r3, #2
 8000eaa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000eae:	4b8a      	ldr	r3, [pc, #552]	@ (80010d8 <MX_GPIO_Init+0x2c8>)
 8000eb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eb4:	f003 0302 	and.w	r3, r3, #2
 8000eb8:	60bb      	str	r3, [r7, #8]
 8000eba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ebc:	4b86      	ldr	r3, [pc, #536]	@ (80010d8 <MX_GPIO_Init+0x2c8>)
 8000ebe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ec2:	4a85      	ldr	r2, [pc, #532]	@ (80010d8 <MX_GPIO_Init+0x2c8>)
 8000ec4:	f043 0308 	orr.w	r3, r3, #8
 8000ec8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ecc:	4b82      	ldr	r3, [pc, #520]	@ (80010d8 <MX_GPIO_Init+0x2c8>)
 8000ece:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ed2:	f003 0308 	and.w	r3, r3, #8
 8000ed6:	607b      	str	r3, [r7, #4]
 8000ed8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, SPI2_PD_OFFSET_nCS_C_Pin|SPI2_PD_OFFSET_nCS_B_Pin|SYNC_VIEW_SELECT_Pin|SYNC_LED_Pin
 8000eda:	2201      	movs	r2, #1
 8000edc:	f248 013a 	movw	r1, #32826	@ 0x803a
 8000ee0:	487e      	ldr	r0, [pc, #504]	@ (80010dc <MX_GPIO_Init+0x2cc>)
 8000ee2:	f004 fb31 	bl	8005548 <HAL_GPIO_WritePin>
                          |POW_CLT_V3P3E_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, SYNC_GAIN_D0_Pin|SYNC_GAIN_D1_Pin|SYNC_GAIN_D2_Pin|SYNC_MUX_SEL0_Pin
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	f642 71c1 	movw	r1, #12225	@ 0x2fc1
 8000eec:	487b      	ldr	r0, [pc, #492]	@ (80010dc <MX_GPIO_Init+0x2cc>)
 8000eee:	f004 fb2b 	bl	8005548 <HAL_GPIO_WritePin>
                          |SYNC_MUX_SEL1_Pin|SPI_LE_50V_Pin|SYNC_NOTCH_SELECT_Pin|POW_CTL_V5P0A_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RMII_nRESET_Pin|SPI2_PD_OFFSET_nCS_A_Pin, GPIO_PIN_SET);
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	f640 0101 	movw	r1, #2049	@ 0x801
 8000ef8:	4879      	ldr	r0, [pc, #484]	@ (80010e0 <MX_GPIO_Init+0x2d0>)
 8000efa:	f004 fb25 	bl	8005548 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SPI_SYNC_Q_nCS_10K_Pin|SPI_SYNC_FQ_nCS_1K_Pin|HALT_LED_Pin|POW_CLT_V3P3D_Pin
 8000efe:	2201      	movs	r2, #1
 8000f00:	f248 31d1 	movw	r1, #33745	@ 0x83d1
 8000f04:	4877      	ldr	r0, [pc, #476]	@ (80010e4 <MX_GPIO_Init+0x2d4>)
 8000f06:	f004 fb1f 	bl	8005548 <HAL_GPIO_WritePin>
                          |POW_CLT_V3P3C_Pin|SPI_SYNC_OFFSET_nCS_Pin|SPI_SYNC_FQ_nCS_50K_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, POW_CLT_V5P0C_Pin|PEAK_RST_Pin, GPIO_PIN_RESET);
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	2122      	movs	r1, #34	@ 0x22
 8000f0e:	4875      	ldr	r0, [pc, #468]	@ (80010e4 <MX_GPIO_Init+0x2d4>)
 8000f10:	f004 fb1a 	bl	8005548 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI2_PD_OFFSET_nCS_C_Pin SPI2_PD_OFFSET_nCS_B_Pin SYNC_VIEW_SELECT_Pin SYNC_GAIN_D0_Pin
                           SYNC_GAIN_D1_Pin SYNC_GAIN_D2_Pin SYNC_MUX_SEL0_Pin SYNC_MUX_SEL1_Pin
                           SPI_LE_50V_Pin POW_CTL_V5P0A_Pin POW_CLT_V3P3E_Pin */
  GPIO_InitStruct.Pin = SPI2_PD_OFFSET_nCS_C_Pin|SPI2_PD_OFFSET_nCS_B_Pin|SYNC_VIEW_SELECT_Pin|SYNC_GAIN_D0_Pin
 8000f14:	f640 73fb 	movw	r3, #4091	@ 0xffb
 8000f18:	61fb      	str	r3, [r7, #28]
                          |SYNC_GAIN_D1_Pin|SYNC_GAIN_D2_Pin|SYNC_MUX_SEL0_Pin|SYNC_MUX_SEL1_Pin
                          |SPI_LE_50V_Pin|POW_CTL_V5P0A_Pin|POW_CLT_V3P3E_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f22:	2302      	movs	r3, #2
 8000f24:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f26:	f107 031c 	add.w	r3, r7, #28
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	486b      	ldr	r0, [pc, #428]	@ (80010dc <MX_GPIO_Init+0x2cc>)
 8000f2e:	f004 f839 	bl	8004fa4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_nINT_WAKE_UP2_Pin RMII_RXER_PHYAD0_Pin */
  GPIO_InitStruct.Pin = RMII_nINT_WAKE_UP2_Pin|RMII_RXER_PHYAD0_Pin;
 8000f32:	f242 0301 	movw	r3, #8193	@ 0x2001
 8000f36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f40:	f107 031c 	add.w	r3, r7, #28
 8000f44:	4619      	mov	r1, r3
 8000f46:	4868      	ldr	r0, [pc, #416]	@ (80010e8 <MX_GPIO_Init+0x2d8>)
 8000f48:	f004 f82c 	bl	8004fa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : AC_POE_SYNC_Pin */
  GPIO_InitStruct.Pin = AC_POE_SYNC_Pin;
 8000f4c:	2308      	movs	r3, #8
 8000f4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f50:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f56:	2301      	movs	r3, #1
 8000f58:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(AC_POE_SYNC_GPIO_Port, &GPIO_InitStruct);
 8000f5a:	f107 031c 	add.w	r3, r7, #28
 8000f5e:	4619      	mov	r1, r3
 8000f60:	4861      	ldr	r0, [pc, #388]	@ (80010e8 <MX_GPIO_Init+0x2d8>)
 8000f62:	f004 f81f 	bl	8004fa4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_nRESET_Pin SPI2_PD_OFFSET_nCS_A_Pin */
  GPIO_InitStruct.Pin = RMII_nRESET_Pin|SPI2_PD_OFFSET_nCS_A_Pin;
 8000f66:	f640 0301 	movw	r3, #2049	@ 0x801
 8000f6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f70:	2301      	movs	r3, #1
 8000f72:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f74:	2302      	movs	r3, #2
 8000f76:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f78:	f107 031c 	add.w	r3, r7, #28
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	4858      	ldr	r0, [pc, #352]	@ (80010e0 <MX_GPIO_Init+0x2d0>)
 8000f80:	f004 f810 	bl	8004fa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SYNC_NOTCH_SELECT_Pin */
  GPIO_InitStruct.Pin = SYNC_NOTCH_SELECT_Pin;
 8000f84:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f92:	2302      	movs	r3, #2
 8000f94:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(SYNC_NOTCH_SELECT_GPIO_Port, &GPIO_InitStruct);
 8000f96:	f107 031c 	add.w	r3, r7, #28
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	484f      	ldr	r0, [pc, #316]	@ (80010dc <MX_GPIO_Init+0x2cc>)
 8000f9e:	f004 f801 	bl	8004fa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SYNC_LED_Pin */
  GPIO_InitStruct.Pin = SYNC_LED_Pin;
 8000fa2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000fa6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000fa8:	2311      	movs	r3, #17
 8000faa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fac:	2300      	movs	r3, #0
 8000fae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(SYNC_LED_GPIO_Port, &GPIO_InitStruct);
 8000fb4:	f107 031c 	add.w	r3, r7, #28
 8000fb8:	4619      	mov	r1, r3
 8000fba:	4848      	ldr	r0, [pc, #288]	@ (80010dc <MX_GPIO_Init+0x2cc>)
 8000fbc:	f003 fff2 	bl	8004fa4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI_SYNC_Q_nCS_10K_Pin SPI_SYNC_FQ_nCS_1K_Pin SPI_SYNC_OFFSET_nCS_Pin SPI_SYNC_FQ_nCS_50K_Pin */
  GPIO_InitStruct.Pin = SPI_SYNC_Q_nCS_10K_Pin|SPI_SYNC_FQ_nCS_1K_Pin|SPI_SYNC_OFFSET_nCS_Pin|SPI_SYNC_FQ_nCS_50K_Pin;
 8000fc0:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8000fc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fce:	2302      	movs	r3, #2
 8000fd0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fd2:	f107 031c 	add.w	r3, r7, #28
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	4842      	ldr	r0, [pc, #264]	@ (80010e4 <MX_GPIO_Init+0x2d4>)
 8000fda:	f003 ffe3 	bl	8004fa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SYNC_TTL_OUT_Pin */
  GPIO_InitStruct.Pin = SYNC_TTL_OUT_Pin;
 8000fde:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000fe2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fe4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000fe8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fea:	2301      	movs	r3, #1
 8000fec:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(SYNC_TTL_OUT_GPIO_Port, &GPIO_InitStruct);
 8000fee:	f107 031c 	add.w	r3, r7, #28
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	483b      	ldr	r0, [pc, #236]	@ (80010e4 <MX_GPIO_Init+0x2d4>)
 8000ff6:	f003 ffd5 	bl	8004fa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : RUN_LED_Pin */
  GPIO_InitStruct.Pin = RUN_LED_Pin;
 8000ffa:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000ffe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001000:	2300      	movs	r3, #0
 8001002:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001004:	2301      	movs	r3, #1
 8001006:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(RUN_LED_GPIO_Port, &GPIO_InitStruct);
 8001008:	f107 031c 	add.w	r3, r7, #28
 800100c:	4619      	mov	r1, r3
 800100e:	4835      	ldr	r0, [pc, #212]	@ (80010e4 <MX_GPIO_Init+0x2d4>)
 8001010:	f003 ffc8 	bl	8004fa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : HALT_LED_Pin */
  GPIO_InitStruct.Pin = HALT_LED_Pin;
 8001014:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001018:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800101a:	2311      	movs	r3, #17
 800101c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101e:	2300      	movs	r3, #0
 8001020:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001022:	2302      	movs	r3, #2
 8001024:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(HALT_LED_GPIO_Port, &GPIO_InitStruct);
 8001026:	f107 031c 	add.w	r3, r7, #28
 800102a:	4619      	mov	r1, r3
 800102c:	482d      	ldr	r0, [pc, #180]	@ (80010e4 <MX_GPIO_Init+0x2d4>)
 800102e:	f003 ffb9 	bl	8004fa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDMMC1_DET_Pin */
  GPIO_InitStruct.Pin = SDMMC1_DET_Pin;
 8001032:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001036:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001038:	2300      	movs	r3, #0
 800103a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800103c:	2301      	movs	r3, #1
 800103e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(SDMMC1_DET_GPIO_Port, &GPIO_InitStruct);
 8001040:	f107 031c 	add.w	r3, r7, #28
 8001044:	4619      	mov	r1, r3
 8001046:	4826      	ldr	r0, [pc, #152]	@ (80010e0 <MX_GPIO_Init+0x2d0>)
 8001048:	f003 ffac 	bl	8004fa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800104c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001050:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001052:	2302      	movs	r3, #2
 8001054:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001056:	2300      	movs	r3, #0
 8001058:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800105a:	2300      	movs	r3, #0
 800105c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800105e:	2305      	movs	r3, #5
 8001060:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001062:	f107 031c 	add.w	r3, r7, #28
 8001066:	4619      	mov	r1, r3
 8001068:	481d      	ldr	r0, [pc, #116]	@ (80010e0 <MX_GPIO_Init+0x2d0>)
 800106a:	f003 ff9b 	bl	8004fa4 <HAL_GPIO_Init>

  /*Configure GPIO pins : POW_CLT_V3P3D_Pin POW_CLT_V5P0C_Pin POW_CLT_V3P3C_Pin */
  GPIO_InitStruct.Pin = POW_CLT_V3P3D_Pin|POW_CLT_V5P0C_Pin|POW_CLT_V3P3C_Pin;
 800106e:	2313      	movs	r3, #19
 8001070:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001072:	2301      	movs	r3, #1
 8001074:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001076:	2301      	movs	r3, #1
 8001078:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800107a:	2302      	movs	r3, #2
 800107c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800107e:	f107 031c 	add.w	r3, r7, #28
 8001082:	4619      	mov	r1, r3
 8001084:	4817      	ldr	r0, [pc, #92]	@ (80010e4 <MX_GPIO_Init+0x2d4>)
 8001086:	f003 ff8d 	bl	8004fa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PEAK_RST_Pin */
  GPIO_InitStruct.Pin = PEAK_RST_Pin;
 800108a:	2320      	movs	r3, #32
 800108c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800108e:	2301      	movs	r3, #1
 8001090:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001092:	2302      	movs	r3, #2
 8001094:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001096:	2303      	movs	r3, #3
 8001098:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(PEAK_RST_GPIO_Port, &GPIO_InitStruct);
 800109a:	f107 031c 	add.w	r3, r7, #28
 800109e:	4619      	mov	r1, r3
 80010a0:	4810      	ldr	r0, [pc, #64]	@ (80010e4 <MX_GPIO_Init+0x2d4>)
 80010a2:	f003 ff7f 	bl	8004fa4 <HAL_GPIO_Init>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_CLOSE);
 80010a6:	2100      	movs	r1, #0
 80010a8:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 80010ac:	f001 fd2a 	bl	8002b04 <HAL_SYSCFG_AnalogSwitchConfig>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(AC_POE_SYNC_EXTI_IRQn, 2, 0);
 80010b0:	2200      	movs	r2, #0
 80010b2:	2102      	movs	r1, #2
 80010b4:	2009      	movs	r0, #9
 80010b6:	f002 f909 	bl	80032cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AC_POE_SYNC_EXTI_IRQn);
 80010ba:	2009      	movs	r0, #9
 80010bc:	f002 f920 	bl	8003300 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(SYNC_TTL_OUT_EXTI_IRQn, 2, 0);
 80010c0:	2200      	movs	r2, #0
 80010c2:	2102      	movs	r1, #2
 80010c4:	2028      	movs	r0, #40	@ 0x28
 80010c6:	f002 f901 	bl	80032cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SYNC_TTL_OUT_EXTI_IRQn);
 80010ca:	2028      	movs	r0, #40	@ 0x28
 80010cc:	f002 f918 	bl	8003300 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80010d0:	bf00      	nop
 80010d2:	3730      	adds	r7, #48	@ 0x30
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	58024400 	.word	0x58024400
 80010dc:	58021000 	.word	0x58021000
 80010e0:	58020000 	.word	0x58020000
 80010e4:	58020c00 	.word	0x58020c00
 80010e8:	58020800 	.word	0x58020800

080010ec <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b084      	sub	sp, #16
 80010f0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80010f2:	463b      	mov	r3, r7
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	605a      	str	r2, [r3, #4]
 80010fa:	609a      	str	r2, [r3, #8]
 80010fc:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80010fe:	f002 f91b 	bl	8003338 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001102:	2301      	movs	r3, #1
 8001104:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001106:	2300      	movs	r3, #0
 8001108:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x00000000;
 800110a:	2300      	movs	r3, #0
 800110c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800110e:	231f      	movs	r3, #31
 8001110:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001112:	2387      	movs	r3, #135	@ 0x87
 8001114:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001116:	2300      	movs	r3, #0
 8001118:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800111a:	2300      	movs	r3, #0
 800111c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800111e:	2301      	movs	r3, #1
 8001120:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001122:	2301      	movs	r3, #1
 8001124:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001126:	2300      	movs	r3, #0
 8001128:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800112a:	2300      	movs	r3, #0
 800112c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800112e:	463b      	mov	r3, r7
 8001130:	4618      	mov	r0, r3
 8001132:	f002 f939 	bl	80033a8 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8001136:	2301      	movs	r3, #1
 8001138:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30000000;
 800113a:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 800113e:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 8001140:	230f      	movs	r3, #15
 8001142:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8001144:	2300      	movs	r3, #0
 8001146:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8001148:	2301      	movs	r3, #1
 800114a:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 800114c:	2303      	movs	r3, #3
 800114e:	72fb      	strb	r3, [r7, #11]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001150:	463b      	mov	r3, r7
 8001152:	4618      	mov	r0, r3
 8001154:	f002 f928 	bl	80033a8 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 8001158:	2302      	movs	r3, #2
 800115a:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30020000;
 800115c:	4b1d      	ldr	r3, [pc, #116]	@ (80011d4 <MPU_Config+0xe8>)
 800115e:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_128KB;
 8001160:	2310      	movs	r3, #16
 8001162:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8001164:	2300      	movs	r3, #0
 8001166:	737b      	strb	r3, [r7, #13]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001168:	463b      	mov	r3, r7
 800116a:	4618      	mov	r0, r3
 800116c:	f002 f91c 	bl	80033a8 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER3;
 8001170:	2303      	movs	r3, #3
 8001172:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30040000;
 8001174:	4b18      	ldr	r3, [pc, #96]	@ (80011d8 <MPU_Config+0xec>)
 8001176:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512B;
 8001178:	2308      	movs	r3, #8
 800117a:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800117c:	2300      	movs	r3, #0
 800117e:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001180:	2301      	movs	r3, #1
 8001182:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8001184:	2301      	movs	r3, #1
 8001186:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001188:	463b      	mov	r3, r7
 800118a:	4618      	mov	r0, r3
 800118c:	f002 f90c 	bl	80033a8 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER4;
 8001190:	2304      	movs	r3, #4
 8001192:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x38000000;
 8001194:	f04f 5360 	mov.w	r3, #939524096	@ 0x38000000
 8001198:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 800119a:	230f      	movs	r3, #15
 800119c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800119e:	2300      	movs	r3, #0
 80011a0:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80011a2:	463b      	mov	r3, r7
 80011a4:	4618      	mov	r0, r3
 80011a6:	f002 f8ff 	bl	80033a8 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER5;
 80011aa:	2305      	movs	r3, #5
 80011ac:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x24000000;
 80011ae:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
 80011b2:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 80011b4:	2312      	movs	r3, #18
 80011b6:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 80011b8:	2301      	movs	r3, #1
 80011ba:	72bb      	strb	r3, [r7, #10]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80011bc:	463b      	mov	r3, r7
 80011be:	4618      	mov	r0, r3
 80011c0:	f002 f8f2 	bl	80033a8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80011c4:	2004      	movs	r0, #4
 80011c6:	f002 f8cf 	bl	8003368 <HAL_MPU_Enable>

}
 80011ca:	bf00      	nop
 80011cc:	3710      	adds	r7, #16
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	30020000 	.word	0x30020000
 80011d8:	30040000 	.word	0x30040000

080011dc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a04      	ldr	r2, [pc, #16]	@ (80011fc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d101      	bne.n	80011f2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80011ee:	f001 fc39 	bl	8002a64 <HAL_IncTick>
  }
  /* USER CODE END Callback 1 */
}
 80011f2:	bf00      	nop
 80011f4:	3708      	adds	r7, #8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	40001000 	.word	0x40001000

08001200 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001204:	b672      	cpsid	i
}
 8001206:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8001208:	b662      	cpsie	i
}
 800120a:	bf00      	nop
  while (1)
  {
    //  printf("Error Handler\r\n");
    // 전역 interrupt 활성화
	  __enable_irq();
    break;
 800120c:	bf00      	nop
  }
  /* USER CODE END Error_Handler_Debug */
}
 800120e:	bf00      	nop
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr

08001218 <check_sd_card_present>:
 * @brief  Check if SD card is present
 * @param  None
 * @retval 1: Present, 0: Not Present
 */
uint8_t check_sd_card_present(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
  GPIO_PinState card_detect;
  
  SD_ForceReset();
 800121e:	f000 ff65 	bl	80020ec <SD_ForceReset>

  // SDMMC1_DET 핀 읽기
  card_detect = HAL_GPIO_ReadPin(SDMMC1_DET_GPIO_Port, SDMMC1_DET_Pin);
 8001222:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001226:	480a      	ldr	r0, [pc, #40]	@ (8001250 <check_sd_card_present+0x38>)
 8001228:	f004 f976 	bl	8005518 <HAL_GPIO_ReadPin>
 800122c:	4603      	mov	r3, r0
 800122e:	71fb      	strb	r3, [r7, #7]
   * SD 카드 감지 핀은 보통:
   * - LOW (0) = 카드 삽입됨
   * - HIGH (1) = 카드 없음
   */
  
  if (card_detect == GPIO_PIN_RESET)  // LOW
 8001230:	79fb      	ldrb	r3, [r7, #7]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d104      	bne.n	8001240 <check_sd_card_present+0x28>
  {
    // printf("SD card detected\n");
    bf_sdflag = 1;
 8001236:	4b07      	ldr	r3, [pc, #28]	@ (8001254 <check_sd_card_present+0x3c>)
 8001238:	2201      	movs	r2, #1
 800123a:	701a      	strb	r2, [r3, #0]
    return 1;  // 카드 있음
 800123c:	2301      	movs	r3, #1
 800123e:	e003      	b.n	8001248 <check_sd_card_present+0x30>
  }
  else
  {
    // printf("SD card NOT detected\n");
    bf_sdflag = 0;
 8001240:	4b04      	ldr	r3, [pc, #16]	@ (8001254 <check_sd_card_present+0x3c>)
 8001242:	2200      	movs	r2, #0
 8001244:	701a      	strb	r2, [r3, #0]
    return 0;  // 카드 없음
 8001246:	2300      	movs	r3, #0
  }
}
 8001248:	4618      	mov	r0, r3
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	58020000 	.word	0x58020000
 8001254:	20000779 	.word	0x20000779

08001258 <mount_sd_card>:
 * @brief  SD card mount function
 * @param  None
 * @retval 1: Success, 0: Fail
 */
uint8_t mount_sd_card(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
  DSTATUS d_status;

  // 파일 시스템 마운트
  fres = f_mount(&SDFatFS, SDPath, 1);  // 마지막 인자를 1로 변경 (즉시 마운트)
 800125e:	2201      	movs	r2, #1
 8001260:	4913      	ldr	r1, [pc, #76]	@ (80012b0 <mount_sd_card+0x58>)
 8001262:	4814      	ldr	r0, [pc, #80]	@ (80012b4 <mount_sd_card+0x5c>)
 8001264:	f00e fbf0 	bl	800fa48 <f_mount>
 8001268:	4603      	mov	r3, r0
 800126a:	461a      	mov	r2, r3
 800126c:	4b12      	ldr	r3, [pc, #72]	@ (80012b8 <mount_sd_card+0x60>)
 800126e:	701a      	strb	r2, [r3, #0]
  // printf("mount result = %d\n", fres);
  if (fres != FR_OK)
 8001270:	4b11      	ldr	r3, [pc, #68]	@ (80012b8 <mount_sd_card+0x60>)
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d007      	beq.n	8001288 <mount_sd_card+0x30>
  {
    // 마운트 실패
    printf("Failed to mount filesystem, error: %d\n", fres);
 8001278:	4b0f      	ldr	r3, [pc, #60]	@ (80012b8 <mount_sd_card+0x60>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	4619      	mov	r1, r3
 800127e:	480f      	ldr	r0, [pc, #60]	@ (80012bc <mount_sd_card+0x64>)
 8001280:	f010 fa5e 	bl	8011740 <iprintf>

    return 0;
 8001284:	2300      	movs	r3, #0
 8001286:	e00f      	b.n	80012a8 <mount_sd_card+0x50>
  }

  // 디스크 상태 확인
  d_status = disk_status(0);
 8001288:	2000      	movs	r0, #0
 800128a:	f00c f88f 	bl	800d3ac <disk_status>
 800128e:	4603      	mov	r3, r0
 8001290:	71fb      	strb	r3, [r7, #7]
  if (d_status != RES_OK)
 8001292:	79fb      	ldrb	r3, [r7, #7]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d006      	beq.n	80012a6 <mount_sd_card+0x4e>
  {
    // 디스크 초기화 실패
    printf("Disk not ready, status: 0x%02X\n", d_status);
 8001298:	79fb      	ldrb	r3, [r7, #7]
 800129a:	4619      	mov	r1, r3
 800129c:	4808      	ldr	r0, [pc, #32]	@ (80012c0 <mount_sd_card+0x68>)
 800129e:	f010 fa4f 	bl	8011740 <iprintf>

    return 0;
 80012a2:	2300      	movs	r3, #0
 80012a4:	e000      	b.n	80012a8 <mount_sd_card+0x50>
  }

  return 1;  // 마운트 성공
 80012a6:	2301      	movs	r3, #1
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3708      	adds	r7, #8
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	200007d4 	.word	0x200007d4
 80012b4:	200007d8 	.word	0x200007d8
 80012b8:	20000658 	.word	0x20000658
 80012bc:	08012998 	.word	0x08012998
 80012c0:	080129c0 	.word	0x080129c0

080012c4 <save_file_to_sdcard>:
 * @brief  Save a file to the SD card
 * @param  filename: Name of the file to be saved
 * @retval None
 */
void save_file_to_sdcard(uint16_t *header_info, uint32_t header_info_len, uint16_t *prpd_data, uint32_t data_len, char *filename)
{  
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	60f8      	str	r0, [r7, #12]
 80012cc:	60b9      	str	r1, [r7, #8]
 80012ce:	607a      	str	r2, [r7, #4]
 80012d0:	603b      	str	r3, [r7, #0]
  if(mount_sd_card() == 1)
 80012d2:	f7ff ffc1 	bl	8001258 <mount_sd_card>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b01      	cmp	r3, #1
 80012da:	d157      	bne.n	800138c <save_file_to_sdcard+0xc8>
  {
    // 남아있는 용량이 200MB 미만인지 확인
    while(SD_GetCapacity() < 12350 && fres == FR_OK)
 80012dc:	e00c      	b.n	80012f8 <save_file_to_sdcard+0x34>
    {
      // 용량 부족
      printf("Not enough space on SD card\n");
 80012de:	4830      	ldr	r0, [pc, #192]	@ (80013a0 <save_file_to_sdcard+0xdc>)
 80012e0:	f010 fa96 	bl	8011810 <puts>
      DeleteOldestMinFolder();
 80012e4:	f000 fb7c 	bl	80019e0 <DeleteOldestMinFolder>
      // 정해진 파일 수량 삭제 실패
      if(fres != FR_OK)
 80012e8:	4b2e      	ldr	r3, [pc, #184]	@ (80013a4 <save_file_to_sdcard+0xe0>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d003      	beq.n	80012f8 <save_file_to_sdcard+0x34>
      {
        bf_sdflag = 0;
 80012f0:	4b2d      	ldr	r3, [pc, #180]	@ (80013a8 <save_file_to_sdcard+0xe4>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	701a      	strb	r2, [r3, #0]
        return;
 80012f6:	e050      	b.n	800139a <save_file_to_sdcard+0xd6>
    while(SD_GetCapacity() < 12350 && fres == FR_OK)
 80012f8:	f000 f964 	bl	80015c4 <SD_GetCapacity>
 80012fc:	4603      	mov	r3, r0
 80012fe:	f243 023d 	movw	r2, #12349	@ 0x303d
 8001302:	4293      	cmp	r3, r2
 8001304:	d803      	bhi.n	800130e <save_file_to_sdcard+0x4a>
 8001306:	4b27      	ldr	r3, [pc, #156]	@ (80013a4 <save_file_to_sdcard+0xe0>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d0e7      	beq.n	80012de <save_file_to_sdcard+0x1a>
      }
    }

    /*********** OPEN FILE **********/
    fres = SD_OpenFile(filename, header_info);
 800130e:	68f9      	ldr	r1, [r7, #12]
 8001310:	69b8      	ldr	r0, [r7, #24]
 8001312:	f000 f853 	bl	80013bc <SD_OpenFile>
 8001316:	4603      	mov	r3, r0
 8001318:	461a      	mov	r2, r3
 800131a:	4b22      	ldr	r3, [pc, #136]	@ (80013a4 <save_file_to_sdcard+0xe0>)
 800131c:	701a      	strb	r2, [r3, #0]
    if(fres != FR_OK) return;
 800131e:	4b21      	ldr	r3, [pc, #132]	@ (80013a4 <save_file_to_sdcard+0xe0>)
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d136      	bne.n	8001394 <save_file_to_sdcard+0xd0>
    else is_new_file ++;
 8001326:	4b21      	ldr	r3, [pc, #132]	@ (80013ac <save_file_to_sdcard+0xe8>)
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	3301      	adds	r3, #1
 800132c:	b2da      	uxtb	r2, r3
 800132e:	4b1f      	ldr	r3, [pc, #124]	@ (80013ac <save_file_to_sdcard+0xe8>)
 8001330:	701a      	strb	r2, [r3, #0]

    /********** WRITE DATA ***********/
    //파일 처음 open 시 헤더 정보 작성
    if(prpd_write_complete_flag == 1)
 8001332:	4b1f      	ldr	r3, [pc, #124]	@ (80013b0 <save_file_to_sdcard+0xec>)
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	2b01      	cmp	r3, #1
 8001338:	d109      	bne.n	800134e <save_file_to_sdcard+0x8a>
    {
      fres = SD_WriteData(header_info, header_info_len, filename);
 800133a:	69ba      	ldr	r2, [r7, #24]
 800133c:	68b9      	ldr	r1, [r7, #8]
 800133e:	68f8      	ldr	r0, [r7, #12]
 8001340:	f000 f894 	bl	800146c <SD_WriteData>
 8001344:	4603      	mov	r3, r0
 8001346:	461a      	mov	r2, r3
 8001348:	4b16      	ldr	r3, [pc, #88]	@ (80013a4 <save_file_to_sdcard+0xe0>)
 800134a:	701a      	strb	r2, [r3, #0]
 800134c:	e009      	b.n	8001362 <save_file_to_sdcard+0x9e>
    }
    //헤더 정보 모두 작성 시 prpd 데이터 작성
    else fres = SD_WriteData(prpd_data, WRITEBYTE, filename);
 800134e:	69ba      	ldr	r2, [r7, #24]
 8001350:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 8001354:	6878      	ldr	r0, [r7, #4]
 8001356:	f000 f889 	bl	800146c <SD_WriteData>
 800135a:	4603      	mov	r3, r0
 800135c:	461a      	mov	r2, r3
 800135e:	4b11      	ldr	r3, [pc, #68]	@ (80013a4 <save_file_to_sdcard+0xe0>)
 8001360:	701a      	strb	r2, [r3, #0]

    /********** CLOSE FILE **********/
    fres = f_close(&SDFile);
 8001362:	4814      	ldr	r0, [pc, #80]	@ (80013b4 <save_file_to_sdcard+0xf0>)
 8001364:	f00f f85c 	bl	8010420 <f_close>
 8001368:	4603      	mov	r3, r0
 800136a:	461a      	mov	r2, r3
 800136c:	4b0d      	ldr	r3, [pc, #52]	@ (80013a4 <save_file_to_sdcard+0xe0>)
 800136e:	701a      	strb	r2, [r3, #0]
    if (fres != FR_OK)
 8001370:	4b0c      	ldr	r3, [pc, #48]	@ (80013a4 <save_file_to_sdcard+0xe0>)
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d00f      	beq.n	8001398 <save_file_to_sdcard+0xd4>
    {
      // 파일 닫기 실패
      printf("Failed to close file, error: %d\n", fres);
 8001378:	4b0a      	ldr	r3, [pc, #40]	@ (80013a4 <save_file_to_sdcard+0xe0>)
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	4619      	mov	r1, r3
 800137e:	480e      	ldr	r0, [pc, #56]	@ (80013b8 <save_file_to_sdcard+0xf4>)
 8001380:	f010 f9de 	bl	8011740 <iprintf>
      bf_sdflag = 0;
 8001384:	4b08      	ldr	r3, [pc, #32]	@ (80013a8 <save_file_to_sdcard+0xe4>)
 8001386:	2200      	movs	r2, #0
 8001388:	701a      	strb	r2, [r3, #0]
      return;
 800138a:	e006      	b.n	800139a <save_file_to_sdcard+0xd6>
    }
    return;
  }
  bf_sdflag = 0;
 800138c:	4b06      	ldr	r3, [pc, #24]	@ (80013a8 <save_file_to_sdcard+0xe4>)
 800138e:	2200      	movs	r2, #0
 8001390:	701a      	strb	r2, [r3, #0]
  return;
 8001392:	e002      	b.n	800139a <save_file_to_sdcard+0xd6>
    if(fres != FR_OK) return;
 8001394:	bf00      	nop
 8001396:	e000      	b.n	800139a <save_file_to_sdcard+0xd6>
    return;
 8001398:	bf00      	nop
}
 800139a:	3710      	adds	r7, #16
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	080129e0 	.word	0x080129e0
 80013a4:	20000658 	.word	0x20000658
 80013a8:	20000779 	.word	0x20000779
 80013ac:	20000778 	.word	0x20000778
 80013b0:	20000000 	.word	0x20000000
 80013b4:	20000a0c 	.word	0x20000a0c
 80013b8:	080129fc 	.word	0x080129fc

080013bc <SD_OpenFile>:
 * @param  header_info: 헤더 정보 (새 파일 생성 시 파일명 생성에 사용)
 * @param  is_new_file: 파일 열기 플래그 (1: 새 파일, 2: 기존 파일)
 * @retval FRESULT: FR_OK 성공, 그 외 실패
 */
FRESULT SD_OpenFile(char *filename, uint16_t *header_info)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b084      	sub	sp, #16
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
 80013c4:	6039      	str	r1, [r7, #0]
  FRESULT res;

  if (is_new_file == 0)
 80013c6:	4b24      	ldr	r3, [pc, #144]	@ (8001458 <SD_OpenFile+0x9c>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d115      	bne.n	80013fa <SD_OpenFile+0x3e>
  {
    // 새 파일 생성
    res = GetFilename_CreateFolders(filename, header_info);
 80013ce:	6839      	ldr	r1, [r7, #0]
 80013d0:	6878      	ldr	r0, [r7, #4]
 80013d2:	f000 f999 	bl	8001708 <GetFilename_CreateFolders>
 80013d6:	4603      	mov	r3, r0
 80013d8:	73fb      	strb	r3, [r7, #15]
    if(res == FR_OK || res == FR_EXIST)
 80013da:	7bfb      	ldrb	r3, [r7, #15]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d002      	beq.n	80013e6 <SD_OpenFile+0x2a>
 80013e0:	7bfb      	ldrb	r3, [r7, #15]
 80013e2:	2b08      	cmp	r3, #8
 80013e4:	d107      	bne.n	80013f6 <SD_OpenFile+0x3a>
      res = f_open(&SDFile, filename, FA_CREATE_ALWAYS | FA_WRITE);
 80013e6:	220a      	movs	r2, #10
 80013e8:	6879      	ldr	r1, [r7, #4]
 80013ea:	481c      	ldr	r0, [pc, #112]	@ (800145c <SD_OpenFile+0xa0>)
 80013ec:	f00e fb72 	bl	800fad4 <f_open>
 80013f0:	4603      	mov	r3, r0
 80013f2:	73fb      	strb	r3, [r7, #15]
 80013f4:	e020      	b.n	8001438 <SD_OpenFile+0x7c>
    else return res;
 80013f6:	7bfb      	ldrb	r3, [r7, #15]
 80013f8:	e02a      	b.n	8001450 <SD_OpenFile+0x94>
  }
  
  else
  {
    // 기존 파일 이어쓰기
    res = f_open(&SDFile, filename, FA_OPEN_ALWAYS | FA_WRITE);
 80013fa:	2212      	movs	r2, #18
 80013fc:	6879      	ldr	r1, [r7, #4]
 80013fe:	4817      	ldr	r0, [pc, #92]	@ (800145c <SD_OpenFile+0xa0>)
 8001400:	f00e fb68 	bl	800fad4 <f_open>
 8001404:	4603      	mov	r3, r0
 8001406:	73fb      	strb	r3, [r7, #15]
    if (res == FR_OK)
 8001408:	7bfb      	ldrb	r3, [r7, #15]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d114      	bne.n	8001438 <SD_OpenFile+0x7c>
    {
      res = f_lseek(&SDFile, f_size(&SDFile));
 800140e:	4b13      	ldr	r3, [pc, #76]	@ (800145c <SD_OpenFile+0xa0>)
 8001410:	68db      	ldr	r3, [r3, #12]
 8001412:	4619      	mov	r1, r3
 8001414:	4811      	ldr	r0, [pc, #68]	@ (800145c <SD_OpenFile+0xa0>)
 8001416:	f00f f82d 	bl	8010474 <f_lseek>
 800141a:	4603      	mov	r3, r0
 800141c:	73fb      	strb	r3, [r7, #15]
      if (res != FR_OK)
 800141e:	7bfb      	ldrb	r3, [r7, #15]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d009      	beq.n	8001438 <SD_OpenFile+0x7c>
      {
        // 파일 위치 이동 실패
        printf("Failed to seek to end of file, error: %d\n", res);
 8001424:	7bfb      	ldrb	r3, [r7, #15]
 8001426:	4619      	mov	r1, r3
 8001428:	480d      	ldr	r0, [pc, #52]	@ (8001460 <SD_OpenFile+0xa4>)
 800142a:	f010 f989 	bl	8011740 <iprintf>
        bf_sdflag = 0;
 800142e:	4b0d      	ldr	r3, [pc, #52]	@ (8001464 <SD_OpenFile+0xa8>)
 8001430:	2200      	movs	r2, #0
 8001432:	701a      	strb	r2, [r3, #0]
        return res;
 8001434:	7bfb      	ldrb	r3, [r7, #15]
 8001436:	e00b      	b.n	8001450 <SD_OpenFile+0x94>
      }
    }
  }

  if (res != FR_OK)
 8001438:	7bfb      	ldrb	r3, [r7, #15]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d007      	beq.n	800144e <SD_OpenFile+0x92>
  {
    printf("Failed to open file, error: %d\n", res);
 800143e:	7bfb      	ldrb	r3, [r7, #15]
 8001440:	4619      	mov	r1, r3
 8001442:	4809      	ldr	r0, [pc, #36]	@ (8001468 <SD_OpenFile+0xac>)
 8001444:	f010 f97c 	bl	8011740 <iprintf>
    bf_sdflag = 0;
 8001448:	4b06      	ldr	r3, [pc, #24]	@ (8001464 <SD_OpenFile+0xa8>)
 800144a:	2200      	movs	r2, #0
 800144c:	701a      	strb	r2, [r3, #0]
  }

  return res;
 800144e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001450:	4618      	mov	r0, r3
 8001452:	3710      	adds	r7, #16
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	20000778 	.word	0x20000778
 800145c:	20000a0c 	.word	0x20000a0c
 8001460:	08012a20 	.word	0x08012a20
 8001464:	20000779 	.word	0x20000779
 8001468:	08012a4c 	.word	0x08012a4c

0800146c <SD_WriteData>:
 * @param  data_size: 쓸 데이터 크기
 * @param  filename: 파일 이름 (시간 갱신에 사용)
 * @retval FRESULT: FR_OK 성공, 그 외 실패
 */
FRESULT SD_WriteData(const uint16_t *data,uint32_t data_size, const char *filename)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b08a      	sub	sp, #40	@ 0x28
 8001470:	af00      	add	r7, sp, #0
 8001472:	60f8      	str	r0, [r7, #12]
 8001474:	60b9      	str	r1, [r7, #8]
 8001476:	607a      	str	r2, [r7, #4]
  FRESULT res;
  UINT byteswritten;

  // 데이터 쓰기 전 캐시 청소 (Cache -> RAM) << ST-LINK끊김으로 인한 조치 효과 없는듯???
  SCB_CleanDCache_by_Addr((uint32_t*)(data + sd_write_buffer_head), data_size);
 8001478:	4b48      	ldr	r3, [pc, #288]	@ (800159c <SD_WriteData+0x130>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	005b      	lsls	r3, r3, #1
 800147e:	68fa      	ldr	r2, [r7, #12]
 8001480:	441a      	add	r2, r3
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	623a      	str	r2, [r7, #32]
 8001486:	61fb      	str	r3, [r7, #28]
    if ( dsize > 0 ) { 
 8001488:	69fb      	ldr	r3, [r7, #28]
 800148a:	2b00      	cmp	r3, #0
 800148c:	dd1d      	ble.n	80014ca <SD_WriteData+0x5e>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 800148e:	6a3b      	ldr	r3, [r7, #32]
 8001490:	f003 021f 	and.w	r2, r3, #31
 8001494:	69fb      	ldr	r3, [r7, #28]
 8001496:	4413      	add	r3, r2
 8001498:	61bb      	str	r3, [r7, #24]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 800149a:	6a3b      	ldr	r3, [r7, #32]
 800149c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800149e:	f3bf 8f4f 	dsb	sy
}
 80014a2:	bf00      	nop
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 80014a4:	4a3e      	ldr	r2, [pc, #248]	@ (80015a0 <SD_WriteData+0x134>)
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	3320      	adds	r3, #32
 80014b0:	617b      	str	r3, [r7, #20]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 80014b2:	69bb      	ldr	r3, [r7, #24]
 80014b4:	3b20      	subs	r3, #32
 80014b6:	61bb      	str	r3, [r7, #24]
      } while ( op_size > 0 );
 80014b8:	69bb      	ldr	r3, [r7, #24]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	dcf2      	bgt.n	80014a4 <SD_WriteData+0x38>
  __ASM volatile ("dsb 0xF":::"memory");
 80014be:	f3bf 8f4f 	dsb	sy
}
 80014c2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80014c4:	f3bf 8f6f 	isb	sy
}
 80014c8:	bf00      	nop
}
 80014ca:	bf00      	nop
  // 데이터 쓰기
  res = f_write(&SDFile, data + sd_write_buffer_head, data_size, &byteswritten);
 80014cc:	4b33      	ldr	r3, [pc, #204]	@ (800159c <SD_WriteData+0x130>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	005b      	lsls	r3, r3, #1
 80014d2:	68fa      	ldr	r2, [r7, #12]
 80014d4:	18d1      	adds	r1, r2, r3
 80014d6:	f107 0310 	add.w	r3, r7, #16
 80014da:	68ba      	ldr	r2, [r7, #8]
 80014dc:	4831      	ldr	r0, [pc, #196]	@ (80015a4 <SD_WriteData+0x138>)
 80014de:	f00e fdac 	bl	801003a <f_write>
 80014e2:	4603      	mov	r3, r0
 80014e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  // 쓰기 실패 시 오류 처리
  if (res != FR_OK)
 80014e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d00e      	beq.n	800150e <SD_WriteData+0xa2>
  {
    f_close(&SDFile);
 80014f0:	482c      	ldr	r0, [pc, #176]	@ (80015a4 <SD_WriteData+0x138>)
 80014f2:	f00e ff95 	bl	8010420 <f_close>
    printf("Failed to write to file, error: %d\n", res);
 80014f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80014fa:	4619      	mov	r1, r3
 80014fc:	482a      	ldr	r0, [pc, #168]	@ (80015a8 <SD_WriteData+0x13c>)
 80014fe:	f010 f91f 	bl	8011740 <iprintf>
    bf_sdflag = 0;
 8001502:	4b2a      	ldr	r3, [pc, #168]	@ (80015ac <SD_WriteData+0x140>)
 8001504:	2200      	movs	r2, #0
 8001506:	701a      	strb	r2, [r3, #0]
    return res;
 8001508:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800150c:	e041      	b.n	8001592 <SD_WriteData+0x126>
  }
  // 작성된 바이트수가 요청한 크기와 다를 경우 오류 처리
  else if(byteswritten < data_size)
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	68ba      	ldr	r2, [r7, #8]
 8001512:	429a      	cmp	r2, r3
 8001514:	d90a      	bls.n	800152c <SD_WriteData+0xc0>
  {
    f_close(&SDFile);
 8001516:	4823      	ldr	r0, [pc, #140]	@ (80015a4 <SD_WriteData+0x138>)
 8001518:	f00e ff82 	bl	8010420 <f_close>
    printf("Incomplete write: %u of %lu bytes written\n", byteswritten, data_size);
 800151c:	693b      	ldr	r3, [r7, #16]
 800151e:	68ba      	ldr	r2, [r7, #8]
 8001520:	4619      	mov	r1, r3
 8001522:	4823      	ldr	r0, [pc, #140]	@ (80015b0 <SD_WriteData+0x144>)
 8001524:	f010 f90c 	bl	8011740 <iprintf>
    return FR_DISK_ERR;
 8001528:	2301      	movs	r3, #1
 800152a:	e032      	b.n	8001592 <SD_WriteData+0x126>
  }

  // (PRPD데이터를 나눠쓸 횟수 + 1)의 값으로 is_new_file의 값을 나눴을 때 나머지가 1이 아닌 경우 >>> 버퍼 head 업데이트
  if(is_new_file % (DIVIDED_WRITEBYTE + 1) != 1)
 800152c:	4b21      	ldr	r3, [pc, #132]	@ (80015b4 <SD_WriteData+0x148>)
 800152e:	781a      	ldrb	r2, [r3, #0]
 8001530:	4b21      	ldr	r3, [pc, #132]	@ (80015b8 <SD_WriteData+0x14c>)
 8001532:	fba3 1302 	umull	r1, r3, r3, r2
 8001536:	0859      	lsrs	r1, r3, #1
 8001538:	460b      	mov	r3, r1
 800153a:	005b      	lsls	r3, r3, #1
 800153c:	440b      	add	r3, r1
 800153e:	1ad3      	subs	r3, r2, r3
 8001540:	b2db      	uxtb	r3, r3
 8001542:	2b01      	cmp	r3, #1
 8001544:	d00d      	beq.n	8001562 <SD_WriteData+0xf6>
  {
    sd_write_buffer_head += byteswritten;
 8001546:	4b15      	ldr	r3, [pc, #84]	@ (800159c <SD_WriteData+0x130>)
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	4413      	add	r3, r2
 800154e:	4a13      	ldr	r2, [pc, #76]	@ (800159c <SD_WriteData+0x130>)
 8001550:	6013      	str	r3, [r2, #0]
    if (sd_write_buffer_head == TOTAL_BYTE)
 8001552:	4b12      	ldr	r3, [pc, #72]	@ (800159c <SD_WriteData+0x130>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800155a:	d102      	bne.n	8001562 <SD_WriteData+0xf6>
    {
      sd_write_buffer_head = 0;
 800155c:	4b0f      	ldr	r3, [pc, #60]	@ (800159c <SD_WriteData+0x130>)
 800155e:	2200      	movs	r2, #0
 8001560:	601a      	str	r2, [r3, #0]
    }
  }

  // 파일 시간 갱신
  res = f_utime(filename, &fno);
 8001562:	4916      	ldr	r1, [pc, #88]	@ (80015bc <SD_WriteData+0x150>)
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	f00f fdb1 	bl	80110cc <f_utime>
 800156a:	4603      	mov	r3, r0
 800156c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (res != FR_OK)
 8001570:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001574:	2b00      	cmp	r3, #0
 8001576:	d00b      	beq.n	8001590 <SD_WriteData+0x124>
  {
    printf("Failed to update file time, error: %d\n", res);
 8001578:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800157c:	4619      	mov	r1, r3
 800157e:	4810      	ldr	r0, [pc, #64]	@ (80015c0 <SD_WriteData+0x154>)
 8001580:	f010 f8de 	bl	8011740 <iprintf>
    bf_sdflag = 0;
 8001584:	4b09      	ldr	r3, [pc, #36]	@ (80015ac <SD_WriteData+0x140>)
 8001586:	2200      	movs	r2, #0
 8001588:	701a      	strb	r2, [r3, #0]
    return res;
 800158a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800158e:	e000      	b.n	8001592 <SD_WriteData+0x126>
  }

  return FR_OK;
 8001590:	2300      	movs	r3, #0
}
 8001592:	4618      	mov	r0, r3
 8001594:	3728      	adds	r7, #40	@ 0x28
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	20000774 	.word	0x20000774
 80015a0:	e000ed00 	.word	0xe000ed00
 80015a4:	20000a0c 	.word	0x20000a0c
 80015a8:	08012a6c 	.word	0x08012a6c
 80015ac:	20000779 	.word	0x20000779
 80015b0:	08012a90 	.word	0x08012a90
 80015b4:	20000778 	.word	0x20000778
 80015b8:	aaaaaaab 	.word	0xaaaaaaab
 80015bc:	2000065c 	.word	0x2000065c
 80015c0:	08012abc 	.word	0x08012abc

080015c4 <SD_GetCapacity>:
 * @brief  SD 카드 용량을 계산하는 함수
 * @param  None
 * @retval SD 카드의 남은 용량 (MB 단위)
 */
uint32_t SD_GetCapacity(void)
{
 80015c4:	b5b0      	push	{r4, r5, r7, lr}
 80015c6:	b088      	sub	sp, #32
 80015c8:	af00      	add	r7, sp, #0
  FATFS *fs;
  DWORD fre_clust, fre_sect;
  // DWORD tot_sect;

    //SD카드 용량 계산
    fres = f_getfree(SDPath, &fre_clust, &fs);
 80015ca:	f107 0208 	add.w	r2, r7, #8
 80015ce:	1d3b      	adds	r3, r7, #4
 80015d0:	4619      	mov	r1, r3
 80015d2:	4820      	ldr	r0, [pc, #128]	@ (8001654 <SD_GetCapacity+0x90>)
 80015d4:	f00f faad 	bl	8010b32 <f_getfree>
 80015d8:	4603      	mov	r3, r0
 80015da:	461a      	mov	r2, r3
 80015dc:	4b1e      	ldr	r3, [pc, #120]	@ (8001658 <SD_GetCapacity+0x94>)
 80015de:	701a      	strb	r2, [r3, #0]

    if (fres == FR_OK)
 80015e0:	4b1d      	ldr	r3, [pc, #116]	@ (8001658 <SD_GetCapacity+0x94>)
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d126      	bne.n	8001636 <SD_GetCapacity+0x72>
    {
      // 전체 sector 수 = (전체 FAT 엔트리 수 - 2) * cluster 당 sector 수
      // tot_sect = (fs->n_fatent - 2) * fs->csize;
      // 빈 sector 수 = 빈 cluster 수 * 한 cluster 당 sector 수
      fre_sect = fre_clust * fs->csize;
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	895b      	ldrh	r3, [r3, #10]
 80015ec:	461a      	mov	r2, r3
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	fb02 f303 	mul.w	r3, r2, r3
 80015f4:	61fb      	str	r3, [r7, #28]

      // uint64_t total_bytes = (uint64_t)tot_sect * 512;
      uint64_t free_bytes = (uint64_t)fre_sect * 512;
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	2200      	movs	r2, #0
 80015fa:	461c      	mov	r4, r3
 80015fc:	4615      	mov	r5, r2
 80015fe:	f04f 0200 	mov.w	r2, #0
 8001602:	f04f 0300 	mov.w	r3, #0
 8001606:	026b      	lsls	r3, r5, #9
 8001608:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 800160c:	0262      	lsls	r2, r4, #9
 800160e:	e9c7 2304 	strd	r2, r3, [r7, #16]
      // uint64_t used_bytes = total_bytes - free_bytes;

      // uint32_t total_Mb = (uint32_t)(total_bytes / (1024 * 1024));
      uint32_t free_Mb = (uint32_t)(free_bytes / (1024 * 1024));
 8001612:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001616:	f04f 0200 	mov.w	r2, #0
 800161a:	f04f 0300 	mov.w	r3, #0
 800161e:	0d02      	lsrs	r2, r0, #20
 8001620:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
 8001624:	0d0b      	lsrs	r3, r1, #20
 8001626:	4613      	mov	r3, r2
 8001628:	60fb      	str	r3, [r7, #12]
      // uint32_t used_Mb = (uint32_t)(used_bytes / (1024 * 1024));

      printf("SD card remaining capacity: %lu MB\n", free_Mb);
 800162a:	68f9      	ldr	r1, [r7, #12]
 800162c:	480b      	ldr	r0, [pc, #44]	@ (800165c <SD_GetCapacity+0x98>)
 800162e:	f010 f887 	bl	8011740 <iprintf>

      return free_Mb;
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	e009      	b.n	800164a <SD_GetCapacity+0x86>
    }
    else
    {
      printf("f_getfree error: %d\n", fres);
 8001636:	4b08      	ldr	r3, [pc, #32]	@ (8001658 <SD_GetCapacity+0x94>)
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	4619      	mov	r1, r3
 800163c:	4808      	ldr	r0, [pc, #32]	@ (8001660 <SD_GetCapacity+0x9c>)
 800163e:	f010 f87f 	bl	8011740 <iprintf>
      bf_sdflag = 0;
 8001642:	4b08      	ldr	r3, [pc, #32]	@ (8001664 <SD_GetCapacity+0xa0>)
 8001644:	2200      	movs	r2, #0
 8001646:	701a      	strb	r2, [r3, #0]
      return 0;
 8001648:	2300      	movs	r3, #0
    }
}
 800164a:	4618      	mov	r0, r3
 800164c:	3720      	adds	r7, #32
 800164e:	46bd      	mov	sp, r7
 8001650:	bdb0      	pop	{r4, r5, r7, pc}
 8001652:	bf00      	nop
 8001654:	200007d4 	.word	0x200007d4
 8001658:	20000658 	.word	0x20000658
 800165c:	08012ae4 	.word	0x08012ae4
 8001660:	08012b08 	.word	0x08012b08
 8001664:	20000779 	.word	0x20000779

08001668 <ExtractTimestamp>:
 * @brief  파일 이름에서 타임스탬프를 추출하는 함수
 * @param  filename: 파일 이름 문자열
 * @retval 추출된 타임스탬프 (uint32_t 형식)
 */
uint64_t ExtractTimestamp(const char* filename)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b08a      	sub	sp, #40	@ 0x28
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  uint64_t timestamp = 0;
 8001670:	f04f 0200 	mov.w	r2, #0
 8001674:	f04f 0300 	mov.w	r3, #0
 8001678:	e9c7 2306 	strd	r2, r3, [r7, #24]
  char temp[13] = {0};
 800167c:	f107 0308 	add.w	r3, r7, #8
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	605a      	str	r2, [r3, #4]
 8001686:	609a      	str	r2, [r3, #8]
 8001688:	731a      	strb	r2, [r3, #12]
  uint8_t idx = 0;
 800168a:	2300      	movs	r3, #0
 800168c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    
  // 숫자만 추출
  for (int i = 0; filename[i] != '\0'; i++)
 8001690:	2300      	movs	r3, #0
 8001692:	623b      	str	r3, [r7, #32]
 8001694:	e01b      	b.n	80016ce <ExtractTimestamp+0x66>
  {
    if (filename[i] >= '0' && filename[i] <= '9')
 8001696:	6a3b      	ldr	r3, [r7, #32]
 8001698:	687a      	ldr	r2, [r7, #4]
 800169a:	4413      	add	r3, r2
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	2b2f      	cmp	r3, #47	@ 0x2f
 80016a0:	d912      	bls.n	80016c8 <ExtractTimestamp+0x60>
 80016a2:	6a3b      	ldr	r3, [r7, #32]
 80016a4:	687a      	ldr	r2, [r7, #4]
 80016a6:	4413      	add	r3, r2
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	2b39      	cmp	r3, #57	@ 0x39
 80016ac:	d80c      	bhi.n	80016c8 <ExtractTimestamp+0x60>
    {
      temp[idx++] = filename[i];
 80016ae:	6a3b      	ldr	r3, [r7, #32]
 80016b0:	687a      	ldr	r2, [r7, #4]
 80016b2:	441a      	add	r2, r3
 80016b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80016b8:	1c59      	adds	r1, r3, #1
 80016ba:	f887 1027 	strb.w	r1, [r7, #39]	@ 0x27
 80016be:	7812      	ldrb	r2, [r2, #0]
 80016c0:	3328      	adds	r3, #40	@ 0x28
 80016c2:	443b      	add	r3, r7
 80016c4:	f803 2c20 	strb.w	r2, [r3, #-32]
  for (int i = 0; filename[i] != '\0'; i++)
 80016c8:	6a3b      	ldr	r3, [r7, #32]
 80016ca:	3301      	adds	r3, #1
 80016cc:	623b      	str	r3, [r7, #32]
 80016ce:	6a3b      	ldr	r3, [r7, #32]
 80016d0:	687a      	ldr	r2, [r7, #4]
 80016d2:	4413      	add	r3, r2
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d1dd      	bne.n	8001696 <ExtractTimestamp+0x2e>
    }
  }
  temp[idx] = '\0';
 80016da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80016de:	3328      	adds	r3, #40	@ 0x28
 80016e0:	443b      	add	r3, r7
 80016e2:	2200      	movs	r2, #0
 80016e4:	f803 2c20 	strb.w	r2, [r3, #-32]
    
  // 문자열을 숫자로 변환 atoi는 32비트까지만 지원 하므로 strtoull 사용
  timestamp = strtoull(temp, NULL, 10);
 80016e8:	f107 0308 	add.w	r3, r7, #8
 80016ec:	220a      	movs	r2, #10
 80016ee:	2100      	movs	r1, #0
 80016f0:	4618      	mov	r0, r3
 80016f2:	f00f ff59 	bl	80115a8 <strtoull>
 80016f6:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
  return timestamp;
 80016fa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 80016fe:	4610      	mov	r0, r2
 8001700:	4619      	mov	r1, r3
 8001702:	3728      	adds	r7, #40	@ 0x28
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}

08001708 <GetFilename_CreateFolders>:
 * @param  filename: 파일 이름을 저장할 버퍼
 * @param  header_info: 헤더 정보
 * @retval None
 */
FRESULT GetFilename_CreateFolders(char* filename, uint16_t* header_info)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b094      	sub	sp, #80	@ 0x50
 800170c:	af0a      	add	r7, sp, #40	@ 0x28
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	6039      	str	r1, [r7, #0]
  char year[3] = {0};
 8001712:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001716:	2100      	movs	r1, #0
 8001718:	460a      	mov	r2, r1
 800171a:	801a      	strh	r2, [r3, #0]
 800171c:	460a      	mov	r2, r1
 800171e:	709a      	strb	r2, [r3, #2]
  char month[3] = {0};
 8001720:	f107 0320 	add.w	r3, r7, #32
 8001724:	2100      	movs	r1, #0
 8001726:	460a      	mov	r2, r1
 8001728:	801a      	strh	r2, [r3, #0]
 800172a:	460a      	mov	r2, r1
 800172c:	709a      	strb	r2, [r3, #2]
  char day[3] = {0};
 800172e:	f107 031c 	add.w	r3, r7, #28
 8001732:	2100      	movs	r1, #0
 8001734:	460a      	mov	r2, r1
 8001736:	801a      	strh	r2, [r3, #0]
 8001738:	460a      	mov	r2, r1
 800173a:	709a      	strb	r2, [r3, #2]
  char hour[3] = {0};
 800173c:	f107 0318 	add.w	r3, r7, #24
 8001740:	2100      	movs	r1, #0
 8001742:	460a      	mov	r2, r1
 8001744:	801a      	strh	r2, [r3, #0]
 8001746:	460a      	mov	r2, r1
 8001748:	709a      	strb	r2, [r3, #2]
  char date[7] = {0};
 800174a:	f107 0310 	add.w	r3, r7, #16
 800174e:	2200      	movs	r2, #0
 8001750:	601a      	str	r2, [r3, #0]
 8001752:	f8c3 2003 	str.w	r2, [r3, #3]
  char time[7] = {0};
 8001756:	f107 0308 	add.w	r3, r7, #8
 800175a:	2200      	movs	r2, #0
 800175c:	601a      	str	r2, [r3, #0]
 800175e:	f8c3 2003 	str.w	r2, [r3, #3]

  strncpy(year,(char*)header_info,2);
 8001762:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001766:	2202      	movs	r2, #2
 8001768:	6839      	ldr	r1, [r7, #0]
 800176a:	4618      	mov	r0, r3
 800176c:	f010 f9aa 	bl	8011ac4 <strncpy>
  strncpy(month,(char*)header_info + 2,2);
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	1c99      	adds	r1, r3, #2
 8001774:	f107 0320 	add.w	r3, r7, #32
 8001778:	2202      	movs	r2, #2
 800177a:	4618      	mov	r0, r3
 800177c:	f010 f9a2 	bl	8011ac4 <strncpy>
  strncpy(day,(char*)header_info + 4,2);
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	1d19      	adds	r1, r3, #4
 8001784:	f107 031c 	add.w	r3, r7, #28
 8001788:	2202      	movs	r2, #2
 800178a:	4618      	mov	r0, r3
 800178c:	f010 f99a 	bl	8011ac4 <strncpy>
  strncpy(hour,(char*)header_info + 6,2);
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	1d99      	adds	r1, r3, #6
 8001794:	f107 0318 	add.w	r3, r7, #24
 8001798:	2202      	movs	r2, #2
 800179a:	4618      	mov	r0, r3
 800179c:	f010 f992 	bl	8011ac4 <strncpy>
  strncpy(date,(char*)header_info, 6);
 80017a0:	f107 0310 	add.w	r3, r7, #16
 80017a4:	2206      	movs	r2, #6
 80017a6:	6839      	ldr	r1, [r7, #0]
 80017a8:	4618      	mov	r0, r3
 80017aa:	f010 f98b 	bl	8011ac4 <strncpy>
  strncpy(time,(char*)header_info + 6, 6);
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	1d99      	adds	r1, r3, #6
 80017b2:	f107 0308 	add.w	r3, r7, #8
 80017b6:	2206      	movs	r2, #6
 80017b8:	4618      	mov	r0, r3
 80017ba:	f010 f983 	bl	8011ac4 <strncpy>

  sprintf(filename, "20%s/20%s-%s/20%s-%s-%s/20%s-%s-%s_%s/CMS_%s_%s.txt", year
 80017be:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80017c2:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80017c6:	f107 0308 	add.w	r3, r7, #8
 80017ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80017cc:	f107 0310 	add.w	r3, r7, #16
 80017d0:	9308      	str	r3, [sp, #32]
 80017d2:	f107 0318 	add.w	r3, r7, #24
 80017d6:	9307      	str	r3, [sp, #28]
 80017d8:	f107 031c 	add.w	r3, r7, #28
 80017dc:	9306      	str	r3, [sp, #24]
 80017de:	f107 0320 	add.w	r3, r7, #32
 80017e2:	9305      	str	r3, [sp, #20]
 80017e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017e8:	9304      	str	r3, [sp, #16]
 80017ea:	f107 031c 	add.w	r3, r7, #28
 80017ee:	9303      	str	r3, [sp, #12]
 80017f0:	f107 0320 	add.w	r3, r7, #32
 80017f4:	9302      	str	r3, [sp, #8]
 80017f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017fa:	9301      	str	r3, [sp, #4]
 80017fc:	f107 0320 	add.w	r3, r7, #32
 8001800:	9300      	str	r3, [sp, #0]
 8001802:	460b      	mov	r3, r1
 8001804:	4915      	ldr	r1, [pc, #84]	@ (800185c <GetFilename_CreateFolders+0x154>)
 8001806:	6878      	ldr	r0, [r7, #4]
 8001808:	f010 f840 	bl	801188c <siprintf>
                                                                         , year, month
                                                                         , year, month, day
                                                                         , year, month, day, hour
                                                                         , date, time);

  FRESULT res = CreateFolders(year, month, day, hour);
 800180c:	f107 0318 	add.w	r3, r7, #24
 8001810:	f107 021c 	add.w	r2, r7, #28
 8001814:	f107 0120 	add.w	r1, r7, #32
 8001818:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800181c:	f000 f824 	bl	8001868 <CreateFolders>
 8001820:	4603      	mov	r3, r0
 8001822:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (res != FR_OK && res != FR_EXIST)
 8001826:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800182a:	2b00      	cmp	r3, #0
 800182c:	d00f      	beq.n	800184e <GetFilename_CreateFolders+0x146>
 800182e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001832:	2b08      	cmp	r3, #8
 8001834:	d00b      	beq.n	800184e <GetFilename_CreateFolders+0x146>
    {
        printf("Failed to create folders: %d\n", res);
 8001836:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800183a:	4619      	mov	r1, r3
 800183c:	4808      	ldr	r0, [pc, #32]	@ (8001860 <GetFilename_CreateFolders+0x158>)
 800183e:	f00f ff7f 	bl	8011740 <iprintf>
        bf_sdflag = 0;
 8001842:	4b08      	ldr	r3, [pc, #32]	@ (8001864 <GetFilename_CreateFolders+0x15c>)
 8001844:	2200      	movs	r2, #0
 8001846:	701a      	strb	r2, [r3, #0]
        return res;
 8001848:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800184c:	e001      	b.n	8001852 <GetFilename_CreateFolders+0x14a>
    }

  return res;
 800184e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001852:	4618      	mov	r0, r3
 8001854:	3728      	adds	r7, #40	@ 0x28
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	08012b20 	.word	0x08012b20
 8001860:	08012b54 	.word	0x08012b54
 8001864:	20000779 	.word	0x20000779

08001868 <CreateFolders>:
 * @param  month: 월 (2자리, 예: 01)
 * @param  day: 일 (2자리, 예: 12)
 * @retval FRESULT: FR_OK 성공, 그 외 실패
 */
FRESULT CreateFolders(char* year, char* month, char* day, char* hour)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b09a      	sub	sp, #104	@ 0x68
 800186c:	af08      	add	r7, sp, #32
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	60b9      	str	r1, [r7, #8]
 8001872:	607a      	str	r2, [r7, #4]
 8001874:	603b      	str	r3, [r7, #0]
  FRESULT res;
  char path[55] = {0};
 8001876:	f107 0310 	add.w	r3, r7, #16
 800187a:	2237      	movs	r2, #55	@ 0x37
 800187c:	2100      	movs	r1, #0
 800187e:	4618      	mov	r0, r3
 8001880:	f010 f918 	bl	8011ab4 <memset>
    
  // 년 폴더 생성 (예: "20xx/")
  sprintf(path, "20%s", year);
 8001884:	f107 0310 	add.w	r3, r7, #16
 8001888:	68fa      	ldr	r2, [r7, #12]
 800188a:	494e      	ldr	r1, [pc, #312]	@ (80019c4 <CreateFolders+0x15c>)
 800188c:	4618      	mov	r0, r3
 800188e:	f00f fffd 	bl	801188c <siprintf>
  res = f_mkdir(path);
 8001892:	f107 0310 	add.w	r3, r7, #16
 8001896:	4618      	mov	r0, r3
 8001898:	f00f fac7 	bl	8010e2a <f_mkdir>
 800189c:	4603      	mov	r3, r0
 800189e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (res != FR_OK && res != FR_EXIST)
 80018a2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d00c      	beq.n	80018c4 <CreateFolders+0x5c>
 80018aa:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80018ae:	2b08      	cmp	r3, #8
 80018b0:	d008      	beq.n	80018c4 <CreateFolders+0x5c>
  {
    printf("Failed to create year folder: %d\n", res);
 80018b2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80018b6:	4619      	mov	r1, r3
 80018b8:	4843      	ldr	r0, [pc, #268]	@ (80019c8 <CreateFolders+0x160>)
 80018ba:	f00f ff41 	bl	8011740 <iprintf>
    return res;
 80018be:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80018c2:	e07b      	b.n	80019bc <CreateFolders+0x154>
  }
    
  // 월 폴더 생성 (예: "20xx/xx/")
  sprintf(path, "20%s/20%s-%s", year
 80018c4:	f107 0010 	add.w	r0, r7, #16
 80018c8:	68bb      	ldr	r3, [r7, #8]
 80018ca:	9300      	str	r3, [sp, #0]
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	68fa      	ldr	r2, [r7, #12]
 80018d0:	493e      	ldr	r1, [pc, #248]	@ (80019cc <CreateFolders+0x164>)
 80018d2:	f00f ffdb 	bl	801188c <siprintf>
                              , year, month);
  res = f_mkdir(path);
 80018d6:	f107 0310 	add.w	r3, r7, #16
 80018da:	4618      	mov	r0, r3
 80018dc:	f00f faa5 	bl	8010e2a <f_mkdir>
 80018e0:	4603      	mov	r3, r0
 80018e2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (res != FR_OK && res != FR_EXIST)
 80018e6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d00c      	beq.n	8001908 <CreateFolders+0xa0>
 80018ee:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80018f2:	2b08      	cmp	r3, #8
 80018f4:	d008      	beq.n	8001908 <CreateFolders+0xa0>
  {
    printf("Failed to create month folder: %d\n", res);
 80018f6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80018fa:	4619      	mov	r1, r3
 80018fc:	4834      	ldr	r0, [pc, #208]	@ (80019d0 <CreateFolders+0x168>)
 80018fe:	f00f ff1f 	bl	8011740 <iprintf>
    return res;
 8001902:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001906:	e059      	b.n	80019bc <CreateFolders+0x154>
  }
    
  // 일 폴더 생성 (예: "20xx/xx/xx/")
  sprintf(path, "20%s/20%s-%s/20%s-%s-%s", year
 8001908:	f107 0010 	add.w	r0, r7, #16
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	9303      	str	r3, [sp, #12]
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	9302      	str	r3, [sp, #8]
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	9301      	str	r3, [sp, #4]
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	9300      	str	r3, [sp, #0]
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	68fa      	ldr	r2, [r7, #12]
 8001920:	492c      	ldr	r1, [pc, #176]	@ (80019d4 <CreateFolders+0x16c>)
 8001922:	f00f ffb3 	bl	801188c <siprintf>
                                         , year, month
                                         , year, month, day);
  res = f_mkdir(path);
 8001926:	f107 0310 	add.w	r3, r7, #16
 800192a:	4618      	mov	r0, r3
 800192c:	f00f fa7d 	bl	8010e2a <f_mkdir>
 8001930:	4603      	mov	r3, r0
 8001932:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (res != FR_OK && res != FR_EXIST)
 8001936:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800193a:	2b00      	cmp	r3, #0
 800193c:	d00c      	beq.n	8001958 <CreateFolders+0xf0>
 800193e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001942:	2b08      	cmp	r3, #8
 8001944:	d008      	beq.n	8001958 <CreateFolders+0xf0>
  {
    printf("Failed to create day folder: %d\n", res);
 8001946:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800194a:	4619      	mov	r1, r3
 800194c:	4822      	ldr	r0, [pc, #136]	@ (80019d8 <CreateFolders+0x170>)
 800194e:	f00f fef7 	bl	8011740 <iprintf>
    return res;
 8001952:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001956:	e031      	b.n	80019bc <CreateFolders+0x154>
  }

  // 시간 폴더 생성 (예: "20xx/xx/xx/xx")
  sprintf(path, "20%s/20%s-%s/20%s-%s-%s/20%s-%s-%s_%s", year
 8001958:	f107 0010 	add.w	r0, r7, #16
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	9307      	str	r3, [sp, #28]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	9306      	str	r3, [sp, #24]
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	9305      	str	r3, [sp, #20]
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	9304      	str	r3, [sp, #16]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	9303      	str	r3, [sp, #12]
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	9302      	str	r3, [sp, #8]
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	9301      	str	r3, [sp, #4]
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	9300      	str	r3, [sp, #0]
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	68fa      	ldr	r2, [r7, #12]
 8001980:	4916      	ldr	r1, [pc, #88]	@ (80019dc <CreateFolders+0x174>)
 8001982:	f00f ff83 	bl	801188c <siprintf>
                                                       , year, month
                                                       , year, month, day
                                                       , year, month, day, hour);
  res = f_mkdir(path);
 8001986:	f107 0310 	add.w	r3, r7, #16
 800198a:	4618      	mov	r0, r3
 800198c:	f00f fa4d 	bl	8010e2a <f_mkdir>
 8001990:	4603      	mov	r3, r0
 8001992:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (res != FR_OK && res != FR_EXIST)
 8001996:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800199a:	2b00      	cmp	r3, #0
 800199c:	d00c      	beq.n	80019b8 <CreateFolders+0x150>
 800199e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80019a2:	2b08      	cmp	r3, #8
 80019a4:	d008      	beq.n	80019b8 <CreateFolders+0x150>
  {
    printf("Failed to create day folder: %d\n", res);
 80019a6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80019aa:	4619      	mov	r1, r3
 80019ac:	480a      	ldr	r0, [pc, #40]	@ (80019d8 <CreateFolders+0x170>)
 80019ae:	f00f fec7 	bl	8011740 <iprintf>
    return res;
 80019b2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80019b6:	e001      	b.n	80019bc <CreateFolders+0x154>
  // {
  //   printf("Failed to create day folder: %d\n", res);
  //   return res;
  // }
    
  return res;
 80019b8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3748      	adds	r7, #72	@ 0x48
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	08012b74 	.word	0x08012b74
 80019c8:	08012b7c 	.word	0x08012b7c
 80019cc:	08012ba0 	.word	0x08012ba0
 80019d0:	08012bb0 	.word	0x08012bb0
 80019d4:	08012bd4 	.word	0x08012bd4
 80019d8:	08012bec 	.word	0x08012bec
 80019dc:	08012c10 	.word	0x08012c10

080019e0 <DeleteOldestMinFolder>:
 * 
 * 폴더 구조: 년/월/일/시간/파일.txt
 * 예: 20xx/20xx-xx/20xx-xx-xx/20xx-xx-xx_xx/20xx-xx-xx_xx-xx/CMS_260101_010101.txt
 */
void DeleteOldestMinFolder(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b0cc      	sub	sp, #304	@ 0x130
 80019e4:	af02      	add	r7, sp, #8
  char yearPath[5] = {0};       // "20xx" 4
 80019e6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80019ea:	2200      	movs	r2, #0
 80019ec:	601a      	str	r2, [r3, #0]
 80019ee:	711a      	strb	r2, [r3, #4]
  char monthPath[13] = {0};     // "20xx/20xx-xx" 12
 80019f0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80019f4:	2200      	movs	r2, #0
 80019f6:	601a      	str	r2, [r3, #0]
 80019f8:	605a      	str	r2, [r3, #4]
 80019fa:	609a      	str	r2, [r3, #8]
 80019fc:	731a      	strb	r2, [r3, #12]
  char dayPath[24] = {0};       // "20xx/20xx-xx/20xx-xx-xx" 23
 80019fe:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 8001a02:	2200      	movs	r2, #0
 8001a04:	601a      	str	r2, [r3, #0]
 8001a06:	605a      	str	r2, [r3, #4]
 8001a08:	609a      	str	r2, [r3, #8]
 8001a0a:	60da      	str	r2, [r3, #12]
 8001a0c:	611a      	str	r2, [r3, #16]
 8001a0e:	615a      	str	r2, [r3, #20]
  char hourPath[38] = {0};      // "20xx/20xx-xx/20xx-xx-xx/20xx-xx-xx_xx" 37
 8001a10:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8001a14:	2226      	movs	r2, #38	@ 0x26
 8001a16:	2100      	movs	r1, #0
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f010 f84b 	bl	8011ab4 <memset>
  char minPath[55] = {0};       // "20xx/20xx-xx/20xx-xx-xx/20xx-xx-xx_xx/20xx-xx-xx_xx-xx" 
 8001a1e:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8001a22:	2237      	movs	r2, #55	@ 0x37
 8001a24:	2100      	movs	r1, #0
 8001a26:	4618      	mov	r0, r3
 8001a28:	f010 f844 	bl	8011ab4 <memset>
  char tmpPath[128] = {0};      // 임시 path버퍼(snprint경고 해결을 위한)
 8001a2c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001a30:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001a34:	4618      	mov	r0, r3
 8001a36:	2380      	movs	r3, #128	@ 0x80
 8001a38:	461a      	mov	r2, r3
 8001a3a:	2100      	movs	r1, #0
 8001a3c:	f010 f83a 	bl	8011ab4 <memset>
  char oldestName[22] = {0};    // 가장 오래된 폴더 이름을 저장할 버퍼
 8001a40:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001a44:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]
 8001a4c:	605a      	str	r2, [r3, #4]
 8001a4e:	609a      	str	r2, [r3, #8]
 8001a50:	60da      	str	r2, [r3, #12]
 8001a52:	611a      	str	r2, [r3, #16]
 8001a54:	829a      	strh	r2, [r3, #20]

  printf("\n=== Finding oldest hour folder ===\n");
 8001a56:	48aa      	ldr	r0, [pc, #680]	@ (8001d00 <DeleteOldestMinFolder+0x320>)
 8001a58:	f00f feda 	bl	8011810 <puts>

  // 1. 가장 오래된 년 폴더 찾기
  fres = FindOldestSubfolder(SDPath, oldestName);
 8001a5c:	463b      	mov	r3, r7
 8001a5e:	4619      	mov	r1, r3
 8001a60:	48a8      	ldr	r0, [pc, #672]	@ (8001d04 <DeleteOldestMinFolder+0x324>)
 8001a62:	f000 f969 	bl	8001d38 <FindOldestSubfolder>
 8001a66:	4603      	mov	r3, r0
 8001a68:	461a      	mov	r2, r3
 8001a6a:	4ba7      	ldr	r3, [pc, #668]	@ (8001d08 <DeleteOldestMinFolder+0x328>)
 8001a6c:	701a      	strb	r2, [r3, #0]
  if (fres != FR_OK || oldestName[0] == '\0')
 8001a6e:	4ba6      	ldr	r3, [pc, #664]	@ (8001d08 <DeleteOldestMinFolder+0x328>)
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d106      	bne.n	8001a84 <DeleteOldestMinFolder+0xa4>
 8001a76:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001a7a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d103      	bne.n	8001a8c <DeleteOldestMinFolder+0xac>
  {
    printf("No year folders found\n");
 8001a84:	48a1      	ldr	r0, [pc, #644]	@ (8001d0c <DeleteOldestMinFolder+0x32c>)
 8001a86:	f00f fec3 	bl	8011810 <puts>
    return;
 8001a8a:	e134      	b.n	8001cf6 <DeleteOldestMinFolder+0x316>
  }
  snprintf(tmpPath, sizeof(tmpPath), "%s", oldestName);
 8001a8c:	463b      	mov	r3, r7
 8001a8e:	f107 0018 	add.w	r0, r7, #24
 8001a92:	4a9f      	ldr	r2, [pc, #636]	@ (8001d10 <DeleteOldestMinFolder+0x330>)
 8001a94:	2180      	movs	r1, #128	@ 0x80
 8001a96:	f00f fec3 	bl	8011820 <sniprintf>
  strcpy(yearPath, tmpPath);
 8001a9a:	f107 0218 	add.w	r2, r7, #24
 8001a9e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001aa2:	4611      	mov	r1, r2
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f010 f88e 	bl	8011bc6 <strcpy>
  // printf("Oldest year: %s\n", yearPath);

  // 2. 가장 오래된 월 폴더 찾기
  fres = FindOldestSubfolder(yearPath, oldestName);
 8001aaa:	463a      	mov	r2, r7
 8001aac:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001ab0:	4611      	mov	r1, r2
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f000 f940 	bl	8001d38 <FindOldestSubfolder>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	461a      	mov	r2, r3
 8001abc:	4b92      	ldr	r3, [pc, #584]	@ (8001d08 <DeleteOldestMinFolder+0x328>)
 8001abe:	701a      	strb	r2, [r3, #0]
  if (fres != FR_OK || oldestName[0] == '\0')
 8001ac0:	4b91      	ldr	r3, [pc, #580]	@ (8001d08 <DeleteOldestMinFolder+0x328>)
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d106      	bne.n	8001ad6 <DeleteOldestMinFolder+0xf6>
 8001ac8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001acc:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d10b      	bne.n	8001aee <DeleteOldestMinFolder+0x10e>
  {
    printf("No month folders found in %s\n", yearPath);
 8001ad6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001ada:	4619      	mov	r1, r3
 8001adc:	488d      	ldr	r0, [pc, #564]	@ (8001d14 <DeleteOldestMinFolder+0x334>)
 8001ade:	f00f fe2f 	bl	8011740 <iprintf>
    f_unlink(yearPath);
 8001ae2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f00f f8d8 	bl	8010c9c <f_unlink>
    return;
 8001aec:	e103      	b.n	8001cf6 <DeleteOldestMinFolder+0x316>
  }
  snprintf(tmpPath, sizeof(tmpPath), "%s/%s", yearPath, oldestName);
 8001aee:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8001af2:	f107 0018 	add.w	r0, r7, #24
 8001af6:	463b      	mov	r3, r7
 8001af8:	9300      	str	r3, [sp, #0]
 8001afa:	4613      	mov	r3, r2
 8001afc:	4a86      	ldr	r2, [pc, #536]	@ (8001d18 <DeleteOldestMinFolder+0x338>)
 8001afe:	2180      	movs	r1, #128	@ 0x80
 8001b00:	f00f fe8e 	bl	8011820 <sniprintf>
  strcpy(monthPath, tmpPath);
 8001b04:	f107 0218 	add.w	r2, r7, #24
 8001b08:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001b0c:	4611      	mov	r1, r2
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f010 f859 	bl	8011bc6 <strcpy>
  // printf("Oldest month: %s\n", monthPath);

  // 3. 가장 오래된 일 폴더 찾기
  fres = FindOldestSubfolder(monthPath, oldestName);
 8001b14:	463a      	mov	r2, r7
 8001b16:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001b1a:	4611      	mov	r1, r2
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f000 f90b 	bl	8001d38 <FindOldestSubfolder>
 8001b22:	4603      	mov	r3, r0
 8001b24:	461a      	mov	r2, r3
 8001b26:	4b78      	ldr	r3, [pc, #480]	@ (8001d08 <DeleteOldestMinFolder+0x328>)
 8001b28:	701a      	strb	r2, [r3, #0]
  if (fres != FR_OK || oldestName[0] == '\0')
 8001b2a:	4b77      	ldr	r3, [pc, #476]	@ (8001d08 <DeleteOldestMinFolder+0x328>)
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d106      	bne.n	8001b40 <DeleteOldestMinFolder+0x160>
 8001b32:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001b36:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d119      	bne.n	8001b74 <DeleteOldestMinFolder+0x194>
  {
    printf("No day folders found in %s\n", monthPath);
 8001b40:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001b44:	4619      	mov	r1, r3
 8001b46:	4875      	ldr	r0, [pc, #468]	@ (8001d1c <DeleteOldestMinFolder+0x33c>)
 8001b48:	f00f fdfa 	bl	8011740 <iprintf>
    f_unlink(monthPath);
 8001b4c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001b50:	4618      	mov	r0, r3
 8001b52:	f00f f8a3 	bl	8010c9c <f_unlink>
    if (CountItemsInFolder(yearPath) == 0)
 8001b56:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f000 fa88 	bl	8002070 <CountItemsInFolder>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	f040 80c4 	bne.w	8001cf0 <DeleteOldestMinFolder+0x310>
    {
      f_unlink(yearPath);
 8001b68:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f00f f895 	bl	8010c9c <f_unlink>
    }
    return;
 8001b72:	e0bd      	b.n	8001cf0 <DeleteOldestMinFolder+0x310>
  }
  snprintf(tmpPath, sizeof(tmpPath), "%s/%s", monthPath, oldestName);
 8001b74:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001b78:	f107 0018 	add.w	r0, r7, #24
 8001b7c:	463b      	mov	r3, r7
 8001b7e:	9300      	str	r3, [sp, #0]
 8001b80:	4613      	mov	r3, r2
 8001b82:	4a65      	ldr	r2, [pc, #404]	@ (8001d18 <DeleteOldestMinFolder+0x338>)
 8001b84:	2180      	movs	r1, #128	@ 0x80
 8001b86:	f00f fe4b 	bl	8011820 <sniprintf>
  strcpy(dayPath, tmpPath);
 8001b8a:	f107 0218 	add.w	r2, r7, #24
 8001b8e:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 8001b92:	4611      	mov	r1, r2
 8001b94:	4618      	mov	r0, r3
 8001b96:	f010 f816 	bl	8011bc6 <strcpy>
  // printf("Oldest day: %s\n", dayPath);

  // 4. 가장 오래된 시간 폴더 찾기
  fres = FindOldestSubfolder(dayPath, oldestName);
 8001b9a:	463a      	mov	r2, r7
 8001b9c:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 8001ba0:	4611      	mov	r1, r2
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f000 f8c8 	bl	8001d38 <FindOldestSubfolder>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	461a      	mov	r2, r3
 8001bac:	4b56      	ldr	r3, [pc, #344]	@ (8001d08 <DeleteOldestMinFolder+0x328>)
 8001bae:	701a      	strb	r2, [r3, #0]
  if (fres != FR_OK || oldestName[0] == '\0')
 8001bb0:	4b55      	ldr	r3, [pc, #340]	@ (8001d08 <DeleteOldestMinFolder+0x328>)
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d106      	bne.n	8001bc6 <DeleteOldestMinFolder+0x1e6>
 8001bb8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001bbc:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d119      	bne.n	8001bfa <DeleteOldestMinFolder+0x21a>
  {
    printf("No hour folders found in %s\n", dayPath);
 8001bc6:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 8001bca:	4619      	mov	r1, r3
 8001bcc:	4854      	ldr	r0, [pc, #336]	@ (8001d20 <DeleteOldestMinFolder+0x340>)
 8001bce:	f00f fdb7 	bl	8011740 <iprintf>
    f_unlink(dayPath);
 8001bd2:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f00f f860 	bl	8010c9c <f_unlink>
    if (CountItemsInFolder(monthPath) == 0)
 8001bdc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001be0:	4618      	mov	r0, r3
 8001be2:	f000 fa45 	bl	8002070 <CountItemsInFolder>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	f040 8083 	bne.w	8001cf4 <DeleteOldestMinFolder+0x314>
    {
      f_unlink(monthPath);
 8001bee:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f00f f852 	bl	8010c9c <f_unlink>
    }
    return;
 8001bf8:	e07c      	b.n	8001cf4 <DeleteOldestMinFolder+0x314>
  }
  snprintf(tmpPath, sizeof(tmpPath), "%s/%s", dayPath, oldestName);
 8001bfa:	f107 02f8 	add.w	r2, r7, #248	@ 0xf8
 8001bfe:	f107 0018 	add.w	r0, r7, #24
 8001c02:	463b      	mov	r3, r7
 8001c04:	9300      	str	r3, [sp, #0]
 8001c06:	4613      	mov	r3, r2
 8001c08:	4a43      	ldr	r2, [pc, #268]	@ (8001d18 <DeleteOldestMinFolder+0x338>)
 8001c0a:	2180      	movs	r1, #128	@ 0x80
 8001c0c:	f00f fe08 	bl	8011820 <sniprintf>
  strcpy(hourPath, tmpPath);
 8001c10:	f107 0218 	add.w	r2, r7, #24
 8001c14:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8001c18:	4611      	mov	r1, r2
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f00f ffd3 	bl	8011bc6 <strcpy>
  // printf("Oldest day: %s\n", dayPath);

  // 5. 가장 오래된 분 폴더 찾기
  fres = FindOldestSubfolder(hourPath, oldestName);
 8001c20:	463a      	mov	r2, r7
 8001c22:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8001c26:	4611      	mov	r1, r2
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f000 f885 	bl	8001d38 <FindOldestSubfolder>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	461a      	mov	r2, r3
 8001c32:	4b35      	ldr	r3, [pc, #212]	@ (8001d08 <DeleteOldestMinFolder+0x328>)
 8001c34:	701a      	strb	r2, [r3, #0]
  if (fres != FR_OK || oldestName[0] == '\0')
 8001c36:	4b34      	ldr	r3, [pc, #208]	@ (8001d08 <DeleteOldestMinFolder+0x328>)
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d106      	bne.n	8001c4c <DeleteOldestMinFolder+0x26c>
 8001c3e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001c42:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d110      	bne.n	8001c6e <DeleteOldestMinFolder+0x28e>
  {
    printf("No min folders found in %s\n", hourPath);
 8001c4c:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8001c50:	4619      	mov	r1, r3
 8001c52:	4834      	ldr	r0, [pc, #208]	@ (8001d24 <DeleteOldestMinFolder+0x344>)
 8001c54:	f00f fd74 	bl	8011740 <iprintf>
    CleanupEmptyParentFolders(hourPath, dayPath, monthPath, yearPath);
 8001c58:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001c5c:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001c60:	f107 01f8 	add.w	r1, r7, #248	@ 0xf8
 8001c64:	f107 00d0 	add.w	r0, r7, #208	@ 0xd0
 8001c68:	f000 f9ae 	bl	8001fc8 <CleanupEmptyParentFolders>
    return;
 8001c6c:	e043      	b.n	8001cf6 <DeleteOldestMinFolder+0x316>
  }
  snprintf(tmpPath, sizeof(tmpPath), "%s/%s", hourPath, oldestName);
 8001c6e:	f107 02d0 	add.w	r2, r7, #208	@ 0xd0
 8001c72:	f107 0018 	add.w	r0, r7, #24
 8001c76:	463b      	mov	r3, r7
 8001c78:	9300      	str	r3, [sp, #0]
 8001c7a:	4613      	mov	r3, r2
 8001c7c:	4a26      	ldr	r2, [pc, #152]	@ (8001d18 <DeleteOldestMinFolder+0x338>)
 8001c7e:	2180      	movs	r1, #128	@ 0x80
 8001c80:	f00f fdce 	bl	8011820 <sniprintf>
  strcpy(minPath, tmpPath);
 8001c84:	f107 0218 	add.w	r2, r7, #24
 8001c88:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8001c8c:	4611      	mov	r1, r2
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f00f ff99 	bl	8011bc6 <strcpy>
  printf("Oldest min folder to delete: %s\n", minPath);
 8001c94:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4823      	ldr	r0, [pc, #140]	@ (8001d28 <DeleteOldestMinFolder+0x348>)
 8001c9c:	f00f fd50 	bl	8011740 <iprintf>

  // 6. 분 폴더와 내부 파일 모두 삭제
  fres = DeleteFolder(minPath);
 8001ca0:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f000 f8d5 	bl	8001e54 <DeleteFolder>
 8001caa:	4603      	mov	r3, r0
 8001cac:	461a      	mov	r2, r3
 8001cae:	4b16      	ldr	r3, [pc, #88]	@ (8001d08 <DeleteOldestMinFolder+0x328>)
 8001cb0:	701a      	strb	r2, [r3, #0]
  if (fres != FR_OK)
 8001cb2:	4b15      	ldr	r3, [pc, #84]	@ (8001d08 <DeleteOldestMinFolder+0x328>)
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d006      	beq.n	8001cc8 <DeleteOldestMinFolder+0x2e8>
  {
    printf("Failed to delete hour folder: %d\n", fres);
 8001cba:	4b13      	ldr	r3, [pc, #76]	@ (8001d08 <DeleteOldestMinFolder+0x328>)
 8001cbc:	781b      	ldrb	r3, [r3, #0]
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	481a      	ldr	r0, [pc, #104]	@ (8001d2c <DeleteOldestMinFolder+0x34c>)
 8001cc2:	f00f fd3d 	bl	8011740 <iprintf>
    return;
 8001cc6:	e016      	b.n	8001cf6 <DeleteOldestMinFolder+0x316>
  }

  printf("Successfully deleted: %s\n", minPath);
 8001cc8:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8001ccc:	4619      	mov	r1, r3
 8001cce:	4818      	ldr	r0, [pc, #96]	@ (8001d30 <DeleteOldestMinFolder+0x350>)
 8001cd0:	f00f fd36 	bl	8011740 <iprintf>

  // 6. 빈 상위 폴더들 정리
  CleanupEmptyParentFolders(hourPath, dayPath, monthPath, yearPath);
 8001cd4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001cd8:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001cdc:	f107 01f8 	add.w	r1, r7, #248	@ 0xf8
 8001ce0:	f107 00d0 	add.w	r0, r7, #208	@ 0xd0
 8001ce4:	f000 f970 	bl	8001fc8 <CleanupEmptyParentFolders>

  printf("=== Cleanup complete ===\n\n");
 8001ce8:	4812      	ldr	r0, [pc, #72]	@ (8001d34 <DeleteOldestMinFolder+0x354>)
 8001cea:	f00f fd91 	bl	8011810 <puts>
 8001cee:	e002      	b.n	8001cf6 <DeleteOldestMinFolder+0x316>
    return;
 8001cf0:	bf00      	nop
 8001cf2:	e000      	b.n	8001cf6 <DeleteOldestMinFolder+0x316>
    return;
 8001cf4:	bf00      	nop
}
 8001cf6:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	08012c38 	.word	0x08012c38
 8001d04:	200007d4 	.word	0x200007d4
 8001d08:	20000658 	.word	0x20000658
 8001d0c:	08012c5c 	.word	0x08012c5c
 8001d10:	08012c74 	.word	0x08012c74
 8001d14:	08012c78 	.word	0x08012c78
 8001d18:	08012c98 	.word	0x08012c98
 8001d1c:	08012ca0 	.word	0x08012ca0
 8001d20:	08012cbc 	.word	0x08012cbc
 8001d24:	08012cdc 	.word	0x08012cdc
 8001d28:	08012cf8 	.word	0x08012cf8
 8001d2c:	08012d1c 	.word	0x08012d1c
 8001d30:	08012d40 	.word	0x08012d40
 8001d34:	08012d5c 	.word	0x08012d5c

08001d38 <FindOldestSubfolder>:
 * @param  basePath: 탐색할 기준 경로
 * @param  oldestName: 가장 오래된 폴더 이름 저장 버퍼
 * @retval FRESULT: FR_OK 성공, 그 외 실패
 */
FRESULT FindOldestSubfolder(const char *basePath, char *oldestName)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b0dc      	sub	sp, #368	@ 0x170
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001d42:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001d46:	6018      	str	r0, [r3, #0]
 8001d48:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001d4c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001d50:	6019      	str	r1, [r3, #0]
  FRESULT res;
  DIR tmpDir;
  FILINFO tmpFno;
  uint64_t oldestTimestamp = UINT64_MAX;
 8001d52:	f04f 32ff 	mov.w	r2, #4294967295
 8001d56:	f04f 33ff 	mov.w	r3, #4294967295
 8001d5a:	e9c7 235a 	strd	r2, r3, [r7, #360]	@ 0x168
  uint64_t currentTimestamp;

  oldestName[0] = '\0';
 8001d5e:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001d62:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2200      	movs	r2, #0
 8001d6a:	701a      	strb	r2, [r3, #0]

  // basePath경로의 디렉터리 정보를 tmpDir에 저장
  res = f_opendir(&tmpDir, basePath);
 8001d6c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001d70:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001d74:	f507 7292 	add.w	r2, r7, #292	@ 0x124
 8001d78:	6819      	ldr	r1, [r3, #0]
 8001d7a:	4610      	mov	r0, r2
 8001d7c:	f00e fd83 	bl	8010886 <f_opendir>
 8001d80:	4603      	mov	r3, r0
 8001d82:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
  if (res != FR_OK)
 8001d86:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d002      	beq.n	8001d94 <FindOldestSubfolder+0x5c>
  {
    return res;
 8001d8e:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8001d92:	e05a      	b.n	8001e4a <FindOldestSubfolder+0x112>
  }

  while (1)
  {
    // 디렉터리 엔트리를 1개 읽어 tmpFno에 채움
    res = f_readdir(&tmpDir, &tmpFno);
 8001d94:	f107 020c 	add.w	r2, r7, #12
 8001d98:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8001d9c:	4611      	mov	r1, r2
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f00e fe54 	bl	8010a4c <f_readdir>
 8001da4:	4603      	mov	r3, r0
 8001da6:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
    //오류가 발생하거나, 더 이상 읽을 엔트리가 없는 경우
    if (res != FR_OK || tmpFno.fname[0] == 0)
 8001daa:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d13b      	bne.n	8001e2a <FindOldestSubfolder+0xf2>
 8001db2:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001db6:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001dba:	7d9b      	ldrb	r3, [r3, #22]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d034      	beq.n	8001e2a <FindOldestSubfolder+0xf2>
    {
      break;
    }

    // 폴더가 아니거나, FAT파일시스템의 특수 엔트리일 시((tmpFno.fattrib & (AM_HID | AM_SYS))) 다음 f_readdir로 이동
    if ((!(tmpFno.fattrib & AM_DIR)) || (tmpFno.fattrib & (AM_HID | AM_SYS)))
 8001dc0:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001dc4:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001dc8:	7a1b      	ldrb	r3, [r3, #8]
 8001dca:	f003 0310 	and.w	r3, r3, #16
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d029      	beq.n	8001e26 <FindOldestSubfolder+0xee>
 8001dd2:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001dd6:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001dda:	7a1b      	ldrb	r3, [r3, #8]
 8001ddc:	f003 0306 	and.w	r3, r3, #6
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d120      	bne.n	8001e26 <FindOldestSubfolder+0xee>
    {
      continue;
    }

    // 폴더 이름에서 타임스탬프 추출
    currentTimestamp = ExtractTimestamp(tmpFno.fname);
 8001de4:	f107 030c 	add.w	r3, r7, #12
 8001de8:	3316      	adds	r3, #22
 8001dea:	4618      	mov	r0, r3
 8001dec:	f7ff fc3c 	bl	8001668 <ExtractTimestamp>
 8001df0:	e9c7 0156 	strd	r0, r1, [r7, #344]	@ 0x158

    // 숫자가 작을 수록 더 오래된 것
    if (currentTimestamp < oldestTimestamp)
 8001df4:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	@ 0x158
 8001df8:	e9d7 235a 	ldrd	r2, r3, [r7, #360]	@ 0x168
 8001dfc:	4290      	cmp	r0, r2
 8001dfe:	eb71 0303 	sbcs.w	r3, r1, r3
 8001e02:	d2c7      	bcs.n	8001d94 <FindOldestSubfolder+0x5c>
    {
      oldestTimestamp = currentTimestamp;
 8001e04:	e9d7 2356 	ldrd	r2, r3, [r7, #344]	@ 0x158
 8001e08:	e9c7 235a 	strd	r2, r3, [r7, #360]	@ 0x168
      strcpy(oldestName, tmpFno.fname);
 8001e0c:	f107 030c 	add.w	r3, r7, #12
 8001e10:	f103 0216 	add.w	r2, r3, #22
 8001e14:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001e18:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001e1c:	4611      	mov	r1, r2
 8001e1e:	6818      	ldr	r0, [r3, #0]
 8001e20:	f00f fed1 	bl	8011bc6 <strcpy>
 8001e24:	e7b6      	b.n	8001d94 <FindOldestSubfolder+0x5c>
      continue;
 8001e26:	bf00      	nop
    res = f_readdir(&tmpDir, &tmpFno);
 8001e28:	e7b4      	b.n	8001d94 <FindOldestSubfolder+0x5c>
    }
  }

  f_closedir(&tmpDir);
 8001e2a:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f00e fde6 	bl	8010a00 <f_closedir>

  if (oldestName[0] == '\0')
 8001e34:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001e38:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d101      	bne.n	8001e48 <FindOldestSubfolder+0x110>
  {
    return FR_NO_FILE;
 8001e44:	2304      	movs	r3, #4
 8001e46:	e000      	b.n	8001e4a <FindOldestSubfolder+0x112>
  }

  return FR_OK;
 8001e48:	2300      	movs	r3, #0
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f507 77b8 	add.w	r7, r7, #368	@ 0x170
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}

08001e54 <DeleteFolder>:
 * @brief  폴더와 내부 모든 파일 삭제 (재귀)
 * @param  path: 삭제할 폴더 경로
 * @retval FRESULT: FR_OK 성공, 그 외 실패
 */
FRESULT DeleteFolder(const char *path)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	f5ad 7d38 	sub.w	sp, sp, #736	@ 0x2e0
 8001e5a:	af02      	add	r7, sp, #8
 8001e5c:	f507 7336 	add.w	r3, r7, #728	@ 0x2d8
 8001e60:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8001e64:	6018      	str	r0, [r3, #0]
  FILINFO tmpFno;
  char itemPath[64];
  char tmpitemPath[320];

  // path에 해당하는 디렉터리를 열고 시작위치를 tmpDir에 설정
  res = f_opendir(&tmpDir, path);
 8001e66:	f507 7336 	add.w	r3, r7, #728	@ 0x2d8
 8001e6a:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8001e6e:	f507 7228 	add.w	r2, r7, #672	@ 0x2a0
 8001e72:	6819      	ldr	r1, [r3, #0]
 8001e74:	4610      	mov	r0, r2
 8001e76:	f00e fd06 	bl	8010886 <f_opendir>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	f887 32d7 	strb.w	r3, [r7, #727]	@ 0x2d7
  if (res != FR_OK)
 8001e80:	f897 32d7 	ldrb.w	r3, [r7, #727]	@ 0x2d7
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d002      	beq.n	8001e8e <DeleteFolder+0x3a>
  {
    return res;
 8001e88:	f897 32d7 	ldrb.w	r3, [r7, #727]	@ 0x2d7
 8001e8c:	e08e      	b.n	8001fac <DeleteFolder+0x158>
  }

  while (1)
  {
    //tmpDir을 순회하면서 tmpFno에 정보 저장
    res = f_readdir(&tmpDir, &tmpFno);
 8001e8e:	f507 72c4 	add.w	r2, r7, #392	@ 0x188
 8001e92:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8001e96:	4611      	mov	r1, r2
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f00e fdd7 	bl	8010a4c <f_readdir>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	f887 32d7 	strb.w	r3, [r7, #727]	@ 0x2d7
    if (res != FR_OK || tmpFno.fname[0] == 0)
 8001ea4:	f897 32d7 	ldrb.w	r3, [r7, #727]	@ 0x2d7
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d157      	bne.n	8001f5c <DeleteFolder+0x108>
 8001eac:	f507 7336 	add.w	r3, r7, #728	@ 0x2d8
 8001eb0:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001eb4:	7d9b      	ldrb	r3, [r3, #22]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d050      	beq.n	8001f5c <DeleteFolder+0x108>
    {
      break;
    }

    snprintf(tmpitemPath, sizeof(tmpitemPath), "%s/%s", path, tmpFno.fname);
 8001eba:	f507 7336 	add.w	r3, r7, #728	@ 0x2d8
 8001ebe:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8001ec2:	f107 0008 	add.w	r0, r7, #8
 8001ec6:	f507 72c4 	add.w	r2, r7, #392	@ 0x188
 8001eca:	3216      	adds	r2, #22
 8001ecc:	9200      	str	r2, [sp, #0]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a39      	ldr	r2, [pc, #228]	@ (8001fb8 <DeleteFolder+0x164>)
 8001ed2:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8001ed6:	f00f fca3 	bl	8011820 <sniprintf>
    strcpy(itemPath ,tmpitemPath);
 8001eda:	f107 0208 	add.w	r2, r7, #8
 8001ede:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001ee2:	4611      	mov	r1, r2
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f00f fe6e 	bl	8011bc6 <strcpy>

    if (tmpFno.fattrib & AM_DIR)
 8001eea:	f507 7336 	add.w	r3, r7, #728	@ 0x2d8
 8001eee:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001ef2:	7a1b      	ldrb	r3, [r3, #8]
 8001ef4:	f003 0310 	and.w	r3, r3, #16
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d013      	beq.n	8001f24 <DeleteFolder+0xd0>
    {
      // 하위 폴더 재귀 삭제
      res = DeleteFolder(itemPath);
 8001efc:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001f00:	4618      	mov	r0, r3
 8001f02:	f7ff ffa7 	bl	8001e54 <DeleteFolder>
 8001f06:	4603      	mov	r3, r0
 8001f08:	f887 32d7 	strb.w	r3, [r7, #727]	@ 0x2d7
      if (res != FR_OK)
 8001f0c:	f897 32d7 	ldrb.w	r3, [r7, #727]	@ 0x2d7
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d0bc      	beq.n	8001e8e <DeleteFolder+0x3a>
      {
        f_closedir(&tmpDir);
 8001f14:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f00e fd71 	bl	8010a00 <f_closedir>
        return res;
 8001f1e:	f897 32d7 	ldrb.w	r3, [r7, #727]	@ 0x2d7
 8001f22:	e043      	b.n	8001fac <DeleteFolder+0x158>
      }
    }
    else
    {
      // 파일 삭제
      res = f_unlink(itemPath);
 8001f24:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f00e feb7 	bl	8010c9c <f_unlink>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	f887 32d7 	strb.w	r3, [r7, #727]	@ 0x2d7
      if (res != FR_OK)
 8001f34:	f897 32d7 	ldrb.w	r3, [r7, #727]	@ 0x2d7
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d0a8      	beq.n	8001e8e <DeleteFolder+0x3a>
      {
        printf("Failed to delete file: %s, error: %d\n", itemPath, res);
 8001f3c:	f897 22d7 	ldrb.w	r2, [r7, #727]	@ 0x2d7
 8001f40:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001f44:	4619      	mov	r1, r3
 8001f46:	481d      	ldr	r0, [pc, #116]	@ (8001fbc <DeleteFolder+0x168>)
 8001f48:	f00f fbfa 	bl	8011740 <iprintf>
        f_closedir(&tmpDir);
 8001f4c:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8001f50:	4618      	mov	r0, r3
 8001f52:	f00e fd55 	bl	8010a00 <f_closedir>
        return res;
 8001f56:	f897 32d7 	ldrb.w	r3, [r7, #727]	@ 0x2d7
 8001f5a:	e027      	b.n	8001fac <DeleteFolder+0x158>
      }
    }
  }

  f_closedir(&tmpDir);
 8001f5c:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8001f60:	4618      	mov	r0, r3
 8001f62:	f00e fd4d 	bl	8010a00 <f_closedir>

  // 빈 폴더 삭제
  res = f_unlink(path);
 8001f66:	f507 7336 	add.w	r3, r7, #728	@ 0x2d8
 8001f6a:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8001f6e:	6818      	ldr	r0, [r3, #0]
 8001f70:	f00e fe94 	bl	8010c9c <f_unlink>
 8001f74:	4603      	mov	r3, r0
 8001f76:	f887 32d7 	strb.w	r3, [r7, #727]	@ 0x2d7
  if (res != FR_OK)
 8001f7a:	f897 32d7 	ldrb.w	r3, [r7, #727]	@ 0x2d7
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d00a      	beq.n	8001f98 <DeleteFolder+0x144>
  {
    printf("Failed to delete folder: %s, error: %d\n", path, res);
 8001f82:	f897 22d7 	ldrb.w	r2, [r7, #727]	@ 0x2d7
 8001f86:	f507 7336 	add.w	r3, r7, #728	@ 0x2d8
 8001f8a:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8001f8e:	6819      	ldr	r1, [r3, #0]
 8001f90:	480b      	ldr	r0, [pc, #44]	@ (8001fc0 <DeleteFolder+0x16c>)
 8001f92:	f00f fbd5 	bl	8011740 <iprintf>
 8001f96:	e007      	b.n	8001fa8 <DeleteFolder+0x154>
  }
  else
  {
    printf("Deleted folder: %s\n", path);
 8001f98:	f507 7336 	add.w	r3, r7, #728	@ 0x2d8
 8001f9c:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8001fa0:	6819      	ldr	r1, [r3, #0]
 8001fa2:	4808      	ldr	r0, [pc, #32]	@ (8001fc4 <DeleteFolder+0x170>)
 8001fa4:	f00f fbcc 	bl	8011740 <iprintf>
  }

  return res;
 8001fa8:	f897 32d7 	ldrb.w	r3, [r7, #727]	@ 0x2d7
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	f507 7736 	add.w	r7, r7, #728	@ 0x2d8
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	08012c98 	.word	0x08012c98
 8001fbc:	08012d78 	.word	0x08012d78
 8001fc0:	08012da0 	.word	0x08012da0
 8001fc4:	08012dc8 	.word	0x08012dc8

08001fc8 <CleanupEmptyParentFolders>:
 * @param  monthPath: 월 폴더 경로
 * @param  yearPath: 년 폴더 경로
 * @retval None
 */
void CleanupEmptyParentFolders(const char *hourPath, const char *dayPath, const char *monthPath, const char *yearPath)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b084      	sub	sp, #16
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	60f8      	str	r0, [r7, #12]
 8001fd0:	60b9      	str	r1, [r7, #8]
 8001fd2:	607a      	str	r2, [r7, #4]
 8001fd4:	603b      	str	r3, [r7, #0]
  // 시간 폴더가 비었는지 확인 후 삭제
  if(CountItemsInFolder(hourPath) == 0)
 8001fd6:	68f8      	ldr	r0, [r7, #12]
 8001fd8:	f000 f84a 	bl	8002070 <CountItemsInFolder>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d139      	bne.n	8002056 <CleanupEmptyParentFolders+0x8e>
  {
    if(f_unlink(hourPath) == FR_OK)
 8001fe2:	68f8      	ldr	r0, [r7, #12]
 8001fe4:	f00e fe5a 	bl	8010c9c <f_unlink>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d103      	bne.n	8001ff6 <CleanupEmptyParentFolders+0x2e>
    {
      printf("Deleted empty hour folder: %s\n", hourPath);
 8001fee:	68f9      	ldr	r1, [r7, #12]
 8001ff0:	481b      	ldr	r0, [pc, #108]	@ (8002060 <CleanupEmptyParentFolders+0x98>)
 8001ff2:	f00f fba5 	bl	8011740 <iprintf>
    }
    // 일 폴더가 비었는지 확인 후 삭제
    if(CountItemsInFolder(dayPath) == 0)
 8001ff6:	68b8      	ldr	r0, [r7, #8]
 8001ff8:	f000 f83a 	bl	8002070 <CountItemsInFolder>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d129      	bne.n	8002056 <CleanupEmptyParentFolders+0x8e>
    {
      if(f_unlink(dayPath) == FR_OK)
 8002002:	68b8      	ldr	r0, [r7, #8]
 8002004:	f00e fe4a 	bl	8010c9c <f_unlink>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d103      	bne.n	8002016 <CleanupEmptyParentFolders+0x4e>
      {
        printf("Deleted empty day folder: %s\n", dayPath);
 800200e:	68b9      	ldr	r1, [r7, #8]
 8002010:	4814      	ldr	r0, [pc, #80]	@ (8002064 <CleanupEmptyParentFolders+0x9c>)
 8002012:	f00f fb95 	bl	8011740 <iprintf>
      }

      // 월 폴더가 비었는지 확인 후 삭제
      if(CountItemsInFolder(monthPath) == 0)
 8002016:	6878      	ldr	r0, [r7, #4]
 8002018:	f000 f82a 	bl	8002070 <CountItemsInFolder>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d119      	bne.n	8002056 <CleanupEmptyParentFolders+0x8e>
      {
        if(f_unlink(monthPath) == FR_OK)
 8002022:	6878      	ldr	r0, [r7, #4]
 8002024:	f00e fe3a 	bl	8010c9c <f_unlink>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d103      	bne.n	8002036 <CleanupEmptyParentFolders+0x6e>
        {
          printf("Deleted empty month folder: %s\n", monthPath);
 800202e:	6879      	ldr	r1, [r7, #4]
 8002030:	480d      	ldr	r0, [pc, #52]	@ (8002068 <CleanupEmptyParentFolders+0xa0>)
 8002032:	f00f fb85 	bl	8011740 <iprintf>
        }

        // 년 폴더가 비었는지 확인 후 삭제
        if(CountItemsInFolder(yearPath) == 0)
 8002036:	6838      	ldr	r0, [r7, #0]
 8002038:	f000 f81a 	bl	8002070 <CountItemsInFolder>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d109      	bne.n	8002056 <CleanupEmptyParentFolders+0x8e>
        {
          if(f_unlink(yearPath) == FR_OK)
 8002042:	6838      	ldr	r0, [r7, #0]
 8002044:	f00e fe2a 	bl	8010c9c <f_unlink>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d103      	bne.n	8002056 <CleanupEmptyParentFolders+0x8e>
          {
            printf("Deleted empty year folder: %s\n", yearPath);
 800204e:	6839      	ldr	r1, [r7, #0]
 8002050:	4806      	ldr	r0, [pc, #24]	@ (800206c <CleanupEmptyParentFolders+0xa4>)
 8002052:	f00f fb75 	bl	8011740 <iprintf>
          }
        }
      }
    }
  }
}
 8002056:	bf00      	nop
 8002058:	3710      	adds	r7, #16
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	08012ddc 	.word	0x08012ddc
 8002064:	08012dfc 	.word	0x08012dfc
 8002068:	08012e1c 	.word	0x08012e1c
 800206c:	08012e3c 	.word	0x08012e3c

08002070 <CountItemsInFolder>:
 * @brief  폴더 내 항목(파일/폴더) 개수 확인
 * @param  path: 확인할 폴더 경로
 * @retval 항목 개수 (오류 시 0)
 */
uint8_t CountItemsInFolder(const char *path)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b0d6      	sub	sp, #344	@ 0x158
 8002074:	af00      	add	r7, sp, #0
 8002076:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800207a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800207e:	6018      	str	r0, [r3, #0]
  DIR tmpDir;
  FILINFO tmpFno;
  uint8_t count = 0;
 8002080:	2300      	movs	r3, #0
 8002082:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157

  if (f_opendir(&tmpDir, path) != FR_OK)
 8002086:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800208a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800208e:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8002092:	6819      	ldr	r1, [r3, #0]
 8002094:	4610      	mov	r0, r2
 8002096:	f00e fbf6 	bl	8010886 <f_opendir>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d006      	beq.n	80020ae <CountItemsInFolder+0x3e>
  {
    return 0;
 80020a0:	2300      	movs	r3, #0
 80020a2:	e01d      	b.n	80020e0 <CountItemsInFolder+0x70>
  }

  while (f_readdir(&tmpDir, &tmpFno) == FR_OK && tmpFno.fname[0] != 0)
  {
    count++;
 80020a4:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 80020a8:	3301      	adds	r3, #1
 80020aa:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
  while (f_readdir(&tmpDir, &tmpFno) == FR_OK && tmpFno.fname[0] != 0)
 80020ae:	f107 0208 	add.w	r2, r7, #8
 80020b2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80020b6:	4611      	mov	r1, r2
 80020b8:	4618      	mov	r0, r3
 80020ba:	f00e fcc7 	bl	8010a4c <f_readdir>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d106      	bne.n	80020d2 <CountItemsInFolder+0x62>
 80020c4:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 80020c8:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80020cc:	7d9b      	ldrb	r3, [r3, #22]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d1e8      	bne.n	80020a4 <CountItemsInFolder+0x34>
  }

  f_closedir(&tmpDir);
 80020d2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80020d6:	4618      	mov	r0, r3
 80020d8:	f00e fc92 	bl	8010a00 <f_closedir>
  return count;
 80020dc:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	f507 77ac 	add.w	r7, r7, #344	@ 0x158
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
	...

080020ec <SD_ForceReset>:
 * @brief  sd reset function
 * @param  None
 * @retval None
 */
void SD_ForceReset(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
  sd_write_buffer_head = 0;
 80020f0:	4b15      	ldr	r3, [pc, #84]	@ (8002148 <SD_ForceReset+0x5c>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	601a      	str	r2, [r3, #0]
  is_new_file = 0;
 80020f6:	4b15      	ldr	r3, [pc, #84]	@ (800214c <SD_ForceReset+0x60>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	701a      	strb	r2, [r3, #0]
  prpd_write_complete_flag = 1;
 80020fc:	4b14      	ldr	r3, [pc, #80]	@ (8002150 <SD_ForceReset+0x64>)
 80020fe:	2201      	movs	r2, #1
 8002100:	701a      	strb	r2, [r3, #0]

  //드라이버 언마운트 및 재연결
  f_mount(NULL, SDPath, 0);   // 언마운트
 8002102:	2200      	movs	r2, #0
 8002104:	4913      	ldr	r1, [pc, #76]	@ (8002154 <SD_ForceReset+0x68>)
 8002106:	2000      	movs	r0, #0
 8002108:	f00d fc9e 	bl	800fa48 <f_mount>
  FATFS_UnLinkDriver(SDPath);    // 드라이버 해제
 800210c:	4811      	ldr	r0, [pc, #68]	@ (8002154 <SD_ForceReset+0x68>)
 800210e:	f00f f8e1 	bl	80112d4 <FATFS_UnLinkDriver>
  FATFS_LinkDriver(&SD_Driver, SDPath);  // 드라이버 재연결 → 플래그 자동 리셋
 8002112:	4910      	ldr	r1, [pc, #64]	@ (8002154 <SD_ForceReset+0x68>)
 8002114:	4810      	ldr	r0, [pc, #64]	@ (8002158 <SD_ForceReset+0x6c>)
 8002116:	f00f f895 	bl	8011244 <FATFS_LinkDriver>

  HAL_SD_DeInit(&hsd1);       // 하드웨어 해제
 800211a:	4810      	ldr	r0, [pc, #64]	@ (800215c <SD_ForceReset+0x70>)
 800211c:	f007 fcca 	bl	8009ab4 <HAL_SD_DeInit>

  //SDMMC 하드웨어 블록 강제 리셋
  //SDMMC 주변장치의 전원을 껐다 켜는 것과 같은 효과 (레지스터 초기화)
  __HAL_RCC_SDMMC1_FORCE_RESET();
 8002120:	4b0f      	ldr	r3, [pc, #60]	@ (8002160 <SD_ForceReset+0x74>)
 8002122:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002124:	4a0e      	ldr	r2, [pc, #56]	@ (8002160 <SD_ForceReset+0x74>)
 8002126:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800212a:	67d3      	str	r3, [r2, #124]	@ 0x7c
  HAL_Delay(10); //  리셋될 시간 부여
 800212c:	200a      	movs	r0, #10
 800212e:	f000 fcb9 	bl	8002aa4 <HAL_Delay>
  __HAL_RCC_SDMMC1_RELEASE_RESET();
 8002132:	4b0b      	ldr	r3, [pc, #44]	@ (8002160 <SD_ForceReset+0x74>)
 8002134:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002136:	4a0a      	ldr	r2, [pc, #40]	@ (8002160 <SD_ForceReset+0x74>)
 8002138:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800213c:	67d3      	str	r3, [r2, #124]	@ 0x7c

  HAL_Delay(100);
 800213e:	2064      	movs	r0, #100	@ 0x64
 8002140:	f000 fcb0 	bl	8002aa4 <HAL_Delay>

  return;
 8002144:	bf00      	nop
}
 8002146:	bd80      	pop	{r7, pc}
 8002148:	20000774 	.word	0x20000774
 800214c:	20000778 	.word	0x20000778
 8002150:	20000000 	.word	0x20000000
 8002154:	200007d4 	.word	0x200007d4
 8002158:	08012eb4 	.word	0x08012eb4
 800215c:	200002e0 	.word	0x200002e0
 8002160:	58024400 	.word	0x58024400

08002164 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002164:	b480      	push	{r7}
 8002166:	b083      	sub	sp, #12
 8002168:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800216a:	4b0a      	ldr	r3, [pc, #40]	@ (8002194 <HAL_MspInit+0x30>)
 800216c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002170:	4a08      	ldr	r2, [pc, #32]	@ (8002194 <HAL_MspInit+0x30>)
 8002172:	f043 0302 	orr.w	r3, r3, #2
 8002176:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800217a:	4b06      	ldr	r3, [pc, #24]	@ (8002194 <HAL_MspInit+0x30>)
 800217c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002180:	f003 0302 	and.w	r3, r3, #2
 8002184:	607b      	str	r3, [r7, #4]
 8002186:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002188:	bf00      	nop
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr
 8002194:	58024400 	.word	0x58024400

08002198 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b0b2      	sub	sp, #200	@ 0xc8
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80021a0:	f107 0308 	add.w	r3, r7, #8
 80021a4:	22c0      	movs	r2, #192	@ 0xc0
 80021a6:	2100      	movs	r1, #0
 80021a8:	4618      	mov	r0, r3
 80021aa:	f00f fc83 	bl	8011ab4 <memset>
  if(hrtc->Instance==RTC)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a14      	ldr	r2, [pc, #80]	@ (8002204 <HAL_RTC_MspInit+0x6c>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d121      	bne.n	80021fc <HAL_RTC_MspInit+0x64>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80021b8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80021bc:	f04f 0300 	mov.w	r3, #0
 80021c0:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80021c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021c8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80021cc:	f107 0308 	add.w	r3, r7, #8
 80021d0:	4618      	mov	r0, r3
 80021d2:	f004 fa6d 	bl	80066b0 <HAL_RCCEx_PeriphCLKConfig>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d001      	beq.n	80021e0 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 80021dc:	f7ff f810 	bl	8001200 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80021e0:	4b09      	ldr	r3, [pc, #36]	@ (8002208 <HAL_RTC_MspInit+0x70>)
 80021e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021e4:	4a08      	ldr	r2, [pc, #32]	@ (8002208 <HAL_RTC_MspInit+0x70>)
 80021e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80021ea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 80021ec:	2200      	movs	r2, #0
 80021ee:	2100      	movs	r1, #0
 80021f0:	2003      	movs	r0, #3
 80021f2:	f001 f86b 	bl	80032cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 80021f6:	2003      	movs	r0, #3
 80021f8:	f001 f882 	bl	8003300 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80021fc:	bf00      	nop
 80021fe:	37c8      	adds	r7, #200	@ 0xc8
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	58004000 	.word	0x58004000
 8002208:	58024400 	.word	0x58024400

0800220c <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b0bc      	sub	sp, #240	@ 0xf0
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002214:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002218:	2200      	movs	r2, #0
 800221a:	601a      	str	r2, [r3, #0]
 800221c:	605a      	str	r2, [r3, #4]
 800221e:	609a      	str	r2, [r3, #8]
 8002220:	60da      	str	r2, [r3, #12]
 8002222:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002224:	f107 0318 	add.w	r3, r7, #24
 8002228:	22c0      	movs	r2, #192	@ 0xc0
 800222a:	2100      	movs	r1, #0
 800222c:	4618      	mov	r0, r3
 800222e:	f00f fc41 	bl	8011ab4 <memset>
  if(hsd->Instance==SDMMC1)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a3c      	ldr	r2, [pc, #240]	@ (8002328 <HAL_SD_MspInit+0x11c>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d171      	bne.n	8002320 <HAL_SD_MspInit+0x114>

    /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 800223c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002240:	f04f 0300 	mov.w	r3, #0
 8002244:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 8002248:	2300      	movs	r3, #0
 800224a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800224c:	f107 0318 	add.w	r3, r7, #24
 8002250:	4618      	mov	r0, r3
 8002252:	f004 fa2d 	bl	80066b0 <HAL_RCCEx_PeriphCLKConfig>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d001      	beq.n	8002260 <HAL_SD_MspInit+0x54>
    {
      Error_Handler();
 800225c:	f7fe ffd0 	bl	8001200 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8002260:	4b32      	ldr	r3, [pc, #200]	@ (800232c <HAL_SD_MspInit+0x120>)
 8002262:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002266:	4a31      	ldr	r2, [pc, #196]	@ (800232c <HAL_SD_MspInit+0x120>)
 8002268:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800226c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8002270:	4b2e      	ldr	r3, [pc, #184]	@ (800232c <HAL_SD_MspInit+0x120>)
 8002272:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002276:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800227a:	617b      	str	r3, [r7, #20]
 800227c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800227e:	4b2b      	ldr	r3, [pc, #172]	@ (800232c <HAL_SD_MspInit+0x120>)
 8002280:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002284:	4a29      	ldr	r2, [pc, #164]	@ (800232c <HAL_SD_MspInit+0x120>)
 8002286:	f043 0304 	orr.w	r3, r3, #4
 800228a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800228e:	4b27      	ldr	r3, [pc, #156]	@ (800232c <HAL_SD_MspInit+0x120>)
 8002290:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002294:	f003 0304 	and.w	r3, r3, #4
 8002298:	613b      	str	r3, [r7, #16]
 800229a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800229c:	4b23      	ldr	r3, [pc, #140]	@ (800232c <HAL_SD_MspInit+0x120>)
 800229e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022a2:	4a22      	ldr	r2, [pc, #136]	@ (800232c <HAL_SD_MspInit+0x120>)
 80022a4:	f043 0308 	orr.w	r3, r3, #8
 80022a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80022ac:	4b1f      	ldr	r3, [pc, #124]	@ (800232c <HAL_SD_MspInit+0x120>)
 80022ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022b2:	f003 0308 	and.w	r3, r3, #8
 80022b6:	60fb      	str	r3, [r7, #12]
 80022b8:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80022ba:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80022be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c2:	2302      	movs	r3, #2
 80022c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c8:	2300      	movs	r3, #0
 80022ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022ce:	2303      	movs	r3, #3
 80022d0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 80022d4:	230c      	movs	r3, #12
 80022d6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022da:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80022de:	4619      	mov	r1, r3
 80022e0:	4813      	ldr	r0, [pc, #76]	@ (8002330 <HAL_SD_MspInit+0x124>)
 80022e2:	f002 fe5f 	bl	8004fa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80022e6:	2304      	movs	r3, #4
 80022e8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ec:	2302      	movs	r3, #2
 80022ee:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f2:	2300      	movs	r3, #0
 80022f4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022f8:	2303      	movs	r3, #3
 80022fa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 80022fe:	230c      	movs	r3, #12
 8002300:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002304:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002308:	4619      	mov	r1, r3
 800230a:	480a      	ldr	r0, [pc, #40]	@ (8002334 <HAL_SD_MspInit+0x128>)
 800230c:	f002 fe4a 	bl	8004fa4 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 8002310:	2200      	movs	r2, #0
 8002312:	2100      	movs	r1, #0
 8002314:	2031      	movs	r0, #49	@ 0x31
 8002316:	f000 ffd9 	bl	80032cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 800231a:	2031      	movs	r0, #49	@ 0x31
 800231c:	f000 fff0 	bl	8003300 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8002320:	bf00      	nop
 8002322:	37f0      	adds	r7, #240	@ 0xf0
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	52007000 	.word	0x52007000
 800232c:	58024400 	.word	0x58024400
 8002330:	58020800 	.word	0x58020800
 8002334:	58020c00 	.word	0x58020c00

08002338 <HAL_SD_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspDeInit(SD_HandleTypeDef* hsd)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  if(hsd->Instance==SDMMC1)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a0d      	ldr	r2, [pc, #52]	@ (800237c <HAL_SD_MspDeInit+0x44>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d113      	bne.n	8002372 <HAL_SD_MspDeInit+0x3a>
  {
    /* USER CODE BEGIN SDMMC1_MspDeInit 0 */

    /* USER CODE END SDMMC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SDMMC1_CLK_DISABLE();
 800234a:	4b0d      	ldr	r3, [pc, #52]	@ (8002380 <HAL_SD_MspDeInit+0x48>)
 800234c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002350:	4a0b      	ldr	r2, [pc, #44]	@ (8002380 <HAL_SD_MspDeInit+0x48>)
 8002352:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002356:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800235a:	f44f 51f8 	mov.w	r1, #7936	@ 0x1f00
 800235e:	4809      	ldr	r0, [pc, #36]	@ (8002384 <HAL_SD_MspDeInit+0x4c>)
 8002360:	f002 ffd0 	bl	8005304 <HAL_GPIO_DeInit>
                          |GPIO_PIN_12);

    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 8002364:	2104      	movs	r1, #4
 8002366:	4808      	ldr	r0, [pc, #32]	@ (8002388 <HAL_SD_MspDeInit+0x50>)
 8002368:	f002 ffcc 	bl	8005304 <HAL_GPIO_DeInit>

    /* SDMMC1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(SDMMC1_IRQn);
 800236c:	2031      	movs	r0, #49	@ 0x31
 800236e:	f000 ffd5 	bl	800331c <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN SDMMC1_MspDeInit 1 */

    /* USER CODE END SDMMC1_MspDeInit 1 */
  }

}
 8002372:	bf00      	nop
 8002374:	3708      	adds	r7, #8
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	52007000 	.word	0x52007000
 8002380:	58024400 	.word	0x58024400
 8002384:	58020800 	.word	0x58020800
 8002388:	58020c00 	.word	0x58020c00

0800238c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b086      	sub	sp, #24
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800239c:	d117      	bne.n	80023ce <HAL_TIM_Base_MspInit+0x42>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800239e:	4b35      	ldr	r3, [pc, #212]	@ (8002474 <HAL_TIM_Base_MspInit+0xe8>)
 80023a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80023a4:	4a33      	ldr	r2, [pc, #204]	@ (8002474 <HAL_TIM_Base_MspInit+0xe8>)
 80023a6:	f043 0301 	orr.w	r3, r3, #1
 80023aa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80023ae:	4b31      	ldr	r3, [pc, #196]	@ (8002474 <HAL_TIM_Base_MspInit+0xe8>)
 80023b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80023b4:	f003 0301 	and.w	r3, r3, #1
 80023b8:	617b      	str	r3, [r7, #20]
 80023ba:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 15, 0);
 80023bc:	2200      	movs	r2, #0
 80023be:	210f      	movs	r1, #15
 80023c0:	201c      	movs	r0, #28
 80023c2:	f000 ff83 	bl	80032cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80023c6:	201c      	movs	r0, #28
 80023c8:	f000 ff9a 	bl	8003300 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM17_MspInit 1 */

    /* USER CODE END TIM17_MspInit 1 */
  }

}
 80023cc:	e04d      	b.n	800246a <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM3)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a29      	ldr	r2, [pc, #164]	@ (8002478 <HAL_TIM_Base_MspInit+0xec>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d117      	bne.n	8002408 <HAL_TIM_Base_MspInit+0x7c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80023d8:	4b26      	ldr	r3, [pc, #152]	@ (8002474 <HAL_TIM_Base_MspInit+0xe8>)
 80023da:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80023de:	4a25      	ldr	r2, [pc, #148]	@ (8002474 <HAL_TIM_Base_MspInit+0xe8>)
 80023e0:	f043 0302 	orr.w	r3, r3, #2
 80023e4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80023e8:	4b22      	ldr	r3, [pc, #136]	@ (8002474 <HAL_TIM_Base_MspInit+0xe8>)
 80023ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80023ee:	f003 0302 	and.w	r3, r3, #2
 80023f2:	613b      	str	r3, [r7, #16]
 80023f4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 80023f6:	2200      	movs	r2, #0
 80023f8:	2102      	movs	r1, #2
 80023fa:	201d      	movs	r0, #29
 80023fc:	f000 ff66 	bl	80032cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002400:	201d      	movs	r0, #29
 8002402:	f000 ff7d 	bl	8003300 <HAL_NVIC_EnableIRQ>
}
 8002406:	e030      	b.n	800246a <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM4)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a1b      	ldr	r2, [pc, #108]	@ (800247c <HAL_TIM_Base_MspInit+0xf0>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d117      	bne.n	8002442 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002412:	4b18      	ldr	r3, [pc, #96]	@ (8002474 <HAL_TIM_Base_MspInit+0xe8>)
 8002414:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002418:	4a16      	ldr	r2, [pc, #88]	@ (8002474 <HAL_TIM_Base_MspInit+0xe8>)
 800241a:	f043 0304 	orr.w	r3, r3, #4
 800241e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002422:	4b14      	ldr	r3, [pc, #80]	@ (8002474 <HAL_TIM_Base_MspInit+0xe8>)
 8002424:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002428:	f003 0304 	and.w	r3, r3, #4
 800242c:	60fb      	str	r3, [r7, #12]
 800242e:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002430:	2200      	movs	r2, #0
 8002432:	2100      	movs	r1, #0
 8002434:	201e      	movs	r0, #30
 8002436:	f000 ff49 	bl	80032cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800243a:	201e      	movs	r0, #30
 800243c:	f000 ff60 	bl	8003300 <HAL_NVIC_EnableIRQ>
}
 8002440:	e013      	b.n	800246a <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM17)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a0e      	ldr	r2, [pc, #56]	@ (8002480 <HAL_TIM_Base_MspInit+0xf4>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d10e      	bne.n	800246a <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800244c:	4b09      	ldr	r3, [pc, #36]	@ (8002474 <HAL_TIM_Base_MspInit+0xe8>)
 800244e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002452:	4a08      	ldr	r2, [pc, #32]	@ (8002474 <HAL_TIM_Base_MspInit+0xe8>)
 8002454:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002458:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800245c:	4b05      	ldr	r3, [pc, #20]	@ (8002474 <HAL_TIM_Base_MspInit+0xe8>)
 800245e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002462:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002466:	60bb      	str	r3, [r7, #8]
 8002468:	68bb      	ldr	r3, [r7, #8]
}
 800246a:	bf00      	nop
 800246c:	3718      	adds	r7, #24
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	58024400 	.word	0x58024400
 8002478:	40000400 	.word	0x40000400
 800247c:	40000800 	.word	0x40000800
 8002480:	40014800 	.word	0x40014800

08002484 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b090      	sub	sp, #64	@ 0x40
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2b0f      	cmp	r3, #15
 8002490:	d827      	bhi.n	80024e2 <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8002492:	2200      	movs	r2, #0
 8002494:	6879      	ldr	r1, [r7, #4]
 8002496:	2036      	movs	r0, #54	@ 0x36
 8002498:	f000 ff18 	bl	80032cc <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800249c:	2036      	movs	r0, #54	@ 0x36
 800249e:	f000 ff2f 	bl	8003300 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 80024a2:	4a29      	ldr	r2, [pc, #164]	@ (8002548 <HAL_InitTick+0xc4>)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80024a8:	4b28      	ldr	r3, [pc, #160]	@ (800254c <HAL_InitTick+0xc8>)
 80024aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80024ae:	4a27      	ldr	r2, [pc, #156]	@ (800254c <HAL_InitTick+0xc8>)
 80024b0:	f043 0310 	orr.w	r3, r3, #16
 80024b4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80024b8:	4b24      	ldr	r3, [pc, #144]	@ (800254c <HAL_InitTick+0xc8>)
 80024ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80024be:	f003 0310 	and.w	r3, r3, #16
 80024c2:	60fb      	str	r3, [r7, #12]
 80024c4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80024c6:	f107 0210 	add.w	r2, r7, #16
 80024ca:	f107 0314 	add.w	r3, r7, #20
 80024ce:	4611      	mov	r1, r2
 80024d0:	4618      	mov	r0, r3
 80024d2:	f004 f8ab 	bl	800662c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80024d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80024da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d106      	bne.n	80024ee <HAL_InitTick+0x6a>
 80024e0:	e001      	b.n	80024e6 <HAL_InitTick+0x62>
    return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e02b      	b.n	800253e <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80024e6:	f004 f88b 	bl	8006600 <HAL_RCC_GetPCLK1Freq>
 80024ea:	63f8      	str	r0, [r7, #60]	@ 0x3c
 80024ec:	e004      	b.n	80024f8 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80024ee:	f004 f887 	bl	8006600 <HAL_RCC_GetPCLK1Freq>
 80024f2:	4603      	mov	r3, r0
 80024f4:	005b      	lsls	r3, r3, #1
 80024f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80024f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80024fa:	4a15      	ldr	r2, [pc, #84]	@ (8002550 <HAL_InitTick+0xcc>)
 80024fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002500:	0c9b      	lsrs	r3, r3, #18
 8002502:	3b01      	subs	r3, #1
 8002504:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002506:	4b13      	ldr	r3, [pc, #76]	@ (8002554 <HAL_InitTick+0xd0>)
 8002508:	4a13      	ldr	r2, [pc, #76]	@ (8002558 <HAL_InitTick+0xd4>)
 800250a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800250c:	4b11      	ldr	r3, [pc, #68]	@ (8002554 <HAL_InitTick+0xd0>)
 800250e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002512:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002514:	4a0f      	ldr	r2, [pc, #60]	@ (8002554 <HAL_InitTick+0xd0>)
 8002516:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002518:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800251a:	4b0e      	ldr	r3, [pc, #56]	@ (8002554 <HAL_InitTick+0xd0>)
 800251c:	2200      	movs	r2, #0
 800251e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002520:	4b0c      	ldr	r3, [pc, #48]	@ (8002554 <HAL_InitTick+0xd0>)
 8002522:	2200      	movs	r2, #0
 8002524:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002526:	480b      	ldr	r0, [pc, #44]	@ (8002554 <HAL_InitTick+0xd0>)
 8002528:	f008 fffe 	bl	800b528 <HAL_TIM_Base_Init>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d104      	bne.n	800253c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002532:	4808      	ldr	r0, [pc, #32]	@ (8002554 <HAL_InitTick+0xd0>)
 8002534:	f009 f850 	bl	800b5d8 <HAL_TIM_Base_Start_IT>
 8002538:	4603      	mov	r3, r0
 800253a:	e000      	b.n	800253e <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 800253c:	2301      	movs	r3, #1
}
 800253e:	4618      	mov	r0, r3
 8002540:	3740      	adds	r7, #64	@ 0x40
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	2000000c 	.word	0x2000000c
 800254c:	58024400 	.word	0x58024400
 8002550:	431bde83 	.word	0x431bde83
 8002554:	2000077c 	.word	0x2000077c
 8002558:	40001000 	.word	0x40001000

0800255c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002560:	bf00      	nop
 8002562:	e7fd      	b.n	8002560 <NMI_Handler+0x4>

08002564 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002568:	bf00      	nop
 800256a:	e7fd      	b.n	8002568 <HardFault_Handler+0x4>

0800256c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002570:	bf00      	nop
 8002572:	e7fd      	b.n	8002570 <MemManage_Handler+0x4>

08002574 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002574:	b480      	push	{r7}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002578:	bf00      	nop
 800257a:	e7fd      	b.n	8002578 <BusFault_Handler+0x4>

0800257c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002580:	bf00      	nop
 8002582:	e7fd      	b.n	8002580 <UsageFault_Handler+0x4>

08002584 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002588:	bf00      	nop
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr

08002592 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002592:	b480      	push	{r7}
 8002594:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002596:	bf00      	nop
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025a4:	bf00      	nop
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr

080025ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025ae:	b480      	push	{r7}
 80025b0:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025b2:	bf00      	nop
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr

080025bc <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 80025c0:	4802      	ldr	r0, [pc, #8]	@ (80025cc <RTC_WKUP_IRQHandler+0x10>)
 80025c2:	f007 f927 	bl	8009814 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 80025c6:	bf00      	nop
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	200002bc 	.word	0x200002bc

080025d0 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(AC_POE_SYNC_Pin);
 80025d4:	2008      	movs	r0, #8
 80025d6:	f002 ffd0 	bl	800557a <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80025da:	bf00      	nop
 80025dc:	bd80      	pop	{r7, pc}
	...

080025e0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80025e4:	4802      	ldr	r0, [pc, #8]	@ (80025f0 <DMA1_Stream0_IRQHandler+0x10>)
 80025e6:	f001 fc83 	bl	8003ef0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80025ea:	bf00      	nop
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	20000154 	.word	0x20000154

080025f4 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80025f8:	4802      	ldr	r0, [pc, #8]	@ (8002604 <DMA1_Stream1_IRQHandler+0x10>)
 80025fa:	f001 fc79 	bl	8003ef0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80025fe:	bf00      	nop
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	200001cc 	.word	0x200001cc

08002608 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 800260c:	4802      	ldr	r0, [pc, #8]	@ (8002618 <DMA1_Stream2_IRQHandler+0x10>)
 800260e:	f001 fc6f 	bl	8003ef0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002612:	bf00      	nop
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	200005e0 	.word	0x200005e0

0800261c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002620:	4803      	ldr	r0, [pc, #12]	@ (8002630 <ADC_IRQHandler+0x14>)
 8002622:	f000 faed 	bl	8002c00 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8002626:	4803      	ldr	r0, [pc, #12]	@ (8002634 <ADC_IRQHandler+0x18>)
 8002628:	f000 faea 	bl	8002c00 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800262c:	bf00      	nop
 800262e:	bd80      	pop	{r7, pc}
 8002630:	2000008c 	.word	0x2000008c
 8002634:	200000f0 	.word	0x200000f0

08002638 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800263c:	4802      	ldr	r0, [pc, #8]	@ (8002648 <TIM2_IRQHandler+0x10>)
 800263e:	f009 f843 	bl	800b6c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002642:	bf00      	nop
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	2000035c 	.word	0x2000035c

0800264c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002650:	4802      	ldr	r0, [pc, #8]	@ (800265c <TIM3_IRQHandler+0x10>)
 8002652:	f009 f839 	bl	800b6c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002656:	bf00      	nop
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	200003a8 	.word	0x200003a8

08002660 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002664:	4802      	ldr	r0, [pc, #8]	@ (8002670 <TIM4_IRQHandler+0x10>)
 8002666:	f009 f82f 	bl	800b6c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800266a:	bf00      	nop
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	200003f4 	.word	0x200003f4

08002674 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002678:	4802      	ldr	r0, [pc, #8]	@ (8002684 <USART1_IRQHandler+0x10>)
 800267a:	f009 fa13 	bl	800baa4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800267e:	bf00      	nop
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	20000440 	.word	0x20000440

08002688 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SYNC_TTL_OUT_Pin);
 800268c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002690:	f002 ff73 	bl	800557a <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002694:	bf00      	nop
 8002696:	bd80      	pop	{r7, pc}

08002698 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 800269c:	4802      	ldr	r0, [pc, #8]	@ (80026a8 <SDMMC1_IRQHandler+0x10>)
 800269e:	f007 fd41 	bl	800a124 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 80026a2:	bf00      	nop
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	200002e0 	.word	0x200002e0

080026ac <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80026b0:	4802      	ldr	r0, [pc, #8]	@ (80026bc <TIM6_DAC_IRQHandler+0x10>)
 80026b2:	f009 f809 	bl	800b6c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80026b6:	bf00      	nop
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	2000077c 	.word	0x2000077c

080026c0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80026c4:	4802      	ldr	r0, [pc, #8]	@ (80026d0 <DMA2_Stream0_IRQHandler+0x10>)
 80026c6:	f001 fc13 	bl	8003ef0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80026ca:	bf00      	nop
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	20000568 	.word	0x20000568

080026d4 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80026d8:	4802      	ldr	r0, [pc, #8]	@ (80026e4 <ETH_IRQHandler+0x10>)
 80026da:	f002 fb33 	bl	8004d44 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 80026de:	bf00      	nop
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	20000c3c 	.word	0x20000c3c

080026e8 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80026ec:	4802      	ldr	r0, [pc, #8]	@ (80026f8 <USART6_IRQHandler+0x10>)
 80026ee:	f009 f9d9 	bl	800baa4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80026f2:	bf00      	nop
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	200004d4 	.word	0x200004d4

080026fc <BDMA_Channel0_IRQHandler>:

/**
  * @brief This function handles BDMA channel0 global interrupt.
  */
void BDMA_Channel0_IRQHandler(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BDMA_Channel0_IRQn 0 */

  /* USER CODE END BDMA_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8002700:	4802      	ldr	r0, [pc, #8]	@ (800270c <BDMA_Channel0_IRQHandler+0x10>)
 8002702:	f001 fbf5 	bl	8003ef0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN BDMA_Channel0_IRQn 1 */

  /* USER CODE END BDMA_Channel0_IRQn 1 */
}
 8002706:	bf00      	nop
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	20000244 	.word	0x20000244

08002710 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b086      	sub	sp, #24
 8002714:	af00      	add	r7, sp, #0
 8002716:	60f8      	str	r0, [r7, #12]
 8002718:	60b9      	str	r1, [r7, #8]
 800271a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800271c:	2300      	movs	r3, #0
 800271e:	617b      	str	r3, [r7, #20]
 8002720:	e00a      	b.n	8002738 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002722:	f3af 8000 	nop.w
 8002726:	4601      	mov	r1, r0
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	1c5a      	adds	r2, r3, #1
 800272c:	60ba      	str	r2, [r7, #8]
 800272e:	b2ca      	uxtb	r2, r1
 8002730:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	3301      	adds	r3, #1
 8002736:	617b      	str	r3, [r7, #20]
 8002738:	697a      	ldr	r2, [r7, #20]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	429a      	cmp	r2, r3
 800273e:	dbf0      	blt.n	8002722 <_read+0x12>
  }

  return len;
 8002740:	687b      	ldr	r3, [r7, #4]
}
 8002742:	4618      	mov	r0, r3
 8002744:	3718      	adds	r7, #24
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}

0800274a <_close>:
  }
  return len;
}

int _close(int file)
{
 800274a:	b480      	push	{r7}
 800274c:	b083      	sub	sp, #12
 800274e:	af00      	add	r7, sp, #0
 8002750:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002752:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002756:	4618      	mov	r0, r3
 8002758:	370c      	adds	r7, #12
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr

08002762 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002762:	b480      	push	{r7}
 8002764:	b083      	sub	sp, #12
 8002766:	af00      	add	r7, sp, #0
 8002768:	6078      	str	r0, [r7, #4]
 800276a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002772:	605a      	str	r2, [r3, #4]
  return 0;
 8002774:	2300      	movs	r3, #0
}
 8002776:	4618      	mov	r0, r3
 8002778:	370c      	adds	r7, #12
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr

08002782 <_isatty>:

int _isatty(int file)
{
 8002782:	b480      	push	{r7}
 8002784:	b083      	sub	sp, #12
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800278a:	2301      	movs	r3, #1
}
 800278c:	4618      	mov	r0, r3
 800278e:	370c      	adds	r7, #12
 8002790:	46bd      	mov	sp, r7
 8002792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002796:	4770      	bx	lr

08002798 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002798:	b480      	push	{r7}
 800279a:	b085      	sub	sp, #20
 800279c:	af00      	add	r7, sp, #0
 800279e:	60f8      	str	r0, [r7, #12]
 80027a0:	60b9      	str	r1, [r7, #8]
 80027a2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80027a4:	2300      	movs	r3, #0
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3714      	adds	r7, #20
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
	...

080027b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b087      	sub	sp, #28
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027bc:	4a14      	ldr	r2, [pc, #80]	@ (8002810 <_sbrk+0x5c>)
 80027be:	4b15      	ldr	r3, [pc, #84]	@ (8002814 <_sbrk+0x60>)
 80027c0:	1ad3      	subs	r3, r2, r3
 80027c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027c8:	4b13      	ldr	r3, [pc, #76]	@ (8002818 <_sbrk+0x64>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d102      	bne.n	80027d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027d0:	4b11      	ldr	r3, [pc, #68]	@ (8002818 <_sbrk+0x64>)
 80027d2:	4a12      	ldr	r2, [pc, #72]	@ (800281c <_sbrk+0x68>)
 80027d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027d6:	4b10      	ldr	r3, [pc, #64]	@ (8002818 <_sbrk+0x64>)
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4413      	add	r3, r2
 80027de:	693a      	ldr	r2, [r7, #16]
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d205      	bcs.n	80027f0 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80027e4:	4b0e      	ldr	r3, [pc, #56]	@ (8002820 <_sbrk+0x6c>)
 80027e6:	220c      	movs	r2, #12
 80027e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027ea:	f04f 33ff 	mov.w	r3, #4294967295
 80027ee:	e009      	b.n	8002804 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 80027f0:	4b09      	ldr	r3, [pc, #36]	@ (8002818 <_sbrk+0x64>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027f6:	4b08      	ldr	r3, [pc, #32]	@ (8002818 <_sbrk+0x64>)
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4413      	add	r3, r2
 80027fe:	4a06      	ldr	r2, [pc, #24]	@ (8002818 <_sbrk+0x64>)
 8002800:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002802:	68fb      	ldr	r3, [r7, #12]
}
 8002804:	4618      	mov	r0, r3
 8002806:	371c      	adds	r7, #28
 8002808:	46bd      	mov	sp, r7
 800280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280e:	4770      	bx	lr
 8002810:	20020000 	.word	0x20020000
 8002814:	00002000 	.word	0x00002000
 8002818:	200007c8 	.word	0x200007c8
 800281c:	20000e70 	.word	0x20000e70
 8002820:	20000e5c 	.word	0x20000e5c

08002824 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002828:	4b43      	ldr	r3, [pc, #268]	@ (8002938 <SystemInit+0x114>)
 800282a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800282e:	4a42      	ldr	r2, [pc, #264]	@ (8002938 <SystemInit+0x114>)
 8002830:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002834:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002838:	4b40      	ldr	r3, [pc, #256]	@ (800293c <SystemInit+0x118>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f003 030f 	and.w	r3, r3, #15
 8002840:	2b06      	cmp	r3, #6
 8002842:	d807      	bhi.n	8002854 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002844:	4b3d      	ldr	r3, [pc, #244]	@ (800293c <SystemInit+0x118>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f023 030f 	bic.w	r3, r3, #15
 800284c:	4a3b      	ldr	r2, [pc, #236]	@ (800293c <SystemInit+0x118>)
 800284e:	f043 0307 	orr.w	r3, r3, #7
 8002852:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002854:	4b3a      	ldr	r3, [pc, #232]	@ (8002940 <SystemInit+0x11c>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a39      	ldr	r2, [pc, #228]	@ (8002940 <SystemInit+0x11c>)
 800285a:	f043 0301 	orr.w	r3, r3, #1
 800285e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002860:	4b37      	ldr	r3, [pc, #220]	@ (8002940 <SystemInit+0x11c>)
 8002862:	2200      	movs	r2, #0
 8002864:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002866:	4b36      	ldr	r3, [pc, #216]	@ (8002940 <SystemInit+0x11c>)
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	4935      	ldr	r1, [pc, #212]	@ (8002940 <SystemInit+0x11c>)
 800286c:	4b35      	ldr	r3, [pc, #212]	@ (8002944 <SystemInit+0x120>)
 800286e:	4013      	ands	r3, r2
 8002870:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002872:	4b32      	ldr	r3, [pc, #200]	@ (800293c <SystemInit+0x118>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f003 0308 	and.w	r3, r3, #8
 800287a:	2b00      	cmp	r3, #0
 800287c:	d007      	beq.n	800288e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800287e:	4b2f      	ldr	r3, [pc, #188]	@ (800293c <SystemInit+0x118>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f023 030f 	bic.w	r3, r3, #15
 8002886:	4a2d      	ldr	r2, [pc, #180]	@ (800293c <SystemInit+0x118>)
 8002888:	f043 0307 	orr.w	r3, r3, #7
 800288c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800288e:	4b2c      	ldr	r3, [pc, #176]	@ (8002940 <SystemInit+0x11c>)
 8002890:	2200      	movs	r2, #0
 8002892:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002894:	4b2a      	ldr	r3, [pc, #168]	@ (8002940 <SystemInit+0x11c>)
 8002896:	2200      	movs	r2, #0
 8002898:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800289a:	4b29      	ldr	r3, [pc, #164]	@ (8002940 <SystemInit+0x11c>)
 800289c:	2200      	movs	r2, #0
 800289e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80028a0:	4b27      	ldr	r3, [pc, #156]	@ (8002940 <SystemInit+0x11c>)
 80028a2:	4a29      	ldr	r2, [pc, #164]	@ (8002948 <SystemInit+0x124>)
 80028a4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80028a6:	4b26      	ldr	r3, [pc, #152]	@ (8002940 <SystemInit+0x11c>)
 80028a8:	4a28      	ldr	r2, [pc, #160]	@ (800294c <SystemInit+0x128>)
 80028aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80028ac:	4b24      	ldr	r3, [pc, #144]	@ (8002940 <SystemInit+0x11c>)
 80028ae:	4a28      	ldr	r2, [pc, #160]	@ (8002950 <SystemInit+0x12c>)
 80028b0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80028b2:	4b23      	ldr	r3, [pc, #140]	@ (8002940 <SystemInit+0x11c>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80028b8:	4b21      	ldr	r3, [pc, #132]	@ (8002940 <SystemInit+0x11c>)
 80028ba:	4a25      	ldr	r2, [pc, #148]	@ (8002950 <SystemInit+0x12c>)
 80028bc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80028be:	4b20      	ldr	r3, [pc, #128]	@ (8002940 <SystemInit+0x11c>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80028c4:	4b1e      	ldr	r3, [pc, #120]	@ (8002940 <SystemInit+0x11c>)
 80028c6:	4a22      	ldr	r2, [pc, #136]	@ (8002950 <SystemInit+0x12c>)
 80028c8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80028ca:	4b1d      	ldr	r3, [pc, #116]	@ (8002940 <SystemInit+0x11c>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80028d0:	4b1b      	ldr	r3, [pc, #108]	@ (8002940 <SystemInit+0x11c>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a1a      	ldr	r2, [pc, #104]	@ (8002940 <SystemInit+0x11c>)
 80028d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028da:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80028dc:	4b18      	ldr	r3, [pc, #96]	@ (8002940 <SystemInit+0x11c>)
 80028de:	2200      	movs	r2, #0
 80028e0:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80028e2:	4b1c      	ldr	r3, [pc, #112]	@ (8002954 <SystemInit+0x130>)
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	4b1c      	ldr	r3, [pc, #112]	@ (8002958 <SystemInit+0x134>)
 80028e8:	4013      	ands	r3, r2
 80028ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80028ee:	d202      	bcs.n	80028f6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80028f0:	4b1a      	ldr	r3, [pc, #104]	@ (800295c <SystemInit+0x138>)
 80028f2:	2201      	movs	r2, #1
 80028f4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80028f6:	4b12      	ldr	r3, [pc, #72]	@ (8002940 <SystemInit+0x11c>)
 80028f8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80028fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002900:	2b00      	cmp	r3, #0
 8002902:	d113      	bne.n	800292c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002904:	4b0e      	ldr	r3, [pc, #56]	@ (8002940 <SystemInit+0x11c>)
 8002906:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800290a:	4a0d      	ldr	r2, [pc, #52]	@ (8002940 <SystemInit+0x11c>)
 800290c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002910:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002914:	4b12      	ldr	r3, [pc, #72]	@ (8002960 <SystemInit+0x13c>)
 8002916:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800291a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800291c:	4b08      	ldr	r3, [pc, #32]	@ (8002940 <SystemInit+0x11c>)
 800291e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002922:	4a07      	ldr	r2, [pc, #28]	@ (8002940 <SystemInit+0x11c>)
 8002924:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002928:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800292c:	bf00      	nop
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr
 8002936:	bf00      	nop
 8002938:	e000ed00 	.word	0xe000ed00
 800293c:	52002000 	.word	0x52002000
 8002940:	58024400 	.word	0x58024400
 8002944:	eaf6ed7f 	.word	0xeaf6ed7f
 8002948:	02020200 	.word	0x02020200
 800294c:	01ff0000 	.word	0x01ff0000
 8002950:	01010280 	.word	0x01010280
 8002954:	5c001000 	.word	0x5c001000
 8002958:	ffff0000 	.word	0xffff0000
 800295c:	51008108 	.word	0x51008108
 8002960:	52004000 	.word	0x52004000

08002964 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8002964:	b480      	push	{r7}
 8002966:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8002968:	4b09      	ldr	r3, [pc, #36]	@ (8002990 <ExitRun0Mode+0x2c>)
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	4a08      	ldr	r2, [pc, #32]	@ (8002990 <ExitRun0Mode+0x2c>)
 800296e:	f043 0302 	orr.w	r3, r3, #2
 8002972:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8002974:	bf00      	nop
 8002976:	4b06      	ldr	r3, [pc, #24]	@ (8002990 <ExitRun0Mode+0x2c>)
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800297e:	2b00      	cmp	r3, #0
 8002980:	d0f9      	beq.n	8002976 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8002982:	bf00      	nop
 8002984:	bf00      	nop
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	58024800 	.word	0x58024800

08002994 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002994:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80029d0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002998:	f7ff ffe4 	bl	8002964 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800299c:	f7ff ff42 	bl	8002824 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80029a0:	480c      	ldr	r0, [pc, #48]	@ (80029d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80029a2:	490d      	ldr	r1, [pc, #52]	@ (80029d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80029a4:	4a0d      	ldr	r2, [pc, #52]	@ (80029dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80029a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029a8:	e002      	b.n	80029b0 <LoopCopyDataInit>

080029aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029ae:	3304      	adds	r3, #4

080029b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029b4:	d3f9      	bcc.n	80029aa <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029b6:	4a0a      	ldr	r2, [pc, #40]	@ (80029e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80029b8:	4c0a      	ldr	r4, [pc, #40]	@ (80029e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80029ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029bc:	e001      	b.n	80029c2 <LoopFillZerobss>

080029be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029c0:	3204      	adds	r2, #4

080029c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029c4:	d3fb      	bcc.n	80029be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80029c6:	f00f f8d7 	bl	8011b78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80029ca:	f7fd febb 	bl	8000744 <main>
  bx  lr
 80029ce:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80029d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80029d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029d8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80029dc:	0801344c 	.word	0x0801344c
  ldr r2, =_sbss
 80029e0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80029e4:	20000e6c 	.word	0x20000e6c

080029e8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80029e8:	e7fe      	b.n	80029e8 <ADC3_IRQHandler>
	...

080029ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029f2:	2003      	movs	r0, #3
 80029f4:	f000 fc5f 	bl	80032b6 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80029f8:	f003 fc58 	bl	80062ac <HAL_RCC_GetSysClockFreq>
 80029fc:	4602      	mov	r2, r0
 80029fe:	4b15      	ldr	r3, [pc, #84]	@ (8002a54 <HAL_Init+0x68>)
 8002a00:	699b      	ldr	r3, [r3, #24]
 8002a02:	0a1b      	lsrs	r3, r3, #8
 8002a04:	f003 030f 	and.w	r3, r3, #15
 8002a08:	4913      	ldr	r1, [pc, #76]	@ (8002a58 <HAL_Init+0x6c>)
 8002a0a:	5ccb      	ldrb	r3, [r1, r3]
 8002a0c:	f003 031f 	and.w	r3, r3, #31
 8002a10:	fa22 f303 	lsr.w	r3, r2, r3
 8002a14:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002a16:	4b0f      	ldr	r3, [pc, #60]	@ (8002a54 <HAL_Init+0x68>)
 8002a18:	699b      	ldr	r3, [r3, #24]
 8002a1a:	f003 030f 	and.w	r3, r3, #15
 8002a1e:	4a0e      	ldr	r2, [pc, #56]	@ (8002a58 <HAL_Init+0x6c>)
 8002a20:	5cd3      	ldrb	r3, [r2, r3]
 8002a22:	f003 031f 	and.w	r3, r3, #31
 8002a26:	687a      	ldr	r2, [r7, #4]
 8002a28:	fa22 f303 	lsr.w	r3, r2, r3
 8002a2c:	4a0b      	ldr	r2, [pc, #44]	@ (8002a5c <HAL_Init+0x70>)
 8002a2e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002a30:	4a0b      	ldr	r2, [pc, #44]	@ (8002a60 <HAL_Init+0x74>)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002a36:	200f      	movs	r0, #15
 8002a38:	f7ff fd24 	bl	8002484 <HAL_InitTick>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d001      	beq.n	8002a46 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e002      	b.n	8002a4c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002a46:	f7ff fb8d 	bl	8002164 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a4a:	2300      	movs	r3, #0
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3708      	adds	r7, #8
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	58024400 	.word	0x58024400
 8002a58:	08012ea4 	.word	0x08012ea4
 8002a5c:	20000008 	.word	0x20000008
 8002a60:	20000004 	.word	0x20000004

08002a64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a64:	b480      	push	{r7}
 8002a66:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002a68:	4b06      	ldr	r3, [pc, #24]	@ (8002a84 <HAL_IncTick+0x20>)
 8002a6a:	781b      	ldrb	r3, [r3, #0]
 8002a6c:	461a      	mov	r2, r3
 8002a6e:	4b06      	ldr	r3, [pc, #24]	@ (8002a88 <HAL_IncTick+0x24>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4413      	add	r3, r2
 8002a74:	4a04      	ldr	r2, [pc, #16]	@ (8002a88 <HAL_IncTick+0x24>)
 8002a76:	6013      	str	r3, [r2, #0]
}
 8002a78:	bf00      	nop
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr
 8002a82:	bf00      	nop
 8002a84:	20000010 	.word	0x20000010
 8002a88:	200007cc 	.word	0x200007cc

08002a8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0
  return uwTick;
 8002a90:	4b03      	ldr	r3, [pc, #12]	@ (8002aa0 <HAL_GetTick+0x14>)
 8002a92:	681b      	ldr	r3, [r3, #0]
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	200007cc 	.word	0x200007cc

08002aa4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b084      	sub	sp, #16
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002aac:	f7ff ffee 	bl	8002a8c <HAL_GetTick>
 8002ab0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002abc:	d005      	beq.n	8002aca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002abe:	4b0a      	ldr	r3, [pc, #40]	@ (8002ae8 <HAL_Delay+0x44>)
 8002ac0:	781b      	ldrb	r3, [r3, #0]
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	4413      	add	r3, r2
 8002ac8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002aca:	bf00      	nop
 8002acc:	f7ff ffde 	bl	8002a8c <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	68fa      	ldr	r2, [r7, #12]
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d8f7      	bhi.n	8002acc <HAL_Delay+0x28>
  {
  }
}
 8002adc:	bf00      	nop
 8002ade:	bf00      	nop
 8002ae0:	3710      	adds	r7, #16
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	20000010 	.word	0x20000010

08002aec <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002aec:	b480      	push	{r7}
 8002aee:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002af0:	4b03      	ldr	r3, [pc, #12]	@ (8002b00 <HAL_GetREVID+0x14>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	0c1b      	lsrs	r3, r3, #16
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr
 8002b00:	5c001000 	.word	0x5c001000

08002b04 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8002b0e:	4b07      	ldr	r3, [pc, #28]	@ (8002b2c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8002b10:	685a      	ldr	r2, [r3, #4]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	43db      	mvns	r3, r3
 8002b16:	401a      	ands	r2, r3
 8002b18:	4904      	ldr	r1, [pc, #16]	@ (8002b2c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	604b      	str	r3, [r1, #4]
}
 8002b20:	bf00      	nop
 8002b22:	370c      	adds	r7, #12
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr
 8002b2c:	58000400 	.word	0x58000400

08002b30 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b083      	sub	sp, #12
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d101      	bne.n	8002b48 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002b44:	2301      	movs	r3, #1
 8002b46:	e000      	b.n	8002b4a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002b48:	2300      	movs	r3, #0
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	370c      	adds	r7, #12
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr

08002b56 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002b56:	b480      	push	{r7}
 8002b58:	b083      	sub	sp, #12
 8002b5a:	af00      	add	r7, sp, #0
 8002b5c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b62:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d101      	bne.n	8002b6e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e000      	b.n	8002b70 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002b6e:	2300      	movs	r3, #0
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	370c      	adds	r7, #12
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr

08002b7c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b083      	sub	sp, #12
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	f003 031f 	and.w	r3, r3, #31
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	370c      	adds	r7, #12
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr

08002b98 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	370c      	adds	r7, #12
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr

08002bb4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	f003 0304 	and.w	r3, r3, #4
 8002bc4:	2b04      	cmp	r3, #4
 8002bc6:	d101      	bne.n	8002bcc <LL_ADC_REG_IsConversionOngoing+0x18>
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e000      	b.n	8002bce <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002bcc:	2300      	movs	r3, #0
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	370c      	adds	r7, #12
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr

08002bda <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002bda:	b480      	push	{r7}
 8002bdc:	b083      	sub	sp, #12
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	f003 0308 	and.w	r3, r3, #8
 8002bea:	2b08      	cmp	r3, #8
 8002bec:	d101      	bne.n	8002bf2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e000      	b.n	8002bf4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002bf2:	2300      	movs	r3, #0
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	370c      	adds	r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr

08002c00 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b08a      	sub	sp, #40	@ 0x28
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002c08:	2300      	movs	r3, #0
 8002c0a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a87      	ldr	r2, [pc, #540]	@ (8002e40 <HAL_ADC_IRQHandler+0x240>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d004      	beq.n	8002c30 <HAL_ADC_IRQHandler+0x30>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a86      	ldr	r2, [pc, #536]	@ (8002e44 <HAL_ADC_IRQHandler+0x244>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d101      	bne.n	8002c34 <HAL_ADC_IRQHandler+0x34>
 8002c30:	4b85      	ldr	r3, [pc, #532]	@ (8002e48 <HAL_ADC_IRQHandler+0x248>)
 8002c32:	e000      	b.n	8002c36 <HAL_ADC_IRQHandler+0x36>
 8002c34:	4b85      	ldr	r3, [pc, #532]	@ (8002e4c <HAL_ADC_IRQHandler+0x24c>)
 8002c36:	4618      	mov	r0, r3
 8002c38:	f7ff ffa0 	bl	8002b7c <LL_ADC_GetMultimode>
 8002c3c:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	f003 0302 	and.w	r3, r3, #2
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d017      	beq.n	8002c78 <HAL_ADC_IRQHandler+0x78>
 8002c48:	69bb      	ldr	r3, [r7, #24]
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d012      	beq.n	8002c78 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c56:	f003 0310 	and.w	r3, r3, #16
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d105      	bne.n	8002c6a <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c62:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002c6a:	6878      	ldr	r0, [r7, #4]
 8002c6c:	f000 fa48 	bl	8003100 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	2202      	movs	r2, #2
 8002c76:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	f003 0304 	and.w	r3, r3, #4
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d004      	beq.n	8002c8c <HAL_ADC_IRQHandler+0x8c>
 8002c82:	69bb      	ldr	r3, [r7, #24]
 8002c84:	f003 0304 	and.w	r3, r3, #4
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d10a      	bne.n	8002ca2 <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002c8c:	69fb      	ldr	r3, [r7, #28]
 8002c8e:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	f000 8083 	beq.w	8002d9e <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002c98:	69bb      	ldr	r3, [r7, #24]
 8002c9a:	f003 0308 	and.w	r3, r3, #8
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d07d      	beq.n	8002d9e <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ca6:	f003 0310 	and.w	r3, r3, #16
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d105      	bne.n	8002cba <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cb2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f7ff ff36 	bl	8002b30 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d062      	beq.n	8002d90 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a5d      	ldr	r2, [pc, #372]	@ (8002e44 <HAL_ADC_IRQHandler+0x244>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d002      	beq.n	8002cda <HAL_ADC_IRQHandler+0xda>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	e000      	b.n	8002cdc <HAL_ADC_IRQHandler+0xdc>
 8002cda:	4b59      	ldr	r3, [pc, #356]	@ (8002e40 <HAL_ADC_IRQHandler+0x240>)
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	6812      	ldr	r2, [r2, #0]
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d008      	beq.n	8002cf6 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d005      	beq.n	8002cf6 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	2b05      	cmp	r3, #5
 8002cee:	d002      	beq.n	8002cf6 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	2b09      	cmp	r3, #9
 8002cf4:	d104      	bne.n	8002d00 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	623b      	str	r3, [r7, #32]
 8002cfe:	e00c      	b.n	8002d1a <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a4f      	ldr	r2, [pc, #316]	@ (8002e44 <HAL_ADC_IRQHandler+0x244>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d002      	beq.n	8002d10 <HAL_ADC_IRQHandler+0x110>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	e000      	b.n	8002d12 <HAL_ADC_IRQHandler+0x112>
 8002d10:	4b4b      	ldr	r3, [pc, #300]	@ (8002e40 <HAL_ADC_IRQHandler+0x240>)
 8002d12:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002d1a:	6a3b      	ldr	r3, [r7, #32]
 8002d1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d135      	bne.n	8002d90 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 0308 	and.w	r3, r3, #8
 8002d2e:	2b08      	cmp	r3, #8
 8002d30:	d12e      	bne.n	8002d90 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4618      	mov	r0, r3
 8002d38:	f7ff ff3c 	bl	8002bb4 <LL_ADC_REG_IsConversionOngoing>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d11a      	bne.n	8002d78 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	685a      	ldr	r2, [r3, #4]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f022 020c 	bic.w	r2, r2, #12
 8002d50:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d56:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d62:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d112      	bne.n	8002d90 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d6e:	f043 0201 	orr.w	r2, r3, #1
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	655a      	str	r2, [r3, #84]	@ 0x54
 8002d76:	e00b      	b.n	8002d90 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d7c:	f043 0210 	orr.w	r2, r3, #16
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d88:	f043 0201 	orr.w	r2, r3, #1
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002d90:	6878      	ldr	r0, [r7, #4]
 8002d92:	f000 f96f 	bl	8003074 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	220c      	movs	r2, #12
 8002d9c:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	f003 0320 	and.w	r3, r3, #32
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d004      	beq.n	8002db2 <HAL_ADC_IRQHandler+0x1b2>
 8002da8:	69bb      	ldr	r3, [r7, #24]
 8002daa:	f003 0320 	and.w	r3, r3, #32
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d10b      	bne.n	8002dca <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f000 80a0 	beq.w	8002efe <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002dbe:	69bb      	ldr	r3, [r7, #24]
 8002dc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	f000 809a 	beq.w	8002efe <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dce:	f003 0310 	and.w	r3, r3, #16
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d105      	bne.n	8002de2 <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dda:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4618      	mov	r0, r3
 8002de8:	f7ff feb5 	bl	8002b56 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002dec:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7ff fe9c 	bl	8002b30 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002df8:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a11      	ldr	r2, [pc, #68]	@ (8002e44 <HAL_ADC_IRQHandler+0x244>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d002      	beq.n	8002e0a <HAL_ADC_IRQHandler+0x20a>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	e000      	b.n	8002e0c <HAL_ADC_IRQHandler+0x20c>
 8002e0a:	4b0d      	ldr	r3, [pc, #52]	@ (8002e40 <HAL_ADC_IRQHandler+0x240>)
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	6812      	ldr	r2, [r2, #0]
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d008      	beq.n	8002e26 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d005      	beq.n	8002e26 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	2b06      	cmp	r3, #6
 8002e1e:	d002      	beq.n	8002e26 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	2b07      	cmp	r3, #7
 8002e24:	d104      	bne.n	8002e30 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	623b      	str	r3, [r7, #32]
 8002e2e:	e014      	b.n	8002e5a <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4a03      	ldr	r2, [pc, #12]	@ (8002e44 <HAL_ADC_IRQHandler+0x244>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d00a      	beq.n	8002e50 <HAL_ADC_IRQHandler+0x250>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	e008      	b.n	8002e52 <HAL_ADC_IRQHandler+0x252>
 8002e40:	40022000 	.word	0x40022000
 8002e44:	40022100 	.word	0x40022100
 8002e48:	40022300 	.word	0x40022300
 8002e4c:	58026300 	.word	0x58026300
 8002e50:	4b84      	ldr	r3, [pc, #528]	@ (8003064 <HAL_ADC_IRQHandler+0x464>)
 8002e52:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d047      	beq.n	8002ef0 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002e60:	6a3b      	ldr	r3, [r7, #32]
 8002e62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d007      	beq.n	8002e7a <HAL_ADC_IRQHandler+0x27a>
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d03f      	beq.n	8002ef0 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002e70:	6a3b      	ldr	r3, [r7, #32]
 8002e72:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d13a      	bne.n	8002ef0 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e84:	2b40      	cmp	r3, #64	@ 0x40
 8002e86:	d133      	bne.n	8002ef0 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002e88:	6a3b      	ldr	r3, [r7, #32]
 8002e8a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d12e      	bne.n	8002ef0 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4618      	mov	r0, r3
 8002e98:	f7ff fe9f 	bl	8002bda <LL_ADC_INJ_IsConversionOngoing>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d11a      	bne.n	8002ed8 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	685a      	ldr	r2, [r3, #4]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002eb0:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eb6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ec2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d112      	bne.n	8002ef0 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ece:	f043 0201 	orr.w	r2, r3, #1
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	655a      	str	r2, [r3, #84]	@ 0x54
 8002ed6:	e00b      	b.n	8002ef0 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002edc:	f043 0210 	orr.w	r2, r3, #16
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ee8:	f043 0201 	orr.w	r2, r3, #1
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002ef0:	6878      	ldr	r0, [r7, #4]
 8002ef2:	f000 f8dd 	bl	80030b0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	2260      	movs	r2, #96	@ 0x60
 8002efc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d011      	beq.n	8002f2c <HAL_ADC_IRQHandler+0x32c>
 8002f08:	69bb      	ldr	r3, [r7, #24]
 8002f0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d00c      	beq.n	8002f2c <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f16:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002f1e:	6878      	ldr	r0, [r7, #4]
 8002f20:	f000 f8b2 	bl	8003088 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	2280      	movs	r2, #128	@ 0x80
 8002f2a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002f2c:	69fb      	ldr	r3, [r7, #28]
 8002f2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d012      	beq.n	8002f5c <HAL_ADC_IRQHandler+0x35c>
 8002f36:	69bb      	ldr	r3, [r7, #24]
 8002f38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d00d      	beq.n	8002f5c <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f44:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002f4c:	6878      	ldr	r0, [r7, #4]
 8002f4e:	f000 f8c3 	bl	80030d8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002f5a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002f5c:	69fb      	ldr	r3, [r7, #28]
 8002f5e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d012      	beq.n	8002f8c <HAL_ADC_IRQHandler+0x38c>
 8002f66:	69bb      	ldr	r3, [r7, #24]
 8002f68:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d00d      	beq.n	8002f8c <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f74:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	f000 f8b5 	bl	80030ec <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f8a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002f8c:	69fb      	ldr	r3, [r7, #28]
 8002f8e:	f003 0310 	and.w	r3, r3, #16
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d043      	beq.n	800301e <HAL_ADC_IRQHandler+0x41e>
 8002f96:	69bb      	ldr	r3, [r7, #24]
 8002f98:	f003 0310 	and.w	r3, r3, #16
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d03e      	beq.n	800301e <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d102      	bne.n	8002fae <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fac:	e021      	b.n	8002ff2 <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d015      	beq.n	8002fe0 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a2a      	ldr	r2, [pc, #168]	@ (8003064 <HAL_ADC_IRQHandler+0x464>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d004      	beq.n	8002fc8 <HAL_ADC_IRQHandler+0x3c8>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a29      	ldr	r2, [pc, #164]	@ (8003068 <HAL_ADC_IRQHandler+0x468>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d101      	bne.n	8002fcc <HAL_ADC_IRQHandler+0x3cc>
 8002fc8:	4b28      	ldr	r3, [pc, #160]	@ (800306c <HAL_ADC_IRQHandler+0x46c>)
 8002fca:	e000      	b.n	8002fce <HAL_ADC_IRQHandler+0x3ce>
 8002fcc:	4b28      	ldr	r3, [pc, #160]	@ (8003070 <HAL_ADC_IRQHandler+0x470>)
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f7ff fde2 	bl	8002b98 <LL_ADC_GetMultiDMATransfer>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d00b      	beq.n	8002ff2 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fde:	e008      	b.n	8002ff2 <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	f003 0303 	and.w	r3, r3, #3
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d001      	beq.n	8002ff2 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d10e      	bne.n	8003016 <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ffc:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003008:	f043 0202 	orr.w	r2, r3, #2
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	f000 f843 	bl	800309c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	2210      	movs	r2, #16
 800301c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800301e:	69fb      	ldr	r3, [r7, #28]
 8003020:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003024:	2b00      	cmp	r3, #0
 8003026:	d018      	beq.n	800305a <HAL_ADC_IRQHandler+0x45a>
 8003028:	69bb      	ldr	r3, [r7, #24]
 800302a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800302e:	2b00      	cmp	r3, #0
 8003030:	d013      	beq.n	800305a <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003036:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003042:	f043 0208 	orr.w	r2, r3, #8
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003052:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	f000 f835 	bl	80030c4 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800305a:	bf00      	nop
 800305c:	3728      	adds	r7, #40	@ 0x28
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	40022000 	.word	0x40022000
 8003068:	40022100 	.word	0x40022100
 800306c:	40022300 	.word	0x40022300
 8003070:	58026300 	.word	0x58026300

08003074 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003074:	b480      	push	{r7}
 8003076:	b083      	sub	sp, #12
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800307c:	bf00      	nop
 800307e:	370c      	adds	r7, #12
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr

08003088 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003088:	b480      	push	{r7}
 800308a:	b083      	sub	sp, #12
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003090:	bf00      	nop
 8003092:	370c      	adds	r7, #12
 8003094:	46bd      	mov	sp, r7
 8003096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309a:	4770      	bx	lr

0800309c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800309c:	b480      	push	{r7}
 800309e:	b083      	sub	sp, #12
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80030a4:	bf00      	nop
 80030a6:	370c      	adds	r7, #12
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr

080030b0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b083      	sub	sp, #12
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80030b8:	bf00      	nop
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80030cc:	bf00      	nop
 80030ce:	370c      	adds	r7, #12
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr

080030d8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80030d8:	b480      	push	{r7}
 80030da:	b083      	sub	sp, #12
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80030e0:	bf00      	nop
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr

080030ec <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80030f4:	bf00      	nop
 80030f6:	370c      	adds	r7, #12
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003108:	bf00      	nop
 800310a:	370c      	adds	r7, #12
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr

08003114 <__NVIC_SetPriorityGrouping>:
{
 8003114:	b480      	push	{r7}
 8003116:	b085      	sub	sp, #20
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	f003 0307 	and.w	r3, r3, #7
 8003122:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003124:	4b0b      	ldr	r3, [pc, #44]	@ (8003154 <__NVIC_SetPriorityGrouping+0x40>)
 8003126:	68db      	ldr	r3, [r3, #12]
 8003128:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800312a:	68ba      	ldr	r2, [r7, #8]
 800312c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003130:	4013      	ands	r3, r2
 8003132:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800313c:	4b06      	ldr	r3, [pc, #24]	@ (8003158 <__NVIC_SetPriorityGrouping+0x44>)
 800313e:	4313      	orrs	r3, r2
 8003140:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003142:	4a04      	ldr	r2, [pc, #16]	@ (8003154 <__NVIC_SetPriorityGrouping+0x40>)
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	60d3      	str	r3, [r2, #12]
}
 8003148:	bf00      	nop
 800314a:	3714      	adds	r7, #20
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr
 8003154:	e000ed00 	.word	0xe000ed00
 8003158:	05fa0000 	.word	0x05fa0000

0800315c <__NVIC_GetPriorityGrouping>:
{
 800315c:	b480      	push	{r7}
 800315e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003160:	4b04      	ldr	r3, [pc, #16]	@ (8003174 <__NVIC_GetPriorityGrouping+0x18>)
 8003162:	68db      	ldr	r3, [r3, #12]
 8003164:	0a1b      	lsrs	r3, r3, #8
 8003166:	f003 0307 	and.w	r3, r3, #7
}
 800316a:	4618      	mov	r0, r3
 800316c:	46bd      	mov	sp, r7
 800316e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003172:	4770      	bx	lr
 8003174:	e000ed00 	.word	0xe000ed00

08003178 <__NVIC_EnableIRQ>:
{
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	4603      	mov	r3, r0
 8003180:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003182:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003186:	2b00      	cmp	r3, #0
 8003188:	db0b      	blt.n	80031a2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800318a:	88fb      	ldrh	r3, [r7, #6]
 800318c:	f003 021f 	and.w	r2, r3, #31
 8003190:	4907      	ldr	r1, [pc, #28]	@ (80031b0 <__NVIC_EnableIRQ+0x38>)
 8003192:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003196:	095b      	lsrs	r3, r3, #5
 8003198:	2001      	movs	r0, #1
 800319a:	fa00 f202 	lsl.w	r2, r0, r2
 800319e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80031a2:	bf00      	nop
 80031a4:	370c      	adds	r7, #12
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr
 80031ae:	bf00      	nop
 80031b0:	e000e100 	.word	0xe000e100

080031b4 <__NVIC_DisableIRQ>:
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	4603      	mov	r3, r0
 80031bc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80031be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	db12      	blt.n	80031ec <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031c6:	88fb      	ldrh	r3, [r7, #6]
 80031c8:	f003 021f 	and.w	r2, r3, #31
 80031cc:	490a      	ldr	r1, [pc, #40]	@ (80031f8 <__NVIC_DisableIRQ+0x44>)
 80031ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80031d2:	095b      	lsrs	r3, r3, #5
 80031d4:	2001      	movs	r0, #1
 80031d6:	fa00 f202 	lsl.w	r2, r0, r2
 80031da:	3320      	adds	r3, #32
 80031dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80031e0:	f3bf 8f4f 	dsb	sy
}
 80031e4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80031e6:	f3bf 8f6f 	isb	sy
}
 80031ea:	bf00      	nop
}
 80031ec:	bf00      	nop
 80031ee:	370c      	adds	r7, #12
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr
 80031f8:	e000e100 	.word	0xe000e100

080031fc <__NVIC_SetPriority>:
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	4603      	mov	r3, r0
 8003204:	6039      	str	r1, [r7, #0]
 8003206:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003208:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800320c:	2b00      	cmp	r3, #0
 800320e:	db0a      	blt.n	8003226 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	b2da      	uxtb	r2, r3
 8003214:	490c      	ldr	r1, [pc, #48]	@ (8003248 <__NVIC_SetPriority+0x4c>)
 8003216:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800321a:	0112      	lsls	r2, r2, #4
 800321c:	b2d2      	uxtb	r2, r2
 800321e:	440b      	add	r3, r1
 8003220:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003224:	e00a      	b.n	800323c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	b2da      	uxtb	r2, r3
 800322a:	4908      	ldr	r1, [pc, #32]	@ (800324c <__NVIC_SetPriority+0x50>)
 800322c:	88fb      	ldrh	r3, [r7, #6]
 800322e:	f003 030f 	and.w	r3, r3, #15
 8003232:	3b04      	subs	r3, #4
 8003234:	0112      	lsls	r2, r2, #4
 8003236:	b2d2      	uxtb	r2, r2
 8003238:	440b      	add	r3, r1
 800323a:	761a      	strb	r2, [r3, #24]
}
 800323c:	bf00      	nop
 800323e:	370c      	adds	r7, #12
 8003240:	46bd      	mov	sp, r7
 8003242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003246:	4770      	bx	lr
 8003248:	e000e100 	.word	0xe000e100
 800324c:	e000ed00 	.word	0xe000ed00

08003250 <NVIC_EncodePriority>:
{
 8003250:	b480      	push	{r7}
 8003252:	b089      	sub	sp, #36	@ 0x24
 8003254:	af00      	add	r7, sp, #0
 8003256:	60f8      	str	r0, [r7, #12]
 8003258:	60b9      	str	r1, [r7, #8]
 800325a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	f003 0307 	and.w	r3, r3, #7
 8003262:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003264:	69fb      	ldr	r3, [r7, #28]
 8003266:	f1c3 0307 	rsb	r3, r3, #7
 800326a:	2b04      	cmp	r3, #4
 800326c:	bf28      	it	cs
 800326e:	2304      	movcs	r3, #4
 8003270:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003272:	69fb      	ldr	r3, [r7, #28]
 8003274:	3304      	adds	r3, #4
 8003276:	2b06      	cmp	r3, #6
 8003278:	d902      	bls.n	8003280 <NVIC_EncodePriority+0x30>
 800327a:	69fb      	ldr	r3, [r7, #28]
 800327c:	3b03      	subs	r3, #3
 800327e:	e000      	b.n	8003282 <NVIC_EncodePriority+0x32>
 8003280:	2300      	movs	r3, #0
 8003282:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003284:	f04f 32ff 	mov.w	r2, #4294967295
 8003288:	69bb      	ldr	r3, [r7, #24]
 800328a:	fa02 f303 	lsl.w	r3, r2, r3
 800328e:	43da      	mvns	r2, r3
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	401a      	ands	r2, r3
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003298:	f04f 31ff 	mov.w	r1, #4294967295
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	fa01 f303 	lsl.w	r3, r1, r3
 80032a2:	43d9      	mvns	r1, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032a8:	4313      	orrs	r3, r2
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	3724      	adds	r7, #36	@ 0x24
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr

080032b6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032b6:	b580      	push	{r7, lr}
 80032b8:	b082      	sub	sp, #8
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	f7ff ff28 	bl	8003114 <__NVIC_SetPriorityGrouping>
}
 80032c4:	bf00      	nop
 80032c6:	3708      	adds	r7, #8
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}

080032cc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b086      	sub	sp, #24
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	4603      	mov	r3, r0
 80032d4:	60b9      	str	r1, [r7, #8]
 80032d6:	607a      	str	r2, [r7, #4]
 80032d8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80032da:	f7ff ff3f 	bl	800315c <__NVIC_GetPriorityGrouping>
 80032de:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032e0:	687a      	ldr	r2, [r7, #4]
 80032e2:	68b9      	ldr	r1, [r7, #8]
 80032e4:	6978      	ldr	r0, [r7, #20]
 80032e6:	f7ff ffb3 	bl	8003250 <NVIC_EncodePriority>
 80032ea:	4602      	mov	r2, r0
 80032ec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80032f0:	4611      	mov	r1, r2
 80032f2:	4618      	mov	r0, r3
 80032f4:	f7ff ff82 	bl	80031fc <__NVIC_SetPriority>
}
 80032f8:	bf00      	nop
 80032fa:	3718      	adds	r7, #24
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}

08003300 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b082      	sub	sp, #8
 8003304:	af00      	add	r7, sp, #0
 8003306:	4603      	mov	r3, r0
 8003308:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800330a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800330e:	4618      	mov	r0, r3
 8003310:	f7ff ff32 	bl	8003178 <__NVIC_EnableIRQ>
}
 8003314:	bf00      	nop
 8003316:	3708      	adds	r7, #8
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}

0800331c <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b082      	sub	sp, #8
 8003320:	af00      	add	r7, sp, #0
 8003322:	4603      	mov	r3, r0
 8003324:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003326:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800332a:	4618      	mov	r0, r3
 800332c:	f7ff ff42 	bl	80031b4 <__NVIC_DisableIRQ>
}
 8003330:	bf00      	nop
 8003332:	3708      	adds	r7, #8
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}

08003338 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003338:	b480      	push	{r7}
 800333a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800333c:	f3bf 8f5f 	dmb	sy
}
 8003340:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003342:	4b07      	ldr	r3, [pc, #28]	@ (8003360 <HAL_MPU_Disable+0x28>)
 8003344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003346:	4a06      	ldr	r2, [pc, #24]	@ (8003360 <HAL_MPU_Disable+0x28>)
 8003348:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800334c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800334e:	4b05      	ldr	r3, [pc, #20]	@ (8003364 <HAL_MPU_Disable+0x2c>)
 8003350:	2200      	movs	r2, #0
 8003352:	605a      	str	r2, [r3, #4]
}
 8003354:	bf00      	nop
 8003356:	46bd      	mov	sp, r7
 8003358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335c:	4770      	bx	lr
 800335e:	bf00      	nop
 8003360:	e000ed00 	.word	0xe000ed00
 8003364:	e000ed90 	.word	0xe000ed90

08003368 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003368:	b480      	push	{r7}
 800336a:	b083      	sub	sp, #12
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003370:	4a0b      	ldr	r2, [pc, #44]	@ (80033a0 <HAL_MPU_Enable+0x38>)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f043 0301 	orr.w	r3, r3, #1
 8003378:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800337a:	4b0a      	ldr	r3, [pc, #40]	@ (80033a4 <HAL_MPU_Enable+0x3c>)
 800337c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800337e:	4a09      	ldr	r2, [pc, #36]	@ (80033a4 <HAL_MPU_Enable+0x3c>)
 8003380:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003384:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003386:	f3bf 8f4f 	dsb	sy
}
 800338a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800338c:	f3bf 8f6f 	isb	sy
}
 8003390:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8003392:	bf00      	nop
 8003394:	370c      	adds	r7, #12
 8003396:	46bd      	mov	sp, r7
 8003398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339c:	4770      	bx	lr
 800339e:	bf00      	nop
 80033a0:	e000ed90 	.word	0xe000ed90
 80033a4:	e000ed00 	.word	0xe000ed00

080033a8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b083      	sub	sp, #12
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	785a      	ldrb	r2, [r3, #1]
 80033b4:	4b1b      	ldr	r3, [pc, #108]	@ (8003424 <HAL_MPU_ConfigRegion+0x7c>)
 80033b6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80033b8:	4b1a      	ldr	r3, [pc, #104]	@ (8003424 <HAL_MPU_ConfigRegion+0x7c>)
 80033ba:	691b      	ldr	r3, [r3, #16]
 80033bc:	4a19      	ldr	r2, [pc, #100]	@ (8003424 <HAL_MPU_ConfigRegion+0x7c>)
 80033be:	f023 0301 	bic.w	r3, r3, #1
 80033c2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80033c4:	4a17      	ldr	r2, [pc, #92]	@ (8003424 <HAL_MPU_ConfigRegion+0x7c>)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	7b1b      	ldrb	r3, [r3, #12]
 80033d0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	7adb      	ldrb	r3, [r3, #11]
 80033d6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80033d8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	7a9b      	ldrb	r3, [r3, #10]
 80033de:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80033e0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	7b5b      	ldrb	r3, [r3, #13]
 80033e6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80033e8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	7b9b      	ldrb	r3, [r3, #14]
 80033ee:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80033f0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	7bdb      	ldrb	r3, [r3, #15]
 80033f6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80033f8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	7a5b      	ldrb	r3, [r3, #9]
 80033fe:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003400:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	7a1b      	ldrb	r3, [r3, #8]
 8003406:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003408:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800340a:	687a      	ldr	r2, [r7, #4]
 800340c:	7812      	ldrb	r2, [r2, #0]
 800340e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003410:	4a04      	ldr	r2, [pc, #16]	@ (8003424 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003412:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003414:	6113      	str	r3, [r2, #16]
}
 8003416:	bf00      	nop
 8003418:	370c      	adds	r7, #12
 800341a:	46bd      	mov	sp, r7
 800341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003420:	4770      	bx	lr
 8003422:	bf00      	nop
 8003424:	e000ed90 	.word	0xe000ed90

08003428 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b086      	sub	sp, #24
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8003430:	f7ff fb2c 	bl	8002a8c <HAL_GetTick>
 8003434:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d101      	bne.n	8003440 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	e2dc      	b.n	80039fa <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003446:	b2db      	uxtb	r3, r3
 8003448:	2b02      	cmp	r3, #2
 800344a:	d008      	beq.n	800345e <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2280      	movs	r2, #128	@ 0x80
 8003450:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2200      	movs	r2, #0
 8003456:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e2cd      	b.n	80039fa <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a76      	ldr	r2, [pc, #472]	@ (800363c <HAL_DMA_Abort+0x214>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d04a      	beq.n	80034fe <HAL_DMA_Abort+0xd6>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a74      	ldr	r2, [pc, #464]	@ (8003640 <HAL_DMA_Abort+0x218>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d045      	beq.n	80034fe <HAL_DMA_Abort+0xd6>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a73      	ldr	r2, [pc, #460]	@ (8003644 <HAL_DMA_Abort+0x21c>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d040      	beq.n	80034fe <HAL_DMA_Abort+0xd6>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a71      	ldr	r2, [pc, #452]	@ (8003648 <HAL_DMA_Abort+0x220>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d03b      	beq.n	80034fe <HAL_DMA_Abort+0xd6>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a70      	ldr	r2, [pc, #448]	@ (800364c <HAL_DMA_Abort+0x224>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d036      	beq.n	80034fe <HAL_DMA_Abort+0xd6>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a6e      	ldr	r2, [pc, #440]	@ (8003650 <HAL_DMA_Abort+0x228>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d031      	beq.n	80034fe <HAL_DMA_Abort+0xd6>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a6d      	ldr	r2, [pc, #436]	@ (8003654 <HAL_DMA_Abort+0x22c>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d02c      	beq.n	80034fe <HAL_DMA_Abort+0xd6>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a6b      	ldr	r2, [pc, #428]	@ (8003658 <HAL_DMA_Abort+0x230>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d027      	beq.n	80034fe <HAL_DMA_Abort+0xd6>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a6a      	ldr	r2, [pc, #424]	@ (800365c <HAL_DMA_Abort+0x234>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d022      	beq.n	80034fe <HAL_DMA_Abort+0xd6>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a68      	ldr	r2, [pc, #416]	@ (8003660 <HAL_DMA_Abort+0x238>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d01d      	beq.n	80034fe <HAL_DMA_Abort+0xd6>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a67      	ldr	r2, [pc, #412]	@ (8003664 <HAL_DMA_Abort+0x23c>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d018      	beq.n	80034fe <HAL_DMA_Abort+0xd6>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a65      	ldr	r2, [pc, #404]	@ (8003668 <HAL_DMA_Abort+0x240>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d013      	beq.n	80034fe <HAL_DMA_Abort+0xd6>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a64      	ldr	r2, [pc, #400]	@ (800366c <HAL_DMA_Abort+0x244>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d00e      	beq.n	80034fe <HAL_DMA_Abort+0xd6>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a62      	ldr	r2, [pc, #392]	@ (8003670 <HAL_DMA_Abort+0x248>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d009      	beq.n	80034fe <HAL_DMA_Abort+0xd6>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a61      	ldr	r2, [pc, #388]	@ (8003674 <HAL_DMA_Abort+0x24c>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d004      	beq.n	80034fe <HAL_DMA_Abort+0xd6>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a5f      	ldr	r2, [pc, #380]	@ (8003678 <HAL_DMA_Abort+0x250>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d101      	bne.n	8003502 <HAL_DMA_Abort+0xda>
 80034fe:	2301      	movs	r3, #1
 8003500:	e000      	b.n	8003504 <HAL_DMA_Abort+0xdc>
 8003502:	2300      	movs	r3, #0
 8003504:	2b00      	cmp	r3, #0
 8003506:	d013      	beq.n	8003530 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f022 021e 	bic.w	r2, r2, #30
 8003516:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	695a      	ldr	r2, [r3, #20]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003526:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	617b      	str	r3, [r7, #20]
 800352e:	e00a      	b.n	8003546 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f022 020e 	bic.w	r2, r2, #14
 800353e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a3c      	ldr	r2, [pc, #240]	@ (800363c <HAL_DMA_Abort+0x214>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d072      	beq.n	8003636 <HAL_DMA_Abort+0x20e>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a3a      	ldr	r2, [pc, #232]	@ (8003640 <HAL_DMA_Abort+0x218>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d06d      	beq.n	8003636 <HAL_DMA_Abort+0x20e>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a39      	ldr	r2, [pc, #228]	@ (8003644 <HAL_DMA_Abort+0x21c>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d068      	beq.n	8003636 <HAL_DMA_Abort+0x20e>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a37      	ldr	r2, [pc, #220]	@ (8003648 <HAL_DMA_Abort+0x220>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d063      	beq.n	8003636 <HAL_DMA_Abort+0x20e>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a36      	ldr	r2, [pc, #216]	@ (800364c <HAL_DMA_Abort+0x224>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d05e      	beq.n	8003636 <HAL_DMA_Abort+0x20e>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a34      	ldr	r2, [pc, #208]	@ (8003650 <HAL_DMA_Abort+0x228>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d059      	beq.n	8003636 <HAL_DMA_Abort+0x20e>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a33      	ldr	r2, [pc, #204]	@ (8003654 <HAL_DMA_Abort+0x22c>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d054      	beq.n	8003636 <HAL_DMA_Abort+0x20e>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a31      	ldr	r2, [pc, #196]	@ (8003658 <HAL_DMA_Abort+0x230>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d04f      	beq.n	8003636 <HAL_DMA_Abort+0x20e>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a30      	ldr	r2, [pc, #192]	@ (800365c <HAL_DMA_Abort+0x234>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d04a      	beq.n	8003636 <HAL_DMA_Abort+0x20e>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a2e      	ldr	r2, [pc, #184]	@ (8003660 <HAL_DMA_Abort+0x238>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d045      	beq.n	8003636 <HAL_DMA_Abort+0x20e>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a2d      	ldr	r2, [pc, #180]	@ (8003664 <HAL_DMA_Abort+0x23c>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d040      	beq.n	8003636 <HAL_DMA_Abort+0x20e>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a2b      	ldr	r2, [pc, #172]	@ (8003668 <HAL_DMA_Abort+0x240>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d03b      	beq.n	8003636 <HAL_DMA_Abort+0x20e>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a2a      	ldr	r2, [pc, #168]	@ (800366c <HAL_DMA_Abort+0x244>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d036      	beq.n	8003636 <HAL_DMA_Abort+0x20e>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a28      	ldr	r2, [pc, #160]	@ (8003670 <HAL_DMA_Abort+0x248>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d031      	beq.n	8003636 <HAL_DMA_Abort+0x20e>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a27      	ldr	r2, [pc, #156]	@ (8003674 <HAL_DMA_Abort+0x24c>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d02c      	beq.n	8003636 <HAL_DMA_Abort+0x20e>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a25      	ldr	r2, [pc, #148]	@ (8003678 <HAL_DMA_Abort+0x250>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d027      	beq.n	8003636 <HAL_DMA_Abort+0x20e>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a24      	ldr	r2, [pc, #144]	@ (800367c <HAL_DMA_Abort+0x254>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d022      	beq.n	8003636 <HAL_DMA_Abort+0x20e>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a22      	ldr	r2, [pc, #136]	@ (8003680 <HAL_DMA_Abort+0x258>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d01d      	beq.n	8003636 <HAL_DMA_Abort+0x20e>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a21      	ldr	r2, [pc, #132]	@ (8003684 <HAL_DMA_Abort+0x25c>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d018      	beq.n	8003636 <HAL_DMA_Abort+0x20e>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a1f      	ldr	r2, [pc, #124]	@ (8003688 <HAL_DMA_Abort+0x260>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d013      	beq.n	8003636 <HAL_DMA_Abort+0x20e>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a1e      	ldr	r2, [pc, #120]	@ (800368c <HAL_DMA_Abort+0x264>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d00e      	beq.n	8003636 <HAL_DMA_Abort+0x20e>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a1c      	ldr	r2, [pc, #112]	@ (8003690 <HAL_DMA_Abort+0x268>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d009      	beq.n	8003636 <HAL_DMA_Abort+0x20e>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a1b      	ldr	r2, [pc, #108]	@ (8003694 <HAL_DMA_Abort+0x26c>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d004      	beq.n	8003636 <HAL_DMA_Abort+0x20e>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a19      	ldr	r2, [pc, #100]	@ (8003698 <HAL_DMA_Abort+0x270>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d132      	bne.n	800369c <HAL_DMA_Abort+0x274>
 8003636:	2301      	movs	r3, #1
 8003638:	e031      	b.n	800369e <HAL_DMA_Abort+0x276>
 800363a:	bf00      	nop
 800363c:	40020010 	.word	0x40020010
 8003640:	40020028 	.word	0x40020028
 8003644:	40020040 	.word	0x40020040
 8003648:	40020058 	.word	0x40020058
 800364c:	40020070 	.word	0x40020070
 8003650:	40020088 	.word	0x40020088
 8003654:	400200a0 	.word	0x400200a0
 8003658:	400200b8 	.word	0x400200b8
 800365c:	40020410 	.word	0x40020410
 8003660:	40020428 	.word	0x40020428
 8003664:	40020440 	.word	0x40020440
 8003668:	40020458 	.word	0x40020458
 800366c:	40020470 	.word	0x40020470
 8003670:	40020488 	.word	0x40020488
 8003674:	400204a0 	.word	0x400204a0
 8003678:	400204b8 	.word	0x400204b8
 800367c:	58025408 	.word	0x58025408
 8003680:	5802541c 	.word	0x5802541c
 8003684:	58025430 	.word	0x58025430
 8003688:	58025444 	.word	0x58025444
 800368c:	58025458 	.word	0x58025458
 8003690:	5802546c 	.word	0x5802546c
 8003694:	58025480 	.word	0x58025480
 8003698:	58025494 	.word	0x58025494
 800369c:	2300      	movs	r3, #0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d007      	beq.n	80036b2 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80036b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a6d      	ldr	r2, [pc, #436]	@ (800386c <HAL_DMA_Abort+0x444>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d04a      	beq.n	8003752 <HAL_DMA_Abort+0x32a>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a6b      	ldr	r2, [pc, #428]	@ (8003870 <HAL_DMA_Abort+0x448>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d045      	beq.n	8003752 <HAL_DMA_Abort+0x32a>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a6a      	ldr	r2, [pc, #424]	@ (8003874 <HAL_DMA_Abort+0x44c>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d040      	beq.n	8003752 <HAL_DMA_Abort+0x32a>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a68      	ldr	r2, [pc, #416]	@ (8003878 <HAL_DMA_Abort+0x450>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d03b      	beq.n	8003752 <HAL_DMA_Abort+0x32a>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a67      	ldr	r2, [pc, #412]	@ (800387c <HAL_DMA_Abort+0x454>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d036      	beq.n	8003752 <HAL_DMA_Abort+0x32a>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a65      	ldr	r2, [pc, #404]	@ (8003880 <HAL_DMA_Abort+0x458>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d031      	beq.n	8003752 <HAL_DMA_Abort+0x32a>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a64      	ldr	r2, [pc, #400]	@ (8003884 <HAL_DMA_Abort+0x45c>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d02c      	beq.n	8003752 <HAL_DMA_Abort+0x32a>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a62      	ldr	r2, [pc, #392]	@ (8003888 <HAL_DMA_Abort+0x460>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d027      	beq.n	8003752 <HAL_DMA_Abort+0x32a>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a61      	ldr	r2, [pc, #388]	@ (800388c <HAL_DMA_Abort+0x464>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d022      	beq.n	8003752 <HAL_DMA_Abort+0x32a>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a5f      	ldr	r2, [pc, #380]	@ (8003890 <HAL_DMA_Abort+0x468>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d01d      	beq.n	8003752 <HAL_DMA_Abort+0x32a>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a5e      	ldr	r2, [pc, #376]	@ (8003894 <HAL_DMA_Abort+0x46c>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d018      	beq.n	8003752 <HAL_DMA_Abort+0x32a>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a5c      	ldr	r2, [pc, #368]	@ (8003898 <HAL_DMA_Abort+0x470>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d013      	beq.n	8003752 <HAL_DMA_Abort+0x32a>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a5b      	ldr	r2, [pc, #364]	@ (800389c <HAL_DMA_Abort+0x474>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d00e      	beq.n	8003752 <HAL_DMA_Abort+0x32a>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a59      	ldr	r2, [pc, #356]	@ (80038a0 <HAL_DMA_Abort+0x478>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d009      	beq.n	8003752 <HAL_DMA_Abort+0x32a>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a58      	ldr	r2, [pc, #352]	@ (80038a4 <HAL_DMA_Abort+0x47c>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d004      	beq.n	8003752 <HAL_DMA_Abort+0x32a>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a56      	ldr	r2, [pc, #344]	@ (80038a8 <HAL_DMA_Abort+0x480>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d108      	bne.n	8003764 <HAL_DMA_Abort+0x33c>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f022 0201 	bic.w	r2, r2, #1
 8003760:	601a      	str	r2, [r3, #0]
 8003762:	e007      	b.n	8003774 <HAL_DMA_Abort+0x34c>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	681a      	ldr	r2, [r3, #0]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f022 0201 	bic.w	r2, r2, #1
 8003772:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003774:	e013      	b.n	800379e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003776:	f7ff f989 	bl	8002a8c <HAL_GetTick>
 800377a:	4602      	mov	r2, r0
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	2b05      	cmp	r3, #5
 8003782:	d90c      	bls.n	800379e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2220      	movs	r2, #32
 8003788:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2203      	movs	r2, #3
 800378e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2200      	movs	r2, #0
 8003796:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e12d      	b.n	80039fa <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 0301 	and.w	r3, r3, #1
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d1e5      	bne.n	8003776 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a2f      	ldr	r2, [pc, #188]	@ (800386c <HAL_DMA_Abort+0x444>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d04a      	beq.n	800384a <HAL_DMA_Abort+0x422>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a2d      	ldr	r2, [pc, #180]	@ (8003870 <HAL_DMA_Abort+0x448>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d045      	beq.n	800384a <HAL_DMA_Abort+0x422>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a2c      	ldr	r2, [pc, #176]	@ (8003874 <HAL_DMA_Abort+0x44c>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d040      	beq.n	800384a <HAL_DMA_Abort+0x422>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a2a      	ldr	r2, [pc, #168]	@ (8003878 <HAL_DMA_Abort+0x450>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d03b      	beq.n	800384a <HAL_DMA_Abort+0x422>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a29      	ldr	r2, [pc, #164]	@ (800387c <HAL_DMA_Abort+0x454>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d036      	beq.n	800384a <HAL_DMA_Abort+0x422>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a27      	ldr	r2, [pc, #156]	@ (8003880 <HAL_DMA_Abort+0x458>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d031      	beq.n	800384a <HAL_DMA_Abort+0x422>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a26      	ldr	r2, [pc, #152]	@ (8003884 <HAL_DMA_Abort+0x45c>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d02c      	beq.n	800384a <HAL_DMA_Abort+0x422>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a24      	ldr	r2, [pc, #144]	@ (8003888 <HAL_DMA_Abort+0x460>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d027      	beq.n	800384a <HAL_DMA_Abort+0x422>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a23      	ldr	r2, [pc, #140]	@ (800388c <HAL_DMA_Abort+0x464>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d022      	beq.n	800384a <HAL_DMA_Abort+0x422>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a21      	ldr	r2, [pc, #132]	@ (8003890 <HAL_DMA_Abort+0x468>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d01d      	beq.n	800384a <HAL_DMA_Abort+0x422>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a20      	ldr	r2, [pc, #128]	@ (8003894 <HAL_DMA_Abort+0x46c>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d018      	beq.n	800384a <HAL_DMA_Abort+0x422>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a1e      	ldr	r2, [pc, #120]	@ (8003898 <HAL_DMA_Abort+0x470>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d013      	beq.n	800384a <HAL_DMA_Abort+0x422>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a1d      	ldr	r2, [pc, #116]	@ (800389c <HAL_DMA_Abort+0x474>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d00e      	beq.n	800384a <HAL_DMA_Abort+0x422>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a1b      	ldr	r2, [pc, #108]	@ (80038a0 <HAL_DMA_Abort+0x478>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d009      	beq.n	800384a <HAL_DMA_Abort+0x422>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a1a      	ldr	r2, [pc, #104]	@ (80038a4 <HAL_DMA_Abort+0x47c>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d004      	beq.n	800384a <HAL_DMA_Abort+0x422>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a18      	ldr	r2, [pc, #96]	@ (80038a8 <HAL_DMA_Abort+0x480>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d101      	bne.n	800384e <HAL_DMA_Abort+0x426>
 800384a:	2301      	movs	r3, #1
 800384c:	e000      	b.n	8003850 <HAL_DMA_Abort+0x428>
 800384e:	2300      	movs	r3, #0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d02b      	beq.n	80038ac <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003858:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800385e:	f003 031f 	and.w	r3, r3, #31
 8003862:	223f      	movs	r2, #63	@ 0x3f
 8003864:	409a      	lsls	r2, r3
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	609a      	str	r2, [r3, #8]
 800386a:	e02a      	b.n	80038c2 <HAL_DMA_Abort+0x49a>
 800386c:	40020010 	.word	0x40020010
 8003870:	40020028 	.word	0x40020028
 8003874:	40020040 	.word	0x40020040
 8003878:	40020058 	.word	0x40020058
 800387c:	40020070 	.word	0x40020070
 8003880:	40020088 	.word	0x40020088
 8003884:	400200a0 	.word	0x400200a0
 8003888:	400200b8 	.word	0x400200b8
 800388c:	40020410 	.word	0x40020410
 8003890:	40020428 	.word	0x40020428
 8003894:	40020440 	.word	0x40020440
 8003898:	40020458 	.word	0x40020458
 800389c:	40020470 	.word	0x40020470
 80038a0:	40020488 	.word	0x40020488
 80038a4:	400204a0 	.word	0x400204a0
 80038a8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038b0:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038b6:	f003 031f 	and.w	r3, r3, #31
 80038ba:	2201      	movs	r2, #1
 80038bc:	409a      	lsls	r2, r3
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a4f      	ldr	r2, [pc, #316]	@ (8003a04 <HAL_DMA_Abort+0x5dc>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d072      	beq.n	80039b2 <HAL_DMA_Abort+0x58a>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a4d      	ldr	r2, [pc, #308]	@ (8003a08 <HAL_DMA_Abort+0x5e0>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d06d      	beq.n	80039b2 <HAL_DMA_Abort+0x58a>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a4c      	ldr	r2, [pc, #304]	@ (8003a0c <HAL_DMA_Abort+0x5e4>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d068      	beq.n	80039b2 <HAL_DMA_Abort+0x58a>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a4a      	ldr	r2, [pc, #296]	@ (8003a10 <HAL_DMA_Abort+0x5e8>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d063      	beq.n	80039b2 <HAL_DMA_Abort+0x58a>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a49      	ldr	r2, [pc, #292]	@ (8003a14 <HAL_DMA_Abort+0x5ec>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d05e      	beq.n	80039b2 <HAL_DMA_Abort+0x58a>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a47      	ldr	r2, [pc, #284]	@ (8003a18 <HAL_DMA_Abort+0x5f0>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d059      	beq.n	80039b2 <HAL_DMA_Abort+0x58a>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a46      	ldr	r2, [pc, #280]	@ (8003a1c <HAL_DMA_Abort+0x5f4>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d054      	beq.n	80039b2 <HAL_DMA_Abort+0x58a>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a44      	ldr	r2, [pc, #272]	@ (8003a20 <HAL_DMA_Abort+0x5f8>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d04f      	beq.n	80039b2 <HAL_DMA_Abort+0x58a>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a43      	ldr	r2, [pc, #268]	@ (8003a24 <HAL_DMA_Abort+0x5fc>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d04a      	beq.n	80039b2 <HAL_DMA_Abort+0x58a>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a41      	ldr	r2, [pc, #260]	@ (8003a28 <HAL_DMA_Abort+0x600>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d045      	beq.n	80039b2 <HAL_DMA_Abort+0x58a>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a40      	ldr	r2, [pc, #256]	@ (8003a2c <HAL_DMA_Abort+0x604>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d040      	beq.n	80039b2 <HAL_DMA_Abort+0x58a>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a3e      	ldr	r2, [pc, #248]	@ (8003a30 <HAL_DMA_Abort+0x608>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d03b      	beq.n	80039b2 <HAL_DMA_Abort+0x58a>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a3d      	ldr	r2, [pc, #244]	@ (8003a34 <HAL_DMA_Abort+0x60c>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d036      	beq.n	80039b2 <HAL_DMA_Abort+0x58a>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a3b      	ldr	r2, [pc, #236]	@ (8003a38 <HAL_DMA_Abort+0x610>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d031      	beq.n	80039b2 <HAL_DMA_Abort+0x58a>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a3a      	ldr	r2, [pc, #232]	@ (8003a3c <HAL_DMA_Abort+0x614>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d02c      	beq.n	80039b2 <HAL_DMA_Abort+0x58a>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a38      	ldr	r2, [pc, #224]	@ (8003a40 <HAL_DMA_Abort+0x618>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d027      	beq.n	80039b2 <HAL_DMA_Abort+0x58a>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a37      	ldr	r2, [pc, #220]	@ (8003a44 <HAL_DMA_Abort+0x61c>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d022      	beq.n	80039b2 <HAL_DMA_Abort+0x58a>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a35      	ldr	r2, [pc, #212]	@ (8003a48 <HAL_DMA_Abort+0x620>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d01d      	beq.n	80039b2 <HAL_DMA_Abort+0x58a>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a34      	ldr	r2, [pc, #208]	@ (8003a4c <HAL_DMA_Abort+0x624>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d018      	beq.n	80039b2 <HAL_DMA_Abort+0x58a>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a32      	ldr	r2, [pc, #200]	@ (8003a50 <HAL_DMA_Abort+0x628>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d013      	beq.n	80039b2 <HAL_DMA_Abort+0x58a>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a31      	ldr	r2, [pc, #196]	@ (8003a54 <HAL_DMA_Abort+0x62c>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d00e      	beq.n	80039b2 <HAL_DMA_Abort+0x58a>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a2f      	ldr	r2, [pc, #188]	@ (8003a58 <HAL_DMA_Abort+0x630>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d009      	beq.n	80039b2 <HAL_DMA_Abort+0x58a>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a2e      	ldr	r2, [pc, #184]	@ (8003a5c <HAL_DMA_Abort+0x634>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d004      	beq.n	80039b2 <HAL_DMA_Abort+0x58a>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a2c      	ldr	r2, [pc, #176]	@ (8003a60 <HAL_DMA_Abort+0x638>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d101      	bne.n	80039b6 <HAL_DMA_Abort+0x58e>
 80039b2:	2301      	movs	r3, #1
 80039b4:	e000      	b.n	80039b8 <HAL_DMA_Abort+0x590>
 80039b6:	2300      	movs	r3, #0
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d015      	beq.n	80039e8 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80039c0:	687a      	ldr	r2, [r7, #4]
 80039c2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80039c4:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d00c      	beq.n	80039e8 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80039dc:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039e2:	687a      	ldr	r2, [r7, #4]
 80039e4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80039e6:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2201      	movs	r2, #1
 80039ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2200      	movs	r2, #0
 80039f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3718      	adds	r7, #24
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	40020010 	.word	0x40020010
 8003a08:	40020028 	.word	0x40020028
 8003a0c:	40020040 	.word	0x40020040
 8003a10:	40020058 	.word	0x40020058
 8003a14:	40020070 	.word	0x40020070
 8003a18:	40020088 	.word	0x40020088
 8003a1c:	400200a0 	.word	0x400200a0
 8003a20:	400200b8 	.word	0x400200b8
 8003a24:	40020410 	.word	0x40020410
 8003a28:	40020428 	.word	0x40020428
 8003a2c:	40020440 	.word	0x40020440
 8003a30:	40020458 	.word	0x40020458
 8003a34:	40020470 	.word	0x40020470
 8003a38:	40020488 	.word	0x40020488
 8003a3c:	400204a0 	.word	0x400204a0
 8003a40:	400204b8 	.word	0x400204b8
 8003a44:	58025408 	.word	0x58025408
 8003a48:	5802541c 	.word	0x5802541c
 8003a4c:	58025430 	.word	0x58025430
 8003a50:	58025444 	.word	0x58025444
 8003a54:	58025458 	.word	0x58025458
 8003a58:	5802546c 	.word	0x5802546c
 8003a5c:	58025480 	.word	0x58025480
 8003a60:	58025494 	.word	0x58025494

08003a64 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b084      	sub	sp, #16
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d101      	bne.n	8003a76 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e237      	b.n	8003ee6 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d004      	beq.n	8003a8c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2280      	movs	r2, #128	@ 0x80
 8003a86:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003a88:	2301      	movs	r3, #1
 8003a8a:	e22c      	b.n	8003ee6 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a5c      	ldr	r2, [pc, #368]	@ (8003c04 <HAL_DMA_Abort_IT+0x1a0>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d04a      	beq.n	8003b2c <HAL_DMA_Abort_IT+0xc8>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a5b      	ldr	r2, [pc, #364]	@ (8003c08 <HAL_DMA_Abort_IT+0x1a4>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d045      	beq.n	8003b2c <HAL_DMA_Abort_IT+0xc8>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a59      	ldr	r2, [pc, #356]	@ (8003c0c <HAL_DMA_Abort_IT+0x1a8>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d040      	beq.n	8003b2c <HAL_DMA_Abort_IT+0xc8>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a58      	ldr	r2, [pc, #352]	@ (8003c10 <HAL_DMA_Abort_IT+0x1ac>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d03b      	beq.n	8003b2c <HAL_DMA_Abort_IT+0xc8>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a56      	ldr	r2, [pc, #344]	@ (8003c14 <HAL_DMA_Abort_IT+0x1b0>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d036      	beq.n	8003b2c <HAL_DMA_Abort_IT+0xc8>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a55      	ldr	r2, [pc, #340]	@ (8003c18 <HAL_DMA_Abort_IT+0x1b4>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d031      	beq.n	8003b2c <HAL_DMA_Abort_IT+0xc8>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a53      	ldr	r2, [pc, #332]	@ (8003c1c <HAL_DMA_Abort_IT+0x1b8>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d02c      	beq.n	8003b2c <HAL_DMA_Abort_IT+0xc8>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a52      	ldr	r2, [pc, #328]	@ (8003c20 <HAL_DMA_Abort_IT+0x1bc>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d027      	beq.n	8003b2c <HAL_DMA_Abort_IT+0xc8>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a50      	ldr	r2, [pc, #320]	@ (8003c24 <HAL_DMA_Abort_IT+0x1c0>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d022      	beq.n	8003b2c <HAL_DMA_Abort_IT+0xc8>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a4f      	ldr	r2, [pc, #316]	@ (8003c28 <HAL_DMA_Abort_IT+0x1c4>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d01d      	beq.n	8003b2c <HAL_DMA_Abort_IT+0xc8>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a4d      	ldr	r2, [pc, #308]	@ (8003c2c <HAL_DMA_Abort_IT+0x1c8>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d018      	beq.n	8003b2c <HAL_DMA_Abort_IT+0xc8>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a4c      	ldr	r2, [pc, #304]	@ (8003c30 <HAL_DMA_Abort_IT+0x1cc>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d013      	beq.n	8003b2c <HAL_DMA_Abort_IT+0xc8>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a4a      	ldr	r2, [pc, #296]	@ (8003c34 <HAL_DMA_Abort_IT+0x1d0>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d00e      	beq.n	8003b2c <HAL_DMA_Abort_IT+0xc8>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a49      	ldr	r2, [pc, #292]	@ (8003c38 <HAL_DMA_Abort_IT+0x1d4>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d009      	beq.n	8003b2c <HAL_DMA_Abort_IT+0xc8>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a47      	ldr	r2, [pc, #284]	@ (8003c3c <HAL_DMA_Abort_IT+0x1d8>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d004      	beq.n	8003b2c <HAL_DMA_Abort_IT+0xc8>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a46      	ldr	r2, [pc, #280]	@ (8003c40 <HAL_DMA_Abort_IT+0x1dc>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d101      	bne.n	8003b30 <HAL_DMA_Abort_IT+0xcc>
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	e000      	b.n	8003b32 <HAL_DMA_Abort_IT+0xce>
 8003b30:	2300      	movs	r3, #0
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	f000 8086 	beq.w	8003c44 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2204      	movs	r2, #4
 8003b3c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a2f      	ldr	r2, [pc, #188]	@ (8003c04 <HAL_DMA_Abort_IT+0x1a0>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d04a      	beq.n	8003be0 <HAL_DMA_Abort_IT+0x17c>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a2e      	ldr	r2, [pc, #184]	@ (8003c08 <HAL_DMA_Abort_IT+0x1a4>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d045      	beq.n	8003be0 <HAL_DMA_Abort_IT+0x17c>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a2c      	ldr	r2, [pc, #176]	@ (8003c0c <HAL_DMA_Abort_IT+0x1a8>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d040      	beq.n	8003be0 <HAL_DMA_Abort_IT+0x17c>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a2b      	ldr	r2, [pc, #172]	@ (8003c10 <HAL_DMA_Abort_IT+0x1ac>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d03b      	beq.n	8003be0 <HAL_DMA_Abort_IT+0x17c>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a29      	ldr	r2, [pc, #164]	@ (8003c14 <HAL_DMA_Abort_IT+0x1b0>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d036      	beq.n	8003be0 <HAL_DMA_Abort_IT+0x17c>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a28      	ldr	r2, [pc, #160]	@ (8003c18 <HAL_DMA_Abort_IT+0x1b4>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d031      	beq.n	8003be0 <HAL_DMA_Abort_IT+0x17c>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a26      	ldr	r2, [pc, #152]	@ (8003c1c <HAL_DMA_Abort_IT+0x1b8>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d02c      	beq.n	8003be0 <HAL_DMA_Abort_IT+0x17c>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a25      	ldr	r2, [pc, #148]	@ (8003c20 <HAL_DMA_Abort_IT+0x1bc>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d027      	beq.n	8003be0 <HAL_DMA_Abort_IT+0x17c>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a23      	ldr	r2, [pc, #140]	@ (8003c24 <HAL_DMA_Abort_IT+0x1c0>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d022      	beq.n	8003be0 <HAL_DMA_Abort_IT+0x17c>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a22      	ldr	r2, [pc, #136]	@ (8003c28 <HAL_DMA_Abort_IT+0x1c4>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d01d      	beq.n	8003be0 <HAL_DMA_Abort_IT+0x17c>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a20      	ldr	r2, [pc, #128]	@ (8003c2c <HAL_DMA_Abort_IT+0x1c8>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d018      	beq.n	8003be0 <HAL_DMA_Abort_IT+0x17c>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a1f      	ldr	r2, [pc, #124]	@ (8003c30 <HAL_DMA_Abort_IT+0x1cc>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d013      	beq.n	8003be0 <HAL_DMA_Abort_IT+0x17c>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a1d      	ldr	r2, [pc, #116]	@ (8003c34 <HAL_DMA_Abort_IT+0x1d0>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d00e      	beq.n	8003be0 <HAL_DMA_Abort_IT+0x17c>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a1c      	ldr	r2, [pc, #112]	@ (8003c38 <HAL_DMA_Abort_IT+0x1d4>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d009      	beq.n	8003be0 <HAL_DMA_Abort_IT+0x17c>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a1a      	ldr	r2, [pc, #104]	@ (8003c3c <HAL_DMA_Abort_IT+0x1d8>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d004      	beq.n	8003be0 <HAL_DMA_Abort_IT+0x17c>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a19      	ldr	r2, [pc, #100]	@ (8003c40 <HAL_DMA_Abort_IT+0x1dc>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d108      	bne.n	8003bf2 <HAL_DMA_Abort_IT+0x18e>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f022 0201 	bic.w	r2, r2, #1
 8003bee:	601a      	str	r2, [r3, #0]
 8003bf0:	e178      	b.n	8003ee4 <HAL_DMA_Abort_IT+0x480>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f022 0201 	bic.w	r2, r2, #1
 8003c00:	601a      	str	r2, [r3, #0]
 8003c02:	e16f      	b.n	8003ee4 <HAL_DMA_Abort_IT+0x480>
 8003c04:	40020010 	.word	0x40020010
 8003c08:	40020028 	.word	0x40020028
 8003c0c:	40020040 	.word	0x40020040
 8003c10:	40020058 	.word	0x40020058
 8003c14:	40020070 	.word	0x40020070
 8003c18:	40020088 	.word	0x40020088
 8003c1c:	400200a0 	.word	0x400200a0
 8003c20:	400200b8 	.word	0x400200b8
 8003c24:	40020410 	.word	0x40020410
 8003c28:	40020428 	.word	0x40020428
 8003c2c:	40020440 	.word	0x40020440
 8003c30:	40020458 	.word	0x40020458
 8003c34:	40020470 	.word	0x40020470
 8003c38:	40020488 	.word	0x40020488
 8003c3c:	400204a0 	.word	0x400204a0
 8003c40:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f022 020e 	bic.w	r2, r2, #14
 8003c52:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a6c      	ldr	r2, [pc, #432]	@ (8003e0c <HAL_DMA_Abort_IT+0x3a8>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d04a      	beq.n	8003cf4 <HAL_DMA_Abort_IT+0x290>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a6b      	ldr	r2, [pc, #428]	@ (8003e10 <HAL_DMA_Abort_IT+0x3ac>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d045      	beq.n	8003cf4 <HAL_DMA_Abort_IT+0x290>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a69      	ldr	r2, [pc, #420]	@ (8003e14 <HAL_DMA_Abort_IT+0x3b0>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d040      	beq.n	8003cf4 <HAL_DMA_Abort_IT+0x290>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a68      	ldr	r2, [pc, #416]	@ (8003e18 <HAL_DMA_Abort_IT+0x3b4>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d03b      	beq.n	8003cf4 <HAL_DMA_Abort_IT+0x290>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a66      	ldr	r2, [pc, #408]	@ (8003e1c <HAL_DMA_Abort_IT+0x3b8>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d036      	beq.n	8003cf4 <HAL_DMA_Abort_IT+0x290>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a65      	ldr	r2, [pc, #404]	@ (8003e20 <HAL_DMA_Abort_IT+0x3bc>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d031      	beq.n	8003cf4 <HAL_DMA_Abort_IT+0x290>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a63      	ldr	r2, [pc, #396]	@ (8003e24 <HAL_DMA_Abort_IT+0x3c0>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d02c      	beq.n	8003cf4 <HAL_DMA_Abort_IT+0x290>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a62      	ldr	r2, [pc, #392]	@ (8003e28 <HAL_DMA_Abort_IT+0x3c4>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d027      	beq.n	8003cf4 <HAL_DMA_Abort_IT+0x290>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a60      	ldr	r2, [pc, #384]	@ (8003e2c <HAL_DMA_Abort_IT+0x3c8>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d022      	beq.n	8003cf4 <HAL_DMA_Abort_IT+0x290>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a5f      	ldr	r2, [pc, #380]	@ (8003e30 <HAL_DMA_Abort_IT+0x3cc>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d01d      	beq.n	8003cf4 <HAL_DMA_Abort_IT+0x290>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a5d      	ldr	r2, [pc, #372]	@ (8003e34 <HAL_DMA_Abort_IT+0x3d0>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d018      	beq.n	8003cf4 <HAL_DMA_Abort_IT+0x290>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a5c      	ldr	r2, [pc, #368]	@ (8003e38 <HAL_DMA_Abort_IT+0x3d4>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d013      	beq.n	8003cf4 <HAL_DMA_Abort_IT+0x290>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a5a      	ldr	r2, [pc, #360]	@ (8003e3c <HAL_DMA_Abort_IT+0x3d8>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d00e      	beq.n	8003cf4 <HAL_DMA_Abort_IT+0x290>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a59      	ldr	r2, [pc, #356]	@ (8003e40 <HAL_DMA_Abort_IT+0x3dc>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d009      	beq.n	8003cf4 <HAL_DMA_Abort_IT+0x290>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a57      	ldr	r2, [pc, #348]	@ (8003e44 <HAL_DMA_Abort_IT+0x3e0>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d004      	beq.n	8003cf4 <HAL_DMA_Abort_IT+0x290>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4a56      	ldr	r2, [pc, #344]	@ (8003e48 <HAL_DMA_Abort_IT+0x3e4>)
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d108      	bne.n	8003d06 <HAL_DMA_Abort_IT+0x2a2>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f022 0201 	bic.w	r2, r2, #1
 8003d02:	601a      	str	r2, [r3, #0]
 8003d04:	e007      	b.n	8003d16 <HAL_DMA_Abort_IT+0x2b2>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	681a      	ldr	r2, [r3, #0]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f022 0201 	bic.w	r2, r2, #1
 8003d14:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a3c      	ldr	r2, [pc, #240]	@ (8003e0c <HAL_DMA_Abort_IT+0x3a8>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d072      	beq.n	8003e06 <HAL_DMA_Abort_IT+0x3a2>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a3a      	ldr	r2, [pc, #232]	@ (8003e10 <HAL_DMA_Abort_IT+0x3ac>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d06d      	beq.n	8003e06 <HAL_DMA_Abort_IT+0x3a2>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a39      	ldr	r2, [pc, #228]	@ (8003e14 <HAL_DMA_Abort_IT+0x3b0>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d068      	beq.n	8003e06 <HAL_DMA_Abort_IT+0x3a2>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a37      	ldr	r2, [pc, #220]	@ (8003e18 <HAL_DMA_Abort_IT+0x3b4>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d063      	beq.n	8003e06 <HAL_DMA_Abort_IT+0x3a2>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a36      	ldr	r2, [pc, #216]	@ (8003e1c <HAL_DMA_Abort_IT+0x3b8>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d05e      	beq.n	8003e06 <HAL_DMA_Abort_IT+0x3a2>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a34      	ldr	r2, [pc, #208]	@ (8003e20 <HAL_DMA_Abort_IT+0x3bc>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d059      	beq.n	8003e06 <HAL_DMA_Abort_IT+0x3a2>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a33      	ldr	r2, [pc, #204]	@ (8003e24 <HAL_DMA_Abort_IT+0x3c0>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d054      	beq.n	8003e06 <HAL_DMA_Abort_IT+0x3a2>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a31      	ldr	r2, [pc, #196]	@ (8003e28 <HAL_DMA_Abort_IT+0x3c4>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d04f      	beq.n	8003e06 <HAL_DMA_Abort_IT+0x3a2>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a30      	ldr	r2, [pc, #192]	@ (8003e2c <HAL_DMA_Abort_IT+0x3c8>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d04a      	beq.n	8003e06 <HAL_DMA_Abort_IT+0x3a2>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a2e      	ldr	r2, [pc, #184]	@ (8003e30 <HAL_DMA_Abort_IT+0x3cc>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d045      	beq.n	8003e06 <HAL_DMA_Abort_IT+0x3a2>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a2d      	ldr	r2, [pc, #180]	@ (8003e34 <HAL_DMA_Abort_IT+0x3d0>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d040      	beq.n	8003e06 <HAL_DMA_Abort_IT+0x3a2>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a2b      	ldr	r2, [pc, #172]	@ (8003e38 <HAL_DMA_Abort_IT+0x3d4>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d03b      	beq.n	8003e06 <HAL_DMA_Abort_IT+0x3a2>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a2a      	ldr	r2, [pc, #168]	@ (8003e3c <HAL_DMA_Abort_IT+0x3d8>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d036      	beq.n	8003e06 <HAL_DMA_Abort_IT+0x3a2>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a28      	ldr	r2, [pc, #160]	@ (8003e40 <HAL_DMA_Abort_IT+0x3dc>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d031      	beq.n	8003e06 <HAL_DMA_Abort_IT+0x3a2>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a27      	ldr	r2, [pc, #156]	@ (8003e44 <HAL_DMA_Abort_IT+0x3e0>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d02c      	beq.n	8003e06 <HAL_DMA_Abort_IT+0x3a2>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a25      	ldr	r2, [pc, #148]	@ (8003e48 <HAL_DMA_Abort_IT+0x3e4>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d027      	beq.n	8003e06 <HAL_DMA_Abort_IT+0x3a2>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a24      	ldr	r2, [pc, #144]	@ (8003e4c <HAL_DMA_Abort_IT+0x3e8>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d022      	beq.n	8003e06 <HAL_DMA_Abort_IT+0x3a2>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a22      	ldr	r2, [pc, #136]	@ (8003e50 <HAL_DMA_Abort_IT+0x3ec>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d01d      	beq.n	8003e06 <HAL_DMA_Abort_IT+0x3a2>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a21      	ldr	r2, [pc, #132]	@ (8003e54 <HAL_DMA_Abort_IT+0x3f0>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d018      	beq.n	8003e06 <HAL_DMA_Abort_IT+0x3a2>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a1f      	ldr	r2, [pc, #124]	@ (8003e58 <HAL_DMA_Abort_IT+0x3f4>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d013      	beq.n	8003e06 <HAL_DMA_Abort_IT+0x3a2>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a1e      	ldr	r2, [pc, #120]	@ (8003e5c <HAL_DMA_Abort_IT+0x3f8>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d00e      	beq.n	8003e06 <HAL_DMA_Abort_IT+0x3a2>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a1c      	ldr	r2, [pc, #112]	@ (8003e60 <HAL_DMA_Abort_IT+0x3fc>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d009      	beq.n	8003e06 <HAL_DMA_Abort_IT+0x3a2>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a1b      	ldr	r2, [pc, #108]	@ (8003e64 <HAL_DMA_Abort_IT+0x400>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d004      	beq.n	8003e06 <HAL_DMA_Abort_IT+0x3a2>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a19      	ldr	r2, [pc, #100]	@ (8003e68 <HAL_DMA_Abort_IT+0x404>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d132      	bne.n	8003e6c <HAL_DMA_Abort_IT+0x408>
 8003e06:	2301      	movs	r3, #1
 8003e08:	e031      	b.n	8003e6e <HAL_DMA_Abort_IT+0x40a>
 8003e0a:	bf00      	nop
 8003e0c:	40020010 	.word	0x40020010
 8003e10:	40020028 	.word	0x40020028
 8003e14:	40020040 	.word	0x40020040
 8003e18:	40020058 	.word	0x40020058
 8003e1c:	40020070 	.word	0x40020070
 8003e20:	40020088 	.word	0x40020088
 8003e24:	400200a0 	.word	0x400200a0
 8003e28:	400200b8 	.word	0x400200b8
 8003e2c:	40020410 	.word	0x40020410
 8003e30:	40020428 	.word	0x40020428
 8003e34:	40020440 	.word	0x40020440
 8003e38:	40020458 	.word	0x40020458
 8003e3c:	40020470 	.word	0x40020470
 8003e40:	40020488 	.word	0x40020488
 8003e44:	400204a0 	.word	0x400204a0
 8003e48:	400204b8 	.word	0x400204b8
 8003e4c:	58025408 	.word	0x58025408
 8003e50:	5802541c 	.word	0x5802541c
 8003e54:	58025430 	.word	0x58025430
 8003e58:	58025444 	.word	0x58025444
 8003e5c:	58025458 	.word	0x58025458
 8003e60:	5802546c 	.word	0x5802546c
 8003e64:	58025480 	.word	0x58025480
 8003e68:	58025494 	.word	0x58025494
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d028      	beq.n	8003ec4 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e7c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003e80:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e86:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e8c:	f003 031f 	and.w	r3, r3, #31
 8003e90:	2201      	movs	r2, #1
 8003e92:	409a      	lsls	r2, r3
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003e9c:	687a      	ldr	r2, [r7, #4]
 8003e9e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003ea0:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d00c      	beq.n	8003ec4 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003eb4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003eb8:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ebe:	687a      	ldr	r2, [r7, #4]
 8003ec0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003ec2:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d003      	beq.n	8003ee4 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ee0:	6878      	ldr	r0, [r7, #4]
 8003ee2:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003ee4:	2300      	movs	r3, #0
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	3710      	adds	r7, #16
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}
 8003eee:	bf00      	nop

08003ef0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b08a      	sub	sp, #40	@ 0x28
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003efc:	4b67      	ldr	r3, [pc, #412]	@ (800409c <HAL_DMA_IRQHandler+0x1ac>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a67      	ldr	r2, [pc, #412]	@ (80040a0 <HAL_DMA_IRQHandler+0x1b0>)
 8003f02:	fba2 2303 	umull	r2, r3, r2, r3
 8003f06:	0a9b      	lsrs	r3, r3, #10
 8003f08:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f0e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f14:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8003f16:	6a3b      	ldr	r3, [r7, #32]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003f1c:	69fb      	ldr	r3, [r7, #28]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a5f      	ldr	r2, [pc, #380]	@ (80040a4 <HAL_DMA_IRQHandler+0x1b4>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d04a      	beq.n	8003fc2 <HAL_DMA_IRQHandler+0xd2>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a5d      	ldr	r2, [pc, #372]	@ (80040a8 <HAL_DMA_IRQHandler+0x1b8>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d045      	beq.n	8003fc2 <HAL_DMA_IRQHandler+0xd2>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a5c      	ldr	r2, [pc, #368]	@ (80040ac <HAL_DMA_IRQHandler+0x1bc>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d040      	beq.n	8003fc2 <HAL_DMA_IRQHandler+0xd2>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a5a      	ldr	r2, [pc, #360]	@ (80040b0 <HAL_DMA_IRQHandler+0x1c0>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d03b      	beq.n	8003fc2 <HAL_DMA_IRQHandler+0xd2>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a59      	ldr	r2, [pc, #356]	@ (80040b4 <HAL_DMA_IRQHandler+0x1c4>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d036      	beq.n	8003fc2 <HAL_DMA_IRQHandler+0xd2>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a57      	ldr	r2, [pc, #348]	@ (80040b8 <HAL_DMA_IRQHandler+0x1c8>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d031      	beq.n	8003fc2 <HAL_DMA_IRQHandler+0xd2>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a56      	ldr	r2, [pc, #344]	@ (80040bc <HAL_DMA_IRQHandler+0x1cc>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d02c      	beq.n	8003fc2 <HAL_DMA_IRQHandler+0xd2>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a54      	ldr	r2, [pc, #336]	@ (80040c0 <HAL_DMA_IRQHandler+0x1d0>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d027      	beq.n	8003fc2 <HAL_DMA_IRQHandler+0xd2>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a53      	ldr	r2, [pc, #332]	@ (80040c4 <HAL_DMA_IRQHandler+0x1d4>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d022      	beq.n	8003fc2 <HAL_DMA_IRQHandler+0xd2>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a51      	ldr	r2, [pc, #324]	@ (80040c8 <HAL_DMA_IRQHandler+0x1d8>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d01d      	beq.n	8003fc2 <HAL_DMA_IRQHandler+0xd2>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a50      	ldr	r2, [pc, #320]	@ (80040cc <HAL_DMA_IRQHandler+0x1dc>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d018      	beq.n	8003fc2 <HAL_DMA_IRQHandler+0xd2>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a4e      	ldr	r2, [pc, #312]	@ (80040d0 <HAL_DMA_IRQHandler+0x1e0>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d013      	beq.n	8003fc2 <HAL_DMA_IRQHandler+0xd2>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a4d      	ldr	r2, [pc, #308]	@ (80040d4 <HAL_DMA_IRQHandler+0x1e4>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d00e      	beq.n	8003fc2 <HAL_DMA_IRQHandler+0xd2>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a4b      	ldr	r2, [pc, #300]	@ (80040d8 <HAL_DMA_IRQHandler+0x1e8>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d009      	beq.n	8003fc2 <HAL_DMA_IRQHandler+0xd2>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a4a      	ldr	r2, [pc, #296]	@ (80040dc <HAL_DMA_IRQHandler+0x1ec>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d004      	beq.n	8003fc2 <HAL_DMA_IRQHandler+0xd2>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a48      	ldr	r2, [pc, #288]	@ (80040e0 <HAL_DMA_IRQHandler+0x1f0>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d101      	bne.n	8003fc6 <HAL_DMA_IRQHandler+0xd6>
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e000      	b.n	8003fc8 <HAL_DMA_IRQHandler+0xd8>
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	f000 842b 	beq.w	8004824 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fd2:	f003 031f 	and.w	r3, r3, #31
 8003fd6:	2208      	movs	r2, #8
 8003fd8:	409a      	lsls	r2, r3
 8003fda:	69bb      	ldr	r3, [r7, #24]
 8003fdc:	4013      	ands	r3, r2
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	f000 80a2 	beq.w	8004128 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a2e      	ldr	r2, [pc, #184]	@ (80040a4 <HAL_DMA_IRQHandler+0x1b4>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d04a      	beq.n	8004084 <HAL_DMA_IRQHandler+0x194>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a2d      	ldr	r2, [pc, #180]	@ (80040a8 <HAL_DMA_IRQHandler+0x1b8>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d045      	beq.n	8004084 <HAL_DMA_IRQHandler+0x194>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a2b      	ldr	r2, [pc, #172]	@ (80040ac <HAL_DMA_IRQHandler+0x1bc>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d040      	beq.n	8004084 <HAL_DMA_IRQHandler+0x194>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a2a      	ldr	r2, [pc, #168]	@ (80040b0 <HAL_DMA_IRQHandler+0x1c0>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d03b      	beq.n	8004084 <HAL_DMA_IRQHandler+0x194>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a28      	ldr	r2, [pc, #160]	@ (80040b4 <HAL_DMA_IRQHandler+0x1c4>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d036      	beq.n	8004084 <HAL_DMA_IRQHandler+0x194>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a27      	ldr	r2, [pc, #156]	@ (80040b8 <HAL_DMA_IRQHandler+0x1c8>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d031      	beq.n	8004084 <HAL_DMA_IRQHandler+0x194>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a25      	ldr	r2, [pc, #148]	@ (80040bc <HAL_DMA_IRQHandler+0x1cc>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d02c      	beq.n	8004084 <HAL_DMA_IRQHandler+0x194>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a24      	ldr	r2, [pc, #144]	@ (80040c0 <HAL_DMA_IRQHandler+0x1d0>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d027      	beq.n	8004084 <HAL_DMA_IRQHandler+0x194>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a22      	ldr	r2, [pc, #136]	@ (80040c4 <HAL_DMA_IRQHandler+0x1d4>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d022      	beq.n	8004084 <HAL_DMA_IRQHandler+0x194>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a21      	ldr	r2, [pc, #132]	@ (80040c8 <HAL_DMA_IRQHandler+0x1d8>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d01d      	beq.n	8004084 <HAL_DMA_IRQHandler+0x194>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a1f      	ldr	r2, [pc, #124]	@ (80040cc <HAL_DMA_IRQHandler+0x1dc>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d018      	beq.n	8004084 <HAL_DMA_IRQHandler+0x194>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a1e      	ldr	r2, [pc, #120]	@ (80040d0 <HAL_DMA_IRQHandler+0x1e0>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d013      	beq.n	8004084 <HAL_DMA_IRQHandler+0x194>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a1c      	ldr	r2, [pc, #112]	@ (80040d4 <HAL_DMA_IRQHandler+0x1e4>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d00e      	beq.n	8004084 <HAL_DMA_IRQHandler+0x194>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a1b      	ldr	r2, [pc, #108]	@ (80040d8 <HAL_DMA_IRQHandler+0x1e8>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d009      	beq.n	8004084 <HAL_DMA_IRQHandler+0x194>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a19      	ldr	r2, [pc, #100]	@ (80040dc <HAL_DMA_IRQHandler+0x1ec>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d004      	beq.n	8004084 <HAL_DMA_IRQHandler+0x194>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a18      	ldr	r2, [pc, #96]	@ (80040e0 <HAL_DMA_IRQHandler+0x1f0>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d12f      	bne.n	80040e4 <HAL_DMA_IRQHandler+0x1f4>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 0304 	and.w	r3, r3, #4
 800408e:	2b00      	cmp	r3, #0
 8004090:	bf14      	ite	ne
 8004092:	2301      	movne	r3, #1
 8004094:	2300      	moveq	r3, #0
 8004096:	b2db      	uxtb	r3, r3
 8004098:	e02e      	b.n	80040f8 <HAL_DMA_IRQHandler+0x208>
 800409a:	bf00      	nop
 800409c:	20000004 	.word	0x20000004
 80040a0:	1b4e81b5 	.word	0x1b4e81b5
 80040a4:	40020010 	.word	0x40020010
 80040a8:	40020028 	.word	0x40020028
 80040ac:	40020040 	.word	0x40020040
 80040b0:	40020058 	.word	0x40020058
 80040b4:	40020070 	.word	0x40020070
 80040b8:	40020088 	.word	0x40020088
 80040bc:	400200a0 	.word	0x400200a0
 80040c0:	400200b8 	.word	0x400200b8
 80040c4:	40020410 	.word	0x40020410
 80040c8:	40020428 	.word	0x40020428
 80040cc:	40020440 	.word	0x40020440
 80040d0:	40020458 	.word	0x40020458
 80040d4:	40020470 	.word	0x40020470
 80040d8:	40020488 	.word	0x40020488
 80040dc:	400204a0 	.word	0x400204a0
 80040e0:	400204b8 	.word	0x400204b8
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 0308 	and.w	r3, r3, #8
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	bf14      	ite	ne
 80040f2:	2301      	movne	r3, #1
 80040f4:	2300      	moveq	r3, #0
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d015      	beq.n	8004128 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f022 0204 	bic.w	r2, r2, #4
 800410a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004110:	f003 031f 	and.w	r3, r3, #31
 8004114:	2208      	movs	r2, #8
 8004116:	409a      	lsls	r2, r3
 8004118:	6a3b      	ldr	r3, [r7, #32]
 800411a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004120:	f043 0201 	orr.w	r2, r3, #1
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800412c:	f003 031f 	and.w	r3, r3, #31
 8004130:	69ba      	ldr	r2, [r7, #24]
 8004132:	fa22 f303 	lsr.w	r3, r2, r3
 8004136:	f003 0301 	and.w	r3, r3, #1
 800413a:	2b00      	cmp	r3, #0
 800413c:	d06e      	beq.n	800421c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a69      	ldr	r2, [pc, #420]	@ (80042e8 <HAL_DMA_IRQHandler+0x3f8>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d04a      	beq.n	80041de <HAL_DMA_IRQHandler+0x2ee>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a67      	ldr	r2, [pc, #412]	@ (80042ec <HAL_DMA_IRQHandler+0x3fc>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d045      	beq.n	80041de <HAL_DMA_IRQHandler+0x2ee>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a66      	ldr	r2, [pc, #408]	@ (80042f0 <HAL_DMA_IRQHandler+0x400>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d040      	beq.n	80041de <HAL_DMA_IRQHandler+0x2ee>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a64      	ldr	r2, [pc, #400]	@ (80042f4 <HAL_DMA_IRQHandler+0x404>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d03b      	beq.n	80041de <HAL_DMA_IRQHandler+0x2ee>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a63      	ldr	r2, [pc, #396]	@ (80042f8 <HAL_DMA_IRQHandler+0x408>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d036      	beq.n	80041de <HAL_DMA_IRQHandler+0x2ee>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a61      	ldr	r2, [pc, #388]	@ (80042fc <HAL_DMA_IRQHandler+0x40c>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d031      	beq.n	80041de <HAL_DMA_IRQHandler+0x2ee>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a60      	ldr	r2, [pc, #384]	@ (8004300 <HAL_DMA_IRQHandler+0x410>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d02c      	beq.n	80041de <HAL_DMA_IRQHandler+0x2ee>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a5e      	ldr	r2, [pc, #376]	@ (8004304 <HAL_DMA_IRQHandler+0x414>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d027      	beq.n	80041de <HAL_DMA_IRQHandler+0x2ee>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a5d      	ldr	r2, [pc, #372]	@ (8004308 <HAL_DMA_IRQHandler+0x418>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d022      	beq.n	80041de <HAL_DMA_IRQHandler+0x2ee>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a5b      	ldr	r2, [pc, #364]	@ (800430c <HAL_DMA_IRQHandler+0x41c>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d01d      	beq.n	80041de <HAL_DMA_IRQHandler+0x2ee>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a5a      	ldr	r2, [pc, #360]	@ (8004310 <HAL_DMA_IRQHandler+0x420>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d018      	beq.n	80041de <HAL_DMA_IRQHandler+0x2ee>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a58      	ldr	r2, [pc, #352]	@ (8004314 <HAL_DMA_IRQHandler+0x424>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d013      	beq.n	80041de <HAL_DMA_IRQHandler+0x2ee>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a57      	ldr	r2, [pc, #348]	@ (8004318 <HAL_DMA_IRQHandler+0x428>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d00e      	beq.n	80041de <HAL_DMA_IRQHandler+0x2ee>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a55      	ldr	r2, [pc, #340]	@ (800431c <HAL_DMA_IRQHandler+0x42c>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d009      	beq.n	80041de <HAL_DMA_IRQHandler+0x2ee>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a54      	ldr	r2, [pc, #336]	@ (8004320 <HAL_DMA_IRQHandler+0x430>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d004      	beq.n	80041de <HAL_DMA_IRQHandler+0x2ee>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a52      	ldr	r2, [pc, #328]	@ (8004324 <HAL_DMA_IRQHandler+0x434>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d10a      	bne.n	80041f4 <HAL_DMA_IRQHandler+0x304>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	695b      	ldr	r3, [r3, #20]
 80041e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	bf14      	ite	ne
 80041ec:	2301      	movne	r3, #1
 80041ee:	2300      	moveq	r3, #0
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	e003      	b.n	80041fc <HAL_DMA_IRQHandler+0x30c>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	2300      	movs	r3, #0
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d00d      	beq.n	800421c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004204:	f003 031f 	and.w	r3, r3, #31
 8004208:	2201      	movs	r2, #1
 800420a:	409a      	lsls	r2, r3
 800420c:	6a3b      	ldr	r3, [r7, #32]
 800420e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004214:	f043 0202 	orr.w	r2, r3, #2
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004220:	f003 031f 	and.w	r3, r3, #31
 8004224:	2204      	movs	r2, #4
 8004226:	409a      	lsls	r2, r3
 8004228:	69bb      	ldr	r3, [r7, #24]
 800422a:	4013      	ands	r3, r2
 800422c:	2b00      	cmp	r3, #0
 800422e:	f000 808f 	beq.w	8004350 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a2c      	ldr	r2, [pc, #176]	@ (80042e8 <HAL_DMA_IRQHandler+0x3f8>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d04a      	beq.n	80042d2 <HAL_DMA_IRQHandler+0x3e2>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a2a      	ldr	r2, [pc, #168]	@ (80042ec <HAL_DMA_IRQHandler+0x3fc>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d045      	beq.n	80042d2 <HAL_DMA_IRQHandler+0x3e2>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a29      	ldr	r2, [pc, #164]	@ (80042f0 <HAL_DMA_IRQHandler+0x400>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d040      	beq.n	80042d2 <HAL_DMA_IRQHandler+0x3e2>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a27      	ldr	r2, [pc, #156]	@ (80042f4 <HAL_DMA_IRQHandler+0x404>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d03b      	beq.n	80042d2 <HAL_DMA_IRQHandler+0x3e2>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a26      	ldr	r2, [pc, #152]	@ (80042f8 <HAL_DMA_IRQHandler+0x408>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d036      	beq.n	80042d2 <HAL_DMA_IRQHandler+0x3e2>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a24      	ldr	r2, [pc, #144]	@ (80042fc <HAL_DMA_IRQHandler+0x40c>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d031      	beq.n	80042d2 <HAL_DMA_IRQHandler+0x3e2>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a23      	ldr	r2, [pc, #140]	@ (8004300 <HAL_DMA_IRQHandler+0x410>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d02c      	beq.n	80042d2 <HAL_DMA_IRQHandler+0x3e2>
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a21      	ldr	r2, [pc, #132]	@ (8004304 <HAL_DMA_IRQHandler+0x414>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d027      	beq.n	80042d2 <HAL_DMA_IRQHandler+0x3e2>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a20      	ldr	r2, [pc, #128]	@ (8004308 <HAL_DMA_IRQHandler+0x418>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d022      	beq.n	80042d2 <HAL_DMA_IRQHandler+0x3e2>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a1e      	ldr	r2, [pc, #120]	@ (800430c <HAL_DMA_IRQHandler+0x41c>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d01d      	beq.n	80042d2 <HAL_DMA_IRQHandler+0x3e2>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a1d      	ldr	r2, [pc, #116]	@ (8004310 <HAL_DMA_IRQHandler+0x420>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d018      	beq.n	80042d2 <HAL_DMA_IRQHandler+0x3e2>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a1b      	ldr	r2, [pc, #108]	@ (8004314 <HAL_DMA_IRQHandler+0x424>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d013      	beq.n	80042d2 <HAL_DMA_IRQHandler+0x3e2>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a1a      	ldr	r2, [pc, #104]	@ (8004318 <HAL_DMA_IRQHandler+0x428>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d00e      	beq.n	80042d2 <HAL_DMA_IRQHandler+0x3e2>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a18      	ldr	r2, [pc, #96]	@ (800431c <HAL_DMA_IRQHandler+0x42c>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d009      	beq.n	80042d2 <HAL_DMA_IRQHandler+0x3e2>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a17      	ldr	r2, [pc, #92]	@ (8004320 <HAL_DMA_IRQHandler+0x430>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d004      	beq.n	80042d2 <HAL_DMA_IRQHandler+0x3e2>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a15      	ldr	r2, [pc, #84]	@ (8004324 <HAL_DMA_IRQHandler+0x434>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d12a      	bne.n	8004328 <HAL_DMA_IRQHandler+0x438>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f003 0302 	and.w	r3, r3, #2
 80042dc:	2b00      	cmp	r3, #0
 80042de:	bf14      	ite	ne
 80042e0:	2301      	movne	r3, #1
 80042e2:	2300      	moveq	r3, #0
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	e023      	b.n	8004330 <HAL_DMA_IRQHandler+0x440>
 80042e8:	40020010 	.word	0x40020010
 80042ec:	40020028 	.word	0x40020028
 80042f0:	40020040 	.word	0x40020040
 80042f4:	40020058 	.word	0x40020058
 80042f8:	40020070 	.word	0x40020070
 80042fc:	40020088 	.word	0x40020088
 8004300:	400200a0 	.word	0x400200a0
 8004304:	400200b8 	.word	0x400200b8
 8004308:	40020410 	.word	0x40020410
 800430c:	40020428 	.word	0x40020428
 8004310:	40020440 	.word	0x40020440
 8004314:	40020458 	.word	0x40020458
 8004318:	40020470 	.word	0x40020470
 800431c:	40020488 	.word	0x40020488
 8004320:	400204a0 	.word	0x400204a0
 8004324:	400204b8 	.word	0x400204b8
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	2300      	movs	r3, #0
 8004330:	2b00      	cmp	r3, #0
 8004332:	d00d      	beq.n	8004350 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004338:	f003 031f 	and.w	r3, r3, #31
 800433c:	2204      	movs	r2, #4
 800433e:	409a      	lsls	r2, r3
 8004340:	6a3b      	ldr	r3, [r7, #32]
 8004342:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004348:	f043 0204 	orr.w	r2, r3, #4
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004354:	f003 031f 	and.w	r3, r3, #31
 8004358:	2210      	movs	r2, #16
 800435a:	409a      	lsls	r2, r3
 800435c:	69bb      	ldr	r3, [r7, #24]
 800435e:	4013      	ands	r3, r2
 8004360:	2b00      	cmp	r3, #0
 8004362:	f000 80a6 	beq.w	80044b2 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a85      	ldr	r2, [pc, #532]	@ (8004580 <HAL_DMA_IRQHandler+0x690>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d04a      	beq.n	8004406 <HAL_DMA_IRQHandler+0x516>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a83      	ldr	r2, [pc, #524]	@ (8004584 <HAL_DMA_IRQHandler+0x694>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d045      	beq.n	8004406 <HAL_DMA_IRQHandler+0x516>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a82      	ldr	r2, [pc, #520]	@ (8004588 <HAL_DMA_IRQHandler+0x698>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d040      	beq.n	8004406 <HAL_DMA_IRQHandler+0x516>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a80      	ldr	r2, [pc, #512]	@ (800458c <HAL_DMA_IRQHandler+0x69c>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d03b      	beq.n	8004406 <HAL_DMA_IRQHandler+0x516>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a7f      	ldr	r2, [pc, #508]	@ (8004590 <HAL_DMA_IRQHandler+0x6a0>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d036      	beq.n	8004406 <HAL_DMA_IRQHandler+0x516>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a7d      	ldr	r2, [pc, #500]	@ (8004594 <HAL_DMA_IRQHandler+0x6a4>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d031      	beq.n	8004406 <HAL_DMA_IRQHandler+0x516>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a7c      	ldr	r2, [pc, #496]	@ (8004598 <HAL_DMA_IRQHandler+0x6a8>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d02c      	beq.n	8004406 <HAL_DMA_IRQHandler+0x516>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a7a      	ldr	r2, [pc, #488]	@ (800459c <HAL_DMA_IRQHandler+0x6ac>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d027      	beq.n	8004406 <HAL_DMA_IRQHandler+0x516>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a79      	ldr	r2, [pc, #484]	@ (80045a0 <HAL_DMA_IRQHandler+0x6b0>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d022      	beq.n	8004406 <HAL_DMA_IRQHandler+0x516>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a77      	ldr	r2, [pc, #476]	@ (80045a4 <HAL_DMA_IRQHandler+0x6b4>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d01d      	beq.n	8004406 <HAL_DMA_IRQHandler+0x516>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a76      	ldr	r2, [pc, #472]	@ (80045a8 <HAL_DMA_IRQHandler+0x6b8>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d018      	beq.n	8004406 <HAL_DMA_IRQHandler+0x516>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a74      	ldr	r2, [pc, #464]	@ (80045ac <HAL_DMA_IRQHandler+0x6bc>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d013      	beq.n	8004406 <HAL_DMA_IRQHandler+0x516>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a73      	ldr	r2, [pc, #460]	@ (80045b0 <HAL_DMA_IRQHandler+0x6c0>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d00e      	beq.n	8004406 <HAL_DMA_IRQHandler+0x516>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a71      	ldr	r2, [pc, #452]	@ (80045b4 <HAL_DMA_IRQHandler+0x6c4>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d009      	beq.n	8004406 <HAL_DMA_IRQHandler+0x516>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a70      	ldr	r2, [pc, #448]	@ (80045b8 <HAL_DMA_IRQHandler+0x6c8>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d004      	beq.n	8004406 <HAL_DMA_IRQHandler+0x516>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a6e      	ldr	r2, [pc, #440]	@ (80045bc <HAL_DMA_IRQHandler+0x6cc>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d10a      	bne.n	800441c <HAL_DMA_IRQHandler+0x52c>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f003 0308 	and.w	r3, r3, #8
 8004410:	2b00      	cmp	r3, #0
 8004412:	bf14      	ite	ne
 8004414:	2301      	movne	r3, #1
 8004416:	2300      	moveq	r3, #0
 8004418:	b2db      	uxtb	r3, r3
 800441a:	e009      	b.n	8004430 <HAL_DMA_IRQHandler+0x540>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f003 0304 	and.w	r3, r3, #4
 8004426:	2b00      	cmp	r3, #0
 8004428:	bf14      	ite	ne
 800442a:	2301      	movne	r3, #1
 800442c:	2300      	moveq	r3, #0
 800442e:	b2db      	uxtb	r3, r3
 8004430:	2b00      	cmp	r3, #0
 8004432:	d03e      	beq.n	80044b2 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004438:	f003 031f 	and.w	r3, r3, #31
 800443c:	2210      	movs	r2, #16
 800443e:	409a      	lsls	r2, r3
 8004440:	6a3b      	ldr	r3, [r7, #32]
 8004442:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800444e:	2b00      	cmp	r3, #0
 8004450:	d018      	beq.n	8004484 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800445c:	2b00      	cmp	r3, #0
 800445e:	d108      	bne.n	8004472 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004464:	2b00      	cmp	r3, #0
 8004466:	d024      	beq.n	80044b2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	4798      	blx	r3
 8004470:	e01f      	b.n	80044b2 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004476:	2b00      	cmp	r3, #0
 8004478:	d01b      	beq.n	80044b2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	4798      	blx	r3
 8004482:	e016      	b.n	80044b2 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800448e:	2b00      	cmp	r3, #0
 8004490:	d107      	bne.n	80044a2 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f022 0208 	bic.w	r2, r2, #8
 80044a0:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d003      	beq.n	80044b2 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ae:	6878      	ldr	r0, [r7, #4]
 80044b0:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044b6:	f003 031f 	and.w	r3, r3, #31
 80044ba:	2220      	movs	r2, #32
 80044bc:	409a      	lsls	r2, r3
 80044be:	69bb      	ldr	r3, [r7, #24]
 80044c0:	4013      	ands	r3, r2
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	f000 8110 	beq.w	80046e8 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a2c      	ldr	r2, [pc, #176]	@ (8004580 <HAL_DMA_IRQHandler+0x690>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d04a      	beq.n	8004568 <HAL_DMA_IRQHandler+0x678>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4a2b      	ldr	r2, [pc, #172]	@ (8004584 <HAL_DMA_IRQHandler+0x694>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d045      	beq.n	8004568 <HAL_DMA_IRQHandler+0x678>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a29      	ldr	r2, [pc, #164]	@ (8004588 <HAL_DMA_IRQHandler+0x698>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d040      	beq.n	8004568 <HAL_DMA_IRQHandler+0x678>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a28      	ldr	r2, [pc, #160]	@ (800458c <HAL_DMA_IRQHandler+0x69c>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d03b      	beq.n	8004568 <HAL_DMA_IRQHandler+0x678>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a26      	ldr	r2, [pc, #152]	@ (8004590 <HAL_DMA_IRQHandler+0x6a0>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d036      	beq.n	8004568 <HAL_DMA_IRQHandler+0x678>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a25      	ldr	r2, [pc, #148]	@ (8004594 <HAL_DMA_IRQHandler+0x6a4>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d031      	beq.n	8004568 <HAL_DMA_IRQHandler+0x678>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a23      	ldr	r2, [pc, #140]	@ (8004598 <HAL_DMA_IRQHandler+0x6a8>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d02c      	beq.n	8004568 <HAL_DMA_IRQHandler+0x678>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a22      	ldr	r2, [pc, #136]	@ (800459c <HAL_DMA_IRQHandler+0x6ac>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d027      	beq.n	8004568 <HAL_DMA_IRQHandler+0x678>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a20      	ldr	r2, [pc, #128]	@ (80045a0 <HAL_DMA_IRQHandler+0x6b0>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d022      	beq.n	8004568 <HAL_DMA_IRQHandler+0x678>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a1f      	ldr	r2, [pc, #124]	@ (80045a4 <HAL_DMA_IRQHandler+0x6b4>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d01d      	beq.n	8004568 <HAL_DMA_IRQHandler+0x678>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a1d      	ldr	r2, [pc, #116]	@ (80045a8 <HAL_DMA_IRQHandler+0x6b8>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d018      	beq.n	8004568 <HAL_DMA_IRQHandler+0x678>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a1c      	ldr	r2, [pc, #112]	@ (80045ac <HAL_DMA_IRQHandler+0x6bc>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d013      	beq.n	8004568 <HAL_DMA_IRQHandler+0x678>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a1a      	ldr	r2, [pc, #104]	@ (80045b0 <HAL_DMA_IRQHandler+0x6c0>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d00e      	beq.n	8004568 <HAL_DMA_IRQHandler+0x678>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4a19      	ldr	r2, [pc, #100]	@ (80045b4 <HAL_DMA_IRQHandler+0x6c4>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d009      	beq.n	8004568 <HAL_DMA_IRQHandler+0x678>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a17      	ldr	r2, [pc, #92]	@ (80045b8 <HAL_DMA_IRQHandler+0x6c8>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d004      	beq.n	8004568 <HAL_DMA_IRQHandler+0x678>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a16      	ldr	r2, [pc, #88]	@ (80045bc <HAL_DMA_IRQHandler+0x6cc>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d12b      	bne.n	80045c0 <HAL_DMA_IRQHandler+0x6d0>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f003 0310 	and.w	r3, r3, #16
 8004572:	2b00      	cmp	r3, #0
 8004574:	bf14      	ite	ne
 8004576:	2301      	movne	r3, #1
 8004578:	2300      	moveq	r3, #0
 800457a:	b2db      	uxtb	r3, r3
 800457c:	e02a      	b.n	80045d4 <HAL_DMA_IRQHandler+0x6e4>
 800457e:	bf00      	nop
 8004580:	40020010 	.word	0x40020010
 8004584:	40020028 	.word	0x40020028
 8004588:	40020040 	.word	0x40020040
 800458c:	40020058 	.word	0x40020058
 8004590:	40020070 	.word	0x40020070
 8004594:	40020088 	.word	0x40020088
 8004598:	400200a0 	.word	0x400200a0
 800459c:	400200b8 	.word	0x400200b8
 80045a0:	40020410 	.word	0x40020410
 80045a4:	40020428 	.word	0x40020428
 80045a8:	40020440 	.word	0x40020440
 80045ac:	40020458 	.word	0x40020458
 80045b0:	40020470 	.word	0x40020470
 80045b4:	40020488 	.word	0x40020488
 80045b8:	400204a0 	.word	0x400204a0
 80045bc:	400204b8 	.word	0x400204b8
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f003 0302 	and.w	r3, r3, #2
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	bf14      	ite	ne
 80045ce:	2301      	movne	r3, #1
 80045d0:	2300      	moveq	r3, #0
 80045d2:	b2db      	uxtb	r3, r3
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	f000 8087 	beq.w	80046e8 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045de:	f003 031f 	and.w	r3, r3, #31
 80045e2:	2220      	movs	r2, #32
 80045e4:	409a      	lsls	r2, r3
 80045e6:	6a3b      	ldr	r3, [r7, #32]
 80045e8:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80045f0:	b2db      	uxtb	r3, r3
 80045f2:	2b04      	cmp	r3, #4
 80045f4:	d139      	bne.n	800466a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	681a      	ldr	r2, [r3, #0]
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f022 0216 	bic.w	r2, r2, #22
 8004604:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	695a      	ldr	r2, [r3, #20]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004614:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800461a:	2b00      	cmp	r3, #0
 800461c:	d103      	bne.n	8004626 <HAL_DMA_IRQHandler+0x736>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004622:	2b00      	cmp	r3, #0
 8004624:	d007      	beq.n	8004636 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f022 0208 	bic.w	r2, r2, #8
 8004634:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800463a:	f003 031f 	and.w	r3, r3, #31
 800463e:	223f      	movs	r2, #63	@ 0x3f
 8004640:	409a      	lsls	r2, r3
 8004642:	6a3b      	ldr	r3, [r7, #32]
 8004644:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2201      	movs	r2, #1
 800464a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2200      	movs	r2, #0
 8004652:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800465a:	2b00      	cmp	r3, #0
 800465c:	f000 834a 	beq.w	8004cf4 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	4798      	blx	r3
          }
          return;
 8004668:	e344      	b.n	8004cf4 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004674:	2b00      	cmp	r3, #0
 8004676:	d018      	beq.n	80046aa <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004682:	2b00      	cmp	r3, #0
 8004684:	d108      	bne.n	8004698 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800468a:	2b00      	cmp	r3, #0
 800468c:	d02c      	beq.n	80046e8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	4798      	blx	r3
 8004696:	e027      	b.n	80046e8 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800469c:	2b00      	cmp	r3, #0
 800469e:	d023      	beq.n	80046e8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	4798      	blx	r3
 80046a8:	e01e      	b.n	80046e8 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d10f      	bne.n	80046d8 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f022 0210 	bic.w	r2, r2, #16
 80046c6:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2200      	movs	r2, #0
 80046d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d003      	beq.n	80046e8 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046e4:	6878      	ldr	r0, [r7, #4]
 80046e6:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	f000 8306 	beq.w	8004cfe <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046f6:	f003 0301 	and.w	r3, r3, #1
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	f000 8088 	beq.w	8004810 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2204      	movs	r2, #4
 8004704:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a7a      	ldr	r2, [pc, #488]	@ (80048f8 <HAL_DMA_IRQHandler+0xa08>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d04a      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x8b8>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4a79      	ldr	r2, [pc, #484]	@ (80048fc <HAL_DMA_IRQHandler+0xa0c>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d045      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x8b8>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a77      	ldr	r2, [pc, #476]	@ (8004900 <HAL_DMA_IRQHandler+0xa10>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d040      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x8b8>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a76      	ldr	r2, [pc, #472]	@ (8004904 <HAL_DMA_IRQHandler+0xa14>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d03b      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x8b8>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a74      	ldr	r2, [pc, #464]	@ (8004908 <HAL_DMA_IRQHandler+0xa18>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d036      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x8b8>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a73      	ldr	r2, [pc, #460]	@ (800490c <HAL_DMA_IRQHandler+0xa1c>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d031      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x8b8>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a71      	ldr	r2, [pc, #452]	@ (8004910 <HAL_DMA_IRQHandler+0xa20>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d02c      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x8b8>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a70      	ldr	r2, [pc, #448]	@ (8004914 <HAL_DMA_IRQHandler+0xa24>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d027      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x8b8>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a6e      	ldr	r2, [pc, #440]	@ (8004918 <HAL_DMA_IRQHandler+0xa28>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d022      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x8b8>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a6d      	ldr	r2, [pc, #436]	@ (800491c <HAL_DMA_IRQHandler+0xa2c>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d01d      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x8b8>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a6b      	ldr	r2, [pc, #428]	@ (8004920 <HAL_DMA_IRQHandler+0xa30>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d018      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x8b8>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a6a      	ldr	r2, [pc, #424]	@ (8004924 <HAL_DMA_IRQHandler+0xa34>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d013      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x8b8>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a68      	ldr	r2, [pc, #416]	@ (8004928 <HAL_DMA_IRQHandler+0xa38>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d00e      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x8b8>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a67      	ldr	r2, [pc, #412]	@ (800492c <HAL_DMA_IRQHandler+0xa3c>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d009      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x8b8>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a65      	ldr	r2, [pc, #404]	@ (8004930 <HAL_DMA_IRQHandler+0xa40>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d004      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x8b8>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a64      	ldr	r2, [pc, #400]	@ (8004934 <HAL_DMA_IRQHandler+0xa44>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d108      	bne.n	80047ba <HAL_DMA_IRQHandler+0x8ca>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f022 0201 	bic.w	r2, r2, #1
 80047b6:	601a      	str	r2, [r3, #0]
 80047b8:	e007      	b.n	80047ca <HAL_DMA_IRQHandler+0x8da>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f022 0201 	bic.w	r2, r2, #1
 80047c8:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	3301      	adds	r3, #1
 80047ce:	60fb      	str	r3, [r7, #12]
 80047d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047d2:	429a      	cmp	r2, r3
 80047d4:	d307      	bcc.n	80047e6 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 0301 	and.w	r3, r3, #1
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d1f2      	bne.n	80047ca <HAL_DMA_IRQHandler+0x8da>
 80047e4:	e000      	b.n	80047e8 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80047e6:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f003 0301 	and.w	r3, r3, #1
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d004      	beq.n	8004800 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2203      	movs	r2, #3
 80047fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80047fe:	e003      	b.n	8004808 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2201      	movs	r2, #1
 8004804:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2200      	movs	r2, #0
 800480c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004814:	2b00      	cmp	r3, #0
 8004816:	f000 8272 	beq.w	8004cfe <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	4798      	blx	r3
 8004822:	e26c      	b.n	8004cfe <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a43      	ldr	r2, [pc, #268]	@ (8004938 <HAL_DMA_IRQHandler+0xa48>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d022      	beq.n	8004874 <HAL_DMA_IRQHandler+0x984>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a42      	ldr	r2, [pc, #264]	@ (800493c <HAL_DMA_IRQHandler+0xa4c>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d01d      	beq.n	8004874 <HAL_DMA_IRQHandler+0x984>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a40      	ldr	r2, [pc, #256]	@ (8004940 <HAL_DMA_IRQHandler+0xa50>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d018      	beq.n	8004874 <HAL_DMA_IRQHandler+0x984>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a3f      	ldr	r2, [pc, #252]	@ (8004944 <HAL_DMA_IRQHandler+0xa54>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d013      	beq.n	8004874 <HAL_DMA_IRQHandler+0x984>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a3d      	ldr	r2, [pc, #244]	@ (8004948 <HAL_DMA_IRQHandler+0xa58>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d00e      	beq.n	8004874 <HAL_DMA_IRQHandler+0x984>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a3c      	ldr	r2, [pc, #240]	@ (800494c <HAL_DMA_IRQHandler+0xa5c>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d009      	beq.n	8004874 <HAL_DMA_IRQHandler+0x984>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a3a      	ldr	r2, [pc, #232]	@ (8004950 <HAL_DMA_IRQHandler+0xa60>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d004      	beq.n	8004874 <HAL_DMA_IRQHandler+0x984>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a39      	ldr	r2, [pc, #228]	@ (8004954 <HAL_DMA_IRQHandler+0xa64>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d101      	bne.n	8004878 <HAL_DMA_IRQHandler+0x988>
 8004874:	2301      	movs	r3, #1
 8004876:	e000      	b.n	800487a <HAL_DMA_IRQHandler+0x98a>
 8004878:	2300      	movs	r3, #0
 800487a:	2b00      	cmp	r3, #0
 800487c:	f000 823f 	beq.w	8004cfe <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800488c:	f003 031f 	and.w	r3, r3, #31
 8004890:	2204      	movs	r2, #4
 8004892:	409a      	lsls	r2, r3
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	4013      	ands	r3, r2
 8004898:	2b00      	cmp	r3, #0
 800489a:	f000 80cd 	beq.w	8004a38 <HAL_DMA_IRQHandler+0xb48>
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	f003 0304 	and.w	r3, r3, #4
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	f000 80c7 	beq.w	8004a38 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048ae:	f003 031f 	and.w	r3, r3, #31
 80048b2:	2204      	movs	r2, #4
 80048b4:	409a      	lsls	r2, r3
 80048b6:	69fb      	ldr	r3, [r7, #28]
 80048b8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d049      	beq.n	8004958 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80048c4:	693b      	ldr	r3, [r7, #16]
 80048c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d109      	bne.n	80048e2 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	f000 8210 	beq.w	8004cf8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048dc:	6878      	ldr	r0, [r7, #4]
 80048de:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80048e0:	e20a      	b.n	8004cf8 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	f000 8206 	beq.w	8004cf8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80048f4:	e200      	b.n	8004cf8 <HAL_DMA_IRQHandler+0xe08>
 80048f6:	bf00      	nop
 80048f8:	40020010 	.word	0x40020010
 80048fc:	40020028 	.word	0x40020028
 8004900:	40020040 	.word	0x40020040
 8004904:	40020058 	.word	0x40020058
 8004908:	40020070 	.word	0x40020070
 800490c:	40020088 	.word	0x40020088
 8004910:	400200a0 	.word	0x400200a0
 8004914:	400200b8 	.word	0x400200b8
 8004918:	40020410 	.word	0x40020410
 800491c:	40020428 	.word	0x40020428
 8004920:	40020440 	.word	0x40020440
 8004924:	40020458 	.word	0x40020458
 8004928:	40020470 	.word	0x40020470
 800492c:	40020488 	.word	0x40020488
 8004930:	400204a0 	.word	0x400204a0
 8004934:	400204b8 	.word	0x400204b8
 8004938:	58025408 	.word	0x58025408
 800493c:	5802541c 	.word	0x5802541c
 8004940:	58025430 	.word	0x58025430
 8004944:	58025444 	.word	0x58025444
 8004948:	58025458 	.word	0x58025458
 800494c:	5802546c 	.word	0x5802546c
 8004950:	58025480 	.word	0x58025480
 8004954:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	f003 0320 	and.w	r3, r3, #32
 800495e:	2b00      	cmp	r3, #0
 8004960:	d160      	bne.n	8004a24 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a7f      	ldr	r2, [pc, #508]	@ (8004b64 <HAL_DMA_IRQHandler+0xc74>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d04a      	beq.n	8004a02 <HAL_DMA_IRQHandler+0xb12>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a7d      	ldr	r2, [pc, #500]	@ (8004b68 <HAL_DMA_IRQHandler+0xc78>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d045      	beq.n	8004a02 <HAL_DMA_IRQHandler+0xb12>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a7c      	ldr	r2, [pc, #496]	@ (8004b6c <HAL_DMA_IRQHandler+0xc7c>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d040      	beq.n	8004a02 <HAL_DMA_IRQHandler+0xb12>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a7a      	ldr	r2, [pc, #488]	@ (8004b70 <HAL_DMA_IRQHandler+0xc80>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d03b      	beq.n	8004a02 <HAL_DMA_IRQHandler+0xb12>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a79      	ldr	r2, [pc, #484]	@ (8004b74 <HAL_DMA_IRQHandler+0xc84>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d036      	beq.n	8004a02 <HAL_DMA_IRQHandler+0xb12>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a77      	ldr	r2, [pc, #476]	@ (8004b78 <HAL_DMA_IRQHandler+0xc88>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d031      	beq.n	8004a02 <HAL_DMA_IRQHandler+0xb12>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a76      	ldr	r2, [pc, #472]	@ (8004b7c <HAL_DMA_IRQHandler+0xc8c>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d02c      	beq.n	8004a02 <HAL_DMA_IRQHandler+0xb12>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a74      	ldr	r2, [pc, #464]	@ (8004b80 <HAL_DMA_IRQHandler+0xc90>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d027      	beq.n	8004a02 <HAL_DMA_IRQHandler+0xb12>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a73      	ldr	r2, [pc, #460]	@ (8004b84 <HAL_DMA_IRQHandler+0xc94>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d022      	beq.n	8004a02 <HAL_DMA_IRQHandler+0xb12>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a71      	ldr	r2, [pc, #452]	@ (8004b88 <HAL_DMA_IRQHandler+0xc98>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d01d      	beq.n	8004a02 <HAL_DMA_IRQHandler+0xb12>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a70      	ldr	r2, [pc, #448]	@ (8004b8c <HAL_DMA_IRQHandler+0xc9c>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d018      	beq.n	8004a02 <HAL_DMA_IRQHandler+0xb12>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a6e      	ldr	r2, [pc, #440]	@ (8004b90 <HAL_DMA_IRQHandler+0xca0>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d013      	beq.n	8004a02 <HAL_DMA_IRQHandler+0xb12>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a6d      	ldr	r2, [pc, #436]	@ (8004b94 <HAL_DMA_IRQHandler+0xca4>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d00e      	beq.n	8004a02 <HAL_DMA_IRQHandler+0xb12>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a6b      	ldr	r2, [pc, #428]	@ (8004b98 <HAL_DMA_IRQHandler+0xca8>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d009      	beq.n	8004a02 <HAL_DMA_IRQHandler+0xb12>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	4a6a      	ldr	r2, [pc, #424]	@ (8004b9c <HAL_DMA_IRQHandler+0xcac>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d004      	beq.n	8004a02 <HAL_DMA_IRQHandler+0xb12>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a68      	ldr	r2, [pc, #416]	@ (8004ba0 <HAL_DMA_IRQHandler+0xcb0>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d108      	bne.n	8004a14 <HAL_DMA_IRQHandler+0xb24>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f022 0208 	bic.w	r2, r2, #8
 8004a10:	601a      	str	r2, [r3, #0]
 8004a12:	e007      	b.n	8004a24 <HAL_DMA_IRQHandler+0xb34>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f022 0204 	bic.w	r2, r2, #4
 8004a22:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	f000 8165 	beq.w	8004cf8 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a32:	6878      	ldr	r0, [r7, #4]
 8004a34:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004a36:	e15f      	b.n	8004cf8 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a3c:	f003 031f 	and.w	r3, r3, #31
 8004a40:	2202      	movs	r2, #2
 8004a42:	409a      	lsls	r2, r3
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	4013      	ands	r3, r2
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	f000 80c5 	beq.w	8004bd8 <HAL_DMA_IRQHandler+0xce8>
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	f003 0302 	and.w	r3, r3, #2
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	f000 80bf 	beq.w	8004bd8 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a5e:	f003 031f 	and.w	r3, r3, #31
 8004a62:	2202      	movs	r2, #2
 8004a64:	409a      	lsls	r2, r3
 8004a66:	69fb      	ldr	r3, [r7, #28]
 8004a68:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d018      	beq.n	8004aa6 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004a74:	693b      	ldr	r3, [r7, #16]
 8004a76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d109      	bne.n	8004a92 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	f000 813a 	beq.w	8004cfc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004a90:	e134      	b.n	8004cfc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	f000 8130 	beq.w	8004cfc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aa0:	6878      	ldr	r0, [r7, #4]
 8004aa2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004aa4:	e12a      	b.n	8004cfc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	f003 0320 	and.w	r3, r3, #32
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	f040 8089 	bne.w	8004bc4 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4a2b      	ldr	r2, [pc, #172]	@ (8004b64 <HAL_DMA_IRQHandler+0xc74>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d04a      	beq.n	8004b52 <HAL_DMA_IRQHandler+0xc62>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a29      	ldr	r2, [pc, #164]	@ (8004b68 <HAL_DMA_IRQHandler+0xc78>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d045      	beq.n	8004b52 <HAL_DMA_IRQHandler+0xc62>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a28      	ldr	r2, [pc, #160]	@ (8004b6c <HAL_DMA_IRQHandler+0xc7c>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d040      	beq.n	8004b52 <HAL_DMA_IRQHandler+0xc62>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a26      	ldr	r2, [pc, #152]	@ (8004b70 <HAL_DMA_IRQHandler+0xc80>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d03b      	beq.n	8004b52 <HAL_DMA_IRQHandler+0xc62>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a25      	ldr	r2, [pc, #148]	@ (8004b74 <HAL_DMA_IRQHandler+0xc84>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d036      	beq.n	8004b52 <HAL_DMA_IRQHandler+0xc62>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a23      	ldr	r2, [pc, #140]	@ (8004b78 <HAL_DMA_IRQHandler+0xc88>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d031      	beq.n	8004b52 <HAL_DMA_IRQHandler+0xc62>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a22      	ldr	r2, [pc, #136]	@ (8004b7c <HAL_DMA_IRQHandler+0xc8c>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d02c      	beq.n	8004b52 <HAL_DMA_IRQHandler+0xc62>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a20      	ldr	r2, [pc, #128]	@ (8004b80 <HAL_DMA_IRQHandler+0xc90>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d027      	beq.n	8004b52 <HAL_DMA_IRQHandler+0xc62>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a1f      	ldr	r2, [pc, #124]	@ (8004b84 <HAL_DMA_IRQHandler+0xc94>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d022      	beq.n	8004b52 <HAL_DMA_IRQHandler+0xc62>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a1d      	ldr	r2, [pc, #116]	@ (8004b88 <HAL_DMA_IRQHandler+0xc98>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d01d      	beq.n	8004b52 <HAL_DMA_IRQHandler+0xc62>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a1c      	ldr	r2, [pc, #112]	@ (8004b8c <HAL_DMA_IRQHandler+0xc9c>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d018      	beq.n	8004b52 <HAL_DMA_IRQHandler+0xc62>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a1a      	ldr	r2, [pc, #104]	@ (8004b90 <HAL_DMA_IRQHandler+0xca0>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d013      	beq.n	8004b52 <HAL_DMA_IRQHandler+0xc62>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a19      	ldr	r2, [pc, #100]	@ (8004b94 <HAL_DMA_IRQHandler+0xca4>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d00e      	beq.n	8004b52 <HAL_DMA_IRQHandler+0xc62>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a17      	ldr	r2, [pc, #92]	@ (8004b98 <HAL_DMA_IRQHandler+0xca8>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d009      	beq.n	8004b52 <HAL_DMA_IRQHandler+0xc62>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a16      	ldr	r2, [pc, #88]	@ (8004b9c <HAL_DMA_IRQHandler+0xcac>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d004      	beq.n	8004b52 <HAL_DMA_IRQHandler+0xc62>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a14      	ldr	r2, [pc, #80]	@ (8004ba0 <HAL_DMA_IRQHandler+0xcb0>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d128      	bne.n	8004ba4 <HAL_DMA_IRQHandler+0xcb4>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	681a      	ldr	r2, [r3, #0]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f022 0214 	bic.w	r2, r2, #20
 8004b60:	601a      	str	r2, [r3, #0]
 8004b62:	e027      	b.n	8004bb4 <HAL_DMA_IRQHandler+0xcc4>
 8004b64:	40020010 	.word	0x40020010
 8004b68:	40020028 	.word	0x40020028
 8004b6c:	40020040 	.word	0x40020040
 8004b70:	40020058 	.word	0x40020058
 8004b74:	40020070 	.word	0x40020070
 8004b78:	40020088 	.word	0x40020088
 8004b7c:	400200a0 	.word	0x400200a0
 8004b80:	400200b8 	.word	0x400200b8
 8004b84:	40020410 	.word	0x40020410
 8004b88:	40020428 	.word	0x40020428
 8004b8c:	40020440 	.word	0x40020440
 8004b90:	40020458 	.word	0x40020458
 8004b94:	40020470 	.word	0x40020470
 8004b98:	40020488 	.word	0x40020488
 8004b9c:	400204a0 	.word	0x400204a0
 8004ba0:	400204b8 	.word	0x400204b8
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f022 020a 	bic.w	r2, r2, #10
 8004bb2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	f000 8097 	beq.w	8004cfc <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004bd6:	e091      	b.n	8004cfc <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bdc:	f003 031f 	and.w	r3, r3, #31
 8004be0:	2208      	movs	r2, #8
 8004be2:	409a      	lsls	r2, r3
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	4013      	ands	r3, r2
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	f000 8088 	beq.w	8004cfe <HAL_DMA_IRQHandler+0xe0e>
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	f003 0308 	and.w	r3, r3, #8
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	f000 8082 	beq.w	8004cfe <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a41      	ldr	r2, [pc, #260]	@ (8004d04 <HAL_DMA_IRQHandler+0xe14>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d04a      	beq.n	8004c9a <HAL_DMA_IRQHandler+0xdaa>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a3f      	ldr	r2, [pc, #252]	@ (8004d08 <HAL_DMA_IRQHandler+0xe18>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d045      	beq.n	8004c9a <HAL_DMA_IRQHandler+0xdaa>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a3e      	ldr	r2, [pc, #248]	@ (8004d0c <HAL_DMA_IRQHandler+0xe1c>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d040      	beq.n	8004c9a <HAL_DMA_IRQHandler+0xdaa>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a3c      	ldr	r2, [pc, #240]	@ (8004d10 <HAL_DMA_IRQHandler+0xe20>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d03b      	beq.n	8004c9a <HAL_DMA_IRQHandler+0xdaa>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a3b      	ldr	r2, [pc, #236]	@ (8004d14 <HAL_DMA_IRQHandler+0xe24>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d036      	beq.n	8004c9a <HAL_DMA_IRQHandler+0xdaa>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a39      	ldr	r2, [pc, #228]	@ (8004d18 <HAL_DMA_IRQHandler+0xe28>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d031      	beq.n	8004c9a <HAL_DMA_IRQHandler+0xdaa>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a38      	ldr	r2, [pc, #224]	@ (8004d1c <HAL_DMA_IRQHandler+0xe2c>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d02c      	beq.n	8004c9a <HAL_DMA_IRQHandler+0xdaa>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a36      	ldr	r2, [pc, #216]	@ (8004d20 <HAL_DMA_IRQHandler+0xe30>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d027      	beq.n	8004c9a <HAL_DMA_IRQHandler+0xdaa>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a35      	ldr	r2, [pc, #212]	@ (8004d24 <HAL_DMA_IRQHandler+0xe34>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d022      	beq.n	8004c9a <HAL_DMA_IRQHandler+0xdaa>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a33      	ldr	r2, [pc, #204]	@ (8004d28 <HAL_DMA_IRQHandler+0xe38>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d01d      	beq.n	8004c9a <HAL_DMA_IRQHandler+0xdaa>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a32      	ldr	r2, [pc, #200]	@ (8004d2c <HAL_DMA_IRQHandler+0xe3c>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d018      	beq.n	8004c9a <HAL_DMA_IRQHandler+0xdaa>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a30      	ldr	r2, [pc, #192]	@ (8004d30 <HAL_DMA_IRQHandler+0xe40>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d013      	beq.n	8004c9a <HAL_DMA_IRQHandler+0xdaa>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a2f      	ldr	r2, [pc, #188]	@ (8004d34 <HAL_DMA_IRQHandler+0xe44>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d00e      	beq.n	8004c9a <HAL_DMA_IRQHandler+0xdaa>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a2d      	ldr	r2, [pc, #180]	@ (8004d38 <HAL_DMA_IRQHandler+0xe48>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d009      	beq.n	8004c9a <HAL_DMA_IRQHandler+0xdaa>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a2c      	ldr	r2, [pc, #176]	@ (8004d3c <HAL_DMA_IRQHandler+0xe4c>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d004      	beq.n	8004c9a <HAL_DMA_IRQHandler+0xdaa>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a2a      	ldr	r2, [pc, #168]	@ (8004d40 <HAL_DMA_IRQHandler+0xe50>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d108      	bne.n	8004cac <HAL_DMA_IRQHandler+0xdbc>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f022 021c 	bic.w	r2, r2, #28
 8004ca8:	601a      	str	r2, [r3, #0]
 8004caa:	e007      	b.n	8004cbc <HAL_DMA_IRQHandler+0xdcc>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	681a      	ldr	r2, [r3, #0]
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f022 020e 	bic.w	r2, r2, #14
 8004cba:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cc0:	f003 031f 	and.w	r3, r3, #31
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	409a      	lsls	r2, r3
 8004cc8:	69fb      	ldr	r3, [r7, #28]
 8004cca:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d009      	beq.n	8004cfe <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cee:	6878      	ldr	r0, [r7, #4]
 8004cf0:	4798      	blx	r3
 8004cf2:	e004      	b.n	8004cfe <HAL_DMA_IRQHandler+0xe0e>
          return;
 8004cf4:	bf00      	nop
 8004cf6:	e002      	b.n	8004cfe <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004cf8:	bf00      	nop
 8004cfa:	e000      	b.n	8004cfe <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004cfc:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004cfe:	3728      	adds	r7, #40	@ 0x28
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bd80      	pop	{r7, pc}
 8004d04:	40020010 	.word	0x40020010
 8004d08:	40020028 	.word	0x40020028
 8004d0c:	40020040 	.word	0x40020040
 8004d10:	40020058 	.word	0x40020058
 8004d14:	40020070 	.word	0x40020070
 8004d18:	40020088 	.word	0x40020088
 8004d1c:	400200a0 	.word	0x400200a0
 8004d20:	400200b8 	.word	0x400200b8
 8004d24:	40020410 	.word	0x40020410
 8004d28:	40020428 	.word	0x40020428
 8004d2c:	40020440 	.word	0x40020440
 8004d30:	40020458 	.word	0x40020458
 8004d34:	40020470 	.word	0x40020470
 8004d38:	40020488 	.word	0x40020488
 8004d3c:	400204a0 	.word	0x400204a0
 8004d40:	400204b8 	.word	0x400204b8

08004d44 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b086      	sub	sp, #24
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACISR);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004d54:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMACSR);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004d5e:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8004d62:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMACIER);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004d6c:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8004d70:	60fb      	str	r3, [r7, #12]
  uint32_t exti_d1_flag = READ_REG(EXTI_D1->PR3);
 8004d72:	4b6d      	ldr	r3, [pc, #436]	@ (8004f28 <HAL_ETH_IRQHandler+0x1e4>)
 8004d74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d76:	60bb      	str	r3, [r7, #8]
#if defined(DUAL_CORE)
  uint32_t exti_d2_flag = READ_REG(EXTI_D2->PR3);
#endif /* DUAL_CORE */

  /* Packet received */
  if (((dma_flag & ETH_DMACSR_RI) != 0U) && ((dma_itsource & ETH_DMACIER_RIE) != 0U))
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d010      	beq.n	8004da4 <HAL_ETH_IRQHandler+0x60>
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d00b      	beq.n	8004da4 <HAL_ETH_IRQHandler+0x60>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004d94:	461a      	mov	r2, r3
 8004d96:	f248 0340 	movw	r3, #32832	@ 0x8040
 8004d9a:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8004d9e:	6878      	ldr	r0, [r7, #4]
 8004da0:	f000 f8ce 	bl	8004f40 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMACSR_TI) != 0U) && ((dma_itsource & ETH_DMACIER_TIE) != 0U))
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	f003 0301 	and.w	r3, r3, #1
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d010      	beq.n	8004dd0 <HAL_ETH_IRQHandler+0x8c>
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	f003 0301 	and.w	r3, r3, #1
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d00b      	beq.n	8004dd0 <HAL_ETH_IRQHandler+0x8c>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004dc0:	461a      	mov	r2, r3
 8004dc2:	f248 0301 	movw	r3, #32769	@ 0x8001
 8004dc6:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f000 f8ae 	bl	8004f2c <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMACSR_AIS) != 0U) && ((dma_itsource & ETH_DMACIER_AIE) != 0U))
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d047      	beq.n	8004e6a <HAL_ETH_IRQHandler+0x126>
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d042      	beq.n	8004e6a <HAL_ETH_IRQHandler+0x126>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dea:	f043 0208 	orr.w	r2, r3, #8
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMACSR_FBE) != 0U)
 8004df4:	693b      	ldr	r3, [r7, #16]
 8004df6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d01e      	beq.n	8004e3c <HAL_ETH_IRQHandler+0xf8>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e06:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8004e0a:	f241 1302 	movw	r3, #4354	@ 0x1102
 8004e0e:	4013      	ands	r3, r2
 8004e10:	687a      	ldr	r2, [r7, #4]
 8004e12:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e1e:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	6812      	ldr	r2, [r2, #0]
 8004e26:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004e2a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004e2e:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	22e0      	movs	r2, #224	@ 0xe0
 8004e36:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8004e3a:	e013      	b.n	8004e64 <HAL_ETH_IRQHandler+0x120>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e44:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8004e48:	f403 42cd 	and.w	r2, r3, #26240	@ 0x6680
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
                                                             ETH_DMACSR_RBU | ETH_DMACSR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e5a:	461a      	mov	r2, r3
 8004e5c:	f44f 43cd 	mov.w	r3, #26240	@ 0x6680
 8004e60:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	f000 f875 	bl	8004f54 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH MAC Error IT */
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d104      	bne.n	8004e7e <HAL_ETH_IRQHandler+0x13a>
      ((mac_flag & ETH_MACIER_TXSTSIE) == ETH_MACIER_TXSTSIE))
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d019      	beq.n	8004eb2 <HAL_ETH_IRQHandler+0x16e>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_MAC;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e84:	f043 0210 	orr.w	r2, r3, #16
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    heth->gState = HAL_ETH_STATE_ERROR;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	22e0      	movs	r2, #224	@ 0xe0
 8004ea0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f000 f855 	bl	8004f54 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
    heth->MACErrorCode = (uint32_t)(0x0U);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2200      	movs	r2, #0
 8004eae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }

  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	f003 0310 	and.w	r3, r3, #16
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d00f      	beq.n	8004edc <HAL_ETH_IRQHandler+0x198>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004ec4:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8004ece:	6878      	ldr	r0, [r7, #4]
 8004ed0:	f000 f84a 	bl	8004f68 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }

  /* ETH EEE IT */
  if ((mac_flag & ETH_MAC_LPI_IT) != 0U)
 8004edc:	697b      	ldr	r3, [r7, #20]
 8004ede:	f003 0320 	and.w	r3, r3, #32
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d00f      	beq.n	8004f06 <HAL_ETH_IRQHandler+0x1c2>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACLCSR, 0x0000000FU);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8004eee:	f003 020f 	and.w	r2, r3, #15
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 8004ef8:	6878      	ldr	r0, [r7, #4]
 8004efa:	f000 f83f 	bl	8004f7c <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2200      	movs	r2, #0
 8004f02:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    }
  }
#else /* DUAL_CORE not defined */
  /* check ETH WAKEUP exti flag */
  if ((exti_d1_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d006      	beq.n	8004f1e <HAL_ETH_IRQHandler+0x1da>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8004f10:	4b05      	ldr	r3, [pc, #20]	@ (8004f28 <HAL_ETH_IRQHandler+0x1e4>)
 8004f12:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8004f16:	629a      	str	r2, [r3, #40]	@ 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8004f18:	6878      	ldr	r0, [r7, #4]
 8004f1a:	f000 f839 	bl	8004f90 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
#endif /* DUAL_CORE */
}
 8004f1e:	bf00      	nop
 8004f20:	3718      	adds	r7, #24
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bd80      	pop	{r7, pc}
 8004f26:	bf00      	nop
 8004f28:	58000080 	.word	0x58000080

08004f2c <HAL_ETH_TxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b083      	sub	sp, #12
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8004f34:	bf00      	nop
 8004f36:	370c      	adds	r7, #12
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3e:	4770      	bx	lr

08004f40 <HAL_ETH_RxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b083      	sub	sp, #12
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_RxCpltCallback could be implemented in the user file
  */
}
 8004f48:	bf00      	nop
 8004f4a:	370c      	adds	r7, #12
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f52:	4770      	bx	lr

08004f54 <HAL_ETH_ErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b083      	sub	sp, #12
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */
}
 8004f5c:	bf00      	nop
 8004f5e:	370c      	adds	r7, #12
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr

08004f68 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b083      	sub	sp, #12
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8004f70:	bf00      	nop
 8004f72:	370c      	adds	r7, #12
 8004f74:	46bd      	mov	sp, r7
 8004f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7a:	4770      	bx	lr

08004f7c <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b083      	sub	sp, #12
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 8004f84:	bf00      	nop
 8004f86:	370c      	adds	r7, #12
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8e:	4770      	bx	lr

08004f90 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b083      	sub	sp, #12
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8004f98:	bf00      	nop
 8004f9a:	370c      	adds	r7, #12
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa2:	4770      	bx	lr

08004fa4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b089      	sub	sp, #36	@ 0x24
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
 8004fac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004fae:	2300      	movs	r3, #0
 8004fb0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004fb2:	4b89      	ldr	r3, [pc, #548]	@ (80051d8 <HAL_GPIO_Init+0x234>)
 8004fb4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004fb6:	e194      	b.n	80052e2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	2101      	movs	r1, #1
 8004fbe:	69fb      	ldr	r3, [r7, #28]
 8004fc0:	fa01 f303 	lsl.w	r3, r1, r3
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	f000 8186 	beq.w	80052dc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	f003 0303 	and.w	r3, r3, #3
 8004fd8:	2b01      	cmp	r3, #1
 8004fda:	d005      	beq.n	8004fe8 <HAL_GPIO_Init+0x44>
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	f003 0303 	and.w	r3, r3, #3
 8004fe4:	2b02      	cmp	r3, #2
 8004fe6:	d130      	bne.n	800504a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004fee:	69fb      	ldr	r3, [r7, #28]
 8004ff0:	005b      	lsls	r3, r3, #1
 8004ff2:	2203      	movs	r2, #3
 8004ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff8:	43db      	mvns	r3, r3
 8004ffa:	69ba      	ldr	r2, [r7, #24]
 8004ffc:	4013      	ands	r3, r2
 8004ffe:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	68da      	ldr	r2, [r3, #12]
 8005004:	69fb      	ldr	r3, [r7, #28]
 8005006:	005b      	lsls	r3, r3, #1
 8005008:	fa02 f303 	lsl.w	r3, r2, r3
 800500c:	69ba      	ldr	r2, [r7, #24]
 800500e:	4313      	orrs	r3, r2
 8005010:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	69ba      	ldr	r2, [r7, #24]
 8005016:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800501e:	2201      	movs	r2, #1
 8005020:	69fb      	ldr	r3, [r7, #28]
 8005022:	fa02 f303 	lsl.w	r3, r2, r3
 8005026:	43db      	mvns	r3, r3
 8005028:	69ba      	ldr	r2, [r7, #24]
 800502a:	4013      	ands	r3, r2
 800502c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	091b      	lsrs	r3, r3, #4
 8005034:	f003 0201 	and.w	r2, r3, #1
 8005038:	69fb      	ldr	r3, [r7, #28]
 800503a:	fa02 f303 	lsl.w	r3, r2, r3
 800503e:	69ba      	ldr	r2, [r7, #24]
 8005040:	4313      	orrs	r3, r2
 8005042:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	69ba      	ldr	r2, [r7, #24]
 8005048:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	f003 0303 	and.w	r3, r3, #3
 8005052:	2b03      	cmp	r3, #3
 8005054:	d017      	beq.n	8005086 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	68db      	ldr	r3, [r3, #12]
 800505a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800505c:	69fb      	ldr	r3, [r7, #28]
 800505e:	005b      	lsls	r3, r3, #1
 8005060:	2203      	movs	r2, #3
 8005062:	fa02 f303 	lsl.w	r3, r2, r3
 8005066:	43db      	mvns	r3, r3
 8005068:	69ba      	ldr	r2, [r7, #24]
 800506a:	4013      	ands	r3, r2
 800506c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	689a      	ldr	r2, [r3, #8]
 8005072:	69fb      	ldr	r3, [r7, #28]
 8005074:	005b      	lsls	r3, r3, #1
 8005076:	fa02 f303 	lsl.w	r3, r2, r3
 800507a:	69ba      	ldr	r2, [r7, #24]
 800507c:	4313      	orrs	r3, r2
 800507e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	69ba      	ldr	r2, [r7, #24]
 8005084:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	f003 0303 	and.w	r3, r3, #3
 800508e:	2b02      	cmp	r3, #2
 8005090:	d123      	bne.n	80050da <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005092:	69fb      	ldr	r3, [r7, #28]
 8005094:	08da      	lsrs	r2, r3, #3
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	3208      	adds	r2, #8
 800509a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800509e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80050a0:	69fb      	ldr	r3, [r7, #28]
 80050a2:	f003 0307 	and.w	r3, r3, #7
 80050a6:	009b      	lsls	r3, r3, #2
 80050a8:	220f      	movs	r2, #15
 80050aa:	fa02 f303 	lsl.w	r3, r2, r3
 80050ae:	43db      	mvns	r3, r3
 80050b0:	69ba      	ldr	r2, [r7, #24]
 80050b2:	4013      	ands	r3, r2
 80050b4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	691a      	ldr	r2, [r3, #16]
 80050ba:	69fb      	ldr	r3, [r7, #28]
 80050bc:	f003 0307 	and.w	r3, r3, #7
 80050c0:	009b      	lsls	r3, r3, #2
 80050c2:	fa02 f303 	lsl.w	r3, r2, r3
 80050c6:	69ba      	ldr	r2, [r7, #24]
 80050c8:	4313      	orrs	r3, r2
 80050ca:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80050cc:	69fb      	ldr	r3, [r7, #28]
 80050ce:	08da      	lsrs	r2, r3, #3
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	3208      	adds	r2, #8
 80050d4:	69b9      	ldr	r1, [r7, #24]
 80050d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80050e0:	69fb      	ldr	r3, [r7, #28]
 80050e2:	005b      	lsls	r3, r3, #1
 80050e4:	2203      	movs	r2, #3
 80050e6:	fa02 f303 	lsl.w	r3, r2, r3
 80050ea:	43db      	mvns	r3, r3
 80050ec:	69ba      	ldr	r2, [r7, #24]
 80050ee:	4013      	ands	r3, r2
 80050f0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	f003 0203 	and.w	r2, r3, #3
 80050fa:	69fb      	ldr	r3, [r7, #28]
 80050fc:	005b      	lsls	r3, r3, #1
 80050fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005102:	69ba      	ldr	r2, [r7, #24]
 8005104:	4313      	orrs	r3, r2
 8005106:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	69ba      	ldr	r2, [r7, #24]
 800510c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	685b      	ldr	r3, [r3, #4]
 8005112:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005116:	2b00      	cmp	r3, #0
 8005118:	f000 80e0 	beq.w	80052dc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800511c:	4b2f      	ldr	r3, [pc, #188]	@ (80051dc <HAL_GPIO_Init+0x238>)
 800511e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005122:	4a2e      	ldr	r2, [pc, #184]	@ (80051dc <HAL_GPIO_Init+0x238>)
 8005124:	f043 0302 	orr.w	r3, r3, #2
 8005128:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800512c:	4b2b      	ldr	r3, [pc, #172]	@ (80051dc <HAL_GPIO_Init+0x238>)
 800512e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005132:	f003 0302 	and.w	r3, r3, #2
 8005136:	60fb      	str	r3, [r7, #12]
 8005138:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800513a:	4a29      	ldr	r2, [pc, #164]	@ (80051e0 <HAL_GPIO_Init+0x23c>)
 800513c:	69fb      	ldr	r3, [r7, #28]
 800513e:	089b      	lsrs	r3, r3, #2
 8005140:	3302      	adds	r3, #2
 8005142:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005146:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005148:	69fb      	ldr	r3, [r7, #28]
 800514a:	f003 0303 	and.w	r3, r3, #3
 800514e:	009b      	lsls	r3, r3, #2
 8005150:	220f      	movs	r2, #15
 8005152:	fa02 f303 	lsl.w	r3, r2, r3
 8005156:	43db      	mvns	r3, r3
 8005158:	69ba      	ldr	r2, [r7, #24]
 800515a:	4013      	ands	r3, r2
 800515c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	4a20      	ldr	r2, [pc, #128]	@ (80051e4 <HAL_GPIO_Init+0x240>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d052      	beq.n	800520c <HAL_GPIO_Init+0x268>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	4a1f      	ldr	r2, [pc, #124]	@ (80051e8 <HAL_GPIO_Init+0x244>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d031      	beq.n	80051d2 <HAL_GPIO_Init+0x22e>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	4a1e      	ldr	r2, [pc, #120]	@ (80051ec <HAL_GPIO_Init+0x248>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d02b      	beq.n	80051ce <HAL_GPIO_Init+0x22a>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	4a1d      	ldr	r2, [pc, #116]	@ (80051f0 <HAL_GPIO_Init+0x24c>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d025      	beq.n	80051ca <HAL_GPIO_Init+0x226>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	4a1c      	ldr	r2, [pc, #112]	@ (80051f4 <HAL_GPIO_Init+0x250>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d01f      	beq.n	80051c6 <HAL_GPIO_Init+0x222>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	4a1b      	ldr	r2, [pc, #108]	@ (80051f8 <HAL_GPIO_Init+0x254>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d019      	beq.n	80051c2 <HAL_GPIO_Init+0x21e>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4a1a      	ldr	r2, [pc, #104]	@ (80051fc <HAL_GPIO_Init+0x258>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d013      	beq.n	80051be <HAL_GPIO_Init+0x21a>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	4a19      	ldr	r2, [pc, #100]	@ (8005200 <HAL_GPIO_Init+0x25c>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d00d      	beq.n	80051ba <HAL_GPIO_Init+0x216>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	4a18      	ldr	r2, [pc, #96]	@ (8005204 <HAL_GPIO_Init+0x260>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d007      	beq.n	80051b6 <HAL_GPIO_Init+0x212>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	4a17      	ldr	r2, [pc, #92]	@ (8005208 <HAL_GPIO_Init+0x264>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d101      	bne.n	80051b2 <HAL_GPIO_Init+0x20e>
 80051ae:	2309      	movs	r3, #9
 80051b0:	e02d      	b.n	800520e <HAL_GPIO_Init+0x26a>
 80051b2:	230a      	movs	r3, #10
 80051b4:	e02b      	b.n	800520e <HAL_GPIO_Init+0x26a>
 80051b6:	2308      	movs	r3, #8
 80051b8:	e029      	b.n	800520e <HAL_GPIO_Init+0x26a>
 80051ba:	2307      	movs	r3, #7
 80051bc:	e027      	b.n	800520e <HAL_GPIO_Init+0x26a>
 80051be:	2306      	movs	r3, #6
 80051c0:	e025      	b.n	800520e <HAL_GPIO_Init+0x26a>
 80051c2:	2305      	movs	r3, #5
 80051c4:	e023      	b.n	800520e <HAL_GPIO_Init+0x26a>
 80051c6:	2304      	movs	r3, #4
 80051c8:	e021      	b.n	800520e <HAL_GPIO_Init+0x26a>
 80051ca:	2303      	movs	r3, #3
 80051cc:	e01f      	b.n	800520e <HAL_GPIO_Init+0x26a>
 80051ce:	2302      	movs	r3, #2
 80051d0:	e01d      	b.n	800520e <HAL_GPIO_Init+0x26a>
 80051d2:	2301      	movs	r3, #1
 80051d4:	e01b      	b.n	800520e <HAL_GPIO_Init+0x26a>
 80051d6:	bf00      	nop
 80051d8:	58000080 	.word	0x58000080
 80051dc:	58024400 	.word	0x58024400
 80051e0:	58000400 	.word	0x58000400
 80051e4:	58020000 	.word	0x58020000
 80051e8:	58020400 	.word	0x58020400
 80051ec:	58020800 	.word	0x58020800
 80051f0:	58020c00 	.word	0x58020c00
 80051f4:	58021000 	.word	0x58021000
 80051f8:	58021400 	.word	0x58021400
 80051fc:	58021800 	.word	0x58021800
 8005200:	58021c00 	.word	0x58021c00
 8005204:	58022000 	.word	0x58022000
 8005208:	58022400 	.word	0x58022400
 800520c:	2300      	movs	r3, #0
 800520e:	69fa      	ldr	r2, [r7, #28]
 8005210:	f002 0203 	and.w	r2, r2, #3
 8005214:	0092      	lsls	r2, r2, #2
 8005216:	4093      	lsls	r3, r2
 8005218:	69ba      	ldr	r2, [r7, #24]
 800521a:	4313      	orrs	r3, r2
 800521c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800521e:	4938      	ldr	r1, [pc, #224]	@ (8005300 <HAL_GPIO_Init+0x35c>)
 8005220:	69fb      	ldr	r3, [r7, #28]
 8005222:	089b      	lsrs	r3, r3, #2
 8005224:	3302      	adds	r3, #2
 8005226:	69ba      	ldr	r2, [r7, #24]
 8005228:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800522c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	43db      	mvns	r3, r3
 8005238:	69ba      	ldr	r2, [r7, #24]
 800523a:	4013      	ands	r3, r2
 800523c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005246:	2b00      	cmp	r3, #0
 8005248:	d003      	beq.n	8005252 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800524a:	69ba      	ldr	r2, [r7, #24]
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	4313      	orrs	r3, r2
 8005250:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005252:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005256:	69bb      	ldr	r3, [r7, #24]
 8005258:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800525a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	43db      	mvns	r3, r3
 8005266:	69ba      	ldr	r2, [r7, #24]
 8005268:	4013      	ands	r3, r2
 800526a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005274:	2b00      	cmp	r3, #0
 8005276:	d003      	beq.n	8005280 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005278:	69ba      	ldr	r2, [r7, #24]
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	4313      	orrs	r3, r2
 800527e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005280:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005284:	69bb      	ldr	r3, [r7, #24]
 8005286:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	43db      	mvns	r3, r3
 8005292:	69ba      	ldr	r2, [r7, #24]
 8005294:	4013      	ands	r3, r2
 8005296:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d003      	beq.n	80052ac <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80052a4:	69ba      	ldr	r2, [r7, #24]
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	4313      	orrs	r3, r2
 80052aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	69ba      	ldr	r2, [r7, #24]
 80052b0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	43db      	mvns	r3, r3
 80052bc:	69ba      	ldr	r2, [r7, #24]
 80052be:	4013      	ands	r3, r2
 80052c0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d003      	beq.n	80052d6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80052ce:	69ba      	ldr	r2, [r7, #24]
 80052d0:	693b      	ldr	r3, [r7, #16]
 80052d2:	4313      	orrs	r3, r2
 80052d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	69ba      	ldr	r2, [r7, #24]
 80052da:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	3301      	adds	r3, #1
 80052e0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	69fb      	ldr	r3, [r7, #28]
 80052e8:	fa22 f303 	lsr.w	r3, r2, r3
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	f47f ae63 	bne.w	8004fb8 <HAL_GPIO_Init+0x14>
  }
}
 80052f2:	bf00      	nop
 80052f4:	bf00      	nop
 80052f6:	3724      	adds	r7, #36	@ 0x24
 80052f8:	46bd      	mov	sp, r7
 80052fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fe:	4770      	bx	lr
 8005300:	58000400 	.word	0x58000400

08005304 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005304:	b480      	push	{r7}
 8005306:	b087      	sub	sp, #28
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
 800530c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800530e:	2300      	movs	r3, #0
 8005310:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005312:	4b75      	ldr	r3, [pc, #468]	@ (80054e8 <HAL_GPIO_DeInit+0x1e4>)
 8005314:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 8005316:	e0d9      	b.n	80054cc <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 8005318:	2201      	movs	r2, #1
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	fa02 f303 	lsl.w	r3, r2, r3
 8005320:	683a      	ldr	r2, [r7, #0]
 8005322:	4013      	ands	r3, r2
 8005324:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2b00      	cmp	r3, #0
 800532a:	f000 80cc 	beq.w	80054c6 <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 800532e:	4a6f      	ldr	r2, [pc, #444]	@ (80054ec <HAL_GPIO_DeInit+0x1e8>)
 8005330:	697b      	ldr	r3, [r7, #20]
 8005332:	089b      	lsrs	r3, r3, #2
 8005334:	3302      	adds	r3, #2
 8005336:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800533a:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	f003 0303 	and.w	r3, r3, #3
 8005342:	009b      	lsls	r3, r3, #2
 8005344:	220f      	movs	r2, #15
 8005346:	fa02 f303 	lsl.w	r3, r2, r3
 800534a:	68ba      	ldr	r2, [r7, #8]
 800534c:	4013      	ands	r3, r2
 800534e:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	4a67      	ldr	r2, [pc, #412]	@ (80054f0 <HAL_GPIO_DeInit+0x1ec>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d037      	beq.n	80053c8 <HAL_GPIO_DeInit+0xc4>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	4a66      	ldr	r2, [pc, #408]	@ (80054f4 <HAL_GPIO_DeInit+0x1f0>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d031      	beq.n	80053c4 <HAL_GPIO_DeInit+0xc0>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	4a65      	ldr	r2, [pc, #404]	@ (80054f8 <HAL_GPIO_DeInit+0x1f4>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d02b      	beq.n	80053c0 <HAL_GPIO_DeInit+0xbc>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	4a64      	ldr	r2, [pc, #400]	@ (80054fc <HAL_GPIO_DeInit+0x1f8>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d025      	beq.n	80053bc <HAL_GPIO_DeInit+0xb8>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	4a63      	ldr	r2, [pc, #396]	@ (8005500 <HAL_GPIO_DeInit+0x1fc>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d01f      	beq.n	80053b8 <HAL_GPIO_DeInit+0xb4>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	4a62      	ldr	r2, [pc, #392]	@ (8005504 <HAL_GPIO_DeInit+0x200>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d019      	beq.n	80053b4 <HAL_GPIO_DeInit+0xb0>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	4a61      	ldr	r2, [pc, #388]	@ (8005508 <HAL_GPIO_DeInit+0x204>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d013      	beq.n	80053b0 <HAL_GPIO_DeInit+0xac>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	4a60      	ldr	r2, [pc, #384]	@ (800550c <HAL_GPIO_DeInit+0x208>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d00d      	beq.n	80053ac <HAL_GPIO_DeInit+0xa8>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	4a5f      	ldr	r2, [pc, #380]	@ (8005510 <HAL_GPIO_DeInit+0x20c>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d007      	beq.n	80053a8 <HAL_GPIO_DeInit+0xa4>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	4a5e      	ldr	r2, [pc, #376]	@ (8005514 <HAL_GPIO_DeInit+0x210>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d101      	bne.n	80053a4 <HAL_GPIO_DeInit+0xa0>
 80053a0:	2309      	movs	r3, #9
 80053a2:	e012      	b.n	80053ca <HAL_GPIO_DeInit+0xc6>
 80053a4:	230a      	movs	r3, #10
 80053a6:	e010      	b.n	80053ca <HAL_GPIO_DeInit+0xc6>
 80053a8:	2308      	movs	r3, #8
 80053aa:	e00e      	b.n	80053ca <HAL_GPIO_DeInit+0xc6>
 80053ac:	2307      	movs	r3, #7
 80053ae:	e00c      	b.n	80053ca <HAL_GPIO_DeInit+0xc6>
 80053b0:	2306      	movs	r3, #6
 80053b2:	e00a      	b.n	80053ca <HAL_GPIO_DeInit+0xc6>
 80053b4:	2305      	movs	r3, #5
 80053b6:	e008      	b.n	80053ca <HAL_GPIO_DeInit+0xc6>
 80053b8:	2304      	movs	r3, #4
 80053ba:	e006      	b.n	80053ca <HAL_GPIO_DeInit+0xc6>
 80053bc:	2303      	movs	r3, #3
 80053be:	e004      	b.n	80053ca <HAL_GPIO_DeInit+0xc6>
 80053c0:	2302      	movs	r3, #2
 80053c2:	e002      	b.n	80053ca <HAL_GPIO_DeInit+0xc6>
 80053c4:	2301      	movs	r3, #1
 80053c6:	e000      	b.n	80053ca <HAL_GPIO_DeInit+0xc6>
 80053c8:	2300      	movs	r3, #0
 80053ca:	697a      	ldr	r2, [r7, #20]
 80053cc:	f002 0203 	and.w	r2, r2, #3
 80053d0:	0092      	lsls	r2, r2, #2
 80053d2:	4093      	lsls	r3, r2
 80053d4:	68ba      	ldr	r2, [r7, #8]
 80053d6:	429a      	cmp	r2, r3
 80053d8:	d136      	bne.n	8005448 <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 80053da:	693b      	ldr	r3, [r7, #16]
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	43db      	mvns	r3, r3
 80053e2:	401a      	ands	r2, r3
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	685a      	ldr	r2, [r3, #4]
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	43db      	mvns	r3, r3
 80053f0:	401a      	ands	r2, r3
 80053f2:	693b      	ldr	r3, [r7, #16]
 80053f4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80053f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053fa:	685a      	ldr	r2, [r3, #4]
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	43db      	mvns	r3, r3
 8005400:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005404:	4013      	ands	r3, r2
 8005406:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8005408:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800540c:	681a      	ldr	r2, [r3, #0]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	43db      	mvns	r3, r3
 8005412:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005416:	4013      	ands	r3, r2
 8005418:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	f003 0303 	and.w	r3, r3, #3
 8005420:	009b      	lsls	r3, r3, #2
 8005422:	220f      	movs	r2, #15
 8005424:	fa02 f303 	lsl.w	r3, r2, r3
 8005428:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800542a:	4a30      	ldr	r2, [pc, #192]	@ (80054ec <HAL_GPIO_DeInit+0x1e8>)
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	089b      	lsrs	r3, r3, #2
 8005430:	3302      	adds	r3, #2
 8005432:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	43da      	mvns	r2, r3
 800543a:	482c      	ldr	r0, [pc, #176]	@ (80054ec <HAL_GPIO_DeInit+0x1e8>)
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	089b      	lsrs	r3, r3, #2
 8005440:	400a      	ands	r2, r1
 8005442:	3302      	adds	r3, #2
 8005444:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681a      	ldr	r2, [r3, #0]
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	005b      	lsls	r3, r3, #1
 8005450:	2103      	movs	r1, #3
 8005452:	fa01 f303 	lsl.w	r3, r1, r3
 8005456:	431a      	orrs	r2, r3
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 800545c:	697b      	ldr	r3, [r7, #20]
 800545e:	08da      	lsrs	r2, r3, #3
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	3208      	adds	r2, #8
 8005464:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	f003 0307 	and.w	r3, r3, #7
 800546e:	009b      	lsls	r3, r3, #2
 8005470:	220f      	movs	r2, #15
 8005472:	fa02 f303 	lsl.w	r3, r2, r3
 8005476:	43db      	mvns	r3, r3
 8005478:	697a      	ldr	r2, [r7, #20]
 800547a:	08d2      	lsrs	r2, r2, #3
 800547c:	4019      	ands	r1, r3
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	3208      	adds	r2, #8
 8005482:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	68da      	ldr	r2, [r3, #12]
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	005b      	lsls	r3, r3, #1
 800548e:	2103      	movs	r1, #3
 8005490:	fa01 f303 	lsl.w	r3, r1, r3
 8005494:	43db      	mvns	r3, r3
 8005496:	401a      	ands	r2, r3
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	685a      	ldr	r2, [r3, #4]
 80054a0:	2101      	movs	r1, #1
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	fa01 f303 	lsl.w	r3, r1, r3
 80054a8:	43db      	mvns	r3, r3
 80054aa:	401a      	ands	r2, r3
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	689a      	ldr	r2, [r3, #8]
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	005b      	lsls	r3, r3, #1
 80054b8:	2103      	movs	r1, #3
 80054ba:	fa01 f303 	lsl.w	r3, r1, r3
 80054be:	43db      	mvns	r3, r3
 80054c0:	401a      	ands	r2, r3
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	609a      	str	r2, [r3, #8]
    }

    position++;
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	3301      	adds	r3, #1
 80054ca:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 80054cc:	683a      	ldr	r2, [r7, #0]
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	fa22 f303 	lsr.w	r3, r2, r3
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	f47f af1f 	bne.w	8005318 <HAL_GPIO_DeInit+0x14>
  }
}
 80054da:	bf00      	nop
 80054dc:	bf00      	nop
 80054de:	371c      	adds	r7, #28
 80054e0:	46bd      	mov	sp, r7
 80054e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e6:	4770      	bx	lr
 80054e8:	58000080 	.word	0x58000080
 80054ec:	58000400 	.word	0x58000400
 80054f0:	58020000 	.word	0x58020000
 80054f4:	58020400 	.word	0x58020400
 80054f8:	58020800 	.word	0x58020800
 80054fc:	58020c00 	.word	0x58020c00
 8005500:	58021000 	.word	0x58021000
 8005504:	58021400 	.word	0x58021400
 8005508:	58021800 	.word	0x58021800
 800550c:	58021c00 	.word	0x58021c00
 8005510:	58022000 	.word	0x58022000
 8005514:	58022400 	.word	0x58022400

08005518 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005518:	b480      	push	{r7}
 800551a:	b085      	sub	sp, #20
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
 8005520:	460b      	mov	r3, r1
 8005522:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	691a      	ldr	r2, [r3, #16]
 8005528:	887b      	ldrh	r3, [r7, #2]
 800552a:	4013      	ands	r3, r2
 800552c:	2b00      	cmp	r3, #0
 800552e:	d002      	beq.n	8005536 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005530:	2301      	movs	r3, #1
 8005532:	73fb      	strb	r3, [r7, #15]
 8005534:	e001      	b.n	800553a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005536:	2300      	movs	r3, #0
 8005538:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800553a:	7bfb      	ldrb	r3, [r7, #15]
}
 800553c:	4618      	mov	r0, r3
 800553e:	3714      	adds	r7, #20
 8005540:	46bd      	mov	sp, r7
 8005542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005546:	4770      	bx	lr

08005548 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005548:	b480      	push	{r7}
 800554a:	b083      	sub	sp, #12
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
 8005550:	460b      	mov	r3, r1
 8005552:	807b      	strh	r3, [r7, #2]
 8005554:	4613      	mov	r3, r2
 8005556:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005558:	787b      	ldrb	r3, [r7, #1]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d003      	beq.n	8005566 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800555e:	887a      	ldrh	r2, [r7, #2]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005564:	e003      	b.n	800556e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005566:	887b      	ldrh	r3, [r7, #2]
 8005568:	041a      	lsls	r2, r3, #16
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	619a      	str	r2, [r3, #24]
}
 800556e:	bf00      	nop
 8005570:	370c      	adds	r7, #12
 8005572:	46bd      	mov	sp, r7
 8005574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005578:	4770      	bx	lr

0800557a <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800557a:	b580      	push	{r7, lr}
 800557c:	b082      	sub	sp, #8
 800557e:	af00      	add	r7, sp, #0
 8005580:	4603      	mov	r3, r0
 8005582:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8005584:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005588:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800558c:	88fb      	ldrh	r3, [r7, #6]
 800558e:	4013      	ands	r3, r2
 8005590:	2b00      	cmp	r3, #0
 8005592:	d008      	beq.n	80055a6 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005594:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005598:	88fb      	ldrh	r3, [r7, #6]
 800559a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800559e:	88fb      	ldrh	r3, [r7, #6]
 80055a0:	4618      	mov	r0, r3
 80055a2:	f000 f804 	bl	80055ae <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 80055a6:	bf00      	nop
 80055a8:	3708      	adds	r7, #8
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}

080055ae <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80055ae:	b480      	push	{r7}
 80055b0:	b083      	sub	sp, #12
 80055b2:	af00      	add	r7, sp, #0
 80055b4:	4603      	mov	r3, r0
 80055b6:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80055b8:	bf00      	nop
 80055ba:	370c      	adds	r7, #12
 80055bc:	46bd      	mov	sp, r7
 80055be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c2:	4770      	bx	lr

080055c4 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess (void)
{
 80055c4:	b480      	push	{r7}
 80055c6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT (PWR->CR1, PWR_CR1_DBP);
 80055c8:	4b05      	ldr	r3, [pc, #20]	@ (80055e0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4a04      	ldr	r2, [pc, #16]	@ (80055e0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80055ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055d2:	6013      	str	r3, [r2, #0]
}
 80055d4:	bf00      	nop
 80055d6:	46bd      	mov	sp, r7
 80055d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055dc:	4770      	bx	lr
 80055de:	bf00      	nop
 80055e0:	58024800 	.word	0x58024800

080055e4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b084      	sub	sp, #16
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80055ec:	4b19      	ldr	r3, [pc, #100]	@ (8005654 <HAL_PWREx_ConfigSupply+0x70>)
 80055ee:	68db      	ldr	r3, [r3, #12]
 80055f0:	f003 0304 	and.w	r3, r3, #4
 80055f4:	2b04      	cmp	r3, #4
 80055f6:	d00a      	beq.n	800560e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80055f8:	4b16      	ldr	r3, [pc, #88]	@ (8005654 <HAL_PWREx_ConfigSupply+0x70>)
 80055fa:	68db      	ldr	r3, [r3, #12]
 80055fc:	f003 0307 	and.w	r3, r3, #7
 8005600:	687a      	ldr	r2, [r7, #4]
 8005602:	429a      	cmp	r2, r3
 8005604:	d001      	beq.n	800560a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005606:	2301      	movs	r3, #1
 8005608:	e01f      	b.n	800564a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800560a:	2300      	movs	r3, #0
 800560c:	e01d      	b.n	800564a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800560e:	4b11      	ldr	r3, [pc, #68]	@ (8005654 <HAL_PWREx_ConfigSupply+0x70>)
 8005610:	68db      	ldr	r3, [r3, #12]
 8005612:	f023 0207 	bic.w	r2, r3, #7
 8005616:	490f      	ldr	r1, [pc, #60]	@ (8005654 <HAL_PWREx_ConfigSupply+0x70>)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	4313      	orrs	r3, r2
 800561c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800561e:	f7fd fa35 	bl	8002a8c <HAL_GetTick>
 8005622:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005624:	e009      	b.n	800563a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005626:	f7fd fa31 	bl	8002a8c <HAL_GetTick>
 800562a:	4602      	mov	r2, r0
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	1ad3      	subs	r3, r2, r3
 8005630:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005634:	d901      	bls.n	800563a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	e007      	b.n	800564a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800563a:	4b06      	ldr	r3, [pc, #24]	@ (8005654 <HAL_PWREx_ConfigSupply+0x70>)
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005642:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005646:	d1ee      	bne.n	8005626 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005648:	2300      	movs	r3, #0
}
 800564a:	4618      	mov	r0, r3
 800564c:	3710      	adds	r7, #16
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
 8005652:	bf00      	nop
 8005654:	58024800 	.word	0x58024800

08005658 <HAL_PWREx_EnableBatteryCharging>:
  *            @arg PWR_BATTERY_CHARGING_RESISTOR_5 : 5 KOhm resistor.
  *            @arg PWR_BATTERY_CHARGING_RESISTOR_1_5 : 1.5 KOhm resistor.
  * @retval None.
  */
void HAL_PWREx_EnableBatteryCharging (uint32_t ResistorValue)
{
 8005658:	b480      	push	{r7}
 800565a:	b083      	sub	sp, #12
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param (IS_PWR_BATTERY_RESISTOR_SELECT (ResistorValue));

  /* Specify the charging resistor */
  MODIFY_REG (PWR->CR3, PWR_CR3_VBRS, ResistorValue);
 8005660:	4b09      	ldr	r3, [pc, #36]	@ (8005688 <HAL_PWREx_EnableBatteryCharging+0x30>)
 8005662:	68db      	ldr	r3, [r3, #12]
 8005664:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005668:	4907      	ldr	r1, [pc, #28]	@ (8005688 <HAL_PWREx_EnableBatteryCharging+0x30>)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	4313      	orrs	r3, r2
 800566e:	60cb      	str	r3, [r1, #12]

  /* Enable the Battery charging */
  SET_BIT (PWR->CR3, PWR_CR3_VBE);
 8005670:	4b05      	ldr	r3, [pc, #20]	@ (8005688 <HAL_PWREx_EnableBatteryCharging+0x30>)
 8005672:	68db      	ldr	r3, [r3, #12]
 8005674:	4a04      	ldr	r2, [pc, #16]	@ (8005688 <HAL_PWREx_EnableBatteryCharging+0x30>)
 8005676:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800567a:	60d3      	str	r3, [r2, #12]
}
 800567c:	bf00      	nop
 800567e:	370c      	adds	r7, #12
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr
 8005688:	58024800 	.word	0x58024800

0800568c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b08c      	sub	sp, #48	@ 0x30
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d102      	bne.n	80056a0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	f000 bc48 	b.w	8005f30 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f003 0301 	and.w	r3, r3, #1
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	f000 8088 	beq.w	80057be <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80056ae:	4b99      	ldr	r3, [pc, #612]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80056b0:	691b      	ldr	r3, [r3, #16]
 80056b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80056b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80056b8:	4b96      	ldr	r3, [pc, #600]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80056ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80056be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056c0:	2b10      	cmp	r3, #16
 80056c2:	d007      	beq.n	80056d4 <HAL_RCC_OscConfig+0x48>
 80056c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056c6:	2b18      	cmp	r3, #24
 80056c8:	d111      	bne.n	80056ee <HAL_RCC_OscConfig+0x62>
 80056ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056cc:	f003 0303 	and.w	r3, r3, #3
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	d10c      	bne.n	80056ee <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056d4:	4b8f      	ldr	r3, [pc, #572]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d06d      	beq.n	80057bc <HAL_RCC_OscConfig+0x130>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d169      	bne.n	80057bc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80056e8:	2301      	movs	r3, #1
 80056ea:	f000 bc21 	b.w	8005f30 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056f6:	d106      	bne.n	8005706 <HAL_RCC_OscConfig+0x7a>
 80056f8:	4b86      	ldr	r3, [pc, #536]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4a85      	ldr	r2, [pc, #532]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80056fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005702:	6013      	str	r3, [r2, #0]
 8005704:	e02e      	b.n	8005764 <HAL_RCC_OscConfig+0xd8>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d10c      	bne.n	8005728 <HAL_RCC_OscConfig+0x9c>
 800570e:	4b81      	ldr	r3, [pc, #516]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a80      	ldr	r2, [pc, #512]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005714:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005718:	6013      	str	r3, [r2, #0]
 800571a:	4b7e      	ldr	r3, [pc, #504]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a7d      	ldr	r2, [pc, #500]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005720:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005724:	6013      	str	r3, [r2, #0]
 8005726:	e01d      	b.n	8005764 <HAL_RCC_OscConfig+0xd8>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005730:	d10c      	bne.n	800574c <HAL_RCC_OscConfig+0xc0>
 8005732:	4b78      	ldr	r3, [pc, #480]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a77      	ldr	r2, [pc, #476]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005738:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800573c:	6013      	str	r3, [r2, #0]
 800573e:	4b75      	ldr	r3, [pc, #468]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4a74      	ldr	r2, [pc, #464]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005744:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005748:	6013      	str	r3, [r2, #0]
 800574a:	e00b      	b.n	8005764 <HAL_RCC_OscConfig+0xd8>
 800574c:	4b71      	ldr	r3, [pc, #452]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a70      	ldr	r2, [pc, #448]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005752:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005756:	6013      	str	r3, [r2, #0]
 8005758:	4b6e      	ldr	r3, [pc, #440]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a6d      	ldr	r2, [pc, #436]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 800575e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005762:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	685b      	ldr	r3, [r3, #4]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d013      	beq.n	8005794 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800576c:	f7fd f98e 	bl	8002a8c <HAL_GetTick>
 8005770:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005772:	e008      	b.n	8005786 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005774:	f7fd f98a 	bl	8002a8c <HAL_GetTick>
 8005778:	4602      	mov	r2, r0
 800577a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800577c:	1ad3      	subs	r3, r2, r3
 800577e:	2b64      	cmp	r3, #100	@ 0x64
 8005780:	d901      	bls.n	8005786 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005782:	2303      	movs	r3, #3
 8005784:	e3d4      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005786:	4b63      	ldr	r3, [pc, #396]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800578e:	2b00      	cmp	r3, #0
 8005790:	d0f0      	beq.n	8005774 <HAL_RCC_OscConfig+0xe8>
 8005792:	e014      	b.n	80057be <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005794:	f7fd f97a 	bl	8002a8c <HAL_GetTick>
 8005798:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800579a:	e008      	b.n	80057ae <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800579c:	f7fd f976 	bl	8002a8c <HAL_GetTick>
 80057a0:	4602      	mov	r2, r0
 80057a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057a4:	1ad3      	subs	r3, r2, r3
 80057a6:	2b64      	cmp	r3, #100	@ 0x64
 80057a8:	d901      	bls.n	80057ae <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80057aa:	2303      	movs	r3, #3
 80057ac:	e3c0      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80057ae:	4b59      	ldr	r3, [pc, #356]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d1f0      	bne.n	800579c <HAL_RCC_OscConfig+0x110>
 80057ba:	e000      	b.n	80057be <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f003 0302 	and.w	r3, r3, #2
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	f000 80ca 	beq.w	8005960 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057cc:	4b51      	ldr	r3, [pc, #324]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80057ce:	691b      	ldr	r3, [r3, #16]
 80057d0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80057d4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80057d6:	4b4f      	ldr	r3, [pc, #316]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80057d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057da:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80057dc:	6a3b      	ldr	r3, [r7, #32]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d007      	beq.n	80057f2 <HAL_RCC_OscConfig+0x166>
 80057e2:	6a3b      	ldr	r3, [r7, #32]
 80057e4:	2b18      	cmp	r3, #24
 80057e6:	d156      	bne.n	8005896 <HAL_RCC_OscConfig+0x20a>
 80057e8:	69fb      	ldr	r3, [r7, #28]
 80057ea:	f003 0303 	and.w	r3, r3, #3
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d151      	bne.n	8005896 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80057f2:	4b48      	ldr	r3, [pc, #288]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f003 0304 	and.w	r3, r3, #4
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d005      	beq.n	800580a <HAL_RCC_OscConfig+0x17e>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	68db      	ldr	r3, [r3, #12]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d101      	bne.n	800580a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8005806:	2301      	movs	r3, #1
 8005808:	e392      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800580a:	4b42      	ldr	r3, [pc, #264]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f023 0219 	bic.w	r2, r3, #25
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	68db      	ldr	r3, [r3, #12]
 8005816:	493f      	ldr	r1, [pc, #252]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005818:	4313      	orrs	r3, r2
 800581a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800581c:	f7fd f936 	bl	8002a8c <HAL_GetTick>
 8005820:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005822:	e008      	b.n	8005836 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005824:	f7fd f932 	bl	8002a8c <HAL_GetTick>
 8005828:	4602      	mov	r2, r0
 800582a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800582c:	1ad3      	subs	r3, r2, r3
 800582e:	2b02      	cmp	r3, #2
 8005830:	d901      	bls.n	8005836 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005832:	2303      	movs	r3, #3
 8005834:	e37c      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005836:	4b37      	ldr	r3, [pc, #220]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f003 0304 	and.w	r3, r3, #4
 800583e:	2b00      	cmp	r3, #0
 8005840:	d0f0      	beq.n	8005824 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005842:	f7fd f953 	bl	8002aec <HAL_GetREVID>
 8005846:	4603      	mov	r3, r0
 8005848:	f241 0203 	movw	r2, #4099	@ 0x1003
 800584c:	4293      	cmp	r3, r2
 800584e:	d817      	bhi.n	8005880 <HAL_RCC_OscConfig+0x1f4>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	691b      	ldr	r3, [r3, #16]
 8005854:	2b40      	cmp	r3, #64	@ 0x40
 8005856:	d108      	bne.n	800586a <HAL_RCC_OscConfig+0x1de>
 8005858:	4b2e      	ldr	r3, [pc, #184]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8005860:	4a2c      	ldr	r2, [pc, #176]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005862:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005866:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005868:	e07a      	b.n	8005960 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800586a:	4b2a      	ldr	r3, [pc, #168]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	691b      	ldr	r3, [r3, #16]
 8005876:	031b      	lsls	r3, r3, #12
 8005878:	4926      	ldr	r1, [pc, #152]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 800587a:	4313      	orrs	r3, r2
 800587c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800587e:	e06f      	b.n	8005960 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005880:	4b24      	ldr	r3, [pc, #144]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	691b      	ldr	r3, [r3, #16]
 800588c:	061b      	lsls	r3, r3, #24
 800588e:	4921      	ldr	r1, [pc, #132]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005890:	4313      	orrs	r3, r2
 8005892:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005894:	e064      	b.n	8005960 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	68db      	ldr	r3, [r3, #12]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d047      	beq.n	800592e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800589e:	4b1d      	ldr	r3, [pc, #116]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f023 0219 	bic.w	r2, r3, #25
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	68db      	ldr	r3, [r3, #12]
 80058aa:	491a      	ldr	r1, [pc, #104]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80058ac:	4313      	orrs	r3, r2
 80058ae:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058b0:	f7fd f8ec 	bl	8002a8c <HAL_GetTick>
 80058b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80058b6:	e008      	b.n	80058ca <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058b8:	f7fd f8e8 	bl	8002a8c <HAL_GetTick>
 80058bc:	4602      	mov	r2, r0
 80058be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c0:	1ad3      	subs	r3, r2, r3
 80058c2:	2b02      	cmp	r3, #2
 80058c4:	d901      	bls.n	80058ca <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80058c6:	2303      	movs	r3, #3
 80058c8:	e332      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80058ca:	4b12      	ldr	r3, [pc, #72]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f003 0304 	and.w	r3, r3, #4
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d0f0      	beq.n	80058b8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058d6:	f7fd f909 	bl	8002aec <HAL_GetREVID>
 80058da:	4603      	mov	r3, r0
 80058dc:	f241 0203 	movw	r2, #4099	@ 0x1003
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d819      	bhi.n	8005918 <HAL_RCC_OscConfig+0x28c>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	691b      	ldr	r3, [r3, #16]
 80058e8:	2b40      	cmp	r3, #64	@ 0x40
 80058ea:	d108      	bne.n	80058fe <HAL_RCC_OscConfig+0x272>
 80058ec:	4b09      	ldr	r3, [pc, #36]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80058f4:	4a07      	ldr	r2, [pc, #28]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80058f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80058fa:	6053      	str	r3, [r2, #4]
 80058fc:	e030      	b.n	8005960 <HAL_RCC_OscConfig+0x2d4>
 80058fe:	4b05      	ldr	r3, [pc, #20]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	691b      	ldr	r3, [r3, #16]
 800590a:	031b      	lsls	r3, r3, #12
 800590c:	4901      	ldr	r1, [pc, #4]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 800590e:	4313      	orrs	r3, r2
 8005910:	604b      	str	r3, [r1, #4]
 8005912:	e025      	b.n	8005960 <HAL_RCC_OscConfig+0x2d4>
 8005914:	58024400 	.word	0x58024400
 8005918:	4b9a      	ldr	r3, [pc, #616]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	691b      	ldr	r3, [r3, #16]
 8005924:	061b      	lsls	r3, r3, #24
 8005926:	4997      	ldr	r1, [pc, #604]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005928:	4313      	orrs	r3, r2
 800592a:	604b      	str	r3, [r1, #4]
 800592c:	e018      	b.n	8005960 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800592e:	4b95      	ldr	r3, [pc, #596]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a94      	ldr	r2, [pc, #592]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005934:	f023 0301 	bic.w	r3, r3, #1
 8005938:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800593a:	f7fd f8a7 	bl	8002a8c <HAL_GetTick>
 800593e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005940:	e008      	b.n	8005954 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005942:	f7fd f8a3 	bl	8002a8c <HAL_GetTick>
 8005946:	4602      	mov	r2, r0
 8005948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800594a:	1ad3      	subs	r3, r2, r3
 800594c:	2b02      	cmp	r3, #2
 800594e:	d901      	bls.n	8005954 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8005950:	2303      	movs	r3, #3
 8005952:	e2ed      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005954:	4b8b      	ldr	r3, [pc, #556]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f003 0304 	and.w	r3, r3, #4
 800595c:	2b00      	cmp	r3, #0
 800595e:	d1f0      	bne.n	8005942 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f003 0310 	and.w	r3, r3, #16
 8005968:	2b00      	cmp	r3, #0
 800596a:	f000 80a9 	beq.w	8005ac0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800596e:	4b85      	ldr	r3, [pc, #532]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005970:	691b      	ldr	r3, [r3, #16]
 8005972:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005976:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005978:	4b82      	ldr	r3, [pc, #520]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 800597a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800597c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800597e:	69bb      	ldr	r3, [r7, #24]
 8005980:	2b08      	cmp	r3, #8
 8005982:	d007      	beq.n	8005994 <HAL_RCC_OscConfig+0x308>
 8005984:	69bb      	ldr	r3, [r7, #24]
 8005986:	2b18      	cmp	r3, #24
 8005988:	d13a      	bne.n	8005a00 <HAL_RCC_OscConfig+0x374>
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	f003 0303 	and.w	r3, r3, #3
 8005990:	2b01      	cmp	r3, #1
 8005992:	d135      	bne.n	8005a00 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005994:	4b7b      	ldr	r3, [pc, #492]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800599c:	2b00      	cmp	r3, #0
 800599e:	d005      	beq.n	80059ac <HAL_RCC_OscConfig+0x320>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	69db      	ldr	r3, [r3, #28]
 80059a4:	2b80      	cmp	r3, #128	@ 0x80
 80059a6:	d001      	beq.n	80059ac <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	e2c1      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80059ac:	f7fd f89e 	bl	8002aec <HAL_GetREVID>
 80059b0:	4603      	mov	r3, r0
 80059b2:	f241 0203 	movw	r2, #4099	@ 0x1003
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d817      	bhi.n	80059ea <HAL_RCC_OscConfig+0x35e>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6a1b      	ldr	r3, [r3, #32]
 80059be:	2b20      	cmp	r3, #32
 80059c0:	d108      	bne.n	80059d4 <HAL_RCC_OscConfig+0x348>
 80059c2:	4b70      	ldr	r3, [pc, #448]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80059ca:	4a6e      	ldr	r2, [pc, #440]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 80059cc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80059d0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80059d2:	e075      	b.n	8005ac0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80059d4:	4b6b      	ldr	r3, [pc, #428]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6a1b      	ldr	r3, [r3, #32]
 80059e0:	069b      	lsls	r3, r3, #26
 80059e2:	4968      	ldr	r1, [pc, #416]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 80059e4:	4313      	orrs	r3, r2
 80059e6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80059e8:	e06a      	b.n	8005ac0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80059ea:	4b66      	ldr	r3, [pc, #408]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 80059ec:	68db      	ldr	r3, [r3, #12]
 80059ee:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6a1b      	ldr	r3, [r3, #32]
 80059f6:	061b      	lsls	r3, r3, #24
 80059f8:	4962      	ldr	r1, [pc, #392]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 80059fa:	4313      	orrs	r3, r2
 80059fc:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80059fe:	e05f      	b.n	8005ac0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	69db      	ldr	r3, [r3, #28]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d042      	beq.n	8005a8e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005a08:	4b5e      	ldr	r3, [pc, #376]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a5d      	ldr	r2, [pc, #372]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005a0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a14:	f7fd f83a 	bl	8002a8c <HAL_GetTick>
 8005a18:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005a1a:	e008      	b.n	8005a2e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005a1c:	f7fd f836 	bl	8002a8c <HAL_GetTick>
 8005a20:	4602      	mov	r2, r0
 8005a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a24:	1ad3      	subs	r3, r2, r3
 8005a26:	2b02      	cmp	r3, #2
 8005a28:	d901      	bls.n	8005a2e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8005a2a:	2303      	movs	r3, #3
 8005a2c:	e280      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005a2e:	4b55      	ldr	r3, [pc, #340]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d0f0      	beq.n	8005a1c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005a3a:	f7fd f857 	bl	8002aec <HAL_GetREVID>
 8005a3e:	4603      	mov	r3, r0
 8005a40:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d817      	bhi.n	8005a78 <HAL_RCC_OscConfig+0x3ec>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6a1b      	ldr	r3, [r3, #32]
 8005a4c:	2b20      	cmp	r3, #32
 8005a4e:	d108      	bne.n	8005a62 <HAL_RCC_OscConfig+0x3d6>
 8005a50:	4b4c      	ldr	r3, [pc, #304]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005a58:	4a4a      	ldr	r2, [pc, #296]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005a5a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005a5e:	6053      	str	r3, [r2, #4]
 8005a60:	e02e      	b.n	8005ac0 <HAL_RCC_OscConfig+0x434>
 8005a62:	4b48      	ldr	r3, [pc, #288]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6a1b      	ldr	r3, [r3, #32]
 8005a6e:	069b      	lsls	r3, r3, #26
 8005a70:	4944      	ldr	r1, [pc, #272]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005a72:	4313      	orrs	r3, r2
 8005a74:	604b      	str	r3, [r1, #4]
 8005a76:	e023      	b.n	8005ac0 <HAL_RCC_OscConfig+0x434>
 8005a78:	4b42      	ldr	r3, [pc, #264]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005a7a:	68db      	ldr	r3, [r3, #12]
 8005a7c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6a1b      	ldr	r3, [r3, #32]
 8005a84:	061b      	lsls	r3, r3, #24
 8005a86:	493f      	ldr	r1, [pc, #252]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	60cb      	str	r3, [r1, #12]
 8005a8c:	e018      	b.n	8005ac0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005a8e:	4b3d      	ldr	r3, [pc, #244]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a3c      	ldr	r2, [pc, #240]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005a94:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a9a:	f7fc fff7 	bl	8002a8c <HAL_GetTick>
 8005a9e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005aa0:	e008      	b.n	8005ab4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005aa2:	f7fc fff3 	bl	8002a8c <HAL_GetTick>
 8005aa6:	4602      	mov	r2, r0
 8005aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aaa:	1ad3      	subs	r3, r2, r3
 8005aac:	2b02      	cmp	r3, #2
 8005aae:	d901      	bls.n	8005ab4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005ab0:	2303      	movs	r3, #3
 8005ab2:	e23d      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005ab4:	4b33      	ldr	r3, [pc, #204]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d1f0      	bne.n	8005aa2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f003 0308 	and.w	r3, r3, #8
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d036      	beq.n	8005b3a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	695b      	ldr	r3, [r3, #20]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d019      	beq.n	8005b08 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ad4:	4b2b      	ldr	r3, [pc, #172]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005ad6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ad8:	4a2a      	ldr	r2, [pc, #168]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005ada:	f043 0301 	orr.w	r3, r3, #1
 8005ade:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ae0:	f7fc ffd4 	bl	8002a8c <HAL_GetTick>
 8005ae4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005ae6:	e008      	b.n	8005afa <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ae8:	f7fc ffd0 	bl	8002a8c <HAL_GetTick>
 8005aec:	4602      	mov	r2, r0
 8005aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af0:	1ad3      	subs	r3, r2, r3
 8005af2:	2b02      	cmp	r3, #2
 8005af4:	d901      	bls.n	8005afa <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8005af6:	2303      	movs	r3, #3
 8005af8:	e21a      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005afa:	4b22      	ldr	r3, [pc, #136]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005afc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005afe:	f003 0302 	and.w	r3, r3, #2
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d0f0      	beq.n	8005ae8 <HAL_RCC_OscConfig+0x45c>
 8005b06:	e018      	b.n	8005b3a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005b08:	4b1e      	ldr	r3, [pc, #120]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005b0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b0c:	4a1d      	ldr	r2, [pc, #116]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005b0e:	f023 0301 	bic.w	r3, r3, #1
 8005b12:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b14:	f7fc ffba 	bl	8002a8c <HAL_GetTick>
 8005b18:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005b1a:	e008      	b.n	8005b2e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b1c:	f7fc ffb6 	bl	8002a8c <HAL_GetTick>
 8005b20:	4602      	mov	r2, r0
 8005b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b24:	1ad3      	subs	r3, r2, r3
 8005b26:	2b02      	cmp	r3, #2
 8005b28:	d901      	bls.n	8005b2e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8005b2a:	2303      	movs	r3, #3
 8005b2c:	e200      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005b2e:	4b15      	ldr	r3, [pc, #84]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005b30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b32:	f003 0302 	and.w	r3, r3, #2
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d1f0      	bne.n	8005b1c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f003 0320 	and.w	r3, r3, #32
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d039      	beq.n	8005bba <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	699b      	ldr	r3, [r3, #24]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d01c      	beq.n	8005b88 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005b4e:	4b0d      	ldr	r3, [pc, #52]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a0c      	ldr	r2, [pc, #48]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005b54:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005b58:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005b5a:	f7fc ff97 	bl	8002a8c <HAL_GetTick>
 8005b5e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005b60:	e008      	b.n	8005b74 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005b62:	f7fc ff93 	bl	8002a8c <HAL_GetTick>
 8005b66:	4602      	mov	r2, r0
 8005b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b6a:	1ad3      	subs	r3, r2, r3
 8005b6c:	2b02      	cmp	r3, #2
 8005b6e:	d901      	bls.n	8005b74 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8005b70:	2303      	movs	r3, #3
 8005b72:	e1dd      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005b74:	4b03      	ldr	r3, [pc, #12]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d0f0      	beq.n	8005b62 <HAL_RCC_OscConfig+0x4d6>
 8005b80:	e01b      	b.n	8005bba <HAL_RCC_OscConfig+0x52e>
 8005b82:	bf00      	nop
 8005b84:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005b88:	4b9b      	ldr	r3, [pc, #620]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a9a      	ldr	r2, [pc, #616]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005b8e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b92:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005b94:	f7fc ff7a 	bl	8002a8c <HAL_GetTick>
 8005b98:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005b9a:	e008      	b.n	8005bae <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005b9c:	f7fc ff76 	bl	8002a8c <HAL_GetTick>
 8005ba0:	4602      	mov	r2, r0
 8005ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba4:	1ad3      	subs	r3, r2, r3
 8005ba6:	2b02      	cmp	r3, #2
 8005ba8:	d901      	bls.n	8005bae <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8005baa:	2303      	movs	r3, #3
 8005bac:	e1c0      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005bae:	4b92      	ldr	r3, [pc, #584]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d1f0      	bne.n	8005b9c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f003 0304 	and.w	r3, r3, #4
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	f000 8081 	beq.w	8005cca <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005bc8:	4b8c      	ldr	r3, [pc, #560]	@ (8005dfc <HAL_RCC_OscConfig+0x770>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a8b      	ldr	r2, [pc, #556]	@ (8005dfc <HAL_RCC_OscConfig+0x770>)
 8005bce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bd2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005bd4:	f7fc ff5a 	bl	8002a8c <HAL_GetTick>
 8005bd8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005bda:	e008      	b.n	8005bee <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005bdc:	f7fc ff56 	bl	8002a8c <HAL_GetTick>
 8005be0:	4602      	mov	r2, r0
 8005be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be4:	1ad3      	subs	r3, r2, r3
 8005be6:	2b64      	cmp	r3, #100	@ 0x64
 8005be8:	d901      	bls.n	8005bee <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8005bea:	2303      	movs	r3, #3
 8005bec:	e1a0      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005bee:	4b83      	ldr	r3, [pc, #524]	@ (8005dfc <HAL_RCC_OscConfig+0x770>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d0f0      	beq.n	8005bdc <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	689b      	ldr	r3, [r3, #8]
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d106      	bne.n	8005c10 <HAL_RCC_OscConfig+0x584>
 8005c02:	4b7d      	ldr	r3, [pc, #500]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c06:	4a7c      	ldr	r2, [pc, #496]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c08:	f043 0301 	orr.w	r3, r3, #1
 8005c0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c0e:	e02d      	b.n	8005c6c <HAL_RCC_OscConfig+0x5e0>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d10c      	bne.n	8005c32 <HAL_RCC_OscConfig+0x5a6>
 8005c18:	4b77      	ldr	r3, [pc, #476]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c1c:	4a76      	ldr	r2, [pc, #472]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c1e:	f023 0301 	bic.w	r3, r3, #1
 8005c22:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c24:	4b74      	ldr	r3, [pc, #464]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c28:	4a73      	ldr	r2, [pc, #460]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c2a:	f023 0304 	bic.w	r3, r3, #4
 8005c2e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c30:	e01c      	b.n	8005c6c <HAL_RCC_OscConfig+0x5e0>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	689b      	ldr	r3, [r3, #8]
 8005c36:	2b05      	cmp	r3, #5
 8005c38:	d10c      	bne.n	8005c54 <HAL_RCC_OscConfig+0x5c8>
 8005c3a:	4b6f      	ldr	r3, [pc, #444]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c3e:	4a6e      	ldr	r2, [pc, #440]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c40:	f043 0304 	orr.w	r3, r3, #4
 8005c44:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c46:	4b6c      	ldr	r3, [pc, #432]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c4a:	4a6b      	ldr	r2, [pc, #428]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c4c:	f043 0301 	orr.w	r3, r3, #1
 8005c50:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c52:	e00b      	b.n	8005c6c <HAL_RCC_OscConfig+0x5e0>
 8005c54:	4b68      	ldr	r3, [pc, #416]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c58:	4a67      	ldr	r2, [pc, #412]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c5a:	f023 0301 	bic.w	r3, r3, #1
 8005c5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c60:	4b65      	ldr	r3, [pc, #404]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c64:	4a64      	ldr	r2, [pc, #400]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c66:	f023 0304 	bic.w	r3, r3, #4
 8005c6a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d015      	beq.n	8005ca0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c74:	f7fc ff0a 	bl	8002a8c <HAL_GetTick>
 8005c78:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005c7a:	e00a      	b.n	8005c92 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c7c:	f7fc ff06 	bl	8002a8c <HAL_GetTick>
 8005c80:	4602      	mov	r2, r0
 8005c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c84:	1ad3      	subs	r3, r2, r3
 8005c86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d901      	bls.n	8005c92 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8005c8e:	2303      	movs	r3, #3
 8005c90:	e14e      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005c92:	4b59      	ldr	r3, [pc, #356]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c96:	f003 0302 	and.w	r3, r3, #2
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d0ee      	beq.n	8005c7c <HAL_RCC_OscConfig+0x5f0>
 8005c9e:	e014      	b.n	8005cca <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ca0:	f7fc fef4 	bl	8002a8c <HAL_GetTick>
 8005ca4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005ca6:	e00a      	b.n	8005cbe <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ca8:	f7fc fef0 	bl	8002a8c <HAL_GetTick>
 8005cac:	4602      	mov	r2, r0
 8005cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb0:	1ad3      	subs	r3, r2, r3
 8005cb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d901      	bls.n	8005cbe <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	e138      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005cbe:	4b4e      	ldr	r3, [pc, #312]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005cc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cc2:	f003 0302 	and.w	r3, r3, #2
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d1ee      	bne.n	8005ca8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	f000 812d 	beq.w	8005f2e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005cd4:	4b48      	ldr	r3, [pc, #288]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005cd6:	691b      	ldr	r3, [r3, #16]
 8005cd8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005cdc:	2b18      	cmp	r3, #24
 8005cde:	f000 80bd 	beq.w	8005e5c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ce6:	2b02      	cmp	r3, #2
 8005ce8:	f040 809e 	bne.w	8005e28 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cec:	4b42      	ldr	r3, [pc, #264]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4a41      	ldr	r2, [pc, #260]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005cf2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005cf6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cf8:	f7fc fec8 	bl	8002a8c <HAL_GetTick>
 8005cfc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005cfe:	e008      	b.n	8005d12 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d00:	f7fc fec4 	bl	8002a8c <HAL_GetTick>
 8005d04:	4602      	mov	r2, r0
 8005d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d08:	1ad3      	subs	r3, r2, r3
 8005d0a:	2b02      	cmp	r3, #2
 8005d0c:	d901      	bls.n	8005d12 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8005d0e:	2303      	movs	r3, #3
 8005d10:	e10e      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005d12:	4b39      	ldr	r3, [pc, #228]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d1f0      	bne.n	8005d00 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005d1e:	4b36      	ldr	r3, [pc, #216]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005d20:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005d22:	4b37      	ldr	r3, [pc, #220]	@ (8005e00 <HAL_RCC_OscConfig+0x774>)
 8005d24:	4013      	ands	r3, r2
 8005d26:	687a      	ldr	r2, [r7, #4]
 8005d28:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005d2a:	687a      	ldr	r2, [r7, #4]
 8005d2c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005d2e:	0112      	lsls	r2, r2, #4
 8005d30:	430a      	orrs	r2, r1
 8005d32:	4931      	ldr	r1, [pc, #196]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005d34:	4313      	orrs	r3, r2
 8005d36:	628b      	str	r3, [r1, #40]	@ 0x28
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d3c:	3b01      	subs	r3, #1
 8005d3e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d46:	3b01      	subs	r3, #1
 8005d48:	025b      	lsls	r3, r3, #9
 8005d4a:	b29b      	uxth	r3, r3
 8005d4c:	431a      	orrs	r2, r3
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d52:	3b01      	subs	r3, #1
 8005d54:	041b      	lsls	r3, r3, #16
 8005d56:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005d5a:	431a      	orrs	r2, r3
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d60:	3b01      	subs	r3, #1
 8005d62:	061b      	lsls	r3, r3, #24
 8005d64:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005d68:	4923      	ldr	r1, [pc, #140]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8005d6e:	4b22      	ldr	r3, [pc, #136]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d72:	4a21      	ldr	r2, [pc, #132]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005d74:	f023 0301 	bic.w	r3, r3, #1
 8005d78:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005d7a:	4b1f      	ldr	r3, [pc, #124]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005d7c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d7e:	4b21      	ldr	r3, [pc, #132]	@ (8005e04 <HAL_RCC_OscConfig+0x778>)
 8005d80:	4013      	ands	r3, r2
 8005d82:	687a      	ldr	r2, [r7, #4]
 8005d84:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005d86:	00d2      	lsls	r2, r2, #3
 8005d88:	491b      	ldr	r1, [pc, #108]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005d8e:	4b1a      	ldr	r3, [pc, #104]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005d90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d92:	f023 020c 	bic.w	r2, r3, #12
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d9a:	4917      	ldr	r1, [pc, #92]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005da0:	4b15      	ldr	r3, [pc, #84]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005da2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005da4:	f023 0202 	bic.w	r2, r3, #2
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dac:	4912      	ldr	r1, [pc, #72]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005dae:	4313      	orrs	r3, r2
 8005db0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005db2:	4b11      	ldr	r3, [pc, #68]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005db6:	4a10      	ldr	r2, [pc, #64]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005db8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005dbc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005dbe:	4b0e      	ldr	r3, [pc, #56]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005dc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dc2:	4a0d      	ldr	r2, [pc, #52]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005dc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005dc8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005dca:	4b0b      	ldr	r3, [pc, #44]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dce:	4a0a      	ldr	r2, [pc, #40]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005dd0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005dd4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8005dd6:	4b08      	ldr	r3, [pc, #32]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dda:	4a07      	ldr	r2, [pc, #28]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005ddc:	f043 0301 	orr.w	r3, r3, #1
 8005de0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005de2:	4b05      	ldr	r3, [pc, #20]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a04      	ldr	r2, [pc, #16]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005de8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005dec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dee:	f7fc fe4d 	bl	8002a8c <HAL_GetTick>
 8005df2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005df4:	e011      	b.n	8005e1a <HAL_RCC_OscConfig+0x78e>
 8005df6:	bf00      	nop
 8005df8:	58024400 	.word	0x58024400
 8005dfc:	58024800 	.word	0x58024800
 8005e00:	fffffc0c 	.word	0xfffffc0c
 8005e04:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e08:	f7fc fe40 	bl	8002a8c <HAL_GetTick>
 8005e0c:	4602      	mov	r2, r0
 8005e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e10:	1ad3      	subs	r3, r2, r3
 8005e12:	2b02      	cmp	r3, #2
 8005e14:	d901      	bls.n	8005e1a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8005e16:	2303      	movs	r3, #3
 8005e18:	e08a      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005e1a:	4b47      	ldr	r3, [pc, #284]	@ (8005f38 <HAL_RCC_OscConfig+0x8ac>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d0f0      	beq.n	8005e08 <HAL_RCC_OscConfig+0x77c>
 8005e26:	e082      	b.n	8005f2e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e28:	4b43      	ldr	r3, [pc, #268]	@ (8005f38 <HAL_RCC_OscConfig+0x8ac>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4a42      	ldr	r2, [pc, #264]	@ (8005f38 <HAL_RCC_OscConfig+0x8ac>)
 8005e2e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e34:	f7fc fe2a 	bl	8002a8c <HAL_GetTick>
 8005e38:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005e3a:	e008      	b.n	8005e4e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e3c:	f7fc fe26 	bl	8002a8c <HAL_GetTick>
 8005e40:	4602      	mov	r2, r0
 8005e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e44:	1ad3      	subs	r3, r2, r3
 8005e46:	2b02      	cmp	r3, #2
 8005e48:	d901      	bls.n	8005e4e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8005e4a:	2303      	movs	r3, #3
 8005e4c:	e070      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005e4e:	4b3a      	ldr	r3, [pc, #232]	@ (8005f38 <HAL_RCC_OscConfig+0x8ac>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d1f0      	bne.n	8005e3c <HAL_RCC_OscConfig+0x7b0>
 8005e5a:	e068      	b.n	8005f2e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005e5c:	4b36      	ldr	r3, [pc, #216]	@ (8005f38 <HAL_RCC_OscConfig+0x8ac>)
 8005e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e60:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005e62:	4b35      	ldr	r3, [pc, #212]	@ (8005f38 <HAL_RCC_OscConfig+0x8ac>)
 8005e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e66:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	d031      	beq.n	8005ed4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e70:	693b      	ldr	r3, [r7, #16]
 8005e72:	f003 0203 	and.w	r2, r3, #3
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e7a:	429a      	cmp	r2, r3
 8005e7c:	d12a      	bne.n	8005ed4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005e7e:	693b      	ldr	r3, [r7, #16]
 8005e80:	091b      	lsrs	r3, r3, #4
 8005e82:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d122      	bne.n	8005ed4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e98:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005e9a:	429a      	cmp	r2, r3
 8005e9c:	d11a      	bne.n	8005ed4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	0a5b      	lsrs	r3, r3, #9
 8005ea2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005eaa:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d111      	bne.n	8005ed4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	0c1b      	lsrs	r3, r3, #16
 8005eb4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ebc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005ebe:	429a      	cmp	r2, r3
 8005ec0:	d108      	bne.n	8005ed4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	0e1b      	lsrs	r3, r3, #24
 8005ec6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ece:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d001      	beq.n	8005ed8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	e02b      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005ed8:	4b17      	ldr	r3, [pc, #92]	@ (8005f38 <HAL_RCC_OscConfig+0x8ac>)
 8005eda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005edc:	08db      	lsrs	r3, r3, #3
 8005ede:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005ee2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ee8:	693a      	ldr	r2, [r7, #16]
 8005eea:	429a      	cmp	r2, r3
 8005eec:	d01f      	beq.n	8005f2e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005eee:	4b12      	ldr	r3, [pc, #72]	@ (8005f38 <HAL_RCC_OscConfig+0x8ac>)
 8005ef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ef2:	4a11      	ldr	r2, [pc, #68]	@ (8005f38 <HAL_RCC_OscConfig+0x8ac>)
 8005ef4:	f023 0301 	bic.w	r3, r3, #1
 8005ef8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005efa:	f7fc fdc7 	bl	8002a8c <HAL_GetTick>
 8005efe:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005f00:	bf00      	nop
 8005f02:	f7fc fdc3 	bl	8002a8c <HAL_GetTick>
 8005f06:	4602      	mov	r2, r0
 8005f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d0f9      	beq.n	8005f02 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005f0e:	4b0a      	ldr	r3, [pc, #40]	@ (8005f38 <HAL_RCC_OscConfig+0x8ac>)
 8005f10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005f12:	4b0a      	ldr	r3, [pc, #40]	@ (8005f3c <HAL_RCC_OscConfig+0x8b0>)
 8005f14:	4013      	ands	r3, r2
 8005f16:	687a      	ldr	r2, [r7, #4]
 8005f18:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005f1a:	00d2      	lsls	r2, r2, #3
 8005f1c:	4906      	ldr	r1, [pc, #24]	@ (8005f38 <HAL_RCC_OscConfig+0x8ac>)
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8005f22:	4b05      	ldr	r3, [pc, #20]	@ (8005f38 <HAL_RCC_OscConfig+0x8ac>)
 8005f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f26:	4a04      	ldr	r2, [pc, #16]	@ (8005f38 <HAL_RCC_OscConfig+0x8ac>)
 8005f28:	f043 0301 	orr.w	r3, r3, #1
 8005f2c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005f2e:	2300      	movs	r3, #0
}
 8005f30:	4618      	mov	r0, r3
 8005f32:	3730      	adds	r7, #48	@ 0x30
 8005f34:	46bd      	mov	sp, r7
 8005f36:	bd80      	pop	{r7, pc}
 8005f38:	58024400 	.word	0x58024400
 8005f3c:	ffff0007 	.word	0xffff0007

08005f40 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b086      	sub	sp, #24
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d101      	bne.n	8005f54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f50:	2301      	movs	r3, #1
 8005f52:	e19c      	b.n	800628e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005f54:	4b8a      	ldr	r3, [pc, #552]	@ (8006180 <HAL_RCC_ClockConfig+0x240>)
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f003 030f 	and.w	r3, r3, #15
 8005f5c:	683a      	ldr	r2, [r7, #0]
 8005f5e:	429a      	cmp	r2, r3
 8005f60:	d910      	bls.n	8005f84 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f62:	4b87      	ldr	r3, [pc, #540]	@ (8006180 <HAL_RCC_ClockConfig+0x240>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f023 020f 	bic.w	r2, r3, #15
 8005f6a:	4985      	ldr	r1, [pc, #532]	@ (8006180 <HAL_RCC_ClockConfig+0x240>)
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f72:	4b83      	ldr	r3, [pc, #524]	@ (8006180 <HAL_RCC_ClockConfig+0x240>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f003 030f 	and.w	r3, r3, #15
 8005f7a:	683a      	ldr	r2, [r7, #0]
 8005f7c:	429a      	cmp	r2, r3
 8005f7e:	d001      	beq.n	8005f84 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005f80:	2301      	movs	r3, #1
 8005f82:	e184      	b.n	800628e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f003 0304 	and.w	r3, r3, #4
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d010      	beq.n	8005fb2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	691a      	ldr	r2, [r3, #16]
 8005f94:	4b7b      	ldr	r3, [pc, #492]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8005f96:	699b      	ldr	r3, [r3, #24]
 8005f98:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005f9c:	429a      	cmp	r2, r3
 8005f9e:	d908      	bls.n	8005fb2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005fa0:	4b78      	ldr	r3, [pc, #480]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8005fa2:	699b      	ldr	r3, [r3, #24]
 8005fa4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	691b      	ldr	r3, [r3, #16]
 8005fac:	4975      	ldr	r1, [pc, #468]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f003 0308 	and.w	r3, r3, #8
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d010      	beq.n	8005fe0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	695a      	ldr	r2, [r3, #20]
 8005fc2:	4b70      	ldr	r3, [pc, #448]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8005fc4:	69db      	ldr	r3, [r3, #28]
 8005fc6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d908      	bls.n	8005fe0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005fce:	4b6d      	ldr	r3, [pc, #436]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8005fd0:	69db      	ldr	r3, [r3, #28]
 8005fd2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	695b      	ldr	r3, [r3, #20]
 8005fda:	496a      	ldr	r1, [pc, #424]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f003 0310 	and.w	r3, r3, #16
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d010      	beq.n	800600e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	699a      	ldr	r2, [r3, #24]
 8005ff0:	4b64      	ldr	r3, [pc, #400]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8005ff2:	69db      	ldr	r3, [r3, #28]
 8005ff4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d908      	bls.n	800600e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005ffc:	4b61      	ldr	r3, [pc, #388]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8005ffe:	69db      	ldr	r3, [r3, #28]
 8006000:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	699b      	ldr	r3, [r3, #24]
 8006008:	495e      	ldr	r1, [pc, #376]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 800600a:	4313      	orrs	r3, r2
 800600c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f003 0320 	and.w	r3, r3, #32
 8006016:	2b00      	cmp	r3, #0
 8006018:	d010      	beq.n	800603c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	69da      	ldr	r2, [r3, #28]
 800601e:	4b59      	ldr	r3, [pc, #356]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8006020:	6a1b      	ldr	r3, [r3, #32]
 8006022:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006026:	429a      	cmp	r2, r3
 8006028:	d908      	bls.n	800603c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800602a:	4b56      	ldr	r3, [pc, #344]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 800602c:	6a1b      	ldr	r3, [r3, #32]
 800602e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	69db      	ldr	r3, [r3, #28]
 8006036:	4953      	ldr	r1, [pc, #332]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8006038:	4313      	orrs	r3, r2
 800603a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f003 0302 	and.w	r3, r3, #2
 8006044:	2b00      	cmp	r3, #0
 8006046:	d010      	beq.n	800606a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	68da      	ldr	r2, [r3, #12]
 800604c:	4b4d      	ldr	r3, [pc, #308]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 800604e:	699b      	ldr	r3, [r3, #24]
 8006050:	f003 030f 	and.w	r3, r3, #15
 8006054:	429a      	cmp	r2, r3
 8006056:	d908      	bls.n	800606a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006058:	4b4a      	ldr	r3, [pc, #296]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 800605a:	699b      	ldr	r3, [r3, #24]
 800605c:	f023 020f 	bic.w	r2, r3, #15
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	68db      	ldr	r3, [r3, #12]
 8006064:	4947      	ldr	r1, [pc, #284]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8006066:	4313      	orrs	r3, r2
 8006068:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f003 0301 	and.w	r3, r3, #1
 8006072:	2b00      	cmp	r3, #0
 8006074:	d055      	beq.n	8006122 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006076:	4b43      	ldr	r3, [pc, #268]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8006078:	699b      	ldr	r3, [r3, #24]
 800607a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	4940      	ldr	r1, [pc, #256]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8006084:	4313      	orrs	r3, r2
 8006086:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	685b      	ldr	r3, [r3, #4]
 800608c:	2b02      	cmp	r3, #2
 800608e:	d107      	bne.n	80060a0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006090:	4b3c      	ldr	r3, [pc, #240]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006098:	2b00      	cmp	r3, #0
 800609a:	d121      	bne.n	80060e0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800609c:	2301      	movs	r3, #1
 800609e:	e0f6      	b.n	800628e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	2b03      	cmp	r3, #3
 80060a6:	d107      	bne.n	80060b8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80060a8:	4b36      	ldr	r3, [pc, #216]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d115      	bne.n	80060e0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80060b4:	2301      	movs	r3, #1
 80060b6:	e0ea      	b.n	800628e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	2b01      	cmp	r3, #1
 80060be:	d107      	bne.n	80060d0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80060c0:	4b30      	ldr	r3, [pc, #192]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d109      	bne.n	80060e0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80060cc:	2301      	movs	r3, #1
 80060ce:	e0de      	b.n	800628e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80060d0:	4b2c      	ldr	r3, [pc, #176]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f003 0304 	and.w	r3, r3, #4
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d101      	bne.n	80060e0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80060dc:	2301      	movs	r3, #1
 80060de:	e0d6      	b.n	800628e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80060e0:	4b28      	ldr	r3, [pc, #160]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 80060e2:	691b      	ldr	r3, [r3, #16]
 80060e4:	f023 0207 	bic.w	r2, r3, #7
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	4925      	ldr	r1, [pc, #148]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 80060ee:	4313      	orrs	r3, r2
 80060f0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80060f2:	f7fc fccb 	bl	8002a8c <HAL_GetTick>
 80060f6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060f8:	e00a      	b.n	8006110 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80060fa:	f7fc fcc7 	bl	8002a8c <HAL_GetTick>
 80060fe:	4602      	mov	r2, r0
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	1ad3      	subs	r3, r2, r3
 8006104:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006108:	4293      	cmp	r3, r2
 800610a:	d901      	bls.n	8006110 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800610c:	2303      	movs	r3, #3
 800610e:	e0be      	b.n	800628e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006110:	4b1c      	ldr	r3, [pc, #112]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8006112:	691b      	ldr	r3, [r3, #16]
 8006114:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	00db      	lsls	r3, r3, #3
 800611e:	429a      	cmp	r2, r3
 8006120:	d1eb      	bne.n	80060fa <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f003 0302 	and.w	r3, r3, #2
 800612a:	2b00      	cmp	r3, #0
 800612c:	d010      	beq.n	8006150 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	68da      	ldr	r2, [r3, #12]
 8006132:	4b14      	ldr	r3, [pc, #80]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8006134:	699b      	ldr	r3, [r3, #24]
 8006136:	f003 030f 	and.w	r3, r3, #15
 800613a:	429a      	cmp	r2, r3
 800613c:	d208      	bcs.n	8006150 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800613e:	4b11      	ldr	r3, [pc, #68]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8006140:	699b      	ldr	r3, [r3, #24]
 8006142:	f023 020f 	bic.w	r2, r3, #15
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	68db      	ldr	r3, [r3, #12]
 800614a:	490e      	ldr	r1, [pc, #56]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 800614c:	4313      	orrs	r3, r2
 800614e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006150:	4b0b      	ldr	r3, [pc, #44]	@ (8006180 <HAL_RCC_ClockConfig+0x240>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f003 030f 	and.w	r3, r3, #15
 8006158:	683a      	ldr	r2, [r7, #0]
 800615a:	429a      	cmp	r2, r3
 800615c:	d214      	bcs.n	8006188 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800615e:	4b08      	ldr	r3, [pc, #32]	@ (8006180 <HAL_RCC_ClockConfig+0x240>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f023 020f 	bic.w	r2, r3, #15
 8006166:	4906      	ldr	r1, [pc, #24]	@ (8006180 <HAL_RCC_ClockConfig+0x240>)
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	4313      	orrs	r3, r2
 800616c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800616e:	4b04      	ldr	r3, [pc, #16]	@ (8006180 <HAL_RCC_ClockConfig+0x240>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f003 030f 	and.w	r3, r3, #15
 8006176:	683a      	ldr	r2, [r7, #0]
 8006178:	429a      	cmp	r2, r3
 800617a:	d005      	beq.n	8006188 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800617c:	2301      	movs	r3, #1
 800617e:	e086      	b.n	800628e <HAL_RCC_ClockConfig+0x34e>
 8006180:	52002000 	.word	0x52002000
 8006184:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f003 0304 	and.w	r3, r3, #4
 8006190:	2b00      	cmp	r3, #0
 8006192:	d010      	beq.n	80061b6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	691a      	ldr	r2, [r3, #16]
 8006198:	4b3f      	ldr	r3, [pc, #252]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 800619a:	699b      	ldr	r3, [r3, #24]
 800619c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d208      	bcs.n	80061b6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80061a4:	4b3c      	ldr	r3, [pc, #240]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 80061a6:	699b      	ldr	r3, [r3, #24]
 80061a8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	691b      	ldr	r3, [r3, #16]
 80061b0:	4939      	ldr	r1, [pc, #228]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 80061b2:	4313      	orrs	r3, r2
 80061b4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f003 0308 	and.w	r3, r3, #8
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d010      	beq.n	80061e4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	695a      	ldr	r2, [r3, #20]
 80061c6:	4b34      	ldr	r3, [pc, #208]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 80061c8:	69db      	ldr	r3, [r3, #28]
 80061ca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80061ce:	429a      	cmp	r2, r3
 80061d0:	d208      	bcs.n	80061e4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80061d2:	4b31      	ldr	r3, [pc, #196]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 80061d4:	69db      	ldr	r3, [r3, #28]
 80061d6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	695b      	ldr	r3, [r3, #20]
 80061de:	492e      	ldr	r1, [pc, #184]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 80061e0:	4313      	orrs	r3, r2
 80061e2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f003 0310 	and.w	r3, r3, #16
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d010      	beq.n	8006212 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	699a      	ldr	r2, [r3, #24]
 80061f4:	4b28      	ldr	r3, [pc, #160]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 80061f6:	69db      	ldr	r3, [r3, #28]
 80061f8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80061fc:	429a      	cmp	r2, r3
 80061fe:	d208      	bcs.n	8006212 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006200:	4b25      	ldr	r3, [pc, #148]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 8006202:	69db      	ldr	r3, [r3, #28]
 8006204:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	699b      	ldr	r3, [r3, #24]
 800620c:	4922      	ldr	r1, [pc, #136]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 800620e:	4313      	orrs	r3, r2
 8006210:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f003 0320 	and.w	r3, r3, #32
 800621a:	2b00      	cmp	r3, #0
 800621c:	d010      	beq.n	8006240 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	69da      	ldr	r2, [r3, #28]
 8006222:	4b1d      	ldr	r3, [pc, #116]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 8006224:	6a1b      	ldr	r3, [r3, #32]
 8006226:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800622a:	429a      	cmp	r2, r3
 800622c:	d208      	bcs.n	8006240 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800622e:	4b1a      	ldr	r3, [pc, #104]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 8006230:	6a1b      	ldr	r3, [r3, #32]
 8006232:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	69db      	ldr	r3, [r3, #28]
 800623a:	4917      	ldr	r1, [pc, #92]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 800623c:	4313      	orrs	r3, r2
 800623e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006240:	f000 f834 	bl	80062ac <HAL_RCC_GetSysClockFreq>
 8006244:	4602      	mov	r2, r0
 8006246:	4b14      	ldr	r3, [pc, #80]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 8006248:	699b      	ldr	r3, [r3, #24]
 800624a:	0a1b      	lsrs	r3, r3, #8
 800624c:	f003 030f 	and.w	r3, r3, #15
 8006250:	4912      	ldr	r1, [pc, #72]	@ (800629c <HAL_RCC_ClockConfig+0x35c>)
 8006252:	5ccb      	ldrb	r3, [r1, r3]
 8006254:	f003 031f 	and.w	r3, r3, #31
 8006258:	fa22 f303 	lsr.w	r3, r2, r3
 800625c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800625e:	4b0e      	ldr	r3, [pc, #56]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 8006260:	699b      	ldr	r3, [r3, #24]
 8006262:	f003 030f 	and.w	r3, r3, #15
 8006266:	4a0d      	ldr	r2, [pc, #52]	@ (800629c <HAL_RCC_ClockConfig+0x35c>)
 8006268:	5cd3      	ldrb	r3, [r2, r3]
 800626a:	f003 031f 	and.w	r3, r3, #31
 800626e:	693a      	ldr	r2, [r7, #16]
 8006270:	fa22 f303 	lsr.w	r3, r2, r3
 8006274:	4a0a      	ldr	r2, [pc, #40]	@ (80062a0 <HAL_RCC_ClockConfig+0x360>)
 8006276:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006278:	4a0a      	ldr	r2, [pc, #40]	@ (80062a4 <HAL_RCC_ClockConfig+0x364>)
 800627a:	693b      	ldr	r3, [r7, #16]
 800627c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800627e:	4b0a      	ldr	r3, [pc, #40]	@ (80062a8 <HAL_RCC_ClockConfig+0x368>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4618      	mov	r0, r3
 8006284:	f7fc f8fe 	bl	8002484 <HAL_InitTick>
 8006288:	4603      	mov	r3, r0
 800628a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800628c:	7bfb      	ldrb	r3, [r7, #15]
}
 800628e:	4618      	mov	r0, r3
 8006290:	3718      	adds	r7, #24
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}
 8006296:	bf00      	nop
 8006298:	58024400 	.word	0x58024400
 800629c:	08012ea4 	.word	0x08012ea4
 80062a0:	20000008 	.word	0x20000008
 80062a4:	20000004 	.word	0x20000004
 80062a8:	2000000c 	.word	0x2000000c

080062ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80062ac:	b480      	push	{r7}
 80062ae:	b089      	sub	sp, #36	@ 0x24
 80062b0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80062b2:	4bb3      	ldr	r3, [pc, #716]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80062b4:	691b      	ldr	r3, [r3, #16]
 80062b6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80062ba:	2b18      	cmp	r3, #24
 80062bc:	f200 8155 	bhi.w	800656a <HAL_RCC_GetSysClockFreq+0x2be>
 80062c0:	a201      	add	r2, pc, #4	@ (adr r2, 80062c8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80062c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062c6:	bf00      	nop
 80062c8:	0800632d 	.word	0x0800632d
 80062cc:	0800656b 	.word	0x0800656b
 80062d0:	0800656b 	.word	0x0800656b
 80062d4:	0800656b 	.word	0x0800656b
 80062d8:	0800656b 	.word	0x0800656b
 80062dc:	0800656b 	.word	0x0800656b
 80062e0:	0800656b 	.word	0x0800656b
 80062e4:	0800656b 	.word	0x0800656b
 80062e8:	08006353 	.word	0x08006353
 80062ec:	0800656b 	.word	0x0800656b
 80062f0:	0800656b 	.word	0x0800656b
 80062f4:	0800656b 	.word	0x0800656b
 80062f8:	0800656b 	.word	0x0800656b
 80062fc:	0800656b 	.word	0x0800656b
 8006300:	0800656b 	.word	0x0800656b
 8006304:	0800656b 	.word	0x0800656b
 8006308:	08006359 	.word	0x08006359
 800630c:	0800656b 	.word	0x0800656b
 8006310:	0800656b 	.word	0x0800656b
 8006314:	0800656b 	.word	0x0800656b
 8006318:	0800656b 	.word	0x0800656b
 800631c:	0800656b 	.word	0x0800656b
 8006320:	0800656b 	.word	0x0800656b
 8006324:	0800656b 	.word	0x0800656b
 8006328:	0800635f 	.word	0x0800635f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800632c:	4b94      	ldr	r3, [pc, #592]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f003 0320 	and.w	r3, r3, #32
 8006334:	2b00      	cmp	r3, #0
 8006336:	d009      	beq.n	800634c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006338:	4b91      	ldr	r3, [pc, #580]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	08db      	lsrs	r3, r3, #3
 800633e:	f003 0303 	and.w	r3, r3, #3
 8006342:	4a90      	ldr	r2, [pc, #576]	@ (8006584 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006344:	fa22 f303 	lsr.w	r3, r2, r3
 8006348:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800634a:	e111      	b.n	8006570 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800634c:	4b8d      	ldr	r3, [pc, #564]	@ (8006584 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800634e:	61bb      	str	r3, [r7, #24]
      break;
 8006350:	e10e      	b.n	8006570 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006352:	4b8d      	ldr	r3, [pc, #564]	@ (8006588 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006354:	61bb      	str	r3, [r7, #24]
      break;
 8006356:	e10b      	b.n	8006570 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006358:	4b8c      	ldr	r3, [pc, #560]	@ (800658c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800635a:	61bb      	str	r3, [r7, #24]
      break;
 800635c:	e108      	b.n	8006570 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800635e:	4b88      	ldr	r3, [pc, #544]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006360:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006362:	f003 0303 	and.w	r3, r3, #3
 8006366:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006368:	4b85      	ldr	r3, [pc, #532]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800636a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800636c:	091b      	lsrs	r3, r3, #4
 800636e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006372:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006374:	4b82      	ldr	r3, [pc, #520]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006378:	f003 0301 	and.w	r3, r3, #1
 800637c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800637e:	4b80      	ldr	r3, [pc, #512]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006380:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006382:	08db      	lsrs	r3, r3, #3
 8006384:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006388:	68fa      	ldr	r2, [r7, #12]
 800638a:	fb02 f303 	mul.w	r3, r2, r3
 800638e:	ee07 3a90 	vmov	s15, r3
 8006392:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006396:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	2b00      	cmp	r3, #0
 800639e:	f000 80e1 	beq.w	8006564 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80063a2:	697b      	ldr	r3, [r7, #20]
 80063a4:	2b02      	cmp	r3, #2
 80063a6:	f000 8083 	beq.w	80064b0 <HAL_RCC_GetSysClockFreq+0x204>
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	2b02      	cmp	r3, #2
 80063ae:	f200 80a1 	bhi.w	80064f4 <HAL_RCC_GetSysClockFreq+0x248>
 80063b2:	697b      	ldr	r3, [r7, #20]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d003      	beq.n	80063c0 <HAL_RCC_GetSysClockFreq+0x114>
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	2b01      	cmp	r3, #1
 80063bc:	d056      	beq.n	800646c <HAL_RCC_GetSysClockFreq+0x1c0>
 80063be:	e099      	b.n	80064f4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80063c0:	4b6f      	ldr	r3, [pc, #444]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f003 0320 	and.w	r3, r3, #32
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d02d      	beq.n	8006428 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80063cc:	4b6c      	ldr	r3, [pc, #432]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	08db      	lsrs	r3, r3, #3
 80063d2:	f003 0303 	and.w	r3, r3, #3
 80063d6:	4a6b      	ldr	r2, [pc, #428]	@ (8006584 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80063d8:	fa22 f303 	lsr.w	r3, r2, r3
 80063dc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	ee07 3a90 	vmov	s15, r3
 80063e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	ee07 3a90 	vmov	s15, r3
 80063ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063f6:	4b62      	ldr	r3, [pc, #392]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80063f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063fe:	ee07 3a90 	vmov	s15, r3
 8006402:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006406:	ed97 6a02 	vldr	s12, [r7, #8]
 800640a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8006590 <HAL_RCC_GetSysClockFreq+0x2e4>
 800640e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006412:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006416:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800641a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800641e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006422:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006426:	e087      	b.n	8006538 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006428:	693b      	ldr	r3, [r7, #16]
 800642a:	ee07 3a90 	vmov	s15, r3
 800642e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006432:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8006594 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006436:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800643a:	4b51      	ldr	r3, [pc, #324]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800643c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800643e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006442:	ee07 3a90 	vmov	s15, r3
 8006446:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800644a:	ed97 6a02 	vldr	s12, [r7, #8]
 800644e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8006590 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006452:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006456:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800645a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800645e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006462:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006466:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800646a:	e065      	b.n	8006538 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	ee07 3a90 	vmov	s15, r3
 8006472:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006476:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006598 <HAL_RCC_GetSysClockFreq+0x2ec>
 800647a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800647e:	4b40      	ldr	r3, [pc, #256]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006482:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006486:	ee07 3a90 	vmov	s15, r3
 800648a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800648e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006492:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006590 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006496:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800649a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800649e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80064a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064aa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80064ae:	e043      	b.n	8006538 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80064b0:	693b      	ldr	r3, [r7, #16]
 80064b2:	ee07 3a90 	vmov	s15, r3
 80064b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064ba:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800659c <HAL_RCC_GetSysClockFreq+0x2f0>
 80064be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064c2:	4b2f      	ldr	r3, [pc, #188]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80064c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064ca:	ee07 3a90 	vmov	s15, r3
 80064ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80064d6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8006590 <HAL_RCC_GetSysClockFreq+0x2e4>
 80064da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80064de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80064ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064ee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80064f2:	e021      	b.n	8006538 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80064f4:	693b      	ldr	r3, [r7, #16]
 80064f6:	ee07 3a90 	vmov	s15, r3
 80064fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064fe:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006598 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006502:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006506:	4b1e      	ldr	r3, [pc, #120]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800650a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800650e:	ee07 3a90 	vmov	s15, r3
 8006512:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006516:	ed97 6a02 	vldr	s12, [r7, #8]
 800651a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8006590 <HAL_RCC_GetSysClockFreq+0x2e4>
 800651e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006522:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006526:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800652a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800652e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006532:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006536:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006538:	4b11      	ldr	r3, [pc, #68]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800653a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800653c:	0a5b      	lsrs	r3, r3, #9
 800653e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006542:	3301      	adds	r3, #1
 8006544:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	ee07 3a90 	vmov	s15, r3
 800654c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006550:	edd7 6a07 	vldr	s13, [r7, #28]
 8006554:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006558:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800655c:	ee17 3a90 	vmov	r3, s15
 8006560:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8006562:	e005      	b.n	8006570 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006564:	2300      	movs	r3, #0
 8006566:	61bb      	str	r3, [r7, #24]
      break;
 8006568:	e002      	b.n	8006570 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800656a:	4b07      	ldr	r3, [pc, #28]	@ (8006588 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800656c:	61bb      	str	r3, [r7, #24]
      break;
 800656e:	bf00      	nop
  }

  return sysclockfreq;
 8006570:	69bb      	ldr	r3, [r7, #24]
}
 8006572:	4618      	mov	r0, r3
 8006574:	3724      	adds	r7, #36	@ 0x24
 8006576:	46bd      	mov	sp, r7
 8006578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657c:	4770      	bx	lr
 800657e:	bf00      	nop
 8006580:	58024400 	.word	0x58024400
 8006584:	03d09000 	.word	0x03d09000
 8006588:	003d0900 	.word	0x003d0900
 800658c:	007a1200 	.word	0x007a1200
 8006590:	46000000 	.word	0x46000000
 8006594:	4c742400 	.word	0x4c742400
 8006598:	4a742400 	.word	0x4a742400
 800659c:	4af42400 	.word	0x4af42400

080065a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b082      	sub	sp, #8
 80065a4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80065a6:	f7ff fe81 	bl	80062ac <HAL_RCC_GetSysClockFreq>
 80065aa:	4602      	mov	r2, r0
 80065ac:	4b10      	ldr	r3, [pc, #64]	@ (80065f0 <HAL_RCC_GetHCLKFreq+0x50>)
 80065ae:	699b      	ldr	r3, [r3, #24]
 80065b0:	0a1b      	lsrs	r3, r3, #8
 80065b2:	f003 030f 	and.w	r3, r3, #15
 80065b6:	490f      	ldr	r1, [pc, #60]	@ (80065f4 <HAL_RCC_GetHCLKFreq+0x54>)
 80065b8:	5ccb      	ldrb	r3, [r1, r3]
 80065ba:	f003 031f 	and.w	r3, r3, #31
 80065be:	fa22 f303 	lsr.w	r3, r2, r3
 80065c2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80065c4:	4b0a      	ldr	r3, [pc, #40]	@ (80065f0 <HAL_RCC_GetHCLKFreq+0x50>)
 80065c6:	699b      	ldr	r3, [r3, #24]
 80065c8:	f003 030f 	and.w	r3, r3, #15
 80065cc:	4a09      	ldr	r2, [pc, #36]	@ (80065f4 <HAL_RCC_GetHCLKFreq+0x54>)
 80065ce:	5cd3      	ldrb	r3, [r2, r3]
 80065d0:	f003 031f 	and.w	r3, r3, #31
 80065d4:	687a      	ldr	r2, [r7, #4]
 80065d6:	fa22 f303 	lsr.w	r3, r2, r3
 80065da:	4a07      	ldr	r2, [pc, #28]	@ (80065f8 <HAL_RCC_GetHCLKFreq+0x58>)
 80065dc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80065de:	4a07      	ldr	r2, [pc, #28]	@ (80065fc <HAL_RCC_GetHCLKFreq+0x5c>)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80065e4:	4b04      	ldr	r3, [pc, #16]	@ (80065f8 <HAL_RCC_GetHCLKFreq+0x58>)
 80065e6:	681b      	ldr	r3, [r3, #0]
}
 80065e8:	4618      	mov	r0, r3
 80065ea:	3708      	adds	r7, #8
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}
 80065f0:	58024400 	.word	0x58024400
 80065f4:	08012ea4 	.word	0x08012ea4
 80065f8:	20000008 	.word	0x20000008
 80065fc:	20000004 	.word	0x20000004

08006600 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006600:	b580      	push	{r7, lr}
 8006602:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006604:	f7ff ffcc 	bl	80065a0 <HAL_RCC_GetHCLKFreq>
 8006608:	4602      	mov	r2, r0
 800660a:	4b06      	ldr	r3, [pc, #24]	@ (8006624 <HAL_RCC_GetPCLK1Freq+0x24>)
 800660c:	69db      	ldr	r3, [r3, #28]
 800660e:	091b      	lsrs	r3, r3, #4
 8006610:	f003 0307 	and.w	r3, r3, #7
 8006614:	4904      	ldr	r1, [pc, #16]	@ (8006628 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006616:	5ccb      	ldrb	r3, [r1, r3]
 8006618:	f003 031f 	and.w	r3, r3, #31
 800661c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006620:	4618      	mov	r0, r3
 8006622:	bd80      	pop	{r7, pc}
 8006624:	58024400 	.word	0x58024400
 8006628:	08012ea4 	.word	0x08012ea4

0800662c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800662c:	b480      	push	{r7}
 800662e:	b083      	sub	sp, #12
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
 8006634:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	223f      	movs	r2, #63	@ 0x3f
 800663a:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800663c:	4b1a      	ldr	r3, [pc, #104]	@ (80066a8 <HAL_RCC_GetClockConfig+0x7c>)
 800663e:	691b      	ldr	r3, [r3, #16]
 8006640:	f003 0207 	and.w	r2, r3, #7
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8006648:	4b17      	ldr	r3, [pc, #92]	@ (80066a8 <HAL_RCC_GetClockConfig+0x7c>)
 800664a:	699b      	ldr	r3, [r3, #24]
 800664c:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8006654:	4b14      	ldr	r3, [pc, #80]	@ (80066a8 <HAL_RCC_GetClockConfig+0x7c>)
 8006656:	699b      	ldr	r3, [r3, #24]
 8006658:	f003 020f 	and.w	r2, r3, #15
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8006660:	4b11      	ldr	r3, [pc, #68]	@ (80066a8 <HAL_RCC_GetClockConfig+0x7c>)
 8006662:	699b      	ldr	r3, [r3, #24]
 8006664:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800666c:	4b0e      	ldr	r3, [pc, #56]	@ (80066a8 <HAL_RCC_GetClockConfig+0x7c>)
 800666e:	69db      	ldr	r3, [r3, #28]
 8006670:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8006678:	4b0b      	ldr	r3, [pc, #44]	@ (80066a8 <HAL_RCC_GetClockConfig+0x7c>)
 800667a:	69db      	ldr	r3, [r3, #28]
 800667c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8006684:	4b08      	ldr	r3, [pc, #32]	@ (80066a8 <HAL_RCC_GetClockConfig+0x7c>)
 8006686:	6a1b      	ldr	r3, [r3, #32]
 8006688:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006690:	4b06      	ldr	r3, [pc, #24]	@ (80066ac <HAL_RCC_GetClockConfig+0x80>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f003 020f 	and.w	r2, r3, #15
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	601a      	str	r2, [r3, #0]
}
 800669c:	bf00      	nop
 800669e:	370c      	adds	r7, #12
 80066a0:	46bd      	mov	sp, r7
 80066a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a6:	4770      	bx	lr
 80066a8:	58024400 	.word	0x58024400
 80066ac:	52002000 	.word	0x52002000

080066b0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80066b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80066b4:	b0ca      	sub	sp, #296	@ 0x128
 80066b6:	af00      	add	r7, sp, #0
 80066b8:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80066bc:	2300      	movs	r3, #0
 80066be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80066c2:	2300      	movs	r3, #0
 80066c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80066c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066d0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80066d4:	2500      	movs	r5, #0
 80066d6:	ea54 0305 	orrs.w	r3, r4, r5
 80066da:	d049      	beq.n	8006770 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80066dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80066e2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80066e6:	d02f      	beq.n	8006748 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80066e8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80066ec:	d828      	bhi.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80066ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80066f2:	d01a      	beq.n	800672a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80066f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80066f8:	d822      	bhi.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d003      	beq.n	8006706 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80066fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006702:	d007      	beq.n	8006714 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006704:	e01c      	b.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006706:	4bb8      	ldr	r3, [pc, #736]	@ (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800670a:	4ab7      	ldr	r2, [pc, #732]	@ (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800670c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006710:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006712:	e01a      	b.n	800674a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006714:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006718:	3308      	adds	r3, #8
 800671a:	2102      	movs	r1, #2
 800671c:	4618      	mov	r0, r3
 800671e:	f002 fb61 	bl	8008de4 <RCCEx_PLL2_Config>
 8006722:	4603      	mov	r3, r0
 8006724:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006728:	e00f      	b.n	800674a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800672a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800672e:	3328      	adds	r3, #40	@ 0x28
 8006730:	2102      	movs	r1, #2
 8006732:	4618      	mov	r0, r3
 8006734:	f002 fc08 	bl	8008f48 <RCCEx_PLL3_Config>
 8006738:	4603      	mov	r3, r0
 800673a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800673e:	e004      	b.n	800674a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006740:	2301      	movs	r3, #1
 8006742:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006746:	e000      	b.n	800674a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006748:	bf00      	nop
    }

    if (ret == HAL_OK)
 800674a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800674e:	2b00      	cmp	r3, #0
 8006750:	d10a      	bne.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006752:	4ba5      	ldr	r3, [pc, #660]	@ (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006754:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006756:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800675a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800675e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006760:	4aa1      	ldr	r2, [pc, #644]	@ (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006762:	430b      	orrs	r3, r1
 8006764:	6513      	str	r3, [r2, #80]	@ 0x50
 8006766:	e003      	b.n	8006770 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006768:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800676c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006770:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006778:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800677c:	f04f 0900 	mov.w	r9, #0
 8006780:	ea58 0309 	orrs.w	r3, r8, r9
 8006784:	d047      	beq.n	8006816 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006786:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800678a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800678c:	2b04      	cmp	r3, #4
 800678e:	d82a      	bhi.n	80067e6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006790:	a201      	add	r2, pc, #4	@ (adr r2, 8006798 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006792:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006796:	bf00      	nop
 8006798:	080067ad 	.word	0x080067ad
 800679c:	080067bb 	.word	0x080067bb
 80067a0:	080067d1 	.word	0x080067d1
 80067a4:	080067ef 	.word	0x080067ef
 80067a8:	080067ef 	.word	0x080067ef
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80067ac:	4b8e      	ldr	r3, [pc, #568]	@ (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80067ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067b0:	4a8d      	ldr	r2, [pc, #564]	@ (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80067b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80067b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80067b8:	e01a      	b.n	80067f0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80067ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067be:	3308      	adds	r3, #8
 80067c0:	2100      	movs	r1, #0
 80067c2:	4618      	mov	r0, r3
 80067c4:	f002 fb0e 	bl	8008de4 <RCCEx_PLL2_Config>
 80067c8:	4603      	mov	r3, r0
 80067ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80067ce:	e00f      	b.n	80067f0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80067d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067d4:	3328      	adds	r3, #40	@ 0x28
 80067d6:	2100      	movs	r1, #0
 80067d8:	4618      	mov	r0, r3
 80067da:	f002 fbb5 	bl	8008f48 <RCCEx_PLL3_Config>
 80067de:	4603      	mov	r3, r0
 80067e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80067e4:	e004      	b.n	80067f0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80067e6:	2301      	movs	r3, #1
 80067e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80067ec:	e000      	b.n	80067f0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80067ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d10a      	bne.n	800680e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80067f8:	4b7b      	ldr	r3, [pc, #492]	@ (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80067fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067fc:	f023 0107 	bic.w	r1, r3, #7
 8006800:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006804:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006806:	4a78      	ldr	r2, [pc, #480]	@ (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006808:	430b      	orrs	r3, r1
 800680a:	6513      	str	r3, [r2, #80]	@ 0x50
 800680c:	e003      	b.n	8006816 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800680e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006812:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8006816:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800681a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800681e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8006822:	f04f 0b00 	mov.w	fp, #0
 8006826:	ea5a 030b 	orrs.w	r3, sl, fp
 800682a:	d04c      	beq.n	80068c6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800682c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006830:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006832:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006836:	d030      	beq.n	800689a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8006838:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800683c:	d829      	bhi.n	8006892 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800683e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006840:	d02d      	beq.n	800689e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8006842:	2bc0      	cmp	r3, #192	@ 0xc0
 8006844:	d825      	bhi.n	8006892 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006846:	2b80      	cmp	r3, #128	@ 0x80
 8006848:	d018      	beq.n	800687c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800684a:	2b80      	cmp	r3, #128	@ 0x80
 800684c:	d821      	bhi.n	8006892 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800684e:	2b00      	cmp	r3, #0
 8006850:	d002      	beq.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8006852:	2b40      	cmp	r3, #64	@ 0x40
 8006854:	d007      	beq.n	8006866 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8006856:	e01c      	b.n	8006892 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006858:	4b63      	ldr	r3, [pc, #396]	@ (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800685a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800685c:	4a62      	ldr	r2, [pc, #392]	@ (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800685e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006862:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006864:	e01c      	b.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006866:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800686a:	3308      	adds	r3, #8
 800686c:	2100      	movs	r1, #0
 800686e:	4618      	mov	r0, r3
 8006870:	f002 fab8 	bl	8008de4 <RCCEx_PLL2_Config>
 8006874:	4603      	mov	r3, r0
 8006876:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800687a:	e011      	b.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800687c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006880:	3328      	adds	r3, #40	@ 0x28
 8006882:	2100      	movs	r1, #0
 8006884:	4618      	mov	r0, r3
 8006886:	f002 fb5f 	bl	8008f48 <RCCEx_PLL3_Config>
 800688a:	4603      	mov	r3, r0
 800688c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006890:	e006      	b.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006892:	2301      	movs	r3, #1
 8006894:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006898:	e002      	b.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800689a:	bf00      	nop
 800689c:	e000      	b.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800689e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80068a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d10a      	bne.n	80068be <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80068a8:	4b4f      	ldr	r3, [pc, #316]	@ (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80068aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068ac:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80068b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068b6:	4a4c      	ldr	r2, [pc, #304]	@ (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80068b8:	430b      	orrs	r3, r1
 80068ba:	6513      	str	r3, [r2, #80]	@ 0x50
 80068bc:	e003      	b.n	80068c6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80068c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80068c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068ce:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80068d2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80068d6:	2300      	movs	r3, #0
 80068d8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80068dc:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80068e0:	460b      	mov	r3, r1
 80068e2:	4313      	orrs	r3, r2
 80068e4:	d053      	beq.n	800698e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80068e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068ea:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80068ee:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80068f2:	d035      	beq.n	8006960 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80068f4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80068f8:	d82e      	bhi.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80068fa:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80068fe:	d031      	beq.n	8006964 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8006900:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006904:	d828      	bhi.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006906:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800690a:	d01a      	beq.n	8006942 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800690c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006910:	d822      	bhi.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006912:	2b00      	cmp	r3, #0
 8006914:	d003      	beq.n	800691e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8006916:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800691a:	d007      	beq.n	800692c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800691c:	e01c      	b.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800691e:	4b32      	ldr	r3, [pc, #200]	@ (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006922:	4a31      	ldr	r2, [pc, #196]	@ (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006924:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006928:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800692a:	e01c      	b.n	8006966 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800692c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006930:	3308      	adds	r3, #8
 8006932:	2100      	movs	r1, #0
 8006934:	4618      	mov	r0, r3
 8006936:	f002 fa55 	bl	8008de4 <RCCEx_PLL2_Config>
 800693a:	4603      	mov	r3, r0
 800693c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006940:	e011      	b.n	8006966 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006942:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006946:	3328      	adds	r3, #40	@ 0x28
 8006948:	2100      	movs	r1, #0
 800694a:	4618      	mov	r0, r3
 800694c:	f002 fafc 	bl	8008f48 <RCCEx_PLL3_Config>
 8006950:	4603      	mov	r3, r0
 8006952:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006956:	e006      	b.n	8006966 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006958:	2301      	movs	r3, #1
 800695a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800695e:	e002      	b.n	8006966 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006960:	bf00      	nop
 8006962:	e000      	b.n	8006966 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006964:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006966:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800696a:	2b00      	cmp	r3, #0
 800696c:	d10b      	bne.n	8006986 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800696e:	4b1e      	ldr	r3, [pc, #120]	@ (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006972:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006976:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800697a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800697e:	4a1a      	ldr	r2, [pc, #104]	@ (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006980:	430b      	orrs	r3, r1
 8006982:	6593      	str	r3, [r2, #88]	@ 0x58
 8006984:	e003      	b.n	800698e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006986:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800698a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800698e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006996:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800699a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800699e:	2300      	movs	r3, #0
 80069a0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80069a4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80069a8:	460b      	mov	r3, r1
 80069aa:	4313      	orrs	r3, r2
 80069ac:	d056      	beq.n	8006a5c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80069ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069b2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80069b6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80069ba:	d038      	beq.n	8006a2e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80069bc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80069c0:	d831      	bhi.n	8006a26 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80069c2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80069c6:	d034      	beq.n	8006a32 <HAL_RCCEx_PeriphCLKConfig+0x382>
 80069c8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80069cc:	d82b      	bhi.n	8006a26 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80069ce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80069d2:	d01d      	beq.n	8006a10 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80069d4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80069d8:	d825      	bhi.n	8006a26 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d006      	beq.n	80069ec <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80069de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80069e2:	d00a      	beq.n	80069fa <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80069e4:	e01f      	b.n	8006a26 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80069e6:	bf00      	nop
 80069e8:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80069ec:	4ba2      	ldr	r3, [pc, #648]	@ (8006c78 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80069ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069f0:	4aa1      	ldr	r2, [pc, #644]	@ (8006c78 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80069f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80069f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80069f8:	e01c      	b.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80069fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069fe:	3308      	adds	r3, #8
 8006a00:	2100      	movs	r1, #0
 8006a02:	4618      	mov	r0, r3
 8006a04:	f002 f9ee 	bl	8008de4 <RCCEx_PLL2_Config>
 8006a08:	4603      	mov	r3, r0
 8006a0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006a0e:	e011      	b.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006a10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a14:	3328      	adds	r3, #40	@ 0x28
 8006a16:	2100      	movs	r1, #0
 8006a18:	4618      	mov	r0, r3
 8006a1a:	f002 fa95 	bl	8008f48 <RCCEx_PLL3_Config>
 8006a1e:	4603      	mov	r3, r0
 8006a20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006a24:	e006      	b.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006a26:	2301      	movs	r3, #1
 8006a28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006a2c:	e002      	b.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006a2e:	bf00      	nop
 8006a30:	e000      	b.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006a32:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d10b      	bne.n	8006a54 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006a3c:	4b8e      	ldr	r3, [pc, #568]	@ (8006c78 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006a3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a40:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006a44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a48:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006a4c:	4a8a      	ldr	r2, [pc, #552]	@ (8006c78 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006a4e:	430b      	orrs	r3, r1
 8006a50:	6593      	str	r3, [r2, #88]	@ 0x58
 8006a52:	e003      	b.n	8006a5c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a58:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006a5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a64:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006a68:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006a72:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006a76:	460b      	mov	r3, r1
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	d03a      	beq.n	8006af2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8006a7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a82:	2b30      	cmp	r3, #48	@ 0x30
 8006a84:	d01f      	beq.n	8006ac6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8006a86:	2b30      	cmp	r3, #48	@ 0x30
 8006a88:	d819      	bhi.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006a8a:	2b20      	cmp	r3, #32
 8006a8c:	d00c      	beq.n	8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8006a8e:	2b20      	cmp	r3, #32
 8006a90:	d815      	bhi.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d019      	beq.n	8006aca <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8006a96:	2b10      	cmp	r3, #16
 8006a98:	d111      	bne.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a9a:	4b77      	ldr	r3, [pc, #476]	@ (8006c78 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a9e:	4a76      	ldr	r2, [pc, #472]	@ (8006c78 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006aa0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006aa4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006aa6:	e011      	b.n	8006acc <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006aa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006aac:	3308      	adds	r3, #8
 8006aae:	2102      	movs	r1, #2
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	f002 f997 	bl	8008de4 <RCCEx_PLL2_Config>
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006abc:	e006      	b.n	8006acc <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006abe:	2301      	movs	r3, #1
 8006ac0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006ac4:	e002      	b.n	8006acc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006ac6:	bf00      	nop
 8006ac8:	e000      	b.n	8006acc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006aca:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006acc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d10a      	bne.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006ad4:	4b68      	ldr	r3, [pc, #416]	@ (8006c78 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006ad6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ad8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006adc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ae0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ae2:	4a65      	ldr	r2, [pc, #404]	@ (8006c78 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006ae4:	430b      	orrs	r3, r1
 8006ae6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006ae8:	e003      	b.n	8006af2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006aea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006aee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006af2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006afa:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006afe:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006b02:	2300      	movs	r3, #0
 8006b04:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006b08:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006b0c:	460b      	mov	r3, r1
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	d051      	beq.n	8006bb6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006b12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b18:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006b1c:	d035      	beq.n	8006b8a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8006b1e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006b22:	d82e      	bhi.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006b24:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006b28:	d031      	beq.n	8006b8e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8006b2a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006b2e:	d828      	bhi.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006b30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b34:	d01a      	beq.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8006b36:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b3a:	d822      	bhi.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d003      	beq.n	8006b48 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8006b40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b44:	d007      	beq.n	8006b56 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8006b46:	e01c      	b.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b48:	4b4b      	ldr	r3, [pc, #300]	@ (8006c78 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b4c:	4a4a      	ldr	r2, [pc, #296]	@ (8006c78 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006b4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b52:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006b54:	e01c      	b.n	8006b90 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006b56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b5a:	3308      	adds	r3, #8
 8006b5c:	2100      	movs	r1, #0
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f002 f940 	bl	8008de4 <RCCEx_PLL2_Config>
 8006b64:	4603      	mov	r3, r0
 8006b66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006b6a:	e011      	b.n	8006b90 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006b6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b70:	3328      	adds	r3, #40	@ 0x28
 8006b72:	2100      	movs	r1, #0
 8006b74:	4618      	mov	r0, r3
 8006b76:	f002 f9e7 	bl	8008f48 <RCCEx_PLL3_Config>
 8006b7a:	4603      	mov	r3, r0
 8006b7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006b80:	e006      	b.n	8006b90 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b82:	2301      	movs	r3, #1
 8006b84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006b88:	e002      	b.n	8006b90 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006b8a:	bf00      	nop
 8006b8c:	e000      	b.n	8006b90 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006b8e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d10a      	bne.n	8006bae <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006b98:	4b37      	ldr	r3, [pc, #220]	@ (8006c78 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006b9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b9c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006ba0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ba4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ba6:	4a34      	ldr	r2, [pc, #208]	@ (8006c78 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006ba8:	430b      	orrs	r3, r1
 8006baa:	6513      	str	r3, [r2, #80]	@ 0x50
 8006bac:	e003      	b.n	8006bb6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006bb2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006bb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bbe:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006bc2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006bcc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006bd0:	460b      	mov	r3, r1
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	d056      	beq.n	8006c84 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bda:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006bdc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006be0:	d033      	beq.n	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8006be2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006be6:	d82c      	bhi.n	8006c42 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006be8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006bec:	d02f      	beq.n	8006c4e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8006bee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006bf2:	d826      	bhi.n	8006c42 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006bf4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006bf8:	d02b      	beq.n	8006c52 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8006bfa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006bfe:	d820      	bhi.n	8006c42 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006c00:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c04:	d012      	beq.n	8006c2c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8006c06:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c0a:	d81a      	bhi.n	8006c42 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d022      	beq.n	8006c56 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8006c10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c14:	d115      	bne.n	8006c42 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006c16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c1a:	3308      	adds	r3, #8
 8006c1c:	2101      	movs	r1, #1
 8006c1e:	4618      	mov	r0, r3
 8006c20:	f002 f8e0 	bl	8008de4 <RCCEx_PLL2_Config>
 8006c24:	4603      	mov	r3, r0
 8006c26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006c2a:	e015      	b.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006c2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c30:	3328      	adds	r3, #40	@ 0x28
 8006c32:	2101      	movs	r1, #1
 8006c34:	4618      	mov	r0, r3
 8006c36:	f002 f987 	bl	8008f48 <RCCEx_PLL3_Config>
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006c40:	e00a      	b.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c42:	2301      	movs	r3, #1
 8006c44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006c48:	e006      	b.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006c4a:	bf00      	nop
 8006c4c:	e004      	b.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006c4e:	bf00      	nop
 8006c50:	e002      	b.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006c52:	bf00      	nop
 8006c54:	e000      	b.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006c56:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d10d      	bne.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006c60:	4b05      	ldr	r3, [pc, #20]	@ (8006c78 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006c62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c64:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006c68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c6c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c6e:	4a02      	ldr	r2, [pc, #8]	@ (8006c78 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006c70:	430b      	orrs	r3, r1
 8006c72:	6513      	str	r3, [r2, #80]	@ 0x50
 8006c74:	e006      	b.n	8006c84 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006c76:	bf00      	nop
 8006c78:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c80:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006c84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c8c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006c90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006c94:	2300      	movs	r3, #0
 8006c96:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006c9a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006c9e:	460b      	mov	r3, r1
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	d055      	beq.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8006ca4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ca8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006cac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006cb0:	d033      	beq.n	8006d1a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8006cb2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006cb6:	d82c      	bhi.n	8006d12 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006cb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cbc:	d02f      	beq.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8006cbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cc2:	d826      	bhi.n	8006d12 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006cc4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006cc8:	d02b      	beq.n	8006d22 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8006cca:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006cce:	d820      	bhi.n	8006d12 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006cd0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006cd4:	d012      	beq.n	8006cfc <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8006cd6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006cda:	d81a      	bhi.n	8006d12 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d022      	beq.n	8006d26 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8006ce0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006ce4:	d115      	bne.n	8006d12 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006ce6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cea:	3308      	adds	r3, #8
 8006cec:	2101      	movs	r1, #1
 8006cee:	4618      	mov	r0, r3
 8006cf0:	f002 f878 	bl	8008de4 <RCCEx_PLL2_Config>
 8006cf4:	4603      	mov	r3, r0
 8006cf6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006cfa:	e015      	b.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006cfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d00:	3328      	adds	r3, #40	@ 0x28
 8006d02:	2101      	movs	r1, #1
 8006d04:	4618      	mov	r0, r3
 8006d06:	f002 f91f 	bl	8008f48 <RCCEx_PLL3_Config>
 8006d0a:	4603      	mov	r3, r0
 8006d0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006d10:	e00a      	b.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006d12:	2301      	movs	r3, #1
 8006d14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006d18:	e006      	b.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006d1a:	bf00      	nop
 8006d1c:	e004      	b.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006d1e:	bf00      	nop
 8006d20:	e002      	b.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006d22:	bf00      	nop
 8006d24:	e000      	b.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006d26:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d10b      	bne.n	8006d48 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006d30:	4ba3      	ldr	r3, [pc, #652]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d34:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006d38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d3c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006d40:	4a9f      	ldr	r2, [pc, #636]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d42:	430b      	orrs	r3, r1
 8006d44:	6593      	str	r3, [r2, #88]	@ 0x58
 8006d46:	e003      	b.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d4c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006d50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d58:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006d5c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006d60:	2300      	movs	r3, #0
 8006d62:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006d66:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006d6a:	460b      	mov	r3, r1
 8006d6c:	4313      	orrs	r3, r2
 8006d6e:	d037      	beq.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8006d70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d7a:	d00e      	beq.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8006d7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d80:	d816      	bhi.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d018      	beq.n	8006db8 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8006d86:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d8a:	d111      	bne.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d8c:	4b8c      	ldr	r3, [pc, #560]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d90:	4a8b      	ldr	r2, [pc, #556]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d96:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006d98:	e00f      	b.n	8006dba <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006d9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d9e:	3308      	adds	r3, #8
 8006da0:	2101      	movs	r1, #1
 8006da2:	4618      	mov	r0, r3
 8006da4:	f002 f81e 	bl	8008de4 <RCCEx_PLL2_Config>
 8006da8:	4603      	mov	r3, r0
 8006daa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006dae:	e004      	b.n	8006dba <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006db0:	2301      	movs	r3, #1
 8006db2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006db6:	e000      	b.n	8006dba <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8006db8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006dba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d10a      	bne.n	8006dd8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006dc2:	4b7f      	ldr	r3, [pc, #508]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006dc4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006dc6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006dca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006dd0:	4a7b      	ldr	r2, [pc, #492]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006dd2:	430b      	orrs	r3, r1
 8006dd4:	6513      	str	r3, [r2, #80]	@ 0x50
 8006dd6:	e003      	b.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ddc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006de0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006de8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006dec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006df0:	2300      	movs	r3, #0
 8006df2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006df6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006dfa:	460b      	mov	r3, r1
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	d039      	beq.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006e00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e06:	2b03      	cmp	r3, #3
 8006e08:	d81c      	bhi.n	8006e44 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8006e0a:	a201      	add	r2, pc, #4	@ (adr r2, 8006e10 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8006e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e10:	08006e4d 	.word	0x08006e4d
 8006e14:	08006e21 	.word	0x08006e21
 8006e18:	08006e2f 	.word	0x08006e2f
 8006e1c:	08006e4d 	.word	0x08006e4d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e20:	4b67      	ldr	r3, [pc, #412]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e24:	4a66      	ldr	r2, [pc, #408]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006e2c:	e00f      	b.n	8006e4e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006e2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e32:	3308      	adds	r3, #8
 8006e34:	2102      	movs	r1, #2
 8006e36:	4618      	mov	r0, r3
 8006e38:	f001 ffd4 	bl	8008de4 <RCCEx_PLL2_Config>
 8006e3c:	4603      	mov	r3, r0
 8006e3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006e42:	e004      	b.n	8006e4e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006e44:	2301      	movs	r3, #1
 8006e46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006e4a:	e000      	b.n	8006e4e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8006e4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d10a      	bne.n	8006e6c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006e56:	4b5a      	ldr	r3, [pc, #360]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e5a:	f023 0103 	bic.w	r1, r3, #3
 8006e5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e64:	4a56      	ldr	r2, [pc, #344]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e66:	430b      	orrs	r3, r1
 8006e68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006e6a:	e003      	b.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006e74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e7c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006e80:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006e84:	2300      	movs	r3, #0
 8006e86:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006e8a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006e8e:	460b      	mov	r3, r1
 8006e90:	4313      	orrs	r3, r2
 8006e92:	f000 809f 	beq.w	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006e96:	4b4b      	ldr	r3, [pc, #300]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4a4a      	ldr	r2, [pc, #296]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006e9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ea0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006ea2:	f7fb fdf3 	bl	8002a8c <HAL_GetTick>
 8006ea6:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006eaa:	e00b      	b.n	8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006eac:	f7fb fdee 	bl	8002a8c <HAL_GetTick>
 8006eb0:	4602      	mov	r2, r0
 8006eb2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006eb6:	1ad3      	subs	r3, r2, r3
 8006eb8:	2b64      	cmp	r3, #100	@ 0x64
 8006eba:	d903      	bls.n	8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8006ebc:	2303      	movs	r3, #3
 8006ebe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006ec2:	e005      	b.n	8006ed0 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006ec4:	4b3f      	ldr	r3, [pc, #252]	@ (8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d0ed      	beq.n	8006eac <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8006ed0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d179      	bne.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006ed8:	4b39      	ldr	r3, [pc, #228]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006eda:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006edc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ee0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006ee4:	4053      	eors	r3, r2
 8006ee6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d015      	beq.n	8006f1a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006eee:	4b34      	ldr	r3, [pc, #208]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006ef0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ef2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ef6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006efa:	4b31      	ldr	r3, [pc, #196]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006efc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006efe:	4a30      	ldr	r2, [pc, #192]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f04:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006f06:	4b2e      	ldr	r3, [pc, #184]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f0a:	4a2d      	ldr	r2, [pc, #180]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f10:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006f12:	4a2b      	ldr	r2, [pc, #172]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f14:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006f18:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006f1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f1e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006f22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f26:	d118      	bne.n	8006f5a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f28:	f7fb fdb0 	bl	8002a8c <HAL_GetTick>
 8006f2c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006f30:	e00d      	b.n	8006f4e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f32:	f7fb fdab 	bl	8002a8c <HAL_GetTick>
 8006f36:	4602      	mov	r2, r0
 8006f38:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006f3c:	1ad2      	subs	r2, r2, r3
 8006f3e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006f42:	429a      	cmp	r2, r3
 8006f44:	d903      	bls.n	8006f4e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8006f46:	2303      	movs	r3, #3
 8006f48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8006f4c:	e005      	b.n	8006f5a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006f4e:	4b1c      	ldr	r3, [pc, #112]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f52:	f003 0302 	and.w	r3, r3, #2
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d0eb      	beq.n	8006f32 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8006f5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d129      	bne.n	8006fb6 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f66:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006f6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f72:	d10e      	bne.n	8006f92 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8006f74:	4b12      	ldr	r3, [pc, #72]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f76:	691b      	ldr	r3, [r3, #16]
 8006f78:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006f7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f80:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006f84:	091a      	lsrs	r2, r3, #4
 8006f86:	4b10      	ldr	r3, [pc, #64]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8006f88:	4013      	ands	r3, r2
 8006f8a:	4a0d      	ldr	r2, [pc, #52]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f8c:	430b      	orrs	r3, r1
 8006f8e:	6113      	str	r3, [r2, #16]
 8006f90:	e005      	b.n	8006f9e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8006f92:	4b0b      	ldr	r3, [pc, #44]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f94:	691b      	ldr	r3, [r3, #16]
 8006f96:	4a0a      	ldr	r2, [pc, #40]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f98:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006f9c:	6113      	str	r3, [r2, #16]
 8006f9e:	4b08      	ldr	r3, [pc, #32]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006fa0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8006fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fa6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006faa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006fae:	4a04      	ldr	r2, [pc, #16]	@ (8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006fb0:	430b      	orrs	r3, r1
 8006fb2:	6713      	str	r3, [r2, #112]	@ 0x70
 8006fb4:	e00e      	b.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006fb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8006fbe:	e009      	b.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8006fc0:	58024400 	.word	0x58024400
 8006fc4:	58024800 	.word	0x58024800
 8006fc8:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fcc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fd0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006fd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fdc:	f002 0301 	and.w	r3, r2, #1
 8006fe0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006fea:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006fee:	460b      	mov	r3, r1
 8006ff0:	4313      	orrs	r3, r2
 8006ff2:	f000 8089 	beq.w	8007108 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8006ff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ffa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006ffc:	2b28      	cmp	r3, #40	@ 0x28
 8006ffe:	d86b      	bhi.n	80070d8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8007000:	a201      	add	r2, pc, #4	@ (adr r2, 8007008 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007002:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007006:	bf00      	nop
 8007008:	080070e1 	.word	0x080070e1
 800700c:	080070d9 	.word	0x080070d9
 8007010:	080070d9 	.word	0x080070d9
 8007014:	080070d9 	.word	0x080070d9
 8007018:	080070d9 	.word	0x080070d9
 800701c:	080070d9 	.word	0x080070d9
 8007020:	080070d9 	.word	0x080070d9
 8007024:	080070d9 	.word	0x080070d9
 8007028:	080070ad 	.word	0x080070ad
 800702c:	080070d9 	.word	0x080070d9
 8007030:	080070d9 	.word	0x080070d9
 8007034:	080070d9 	.word	0x080070d9
 8007038:	080070d9 	.word	0x080070d9
 800703c:	080070d9 	.word	0x080070d9
 8007040:	080070d9 	.word	0x080070d9
 8007044:	080070d9 	.word	0x080070d9
 8007048:	080070c3 	.word	0x080070c3
 800704c:	080070d9 	.word	0x080070d9
 8007050:	080070d9 	.word	0x080070d9
 8007054:	080070d9 	.word	0x080070d9
 8007058:	080070d9 	.word	0x080070d9
 800705c:	080070d9 	.word	0x080070d9
 8007060:	080070d9 	.word	0x080070d9
 8007064:	080070d9 	.word	0x080070d9
 8007068:	080070e1 	.word	0x080070e1
 800706c:	080070d9 	.word	0x080070d9
 8007070:	080070d9 	.word	0x080070d9
 8007074:	080070d9 	.word	0x080070d9
 8007078:	080070d9 	.word	0x080070d9
 800707c:	080070d9 	.word	0x080070d9
 8007080:	080070d9 	.word	0x080070d9
 8007084:	080070d9 	.word	0x080070d9
 8007088:	080070e1 	.word	0x080070e1
 800708c:	080070d9 	.word	0x080070d9
 8007090:	080070d9 	.word	0x080070d9
 8007094:	080070d9 	.word	0x080070d9
 8007098:	080070d9 	.word	0x080070d9
 800709c:	080070d9 	.word	0x080070d9
 80070a0:	080070d9 	.word	0x080070d9
 80070a4:	080070d9 	.word	0x080070d9
 80070a8:	080070e1 	.word	0x080070e1
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80070ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070b0:	3308      	adds	r3, #8
 80070b2:	2101      	movs	r1, #1
 80070b4:	4618      	mov	r0, r3
 80070b6:	f001 fe95 	bl	8008de4 <RCCEx_PLL2_Config>
 80070ba:	4603      	mov	r3, r0
 80070bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80070c0:	e00f      	b.n	80070e2 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80070c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070c6:	3328      	adds	r3, #40	@ 0x28
 80070c8:	2101      	movs	r1, #1
 80070ca:	4618      	mov	r0, r3
 80070cc:	f001 ff3c 	bl	8008f48 <RCCEx_PLL3_Config>
 80070d0:	4603      	mov	r3, r0
 80070d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80070d6:	e004      	b.n	80070e2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80070d8:	2301      	movs	r3, #1
 80070da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80070de:	e000      	b.n	80070e2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80070e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80070e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d10a      	bne.n	8007100 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80070ea:	4bbf      	ldr	r3, [pc, #764]	@ (80073e8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80070ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070ee:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80070f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80070f8:	4abb      	ldr	r2, [pc, #748]	@ (80073e8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80070fa:	430b      	orrs	r3, r1
 80070fc:	6553      	str	r3, [r2, #84]	@ 0x54
 80070fe:	e003      	b.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007100:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007104:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007108:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800710c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007110:	f002 0302 	and.w	r3, r2, #2
 8007114:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007118:	2300      	movs	r3, #0
 800711a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800711e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007122:	460b      	mov	r3, r1
 8007124:	4313      	orrs	r3, r2
 8007126:	d041      	beq.n	80071ac <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007128:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800712c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800712e:	2b05      	cmp	r3, #5
 8007130:	d824      	bhi.n	800717c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8007132:	a201      	add	r2, pc, #4	@ (adr r2, 8007138 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8007134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007138:	08007185 	.word	0x08007185
 800713c:	08007151 	.word	0x08007151
 8007140:	08007167 	.word	0x08007167
 8007144:	08007185 	.word	0x08007185
 8007148:	08007185 	.word	0x08007185
 800714c:	08007185 	.word	0x08007185
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007150:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007154:	3308      	adds	r3, #8
 8007156:	2101      	movs	r1, #1
 8007158:	4618      	mov	r0, r3
 800715a:	f001 fe43 	bl	8008de4 <RCCEx_PLL2_Config>
 800715e:	4603      	mov	r3, r0
 8007160:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007164:	e00f      	b.n	8007186 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007166:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800716a:	3328      	adds	r3, #40	@ 0x28
 800716c:	2101      	movs	r1, #1
 800716e:	4618      	mov	r0, r3
 8007170:	f001 feea 	bl	8008f48 <RCCEx_PLL3_Config>
 8007174:	4603      	mov	r3, r0
 8007176:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800717a:	e004      	b.n	8007186 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800717c:	2301      	movs	r3, #1
 800717e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007182:	e000      	b.n	8007186 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8007184:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007186:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800718a:	2b00      	cmp	r3, #0
 800718c:	d10a      	bne.n	80071a4 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800718e:	4b96      	ldr	r3, [pc, #600]	@ (80073e8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007190:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007192:	f023 0107 	bic.w	r1, r3, #7
 8007196:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800719a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800719c:	4a92      	ldr	r2, [pc, #584]	@ (80073e8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800719e:	430b      	orrs	r3, r1
 80071a0:	6553      	str	r3, [r2, #84]	@ 0x54
 80071a2:	e003      	b.n	80071ac <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80071ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071b4:	f002 0304 	and.w	r3, r2, #4
 80071b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80071bc:	2300      	movs	r3, #0
 80071be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80071c2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80071c6:	460b      	mov	r3, r1
 80071c8:	4313      	orrs	r3, r2
 80071ca:	d044      	beq.n	8007256 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80071cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80071d4:	2b05      	cmp	r3, #5
 80071d6:	d825      	bhi.n	8007224 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80071d8:	a201      	add	r2, pc, #4	@ (adr r2, 80071e0 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80071da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071de:	bf00      	nop
 80071e0:	0800722d 	.word	0x0800722d
 80071e4:	080071f9 	.word	0x080071f9
 80071e8:	0800720f 	.word	0x0800720f
 80071ec:	0800722d 	.word	0x0800722d
 80071f0:	0800722d 	.word	0x0800722d
 80071f4:	0800722d 	.word	0x0800722d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80071f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071fc:	3308      	adds	r3, #8
 80071fe:	2101      	movs	r1, #1
 8007200:	4618      	mov	r0, r3
 8007202:	f001 fdef 	bl	8008de4 <RCCEx_PLL2_Config>
 8007206:	4603      	mov	r3, r0
 8007208:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800720c:	e00f      	b.n	800722e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800720e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007212:	3328      	adds	r3, #40	@ 0x28
 8007214:	2101      	movs	r1, #1
 8007216:	4618      	mov	r0, r3
 8007218:	f001 fe96 	bl	8008f48 <RCCEx_PLL3_Config>
 800721c:	4603      	mov	r3, r0
 800721e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007222:	e004      	b.n	800722e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007224:	2301      	movs	r3, #1
 8007226:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800722a:	e000      	b.n	800722e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800722c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800722e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007232:	2b00      	cmp	r3, #0
 8007234:	d10b      	bne.n	800724e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007236:	4b6c      	ldr	r3, [pc, #432]	@ (80073e8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800723a:	f023 0107 	bic.w	r1, r3, #7
 800723e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007242:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007246:	4a68      	ldr	r2, [pc, #416]	@ (80073e8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007248:	430b      	orrs	r3, r1
 800724a:	6593      	str	r3, [r2, #88]	@ 0x58
 800724c:	e003      	b.n	8007256 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800724e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007252:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800725a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800725e:	f002 0320 	and.w	r3, r2, #32
 8007262:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007266:	2300      	movs	r3, #0
 8007268:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800726c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007270:	460b      	mov	r3, r1
 8007272:	4313      	orrs	r3, r2
 8007274:	d055      	beq.n	8007322 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007276:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800727a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800727e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007282:	d033      	beq.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8007284:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007288:	d82c      	bhi.n	80072e4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800728a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800728e:	d02f      	beq.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8007290:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007294:	d826      	bhi.n	80072e4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007296:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800729a:	d02b      	beq.n	80072f4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800729c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80072a0:	d820      	bhi.n	80072e4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80072a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80072a6:	d012      	beq.n	80072ce <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80072a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80072ac:	d81a      	bhi.n	80072e4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d022      	beq.n	80072f8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80072b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80072b6:	d115      	bne.n	80072e4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80072b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072bc:	3308      	adds	r3, #8
 80072be:	2100      	movs	r1, #0
 80072c0:	4618      	mov	r0, r3
 80072c2:	f001 fd8f 	bl	8008de4 <RCCEx_PLL2_Config>
 80072c6:	4603      	mov	r3, r0
 80072c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80072cc:	e015      	b.n	80072fa <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80072ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072d2:	3328      	adds	r3, #40	@ 0x28
 80072d4:	2102      	movs	r1, #2
 80072d6:	4618      	mov	r0, r3
 80072d8:	f001 fe36 	bl	8008f48 <RCCEx_PLL3_Config>
 80072dc:	4603      	mov	r3, r0
 80072de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80072e2:	e00a      	b.n	80072fa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80072e4:	2301      	movs	r3, #1
 80072e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80072ea:	e006      	b.n	80072fa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80072ec:	bf00      	nop
 80072ee:	e004      	b.n	80072fa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80072f0:	bf00      	nop
 80072f2:	e002      	b.n	80072fa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80072f4:	bf00      	nop
 80072f6:	e000      	b.n	80072fa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80072f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d10b      	bne.n	800731a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007302:	4b39      	ldr	r3, [pc, #228]	@ (80073e8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007304:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007306:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800730a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800730e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007312:	4a35      	ldr	r2, [pc, #212]	@ (80073e8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007314:	430b      	orrs	r3, r1
 8007316:	6553      	str	r3, [r2, #84]	@ 0x54
 8007318:	e003      	b.n	8007322 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800731a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800731e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007322:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800732a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800732e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007332:	2300      	movs	r3, #0
 8007334:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007338:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800733c:	460b      	mov	r3, r1
 800733e:	4313      	orrs	r3, r2
 8007340:	d058      	beq.n	80073f4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007342:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007346:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800734a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800734e:	d033      	beq.n	80073b8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8007350:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007354:	d82c      	bhi.n	80073b0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007356:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800735a:	d02f      	beq.n	80073bc <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800735c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007360:	d826      	bhi.n	80073b0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007362:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007366:	d02b      	beq.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8007368:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800736c:	d820      	bhi.n	80073b0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800736e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007372:	d012      	beq.n	800739a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8007374:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007378:	d81a      	bhi.n	80073b0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800737a:	2b00      	cmp	r3, #0
 800737c:	d022      	beq.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800737e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007382:	d115      	bne.n	80073b0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007384:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007388:	3308      	adds	r3, #8
 800738a:	2100      	movs	r1, #0
 800738c:	4618      	mov	r0, r3
 800738e:	f001 fd29 	bl	8008de4 <RCCEx_PLL2_Config>
 8007392:	4603      	mov	r3, r0
 8007394:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007398:	e015      	b.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800739a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800739e:	3328      	adds	r3, #40	@ 0x28
 80073a0:	2102      	movs	r1, #2
 80073a2:	4618      	mov	r0, r3
 80073a4:	f001 fdd0 	bl	8008f48 <RCCEx_PLL3_Config>
 80073a8:	4603      	mov	r3, r0
 80073aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80073ae:	e00a      	b.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80073b0:	2301      	movs	r3, #1
 80073b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80073b6:	e006      	b.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80073b8:	bf00      	nop
 80073ba:	e004      	b.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80073bc:	bf00      	nop
 80073be:	e002      	b.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80073c0:	bf00      	nop
 80073c2:	e000      	b.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80073c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d10e      	bne.n	80073ec <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80073ce:	4b06      	ldr	r3, [pc, #24]	@ (80073e8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80073d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073d2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80073d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073da:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80073de:	4a02      	ldr	r2, [pc, #8]	@ (80073e8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80073e0:	430b      	orrs	r3, r1
 80073e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80073e4:	e006      	b.n	80073f4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80073e6:	bf00      	nop
 80073e8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80073f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073fc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007400:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007404:	2300      	movs	r3, #0
 8007406:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800740a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800740e:	460b      	mov	r3, r1
 8007410:	4313      	orrs	r3, r2
 8007412:	d055      	beq.n	80074c0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007414:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007418:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800741c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007420:	d033      	beq.n	800748a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8007422:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007426:	d82c      	bhi.n	8007482 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007428:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800742c:	d02f      	beq.n	800748e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800742e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007432:	d826      	bhi.n	8007482 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007434:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007438:	d02b      	beq.n	8007492 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800743a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800743e:	d820      	bhi.n	8007482 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007440:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007444:	d012      	beq.n	800746c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8007446:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800744a:	d81a      	bhi.n	8007482 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800744c:	2b00      	cmp	r3, #0
 800744e:	d022      	beq.n	8007496 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8007450:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007454:	d115      	bne.n	8007482 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007456:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800745a:	3308      	adds	r3, #8
 800745c:	2100      	movs	r1, #0
 800745e:	4618      	mov	r0, r3
 8007460:	f001 fcc0 	bl	8008de4 <RCCEx_PLL2_Config>
 8007464:	4603      	mov	r3, r0
 8007466:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800746a:	e015      	b.n	8007498 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800746c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007470:	3328      	adds	r3, #40	@ 0x28
 8007472:	2102      	movs	r1, #2
 8007474:	4618      	mov	r0, r3
 8007476:	f001 fd67 	bl	8008f48 <RCCEx_PLL3_Config>
 800747a:	4603      	mov	r3, r0
 800747c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007480:	e00a      	b.n	8007498 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007482:	2301      	movs	r3, #1
 8007484:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007488:	e006      	b.n	8007498 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800748a:	bf00      	nop
 800748c:	e004      	b.n	8007498 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800748e:	bf00      	nop
 8007490:	e002      	b.n	8007498 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007492:	bf00      	nop
 8007494:	e000      	b.n	8007498 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007496:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007498:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800749c:	2b00      	cmp	r3, #0
 800749e:	d10b      	bne.n	80074b8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80074a0:	4ba1      	ldr	r3, [pc, #644]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80074a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074a4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80074a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074ac:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80074b0:	4a9d      	ldr	r2, [pc, #628]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80074b2:	430b      	orrs	r3, r1
 80074b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80074b6:	e003      	b.n	80074c0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80074c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074c8:	f002 0308 	and.w	r3, r2, #8
 80074cc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80074d0:	2300      	movs	r3, #0
 80074d2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80074d6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80074da:	460b      	mov	r3, r1
 80074dc:	4313      	orrs	r3, r2
 80074de:	d01e      	beq.n	800751e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80074e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80074e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074ec:	d10c      	bne.n	8007508 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80074ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074f2:	3328      	adds	r3, #40	@ 0x28
 80074f4:	2102      	movs	r1, #2
 80074f6:	4618      	mov	r0, r3
 80074f8:	f001 fd26 	bl	8008f48 <RCCEx_PLL3_Config>
 80074fc:	4603      	mov	r3, r0
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d002      	beq.n	8007508 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8007502:	2301      	movs	r3, #1
 8007504:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007508:	4b87      	ldr	r3, [pc, #540]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800750a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800750c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007510:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007514:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007518:	4a83      	ldr	r2, [pc, #524]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800751a:	430b      	orrs	r3, r1
 800751c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800751e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007526:	f002 0310 	and.w	r3, r2, #16
 800752a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800752e:	2300      	movs	r3, #0
 8007530:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007534:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007538:	460b      	mov	r3, r1
 800753a:	4313      	orrs	r3, r2
 800753c:	d01e      	beq.n	800757c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800753e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007542:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007546:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800754a:	d10c      	bne.n	8007566 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800754c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007550:	3328      	adds	r3, #40	@ 0x28
 8007552:	2102      	movs	r1, #2
 8007554:	4618      	mov	r0, r3
 8007556:	f001 fcf7 	bl	8008f48 <RCCEx_PLL3_Config>
 800755a:	4603      	mov	r3, r0
 800755c:	2b00      	cmp	r3, #0
 800755e:	d002      	beq.n	8007566 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8007560:	2301      	movs	r3, #1
 8007562:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007566:	4b70      	ldr	r3, [pc, #448]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007568:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800756a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800756e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007572:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007576:	4a6c      	ldr	r2, [pc, #432]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007578:	430b      	orrs	r3, r1
 800757a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800757c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007584:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007588:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800758c:	2300      	movs	r3, #0
 800758e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007592:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007596:	460b      	mov	r3, r1
 8007598:	4313      	orrs	r3, r2
 800759a:	d03e      	beq.n	800761a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800759c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075a0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80075a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80075a8:	d022      	beq.n	80075f0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80075aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80075ae:	d81b      	bhi.n	80075e8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d003      	beq.n	80075bc <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80075b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075b8:	d00b      	beq.n	80075d2 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80075ba:	e015      	b.n	80075e8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80075bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075c0:	3308      	adds	r3, #8
 80075c2:	2100      	movs	r1, #0
 80075c4:	4618      	mov	r0, r3
 80075c6:	f001 fc0d 	bl	8008de4 <RCCEx_PLL2_Config>
 80075ca:	4603      	mov	r3, r0
 80075cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80075d0:	e00f      	b.n	80075f2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80075d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075d6:	3328      	adds	r3, #40	@ 0x28
 80075d8:	2102      	movs	r1, #2
 80075da:	4618      	mov	r0, r3
 80075dc:	f001 fcb4 	bl	8008f48 <RCCEx_PLL3_Config>
 80075e0:	4603      	mov	r3, r0
 80075e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80075e6:	e004      	b.n	80075f2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80075e8:	2301      	movs	r3, #1
 80075ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80075ee:	e000      	b.n	80075f2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80075f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d10b      	bne.n	8007612 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80075fa:	4b4b      	ldr	r3, [pc, #300]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80075fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075fe:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007602:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007606:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800760a:	4a47      	ldr	r2, [pc, #284]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800760c:	430b      	orrs	r3, r1
 800760e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007610:	e003      	b.n	800761a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007612:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007616:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800761a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800761e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007622:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007626:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007628:	2300      	movs	r3, #0
 800762a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800762c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007630:	460b      	mov	r3, r1
 8007632:	4313      	orrs	r3, r2
 8007634:	d03b      	beq.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007636:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800763a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800763e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007642:	d01f      	beq.n	8007684 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8007644:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007648:	d818      	bhi.n	800767c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800764a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800764e:	d003      	beq.n	8007658 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8007650:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007654:	d007      	beq.n	8007666 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8007656:	e011      	b.n	800767c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007658:	4b33      	ldr	r3, [pc, #204]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800765a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800765c:	4a32      	ldr	r2, [pc, #200]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800765e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007662:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007664:	e00f      	b.n	8007686 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007666:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800766a:	3328      	adds	r3, #40	@ 0x28
 800766c:	2101      	movs	r1, #1
 800766e:	4618      	mov	r0, r3
 8007670:	f001 fc6a 	bl	8008f48 <RCCEx_PLL3_Config>
 8007674:	4603      	mov	r3, r0
 8007676:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800767a:	e004      	b.n	8007686 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800767c:	2301      	movs	r3, #1
 800767e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007682:	e000      	b.n	8007686 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8007684:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007686:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800768a:	2b00      	cmp	r3, #0
 800768c:	d10b      	bne.n	80076a6 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800768e:	4b26      	ldr	r3, [pc, #152]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007690:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007692:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800769a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800769e:	4a22      	ldr	r2, [pc, #136]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80076a0:	430b      	orrs	r3, r1
 80076a2:	6553      	str	r3, [r2, #84]	@ 0x54
 80076a4:	e003      	b.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80076ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076b6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80076ba:	673b      	str	r3, [r7, #112]	@ 0x70
 80076bc:	2300      	movs	r3, #0
 80076be:	677b      	str	r3, [r7, #116]	@ 0x74
 80076c0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80076c4:	460b      	mov	r3, r1
 80076c6:	4313      	orrs	r3, r2
 80076c8:	d034      	beq.n	8007734 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80076ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d003      	beq.n	80076dc <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80076d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80076d8:	d007      	beq.n	80076ea <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80076da:	e011      	b.n	8007700 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80076dc:	4b12      	ldr	r3, [pc, #72]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80076de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076e0:	4a11      	ldr	r2, [pc, #68]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80076e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80076e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80076e8:	e00e      	b.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80076ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076ee:	3308      	adds	r3, #8
 80076f0:	2102      	movs	r1, #2
 80076f2:	4618      	mov	r0, r3
 80076f4:	f001 fb76 	bl	8008de4 <RCCEx_PLL2_Config>
 80076f8:	4603      	mov	r3, r0
 80076fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80076fe:	e003      	b.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8007700:	2301      	movs	r3, #1
 8007702:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007706:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007708:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800770c:	2b00      	cmp	r3, #0
 800770e:	d10d      	bne.n	800772c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007710:	4b05      	ldr	r3, [pc, #20]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007712:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007714:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007718:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800771c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800771e:	4a02      	ldr	r2, [pc, #8]	@ (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007720:	430b      	orrs	r3, r1
 8007722:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007724:	e006      	b.n	8007734 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8007726:	bf00      	nop
 8007728:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800772c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007730:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007734:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800773c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007740:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007742:	2300      	movs	r3, #0
 8007744:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007746:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800774a:	460b      	mov	r3, r1
 800774c:	4313      	orrs	r3, r2
 800774e:	d00c      	beq.n	800776a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007750:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007754:	3328      	adds	r3, #40	@ 0x28
 8007756:	2102      	movs	r1, #2
 8007758:	4618      	mov	r0, r3
 800775a:	f001 fbf5 	bl	8008f48 <RCCEx_PLL3_Config>
 800775e:	4603      	mov	r3, r0
 8007760:	2b00      	cmp	r3, #0
 8007762:	d002      	beq.n	800776a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8007764:	2301      	movs	r3, #1
 8007766:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800776a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800776e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007772:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007776:	663b      	str	r3, [r7, #96]	@ 0x60
 8007778:	2300      	movs	r3, #0
 800777a:	667b      	str	r3, [r7, #100]	@ 0x64
 800777c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007780:	460b      	mov	r3, r1
 8007782:	4313      	orrs	r3, r2
 8007784:	d038      	beq.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8007786:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800778a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800778e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007792:	d018      	beq.n	80077c6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8007794:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007798:	d811      	bhi.n	80077be <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800779a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800779e:	d014      	beq.n	80077ca <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80077a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80077a4:	d80b      	bhi.n	80077be <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d011      	beq.n	80077ce <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80077aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077ae:	d106      	bne.n	80077be <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80077b0:	4bc3      	ldr	r3, [pc, #780]	@ (8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80077b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077b4:	4ac2      	ldr	r2, [pc, #776]	@ (8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80077b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80077ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80077bc:	e008      	b.n	80077d0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80077be:	2301      	movs	r3, #1
 80077c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80077c4:	e004      	b.n	80077d0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80077c6:	bf00      	nop
 80077c8:	e002      	b.n	80077d0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80077ca:	bf00      	nop
 80077cc:	e000      	b.n	80077d0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80077ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80077d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d10b      	bne.n	80077f0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80077d8:	4bb9      	ldr	r3, [pc, #740]	@ (8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80077da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077dc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80077e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077e8:	4ab5      	ldr	r2, [pc, #724]	@ (8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80077ea:	430b      	orrs	r3, r1
 80077ec:	6553      	str	r3, [r2, #84]	@ 0x54
 80077ee:	e003      	b.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80077f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007800:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007804:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007806:	2300      	movs	r3, #0
 8007808:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800780a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800780e:	460b      	mov	r3, r1
 8007810:	4313      	orrs	r3, r2
 8007812:	d009      	beq.n	8007828 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007814:	4baa      	ldr	r3, [pc, #680]	@ (8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007816:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007818:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800781c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007820:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007822:	4aa7      	ldr	r2, [pc, #668]	@ (8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007824:	430b      	orrs	r3, r1
 8007826:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007828:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800782c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007830:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8007834:	653b      	str	r3, [r7, #80]	@ 0x50
 8007836:	2300      	movs	r3, #0
 8007838:	657b      	str	r3, [r7, #84]	@ 0x54
 800783a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800783e:	460b      	mov	r3, r1
 8007840:	4313      	orrs	r3, r2
 8007842:	d00a      	beq.n	800785a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007844:	4b9e      	ldr	r3, [pc, #632]	@ (8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007846:	691b      	ldr	r3, [r3, #16]
 8007848:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800784c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007850:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007854:	4a9a      	ldr	r2, [pc, #616]	@ (8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007856:	430b      	orrs	r3, r1
 8007858:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800785a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800785e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007862:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007866:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007868:	2300      	movs	r3, #0
 800786a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800786c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007870:	460b      	mov	r3, r1
 8007872:	4313      	orrs	r3, r2
 8007874:	d009      	beq.n	800788a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007876:	4b92      	ldr	r3, [pc, #584]	@ (8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007878:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800787a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800787e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007882:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007884:	4a8e      	ldr	r2, [pc, #568]	@ (8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007886:	430b      	orrs	r3, r1
 8007888:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800788a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800788e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007892:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8007896:	643b      	str	r3, [r7, #64]	@ 0x40
 8007898:	2300      	movs	r3, #0
 800789a:	647b      	str	r3, [r7, #68]	@ 0x44
 800789c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80078a0:	460b      	mov	r3, r1
 80078a2:	4313      	orrs	r3, r2
 80078a4:	d00e      	beq.n	80078c4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80078a6:	4b86      	ldr	r3, [pc, #536]	@ (8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078a8:	691b      	ldr	r3, [r3, #16]
 80078aa:	4a85      	ldr	r2, [pc, #532]	@ (8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078ac:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80078b0:	6113      	str	r3, [r2, #16]
 80078b2:	4b83      	ldr	r3, [pc, #524]	@ (8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078b4:	6919      	ldr	r1, [r3, #16]
 80078b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078ba:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80078be:	4a80      	ldr	r2, [pc, #512]	@ (8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078c0:	430b      	orrs	r3, r1
 80078c2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80078c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078cc:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80078d0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80078d2:	2300      	movs	r3, #0
 80078d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80078d6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80078da:	460b      	mov	r3, r1
 80078dc:	4313      	orrs	r3, r2
 80078de:	d009      	beq.n	80078f4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80078e0:	4b77      	ldr	r3, [pc, #476]	@ (8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078e4:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80078e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078ee:	4a74      	ldr	r2, [pc, #464]	@ (8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078f0:	430b      	orrs	r3, r1
 80078f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80078f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078fc:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007900:	633b      	str	r3, [r7, #48]	@ 0x30
 8007902:	2300      	movs	r3, #0
 8007904:	637b      	str	r3, [r7, #52]	@ 0x34
 8007906:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800790a:	460b      	mov	r3, r1
 800790c:	4313      	orrs	r3, r2
 800790e:	d00a      	beq.n	8007926 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007910:	4b6b      	ldr	r3, [pc, #428]	@ (8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007912:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007914:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8007918:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800791c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007920:	4a67      	ldr	r2, [pc, #412]	@ (8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007922:	430b      	orrs	r3, r1
 8007924:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007926:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800792a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800792e:	2100      	movs	r1, #0
 8007930:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007932:	f003 0301 	and.w	r3, r3, #1
 8007936:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007938:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800793c:	460b      	mov	r3, r1
 800793e:	4313      	orrs	r3, r2
 8007940:	d011      	beq.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007942:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007946:	3308      	adds	r3, #8
 8007948:	2100      	movs	r1, #0
 800794a:	4618      	mov	r0, r3
 800794c:	f001 fa4a 	bl	8008de4 <RCCEx_PLL2_Config>
 8007950:	4603      	mov	r3, r0
 8007952:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007956:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800795a:	2b00      	cmp	r3, #0
 800795c:	d003      	beq.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800795e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007962:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007966:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800796a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800796e:	2100      	movs	r1, #0
 8007970:	6239      	str	r1, [r7, #32]
 8007972:	f003 0302 	and.w	r3, r3, #2
 8007976:	627b      	str	r3, [r7, #36]	@ 0x24
 8007978:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800797c:	460b      	mov	r3, r1
 800797e:	4313      	orrs	r3, r2
 8007980:	d011      	beq.n	80079a6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007982:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007986:	3308      	adds	r3, #8
 8007988:	2101      	movs	r1, #1
 800798a:	4618      	mov	r0, r3
 800798c:	f001 fa2a 	bl	8008de4 <RCCEx_PLL2_Config>
 8007990:	4603      	mov	r3, r0
 8007992:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007996:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800799a:	2b00      	cmp	r3, #0
 800799c:	d003      	beq.n	80079a6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800799e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80079a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ae:	2100      	movs	r1, #0
 80079b0:	61b9      	str	r1, [r7, #24]
 80079b2:	f003 0304 	and.w	r3, r3, #4
 80079b6:	61fb      	str	r3, [r7, #28]
 80079b8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80079bc:	460b      	mov	r3, r1
 80079be:	4313      	orrs	r3, r2
 80079c0:	d011      	beq.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80079c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079c6:	3308      	adds	r3, #8
 80079c8:	2102      	movs	r1, #2
 80079ca:	4618      	mov	r0, r3
 80079cc:	f001 fa0a 	bl	8008de4 <RCCEx_PLL2_Config>
 80079d0:	4603      	mov	r3, r0
 80079d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80079d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d003      	beq.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80079e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ee:	2100      	movs	r1, #0
 80079f0:	6139      	str	r1, [r7, #16]
 80079f2:	f003 0308 	and.w	r3, r3, #8
 80079f6:	617b      	str	r3, [r7, #20]
 80079f8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80079fc:	460b      	mov	r3, r1
 80079fe:	4313      	orrs	r3, r2
 8007a00:	d011      	beq.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007a02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a06:	3328      	adds	r3, #40	@ 0x28
 8007a08:	2100      	movs	r1, #0
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	f001 fa9c 	bl	8008f48 <RCCEx_PLL3_Config>
 8007a10:	4603      	mov	r3, r0
 8007a12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8007a16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d003      	beq.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a22:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007a26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a2e:	2100      	movs	r1, #0
 8007a30:	60b9      	str	r1, [r7, #8]
 8007a32:	f003 0310 	and.w	r3, r3, #16
 8007a36:	60fb      	str	r3, [r7, #12]
 8007a38:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007a3c:	460b      	mov	r3, r1
 8007a3e:	4313      	orrs	r3, r2
 8007a40:	d011      	beq.n	8007a66 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007a42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a46:	3328      	adds	r3, #40	@ 0x28
 8007a48:	2101      	movs	r1, #1
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	f001 fa7c 	bl	8008f48 <RCCEx_PLL3_Config>
 8007a50:	4603      	mov	r3, r0
 8007a52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007a56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d003      	beq.n	8007a66 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007a66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a6e:	2100      	movs	r1, #0
 8007a70:	6039      	str	r1, [r7, #0]
 8007a72:	f003 0320 	and.w	r3, r3, #32
 8007a76:	607b      	str	r3, [r7, #4]
 8007a78:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007a7c:	460b      	mov	r3, r1
 8007a7e:	4313      	orrs	r3, r2
 8007a80:	d011      	beq.n	8007aa6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007a82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a86:	3328      	adds	r3, #40	@ 0x28
 8007a88:	2102      	movs	r1, #2
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	f001 fa5c 	bl	8008f48 <RCCEx_PLL3_Config>
 8007a90:	4603      	mov	r3, r0
 8007a92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007a96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d003      	beq.n	8007aa6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007aa2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8007aa6:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d101      	bne.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8007aae:	2300      	movs	r3, #0
 8007ab0:	e000      	b.n	8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8007ab2:	2301      	movs	r3, #1
}
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8007aba:	46bd      	mov	sp, r7
 8007abc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007ac0:	58024400 	.word	0x58024400

08007ac4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b090      	sub	sp, #64	@ 0x40
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007ace:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ad2:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8007ad6:	430b      	orrs	r3, r1
 8007ad8:	f040 8094 	bne.w	8007c04 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8007adc:	4b9e      	ldr	r3, [pc, #632]	@ (8007d58 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007ade:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ae0:	f003 0307 	and.w	r3, r3, #7
 8007ae4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ae8:	2b04      	cmp	r3, #4
 8007aea:	f200 8087 	bhi.w	8007bfc <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8007aee:	a201      	add	r2, pc, #4	@ (adr r2, 8007af4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8007af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007af4:	08007b09 	.word	0x08007b09
 8007af8:	08007b31 	.word	0x08007b31
 8007afc:	08007b59 	.word	0x08007b59
 8007b00:	08007bf5 	.word	0x08007bf5
 8007b04:	08007b81 	.word	0x08007b81
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007b08:	4b93      	ldr	r3, [pc, #588]	@ (8007d58 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b10:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007b14:	d108      	bne.n	8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007b16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	f001 f810 	bl	8008b40 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007b20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007b24:	f000 bd45 	b.w	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007b28:	2300      	movs	r3, #0
 8007b2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b2c:	f000 bd41 	b.w	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007b30:	4b89      	ldr	r3, [pc, #548]	@ (8007d58 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b38:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b3c:	d108      	bne.n	8007b50 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b3e:	f107 0318 	add.w	r3, r7, #24
 8007b42:	4618      	mov	r0, r3
 8007b44:	f000 fd54 	bl	80085f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007b48:	69bb      	ldr	r3, [r7, #24]
 8007b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007b4c:	f000 bd31 	b.w	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007b50:	2300      	movs	r3, #0
 8007b52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b54:	f000 bd2d 	b.w	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007b58:	4b7f      	ldr	r3, [pc, #508]	@ (8007d58 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b64:	d108      	bne.n	8007b78 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007b66:	f107 030c 	add.w	r3, r7, #12
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	f000 fe94 	bl	8008898 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007b74:	f000 bd1d 	b.w	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007b78:	2300      	movs	r3, #0
 8007b7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b7c:	f000 bd19 	b.w	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007b80:	4b75      	ldr	r3, [pc, #468]	@ (8007d58 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007b82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b84:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007b88:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007b8a:	4b73      	ldr	r3, [pc, #460]	@ (8007d58 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f003 0304 	and.w	r3, r3, #4
 8007b92:	2b04      	cmp	r3, #4
 8007b94:	d10c      	bne.n	8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8007b96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d109      	bne.n	8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007b9c:	4b6e      	ldr	r3, [pc, #440]	@ (8007d58 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	08db      	lsrs	r3, r3, #3
 8007ba2:	f003 0303 	and.w	r3, r3, #3
 8007ba6:	4a6d      	ldr	r2, [pc, #436]	@ (8007d5c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007ba8:	fa22 f303 	lsr.w	r3, r2, r3
 8007bac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007bae:	e01f      	b.n	8007bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007bb0:	4b69      	ldr	r3, [pc, #420]	@ (8007d58 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bb8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007bbc:	d106      	bne.n	8007bcc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8007bbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bc0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007bc4:	d102      	bne.n	8007bcc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007bc6:	4b66      	ldr	r3, [pc, #408]	@ (8007d60 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8007bc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007bca:	e011      	b.n	8007bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007bcc:	4b62      	ldr	r3, [pc, #392]	@ (8007d58 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007bd4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007bd8:	d106      	bne.n	8007be8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8007bda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bdc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007be0:	d102      	bne.n	8007be8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007be2:	4b60      	ldr	r3, [pc, #384]	@ (8007d64 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8007be4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007be6:	e003      	b.n	8007bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007be8:	2300      	movs	r3, #0
 8007bea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007bec:	f000 bce1 	b.w	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007bf0:	f000 bcdf 	b.w	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007bf4:	4b5c      	ldr	r3, [pc, #368]	@ (8007d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8007bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007bf8:	f000 bcdb 	b.w	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c00:	f000 bcd7 	b.w	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8007c04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c08:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8007c0c:	430b      	orrs	r3, r1
 8007c0e:	f040 80ad 	bne.w	8007d6c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8007c12:	4b51      	ldr	r3, [pc, #324]	@ (8007d58 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007c14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c16:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8007c1a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c22:	d056      	beq.n	8007cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8007c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c2a:	f200 8090 	bhi.w	8007d4e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8007c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c30:	2bc0      	cmp	r3, #192	@ 0xc0
 8007c32:	f000 8088 	beq.w	8007d46 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8007c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c38:	2bc0      	cmp	r3, #192	@ 0xc0
 8007c3a:	f200 8088 	bhi.w	8007d4e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8007c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c40:	2b80      	cmp	r3, #128	@ 0x80
 8007c42:	d032      	beq.n	8007caa <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8007c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c46:	2b80      	cmp	r3, #128	@ 0x80
 8007c48:	f200 8081 	bhi.w	8007d4e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8007c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d003      	beq.n	8007c5a <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8007c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c54:	2b40      	cmp	r3, #64	@ 0x40
 8007c56:	d014      	beq.n	8007c82 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8007c58:	e079      	b.n	8007d4e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007c5a:	4b3f      	ldr	r3, [pc, #252]	@ (8007d58 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c62:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007c66:	d108      	bne.n	8007c7a <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007c68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	f000 ff67 	bl	8008b40 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007c76:	f000 bc9c 	b.w	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c7e:	f000 bc98 	b.w	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007c82:	4b35      	ldr	r3, [pc, #212]	@ (8007d58 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007c8a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007c8e:	d108      	bne.n	8007ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c90:	f107 0318 	add.w	r3, r7, #24
 8007c94:	4618      	mov	r0, r3
 8007c96:	f000 fcab 	bl	80085f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007c9a:	69bb      	ldr	r3, [r7, #24]
 8007c9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007c9e:	f000 bc88 	b.w	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ca6:	f000 bc84 	b.w	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007caa:	4b2b      	ldr	r3, [pc, #172]	@ (8007d58 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007cb2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007cb6:	d108      	bne.n	8007cca <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007cb8:	f107 030c 	add.w	r3, r7, #12
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	f000 fdeb 	bl	8008898 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007cc6:	f000 bc74 	b.w	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007cca:	2300      	movs	r3, #0
 8007ccc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007cce:	f000 bc70 	b.w	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007cd2:	4b21      	ldr	r3, [pc, #132]	@ (8007d58 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007cd6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007cda:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007cdc:	4b1e      	ldr	r3, [pc, #120]	@ (8007d58 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f003 0304 	and.w	r3, r3, #4
 8007ce4:	2b04      	cmp	r3, #4
 8007ce6:	d10c      	bne.n	8007d02 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8007ce8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d109      	bne.n	8007d02 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007cee:	4b1a      	ldr	r3, [pc, #104]	@ (8007d58 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	08db      	lsrs	r3, r3, #3
 8007cf4:	f003 0303 	and.w	r3, r3, #3
 8007cf8:	4a18      	ldr	r2, [pc, #96]	@ (8007d5c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007cfa:	fa22 f303 	lsr.w	r3, r2, r3
 8007cfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d00:	e01f      	b.n	8007d42 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007d02:	4b15      	ldr	r3, [pc, #84]	@ (8007d58 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d0e:	d106      	bne.n	8007d1e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8007d10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d12:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007d16:	d102      	bne.n	8007d1e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007d18:	4b11      	ldr	r3, [pc, #68]	@ (8007d60 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8007d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d1c:	e011      	b.n	8007d42 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007d1e:	4b0e      	ldr	r3, [pc, #56]	@ (8007d58 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d26:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007d2a:	d106      	bne.n	8007d3a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8007d2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d32:	d102      	bne.n	8007d3a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007d34:	4b0b      	ldr	r3, [pc, #44]	@ (8007d64 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8007d36:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d38:	e003      	b.n	8007d42 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007d3e:	f000 bc38 	b.w	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007d42:	f000 bc36 	b.w	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007d46:	4b08      	ldr	r3, [pc, #32]	@ (8007d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8007d48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007d4a:	f000 bc32 	b.w	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007d52:	f000 bc2e 	b.w	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007d56:	bf00      	nop
 8007d58:	58024400 	.word	0x58024400
 8007d5c:	03d09000 	.word	0x03d09000
 8007d60:	003d0900 	.word	0x003d0900
 8007d64:	007a1200 	.word	0x007a1200
 8007d68:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8007d6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d70:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8007d74:	430b      	orrs	r3, r1
 8007d76:	f040 809c 	bne.w	8007eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8007d7a:	4b9e      	ldr	r3, [pc, #632]	@ (8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007d7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d7e:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8007d82:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d86:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007d8a:	d054      	beq.n	8007e36 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8007d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d8e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007d92:	f200 808b 	bhi.w	8007eac <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8007d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d98:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007d9c:	f000 8083 	beq.w	8007ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8007da0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007da2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007da6:	f200 8081 	bhi.w	8007eac <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8007daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007db0:	d02f      	beq.n	8007e12 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8007db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007db4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007db8:	d878      	bhi.n	8007eac <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8007dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d004      	beq.n	8007dca <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8007dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dc2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007dc6:	d012      	beq.n	8007dee <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8007dc8:	e070      	b.n	8007eac <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007dca:	4b8a      	ldr	r3, [pc, #552]	@ (8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007dd2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007dd6:	d107      	bne.n	8007de8 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007dd8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007ddc:	4618      	mov	r0, r3
 8007dde:	f000 feaf 	bl	8008b40 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007de2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007de4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007de6:	e3e4      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007de8:	2300      	movs	r3, #0
 8007dea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007dec:	e3e1      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007dee:	4b81      	ldr	r3, [pc, #516]	@ (8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007df6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007dfa:	d107      	bne.n	8007e0c <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007dfc:	f107 0318 	add.w	r3, r7, #24
 8007e00:	4618      	mov	r0, r3
 8007e02:	f000 fbf5 	bl	80085f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007e06:	69bb      	ldr	r3, [r7, #24]
 8007e08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007e0a:	e3d2      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e10:	e3cf      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007e12:	4b78      	ldr	r3, [pc, #480]	@ (8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007e1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e1e:	d107      	bne.n	8007e30 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e20:	f107 030c 	add.w	r3, r7, #12
 8007e24:	4618      	mov	r0, r3
 8007e26:	f000 fd37 	bl	8008898 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007e2e:	e3c0      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007e30:	2300      	movs	r3, #0
 8007e32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e34:	e3bd      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007e36:	4b6f      	ldr	r3, [pc, #444]	@ (8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007e38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e3a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007e3e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007e40:	4b6c      	ldr	r3, [pc, #432]	@ (8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f003 0304 	and.w	r3, r3, #4
 8007e48:	2b04      	cmp	r3, #4
 8007e4a:	d10c      	bne.n	8007e66 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8007e4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d109      	bne.n	8007e66 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007e52:	4b68      	ldr	r3, [pc, #416]	@ (8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	08db      	lsrs	r3, r3, #3
 8007e58:	f003 0303 	and.w	r3, r3, #3
 8007e5c:	4a66      	ldr	r2, [pc, #408]	@ (8007ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8007e5e:	fa22 f303 	lsr.w	r3, r2, r3
 8007e62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e64:	e01e      	b.n	8007ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007e66:	4b63      	ldr	r3, [pc, #396]	@ (8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e72:	d106      	bne.n	8007e82 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8007e74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e76:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e7a:	d102      	bne.n	8007e82 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007e7c:	4b5f      	ldr	r3, [pc, #380]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8007e7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e80:	e010      	b.n	8007ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007e82:	4b5c      	ldr	r3, [pc, #368]	@ (8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e8a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e8e:	d106      	bne.n	8007e9e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8007e90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e96:	d102      	bne.n	8007e9e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007e98:	4b59      	ldr	r3, [pc, #356]	@ (8008000 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8007e9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e9c:	e002      	b.n	8007ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007ea2:	e386      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007ea4:	e385      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007ea6:	4b57      	ldr	r3, [pc, #348]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8007ea8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007eaa:	e382      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8007eac:	2300      	movs	r3, #0
 8007eae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007eb0:	e37f      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8007eb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007eb6:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8007eba:	430b      	orrs	r3, r1
 8007ebc:	f040 80a7 	bne.w	800800e <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8007ec0:	4b4c      	ldr	r3, [pc, #304]	@ (8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007ec2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ec4:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007ec8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ecc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007ed0:	d055      	beq.n	8007f7e <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8007ed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ed4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007ed8:	f200 8096 	bhi.w	8008008 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8007edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ede:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007ee2:	f000 8084 	beq.w	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8007ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007eec:	f200 808c 	bhi.w	8008008 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8007ef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ef2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007ef6:	d030      	beq.n	8007f5a <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8007ef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007efa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007efe:	f200 8083 	bhi.w	8008008 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8007f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d004      	beq.n	8007f12 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8007f08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f0a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007f0e:	d012      	beq.n	8007f36 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8007f10:	e07a      	b.n	8008008 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007f12:	4b38      	ldr	r3, [pc, #224]	@ (8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f1a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007f1e:	d107      	bne.n	8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007f20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007f24:	4618      	mov	r0, r3
 8007f26:	f000 fe0b 	bl	8008b40 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007f2e:	e340      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007f30:	2300      	movs	r3, #0
 8007f32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f34:	e33d      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007f36:	4b2f      	ldr	r3, [pc, #188]	@ (8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f3e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007f42:	d107      	bne.n	8007f54 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f44:	f107 0318 	add.w	r3, r7, #24
 8007f48:	4618      	mov	r0, r3
 8007f4a:	f000 fb51 	bl	80085f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007f4e:	69bb      	ldr	r3, [r7, #24]
 8007f50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007f52:	e32e      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007f54:	2300      	movs	r3, #0
 8007f56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f58:	e32b      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007f5a:	4b26      	ldr	r3, [pc, #152]	@ (8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007f62:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f66:	d107      	bne.n	8007f78 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007f68:	f107 030c 	add.w	r3, r7, #12
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	f000 fc93 	bl	8008898 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007f76:	e31c      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007f78:	2300      	movs	r3, #0
 8007f7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f7c:	e319      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007f7e:	4b1d      	ldr	r3, [pc, #116]	@ (8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f82:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007f86:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007f88:	4b1a      	ldr	r3, [pc, #104]	@ (8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f003 0304 	and.w	r3, r3, #4
 8007f90:	2b04      	cmp	r3, #4
 8007f92:	d10c      	bne.n	8007fae <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8007f94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d109      	bne.n	8007fae <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007f9a:	4b16      	ldr	r3, [pc, #88]	@ (8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	08db      	lsrs	r3, r3, #3
 8007fa0:	f003 0303 	and.w	r3, r3, #3
 8007fa4:	4a14      	ldr	r2, [pc, #80]	@ (8007ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8007fa6:	fa22 f303 	lsr.w	r3, r2, r3
 8007faa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007fac:	e01e      	b.n	8007fec <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007fae:	4b11      	ldr	r3, [pc, #68]	@ (8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007fba:	d106      	bne.n	8007fca <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8007fbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fbe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007fc2:	d102      	bne.n	8007fca <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007fc4:	4b0d      	ldr	r3, [pc, #52]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8007fc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007fc8:	e010      	b.n	8007fec <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007fca:	4b0a      	ldr	r3, [pc, #40]	@ (8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007fd2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007fd6:	d106      	bne.n	8007fe6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8007fd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007fde:	d102      	bne.n	8007fe6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007fe0:	4b07      	ldr	r3, [pc, #28]	@ (8008000 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8007fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007fe4:	e002      	b.n	8007fec <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007fea:	e2e2      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007fec:	e2e1      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007fee:	4b05      	ldr	r3, [pc, #20]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8007ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ff2:	e2de      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007ff4:	58024400 	.word	0x58024400
 8007ff8:	03d09000 	.word	0x03d09000
 8007ffc:	003d0900 	.word	0x003d0900
 8008000:	007a1200 	.word	0x007a1200
 8008004:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8008008:	2300      	movs	r3, #0
 800800a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800800c:	e2d1      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800800e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008012:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8008016:	430b      	orrs	r3, r1
 8008018:	f040 809c 	bne.w	8008154 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800801c:	4b93      	ldr	r3, [pc, #588]	@ (800826c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800801e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008020:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008024:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008028:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800802c:	d054      	beq.n	80080d8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800802e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008030:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008034:	f200 808b 	bhi.w	800814e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008038:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800803a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800803e:	f000 8083 	beq.w	8008148 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8008042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008044:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008048:	f200 8081 	bhi.w	800814e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800804c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800804e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008052:	d02f      	beq.n	80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8008054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008056:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800805a:	d878      	bhi.n	800814e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800805c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800805e:	2b00      	cmp	r3, #0
 8008060:	d004      	beq.n	800806c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8008062:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008064:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008068:	d012      	beq.n	8008090 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800806a:	e070      	b.n	800814e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800806c:	4b7f      	ldr	r3, [pc, #508]	@ (800826c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008074:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008078:	d107      	bne.n	800808a <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800807a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800807e:	4618      	mov	r0, r3
 8008080:	f000 fd5e 	bl	8008b40 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008084:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008086:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008088:	e293      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800808a:	2300      	movs	r3, #0
 800808c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800808e:	e290      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008090:	4b76      	ldr	r3, [pc, #472]	@ (800826c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008098:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800809c:	d107      	bne.n	80080ae <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800809e:	f107 0318 	add.w	r3, r7, #24
 80080a2:	4618      	mov	r0, r3
 80080a4:	f000 faa4 	bl	80085f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80080a8:	69bb      	ldr	r3, [r7, #24]
 80080aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80080ac:	e281      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80080ae:	2300      	movs	r3, #0
 80080b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80080b2:	e27e      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80080b4:	4b6d      	ldr	r3, [pc, #436]	@ (800826c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80080bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80080c0:	d107      	bne.n	80080d2 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80080c2:	f107 030c 	add.w	r3, r7, #12
 80080c6:	4618      	mov	r0, r3
 80080c8:	f000 fbe6 	bl	8008898 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80080d0:	e26f      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80080d2:	2300      	movs	r3, #0
 80080d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80080d6:	e26c      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80080d8:	4b64      	ldr	r3, [pc, #400]	@ (800826c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80080da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080dc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80080e0:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80080e2:	4b62      	ldr	r3, [pc, #392]	@ (800826c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f003 0304 	and.w	r3, r3, #4
 80080ea:	2b04      	cmp	r3, #4
 80080ec:	d10c      	bne.n	8008108 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 80080ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d109      	bne.n	8008108 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80080f4:	4b5d      	ldr	r3, [pc, #372]	@ (800826c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	08db      	lsrs	r3, r3, #3
 80080fa:	f003 0303 	and.w	r3, r3, #3
 80080fe:	4a5c      	ldr	r2, [pc, #368]	@ (8008270 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8008100:	fa22 f303 	lsr.w	r3, r2, r3
 8008104:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008106:	e01e      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008108:	4b58      	ldr	r3, [pc, #352]	@ (800826c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008110:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008114:	d106      	bne.n	8008124 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8008116:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008118:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800811c:	d102      	bne.n	8008124 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800811e:	4b55      	ldr	r3, [pc, #340]	@ (8008274 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008120:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008122:	e010      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008124:	4b51      	ldr	r3, [pc, #324]	@ (800826c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800812c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008130:	d106      	bne.n	8008140 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8008132:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008134:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008138:	d102      	bne.n	8008140 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800813a:	4b4f      	ldr	r3, [pc, #316]	@ (8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800813c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800813e:	e002      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008140:	2300      	movs	r3, #0
 8008142:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008144:	e235      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008146:	e234      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008148:	4b4c      	ldr	r3, [pc, #304]	@ (800827c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800814a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800814c:	e231      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800814e:	2300      	movs	r3, #0
 8008150:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008152:	e22e      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8008154:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008158:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800815c:	430b      	orrs	r3, r1
 800815e:	f040 808f 	bne.w	8008280 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8008162:	4b42      	ldr	r3, [pc, #264]	@ (800826c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008164:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008166:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800816a:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800816c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800816e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008172:	d06b      	beq.n	800824c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8008174:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008176:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800817a:	d874      	bhi.n	8008266 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800817c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800817e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008182:	d056      	beq.n	8008232 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8008184:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008186:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800818a:	d86c      	bhi.n	8008266 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800818c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800818e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008192:	d03b      	beq.n	800820c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8008194:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008196:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800819a:	d864      	bhi.n	8008266 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800819c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800819e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80081a2:	d021      	beq.n	80081e8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80081a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081a6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80081aa:	d85c      	bhi.n	8008266 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80081ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d004      	beq.n	80081bc <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 80081b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80081b8:	d004      	beq.n	80081c4 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 80081ba:	e054      	b.n	8008266 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 80081bc:	f7fe fa20 	bl	8006600 <HAL_RCC_GetPCLK1Freq>
 80081c0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80081c2:	e1f6      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80081c4:	4b29      	ldr	r3, [pc, #164]	@ (800826c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80081cc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80081d0:	d107      	bne.n	80081e2 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80081d2:	f107 0318 	add.w	r3, r7, #24
 80081d6:	4618      	mov	r0, r3
 80081d8:	f000 fa0a 	bl	80085f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80081dc:	69fb      	ldr	r3, [r7, #28]
 80081de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80081e0:	e1e7      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80081e2:	2300      	movs	r3, #0
 80081e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081e6:	e1e4      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80081e8:	4b20      	ldr	r3, [pc, #128]	@ (800826c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80081f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80081f4:	d107      	bne.n	8008206 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80081f6:	f107 030c 	add.w	r3, r7, #12
 80081fa:	4618      	mov	r0, r3
 80081fc:	f000 fb4c 	bl	8008898 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008200:	693b      	ldr	r3, [r7, #16]
 8008202:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008204:	e1d5      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008206:	2300      	movs	r3, #0
 8008208:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800820a:	e1d2      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800820c:	4b17      	ldr	r3, [pc, #92]	@ (800826c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f003 0304 	and.w	r3, r3, #4
 8008214:	2b04      	cmp	r3, #4
 8008216:	d109      	bne.n	800822c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008218:	4b14      	ldr	r3, [pc, #80]	@ (800826c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	08db      	lsrs	r3, r3, #3
 800821e:	f003 0303 	and.w	r3, r3, #3
 8008222:	4a13      	ldr	r2, [pc, #76]	@ (8008270 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8008224:	fa22 f303 	lsr.w	r3, r2, r3
 8008228:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800822a:	e1c2      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800822c:	2300      	movs	r3, #0
 800822e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008230:	e1bf      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008232:	4b0e      	ldr	r3, [pc, #56]	@ (800826c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800823a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800823e:	d102      	bne.n	8008246 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8008240:	4b0c      	ldr	r3, [pc, #48]	@ (8008274 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008242:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008244:	e1b5      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008246:	2300      	movs	r3, #0
 8008248:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800824a:	e1b2      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800824c:	4b07      	ldr	r3, [pc, #28]	@ (800826c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008254:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008258:	d102      	bne.n	8008260 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800825a:	4b07      	ldr	r3, [pc, #28]	@ (8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800825c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800825e:	e1a8      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008260:	2300      	movs	r3, #0
 8008262:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008264:	e1a5      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008266:	2300      	movs	r3, #0
 8008268:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800826a:	e1a2      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800826c:	58024400 	.word	0x58024400
 8008270:	03d09000 	.word	0x03d09000
 8008274:	003d0900 	.word	0x003d0900
 8008278:	007a1200 	.word	0x007a1200
 800827c:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8008280:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008284:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8008288:	430b      	orrs	r3, r1
 800828a:	d173      	bne.n	8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800828c:	4b9c      	ldr	r3, [pc, #624]	@ (8008500 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800828e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008290:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008294:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008298:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800829c:	d02f      	beq.n	80082fe <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800829e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80082a4:	d863      	bhi.n	800836e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 80082a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d004      	beq.n	80082b6 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 80082ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80082b2:	d012      	beq.n	80082da <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 80082b4:	e05b      	b.n	800836e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80082b6:	4b92      	ldr	r3, [pc, #584]	@ (8008500 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80082be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80082c2:	d107      	bne.n	80082d4 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80082c4:	f107 0318 	add.w	r3, r7, #24
 80082c8:	4618      	mov	r0, r3
 80082ca:	f000 f991 	bl	80085f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80082ce:	69bb      	ldr	r3, [r7, #24]
 80082d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80082d2:	e16e      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80082d4:	2300      	movs	r3, #0
 80082d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80082d8:	e16b      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80082da:	4b89      	ldr	r3, [pc, #548]	@ (8008500 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80082e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80082e6:	d107      	bne.n	80082f8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80082e8:	f107 030c 	add.w	r3, r7, #12
 80082ec:	4618      	mov	r0, r3
 80082ee:	f000 fad3 	bl	8008898 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80082f2:	697b      	ldr	r3, [r7, #20]
 80082f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80082f6:	e15c      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80082f8:	2300      	movs	r3, #0
 80082fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80082fc:	e159      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80082fe:	4b80      	ldr	r3, [pc, #512]	@ (8008500 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008300:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008302:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008306:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008308:	4b7d      	ldr	r3, [pc, #500]	@ (8008500 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f003 0304 	and.w	r3, r3, #4
 8008310:	2b04      	cmp	r3, #4
 8008312:	d10c      	bne.n	800832e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8008314:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008316:	2b00      	cmp	r3, #0
 8008318:	d109      	bne.n	800832e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800831a:	4b79      	ldr	r3, [pc, #484]	@ (8008500 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	08db      	lsrs	r3, r3, #3
 8008320:	f003 0303 	and.w	r3, r3, #3
 8008324:	4a77      	ldr	r2, [pc, #476]	@ (8008504 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8008326:	fa22 f303 	lsr.w	r3, r2, r3
 800832a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800832c:	e01e      	b.n	800836c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800832e:	4b74      	ldr	r3, [pc, #464]	@ (8008500 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008336:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800833a:	d106      	bne.n	800834a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800833c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800833e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008342:	d102      	bne.n	800834a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008344:	4b70      	ldr	r3, [pc, #448]	@ (8008508 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8008346:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008348:	e010      	b.n	800836c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800834a:	4b6d      	ldr	r3, [pc, #436]	@ (8008500 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008352:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008356:	d106      	bne.n	8008366 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8008358:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800835a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800835e:	d102      	bne.n	8008366 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008360:	4b6a      	ldr	r3, [pc, #424]	@ (800850c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8008362:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008364:	e002      	b.n	800836c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008366:	2300      	movs	r3, #0
 8008368:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800836a:	e122      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800836c:	e121      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800836e:	2300      	movs	r3, #0
 8008370:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008372:	e11e      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8008374:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008378:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800837c:	430b      	orrs	r3, r1
 800837e:	d133      	bne.n	80083e8 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8008380:	4b5f      	ldr	r3, [pc, #380]	@ (8008500 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008382:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008384:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008388:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800838a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800838c:	2b00      	cmp	r3, #0
 800838e:	d004      	beq.n	800839a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8008390:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008392:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008396:	d012      	beq.n	80083be <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8008398:	e023      	b.n	80083e2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800839a:	4b59      	ldr	r3, [pc, #356]	@ (8008500 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80083a6:	d107      	bne.n	80083b8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80083a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80083ac:	4618      	mov	r0, r3
 80083ae:	f000 fbc7 	bl	8008b40 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80083b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80083b6:	e0fc      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80083b8:	2300      	movs	r3, #0
 80083ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083bc:	e0f9      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80083be:	4b50      	ldr	r3, [pc, #320]	@ (8008500 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80083c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80083ca:	d107      	bne.n	80083dc <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80083cc:	f107 0318 	add.w	r3, r7, #24
 80083d0:	4618      	mov	r0, r3
 80083d2:	f000 f90d 	bl	80085f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80083d6:	6a3b      	ldr	r3, [r7, #32]
 80083d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80083da:	e0ea      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80083dc:	2300      	movs	r3, #0
 80083de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083e0:	e0e7      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80083e2:	2300      	movs	r3, #0
 80083e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083e6:	e0e4      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80083e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80083ec:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80083f0:	430b      	orrs	r3, r1
 80083f2:	f040 808d 	bne.w	8008510 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80083f6:	4b42      	ldr	r3, [pc, #264]	@ (8008500 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80083f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083fa:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80083fe:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008400:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008402:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008406:	d06b      	beq.n	80084e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8008408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800840a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800840e:	d874      	bhi.n	80084fa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008412:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008416:	d056      	beq.n	80084c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8008418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800841a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800841e:	d86c      	bhi.n	80084fa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008422:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008426:	d03b      	beq.n	80084a0 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8008428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800842a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800842e:	d864      	bhi.n	80084fa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008432:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008436:	d021      	beq.n	800847c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8008438:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800843a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800843e:	d85c      	bhi.n	80084fa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008440:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008442:	2b00      	cmp	r3, #0
 8008444:	d004      	beq.n	8008450 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8008446:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008448:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800844c:	d004      	beq.n	8008458 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800844e:	e054      	b.n	80084fa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8008450:	f000 f8b8 	bl	80085c4 <HAL_RCCEx_GetD3PCLK1Freq>
 8008454:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008456:	e0ac      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008458:	4b29      	ldr	r3, [pc, #164]	@ (8008500 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008460:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008464:	d107      	bne.n	8008476 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008466:	f107 0318 	add.w	r3, r7, #24
 800846a:	4618      	mov	r0, r3
 800846c:	f000 f8c0 	bl	80085f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008470:	69fb      	ldr	r3, [r7, #28]
 8008472:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008474:	e09d      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008476:	2300      	movs	r3, #0
 8008478:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800847a:	e09a      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800847c:	4b20      	ldr	r3, [pc, #128]	@ (8008500 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008484:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008488:	d107      	bne.n	800849a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800848a:	f107 030c 	add.w	r3, r7, #12
 800848e:	4618      	mov	r0, r3
 8008490:	f000 fa02 	bl	8008898 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008494:	693b      	ldr	r3, [r7, #16]
 8008496:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008498:	e08b      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800849a:	2300      	movs	r3, #0
 800849c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800849e:	e088      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80084a0:	4b17      	ldr	r3, [pc, #92]	@ (8008500 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f003 0304 	and.w	r3, r3, #4
 80084a8:	2b04      	cmp	r3, #4
 80084aa:	d109      	bne.n	80084c0 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80084ac:	4b14      	ldr	r3, [pc, #80]	@ (8008500 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	08db      	lsrs	r3, r3, #3
 80084b2:	f003 0303 	and.w	r3, r3, #3
 80084b6:	4a13      	ldr	r2, [pc, #76]	@ (8008504 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80084b8:	fa22 f303 	lsr.w	r3, r2, r3
 80084bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084be:	e078      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80084c0:	2300      	movs	r3, #0
 80084c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084c4:	e075      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80084c6:	4b0e      	ldr	r3, [pc, #56]	@ (8008500 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80084d2:	d102      	bne.n	80084da <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 80084d4:	4b0c      	ldr	r3, [pc, #48]	@ (8008508 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80084d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084d8:	e06b      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80084da:	2300      	movs	r3, #0
 80084dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084de:	e068      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80084e0:	4b07      	ldr	r3, [pc, #28]	@ (8008500 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80084e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80084ec:	d102      	bne.n	80084f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 80084ee:	4b07      	ldr	r3, [pc, #28]	@ (800850c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80084f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084f2:	e05e      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80084f4:	2300      	movs	r3, #0
 80084f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084f8:	e05b      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 80084fa:	2300      	movs	r3, #0
 80084fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084fe:	e058      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008500:	58024400 	.word	0x58024400
 8008504:	03d09000 	.word	0x03d09000
 8008508:	003d0900 	.word	0x003d0900
 800850c:	007a1200 	.word	0x007a1200
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008510:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008514:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8008518:	430b      	orrs	r3, r1
 800851a:	d148      	bne.n	80085ae <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800851c:	4b27      	ldr	r3, [pc, #156]	@ (80085bc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800851e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008520:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008524:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008526:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008528:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800852c:	d02a      	beq.n	8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800852e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008530:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008534:	d838      	bhi.n	80085a8 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8008536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008538:	2b00      	cmp	r3, #0
 800853a:	d004      	beq.n	8008546 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800853c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800853e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008542:	d00d      	beq.n	8008560 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8008544:	e030      	b.n	80085a8 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008546:	4b1d      	ldr	r3, [pc, #116]	@ (80085bc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800854e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008552:	d102      	bne.n	800855a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8008554:	4b1a      	ldr	r3, [pc, #104]	@ (80085c0 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8008556:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008558:	e02b      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800855a:	2300      	movs	r3, #0
 800855c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800855e:	e028      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008560:	4b16      	ldr	r3, [pc, #88]	@ (80085bc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008568:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800856c:	d107      	bne.n	800857e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800856e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008572:	4618      	mov	r0, r3
 8008574:	f000 fae4 	bl	8008b40 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800857a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800857c:	e019      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800857e:	2300      	movs	r3, #0
 8008580:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008582:	e016      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008584:	4b0d      	ldr	r3, [pc, #52]	@ (80085bc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800858c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008590:	d107      	bne.n	80085a2 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008592:	f107 0318 	add.w	r3, r7, #24
 8008596:	4618      	mov	r0, r3
 8008598:	f000 f82a 	bl	80085f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800859c:	69fb      	ldr	r3, [r7, #28]
 800859e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80085a0:	e007      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80085a2:	2300      	movs	r3, #0
 80085a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085a6:	e004      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80085a8:	2300      	movs	r3, #0
 80085aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085ac:	e001      	b.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 80085ae:	2300      	movs	r3, #0
 80085b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 80085b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80085b4:	4618      	mov	r0, r3
 80085b6:	3740      	adds	r7, #64	@ 0x40
 80085b8:	46bd      	mov	sp, r7
 80085ba:	bd80      	pop	{r7, pc}
 80085bc:	58024400 	.word	0x58024400
 80085c0:	007a1200 	.word	0x007a1200

080085c4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80085c8:	f7fd ffea 	bl	80065a0 <HAL_RCC_GetHCLKFreq>
 80085cc:	4602      	mov	r2, r0
 80085ce:	4b06      	ldr	r3, [pc, #24]	@ (80085e8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80085d0:	6a1b      	ldr	r3, [r3, #32]
 80085d2:	091b      	lsrs	r3, r3, #4
 80085d4:	f003 0307 	and.w	r3, r3, #7
 80085d8:	4904      	ldr	r1, [pc, #16]	@ (80085ec <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80085da:	5ccb      	ldrb	r3, [r1, r3]
 80085dc:	f003 031f 	and.w	r3, r3, #31
 80085e0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80085e4:	4618      	mov	r0, r3
 80085e6:	bd80      	pop	{r7, pc}
 80085e8:	58024400 	.word	0x58024400
 80085ec:	08012ea4 	.word	0x08012ea4

080085f0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80085f0:	b480      	push	{r7}
 80085f2:	b089      	sub	sp, #36	@ 0x24
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80085f8:	4ba1      	ldr	r3, [pc, #644]	@ (8008880 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80085fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085fc:	f003 0303 	and.w	r3, r3, #3
 8008600:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008602:	4b9f      	ldr	r3, [pc, #636]	@ (8008880 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008606:	0b1b      	lsrs	r3, r3, #12
 8008608:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800860c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800860e:	4b9c      	ldr	r3, [pc, #624]	@ (8008880 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008612:	091b      	lsrs	r3, r3, #4
 8008614:	f003 0301 	and.w	r3, r3, #1
 8008618:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800861a:	4b99      	ldr	r3, [pc, #612]	@ (8008880 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800861c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800861e:	08db      	lsrs	r3, r3, #3
 8008620:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008624:	693a      	ldr	r2, [r7, #16]
 8008626:	fb02 f303 	mul.w	r3, r2, r3
 800862a:	ee07 3a90 	vmov	s15, r3
 800862e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008632:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008636:	697b      	ldr	r3, [r7, #20]
 8008638:	2b00      	cmp	r3, #0
 800863a:	f000 8111 	beq.w	8008860 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800863e:	69bb      	ldr	r3, [r7, #24]
 8008640:	2b02      	cmp	r3, #2
 8008642:	f000 8083 	beq.w	800874c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008646:	69bb      	ldr	r3, [r7, #24]
 8008648:	2b02      	cmp	r3, #2
 800864a:	f200 80a1 	bhi.w	8008790 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800864e:	69bb      	ldr	r3, [r7, #24]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d003      	beq.n	800865c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008654:	69bb      	ldr	r3, [r7, #24]
 8008656:	2b01      	cmp	r3, #1
 8008658:	d056      	beq.n	8008708 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800865a:	e099      	b.n	8008790 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800865c:	4b88      	ldr	r3, [pc, #544]	@ (8008880 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f003 0320 	and.w	r3, r3, #32
 8008664:	2b00      	cmp	r3, #0
 8008666:	d02d      	beq.n	80086c4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008668:	4b85      	ldr	r3, [pc, #532]	@ (8008880 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	08db      	lsrs	r3, r3, #3
 800866e:	f003 0303 	and.w	r3, r3, #3
 8008672:	4a84      	ldr	r2, [pc, #528]	@ (8008884 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008674:	fa22 f303 	lsr.w	r3, r2, r3
 8008678:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800867a:	68bb      	ldr	r3, [r7, #8]
 800867c:	ee07 3a90 	vmov	s15, r3
 8008680:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008684:	697b      	ldr	r3, [r7, #20]
 8008686:	ee07 3a90 	vmov	s15, r3
 800868a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800868e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008692:	4b7b      	ldr	r3, [pc, #492]	@ (8008880 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008694:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008696:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800869a:	ee07 3a90 	vmov	s15, r3
 800869e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80086a2:	ed97 6a03 	vldr	s12, [r7, #12]
 80086a6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008888 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80086aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80086ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80086b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80086b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80086ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80086be:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80086c2:	e087      	b.n	80087d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80086c4:	697b      	ldr	r3, [r7, #20]
 80086c6:	ee07 3a90 	vmov	s15, r3
 80086ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086ce:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800888c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80086d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80086d6:	4b6a      	ldr	r3, [pc, #424]	@ (8008880 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80086d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086de:	ee07 3a90 	vmov	s15, r3
 80086e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80086e6:	ed97 6a03 	vldr	s12, [r7, #12]
 80086ea:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008888 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80086ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80086f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80086f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80086fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80086fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008702:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008706:	e065      	b.n	80087d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008708:	697b      	ldr	r3, [r7, #20]
 800870a:	ee07 3a90 	vmov	s15, r3
 800870e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008712:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008890 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008716:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800871a:	4b59      	ldr	r3, [pc, #356]	@ (8008880 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800871c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800871e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008722:	ee07 3a90 	vmov	s15, r3
 8008726:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800872a:	ed97 6a03 	vldr	s12, [r7, #12]
 800872e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008888 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008732:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008736:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800873a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800873e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008742:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008746:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800874a:	e043      	b.n	80087d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800874c:	697b      	ldr	r3, [r7, #20]
 800874e:	ee07 3a90 	vmov	s15, r3
 8008752:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008756:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008894 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800875a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800875e:	4b48      	ldr	r3, [pc, #288]	@ (8008880 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008760:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008762:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008766:	ee07 3a90 	vmov	s15, r3
 800876a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800876e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008772:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008888 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008776:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800877a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800877e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008782:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008786:	ee67 7a27 	vmul.f32	s15, s14, s15
 800878a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800878e:	e021      	b.n	80087d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008790:	697b      	ldr	r3, [r7, #20]
 8008792:	ee07 3a90 	vmov	s15, r3
 8008796:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800879a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008890 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800879e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80087a2:	4b37      	ldr	r3, [pc, #220]	@ (8008880 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80087a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087aa:	ee07 3a90 	vmov	s15, r3
 80087ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80087b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80087b6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008888 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80087ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80087be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80087c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80087c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80087ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80087d2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80087d4:	4b2a      	ldr	r3, [pc, #168]	@ (8008880 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80087d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087d8:	0a5b      	lsrs	r3, r3, #9
 80087da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80087de:	ee07 3a90 	vmov	s15, r3
 80087e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80087e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80087ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 80087ee:	edd7 6a07 	vldr	s13, [r7, #28]
 80087f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80087f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80087fa:	ee17 2a90 	vmov	r2, s15
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8008802:	4b1f      	ldr	r3, [pc, #124]	@ (8008880 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008804:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008806:	0c1b      	lsrs	r3, r3, #16
 8008808:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800880c:	ee07 3a90 	vmov	s15, r3
 8008810:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008814:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008818:	ee37 7a87 	vadd.f32	s14, s15, s14
 800881c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008820:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008824:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008828:	ee17 2a90 	vmov	r2, s15
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8008830:	4b13      	ldr	r3, [pc, #76]	@ (8008880 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008834:	0e1b      	lsrs	r3, r3, #24
 8008836:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800883a:	ee07 3a90 	vmov	s15, r3
 800883e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008842:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008846:	ee37 7a87 	vadd.f32	s14, s15, s14
 800884a:	edd7 6a07 	vldr	s13, [r7, #28]
 800884e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008852:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008856:	ee17 2a90 	vmov	r2, s15
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800885e:	e008      	b.n	8008872 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2200      	movs	r2, #0
 8008864:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2200      	movs	r2, #0
 800886a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2200      	movs	r2, #0
 8008870:	609a      	str	r2, [r3, #8]
}
 8008872:	bf00      	nop
 8008874:	3724      	adds	r7, #36	@ 0x24
 8008876:	46bd      	mov	sp, r7
 8008878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887c:	4770      	bx	lr
 800887e:	bf00      	nop
 8008880:	58024400 	.word	0x58024400
 8008884:	03d09000 	.word	0x03d09000
 8008888:	46000000 	.word	0x46000000
 800888c:	4c742400 	.word	0x4c742400
 8008890:	4a742400 	.word	0x4a742400
 8008894:	4af42400 	.word	0x4af42400

08008898 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8008898:	b480      	push	{r7}
 800889a:	b089      	sub	sp, #36	@ 0x24
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80088a0:	4ba1      	ldr	r3, [pc, #644]	@ (8008b28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80088a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088a4:	f003 0303 	and.w	r3, r3, #3
 80088a8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80088aa:	4b9f      	ldr	r3, [pc, #636]	@ (8008b28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80088ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088ae:	0d1b      	lsrs	r3, r3, #20
 80088b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80088b4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80088b6:	4b9c      	ldr	r3, [pc, #624]	@ (8008b28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80088b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088ba:	0a1b      	lsrs	r3, r3, #8
 80088bc:	f003 0301 	and.w	r3, r3, #1
 80088c0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80088c2:	4b99      	ldr	r3, [pc, #612]	@ (8008b28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80088c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088c6:	08db      	lsrs	r3, r3, #3
 80088c8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80088cc:	693a      	ldr	r2, [r7, #16]
 80088ce:	fb02 f303 	mul.w	r3, r2, r3
 80088d2:	ee07 3a90 	vmov	s15, r3
 80088d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80088da:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80088de:	697b      	ldr	r3, [r7, #20]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	f000 8111 	beq.w	8008b08 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80088e6:	69bb      	ldr	r3, [r7, #24]
 80088e8:	2b02      	cmp	r3, #2
 80088ea:	f000 8083 	beq.w	80089f4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80088ee:	69bb      	ldr	r3, [r7, #24]
 80088f0:	2b02      	cmp	r3, #2
 80088f2:	f200 80a1 	bhi.w	8008a38 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80088f6:	69bb      	ldr	r3, [r7, #24]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d003      	beq.n	8008904 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80088fc:	69bb      	ldr	r3, [r7, #24]
 80088fe:	2b01      	cmp	r3, #1
 8008900:	d056      	beq.n	80089b0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008902:	e099      	b.n	8008a38 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008904:	4b88      	ldr	r3, [pc, #544]	@ (8008b28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	f003 0320 	and.w	r3, r3, #32
 800890c:	2b00      	cmp	r3, #0
 800890e:	d02d      	beq.n	800896c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008910:	4b85      	ldr	r3, [pc, #532]	@ (8008b28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	08db      	lsrs	r3, r3, #3
 8008916:	f003 0303 	and.w	r3, r3, #3
 800891a:	4a84      	ldr	r2, [pc, #528]	@ (8008b2c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800891c:	fa22 f303 	lsr.w	r3, r2, r3
 8008920:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	ee07 3a90 	vmov	s15, r3
 8008928:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800892c:	697b      	ldr	r3, [r7, #20]
 800892e:	ee07 3a90 	vmov	s15, r3
 8008932:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008936:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800893a:	4b7b      	ldr	r3, [pc, #492]	@ (8008b28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800893c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800893e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008942:	ee07 3a90 	vmov	s15, r3
 8008946:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800894a:	ed97 6a03 	vldr	s12, [r7, #12]
 800894e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008b30 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008952:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008956:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800895a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800895e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008962:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008966:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800896a:	e087      	b.n	8008a7c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800896c:	697b      	ldr	r3, [r7, #20]
 800896e:	ee07 3a90 	vmov	s15, r3
 8008972:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008976:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008b34 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800897a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800897e:	4b6a      	ldr	r3, [pc, #424]	@ (8008b28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008982:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008986:	ee07 3a90 	vmov	s15, r3
 800898a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800898e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008992:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008b30 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008996:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800899a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800899e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80089a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80089a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80089ae:	e065      	b.n	8008a7c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80089b0:	697b      	ldr	r3, [r7, #20]
 80089b2:	ee07 3a90 	vmov	s15, r3
 80089b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089ba:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008b38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80089be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80089c2:	4b59      	ldr	r3, [pc, #356]	@ (8008b28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80089c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089ca:	ee07 3a90 	vmov	s15, r3
 80089ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80089d6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008b30 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80089da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80089de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80089e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80089e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80089ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80089f2:	e043      	b.n	8008a7c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80089f4:	697b      	ldr	r3, [r7, #20]
 80089f6:	ee07 3a90 	vmov	s15, r3
 80089fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089fe:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008b3c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008a02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a06:	4b48      	ldr	r3, [pc, #288]	@ (8008b28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a0e:	ee07 3a90 	vmov	s15, r3
 8008a12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a16:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a1a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008b30 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008a1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a32:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008a36:	e021      	b.n	8008a7c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008a38:	697b      	ldr	r3, [r7, #20]
 8008a3a:	ee07 3a90 	vmov	s15, r3
 8008a3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a42:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008b38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008a46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a4a:	4b37      	ldr	r3, [pc, #220]	@ (8008b28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a52:	ee07 3a90 	vmov	s15, r3
 8008a56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a5a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a5e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008b30 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008a62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a76:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008a7a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8008a7c:	4b2a      	ldr	r3, [pc, #168]	@ (8008b28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a80:	0a5b      	lsrs	r3, r3, #9
 8008a82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008a86:	ee07 3a90 	vmov	s15, r3
 8008a8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008a92:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008a96:	edd7 6a07 	vldr	s13, [r7, #28]
 8008a9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008a9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008aa2:	ee17 2a90 	vmov	r2, s15
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8008aaa:	4b1f      	ldr	r3, [pc, #124]	@ (8008b28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008aae:	0c1b      	lsrs	r3, r3, #16
 8008ab0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008ab4:	ee07 3a90 	vmov	s15, r3
 8008ab8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008abc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008ac0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008ac4:	edd7 6a07 	vldr	s13, [r7, #28]
 8008ac8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008acc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008ad0:	ee17 2a90 	vmov	r2, s15
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8008ad8:	4b13      	ldr	r3, [pc, #76]	@ (8008b28 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008adc:	0e1b      	lsrs	r3, r3, #24
 8008ade:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008ae2:	ee07 3a90 	vmov	s15, r3
 8008ae6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008aea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008aee:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008af2:	edd7 6a07 	vldr	s13, [r7, #28]
 8008af6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008afa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008afe:	ee17 2a90 	vmov	r2, s15
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008b06:	e008      	b.n	8008b1a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2200      	movs	r2, #0
 8008b12:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2200      	movs	r2, #0
 8008b18:	609a      	str	r2, [r3, #8]
}
 8008b1a:	bf00      	nop
 8008b1c:	3724      	adds	r7, #36	@ 0x24
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b24:	4770      	bx	lr
 8008b26:	bf00      	nop
 8008b28:	58024400 	.word	0x58024400
 8008b2c:	03d09000 	.word	0x03d09000
 8008b30:	46000000 	.word	0x46000000
 8008b34:	4c742400 	.word	0x4c742400
 8008b38:	4a742400 	.word	0x4a742400
 8008b3c:	4af42400 	.word	0x4af42400

08008b40 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8008b40:	b480      	push	{r7}
 8008b42:	b089      	sub	sp, #36	@ 0x24
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008b48:	4ba0      	ldr	r3, [pc, #640]	@ (8008dcc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008b4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b4c:	f003 0303 	and.w	r3, r3, #3
 8008b50:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8008b52:	4b9e      	ldr	r3, [pc, #632]	@ (8008dcc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008b54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b56:	091b      	lsrs	r3, r3, #4
 8008b58:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008b5c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8008b5e:	4b9b      	ldr	r3, [pc, #620]	@ (8008dcc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b62:	f003 0301 	and.w	r3, r3, #1
 8008b66:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008b68:	4b98      	ldr	r3, [pc, #608]	@ (8008dcc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008b6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b6c:	08db      	lsrs	r3, r3, #3
 8008b6e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008b72:	693a      	ldr	r2, [r7, #16]
 8008b74:	fb02 f303 	mul.w	r3, r2, r3
 8008b78:	ee07 3a90 	vmov	s15, r3
 8008b7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b80:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8008b84:	697b      	ldr	r3, [r7, #20]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	f000 8111 	beq.w	8008dae <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8008b8c:	69bb      	ldr	r3, [r7, #24]
 8008b8e:	2b02      	cmp	r3, #2
 8008b90:	f000 8083 	beq.w	8008c9a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8008b94:	69bb      	ldr	r3, [r7, #24]
 8008b96:	2b02      	cmp	r3, #2
 8008b98:	f200 80a1 	bhi.w	8008cde <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8008b9c:	69bb      	ldr	r3, [r7, #24]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d003      	beq.n	8008baa <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8008ba2:	69bb      	ldr	r3, [r7, #24]
 8008ba4:	2b01      	cmp	r3, #1
 8008ba6:	d056      	beq.n	8008c56 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8008ba8:	e099      	b.n	8008cde <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008baa:	4b88      	ldr	r3, [pc, #544]	@ (8008dcc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	f003 0320 	and.w	r3, r3, #32
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d02d      	beq.n	8008c12 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008bb6:	4b85      	ldr	r3, [pc, #532]	@ (8008dcc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	08db      	lsrs	r3, r3, #3
 8008bbc:	f003 0303 	and.w	r3, r3, #3
 8008bc0:	4a83      	ldr	r2, [pc, #524]	@ (8008dd0 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8008bc2:	fa22 f303 	lsr.w	r3, r2, r3
 8008bc6:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	ee07 3a90 	vmov	s15, r3
 8008bce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008bd2:	697b      	ldr	r3, [r7, #20]
 8008bd4:	ee07 3a90 	vmov	s15, r3
 8008bd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bdc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008be0:	4b7a      	ldr	r3, [pc, #488]	@ (8008dcc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008be2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008be4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008be8:	ee07 3a90 	vmov	s15, r3
 8008bec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008bf0:	ed97 6a03 	vldr	s12, [r7, #12]
 8008bf4:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8008dd4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008bf8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008bfc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c00:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c04:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c0c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008c10:	e087      	b.n	8008d22 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008c12:	697b      	ldr	r3, [r7, #20]
 8008c14:	ee07 3a90 	vmov	s15, r3
 8008c18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c1c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8008dd8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008c20:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c24:	4b69      	ldr	r3, [pc, #420]	@ (8008dcc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008c26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c2c:	ee07 3a90 	vmov	s15, r3
 8008c30:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c34:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c38:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8008dd4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008c3c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c40:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c44:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c48:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c50:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008c54:	e065      	b.n	8008d22 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008c56:	697b      	ldr	r3, [r7, #20]
 8008c58:	ee07 3a90 	vmov	s15, r3
 8008c5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c60:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8008ddc <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8008c64:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c68:	4b58      	ldr	r3, [pc, #352]	@ (8008dcc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c70:	ee07 3a90 	vmov	s15, r3
 8008c74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c78:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c7c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8008dd4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008c80:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c84:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c88:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c8c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c94:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008c98:	e043      	b.n	8008d22 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008c9a:	697b      	ldr	r3, [r7, #20]
 8008c9c:	ee07 3a90 	vmov	s15, r3
 8008ca0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ca4:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8008de0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8008ca8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008cac:	4b47      	ldr	r3, [pc, #284]	@ (8008dcc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008cae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cb4:	ee07 3a90 	vmov	s15, r3
 8008cb8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cbc:	ed97 6a03 	vldr	s12, [r7, #12]
 8008cc0:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8008dd4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008cc4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008cc8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ccc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008cd0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008cd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cd8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008cdc:	e021      	b.n	8008d22 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008cde:	697b      	ldr	r3, [r7, #20]
 8008ce0:	ee07 3a90 	vmov	s15, r3
 8008ce4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ce8:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8008dd8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008cec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008cf0:	4b36      	ldr	r3, [pc, #216]	@ (8008dcc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008cf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cf4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cf8:	ee07 3a90 	vmov	s15, r3
 8008cfc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d00:	ed97 6a03 	vldr	s12, [r7, #12]
 8008d04:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8008dd4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008d08:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d0c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d10:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d14:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d1c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008d20:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8008d22:	4b2a      	ldr	r3, [pc, #168]	@ (8008dcc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d26:	0a5b      	lsrs	r3, r3, #9
 8008d28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008d2c:	ee07 3a90 	vmov	s15, r3
 8008d30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d34:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008d38:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008d3c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008d40:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008d44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008d48:	ee17 2a90 	vmov	r2, s15
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8008d50:	4b1e      	ldr	r3, [pc, #120]	@ (8008dcc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008d52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d54:	0c1b      	lsrs	r3, r3, #16
 8008d56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008d5a:	ee07 3a90 	vmov	s15, r3
 8008d5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d62:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008d66:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008d6a:	edd7 6a07 	vldr	s13, [r7, #28]
 8008d6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008d72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008d76:	ee17 2a90 	vmov	r2, s15
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8008d7e:	4b13      	ldr	r3, [pc, #76]	@ (8008dcc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d82:	0e1b      	lsrs	r3, r3, #24
 8008d84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008d88:	ee07 3a90 	vmov	s15, r3
 8008d8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d90:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008d94:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008d98:	edd7 6a07 	vldr	s13, [r7, #28]
 8008d9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008da0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008da4:	ee17 2a90 	vmov	r2, s15
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8008dac:	e008      	b.n	8008dc0 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	2200      	movs	r2, #0
 8008db2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2200      	movs	r2, #0
 8008db8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	609a      	str	r2, [r3, #8]
}
 8008dc0:	bf00      	nop
 8008dc2:	3724      	adds	r7, #36	@ 0x24
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dca:	4770      	bx	lr
 8008dcc:	58024400 	.word	0x58024400
 8008dd0:	03d09000 	.word	0x03d09000
 8008dd4:	46000000 	.word	0x46000000
 8008dd8:	4c742400 	.word	0x4c742400
 8008ddc:	4a742400 	.word	0x4a742400
 8008de0:	4af42400 	.word	0x4af42400

08008de4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008de4:	b580      	push	{r7, lr}
 8008de6:	b084      	sub	sp, #16
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
 8008dec:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008dee:	2300      	movs	r3, #0
 8008df0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008df2:	4b53      	ldr	r3, [pc, #332]	@ (8008f40 <RCCEx_PLL2_Config+0x15c>)
 8008df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008df6:	f003 0303 	and.w	r3, r3, #3
 8008dfa:	2b03      	cmp	r3, #3
 8008dfc:	d101      	bne.n	8008e02 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008dfe:	2301      	movs	r3, #1
 8008e00:	e099      	b.n	8008f36 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008e02:	4b4f      	ldr	r3, [pc, #316]	@ (8008f40 <RCCEx_PLL2_Config+0x15c>)
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	4a4e      	ldr	r2, [pc, #312]	@ (8008f40 <RCCEx_PLL2_Config+0x15c>)
 8008e08:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008e0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008e0e:	f7f9 fe3d 	bl	8002a8c <HAL_GetTick>
 8008e12:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008e14:	e008      	b.n	8008e28 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008e16:	f7f9 fe39 	bl	8002a8c <HAL_GetTick>
 8008e1a:	4602      	mov	r2, r0
 8008e1c:	68bb      	ldr	r3, [r7, #8]
 8008e1e:	1ad3      	subs	r3, r2, r3
 8008e20:	2b02      	cmp	r3, #2
 8008e22:	d901      	bls.n	8008e28 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008e24:	2303      	movs	r3, #3
 8008e26:	e086      	b.n	8008f36 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008e28:	4b45      	ldr	r3, [pc, #276]	@ (8008f40 <RCCEx_PLL2_Config+0x15c>)
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d1f0      	bne.n	8008e16 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008e34:	4b42      	ldr	r3, [pc, #264]	@ (8008f40 <RCCEx_PLL2_Config+0x15c>)
 8008e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e38:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	031b      	lsls	r3, r3, #12
 8008e42:	493f      	ldr	r1, [pc, #252]	@ (8008f40 <RCCEx_PLL2_Config+0x15c>)
 8008e44:	4313      	orrs	r3, r2
 8008e46:	628b      	str	r3, [r1, #40]	@ 0x28
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	685b      	ldr	r3, [r3, #4]
 8008e4c:	3b01      	subs	r3, #1
 8008e4e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	689b      	ldr	r3, [r3, #8]
 8008e56:	3b01      	subs	r3, #1
 8008e58:	025b      	lsls	r3, r3, #9
 8008e5a:	b29b      	uxth	r3, r3
 8008e5c:	431a      	orrs	r2, r3
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	68db      	ldr	r3, [r3, #12]
 8008e62:	3b01      	subs	r3, #1
 8008e64:	041b      	lsls	r3, r3, #16
 8008e66:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008e6a:	431a      	orrs	r2, r3
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	691b      	ldr	r3, [r3, #16]
 8008e70:	3b01      	subs	r3, #1
 8008e72:	061b      	lsls	r3, r3, #24
 8008e74:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008e78:	4931      	ldr	r1, [pc, #196]	@ (8008f40 <RCCEx_PLL2_Config+0x15c>)
 8008e7a:	4313      	orrs	r3, r2
 8008e7c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008e7e:	4b30      	ldr	r3, [pc, #192]	@ (8008f40 <RCCEx_PLL2_Config+0x15c>)
 8008e80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e82:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	695b      	ldr	r3, [r3, #20]
 8008e8a:	492d      	ldr	r1, [pc, #180]	@ (8008f40 <RCCEx_PLL2_Config+0x15c>)
 8008e8c:	4313      	orrs	r3, r2
 8008e8e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008e90:	4b2b      	ldr	r3, [pc, #172]	@ (8008f40 <RCCEx_PLL2_Config+0x15c>)
 8008e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e94:	f023 0220 	bic.w	r2, r3, #32
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	699b      	ldr	r3, [r3, #24]
 8008e9c:	4928      	ldr	r1, [pc, #160]	@ (8008f40 <RCCEx_PLL2_Config+0x15c>)
 8008e9e:	4313      	orrs	r3, r2
 8008ea0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008ea2:	4b27      	ldr	r3, [pc, #156]	@ (8008f40 <RCCEx_PLL2_Config+0x15c>)
 8008ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ea6:	4a26      	ldr	r2, [pc, #152]	@ (8008f40 <RCCEx_PLL2_Config+0x15c>)
 8008ea8:	f023 0310 	bic.w	r3, r3, #16
 8008eac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008eae:	4b24      	ldr	r3, [pc, #144]	@ (8008f40 <RCCEx_PLL2_Config+0x15c>)
 8008eb0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008eb2:	4b24      	ldr	r3, [pc, #144]	@ (8008f44 <RCCEx_PLL2_Config+0x160>)
 8008eb4:	4013      	ands	r3, r2
 8008eb6:	687a      	ldr	r2, [r7, #4]
 8008eb8:	69d2      	ldr	r2, [r2, #28]
 8008eba:	00d2      	lsls	r2, r2, #3
 8008ebc:	4920      	ldr	r1, [pc, #128]	@ (8008f40 <RCCEx_PLL2_Config+0x15c>)
 8008ebe:	4313      	orrs	r3, r2
 8008ec0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008ec2:	4b1f      	ldr	r3, [pc, #124]	@ (8008f40 <RCCEx_PLL2_Config+0x15c>)
 8008ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ec6:	4a1e      	ldr	r2, [pc, #120]	@ (8008f40 <RCCEx_PLL2_Config+0x15c>)
 8008ec8:	f043 0310 	orr.w	r3, r3, #16
 8008ecc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d106      	bne.n	8008ee2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008ed4:	4b1a      	ldr	r3, [pc, #104]	@ (8008f40 <RCCEx_PLL2_Config+0x15c>)
 8008ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ed8:	4a19      	ldr	r2, [pc, #100]	@ (8008f40 <RCCEx_PLL2_Config+0x15c>)
 8008eda:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008ede:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008ee0:	e00f      	b.n	8008f02 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	2b01      	cmp	r3, #1
 8008ee6:	d106      	bne.n	8008ef6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008ee8:	4b15      	ldr	r3, [pc, #84]	@ (8008f40 <RCCEx_PLL2_Config+0x15c>)
 8008eea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eec:	4a14      	ldr	r2, [pc, #80]	@ (8008f40 <RCCEx_PLL2_Config+0x15c>)
 8008eee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008ef2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008ef4:	e005      	b.n	8008f02 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008ef6:	4b12      	ldr	r3, [pc, #72]	@ (8008f40 <RCCEx_PLL2_Config+0x15c>)
 8008ef8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008efa:	4a11      	ldr	r2, [pc, #68]	@ (8008f40 <RCCEx_PLL2_Config+0x15c>)
 8008efc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008f00:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008f02:	4b0f      	ldr	r3, [pc, #60]	@ (8008f40 <RCCEx_PLL2_Config+0x15c>)
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	4a0e      	ldr	r2, [pc, #56]	@ (8008f40 <RCCEx_PLL2_Config+0x15c>)
 8008f08:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008f0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008f0e:	f7f9 fdbd 	bl	8002a8c <HAL_GetTick>
 8008f12:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008f14:	e008      	b.n	8008f28 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008f16:	f7f9 fdb9 	bl	8002a8c <HAL_GetTick>
 8008f1a:	4602      	mov	r2, r0
 8008f1c:	68bb      	ldr	r3, [r7, #8]
 8008f1e:	1ad3      	subs	r3, r2, r3
 8008f20:	2b02      	cmp	r3, #2
 8008f22:	d901      	bls.n	8008f28 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008f24:	2303      	movs	r3, #3
 8008f26:	e006      	b.n	8008f36 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008f28:	4b05      	ldr	r3, [pc, #20]	@ (8008f40 <RCCEx_PLL2_Config+0x15c>)
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d0f0      	beq.n	8008f16 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008f34:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f36:	4618      	mov	r0, r3
 8008f38:	3710      	adds	r7, #16
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	bd80      	pop	{r7, pc}
 8008f3e:	bf00      	nop
 8008f40:	58024400 	.word	0x58024400
 8008f44:	ffff0007 	.word	0xffff0007

08008f48 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b084      	sub	sp, #16
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
 8008f50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008f52:	2300      	movs	r3, #0
 8008f54:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008f56:	4b53      	ldr	r3, [pc, #332]	@ (80090a4 <RCCEx_PLL3_Config+0x15c>)
 8008f58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f5a:	f003 0303 	and.w	r3, r3, #3
 8008f5e:	2b03      	cmp	r3, #3
 8008f60:	d101      	bne.n	8008f66 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008f62:	2301      	movs	r3, #1
 8008f64:	e099      	b.n	800909a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008f66:	4b4f      	ldr	r3, [pc, #316]	@ (80090a4 <RCCEx_PLL3_Config+0x15c>)
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	4a4e      	ldr	r2, [pc, #312]	@ (80090a4 <RCCEx_PLL3_Config+0x15c>)
 8008f6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008f70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008f72:	f7f9 fd8b 	bl	8002a8c <HAL_GetTick>
 8008f76:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008f78:	e008      	b.n	8008f8c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008f7a:	f7f9 fd87 	bl	8002a8c <HAL_GetTick>
 8008f7e:	4602      	mov	r2, r0
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	1ad3      	subs	r3, r2, r3
 8008f84:	2b02      	cmp	r3, #2
 8008f86:	d901      	bls.n	8008f8c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008f88:	2303      	movs	r3, #3
 8008f8a:	e086      	b.n	800909a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008f8c:	4b45      	ldr	r3, [pc, #276]	@ (80090a4 <RCCEx_PLL3_Config+0x15c>)
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d1f0      	bne.n	8008f7a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008f98:	4b42      	ldr	r3, [pc, #264]	@ (80090a4 <RCCEx_PLL3_Config+0x15c>)
 8008f9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f9c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	051b      	lsls	r3, r3, #20
 8008fa6:	493f      	ldr	r1, [pc, #252]	@ (80090a4 <RCCEx_PLL3_Config+0x15c>)
 8008fa8:	4313      	orrs	r3, r2
 8008faa:	628b      	str	r3, [r1, #40]	@ 0x28
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	685b      	ldr	r3, [r3, #4]
 8008fb0:	3b01      	subs	r3, #1
 8008fb2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	689b      	ldr	r3, [r3, #8]
 8008fba:	3b01      	subs	r3, #1
 8008fbc:	025b      	lsls	r3, r3, #9
 8008fbe:	b29b      	uxth	r3, r3
 8008fc0:	431a      	orrs	r2, r3
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	68db      	ldr	r3, [r3, #12]
 8008fc6:	3b01      	subs	r3, #1
 8008fc8:	041b      	lsls	r3, r3, #16
 8008fca:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008fce:	431a      	orrs	r2, r3
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	691b      	ldr	r3, [r3, #16]
 8008fd4:	3b01      	subs	r3, #1
 8008fd6:	061b      	lsls	r3, r3, #24
 8008fd8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008fdc:	4931      	ldr	r1, [pc, #196]	@ (80090a4 <RCCEx_PLL3_Config+0x15c>)
 8008fde:	4313      	orrs	r3, r2
 8008fe0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008fe2:	4b30      	ldr	r3, [pc, #192]	@ (80090a4 <RCCEx_PLL3_Config+0x15c>)
 8008fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fe6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	695b      	ldr	r3, [r3, #20]
 8008fee:	492d      	ldr	r1, [pc, #180]	@ (80090a4 <RCCEx_PLL3_Config+0x15c>)
 8008ff0:	4313      	orrs	r3, r2
 8008ff2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008ff4:	4b2b      	ldr	r3, [pc, #172]	@ (80090a4 <RCCEx_PLL3_Config+0x15c>)
 8008ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ff8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	699b      	ldr	r3, [r3, #24]
 8009000:	4928      	ldr	r1, [pc, #160]	@ (80090a4 <RCCEx_PLL3_Config+0x15c>)
 8009002:	4313      	orrs	r3, r2
 8009004:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8009006:	4b27      	ldr	r3, [pc, #156]	@ (80090a4 <RCCEx_PLL3_Config+0x15c>)
 8009008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800900a:	4a26      	ldr	r2, [pc, #152]	@ (80090a4 <RCCEx_PLL3_Config+0x15c>)
 800900c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009010:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009012:	4b24      	ldr	r3, [pc, #144]	@ (80090a4 <RCCEx_PLL3_Config+0x15c>)
 8009014:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009016:	4b24      	ldr	r3, [pc, #144]	@ (80090a8 <RCCEx_PLL3_Config+0x160>)
 8009018:	4013      	ands	r3, r2
 800901a:	687a      	ldr	r2, [r7, #4]
 800901c:	69d2      	ldr	r2, [r2, #28]
 800901e:	00d2      	lsls	r2, r2, #3
 8009020:	4920      	ldr	r1, [pc, #128]	@ (80090a4 <RCCEx_PLL3_Config+0x15c>)
 8009022:	4313      	orrs	r3, r2
 8009024:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8009026:	4b1f      	ldr	r3, [pc, #124]	@ (80090a4 <RCCEx_PLL3_Config+0x15c>)
 8009028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800902a:	4a1e      	ldr	r2, [pc, #120]	@ (80090a4 <RCCEx_PLL3_Config+0x15c>)
 800902c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009030:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	2b00      	cmp	r3, #0
 8009036:	d106      	bne.n	8009046 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8009038:	4b1a      	ldr	r3, [pc, #104]	@ (80090a4 <RCCEx_PLL3_Config+0x15c>)
 800903a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800903c:	4a19      	ldr	r2, [pc, #100]	@ (80090a4 <RCCEx_PLL3_Config+0x15c>)
 800903e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009042:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009044:	e00f      	b.n	8009066 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	2b01      	cmp	r3, #1
 800904a:	d106      	bne.n	800905a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800904c:	4b15      	ldr	r3, [pc, #84]	@ (80090a4 <RCCEx_PLL3_Config+0x15c>)
 800904e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009050:	4a14      	ldr	r2, [pc, #80]	@ (80090a4 <RCCEx_PLL3_Config+0x15c>)
 8009052:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009056:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009058:	e005      	b.n	8009066 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800905a:	4b12      	ldr	r3, [pc, #72]	@ (80090a4 <RCCEx_PLL3_Config+0x15c>)
 800905c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800905e:	4a11      	ldr	r2, [pc, #68]	@ (80090a4 <RCCEx_PLL3_Config+0x15c>)
 8009060:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009064:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8009066:	4b0f      	ldr	r3, [pc, #60]	@ (80090a4 <RCCEx_PLL3_Config+0x15c>)
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	4a0e      	ldr	r2, [pc, #56]	@ (80090a4 <RCCEx_PLL3_Config+0x15c>)
 800906c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009070:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009072:	f7f9 fd0b 	bl	8002a8c <HAL_GetTick>
 8009076:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009078:	e008      	b.n	800908c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800907a:	f7f9 fd07 	bl	8002a8c <HAL_GetTick>
 800907e:	4602      	mov	r2, r0
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	1ad3      	subs	r3, r2, r3
 8009084:	2b02      	cmp	r3, #2
 8009086:	d901      	bls.n	800908c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009088:	2303      	movs	r3, #3
 800908a:	e006      	b.n	800909a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800908c:	4b05      	ldr	r3, [pc, #20]	@ (80090a4 <RCCEx_PLL3_Config+0x15c>)
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009094:	2b00      	cmp	r3, #0
 8009096:	d0f0      	beq.n	800907a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8009098:	7bfb      	ldrb	r3, [r7, #15]
}
 800909a:	4618      	mov	r0, r3
 800909c:	3710      	adds	r7, #16
 800909e:	46bd      	mov	sp, r7
 80090a0:	bd80      	pop	{r7, pc}
 80090a2:	bf00      	nop
 80090a4:	58024400 	.word	0x58024400
 80090a8:	ffff0007 	.word	0xffff0007

080090ac <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80090ac:	b580      	push	{r7, lr}
 80090ae:	b084      	sub	sp, #16
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80090b4:	2301      	movs	r3, #1
 80090b6:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d071      	beq.n	80091a2 <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80090c4:	b2db      	uxtb	r3, r3
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d106      	bne.n	80090d8 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2200      	movs	r2, #0
 80090ce:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	f7f9 f860 	bl	8002198 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2202      	movs	r2, #2
 80090dc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	68db      	ldr	r3, [r3, #12]
 80090e6:	f003 0310 	and.w	r3, r3, #16
 80090ea:	2b10      	cmp	r3, #16
 80090ec:	d050      	beq.n	8009190 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	22ca      	movs	r2, #202	@ 0xca
 80090f4:	625a      	str	r2, [r3, #36]	@ 0x24
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	2253      	movs	r2, #83	@ 0x53
 80090fc:	625a      	str	r2, [r3, #36]	@ 0x24

     /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80090fe:	6878      	ldr	r0, [r7, #4]
 8009100:	f000 fa4a 	bl	8009598 <RTC_EnterInitMode>
 8009104:	4603      	mov	r3, r0
 8009106:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8009108:	7bfb      	ldrb	r3, [r7, #15]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d124      	bne.n	8009158 <HAL_RTC_Init+0xac>
#if defined(TAMP)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	6899      	ldr	r1, [r3, #8]
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681a      	ldr	r2, [r3, #0]
 8009118:	4b24      	ldr	r3, [pc, #144]	@ (80091ac <HAL_RTC_Init+0x100>)
 800911a:	400b      	ands	r3, r1
 800911c:	6093      	str	r3, [r2, #8]
#endif /* TAMP */

        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	6899      	ldr	r1, [r3, #8]
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	685a      	ldr	r2, [r3, #4]
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	691b      	ldr	r3, [r3, #16]
 800912c:	431a      	orrs	r2, r3
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	699b      	ldr	r3, [r3, #24]
 8009132:	431a      	orrs	r2, r3
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	430a      	orrs	r2, r1
 800913a:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	689b      	ldr	r3, [r3, #8]
 8009140:	0419      	lsls	r1, r3, #16
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	68da      	ldr	r2, [r3, #12]
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	430a      	orrs	r2, r1
 800914c:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800914e:	6878      	ldr	r0, [r7, #4]
 8009150:	f000 fa56 	bl	8009600 <RTC_ExitInitMode>
 8009154:	4603      	mov	r3, r0
 8009156:	73fb      	strb	r3, [r7, #15]
      }
      if(status == HAL_OK)
 8009158:	7bfb      	ldrb	r3, [r7, #15]
 800915a:	2b00      	cmp	r3, #0
 800915c:	d113      	bne.n	8009186 <HAL_RTC_Init+0xda>
      {
#if defined(TAMP)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	f022 0203 	bic.w	r2, r2, #3
 800916c:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	69da      	ldr	r2, [r3, #28]
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	695b      	ldr	r3, [r3, #20]
 800917c:	431a      	orrs	r2, r3
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	430a      	orrs	r2, r1
 8009184:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif /* TAMP */
      }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	22ff      	movs	r2, #255	@ 0xff
 800918c:	625a      	str	r2, [r3, #36]	@ 0x24
 800918e:	e001      	b.n	8009194 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8009190:	2300      	movs	r3, #0
 8009192:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8009194:	7bfb      	ldrb	r3, [r7, #15]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d103      	bne.n	80091a2 <HAL_RTC_Init+0xf6>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	2201      	movs	r2, #1
 800919e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  /* return status */
  return status;
 80091a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80091a4:	4618      	mov	r0, r3
 80091a6:	3710      	adds	r7, #16
 80091a8:	46bd      	mov	sp, r7
 80091aa:	bd80      	pop	{r7, pc}
 80091ac:	ff8fffbf 	.word	0xff8fffbf

080091b0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80091b0:	b590      	push	{r4, r7, lr}
 80091b2:	b087      	sub	sp, #28
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	60f8      	str	r0, [r7, #12]
 80091b8:	60b9      	str	r1, [r7, #8]
 80091ba:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80091c2:	2b01      	cmp	r3, #1
 80091c4:	d101      	bne.n	80091ca <HAL_RTC_SetTime+0x1a>
 80091c6:	2302      	movs	r3, #2
 80091c8:	e089      	b.n	80092de <HAL_RTC_SetTime+0x12e>
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	2201      	movs	r2, #1
 80091ce:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	2202      	movs	r2, #2
 80091d6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	22ca      	movs	r2, #202	@ 0xca
 80091e0:	625a      	str	r2, [r3, #36]	@ 0x24
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	2253      	movs	r2, #83	@ 0x53
 80091e8:	625a      	str	r2, [r3, #36]	@ 0x24
 /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80091ea:	68f8      	ldr	r0, [r7, #12]
 80091ec:	f000 f9d4 	bl	8009598 <RTC_EnterInitMode>
 80091f0:	4603      	mov	r3, r0
 80091f2:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80091f4:	7cfb      	ldrb	r3, [r7, #19]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d161      	bne.n	80092be <HAL_RTC_SetTime+0x10e>
  {
    if(Format == RTC_FORMAT_BIN)
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d126      	bne.n	800924e <HAL_RTC_SetTime+0x9e>
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	689b      	ldr	r3, [r3, #8]
 8009206:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800920a:	2b00      	cmp	r3, #0
 800920c:	d102      	bne.n	8009214 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800920e:	68bb      	ldr	r3, [r7, #8]
 8009210:	2200      	movs	r2, #0
 8009212:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8009214:	68bb      	ldr	r3, [r7, #8]
 8009216:	781b      	ldrb	r3, [r3, #0]
 8009218:	4618      	mov	r0, r3
 800921a:	f000 fa2f 	bl	800967c <RTC_ByteToBcd2>
 800921e:	4603      	mov	r3, r0
 8009220:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8009222:	68bb      	ldr	r3, [r7, #8]
 8009224:	785b      	ldrb	r3, [r3, #1]
 8009226:	4618      	mov	r0, r3
 8009228:	f000 fa28 	bl	800967c <RTC_ByteToBcd2>
 800922c:	4603      	mov	r3, r0
 800922e:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8009230:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8009232:	68bb      	ldr	r3, [r7, #8]
 8009234:	789b      	ldrb	r3, [r3, #2]
 8009236:	4618      	mov	r0, r3
 8009238:	f000 fa20 	bl	800967c <RTC_ByteToBcd2>
 800923c:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800923e:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8009242:	68bb      	ldr	r3, [r7, #8]
 8009244:	78db      	ldrb	r3, [r3, #3]
 8009246:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8009248:	4313      	orrs	r3, r2
 800924a:	617b      	str	r3, [r7, #20]
 800924c:	e018      	b.n	8009280 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	689b      	ldr	r3, [r3, #8]
 8009254:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009258:	2b00      	cmp	r3, #0
 800925a:	d102      	bne.n	8009262 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800925c:	68bb      	ldr	r3, [r7, #8]
 800925e:	2200      	movs	r2, #0
 8009260:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8009262:	68bb      	ldr	r3, [r7, #8]
 8009264:	781b      	ldrb	r3, [r3, #0]
 8009266:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8009268:	68bb      	ldr	r3, [r7, #8]
 800926a:	785b      	ldrb	r3, [r3, #1]
 800926c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800926e:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8009270:	68ba      	ldr	r2, [r7, #8]
 8009272:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8009274:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8009276:	68bb      	ldr	r3, [r7, #8]
 8009278:	78db      	ldrb	r3, [r3, #3]
 800927a:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800927c:	4313      	orrs	r3, r2
 800927e:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	681a      	ldr	r2, [r3, #0]
 8009284:	6979      	ldr	r1, [r7, #20]
 8009286:	4b18      	ldr	r3, [pc, #96]	@ (80092e8 <HAL_RTC_SetTime+0x138>)
 8009288:	400b      	ands	r3, r1
 800928a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	689a      	ldr	r2, [r3, #8]
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800929a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	6899      	ldr	r1, [r3, #8]
 80092a2:	68bb      	ldr	r3, [r7, #8]
 80092a4:	68da      	ldr	r2, [r3, #12]
 80092a6:	68bb      	ldr	r3, [r7, #8]
 80092a8:	691b      	ldr	r3, [r3, #16]
 80092aa:	431a      	orrs	r2, r3
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	430a      	orrs	r2, r1
 80092b2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80092b4:	68f8      	ldr	r0, [r7, #12]
 80092b6:	f000 f9a3 	bl	8009600 <RTC_ExitInitMode>
 80092ba:	4603      	mov	r3, r0
 80092bc:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	22ff      	movs	r2, #255	@ 0xff
 80092c4:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 80092c6:	7cfb      	ldrb	r3, [r7, #19]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d103      	bne.n	80092d4 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	2201      	movs	r2, #1
 80092d0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	2200      	movs	r2, #0
 80092d8:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80092dc:	7cfb      	ldrb	r3, [r7, #19]
}
 80092de:	4618      	mov	r0, r3
 80092e0:	371c      	adds	r7, #28
 80092e2:	46bd      	mov	sp, r7
 80092e4:	bd90      	pop	{r4, r7, pc}
 80092e6:	bf00      	nop
 80092e8:	007f7f7f 	.word	0x007f7f7f

080092ec <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(const RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80092ec:	b580      	push	{r7, lr}
 80092ee:	b086      	sub	sp, #24
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	60f8      	str	r0, [r7, #12]
 80092f4:	60b9      	str	r1, [r7, #8]
 80092f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80092fe:	68bb      	ldr	r3, [r7, #8]
 8009300:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	691b      	ldr	r3, [r3, #16]
 8009308:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800930c:	68bb      	ldr	r3, [r7, #8]
 800930e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	681a      	ldr	r2, [r3, #0]
 8009316:	4b22      	ldr	r3, [pc, #136]	@ (80093a0 <HAL_RTC_GetTime+0xb4>)
 8009318:	4013      	ands	r3, r2
 800931a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800931c:	697b      	ldr	r3, [r7, #20]
 800931e:	0c1b      	lsrs	r3, r3, #16
 8009320:	b2db      	uxtb	r3, r3
 8009322:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009326:	b2da      	uxtb	r2, r3
 8009328:	68bb      	ldr	r3, [r7, #8]
 800932a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800932c:	697b      	ldr	r3, [r7, #20]
 800932e:	0a1b      	lsrs	r3, r3, #8
 8009330:	b2db      	uxtb	r3, r3
 8009332:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009336:	b2da      	uxtb	r2, r3
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)((tmpreg & (RTC_TR_ST  | RTC_TR_SU))  >> RTC_TR_SU_Pos);
 800933c:	697b      	ldr	r3, [r7, #20]
 800933e:	b2db      	uxtb	r3, r3
 8009340:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009344:	b2da      	uxtb	r2, r3
 8009346:	68bb      	ldr	r3, [r7, #8]
 8009348:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800934a:	697b      	ldr	r3, [r7, #20]
 800934c:	0d9b      	lsrs	r3, r3, #22
 800934e:	b2db      	uxtb	r3, r3
 8009350:	f003 0301 	and.w	r3, r3, #1
 8009354:	b2da      	uxtb	r2, r3
 8009356:	68bb      	ldr	r3, [r7, #8]
 8009358:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d11a      	bne.n	8009396 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours   = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	781b      	ldrb	r3, [r3, #0]
 8009364:	4618      	mov	r0, r3
 8009366:	f000 f9a9 	bl	80096bc <RTC_Bcd2ToByte>
 800936a:	4603      	mov	r3, r0
 800936c:	461a      	mov	r2, r3
 800936e:	68bb      	ldr	r3, [r7, #8]
 8009370:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8009372:	68bb      	ldr	r3, [r7, #8]
 8009374:	785b      	ldrb	r3, [r3, #1]
 8009376:	4618      	mov	r0, r3
 8009378:	f000 f9a0 	bl	80096bc <RTC_Bcd2ToByte>
 800937c:	4603      	mov	r3, r0
 800937e:	461a      	mov	r2, r3
 8009380:	68bb      	ldr	r3, [r7, #8]
 8009382:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8009384:	68bb      	ldr	r3, [r7, #8]
 8009386:	789b      	ldrb	r3, [r3, #2]
 8009388:	4618      	mov	r0, r3
 800938a:	f000 f997 	bl	80096bc <RTC_Bcd2ToByte>
 800938e:	4603      	mov	r3, r0
 8009390:	461a      	mov	r2, r3
 8009392:	68bb      	ldr	r3, [r7, #8]
 8009394:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8009396:	2300      	movs	r3, #0
}
 8009398:	4618      	mov	r0, r3
 800939a:	3718      	adds	r7, #24
 800939c:	46bd      	mov	sp, r7
 800939e:	bd80      	pop	{r7, pc}
 80093a0:	007f7f7f 	.word	0x007f7f7f

080093a4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80093a4:	b590      	push	{r4, r7, lr}
 80093a6:	b087      	sub	sp, #28
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	60f8      	str	r0, [r7, #12]
 80093ac:	60b9      	str	r1, [r7, #8]
 80093ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80093b6:	2b01      	cmp	r3, #1
 80093b8:	d101      	bne.n	80093be <HAL_RTC_SetDate+0x1a>
 80093ba:	2302      	movs	r3, #2
 80093bc:	e073      	b.n	80094a6 <HAL_RTC_SetDate+0x102>
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	2201      	movs	r2, #1
 80093c2:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	2202      	movs	r2, #2
 80093ca:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d10e      	bne.n	80093f2 <HAL_RTC_SetDate+0x4e>
 80093d4:	68bb      	ldr	r3, [r7, #8]
 80093d6:	785b      	ldrb	r3, [r3, #1]
 80093d8:	f003 0310 	and.w	r3, r3, #16
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d008      	beq.n	80093f2 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80093e0:	68bb      	ldr	r3, [r7, #8]
 80093e2:	785b      	ldrb	r3, [r3, #1]
 80093e4:	f023 0310 	bic.w	r3, r3, #16
 80093e8:	b2db      	uxtb	r3, r3
 80093ea:	330a      	adds	r3, #10
 80093ec:	b2da      	uxtb	r2, r3
 80093ee:	68bb      	ldr	r3, [r7, #8]
 80093f0:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d11c      	bne.n	8009432 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80093f8:	68bb      	ldr	r3, [r7, #8]
 80093fa:	78db      	ldrb	r3, [r3, #3]
 80093fc:	4618      	mov	r0, r3
 80093fe:	f000 f93d 	bl	800967c <RTC_ByteToBcd2>
 8009402:	4603      	mov	r3, r0
 8009404:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8009406:	68bb      	ldr	r3, [r7, #8]
 8009408:	785b      	ldrb	r3, [r3, #1]
 800940a:	4618      	mov	r0, r3
 800940c:	f000 f936 	bl	800967c <RTC_ByteToBcd2>
 8009410:	4603      	mov	r3, r0
 8009412:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8009414:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	789b      	ldrb	r3, [r3, #2]
 800941a:	4618      	mov	r0, r3
 800941c:	f000 f92e 	bl	800967c <RTC_ByteToBcd2>
 8009420:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8009422:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8009426:	68bb      	ldr	r3, [r7, #8]
 8009428:	781b      	ldrb	r3, [r3, #0]
 800942a:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800942c:	4313      	orrs	r3, r2
 800942e:	617b      	str	r3, [r7, #20]
 8009430:	e00e      	b.n	8009450 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8009432:	68bb      	ldr	r3, [r7, #8]
 8009434:	78db      	ldrb	r3, [r3, #3]
 8009436:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8009438:	68bb      	ldr	r3, [r7, #8]
 800943a:	785b      	ldrb	r3, [r3, #1]
 800943c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800943e:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 8009440:	68ba      	ldr	r2, [r7, #8]
 8009442:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8009444:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8009446:	68bb      	ldr	r3, [r7, #8]
 8009448:	781b      	ldrb	r3, [r3, #0]
 800944a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800944c:	4313      	orrs	r3, r2
 800944e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	22ca      	movs	r2, #202	@ 0xca
 8009456:	625a      	str	r2, [r3, #36]	@ 0x24
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	2253      	movs	r2, #83	@ 0x53
 800945e:	625a      	str	r2, [r3, #36]	@ 0x24


  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8009460:	68f8      	ldr	r0, [r7, #12]
 8009462:	f000 f899 	bl	8009598 <RTC_EnterInitMode>
 8009466:	4603      	mov	r3, r0
 8009468:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800946a:	7cfb      	ldrb	r3, [r7, #19]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d10a      	bne.n	8009486 <HAL_RTC_SetDate+0xe2>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	681a      	ldr	r2, [r3, #0]
 8009474:	6979      	ldr	r1, [r7, #20]
 8009476:	4b0e      	ldr	r3, [pc, #56]	@ (80094b0 <HAL_RTC_SetDate+0x10c>)
 8009478:	400b      	ands	r3, r1
 800947a:	6053      	str	r3, [r2, #4]


    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800947c:	68f8      	ldr	r0, [r7, #12]
 800947e:	f000 f8bf 	bl	8009600 <RTC_ExitInitMode>
 8009482:	4603      	mov	r3, r0
 8009484:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	22ff      	movs	r2, #255	@ 0xff
 800948c:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800948e:	7cfb      	ldrb	r3, [r7, #19]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d103      	bne.n	800949c <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	2201      	movs	r2, #1
 8009498:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	2200      	movs	r2, #0
 80094a0:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80094a4:	7cfb      	ldrb	r3, [r7, #19]


}
 80094a6:	4618      	mov	r0, r3
 80094a8:	371c      	adds	r7, #28
 80094aa:	46bd      	mov	sp, r7
 80094ac:	bd90      	pop	{r4, r7, pc}
 80094ae:	bf00      	nop
 80094b0:	00ffff3f 	.word	0x00ffff3f

080094b4 <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(const RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b086      	sub	sp, #24
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	60f8      	str	r0, [r7, #12]
 80094bc:	60b9      	str	r1, [r7, #8]
 80094be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	685a      	ldr	r2, [r3, #4]
 80094c6:	4b21      	ldr	r3, [pc, #132]	@ (800954c <HAL_RTC_GetDate+0x98>)
 80094c8:	4013      	ands	r3, r2
 80094ca:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80094cc:	697b      	ldr	r3, [r7, #20]
 80094ce:	0c1b      	lsrs	r3, r3, #16
 80094d0:	b2da      	uxtb	r2, r3
 80094d2:	68bb      	ldr	r3, [r7, #8]
 80094d4:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80094d6:	697b      	ldr	r3, [r7, #20]
 80094d8:	0a1b      	lsrs	r3, r3, #8
 80094da:	b2db      	uxtb	r3, r3
 80094dc:	f003 031f 	and.w	r3, r3, #31
 80094e0:	b2da      	uxtb	r2, r3
 80094e2:	68bb      	ldr	r3, [r7, #8]
 80094e4:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80094e6:	697b      	ldr	r3, [r7, #20]
 80094e8:	b2db      	uxtb	r3, r3
 80094ea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80094ee:	b2da      	uxtb	r2, r3
 80094f0:	68bb      	ldr	r3, [r7, #8]
 80094f2:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80094f4:	697b      	ldr	r3, [r7, #20]
 80094f6:	0b5b      	lsrs	r3, r3, #13
 80094f8:	b2db      	uxtb	r3, r3
 80094fa:	f003 0307 	and.w	r3, r3, #7
 80094fe:	b2da      	uxtb	r2, r3
 8009500:	68bb      	ldr	r3, [r7, #8]
 8009502:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d11a      	bne.n	8009540 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800950a:	68bb      	ldr	r3, [r7, #8]
 800950c:	78db      	ldrb	r3, [r3, #3]
 800950e:	4618      	mov	r0, r3
 8009510:	f000 f8d4 	bl	80096bc <RTC_Bcd2ToByte>
 8009514:	4603      	mov	r3, r0
 8009516:	461a      	mov	r2, r3
 8009518:	68bb      	ldr	r3, [r7, #8]
 800951a:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800951c:	68bb      	ldr	r3, [r7, #8]
 800951e:	785b      	ldrb	r3, [r3, #1]
 8009520:	4618      	mov	r0, r3
 8009522:	f000 f8cb 	bl	80096bc <RTC_Bcd2ToByte>
 8009526:	4603      	mov	r3, r0
 8009528:	461a      	mov	r2, r3
 800952a:	68bb      	ldr	r3, [r7, #8]
 800952c:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800952e:	68bb      	ldr	r3, [r7, #8]
 8009530:	789b      	ldrb	r3, [r3, #2]
 8009532:	4618      	mov	r0, r3
 8009534:	f000 f8c2 	bl	80096bc <RTC_Bcd2ToByte>
 8009538:	4603      	mov	r3, r0
 800953a:	461a      	mov	r2, r3
 800953c:	68bb      	ldr	r3, [r7, #8]
 800953e:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8009540:	2300      	movs	r3, #0
}
 8009542:	4618      	mov	r0, r3
 8009544:	3718      	adds	r7, #24
 8009546:	46bd      	mov	sp, r7
 8009548:	bd80      	pop	{r7, pc}
 800954a:	bf00      	nop
 800954c:	00ffff3f 	.word	0x00ffff3f

08009550 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b084      	sub	sp, #16
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	4a0d      	ldr	r2, [pc, #52]	@ (8009594 <HAL_RTC_WaitForSynchro+0x44>)
 800955e:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 8009560:	f7f9 fa94 	bl	8002a8c <HAL_GetTick>
 8009564:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009566:	e009      	b.n	800957c <HAL_RTC_WaitForSynchro+0x2c>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009568:	f7f9 fa90 	bl	8002a8c <HAL_GetTick>
 800956c:	4602      	mov	r2, r0
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	1ad3      	subs	r3, r2, r3
 8009572:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009576:	d901      	bls.n	800957c <HAL_RTC_WaitForSynchro+0x2c>
      {
        return HAL_TIMEOUT;
 8009578:	2303      	movs	r3, #3
 800957a:	e007      	b.n	800958c <HAL_RTC_WaitForSynchro+0x3c>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	68db      	ldr	r3, [r3, #12]
 8009582:	f003 0320 	and.w	r3, r3, #32
 8009586:	2b00      	cmp	r3, #0
 8009588:	d0ee      	beq.n	8009568 <HAL_RTC_WaitForSynchro+0x18>
      }
    }

  return HAL_OK;
 800958a:	2300      	movs	r3, #0
}
 800958c:	4618      	mov	r0, r3
 800958e:	3710      	adds	r7, #16
 8009590:	46bd      	mov	sp, r7
 8009592:	bd80      	pop	{r7, pc}
 8009594:	0003ff5f 	.word	0x0003ff5f

08009598 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8009598:	b580      	push	{r7, lr}
 800959a:	b084      	sub	sp, #16
 800959c:	af00      	add	r7, sp, #0
 800959e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80095a0:	2300      	movs	r3, #0
 80095a2:	73fb      	strb	r3, [r7, #15]
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	68db      	ldr	r3, [r3, #12]
 80095aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d120      	bne.n	80095f4 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	f04f 32ff 	mov.w	r2, #4294967295
 80095ba:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80095bc:	f7f9 fa66 	bl	8002a8c <HAL_GetTick>
 80095c0:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80095c2:	e00d      	b.n	80095e0 <RTC_EnterInitMode+0x48>
#endif /* TAMP */
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80095c4:	f7f9 fa62 	bl	8002a8c <HAL_GetTick>
 80095c8:	4602      	mov	r2, r0
 80095ca:	68bb      	ldr	r3, [r7, #8]
 80095cc:	1ad3      	subs	r3, r2, r3
 80095ce:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80095d2:	d905      	bls.n	80095e0 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80095d4:	2303      	movs	r3, #3
 80095d6:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2203      	movs	r2, #3
 80095dc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	68db      	ldr	r3, [r3, #12]
 80095e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d102      	bne.n	80095f4 <RTC_EnterInitMode+0x5c>
 80095ee:	7bfb      	ldrb	r3, [r7, #15]
 80095f0:	2b03      	cmp	r3, #3
 80095f2:	d1e7      	bne.n	80095c4 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 80095f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80095f6:	4618      	mov	r0, r3
 80095f8:	3710      	adds	r7, #16
 80095fa:	46bd      	mov	sp, r7
 80095fc:	bd80      	pop	{r7, pc}
	...

08009600 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8009600:	b580      	push	{r7, lr}
 8009602:	b084      	sub	sp, #16
 8009604:	af00      	add	r7, sp, #0
 8009606:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009608:	2300      	movs	r3, #0
 800960a:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800960c:	4b1a      	ldr	r3, [pc, #104]	@ (8009678 <RTC_ExitInitMode+0x78>)
 800960e:	68db      	ldr	r3, [r3, #12]
 8009610:	4a19      	ldr	r2, [pc, #100]	@ (8009678 <RTC_ExitInitMode+0x78>)
 8009612:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009616:	60d3      	str	r3, [r2, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8009618:	4b17      	ldr	r3, [pc, #92]	@ (8009678 <RTC_ExitInitMode+0x78>)
 800961a:	689b      	ldr	r3, [r3, #8]
 800961c:	f003 0320 	and.w	r3, r3, #32
 8009620:	2b00      	cmp	r3, #0
 8009622:	d10c      	bne.n	800963e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009624:	6878      	ldr	r0, [r7, #4]
 8009626:	f7ff ff93 	bl	8009550 <HAL_RTC_WaitForSynchro>
 800962a:	4603      	mov	r3, r0
 800962c:	2b00      	cmp	r3, #0
 800962e:	d01e      	beq.n	800966e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2203      	movs	r2, #3
 8009634:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8009638:	2303      	movs	r3, #3
 800963a:	73fb      	strb	r3, [r7, #15]
 800963c:	e017      	b.n	800966e <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800963e:	4b0e      	ldr	r3, [pc, #56]	@ (8009678 <RTC_ExitInitMode+0x78>)
 8009640:	689b      	ldr	r3, [r3, #8]
 8009642:	4a0d      	ldr	r2, [pc, #52]	@ (8009678 <RTC_ExitInitMode+0x78>)
 8009644:	f023 0320 	bic.w	r3, r3, #32
 8009648:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800964a:	6878      	ldr	r0, [r7, #4]
 800964c:	f7ff ff80 	bl	8009550 <HAL_RTC_WaitForSynchro>
 8009650:	4603      	mov	r3, r0
 8009652:	2b00      	cmp	r3, #0
 8009654:	d005      	beq.n	8009662 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	2203      	movs	r2, #3
 800965a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 800965e:	2303      	movs	r3, #3
 8009660:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8009662:	4b05      	ldr	r3, [pc, #20]	@ (8009678 <RTC_ExitInitMode+0x78>)
 8009664:	689b      	ldr	r3, [r3, #8]
 8009666:	4a04      	ldr	r2, [pc, #16]	@ (8009678 <RTC_ExitInitMode+0x78>)
 8009668:	f043 0320 	orr.w	r3, r3, #32
 800966c:	6093      	str	r3, [r2, #8]
  }

  return status;
 800966e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009670:	4618      	mov	r0, r3
 8009672:	3710      	adds	r7, #16
 8009674:	46bd      	mov	sp, r7
 8009676:	bd80      	pop	{r7, pc}
 8009678:	58004000 	.word	0x58004000

0800967c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800967c:	b480      	push	{r7}
 800967e:	b085      	sub	sp, #20
 8009680:	af00      	add	r7, sp, #0
 8009682:	4603      	mov	r3, r0
 8009684:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8009686:	2300      	movs	r3, #0
 8009688:	60fb      	str	r3, [r7, #12]
  uint8_t  bcdlow  = Value;
 800968a:	79fb      	ldrb	r3, [r7, #7]
 800968c:	72fb      	strb	r3, [r7, #11]

  while (bcdlow >= 10U)
 800968e:	e005      	b.n	800969c <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	3301      	adds	r3, #1
 8009694:	60fb      	str	r3, [r7, #12]
    bcdlow -= 10U;
 8009696:	7afb      	ldrb	r3, [r7, #11]
 8009698:	3b0a      	subs	r3, #10
 800969a:	72fb      	strb	r3, [r7, #11]
  while (bcdlow >= 10U)
 800969c:	7afb      	ldrb	r3, [r7, #11]
 800969e:	2b09      	cmp	r3, #9
 80096a0:	d8f6      	bhi.n	8009690 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	b2db      	uxtb	r3, r3
 80096a6:	011b      	lsls	r3, r3, #4
 80096a8:	b2da      	uxtb	r2, r3
 80096aa:	7afb      	ldrb	r3, [r7, #11]
 80096ac:	4313      	orrs	r3, r2
 80096ae:	b2db      	uxtb	r3, r3
}
 80096b0:	4618      	mov	r0, r3
 80096b2:	3714      	adds	r7, #20
 80096b4:	46bd      	mov	sp, r7
 80096b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ba:	4770      	bx	lr

080096bc <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80096bc:	b480      	push	{r7}
 80096be:	b085      	sub	sp, #20
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	4603      	mov	r3, r0
 80096c4:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 80096c6:	79fb      	ldrb	r3, [r7, #7]
 80096c8:	091b      	lsrs	r3, r3, #4
 80096ca:	b2db      	uxtb	r3, r3
 80096cc:	461a      	mov	r2, r3
 80096ce:	0092      	lsls	r2, r2, #2
 80096d0:	4413      	add	r3, r2
 80096d2:	005b      	lsls	r3, r3, #1
 80096d4:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 80096d6:	79fb      	ldrb	r3, [r7, #7]
 80096d8:	f003 030f 	and.w	r3, r3, #15
 80096dc:	b2da      	uxtb	r2, r3
 80096de:	7bfb      	ldrb	r3, [r7, #15]
 80096e0:	4413      	add	r3, r2
 80096e2:	b2db      	uxtb	r3, r3
}
 80096e4:	4618      	mov	r0, r3
 80096e6:	3714      	adds	r7, #20
 80096e8:	46bd      	mov	sp, r7
 80096ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ee:	4770      	bx	lr

080096f0 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b086      	sub	sp, #24
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	60f8      	str	r0, [r7, #12]
 80096f8:	60b9      	str	r1, [r7, #8]
 80096fa:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009702:	2b01      	cmp	r3, #1
 8009704:	d101      	bne.n	800970a <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 8009706:	2302      	movs	r3, #2
 8009708:	e07b      	b.n	8009802 <HAL_RTCEx_SetWakeUpTimer_IT+0x112>
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	2201      	movs	r2, #1
 800970e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	2202      	movs	r2, #2
 8009716:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	22ca      	movs	r2, #202	@ 0xca
 8009720:	625a      	str	r2, [r3, #36]	@ 0x24
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	2253      	movs	r2, #83	@ 0x53
 8009728:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear WUTE in RTC_CR to disable the wakeup timer */
  CLEAR_BIT(RTC->CR, RTC_CR_WUTE);
 800972a:	4b38      	ldr	r3, [pc, #224]	@ (800980c <HAL_RTCEx_SetWakeUpTimer_IT+0x11c>)
 800972c:	689b      	ldr	r3, [r3, #8]
 800972e:	4a37      	ldr	r2, [pc, #220]	@ (800980c <HAL_RTCEx_SetWakeUpTimer_IT+0x11c>)
 8009730:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009734:	6093      	str	r3, [r2, #8]
  {
    tickstart = HAL_GetTick();

    while (READ_BIT(hrtc->Instance->ICSR, RTC_FLAG_WUTWF) == 0U)
#else
  if (READ_BIT(RTC->ISR, RTC_ISR_INITF) == 0U)
 8009736:	4b35      	ldr	r3, [pc, #212]	@ (800980c <HAL_RTCEx_SetWakeUpTimer_IT+0x11c>)
 8009738:	68db      	ldr	r3, [r3, #12]
 800973a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800973e:	2b00      	cmp	r3, #0
 8009740:	d120      	bne.n	8009784 <HAL_RTCEx_SetWakeUpTimer_IT+0x94>
  {
    tickstart = HAL_GetTick();
 8009742:	f7f9 f9a3 	bl	8002a8c <HAL_GetTick>
 8009746:	6178      	str	r0, [r7, #20]

    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8009748:	e015      	b.n	8009776 <HAL_RTCEx_SetWakeUpTimer_IT+0x86>
#endif /* TAMP */
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800974a:	f7f9 f99f 	bl	8002a8c <HAL_GetTick>
 800974e:	4602      	mov	r2, r0
 8009750:	697b      	ldr	r3, [r7, #20]
 8009752:	1ad3      	subs	r3, r2, r3
 8009754:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009758:	d90d      	bls.n	8009776 <HAL_RTCEx_SetWakeUpTimer_IT+0x86>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	22ff      	movs	r2, #255	@ 0xff
 8009760:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	2203      	movs	r2, #3
 8009766:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	2200      	movs	r2, #0
 800976e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8009772:	2303      	movs	r3, #3
 8009774:	e045      	b.n	8009802 <HAL_RTCEx_SetWakeUpTimer_IT+0x112>
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	68db      	ldr	r3, [r3, #12]
 800977c:	f003 0304 	and.w	r3, r3, #4
 8009780:	2b00      	cmp	r3, #0
 8009782:	d0e2      	beq.n	800974a <HAL_RTCEx_SetWakeUpTimer_IT+0x5a>
      }
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	68ba      	ldr	r2, [r7, #8]
 800978a:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits and configure the clock source in CR register */
  {
    uint32_t CR_tmp = hrtc->Instance->CR;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	689b      	ldr	r3, [r3, #8]
 8009792:	613b      	str	r3, [r7, #16]
    CR_tmp &= (uint32_t)~RTC_CR_WUCKSEL;
 8009794:	693b      	ldr	r3, [r7, #16]
 8009796:	f023 0307 	bic.w	r3, r3, #7
 800979a:	613b      	str	r3, [r7, #16]
    CR_tmp |= (uint32_t)WakeUpClock;
 800979c:	693a      	ldr	r2, [r7, #16]
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	4313      	orrs	r3, r2
 80097a2:	613b      	str	r3, [r7, #16]
    hrtc->Instance->CR = CR_tmp;
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	693a      	ldr	r2, [r7, #16]
 80097aa:	609a      	str	r2, [r3, #8]
  else
  {
    __HAL_RTC_WAKEUPTIMER_EXTID2_ENABLE_IT();
  }
#else /* SINGLE_CORE */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 80097ac:	4b18      	ldr	r3, [pc, #96]	@ (8009810 <HAL_RTCEx_SetWakeUpTimer_IT+0x120>)
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	4a17      	ldr	r2, [pc, #92]	@ (8009810 <HAL_RTCEx_SetWakeUpTimer_IT+0x120>)
 80097b2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80097b6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE */

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 80097b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80097c2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80097c6:	6013      	str	r3, [r2, #0]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	689a      	ldr	r2, [r3, #8]
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80097d6:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	689a      	ldr	r2, [r3, #8]
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80097e6:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	22ff      	movs	r2, #255	@ 0xff
 80097ee:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	2201      	movs	r2, #1
 80097f4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	2200      	movs	r2, #0
 80097fc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8009800:	2300      	movs	r3, #0
}
 8009802:	4618      	mov	r0, r3
 8009804:	3718      	adds	r7, #24
 8009806:	46bd      	mov	sp, r7
 8009808:	bd80      	pop	{r7, pc}
 800980a:	bf00      	nop
 800980c:	58004000 	.word	0x58004000
 8009810:	58000080 	.word	0x58000080

08009814 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b082      	sub	sp, #8
 8009818:	af00      	add	r7, sp, #0
 800981a:	6078      	str	r0, [r7, #4]
  else
  {
    __HAL_RTC_WAKEUPTIMER_EXTID2_CLEAR_FLAG();
  }
#else /* SINGLE_CORE */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 800981c:	4b0f      	ldr	r3, [pc, #60]	@ (800985c <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 800981e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8009822:	609a      	str	r2, [r3, #8]
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
  #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }
#else
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	68db      	ldr	r3, [r3, #12]
 800982a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800982e:	2b00      	cmp	r3, #0
 8009830:	d00b      	beq.n	800984a <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	68db      	ldr	r3, [r3, #12]
 8009838:	b2da      	uxtb	r2, r3
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8009842:	60da      	str	r2, [r3, #12]
    /* WAKEUPTIMER callback */
  #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call WakeUpTimerEvent registered Callback */
    hrtc->WakeUpTimerEventCallback(hrtc);
  #else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8009844:	6878      	ldr	r0, [r7, #4]
 8009846:	f000 f80b 	bl	8009860 <HAL_RTCEx_WakeUpTimerEventCallback>
  #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }
#endif /* TAMP */

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2201      	movs	r2, #1
 800984e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8009852:	bf00      	nop
 8009854:	3708      	adds	r7, #8
 8009856:	46bd      	mov	sp, r7
 8009858:	bd80      	pop	{r7, pc}
 800985a:	bf00      	nop
 800985c:	58000080 	.word	0x58000080

08009860 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef * hrtc)
{
 8009860:	b480      	push	{r7}
 8009862:	b083      	sub	sp, #12
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8009868:	bf00      	nop
 800986a:	370c      	adds	r7, #12
 800986c:	46bd      	mov	sp, r7
 800986e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009872:	4770      	bx	lr

08009874 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8009874:	b580      	push	{r7, lr}
 8009876:	b08a      	sub	sp, #40	@ 0x28
 8009878:	af00      	add	r7, sp, #0
 800987a:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	2b00      	cmp	r3, #0
 8009880:	d101      	bne.n	8009886 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8009882:	2301      	movs	r3, #1
 8009884:	e075      	b.n	8009972 <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800988c:	b2db      	uxtb	r3, r3
 800988e:	2b00      	cmp	r3, #0
 8009890:	d105      	bne.n	800989e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	2200      	movs	r2, #0
 8009896:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8009898:	6878      	ldr	r0, [r7, #4]
 800989a:	f7f8 fcb7 	bl	800220c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	2204      	movs	r2, #4
 80098a2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80098a6:	6878      	ldr	r0, [r7, #4]
 80098a8:	f000 f868 	bl	800997c <HAL_SD_InitCard>
 80098ac:	4603      	mov	r3, r0
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d001      	beq.n	80098b6 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80098b2:	2301      	movs	r3, #1
 80098b4:	e05d      	b.n	8009972 <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 80098b6:	f107 0308 	add.w	r3, r7, #8
 80098ba:	4619      	mov	r1, r3
 80098bc:	6878      	ldr	r0, [r7, #4]
 80098be:	f000 ff97 	bl	800a7f0 <HAL_SD_GetCardStatus>
 80098c2:	4603      	mov	r3, r0
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d001      	beq.n	80098cc <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 80098c8:	2301      	movs	r3, #1
 80098ca:	e052      	b.n	8009972 <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 80098cc:	7e3b      	ldrb	r3, [r7, #24]
 80098ce:	b2db      	uxtb	r3, r3
 80098d0:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 80098d2:	7e7b      	ldrb	r3, [r7, #25]
 80098d4:	b2db      	uxtb	r3, r3
 80098d6:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098dc:	2b01      	cmp	r3, #1
 80098de:	d10a      	bne.n	80098f6 <HAL_SD_Init+0x82>
 80098e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d102      	bne.n	80098ec <HAL_SD_Init+0x78>
 80098e6:	6a3b      	ldr	r3, [r7, #32]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d004      	beq.n	80098f6 <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80098f2:	659a      	str	r2, [r3, #88]	@ 0x58
 80098f4:	e00b      	b.n	800990e <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098fa:	2b01      	cmp	r3, #1
 80098fc:	d104      	bne.n	8009908 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009904:	659a      	str	r2, [r3, #88]	@ 0x58
 8009906:	e002      	b.n	800990e <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	2200      	movs	r2, #0
 800990c:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	68db      	ldr	r3, [r3, #12]
 8009912:	4619      	mov	r1, r3
 8009914:	6878      	ldr	r0, [r7, #4]
 8009916:	f001 f855 	bl	800a9c4 <HAL_SD_ConfigWideBusOperation>
 800991a:	4603      	mov	r3, r0
 800991c:	2b00      	cmp	r3, #0
 800991e:	d001      	beq.n	8009924 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 8009920:	2301      	movs	r3, #1
 8009922:	e026      	b.n	8009972 <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 8009924:	f7f9 f8b2 	bl	8002a8c <HAL_GetTick>
 8009928:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800992a:	e011      	b.n	8009950 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800992c:	f7f9 f8ae 	bl	8002a8c <HAL_GetTick>
 8009930:	4602      	mov	r2, r0
 8009932:	69fb      	ldr	r3, [r7, #28]
 8009934:	1ad3      	subs	r3, r2, r3
 8009936:	f1b3 3fff 	cmp.w	r3, #4294967295
 800993a:	d109      	bne.n	8009950 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009942:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2201      	movs	r2, #1
 8009948:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 800994c:	2303      	movs	r3, #3
 800994e:	e010      	b.n	8009972 <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8009950:	6878      	ldr	r0, [r7, #4]
 8009952:	f001 f949 	bl	800abe8 <HAL_SD_GetCardState>
 8009956:	4603      	mov	r3, r0
 8009958:	2b04      	cmp	r3, #4
 800995a:	d1e7      	bne.n	800992c <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2200      	movs	r2, #0
 8009960:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	2200      	movs	r2, #0
 8009966:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2201      	movs	r2, #1
 800996c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8009970:	2300      	movs	r3, #0
}
 8009972:	4618      	mov	r0, r3
 8009974:	3728      	adds	r7, #40	@ 0x28
 8009976:	46bd      	mov	sp, r7
 8009978:	bd80      	pop	{r7, pc}
	...

0800997c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800997c:	b590      	push	{r4, r7, lr}
 800997e:	b08d      	sub	sp, #52	@ 0x34
 8009980:	af02      	add	r7, sp, #8
 8009982:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8009984:	2300      	movs	r3, #0
 8009986:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8009988:	2300      	movs	r3, #0
 800998a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800998c:	2300      	movs	r3, #0
 800998e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8009990:	2300      	movs	r3, #0
 8009992:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8009994:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8009998:	f04f 0100 	mov.w	r1, #0
 800999c:	f7fe f892 	bl	8007ac4 <HAL_RCCEx_GetPeriphCLKFreq>
 80099a0:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 80099a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d109      	bne.n	80099bc <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2201      	movs	r2, #1
 80099ac:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80099b6:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80099b8:	2301      	movs	r3, #1
 80099ba:	e070      	b.n	8009a9e <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 80099bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099be:	0a1b      	lsrs	r3, r3, #8
 80099c0:	4a39      	ldr	r2, [pc, #228]	@ (8009aa8 <HAL_SD_InitCard+0x12c>)
 80099c2:	fba2 2303 	umull	r2, r3, r2, r3
 80099c6:	091b      	lsrs	r3, r3, #4
 80099c8:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681c      	ldr	r4, [r3, #0]
 80099ce:	466a      	mov	r2, sp
 80099d0:	f107 0318 	add.w	r3, r7, #24
 80099d4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80099d8:	e882 0003 	stmia.w	r2, {r0, r1}
 80099dc:	f107 030c 	add.w	r3, r7, #12
 80099e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80099e2:	4620      	mov	r0, r4
 80099e4:	f002 fd16 	bl	800c414 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	4618      	mov	r0, r3
 80099ee:	f002 fd59 	bl	800c4a4 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 80099f2:	69fb      	ldr	r3, [r7, #28]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d005      	beq.n	8009a04 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 80099f8:	69fb      	ldr	r3, [r7, #28]
 80099fa:	005b      	lsls	r3, r3, #1
 80099fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80099fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a02:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 8009a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d007      	beq.n	8009a1a <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 8009a0a:	4a28      	ldr	r2, [pc, #160]	@ (8009aac <HAL_SD_InitCard+0x130>)
 8009a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a12:	3301      	adds	r3, #1
 8009a14:	4618      	mov	r0, r3
 8009a16:	f7f9 f845 	bl	8002aa4 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8009a1a:	6878      	ldr	r0, [r7, #4]
 8009a1c:	f001 f9d2 	bl	800adc4 <SD_PowerON>
 8009a20:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009a22:	6a3b      	ldr	r3, [r7, #32]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d00b      	beq.n	8009a40 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2201      	movs	r2, #1
 8009a2c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009a34:	6a3b      	ldr	r3, [r7, #32]
 8009a36:	431a      	orrs	r2, r3
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8009a3c:	2301      	movs	r3, #1
 8009a3e:	e02e      	b.n	8009a9e <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8009a40:	6878      	ldr	r0, [r7, #4]
 8009a42:	f001 f8f1 	bl	800ac28 <SD_InitCard>
 8009a46:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009a48:	6a3b      	ldr	r3, [r7, #32]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d00b      	beq.n	8009a66 <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	2201      	movs	r2, #1
 8009a52:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009a5a:	6a3b      	ldr	r3, [r7, #32]
 8009a5c:	431a      	orrs	r2, r3
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8009a62:	2301      	movs	r3, #1
 8009a64:	e01b      	b.n	8009a9e <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009a6e:	4618      	mov	r0, r3
 8009a70:	f002 fdbe 	bl	800c5f0 <SDMMC_CmdBlockLength>
 8009a74:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009a76:	6a3b      	ldr	r3, [r7, #32]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d00f      	beq.n	8009a9c <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	4a0b      	ldr	r2, [pc, #44]	@ (8009ab0 <HAL_SD_InitCard+0x134>)
 8009a82:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009a88:	6a3b      	ldr	r3, [r7, #32]
 8009a8a:	431a      	orrs	r2, r3
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	2201      	movs	r2, #1
 8009a94:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8009a98:	2301      	movs	r3, #1
 8009a9a:	e000      	b.n	8009a9e <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 8009a9c:	2300      	movs	r3, #0
}
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	372c      	adds	r7, #44	@ 0x2c
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	bd90      	pop	{r4, r7, pc}
 8009aa6:	bf00      	nop
 8009aa8:	014f8b59 	.word	0x014f8b59
 8009aac:	00012110 	.word	0x00012110
 8009ab0:	1fe00fff 	.word	0x1fe00fff

08009ab4 <HAL_SD_DeInit>:
  * @brief  De-Initializes the SD card.
  * @param  hsd: Pointer to SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_DeInit(SD_HandleTypeDef *hsd)
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b082      	sub	sp, #8
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if (hsd == NULL)
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d101      	bne.n	8009ac6 <HAL_SD_DeInit+0x12>
  {
    return HAL_ERROR;
 8009ac2:	2301      	movs	r3, #1
 8009ac4:	e011      	b.n	8009aea <HAL_SD_DeInit+0x36>
  }

  /* Check the parameters */
  assert_param(IS_SDMMC_ALL_INSTANCE(hsd->Instance));

  hsd->State = HAL_SD_STATE_BUSY;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2203      	movs	r2, #3
 8009aca:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }
#endif /* USE_SD_TRANSCEIVER   */

  /* Set SD power state to off */
  SD_PowerOFF(hsd);
 8009ace:	6878      	ldr	r0, [r7, #4]
 8009ad0:	f001 fa06 	bl	800aee0 <SD_PowerOFF>

  /* DeInit the low level hardware */
  hsd->MspDeInitCallback(hsd);
#else
  /* De-Initialize the MSP layer */
  HAL_SD_MspDeInit(hsd);
 8009ad4:	6878      	ldr	r0, [r7, #4]
 8009ad6:	f7f8 fc2f 	bl	8002338 <HAL_SD_MspDeInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */

  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	2200      	movs	r2, #0
 8009ade:	635a      	str	r2, [r3, #52]	@ 0x34
  hsd->State = HAL_SD_STATE_RESET;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8009ae8:	2300      	movs	r3, #0
}
 8009aea:	4618      	mov	r0, r3
 8009aec:	3708      	adds	r7, #8
 8009aee:	46bd      	mov	sp, r7
 8009af0:	bd80      	pop	{r7, pc}
	...

08009af4 <HAL_SD_ReadBlocks>:
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks,
                                    uint32_t Timeout)
{
 8009af4:	b580      	push	{r7, lr}
 8009af6:	b092      	sub	sp, #72	@ 0x48
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	60f8      	str	r0, [r7, #12]
 8009afc:	60b9      	str	r1, [r7, #8]
 8009afe:	607a      	str	r2, [r7, #4]
 8009b00:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8009b02:	f7f8 ffc3 	bl	8002a8c <HAL_GetTick>
 8009b06:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count;
  uint32_t data;
  uint32_t dataremaining;
  uint32_t add = BlockAdd;
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8009b0c:	68bb      	ldr	r3, [r7, #8]
 8009b0e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (NULL == pData)
 8009b10:	68bb      	ldr	r3, [r7, #8]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d107      	bne.n	8009b26 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b1a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8009b22:	2301      	movs	r3, #1
 8009b24:	e167      	b.n	8009df6 <HAL_SD_ReadBlocks+0x302>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009b2c:	b2db      	uxtb	r3, r3
 8009b2e:	2b01      	cmp	r3, #1
 8009b30:	f040 815a 	bne.w	8009de8 <HAL_SD_ReadBlocks+0x2f4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	2200      	movs	r2, #0
 8009b38:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009b3a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009b3c:	683b      	ldr	r3, [r7, #0]
 8009b3e:	441a      	add	r2, r3
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009b44:	429a      	cmp	r2, r3
 8009b46:	d907      	bls.n	8009b58 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b4c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8009b54:	2301      	movs	r3, #1
 8009b56:	e14e      	b.n	8009df6 <HAL_SD_ReadBlocks+0x302>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	2203      	movs	r2, #3
 8009b5c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	2200      	movs	r2, #0
 8009b66:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b6c:	2b01      	cmp	r3, #1
 8009b6e:	d002      	beq.n	8009b76 <HAL_SD_ReadBlocks+0x82>
    {
      add *= BLOCKSIZE;
 8009b70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b72:	025b      	lsls	r3, r3, #9
 8009b74:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009b76:	f04f 33ff 	mov.w	r3, #4294967295
 8009b7a:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	025b      	lsls	r3, r3, #9
 8009b80:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8009b82:	2390      	movs	r3, #144	@ 0x90
 8009b84:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8009b86:	2302      	movs	r3, #2
 8009b88:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8009b8e:	2300      	movs	r3, #0
 8009b90:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	f107 0214 	add.w	r2, r7, #20
 8009b9a:	4611      	mov	r1, r2
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	f002 fcfb 	bl	800c598 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	68da      	ldr	r2, [r3, #12]
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009bb0:	60da      	str	r2, [r3, #12]

    /* Read block(s) in polling mode */
    if (NumberOfBlocks > 1U)
 8009bb2:	683b      	ldr	r3, [r7, #0]
 8009bb4:	2b01      	cmp	r3, #1
 8009bb6:	d90a      	bls.n	8009bce <HAL_SD_ReadBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	2202      	movs	r2, #2
 8009bbc:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	f002 fd59 	bl	800c67c <SDMMC_CmdReadMultiBlock>
 8009bca:	6478      	str	r0, [r7, #68]	@ 0x44
 8009bcc:	e009      	b.n	8009be2 <HAL_SD_ReadBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	2201      	movs	r2, #1
 8009bd2:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009bda:	4618      	mov	r0, r3
 8009bdc:	f002 fd2b 	bl	800c636 <SDMMC_CmdReadSingleBlock>
 8009be0:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 8009be2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d012      	beq.n	8009c0e <HAL_SD_ReadBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	4a84      	ldr	r2, [pc, #528]	@ (8009e00 <HAL_SD_ReadBlocks+0x30c>)
 8009bee:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009bf4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009bf6:	431a      	orrs	r2, r3
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	2201      	movs	r2, #1
 8009c00:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	2200      	movs	r2, #0
 8009c08:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8009c0a:	2301      	movs	r3, #1
 8009c0c:	e0f3      	b.n	8009df6 <HAL_SD_ReadBlocks+0x302>
    }

    /* Poll on SDMMC flags */
    dataremaining = config.DataLength;
 8009c0e:	69bb      	ldr	r3, [r7, #24]
 8009c10:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8009c12:	e058      	b.n	8009cc6 <HAL_SD_ReadBlocks+0x1d2>
    {
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining >= SDMMC_FIFO_SIZE))
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c1a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d033      	beq.n	8009c8a <HAL_SD_ReadBlocks+0x196>
 8009c22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c24:	2b1f      	cmp	r3, #31
 8009c26:	d930      	bls.n	8009c8a <HAL_SD_ReadBlocks+0x196>
      {
        /* Read data from SDMMC Rx FIFO */
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8009c28:	2300      	movs	r3, #0
 8009c2a:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c2c:	e027      	b.n	8009c7e <HAL_SD_ReadBlocks+0x18a>
        {
          data = SDMMC_ReadFIFO(hsd->Instance);
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	4618      	mov	r0, r3
 8009c34:	f002 fc18 	bl	800c468 <SDMMC_ReadFIFO>
 8009c38:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8009c3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c3c:	b2da      	uxtb	r2, r3
 8009c3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c40:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8009c42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c44:	3301      	adds	r3, #1
 8009c46:	637b      	str	r3, [r7, #52]	@ 0x34
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8009c48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c4a:	0a1b      	lsrs	r3, r3, #8
 8009c4c:	b2da      	uxtb	r2, r3
 8009c4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c50:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8009c52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c54:	3301      	adds	r3, #1
 8009c56:	637b      	str	r3, [r7, #52]	@ 0x34
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8009c58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c5a:	0c1b      	lsrs	r3, r3, #16
 8009c5c:	b2da      	uxtb	r2, r3
 8009c5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c60:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8009c62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c64:	3301      	adds	r3, #1
 8009c66:	637b      	str	r3, [r7, #52]	@ 0x34
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8009c68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c6a:	0e1b      	lsrs	r3, r3, #24
 8009c6c:	b2da      	uxtb	r2, r3
 8009c6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c70:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8009c72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c74:	3301      	adds	r3, #1
 8009c76:	637b      	str	r3, [r7, #52]	@ 0x34
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8009c78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c7a:	3301      	adds	r3, #1
 8009c7c:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c80:	2b07      	cmp	r3, #7
 8009c82:	d9d4      	bls.n	8009c2e <HAL_SD_ReadBlocks+0x13a>
        }
        dataremaining -= SDMMC_FIFO_SIZE;
 8009c84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c86:	3b20      	subs	r3, #32
 8009c88:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }

      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 8009c8a:	f7f8 feff 	bl	8002a8c <HAL_GetTick>
 8009c8e:	4602      	mov	r2, r0
 8009c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c92:	1ad3      	subs	r3, r2, r3
 8009c94:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009c96:	429a      	cmp	r2, r3
 8009c98:	d902      	bls.n	8009ca0 <HAL_SD_ReadBlocks+0x1ac>
 8009c9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d112      	bne.n	8009cc6 <HAL_SD_ReadBlocks+0x1d2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	4a56      	ldr	r2, [pc, #344]	@ (8009e00 <HAL_SD_ReadBlocks+0x30c>)
 8009ca6:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009cac:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	635a      	str	r2, [r3, #52]	@ 0x34
        hsd->State = HAL_SD_STATE_READY;
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	2201      	movs	r2, #1
 8009cb8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        hsd->Context = SD_CONTEXT_NONE;
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	62da      	str	r2, [r3, #44]	@ 0x2c
        return HAL_TIMEOUT;
 8009cc2:	2303      	movs	r3, #3
 8009cc4:	e097      	b.n	8009df6 <HAL_SD_ReadBlocks+0x302>
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ccc:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d09f      	beq.n	8009c14 <HAL_SD_ReadBlocks+0x120>
      }
    }
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	68da      	ldr	r2, [r3, #12]
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009ce2:	60da      	str	r2, [r3, #12]

    /* Send stop transmission command in case of multiblock read */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009cea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d022      	beq.n	8009d38 <HAL_SD_ReadBlocks+0x244>
 8009cf2:	683b      	ldr	r3, [r7, #0]
 8009cf4:	2b01      	cmp	r3, #1
 8009cf6:	d91f      	bls.n	8009d38 <HAL_SD_ReadBlocks+0x244>
    {
      if (hsd->SdCard.CardType != CARD_SECURED)
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cfc:	2b03      	cmp	r3, #3
 8009cfe:	d01b      	beq.n	8009d38 <HAL_SD_ReadBlocks+0x244>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	4618      	mov	r0, r3
 8009d06:	f002 fd23 	bl	800c750 <SDMMC_CmdStopTransfer>
 8009d0a:	6478      	str	r0, [r7, #68]	@ 0x44
        if (errorstate != HAL_SD_ERROR_NONE)
 8009d0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d012      	beq.n	8009d38 <HAL_SD_ReadBlocks+0x244>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	4a3a      	ldr	r2, [pc, #232]	@ (8009e00 <HAL_SD_ReadBlocks+0x30c>)
 8009d18:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009d1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d20:	431a      	orrs	r2, r3
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	635a      	str	r2, [r3, #52]	@ 0x34
          hsd->State = HAL_SD_STATE_READY;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	2201      	movs	r2, #1
 8009d2a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          hsd->Context = SD_CONTEXT_NONE;
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	2200      	movs	r2, #0
 8009d32:	62da      	str	r2, [r3, #44]	@ 0x2c
          return HAL_ERROR;
 8009d34:	2301      	movs	r3, #1
 8009d36:	e05e      	b.n	8009df6 <HAL_SD_ReadBlocks+0x302>
        }
      }
    }

    /* Get error state */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d3e:	f003 0308 	and.w	r3, r3, #8
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d012      	beq.n	8009d6c <HAL_SD_ReadBlocks+0x278>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	4a2d      	ldr	r2, [pc, #180]	@ (8009e00 <HAL_SD_ReadBlocks+0x30c>)
 8009d4c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d52:	f043 0208 	orr.w	r2, r3, #8
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	2201      	movs	r2, #1
 8009d5e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	2200      	movs	r2, #0
 8009d66:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8009d68:	2301      	movs	r3, #1
 8009d6a:	e044      	b.n	8009df6 <HAL_SD_ReadBlocks+0x302>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d72:	f003 0302 	and.w	r3, r3, #2
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d012      	beq.n	8009da0 <HAL_SD_ReadBlocks+0x2ac>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	4a20      	ldr	r2, [pc, #128]	@ (8009e00 <HAL_SD_ReadBlocks+0x30c>)
 8009d80:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d86:	f043 0202 	orr.w	r2, r3, #2
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	2201      	movs	r2, #1
 8009d92:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	2200      	movs	r2, #0
 8009d9a:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8009d9c:	2301      	movs	r3, #1
 8009d9e:	e02a      	b.n	8009df6 <HAL_SD_ReadBlocks+0x302>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009da6:	f003 0320 	and.w	r3, r3, #32
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d012      	beq.n	8009dd4 <HAL_SD_ReadBlocks+0x2e0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	4a13      	ldr	r2, [pc, #76]	@ (8009e00 <HAL_SD_ReadBlocks+0x30c>)
 8009db4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009dba:	f043 0220 	orr.w	r2, r3, #32
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	2201      	movs	r2, #1
 8009dc6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	2200      	movs	r2, #0
 8009dce:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8009dd0:	2301      	movs	r3, #1
 8009dd2:	e010      	b.n	8009df6 <HAL_SD_ReadBlocks+0x302>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	4a0a      	ldr	r2, [pc, #40]	@ (8009e04 <HAL_SD_ReadBlocks+0x310>)
 8009dda:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	2201      	movs	r2, #1
 8009de0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    return HAL_OK;
 8009de4:	2300      	movs	r3, #0
 8009de6:	e006      	b.n	8009df6 <HAL_SD_ReadBlocks+0x302>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009dec:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8009df4:	2301      	movs	r3, #1
  }
}
 8009df6:	4618      	mov	r0, r3
 8009df8:	3748      	adds	r7, #72	@ 0x48
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	bd80      	pop	{r7, pc}
 8009dfe:	bf00      	nop
 8009e00:	1fe00fff 	.word	0x1fe00fff
 8009e04:	18000f3a 	.word	0x18000f3a

08009e08 <HAL_SD_WriteBlocks>:
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                     uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b092      	sub	sp, #72	@ 0x48
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	60f8      	str	r0, [r7, #12]
 8009e10:	60b9      	str	r1, [r7, #8]
 8009e12:	607a      	str	r2, [r7, #4]
 8009e14:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8009e16:	f7f8 fe39 	bl	8002a8c <HAL_GetTick>
 8009e1a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count;
  uint32_t data;
  uint32_t dataremaining;
  uint32_t add = BlockAdd;
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	63bb      	str	r3, [r7, #56]	@ 0x38
  const uint8_t *tempbuff = pData;
 8009e20:	68bb      	ldr	r3, [r7, #8]
 8009e22:	637b      	str	r3, [r7, #52]	@ 0x34

  if (NULL == pData)
 8009e24:	68bb      	ldr	r3, [r7, #8]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d107      	bne.n	8009e3a <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e2e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8009e36:	2301      	movs	r3, #1
 8009e38:	e16b      	b.n	800a112 <HAL_SD_WriteBlocks+0x30a>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009e40:	b2db      	uxtb	r3, r3
 8009e42:	2b01      	cmp	r3, #1
 8009e44:	f040 815e 	bne.w	800a104 <HAL_SD_WriteBlocks+0x2fc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009e4e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	441a      	add	r2, r3
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e58:	429a      	cmp	r2, r3
 8009e5a:	d907      	bls.n	8009e6c <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e60:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8009e68:	2301      	movs	r3, #1
 8009e6a:	e152      	b.n	800a112 <HAL_SD_WriteBlocks+0x30a>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	2203      	movs	r2, #3
 8009e70:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	2200      	movs	r2, #0
 8009e7a:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e80:	2b01      	cmp	r3, #1
 8009e82:	d002      	beq.n	8009e8a <HAL_SD_WriteBlocks+0x82>
    {
      add *= BLOCKSIZE;
 8009e84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e86:	025b      	lsls	r3, r3, #9
 8009e88:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009e8a:	f04f 33ff 	mov.w	r3, #4294967295
 8009e8e:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8009e90:	683b      	ldr	r3, [r7, #0]
 8009e92:	025b      	lsls	r3, r3, #9
 8009e94:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8009e96:	2390      	movs	r3, #144	@ 0x90
 8009e98:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	f107 0218 	add.w	r2, r7, #24
 8009eae:	4611      	mov	r1, r2
 8009eb0:	4618      	mov	r0, r3
 8009eb2:	f002 fb71 	bl	800c598 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	68da      	ldr	r2, [r3, #12]
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009ec4:	60da      	str	r2, [r3, #12]

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	2b01      	cmp	r3, #1
 8009eca:	d90a      	bls.n	8009ee2 <HAL_SD_WriteBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	2220      	movs	r2, #32
 8009ed0:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009ed8:	4618      	mov	r0, r3
 8009eda:	f002 fc15 	bl	800c708 <SDMMC_CmdWriteMultiBlock>
 8009ede:	6478      	str	r0, [r7, #68]	@ 0x44
 8009ee0:	e009      	b.n	8009ef6 <HAL_SD_WriteBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	2210      	movs	r2, #16
 8009ee6:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009eee:	4618      	mov	r0, r3
 8009ef0:	f002 fbe7 	bl	800c6c2 <SDMMC_CmdWriteSingleBlock>
 8009ef4:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 8009ef6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d012      	beq.n	8009f22 <HAL_SD_WriteBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	4a86      	ldr	r2, [pc, #536]	@ (800a11c <HAL_SD_WriteBlocks+0x314>)
 8009f02:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009f08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009f0a:	431a      	orrs	r2, r3
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	2201      	movs	r2, #1
 8009f14:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8009f1e:	2301      	movs	r3, #1
 8009f20:	e0f7      	b.n	800a112 <HAL_SD_WriteBlocks+0x30a>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8009f22:	69fb      	ldr	r3, [r7, #28]
 8009f24:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
 8009f26:	e05c      	b.n	8009fe2 <HAL_SD_WriteBlocks+0x1da>
                              SDMMC_FLAG_DATAEND))
    {
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining >= SDMMC_FIFO_SIZE))
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d037      	beq.n	8009fa6 <HAL_SD_WriteBlocks+0x19e>
 8009f36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f38:	2b1f      	cmp	r3, #31
 8009f3a:	d934      	bls.n	8009fa6 <HAL_SD_WriteBlocks+0x19e>
      {
        /* Write data to SDMMC Tx FIFO */
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8009f3c:	2300      	movs	r3, #0
 8009f3e:	643b      	str	r3, [r7, #64]	@ 0x40
 8009f40:	e02b      	b.n	8009f9a <HAL_SD_WriteBlocks+0x192>
        {
          data = (uint32_t)(*tempbuff);
 8009f42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f44:	781b      	ldrb	r3, [r3, #0]
 8009f46:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8009f48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f4a:	3301      	adds	r3, #1
 8009f4c:	637b      	str	r3, [r7, #52]	@ 0x34
          data |= ((uint32_t)(*tempbuff) << 8U);
 8009f4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f50:	781b      	ldrb	r3, [r3, #0]
 8009f52:	021a      	lsls	r2, r3, #8
 8009f54:	697b      	ldr	r3, [r7, #20]
 8009f56:	4313      	orrs	r3, r2
 8009f58:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8009f5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f5c:	3301      	adds	r3, #1
 8009f5e:	637b      	str	r3, [r7, #52]	@ 0x34
          data |= ((uint32_t)(*tempbuff) << 16U);
 8009f60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f62:	781b      	ldrb	r3, [r3, #0]
 8009f64:	041a      	lsls	r2, r3, #16
 8009f66:	697b      	ldr	r3, [r7, #20]
 8009f68:	4313      	orrs	r3, r2
 8009f6a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8009f6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f6e:	3301      	adds	r3, #1
 8009f70:	637b      	str	r3, [r7, #52]	@ 0x34
          data |= ((uint32_t)(*tempbuff) << 24U);
 8009f72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f74:	781b      	ldrb	r3, [r3, #0]
 8009f76:	061a      	lsls	r2, r3, #24
 8009f78:	697b      	ldr	r3, [r7, #20]
 8009f7a:	4313      	orrs	r3, r2
 8009f7c:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8009f7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f80:	3301      	adds	r3, #1
 8009f82:	637b      	str	r3, [r7, #52]	@ 0x34
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	f107 0214 	add.w	r2, r7, #20
 8009f8c:	4611      	mov	r1, r2
 8009f8e:	4618      	mov	r0, r3
 8009f90:	f002 fa77 	bl	800c482 <SDMMC_WriteFIFO>
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8009f94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009f96:	3301      	adds	r3, #1
 8009f98:	643b      	str	r3, [r7, #64]	@ 0x40
 8009f9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009f9c:	2b07      	cmp	r3, #7
 8009f9e:	d9d0      	bls.n	8009f42 <HAL_SD_WriteBlocks+0x13a>
        }
        dataremaining -= SDMMC_FIFO_SIZE;
 8009fa0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fa2:	3b20      	subs	r3, #32
 8009fa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }

      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 8009fa6:	f7f8 fd71 	bl	8002a8c <HAL_GetTick>
 8009faa:	4602      	mov	r2, r0
 8009fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fae:	1ad3      	subs	r3, r2, r3
 8009fb0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009fb2:	429a      	cmp	r2, r3
 8009fb4:	d902      	bls.n	8009fbc <HAL_SD_WriteBlocks+0x1b4>
 8009fb6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d112      	bne.n	8009fe2 <HAL_SD_WriteBlocks+0x1da>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	4a56      	ldr	r2, [pc, #344]	@ (800a11c <HAL_SD_WriteBlocks+0x314>)
 8009fc2:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009fc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009fca:	431a      	orrs	r2, r3
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	635a      	str	r2, [r3, #52]	@ 0x34
        hsd->State = HAL_SD_STATE_READY;
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	2201      	movs	r2, #1
 8009fd4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        hsd->Context = SD_CONTEXT_NONE;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	2200      	movs	r2, #0
 8009fdc:	62da      	str	r2, [r3, #44]	@ 0x2c
        return HAL_TIMEOUT;
 8009fde:	2303      	movs	r3, #3
 8009fe0:	e097      	b.n	800a112 <HAL_SD_WriteBlocks+0x30a>
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009fe8:	f403 738d 	and.w	r3, r3, #282	@ 0x11a
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d09b      	beq.n	8009f28 <HAL_SD_WriteBlocks+0x120>
      }
    }
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	68da      	ldr	r2, [r3, #12]
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009ffe:	60da      	str	r2, [r3, #12]

    /* Send stop transmission command in case of multiblock write */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a006:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d022      	beq.n	800a054 <HAL_SD_WriteBlocks+0x24c>
 800a00e:	683b      	ldr	r3, [r7, #0]
 800a010:	2b01      	cmp	r3, #1
 800a012:	d91f      	bls.n	800a054 <HAL_SD_WriteBlocks+0x24c>
    {
      if (hsd->SdCard.CardType != CARD_SECURED)
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a018:	2b03      	cmp	r3, #3
 800a01a:	d01b      	beq.n	800a054 <HAL_SD_WriteBlocks+0x24c>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	4618      	mov	r0, r3
 800a022:	f002 fb95 	bl	800c750 <SDMMC_CmdStopTransfer>
 800a026:	6478      	str	r0, [r7, #68]	@ 0x44
        if (errorstate != HAL_SD_ERROR_NONE)
 800a028:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d012      	beq.n	800a054 <HAL_SD_WriteBlocks+0x24c>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	4a3a      	ldr	r2, [pc, #232]	@ (800a11c <HAL_SD_WriteBlocks+0x314>)
 800a034:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a03a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a03c:	431a      	orrs	r2, r3
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	635a      	str	r2, [r3, #52]	@ 0x34
          hsd->State = HAL_SD_STATE_READY;
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	2201      	movs	r2, #1
 800a046:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          hsd->Context = SD_CONTEXT_NONE;
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	2200      	movs	r2, #0
 800a04e:	62da      	str	r2, [r3, #44]	@ 0x2c
          return HAL_ERROR;
 800a050:	2301      	movs	r3, #1
 800a052:	e05e      	b.n	800a112 <HAL_SD_WriteBlocks+0x30a>
        }
      }
    }

    /* Get error state */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a05a:	f003 0308 	and.w	r3, r3, #8
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d012      	beq.n	800a088 <HAL_SD_WriteBlocks+0x280>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	4a2d      	ldr	r2, [pc, #180]	@ (800a11c <HAL_SD_WriteBlocks+0x314>)
 800a068:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a06e:	f043 0208 	orr.w	r2, r3, #8
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	2201      	movs	r2, #1
 800a07a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	2200      	movs	r2, #0
 800a082:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800a084:	2301      	movs	r3, #1
 800a086:	e044      	b.n	800a112 <HAL_SD_WriteBlocks+0x30a>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a08e:	f003 0302 	and.w	r3, r3, #2
 800a092:	2b00      	cmp	r3, #0
 800a094:	d012      	beq.n	800a0bc <HAL_SD_WriteBlocks+0x2b4>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	4a20      	ldr	r2, [pc, #128]	@ (800a11c <HAL_SD_WriteBlocks+0x314>)
 800a09c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0a2:	f043 0202 	orr.w	r2, r3, #2
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	2201      	movs	r2, #1
 800a0ae:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800a0b8:	2301      	movs	r3, #1
 800a0ba:	e02a      	b.n	800a112 <HAL_SD_WriteBlocks+0x30a>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0c2:	f003 0310 	and.w	r3, r3, #16
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d012      	beq.n	800a0f0 <HAL_SD_WriteBlocks+0x2e8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	4a13      	ldr	r2, [pc, #76]	@ (800a11c <HAL_SD_WriteBlocks+0x314>)
 800a0d0:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0d6:	f043 0210 	orr.w	r2, r3, #16
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	2201      	movs	r2, #1
 800a0e2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800a0ec:	2301      	movs	r3, #1
 800a0ee:	e010      	b.n	800a112 <HAL_SD_WriteBlocks+0x30a>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	4a0a      	ldr	r2, [pc, #40]	@ (800a120 <HAL_SD_WriteBlocks+0x318>)
 800a0f6:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	2201      	movs	r2, #1
 800a0fc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    return HAL_OK;
 800a100:	2300      	movs	r3, #0
 800a102:	e006      	b.n	800a112 <HAL_SD_WriteBlocks+0x30a>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a108:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800a110:	2301      	movs	r3, #1
  }
}
 800a112:	4618      	mov	r0, r3
 800a114:	3748      	adds	r7, #72	@ 0x48
 800a116:	46bd      	mov	sp, r7
 800a118:	bd80      	pop	{r7, pc}
 800a11a:	bf00      	nop
 800a11c:	1fe00fff 	.word	0x1fe00fff
 800a120:	18000f3a 	.word	0x18000f3a

0800a124 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800a124:	b580      	push	{r7, lr}
 800a126:	b084      	sub	sp, #16
 800a128:	af00      	add	r7, sp, #0
 800a12a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a130:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a138:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d008      	beq.n	800a152 <HAL_SD_IRQHandler+0x2e>
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	f003 0308 	and.w	r3, r3, #8
 800a146:	2b00      	cmp	r3, #0
 800a148:	d003      	beq.n	800a152 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800a14a:	6878      	ldr	r0, [r7, #4]
 800a14c:	f001 f934 	bl	800b3b8 <SD_Read_IT>
 800a150:	e19a      	b.n	800a488 <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a158:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	f000 80ac 	beq.w	800a2ba <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a16a:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681a      	ldr	r2, [r3, #0]
 800a176:	4b59      	ldr	r3, [pc, #356]	@ (800a2dc <HAL_SD_IRQHandler+0x1b8>)
 800a178:	400b      	ands	r3, r1
 800a17a:	63d3      	str	r3, [r2, #60]	@ 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800a18a:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	68da      	ldr	r2, [r3, #12]
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a19a:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	f003 0308 	and.w	r3, r3, #8
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d038      	beq.n	800a218 <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	f003 0302 	and.w	r3, r3, #2
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d104      	bne.n	800a1ba <HAL_SD_IRQHandler+0x96>
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	f003 0320 	and.w	r3, r3, #32
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d011      	beq.n	800a1de <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	4618      	mov	r0, r3
 800a1c0:	f002 fac6 	bl	800c750 <SDMMC_CmdStopTransfer>
 800a1c4:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800a1c6:	68bb      	ldr	r3, [r7, #8]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d008      	beq.n	800a1de <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a1d0:	68bb      	ldr	r3, [r7, #8]
 800a1d2:	431a      	orrs	r2, r3
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	635a      	str	r2, [r3, #52]	@ 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800a1d8:	6878      	ldr	r0, [r7, #4]
 800a1da:	f000 f95b 	bl	800a494 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	4a3f      	ldr	r2, [pc, #252]	@ (800a2e0 <HAL_SD_IRQHandler+0x1bc>)
 800a1e4:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	2201      	movs	r2, #1
 800a1ea:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	f003 0301 	and.w	r3, r3, #1
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d104      	bne.n	800a208 <HAL_SD_IRQHandler+0xe4>
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	f003 0302 	and.w	r3, r3, #2
 800a204:	2b00      	cmp	r3, #0
 800a206:	d003      	beq.n	800a210 <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800a208:	6878      	ldr	r0, [r7, #4]
 800a20a:	f002 ffab 	bl	800d164 <HAL_SD_RxCpltCallback>
 800a20e:	e13b      	b.n	800a488 <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800a210:	6878      	ldr	r0, [r7, #4]
 800a212:	f002 ff9d 	bl	800d150 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a216:	e137      	b.n	800a488 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a21e:	2b00      	cmp	r3, #0
 800a220:	f000 8132 	beq.w	800a488 <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	2200      	movs	r2, #0
 800a22a:	629a      	str	r2, [r3, #40]	@ 0x28
      hsd->Instance->DCTRL = 0;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	2200      	movs	r2, #0
 800a232:	62da      	str	r2, [r3, #44]	@ 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	2200      	movs	r2, #0
 800a23a:	651a      	str	r2, [r3, #80]	@ 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	f003 0302 	and.w	r3, r3, #2
 800a242:	2b00      	cmp	r3, #0
 800a244:	d104      	bne.n	800a250 <HAL_SD_IRQHandler+0x12c>
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	f003 0320 	and.w	r3, r3, #32
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d011      	beq.n	800a274 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	4618      	mov	r0, r3
 800a256:	f002 fa7b 	bl	800c750 <SDMMC_CmdStopTransfer>
 800a25a:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800a25c:	68bb      	ldr	r3, [r7, #8]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d008      	beq.n	800a274 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a266:	68bb      	ldr	r3, [r7, #8]
 800a268:	431a      	orrs	r2, r3
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	635a      	str	r2, [r3, #52]	@ 0x34
          HAL_SD_ErrorCallback(hsd);
 800a26e:	6878      	ldr	r0, [r7, #4]
 800a270:	f000 f910 	bl	800a494 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	2201      	movs	r2, #1
 800a278:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	2200      	movs	r2, #0
 800a280:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	f003 0310 	and.w	r3, r3, #16
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d104      	bne.n	800a296 <HAL_SD_IRQHandler+0x172>
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	f003 0320 	and.w	r3, r3, #32
 800a292:	2b00      	cmp	r3, #0
 800a294:	d002      	beq.n	800a29c <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 800a296:	6878      	ldr	r0, [r7, #4]
 800a298:	f002 ff5a 	bl	800d150 <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	f003 0301 	and.w	r3, r3, #1
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d105      	bne.n	800a2b2 <HAL_SD_IRQHandler+0x18e>
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	f003 0302 	and.w	r3, r3, #2
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	f000 80eb 	beq.w	800a488 <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 800a2b2:	6878      	ldr	r0, [r7, #4]
 800a2b4:	f002 ff56 	bl	800d164 <HAL_SD_RxCpltCallback>
}
 800a2b8:	e0e6      	b.n	800a488 <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a2c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d00d      	beq.n	800a2e4 <HAL_SD_IRQHandler+0x1c0>
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	f003 0308 	and.w	r3, r3, #8
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d008      	beq.n	800a2e4 <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 800a2d2:	6878      	ldr	r0, [r7, #4]
 800a2d4:	f001 f8b6 	bl	800b444 <SD_Write_IT>
 800a2d8:	e0d6      	b.n	800a488 <HAL_SD_IRQHandler+0x364>
 800a2da:	bf00      	nop
 800a2dc:	ffff3ec5 	.word	0xffff3ec5
 800a2e0:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a2ea:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	f000 809d 	beq.w	800a42e <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a2fa:	f003 0302 	and.w	r3, r3, #2
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d005      	beq.n	800a30e <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a306:	f043 0202 	orr.w	r2, r3, #2
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a314:	f003 0308 	and.w	r3, r3, #8
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d005      	beq.n	800a328 <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a320:	f043 0208 	orr.w	r2, r3, #8
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a32e:	f003 0320 	and.w	r3, r3, #32
 800a332:	2b00      	cmp	r3, #0
 800a334:	d005      	beq.n	800a342 <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a33a:	f043 0220 	orr.w	r2, r3, #32
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a348:	f003 0310 	and.w	r3, r3, #16
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d005      	beq.n	800a35c <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a354:	f043 0210 	orr.w	r2, r3, #16
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	4a4b      	ldr	r2, [pc, #300]	@ (800a490 <HAL_SD_IRQHandler+0x36c>)
 800a362:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800a372:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	68da      	ldr	r2, [r3, #12]
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a382:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a392:	62da      	str	r2, [r3, #44]	@ 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	68da      	ldr	r2, [r3, #12]
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a3a2:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	4618      	mov	r0, r3
 800a3aa:	f002 f9d1 	bl	800c750 <SDMMC_CmdStopTransfer>
 800a3ae:	4602      	mov	r2, r0
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3b4:	431a      	orrs	r2, r3
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	68da      	ldr	r2, [r3, #12]
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a3c8:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a3d2:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	f003 0308 	and.w	r3, r3, #8
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d00a      	beq.n	800a3f4 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	2201      	movs	r2, #1
 800a3e2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	2200      	movs	r2, #0
 800a3ea:	62da      	str	r2, [r3, #44]	@ 0x2c
      HAL_SD_ErrorCallback(hsd);
 800a3ec:	6878      	ldr	r0, [r7, #4]
 800a3ee:	f000 f851 	bl	800a494 <HAL_SD_ErrorCallback>
}
 800a3f2:	e049      	b.n	800a488 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d044      	beq.n	800a488 <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a402:	2b00      	cmp	r3, #0
 800a404:	d040      	beq.n	800a488 <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800a414:	63da      	str	r2, [r3, #60]	@ 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	2200      	movs	r2, #0
 800a41c:	651a      	str	r2, [r3, #80]	@ 0x50
        hsd->State = HAL_SD_STATE_READY;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	2201      	movs	r2, #1
 800a422:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        HAL_SD_ErrorCallback(hsd);
 800a426:	6878      	ldr	r0, [r7, #4]
 800a428:	f000 f834 	bl	800a494 <HAL_SD_ErrorCallback>
}
 800a42c:	e02c      	b.n	800a488 <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a434:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d025      	beq.n	800a488 <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a444:	639a      	str	r2, [r3, #56]	@ 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a44c:	f003 0304 	and.w	r3, r3, #4
 800a450:	2b00      	cmp	r3, #0
 800a452:	d10c      	bne.n	800a46e <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	f003 0320 	and.w	r3, r3, #32
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d003      	beq.n	800a466 <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 800a45e:	6878      	ldr	r0, [r7, #4]
 800a460:	f001 f858 	bl	800b514 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 800a464:	e010      	b.n	800a488 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 800a466:	6878      	ldr	r0, [r7, #4]
 800a468:	f001 f840 	bl	800b4ec <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 800a46c:	e00c      	b.n	800a488 <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	f003 0320 	and.w	r3, r3, #32
 800a474:	2b00      	cmp	r3, #0
 800a476:	d003      	beq.n	800a480 <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 800a478:	6878      	ldr	r0, [r7, #4]
 800a47a:	f001 f841 	bl	800b500 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 800a47e:	e003      	b.n	800a488 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 800a480:	6878      	ldr	r0, [r7, #4]
 800a482:	f001 f829 	bl	800b4d8 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 800a486:	e7ff      	b.n	800a488 <HAL_SD_IRQHandler+0x364>
 800a488:	bf00      	nop
 800a48a:	3710      	adds	r7, #16
 800a48c:	46bd      	mov	sp, r7
 800a48e:	bd80      	pop	{r7, pc}
 800a490:	18000f3a 	.word	0x18000f3a

0800a494 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800a494:	b480      	push	{r7}
 800a496:	b083      	sub	sp, #12
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800a49c:	bf00      	nop
 800a49e:	370c      	adds	r7, #12
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a6:	4770      	bx	lr

0800a4a8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800a4a8:	b480      	push	{r7}
 800a4aa:	b083      	sub	sp, #12
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	6078      	str	r0, [r7, #4]
 800a4b0:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a4b6:	0f9b      	lsrs	r3, r3, #30
 800a4b8:	b2da      	uxtb	r2, r3
 800a4ba:	683b      	ldr	r3, [r7, #0]
 800a4bc:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a4c2:	0e9b      	lsrs	r3, r3, #26
 800a4c4:	b2db      	uxtb	r3, r3
 800a4c6:	f003 030f 	and.w	r3, r3, #15
 800a4ca:	b2da      	uxtb	r2, r3
 800a4cc:	683b      	ldr	r3, [r7, #0]
 800a4ce:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a4d4:	0e1b      	lsrs	r3, r3, #24
 800a4d6:	b2db      	uxtb	r3, r3
 800a4d8:	f003 0303 	and.w	r3, r3, #3
 800a4dc:	b2da      	uxtb	r2, r3
 800a4de:	683b      	ldr	r3, [r7, #0]
 800a4e0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a4e6:	0c1b      	lsrs	r3, r3, #16
 800a4e8:	b2da      	uxtb	r2, r3
 800a4ea:	683b      	ldr	r3, [r7, #0]
 800a4ec:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a4f2:	0a1b      	lsrs	r3, r3, #8
 800a4f4:	b2da      	uxtb	r2, r3
 800a4f6:	683b      	ldr	r3, [r7, #0]
 800a4f8:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a4fe:	b2da      	uxtb	r2, r3
 800a500:	683b      	ldr	r3, [r7, #0]
 800a502:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a508:	0d1b      	lsrs	r3, r3, #20
 800a50a:	b29a      	uxth	r2, r3
 800a50c:	683b      	ldr	r3, [r7, #0]
 800a50e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a514:	0c1b      	lsrs	r3, r3, #16
 800a516:	b2db      	uxtb	r3, r3
 800a518:	f003 030f 	and.w	r3, r3, #15
 800a51c:	b2da      	uxtb	r2, r3
 800a51e:	683b      	ldr	r3, [r7, #0]
 800a520:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a526:	0bdb      	lsrs	r3, r3, #15
 800a528:	b2db      	uxtb	r3, r3
 800a52a:	f003 0301 	and.w	r3, r3, #1
 800a52e:	b2da      	uxtb	r2, r3
 800a530:	683b      	ldr	r3, [r7, #0]
 800a532:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a538:	0b9b      	lsrs	r3, r3, #14
 800a53a:	b2db      	uxtb	r3, r3
 800a53c:	f003 0301 	and.w	r3, r3, #1
 800a540:	b2da      	uxtb	r2, r3
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a54a:	0b5b      	lsrs	r3, r3, #13
 800a54c:	b2db      	uxtb	r3, r3
 800a54e:	f003 0301 	and.w	r3, r3, #1
 800a552:	b2da      	uxtb	r2, r3
 800a554:	683b      	ldr	r3, [r7, #0]
 800a556:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a55c:	0b1b      	lsrs	r3, r3, #12
 800a55e:	b2db      	uxtb	r3, r3
 800a560:	f003 0301 	and.w	r3, r3, #1
 800a564:	b2da      	uxtb	r2, r3
 800a566:	683b      	ldr	r3, [r7, #0]
 800a568:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800a56a:	683b      	ldr	r3, [r7, #0]
 800a56c:	2200      	movs	r2, #0
 800a56e:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a574:	2b00      	cmp	r3, #0
 800a576:	d163      	bne.n	800a640 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a57c:	009a      	lsls	r2, r3, #2
 800a57e:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800a582:	4013      	ands	r3, r2
 800a584:	687a      	ldr	r2, [r7, #4]
 800a586:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 800a588:	0f92      	lsrs	r2, r2, #30
 800a58a:	431a      	orrs	r2, r3
 800a58c:	683b      	ldr	r3, [r7, #0]
 800a58e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a594:	0edb      	lsrs	r3, r3, #27
 800a596:	b2db      	uxtb	r3, r3
 800a598:	f003 0307 	and.w	r3, r3, #7
 800a59c:	b2da      	uxtb	r2, r3
 800a59e:	683b      	ldr	r3, [r7, #0]
 800a5a0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a5a6:	0e1b      	lsrs	r3, r3, #24
 800a5a8:	b2db      	uxtb	r3, r3
 800a5aa:	f003 0307 	and.w	r3, r3, #7
 800a5ae:	b2da      	uxtb	r2, r3
 800a5b0:	683b      	ldr	r3, [r7, #0]
 800a5b2:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a5b8:	0d5b      	lsrs	r3, r3, #21
 800a5ba:	b2db      	uxtb	r3, r3
 800a5bc:	f003 0307 	and.w	r3, r3, #7
 800a5c0:	b2da      	uxtb	r2, r3
 800a5c2:	683b      	ldr	r3, [r7, #0]
 800a5c4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a5ca:	0c9b      	lsrs	r3, r3, #18
 800a5cc:	b2db      	uxtb	r3, r3
 800a5ce:	f003 0307 	and.w	r3, r3, #7
 800a5d2:	b2da      	uxtb	r2, r3
 800a5d4:	683b      	ldr	r3, [r7, #0]
 800a5d6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a5dc:	0bdb      	lsrs	r3, r3, #15
 800a5de:	b2db      	uxtb	r3, r3
 800a5e0:	f003 0307 	and.w	r3, r3, #7
 800a5e4:	b2da      	uxtb	r2, r3
 800a5e6:	683b      	ldr	r3, [r7, #0]
 800a5e8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800a5ea:	683b      	ldr	r3, [r7, #0]
 800a5ec:	691b      	ldr	r3, [r3, #16]
 800a5ee:	1c5a      	adds	r2, r3, #1
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800a5f4:	683b      	ldr	r3, [r7, #0]
 800a5f6:	7e1b      	ldrb	r3, [r3, #24]
 800a5f8:	b2db      	uxtb	r3, r3
 800a5fa:	f003 0307 	and.w	r3, r3, #7
 800a5fe:	3302      	adds	r3, #2
 800a600:	2201      	movs	r2, #1
 800a602:	fa02 f303 	lsl.w	r3, r2, r3
 800a606:	687a      	ldr	r2, [r7, #4]
 800a608:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800a60a:	fb03 f202 	mul.w	r2, r3, r2
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800a612:	683b      	ldr	r3, [r7, #0]
 800a614:	7a1b      	ldrb	r3, [r3, #8]
 800a616:	b2db      	uxtb	r3, r3
 800a618:	f003 030f 	and.w	r3, r3, #15
 800a61c:	2201      	movs	r2, #1
 800a61e:	409a      	lsls	r2, r3
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a628:	687a      	ldr	r2, [r7, #4]
 800a62a:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800a62c:	0a52      	lsrs	r2, r2, #9
 800a62e:	fb03 f202 	mul.w	r2, r3, r2
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a63c:	655a      	str	r2, [r3, #84]	@ 0x54
 800a63e:	e031      	b.n	800a6a4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a644:	2b01      	cmp	r3, #1
 800a646:	d11d      	bne.n	800a684 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a64c:	041b      	lsls	r3, r3, #16
 800a64e:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a656:	0c1b      	lsrs	r3, r3, #16
 800a658:	431a      	orrs	r2, r3
 800a65a:	683b      	ldr	r3, [r7, #0]
 800a65c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800a65e:	683b      	ldr	r3, [r7, #0]
 800a660:	691b      	ldr	r3, [r3, #16]
 800a662:	3301      	adds	r3, #1
 800a664:	029a      	lsls	r2, r3, #10
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a678:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	655a      	str	r2, [r3, #84]	@ 0x54
 800a682:	e00f      	b.n	800a6a4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	4a58      	ldr	r2, [pc, #352]	@ (800a7ec <HAL_SD_GetCardCSD+0x344>)
 800a68a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a690:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	2201      	movs	r2, #1
 800a69c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 800a6a0:	2301      	movs	r3, #1
 800a6a2:	e09d      	b.n	800a7e0 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a6a8:	0b9b      	lsrs	r3, r3, #14
 800a6aa:	b2db      	uxtb	r3, r3
 800a6ac:	f003 0301 	and.w	r3, r3, #1
 800a6b0:	b2da      	uxtb	r2, r3
 800a6b2:	683b      	ldr	r3, [r7, #0]
 800a6b4:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a6ba:	09db      	lsrs	r3, r3, #7
 800a6bc:	b2db      	uxtb	r3, r3
 800a6be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a6c2:	b2da      	uxtb	r2, r3
 800a6c4:	683b      	ldr	r3, [r7, #0]
 800a6c6:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a6cc:	b2db      	uxtb	r3, r3
 800a6ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a6d2:	b2da      	uxtb	r2, r3
 800a6d4:	683b      	ldr	r3, [r7, #0]
 800a6d6:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a6dc:	0fdb      	lsrs	r3, r3, #31
 800a6de:	b2da      	uxtb	r2, r3
 800a6e0:	683b      	ldr	r3, [r7, #0]
 800a6e2:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a6e8:	0f5b      	lsrs	r3, r3, #29
 800a6ea:	b2db      	uxtb	r3, r3
 800a6ec:	f003 0303 	and.w	r3, r3, #3
 800a6f0:	b2da      	uxtb	r2, r3
 800a6f2:	683b      	ldr	r3, [r7, #0]
 800a6f4:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a6fa:	0e9b      	lsrs	r3, r3, #26
 800a6fc:	b2db      	uxtb	r3, r3
 800a6fe:	f003 0307 	and.w	r3, r3, #7
 800a702:	b2da      	uxtb	r2, r3
 800a704:	683b      	ldr	r3, [r7, #0]
 800a706:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a70c:	0d9b      	lsrs	r3, r3, #22
 800a70e:	b2db      	uxtb	r3, r3
 800a710:	f003 030f 	and.w	r3, r3, #15
 800a714:	b2da      	uxtb	r2, r3
 800a716:	683b      	ldr	r3, [r7, #0]
 800a718:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a71e:	0d5b      	lsrs	r3, r3, #21
 800a720:	b2db      	uxtb	r3, r3
 800a722:	f003 0301 	and.w	r3, r3, #1
 800a726:	b2da      	uxtb	r2, r3
 800a728:	683b      	ldr	r3, [r7, #0]
 800a72a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800a72e:	683b      	ldr	r3, [r7, #0]
 800a730:	2200      	movs	r2, #0
 800a732:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a73a:	0c1b      	lsrs	r3, r3, #16
 800a73c:	b2db      	uxtb	r3, r3
 800a73e:	f003 0301 	and.w	r3, r3, #1
 800a742:	b2da      	uxtb	r2, r3
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a74e:	0bdb      	lsrs	r3, r3, #15
 800a750:	b2db      	uxtb	r3, r3
 800a752:	f003 0301 	and.w	r3, r3, #1
 800a756:	b2da      	uxtb	r2, r3
 800a758:	683b      	ldr	r3, [r7, #0]
 800a75a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a762:	0b9b      	lsrs	r3, r3, #14
 800a764:	b2db      	uxtb	r3, r3
 800a766:	f003 0301 	and.w	r3, r3, #1
 800a76a:	b2da      	uxtb	r2, r3
 800a76c:	683b      	ldr	r3, [r7, #0]
 800a76e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a776:	0b5b      	lsrs	r3, r3, #13
 800a778:	b2db      	uxtb	r3, r3
 800a77a:	f003 0301 	and.w	r3, r3, #1
 800a77e:	b2da      	uxtb	r2, r3
 800a780:	683b      	ldr	r3, [r7, #0]
 800a782:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a78a:	0b1b      	lsrs	r3, r3, #12
 800a78c:	b2db      	uxtb	r3, r3
 800a78e:	f003 0301 	and.w	r3, r3, #1
 800a792:	b2da      	uxtb	r2, r3
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a79e:	0a9b      	lsrs	r3, r3, #10
 800a7a0:	b2db      	uxtb	r3, r3
 800a7a2:	f003 0303 	and.w	r3, r3, #3
 800a7a6:	b2da      	uxtb	r2, r3
 800a7a8:	683b      	ldr	r3, [r7, #0]
 800a7aa:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a7b2:	0a1b      	lsrs	r3, r3, #8
 800a7b4:	b2db      	uxtb	r3, r3
 800a7b6:	f003 0303 	and.w	r3, r3, #3
 800a7ba:	b2da      	uxtb	r2, r3
 800a7bc:	683b      	ldr	r3, [r7, #0]
 800a7be:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a7c6:	085b      	lsrs	r3, r3, #1
 800a7c8:	b2db      	uxtb	r3, r3
 800a7ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a7ce:	b2da      	uxtb	r2, r3
 800a7d0:	683b      	ldr	r3, [r7, #0]
 800a7d2:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	2201      	movs	r2, #1
 800a7da:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800a7de:	2300      	movs	r3, #0
}
 800a7e0:	4618      	mov	r0, r3
 800a7e2:	370c      	adds	r7, #12
 800a7e4:	46bd      	mov	sp, r7
 800a7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ea:	4770      	bx	lr
 800a7ec:	1fe00fff 	.word	0x1fe00fff

0800a7f0 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800a7f0:	b580      	push	{r7, lr}
 800a7f2:	b094      	sub	sp, #80	@ 0x50
 800a7f4:	af00      	add	r7, sp, #0
 800a7f6:	6078      	str	r0, [r7, #4]
 800a7f8:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800a7fa:	2300      	movs	r3, #0
 800a7fc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a806:	b2db      	uxtb	r3, r3
 800a808:	2b03      	cmp	r3, #3
 800a80a:	d101      	bne.n	800a810 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 800a80c:	2301      	movs	r3, #1
 800a80e:	e0a7      	b.n	800a960 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800a810:	f107 0308 	add.w	r3, r7, #8
 800a814:	4619      	mov	r1, r3
 800a816:	6878      	ldr	r0, [r7, #4]
 800a818:	f000 fb70 	bl	800aefc <SD_SendSDStatus>
 800a81c:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800a81e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a820:	2b00      	cmp	r3, #0
 800a822:	d011      	beq.n	800a848 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	4a4f      	ldr	r2, [pc, #316]	@ (800a968 <HAL_SD_GetCardStatus+0x178>)
 800a82a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a830:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a832:	431a      	orrs	r2, r3
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	2201      	movs	r2, #1
 800a83c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 800a840:	2301      	movs	r3, #1
 800a842:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800a846:	e070      	b.n	800a92a <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800a848:	68bb      	ldr	r3, [r7, #8]
 800a84a:	099b      	lsrs	r3, r3, #6
 800a84c:	b2db      	uxtb	r3, r3
 800a84e:	f003 0303 	and.w	r3, r3, #3
 800a852:	b2da      	uxtb	r2, r3
 800a854:	683b      	ldr	r3, [r7, #0]
 800a856:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800a858:	68bb      	ldr	r3, [r7, #8]
 800a85a:	095b      	lsrs	r3, r3, #5
 800a85c:	b2db      	uxtb	r3, r3
 800a85e:	f003 0301 	and.w	r3, r3, #1
 800a862:	b2da      	uxtb	r2, r3
 800a864:	683b      	ldr	r3, [r7, #0]
 800a866:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800a868:	68bb      	ldr	r3, [r7, #8]
 800a86a:	0a1b      	lsrs	r3, r3, #8
 800a86c:	b29b      	uxth	r3, r3
 800a86e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800a872:	b29a      	uxth	r2, r3
 800a874:	68bb      	ldr	r3, [r7, #8]
 800a876:	0e1b      	lsrs	r3, r3, #24
 800a878:	b29b      	uxth	r3, r3
 800a87a:	4313      	orrs	r3, r2
 800a87c:	b29a      	uxth	r2, r3
 800a87e:	683b      	ldr	r3, [r7, #0]
 800a880:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	061a      	lsls	r2, r3, #24
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	021b      	lsls	r3, r3, #8
 800a88a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a88e:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	0a1b      	lsrs	r3, r3, #8
 800a894:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800a898:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	0e1b      	lsrs	r3, r3, #24
 800a89e:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800a8a0:	683b      	ldr	r3, [r7, #0]
 800a8a2:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800a8a4:	693b      	ldr	r3, [r7, #16]
 800a8a6:	b2da      	uxtb	r2, r3
 800a8a8:	683b      	ldr	r3, [r7, #0]
 800a8aa:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800a8ac:	693b      	ldr	r3, [r7, #16]
 800a8ae:	0a1b      	lsrs	r3, r3, #8
 800a8b0:	b2da      	uxtb	r2, r3
 800a8b2:	683b      	ldr	r3, [r7, #0]
 800a8b4:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800a8b6:	693b      	ldr	r3, [r7, #16]
 800a8b8:	0d1b      	lsrs	r3, r3, #20
 800a8ba:	b2db      	uxtb	r3, r3
 800a8bc:	f003 030f 	and.w	r3, r3, #15
 800a8c0:	b2da      	uxtb	r2, r3
 800a8c2:	683b      	ldr	r3, [r7, #0]
 800a8c4:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800a8c6:	693b      	ldr	r3, [r7, #16]
 800a8c8:	0c1b      	lsrs	r3, r3, #16
 800a8ca:	b29b      	uxth	r3, r3
 800a8cc:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800a8d0:	b29a      	uxth	r2, r3
 800a8d2:	697b      	ldr	r3, [r7, #20]
 800a8d4:	b29b      	uxth	r3, r3
 800a8d6:	b2db      	uxtb	r3, r3
 800a8d8:	b29b      	uxth	r3, r3
 800a8da:	4313      	orrs	r3, r2
 800a8dc:	b29a      	uxth	r2, r3
 800a8de:	683b      	ldr	r3, [r7, #0]
 800a8e0:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800a8e2:	697b      	ldr	r3, [r7, #20]
 800a8e4:	0a9b      	lsrs	r3, r3, #10
 800a8e6:	b2db      	uxtb	r3, r3
 800a8e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a8ec:	b2da      	uxtb	r2, r3
 800a8ee:	683b      	ldr	r3, [r7, #0]
 800a8f0:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800a8f2:	697b      	ldr	r3, [r7, #20]
 800a8f4:	0a1b      	lsrs	r3, r3, #8
 800a8f6:	b2db      	uxtb	r3, r3
 800a8f8:	f003 0303 	and.w	r3, r3, #3
 800a8fc:	b2da      	uxtb	r2, r3
 800a8fe:	683b      	ldr	r3, [r7, #0]
 800a900:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800a902:	697b      	ldr	r3, [r7, #20]
 800a904:	091b      	lsrs	r3, r3, #4
 800a906:	b2db      	uxtb	r3, r3
 800a908:	f003 030f 	and.w	r3, r3, #15
 800a90c:	b2da      	uxtb	r2, r3
 800a90e:	683b      	ldr	r3, [r7, #0]
 800a910:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800a912:	697b      	ldr	r3, [r7, #20]
 800a914:	b2db      	uxtb	r3, r3
 800a916:	f003 030f 	and.w	r3, r3, #15
 800a91a:	b2da      	uxtb	r2, r3
 800a91c:	683b      	ldr	r3, [r7, #0]
 800a91e:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800a920:	69bb      	ldr	r3, [r7, #24]
 800a922:	0e1b      	lsrs	r3, r3, #24
 800a924:	b2da      	uxtb	r2, r3
 800a926:	683b      	ldr	r3, [r7, #0]
 800a928:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a932:	4618      	mov	r0, r3
 800a934:	f001 fe5c 	bl	800c5f0 <SDMMC_CmdBlockLength>
 800a938:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800a93a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d00d      	beq.n	800a95c <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	4a08      	ldr	r2, [pc, #32]	@ (800a968 <HAL_SD_GetCardStatus+0x178>)
 800a946:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a94c:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	2201      	movs	r2, #1
 800a952:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 800a956:	2301      	movs	r3, #1
 800a958:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }

  return status;
 800a95c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 800a960:	4618      	mov	r0, r3
 800a962:	3750      	adds	r7, #80	@ 0x50
 800a964:	46bd      	mov	sp, r7
 800a966:	bd80      	pop	{r7, pc}
 800a968:	1fe00fff 	.word	0x1fe00fff

0800a96c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(const SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800a96c:	b480      	push	{r7}
 800a96e:	b083      	sub	sp, #12
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]
 800a974:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a97a:	683b      	ldr	r3, [r7, #0]
 800a97c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a982:	683b      	ldr	r3, [r7, #0]
 800a984:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a98a:	683b      	ldr	r3, [r7, #0]
 800a98c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a992:	683b      	ldr	r3, [r7, #0]
 800a994:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a99a:	683b      	ldr	r3, [r7, #0]
 800a99c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a9a2:	683b      	ldr	r3, [r7, #0]
 800a9a4:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a9aa:	683b      	ldr	r3, [r7, #0]
 800a9ac:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a9b2:	683b      	ldr	r3, [r7, #0]
 800a9b4:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800a9b6:	2300      	movs	r3, #0
}
 800a9b8:	4618      	mov	r0, r3
 800a9ba:	370c      	adds	r7, #12
 800a9bc:	46bd      	mov	sp, r7
 800a9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c2:	4770      	bx	lr

0800a9c4 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800a9c4:	b590      	push	{r4, r7, lr}
 800a9c6:	b08d      	sub	sp, #52	@ 0x34
 800a9c8:	af02      	add	r7, sp, #8
 800a9ca:	6078      	str	r0, [r7, #4]
 800a9cc:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;

  HAL_StatusTypeDef status = HAL_OK;
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	2203      	movs	r2, #3
 800a9d8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9e0:	2b03      	cmp	r3, #3
 800a9e2:	d02e      	beq.n	800aa42 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800a9e4:	683b      	ldr	r3, [r7, #0]
 800a9e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a9ea:	d106      	bne.n	800a9fa <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a9f0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	635a      	str	r2, [r3, #52]	@ 0x34
 800a9f8:	e029      	b.n	800aa4e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800aa00:	d10a      	bne.n	800aa18 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800aa02:	6878      	ldr	r0, [r7, #4]
 800aa04:	f000 fb72 	bl	800b0ec <SD_WideBus_Enable>
 800aa08:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aa0e:	6a3b      	ldr	r3, [r7, #32]
 800aa10:	431a      	orrs	r2, r3
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	635a      	str	r2, [r3, #52]	@ 0x34
 800aa16:	e01a      	b.n	800aa4e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800aa18:	683b      	ldr	r3, [r7, #0]
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d10a      	bne.n	800aa34 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800aa1e:	6878      	ldr	r0, [r7, #4]
 800aa20:	f000 fbaf 	bl	800b182 <SD_WideBus_Disable>
 800aa24:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aa2a:	6a3b      	ldr	r3, [r7, #32]
 800aa2c:	431a      	orrs	r2, r3
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	635a      	str	r2, [r3, #52]	@ 0x34
 800aa32:	e00c      	b.n	800aa4e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa38:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	635a      	str	r2, [r3, #52]	@ 0x34
 800aa40:	e005      	b.n	800aa4e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa46:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d007      	beq.n	800aa66 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	4a5f      	ldr	r2, [pc, #380]	@ (800abd8 <HAL_SD_ConfigWideBusOperation+0x214>)
 800aa5c:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800aa5e:	2301      	movs	r3, #1
 800aa60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800aa64:	e096      	b.n	800ab94 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800aa66:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800aa6a:	f04f 0100 	mov.w	r1, #0
 800aa6e:	f7fd f829 	bl	8007ac4 <HAL_RCCEx_GetPeriphCLKFreq>
 800aa72:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 800aa74:	69fb      	ldr	r3, [r7, #28]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	f000 8083 	beq.w	800ab82 <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	685b      	ldr	r3, [r3, #4]
 800aa80:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	689b      	ldr	r3, [r3, #8]
 800aa86:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 800aa88:	683b      	ldr	r3, [r7, #0]
 800aa8a:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	691b      	ldr	r3, [r3, #16]
 800aa90:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	695a      	ldr	r2, [r3, #20]
 800aa96:	69fb      	ldr	r3, [r7, #28]
 800aa98:	4950      	ldr	r1, [pc, #320]	@ (800abdc <HAL_SD_ConfigWideBusOperation+0x218>)
 800aa9a:	fba1 1303 	umull	r1, r3, r1, r3
 800aa9e:	0e1b      	lsrs	r3, r3, #24
 800aaa0:	429a      	cmp	r2, r3
 800aaa2:	d303      	bcc.n	800aaac <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	695b      	ldr	r3, [r3, #20]
 800aaa8:	61bb      	str	r3, [r7, #24]
 800aaaa:	e05a      	b.n	800ab62 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aab0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aab4:	d103      	bne.n	800aabe <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	695b      	ldr	r3, [r3, #20]
 800aaba:	61bb      	str	r3, [r7, #24]
 800aabc:	e051      	b.n	800ab62 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aac2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aac6:	d126      	bne.n	800ab16 <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	695b      	ldr	r3, [r3, #20]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d10e      	bne.n	800aaee <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800aad0:	69fb      	ldr	r3, [r7, #28]
 800aad2:	4a43      	ldr	r2, [pc, #268]	@ (800abe0 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800aad4:	4293      	cmp	r3, r2
 800aad6:	d906      	bls.n	800aae6 <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800aad8:	69fb      	ldr	r3, [r7, #28]
 800aada:	4a40      	ldr	r2, [pc, #256]	@ (800abdc <HAL_SD_ConfigWideBusOperation+0x218>)
 800aadc:	fba2 2303 	umull	r2, r3, r2, r3
 800aae0:	0e5b      	lsrs	r3, r3, #25
 800aae2:	61bb      	str	r3, [r7, #24]
 800aae4:	e03d      	b.n	800ab62 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	695b      	ldr	r3, [r3, #20]
 800aaea:	61bb      	str	r3, [r7, #24]
 800aaec:	e039      	b.n	800ab62 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	695b      	ldr	r3, [r3, #20]
 800aaf2:	005b      	lsls	r3, r3, #1
 800aaf4:	69fa      	ldr	r2, [r7, #28]
 800aaf6:	fbb2 f3f3 	udiv	r3, r2, r3
 800aafa:	4a39      	ldr	r2, [pc, #228]	@ (800abe0 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800aafc:	4293      	cmp	r3, r2
 800aafe:	d906      	bls.n	800ab0e <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800ab00:	69fb      	ldr	r3, [r7, #28]
 800ab02:	4a36      	ldr	r2, [pc, #216]	@ (800abdc <HAL_SD_ConfigWideBusOperation+0x218>)
 800ab04:	fba2 2303 	umull	r2, r3, r2, r3
 800ab08:	0e5b      	lsrs	r3, r3, #25
 800ab0a:	61bb      	str	r3, [r7, #24]
 800ab0c:	e029      	b.n	800ab62 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	695b      	ldr	r3, [r3, #20]
 800ab12:	61bb      	str	r3, [r7, #24]
 800ab14:	e025      	b.n	800ab62 <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	695b      	ldr	r3, [r3, #20]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d10e      	bne.n	800ab3c <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800ab1e:	69fb      	ldr	r3, [r7, #28]
 800ab20:	4a30      	ldr	r2, [pc, #192]	@ (800abe4 <HAL_SD_ConfigWideBusOperation+0x220>)
 800ab22:	4293      	cmp	r3, r2
 800ab24:	d906      	bls.n	800ab34 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800ab26:	69fb      	ldr	r3, [r7, #28]
 800ab28:	4a2c      	ldr	r2, [pc, #176]	@ (800abdc <HAL_SD_ConfigWideBusOperation+0x218>)
 800ab2a:	fba2 2303 	umull	r2, r3, r2, r3
 800ab2e:	0e1b      	lsrs	r3, r3, #24
 800ab30:	61bb      	str	r3, [r7, #24]
 800ab32:	e016      	b.n	800ab62 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	695b      	ldr	r3, [r3, #20]
 800ab38:	61bb      	str	r3, [r7, #24]
 800ab3a:	e012      	b.n	800ab62 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	695b      	ldr	r3, [r3, #20]
 800ab40:	005b      	lsls	r3, r3, #1
 800ab42:	69fa      	ldr	r2, [r7, #28]
 800ab44:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab48:	4a26      	ldr	r2, [pc, #152]	@ (800abe4 <HAL_SD_ConfigWideBusOperation+0x220>)
 800ab4a:	4293      	cmp	r3, r2
 800ab4c:	d906      	bls.n	800ab5c <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800ab4e:	69fb      	ldr	r3, [r7, #28]
 800ab50:	4a22      	ldr	r2, [pc, #136]	@ (800abdc <HAL_SD_ConfigWideBusOperation+0x218>)
 800ab52:	fba2 2303 	umull	r2, r3, r2, r3
 800ab56:	0e1b      	lsrs	r3, r3, #24
 800ab58:	61bb      	str	r3, [r7, #24]
 800ab5a:	e002      	b.n	800ab62 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	695b      	ldr	r3, [r3, #20]
 800ab60:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	681c      	ldr	r4, [r3, #0]
 800ab66:	466a      	mov	r2, sp
 800ab68:	f107 0314 	add.w	r3, r7, #20
 800ab6c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800ab70:	e882 0003 	stmia.w	r2, {r0, r1}
 800ab74:	f107 0308 	add.w	r3, r7, #8
 800ab78:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ab7a:	4620      	mov	r0, r4
 800ab7c:	f001 fc4a 	bl	800c414 <SDMMC_Init>
 800ab80:	e008      	b.n	800ab94 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab86:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 800ab8e:	2301      	movs	r3, #1
 800ab90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800ab9c:	4618      	mov	r0, r3
 800ab9e:	f001 fd27 	bl	800c5f0 <SDMMC_CmdBlockLength>
 800aba2:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800aba4:	6a3b      	ldr	r3, [r7, #32]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d00c      	beq.n	800abc4 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	4a0a      	ldr	r2, [pc, #40]	@ (800abd8 <HAL_SD_ConfigWideBusOperation+0x214>)
 800abb0:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800abb6:	6a3b      	ldr	r3, [r7, #32]
 800abb8:	431a      	orrs	r2, r3
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800abbe:	2301      	movs	r3, #1
 800abc0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	2201      	movs	r2, #1
 800abc8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 800abcc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800abd0:	4618      	mov	r0, r3
 800abd2:	372c      	adds	r7, #44	@ 0x2c
 800abd4:	46bd      	mov	sp, r7
 800abd6:	bd90      	pop	{r4, r7, pc}
 800abd8:	1fe00fff 	.word	0x1fe00fff
 800abdc:	55e63b89 	.word	0x55e63b89
 800abe0:	02faf080 	.word	0x02faf080
 800abe4:	017d7840 	.word	0x017d7840

0800abe8 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800abe8:	b580      	push	{r7, lr}
 800abea:	b086      	sub	sp, #24
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800abf0:	2300      	movs	r3, #0
 800abf2:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800abf4:	f107 030c 	add.w	r3, r7, #12
 800abf8:	4619      	mov	r1, r3
 800abfa:	6878      	ldr	r0, [r7, #4]
 800abfc:	f000 fa4e 	bl	800b09c <SD_SendStatus>
 800ac00:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800ac02:	697b      	ldr	r3, [r7, #20]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d005      	beq.n	800ac14 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ac0c:	697b      	ldr	r3, [r7, #20]
 800ac0e:	431a      	orrs	r2, r3
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	0a5b      	lsrs	r3, r3, #9
 800ac18:	f003 030f 	and.w	r3, r3, #15
 800ac1c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800ac1e:	693b      	ldr	r3, [r7, #16]
}
 800ac20:	4618      	mov	r0, r3
 800ac22:	3718      	adds	r7, #24
 800ac24:	46bd      	mov	sp, r7
 800ac26:	bd80      	pop	{r7, pc}

0800ac28 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800ac28:	b580      	push	{r7, lr}
 800ac2a:	b090      	sub	sp, #64	@ 0x40
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 800ac30:	2300      	movs	r3, #0
 800ac32:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 800ac34:	f7f7 ff2a 	bl	8002a8c <HAL_GetTick>
 800ac38:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	4618      	mov	r0, r3
 800ac40:	f001 fc52 	bl	800c4e8 <SDMMC_GetPowerState>
 800ac44:	4603      	mov	r3, r0
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d102      	bne.n	800ac50 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ac4a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800ac4e:	e0b5      	b.n	800adbc <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac54:	2b03      	cmp	r3, #3
 800ac56:	d02e      	beq.n	800acb6 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	4618      	mov	r0, r3
 800ac5e:	f001 fe9c 	bl	800c99a <SDMMC_CmdSendCID>
 800ac62:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800ac64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d001      	beq.n	800ac6e <SD_InitCard+0x46>
    {
      return errorstate;
 800ac6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac6c:	e0a6      	b.n	800adbc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	2100      	movs	r1, #0
 800ac74:	4618      	mov	r0, r3
 800ac76:	f001 fc7c 	bl	800c572 <SDMMC_GetResponse>
 800ac7a:	4602      	mov	r2, r0
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	2104      	movs	r1, #4
 800ac86:	4618      	mov	r0, r3
 800ac88:	f001 fc73 	bl	800c572 <SDMMC_GetResponse>
 800ac8c:	4602      	mov	r2, r0
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	2108      	movs	r1, #8
 800ac98:	4618      	mov	r0, r3
 800ac9a:	f001 fc6a 	bl	800c572 <SDMMC_GetResponse>
 800ac9e:	4602      	mov	r2, r0
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	210c      	movs	r1, #12
 800acaa:	4618      	mov	r0, r3
 800acac:	f001 fc61 	bl	800c572 <SDMMC_GetResponse>
 800acb0:	4602      	mov	r2, r0
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acba:	2b03      	cmp	r3, #3
 800acbc:	d01d      	beq.n	800acfa <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 800acbe:	e019      	b.n	800acf4 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	f107 020a 	add.w	r2, r7, #10
 800acc8:	4611      	mov	r1, r2
 800acca:	4618      	mov	r0, r3
 800accc:	f001 fea4 	bl	800ca18 <SDMMC_CmdSetRelAdd>
 800acd0:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 800acd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d001      	beq.n	800acdc <SD_InitCard+0xb4>
      {
        return errorstate;
 800acd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acda:	e06f      	b.n	800adbc <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800acdc:	f7f7 fed6 	bl	8002a8c <HAL_GetTick>
 800ace0:	4602      	mov	r2, r0
 800ace2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ace4:	1ad3      	subs	r3, r2, r3
 800ace6:	f241 3287 	movw	r2, #4999	@ 0x1387
 800acea:	4293      	cmp	r3, r2
 800acec:	d902      	bls.n	800acf4 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 800acee:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800acf2:	e063      	b.n	800adbc <SD_InitCard+0x194>
    while (sd_rca == 0U)
 800acf4:	897b      	ldrh	r3, [r7, #10]
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d0e2      	beq.n	800acc0 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acfe:	2b03      	cmp	r3, #3
 800ad00:	d036      	beq.n	800ad70 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800ad02:	897b      	ldrh	r3, [r7, #10]
 800ad04:	461a      	mov	r2, r3
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	681a      	ldr	r2, [r3, #0]
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad12:	041b      	lsls	r3, r3, #16
 800ad14:	4619      	mov	r1, r3
 800ad16:	4610      	mov	r0, r2
 800ad18:	f001 fe5e 	bl	800c9d8 <SDMMC_CmdSendCSD>
 800ad1c:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800ad1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d001      	beq.n	800ad28 <SD_InitCard+0x100>
    {
      return errorstate;
 800ad24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad26:	e049      	b.n	800adbc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	2100      	movs	r1, #0
 800ad2e:	4618      	mov	r0, r3
 800ad30:	f001 fc1f 	bl	800c572 <SDMMC_GetResponse>
 800ad34:	4602      	mov	r2, r0
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	2104      	movs	r1, #4
 800ad40:	4618      	mov	r0, r3
 800ad42:	f001 fc16 	bl	800c572 <SDMMC_GetResponse>
 800ad46:	4602      	mov	r2, r0
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	2108      	movs	r1, #8
 800ad52:	4618      	mov	r0, r3
 800ad54:	f001 fc0d 	bl	800c572 <SDMMC_GetResponse>
 800ad58:	4602      	mov	r2, r0
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	210c      	movs	r1, #12
 800ad64:	4618      	mov	r0, r3
 800ad66:	f001 fc04 	bl	800c572 <SDMMC_GetResponse>
 800ad6a:	4602      	mov	r2, r0
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	2104      	movs	r1, #4
 800ad76:	4618      	mov	r0, r3
 800ad78:	f001 fbfb 	bl	800c572 <SDMMC_GetResponse>
 800ad7c:	4603      	mov	r3, r0
 800ad7e:	0d1a      	lsrs	r2, r3, #20
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800ad84:	f107 030c 	add.w	r3, r7, #12
 800ad88:	4619      	mov	r1, r3
 800ad8a:	6878      	ldr	r0, [r7, #4]
 800ad8c:	f7ff fb8c 	bl	800a4a8 <HAL_SD_GetCardCSD>
 800ad90:	4603      	mov	r3, r0
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d002      	beq.n	800ad9c <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ad96:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800ad9a:	e00f      	b.n	800adbc <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681a      	ldr	r2, [r3, #0]
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ada4:	041b      	lsls	r3, r3, #16
 800ada6:	4619      	mov	r1, r3
 800ada8:	4610      	mov	r0, r2
 800adaa:	f001 fd0d 	bl	800c7c8 <SDMMC_CmdSelDesel>
 800adae:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 800adb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d001      	beq.n	800adba <SD_InitCard+0x192>
  {
    return errorstate;
 800adb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adb8:	e000      	b.n	800adbc <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800adba:	2300      	movs	r3, #0
}
 800adbc:	4618      	mov	r0, r3
 800adbe:	3740      	adds	r7, #64	@ 0x40
 800adc0:	46bd      	mov	sp, r7
 800adc2:	bd80      	pop	{r7, pc}

0800adc4 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800adc4:	b580      	push	{r7, lr}
 800adc6:	b086      	sub	sp, #24
 800adc8:	af00      	add	r7, sp, #0
 800adca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800adcc:	2300      	movs	r3, #0
 800adce:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 800add0:	2300      	movs	r3, #0
 800add2:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 800add4:	2300      	movs	r3, #0
 800add6:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	4618      	mov	r0, r3
 800adde:	f001 fd16 	bl	800c80e <SDMMC_CmdGoIdleState>
 800ade2:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d001      	beq.n	800adee <SD_PowerON+0x2a>
  {
    return errorstate;
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	e072      	b.n	800aed4 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	4618      	mov	r0, r3
 800adf4:	f001 fd29 	bl	800c84a <SDMMC_CmdOperCond>
 800adf8:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ae00:	d10d      	bne.n	800ae1e <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	2200      	movs	r2, #0
 800ae06:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	4618      	mov	r0, r3
 800ae0e:	f001 fcfe 	bl	800c80e <SDMMC_CmdGoIdleState>
 800ae12:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d004      	beq.n	800ae24 <SD_PowerON+0x60>
    {
      return errorstate;
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	e05a      	b.n	800aed4 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	2201      	movs	r2, #1
 800ae22:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae28:	2b01      	cmp	r3, #1
 800ae2a:	d137      	bne.n	800ae9c <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	2100      	movs	r1, #0
 800ae32:	4618      	mov	r0, r3
 800ae34:	f001 fd29 	bl	800c88a <SDMMC_CmdAppCommand>
 800ae38:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d02d      	beq.n	800ae9c <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ae40:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800ae44:	e046      	b.n	800aed4 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	2100      	movs	r1, #0
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	f001 fd1c 	bl	800c88a <SDMMC_CmdAppCommand>
 800ae52:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d001      	beq.n	800ae5e <SD_PowerON+0x9a>
    {
      return errorstate;
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	e03a      	b.n	800aed4 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	491e      	ldr	r1, [pc, #120]	@ (800aedc <SD_PowerON+0x118>)
 800ae64:	4618      	mov	r0, r3
 800ae66:	f001 fd33 	bl	800c8d0 <SDMMC_CmdAppOperCommand>
 800ae6a:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d002      	beq.n	800ae78 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ae72:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800ae76:	e02d      	b.n	800aed4 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	2100      	movs	r1, #0
 800ae7e:	4618      	mov	r0, r3
 800ae80:	f001 fb77 	bl	800c572 <SDMMC_GetResponse>
 800ae84:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800ae86:	697b      	ldr	r3, [r7, #20]
 800ae88:	0fdb      	lsrs	r3, r3, #31
 800ae8a:	2b01      	cmp	r3, #1
 800ae8c:	d101      	bne.n	800ae92 <SD_PowerON+0xce>
 800ae8e:	2301      	movs	r3, #1
 800ae90:	e000      	b.n	800ae94 <SD_PowerON+0xd0>
 800ae92:	2300      	movs	r3, #0
 800ae94:	613b      	str	r3, [r7, #16]

    count++;
 800ae96:	68bb      	ldr	r3, [r7, #8]
 800ae98:	3301      	adds	r3, #1
 800ae9a:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800ae9c:	68bb      	ldr	r3, [r7, #8]
 800ae9e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800aea2:	4293      	cmp	r3, r2
 800aea4:	d802      	bhi.n	800aeac <SD_PowerON+0xe8>
 800aea6:	693b      	ldr	r3, [r7, #16]
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d0cc      	beq.n	800ae46 <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800aeac:	68bb      	ldr	r3, [r7, #8]
 800aeae:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800aeb2:	4293      	cmp	r3, r2
 800aeb4:	d902      	bls.n	800aebc <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800aeb6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800aeba:	e00b      	b.n	800aed4 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	2200      	movs	r2, #0
 800aec0:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800aec2:	697b      	ldr	r3, [r7, #20]
 800aec4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d002      	beq.n	800aed2 <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	2201      	movs	r2, #1
 800aed0:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 800aed2:	2300      	movs	r3, #0
}
 800aed4:	4618      	mov	r0, r3
 800aed6:	3718      	adds	r7, #24
 800aed8:	46bd      	mov	sp, r7
 800aeda:	bd80      	pop	{r7, pc}
 800aedc:	c1100000 	.word	0xc1100000

0800aee0 <SD_PowerOFF>:
  * @brief  Turns the SDMMC output signals off.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
static void SD_PowerOFF(SD_HandleTypeDef *hsd)
{
 800aee0:	b580      	push	{r7, lr}
 800aee2:	b082      	sub	sp, #8
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	6078      	str	r0, [r7, #4]
  /* Set Power State to OFF */
  (void)SDMMC_PowerState_OFF(hsd->Instance);
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	4618      	mov	r0, r3
 800aeee:	f001 faea 	bl	800c4c6 <SDMMC_PowerState_OFF>
}
 800aef2:	bf00      	nop
 800aef4:	3708      	adds	r7, #8
 800aef6:	46bd      	mov	sp, r7
 800aef8:	bd80      	pop	{r7, pc}
	...

0800aefc <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800aefc:	b580      	push	{r7, lr}
 800aefe:	b08c      	sub	sp, #48	@ 0x30
 800af00:	af00      	add	r7, sp, #0
 800af02:	6078      	str	r0, [r7, #4]
 800af04:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800af06:	f7f7 fdc1 	bl	8002a8c <HAL_GetTick>
 800af0a:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800af0c:	683b      	ldr	r3, [r7, #0]
 800af0e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	2100      	movs	r1, #0
 800af16:	4618      	mov	r0, r3
 800af18:	f001 fb2b 	bl	800c572 <SDMMC_GetResponse>
 800af1c:	4603      	mov	r3, r0
 800af1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800af22:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800af26:	d102      	bne.n	800af2e <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800af28:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800af2c:	e0b0      	b.n	800b090 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	2140      	movs	r1, #64	@ 0x40
 800af34:	4618      	mov	r0, r3
 800af36:	f001 fb5b 	bl	800c5f0 <SDMMC_CmdBlockLength>
 800af3a:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800af3c:	6a3b      	ldr	r3, [r7, #32]
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d005      	beq.n	800af4e <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800af4a:	6a3b      	ldr	r3, [r7, #32]
 800af4c:	e0a0      	b.n	800b090 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	681a      	ldr	r2, [r3, #0]
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af56:	041b      	lsls	r3, r3, #16
 800af58:	4619      	mov	r1, r3
 800af5a:	4610      	mov	r0, r2
 800af5c:	f001 fc95 	bl	800c88a <SDMMC_CmdAppCommand>
 800af60:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800af62:	6a3b      	ldr	r3, [r7, #32]
 800af64:	2b00      	cmp	r3, #0
 800af66:	d005      	beq.n	800af74 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800af70:	6a3b      	ldr	r3, [r7, #32]
 800af72:	e08d      	b.n	800b090 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800af74:	f04f 33ff 	mov.w	r3, #4294967295
 800af78:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800af7a:	2340      	movs	r3, #64	@ 0x40
 800af7c:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800af7e:	2360      	movs	r3, #96	@ 0x60
 800af80:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800af82:	2302      	movs	r3, #2
 800af84:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800af86:	2300      	movs	r3, #0
 800af88:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800af8a:	2301      	movs	r3, #1
 800af8c:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	f107 0208 	add.w	r2, r7, #8
 800af96:	4611      	mov	r1, r2
 800af98:	4618      	mov	r0, r3
 800af9a:	f001 fafd 	bl	800c598 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	4618      	mov	r0, r3
 800afa4:	f001 fd7d 	bl	800caa2 <SDMMC_CmdStatusRegister>
 800afa8:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800afaa:	6a3b      	ldr	r3, [r7, #32]
 800afac:	2b00      	cmp	r3, #0
 800afae:	d02b      	beq.n	800b008 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800afb8:	6a3b      	ldr	r3, [r7, #32]
 800afba:	e069      	b.n	800b090 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800afc2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d013      	beq.n	800aff2 <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 800afca:	2300      	movs	r3, #0
 800afcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800afce:	e00d      	b.n	800afec <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	4618      	mov	r0, r3
 800afd6:	f001 fa47 	bl	800c468 <SDMMC_ReadFIFO>
 800afda:	4602      	mov	r2, r0
 800afdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afde:	601a      	str	r2, [r3, #0]
        pData++;
 800afe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afe2:	3304      	adds	r3, #4
 800afe4:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 800afe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afe8:	3301      	adds	r3, #1
 800afea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800afec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afee:	2b07      	cmp	r3, #7
 800aff0:	d9ee      	bls.n	800afd0 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800aff2:	f7f7 fd4b 	bl	8002a8c <HAL_GetTick>
 800aff6:	4602      	mov	r2, r0
 800aff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800affa:	1ad3      	subs	r3, r2, r3
 800affc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b000:	d102      	bne.n	800b008 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800b002:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b006:	e043      	b.n	800b090 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b00e:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 800b012:	2b00      	cmp	r3, #0
 800b014:	d0d2      	beq.n	800afbc <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b01c:	f003 0308 	and.w	r3, r3, #8
 800b020:	2b00      	cmp	r3, #0
 800b022:	d001      	beq.n	800b028 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800b024:	2308      	movs	r3, #8
 800b026:	e033      	b.n	800b090 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b02e:	f003 0302 	and.w	r3, r3, #2
 800b032:	2b00      	cmp	r3, #0
 800b034:	d001      	beq.n	800b03a <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800b036:	2302      	movs	r3, #2
 800b038:	e02a      	b.n	800b090 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b040:	f003 0320 	and.w	r3, r3, #32
 800b044:	2b00      	cmp	r3, #0
 800b046:	d017      	beq.n	800b078 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800b048:	2320      	movs	r3, #32
 800b04a:	e021      	b.n	800b090 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	4618      	mov	r0, r3
 800b052:	f001 fa09 	bl	800c468 <SDMMC_ReadFIFO>
 800b056:	4602      	mov	r2, r0
 800b058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b05a:	601a      	str	r2, [r3, #0]
    pData++;
 800b05c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b05e:	3304      	adds	r3, #4
 800b060:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800b062:	f7f7 fd13 	bl	8002a8c <HAL_GetTick>
 800b066:	4602      	mov	r2, r0
 800b068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b06a:	1ad3      	subs	r3, r2, r3
 800b06c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b070:	d102      	bne.n	800b078 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800b072:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b076:	e00b      	b.n	800b090 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b07e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b082:	2b00      	cmp	r3, #0
 800b084:	d1e2      	bne.n	800b04c <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	4a03      	ldr	r2, [pc, #12]	@ (800b098 <SD_SendSDStatus+0x19c>)
 800b08c:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 800b08e:	2300      	movs	r3, #0
}
 800b090:	4618      	mov	r0, r3
 800b092:	3730      	adds	r7, #48	@ 0x30
 800b094:	46bd      	mov	sp, r7
 800b096:	bd80      	pop	{r7, pc}
 800b098:	18000f3a 	.word	0x18000f3a

0800b09c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800b09c:	b580      	push	{r7, lr}
 800b09e:	b084      	sub	sp, #16
 800b0a0:	af00      	add	r7, sp, #0
 800b0a2:	6078      	str	r0, [r7, #4]
 800b0a4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 800b0a6:	683b      	ldr	r3, [r7, #0]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d102      	bne.n	800b0b2 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800b0ac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b0b0:	e018      	b.n	800b0e4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681a      	ldr	r2, [r3, #0]
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0ba:	041b      	lsls	r3, r3, #16
 800b0bc:	4619      	mov	r1, r3
 800b0be:	4610      	mov	r0, r2
 800b0c0:	f001 fccc 	bl	800ca5c <SDMMC_CmdSendStatus>
 800b0c4:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d001      	beq.n	800b0d0 <SD_SendStatus+0x34>
  {
    return errorstate;
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	e009      	b.n	800b0e4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	2100      	movs	r1, #0
 800b0d6:	4618      	mov	r0, r3
 800b0d8:	f001 fa4b 	bl	800c572 <SDMMC_GetResponse>
 800b0dc:	4602      	mov	r2, r0
 800b0de:	683b      	ldr	r3, [r7, #0]
 800b0e0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800b0e2:	2300      	movs	r3, #0
}
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	3710      	adds	r7, #16
 800b0e8:	46bd      	mov	sp, r7
 800b0ea:	bd80      	pop	{r7, pc}

0800b0ec <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800b0ec:	b580      	push	{r7, lr}
 800b0ee:	b086      	sub	sp, #24
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800b0f4:	2300      	movs	r3, #0
 800b0f6:	60fb      	str	r3, [r7, #12]
 800b0f8:	2300      	movs	r3, #0
 800b0fa:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	2100      	movs	r1, #0
 800b102:	4618      	mov	r0, r3
 800b104:	f001 fa35 	bl	800c572 <SDMMC_GetResponse>
 800b108:	4603      	mov	r3, r0
 800b10a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b10e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b112:	d102      	bne.n	800b11a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800b114:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b118:	e02f      	b.n	800b17a <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800b11a:	f107 030c 	add.w	r3, r7, #12
 800b11e:	4619      	mov	r1, r3
 800b120:	6878      	ldr	r0, [r7, #4]
 800b122:	f000 f879 	bl	800b218 <SD_FindSCR>
 800b126:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800b128:	697b      	ldr	r3, [r7, #20]
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d001      	beq.n	800b132 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800b12e:	697b      	ldr	r3, [r7, #20]
 800b130:	e023      	b.n	800b17a <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800b132:	693b      	ldr	r3, [r7, #16]
 800b134:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d01c      	beq.n	800b176 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	681a      	ldr	r2, [r3, #0]
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b144:	041b      	lsls	r3, r3, #16
 800b146:	4619      	mov	r1, r3
 800b148:	4610      	mov	r0, r2
 800b14a:	f001 fb9e 	bl	800c88a <SDMMC_CmdAppCommand>
 800b14e:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800b150:	697b      	ldr	r3, [r7, #20]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d001      	beq.n	800b15a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800b156:	697b      	ldr	r3, [r7, #20]
 800b158:	e00f      	b.n	800b17a <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	2102      	movs	r1, #2
 800b160:	4618      	mov	r0, r3
 800b162:	f001 fbd5 	bl	800c910 <SDMMC_CmdBusWidth>
 800b166:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800b168:	697b      	ldr	r3, [r7, #20]
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d001      	beq.n	800b172 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800b16e:	697b      	ldr	r3, [r7, #20]
 800b170:	e003      	b.n	800b17a <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800b172:	2300      	movs	r3, #0
 800b174:	e001      	b.n	800b17a <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b176:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800b17a:	4618      	mov	r0, r3
 800b17c:	3718      	adds	r7, #24
 800b17e:	46bd      	mov	sp, r7
 800b180:	bd80      	pop	{r7, pc}

0800b182 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800b182:	b580      	push	{r7, lr}
 800b184:	b086      	sub	sp, #24
 800b186:	af00      	add	r7, sp, #0
 800b188:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800b18a:	2300      	movs	r3, #0
 800b18c:	60fb      	str	r3, [r7, #12]
 800b18e:	2300      	movs	r3, #0
 800b190:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	2100      	movs	r1, #0
 800b198:	4618      	mov	r0, r3
 800b19a:	f001 f9ea 	bl	800c572 <SDMMC_GetResponse>
 800b19e:	4603      	mov	r3, r0
 800b1a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b1a4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b1a8:	d102      	bne.n	800b1b0 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800b1aa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b1ae:	e02f      	b.n	800b210 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800b1b0:	f107 030c 	add.w	r3, r7, #12
 800b1b4:	4619      	mov	r1, r3
 800b1b6:	6878      	ldr	r0, [r7, #4]
 800b1b8:	f000 f82e 	bl	800b218 <SD_FindSCR>
 800b1bc:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800b1be:	697b      	ldr	r3, [r7, #20]
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d001      	beq.n	800b1c8 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800b1c4:	697b      	ldr	r3, [r7, #20]
 800b1c6:	e023      	b.n	800b210 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800b1c8:	693b      	ldr	r3, [r7, #16]
 800b1ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d01c      	beq.n	800b20c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	681a      	ldr	r2, [r3, #0]
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b1da:	041b      	lsls	r3, r3, #16
 800b1dc:	4619      	mov	r1, r3
 800b1de:	4610      	mov	r0, r2
 800b1e0:	f001 fb53 	bl	800c88a <SDMMC_CmdAppCommand>
 800b1e4:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800b1e6:	697b      	ldr	r3, [r7, #20]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d001      	beq.n	800b1f0 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800b1ec:	697b      	ldr	r3, [r7, #20]
 800b1ee:	e00f      	b.n	800b210 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	2100      	movs	r1, #0
 800b1f6:	4618      	mov	r0, r3
 800b1f8:	f001 fb8a 	bl	800c910 <SDMMC_CmdBusWidth>
 800b1fc:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800b1fe:	697b      	ldr	r3, [r7, #20]
 800b200:	2b00      	cmp	r3, #0
 800b202:	d001      	beq.n	800b208 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800b204:	697b      	ldr	r3, [r7, #20]
 800b206:	e003      	b.n	800b210 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800b208:	2300      	movs	r3, #0
 800b20a:	e001      	b.n	800b210 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b20c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800b210:	4618      	mov	r0, r3
 800b212:	3718      	adds	r7, #24
 800b214:	46bd      	mov	sp, r7
 800b216:	bd80      	pop	{r7, pc}

0800b218 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800b218:	b580      	push	{r7, lr}
 800b21a:	b08e      	sub	sp, #56	@ 0x38
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	6078      	str	r0, [r7, #4]
 800b220:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800b222:	f7f7 fc33 	bl	8002a8c <HAL_GetTick>
 800b226:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800b228:	2300      	movs	r3, #0
 800b22a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800b22c:	2300      	movs	r3, #0
 800b22e:	60bb      	str	r3, [r7, #8]
 800b230:	2300      	movs	r3, #0
 800b232:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800b234:	683b      	ldr	r3, [r7, #0]
 800b236:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	2108      	movs	r1, #8
 800b23e:	4618      	mov	r0, r3
 800b240:	f001 f9d6 	bl	800c5f0 <SDMMC_CmdBlockLength>
 800b244:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800b246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d001      	beq.n	800b250 <SD_FindSCR+0x38>
  {
    return errorstate;
 800b24c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b24e:	e0ad      	b.n	800b3ac <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	681a      	ldr	r2, [r3, #0]
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b258:	041b      	lsls	r3, r3, #16
 800b25a:	4619      	mov	r1, r3
 800b25c:	4610      	mov	r0, r2
 800b25e:	f001 fb14 	bl	800c88a <SDMMC_CmdAppCommand>
 800b262:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800b264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b266:	2b00      	cmp	r3, #0
 800b268:	d001      	beq.n	800b26e <SD_FindSCR+0x56>
  {
    return errorstate;
 800b26a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b26c:	e09e      	b.n	800b3ac <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b26e:	f04f 33ff 	mov.w	r3, #4294967295
 800b272:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800b274:	2308      	movs	r3, #8
 800b276:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800b278:	2330      	movs	r3, #48	@ 0x30
 800b27a:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800b27c:	2302      	movs	r3, #2
 800b27e:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800b280:	2300      	movs	r3, #0
 800b282:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800b284:	2301      	movs	r3, #1
 800b286:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	f107 0210 	add.w	r2, r7, #16
 800b290:	4611      	mov	r1, r2
 800b292:	4618      	mov	r0, r3
 800b294:	f001 f980 	bl	800c598 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	4618      	mov	r0, r3
 800b29e:	f001 fb5a 	bl	800c956 <SDMMC_CmdSendSCR>
 800b2a2:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800b2a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d027      	beq.n	800b2fa <SD_FindSCR+0xe2>
  {
    return errorstate;
 800b2aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2ac:	e07e      	b.n	800b3ac <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b2b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d113      	bne.n	800b2e4 <SD_FindSCR+0xcc>
 800b2bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d110      	bne.n	800b2e4 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	f001 f8ce 	bl	800c468 <SDMMC_ReadFIFO>
 800b2cc:	4603      	mov	r3, r0
 800b2ce:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	4618      	mov	r0, r3
 800b2d6:	f001 f8c7 	bl	800c468 <SDMMC_ReadFIFO>
 800b2da:	4603      	mov	r3, r0
 800b2dc:	60fb      	str	r3, [r7, #12]
      index++;
 800b2de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2e0:	3301      	adds	r3, #1
 800b2e2:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800b2e4:	f7f7 fbd2 	bl	8002a8c <HAL_GetTick>
 800b2e8:	4602      	mov	r2, r0
 800b2ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2ec:	1ad3      	subs	r3, r2, r3
 800b2ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2f2:	d102      	bne.n	800b2fa <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800b2f4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b2f8:	e058      	b.n	800b3ac <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b300:	f240 532a 	movw	r3, #1322	@ 0x52a
 800b304:	4013      	ands	r3, r2
 800b306:	2b00      	cmp	r3, #0
 800b308:	d0d1      	beq.n	800b2ae <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b310:	f003 0308 	and.w	r3, r3, #8
 800b314:	2b00      	cmp	r3, #0
 800b316:	d005      	beq.n	800b324 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	2208      	movs	r2, #8
 800b31e:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800b320:	2308      	movs	r3, #8
 800b322:	e043      	b.n	800b3ac <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b32a:	f003 0302 	and.w	r3, r3, #2
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d005      	beq.n	800b33e <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	2202      	movs	r2, #2
 800b338:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800b33a:	2302      	movs	r3, #2
 800b33c:	e036      	b.n	800b3ac <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b344:	f003 0320 	and.w	r3, r3, #32
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d005      	beq.n	800b358 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	2220      	movs	r2, #32
 800b352:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800b354:	2320      	movs	r3, #32
 800b356:	e029      	b.n	800b3ac <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	4a15      	ldr	r2, [pc, #84]	@ (800b3b4 <SD_FindSCR+0x19c>)
 800b35e:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	061a      	lsls	r2, r3, #24
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	021b      	lsls	r3, r3, #8
 800b368:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b36c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	0a1b      	lsrs	r3, r3, #8
 800b372:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800b376:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	0e1b      	lsrs	r3, r3, #24
 800b37c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800b37e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b380:	601a      	str	r2, [r3, #0]
    scr++;
 800b382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b384:	3304      	adds	r3, #4
 800b386:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800b388:	68bb      	ldr	r3, [r7, #8]
 800b38a:	061a      	lsls	r2, r3, #24
 800b38c:	68bb      	ldr	r3, [r7, #8]
 800b38e:	021b      	lsls	r3, r3, #8
 800b390:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b394:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 800b396:	68bb      	ldr	r3, [r7, #8]
 800b398:	0a1b      	lsrs	r3, r3, #8
 800b39a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800b39e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 800b3a0:	68bb      	ldr	r3, [r7, #8]
 800b3a2:	0e1b      	lsrs	r3, r3, #24
 800b3a4:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800b3a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3a8:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800b3aa:	2300      	movs	r3, #0
}
 800b3ac:	4618      	mov	r0, r3
 800b3ae:	3738      	adds	r7, #56	@ 0x38
 800b3b0:	46bd      	mov	sp, r7
 800b3b2:	bd80      	pop	{r7, pc}
 800b3b4:	18000f3a 	.word	0x18000f3a

0800b3b8 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b086      	sub	sp, #24
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3c4:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= SDMMC_FIFO_SIZE)
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3ca:	2b1f      	cmp	r3, #31
 800b3cc:	d936      	bls.n	800b43c <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	617b      	str	r3, [r7, #20]
 800b3d2:	e027      	b.n	800b424 <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	4618      	mov	r0, r3
 800b3da:	f001 f845 	bl	800c468 <SDMMC_ReadFIFO>
 800b3de:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	b2da      	uxtb	r2, r3
 800b3e4:	693b      	ldr	r3, [r7, #16]
 800b3e6:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b3e8:	693b      	ldr	r3, [r7, #16]
 800b3ea:	3301      	adds	r3, #1
 800b3ec:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	0a1b      	lsrs	r3, r3, #8
 800b3f2:	b2da      	uxtb	r2, r3
 800b3f4:	693b      	ldr	r3, [r7, #16]
 800b3f6:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b3f8:	693b      	ldr	r3, [r7, #16]
 800b3fa:	3301      	adds	r3, #1
 800b3fc:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	0c1b      	lsrs	r3, r3, #16
 800b402:	b2da      	uxtb	r2, r3
 800b404:	693b      	ldr	r3, [r7, #16]
 800b406:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b408:	693b      	ldr	r3, [r7, #16]
 800b40a:	3301      	adds	r3, #1
 800b40c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	0e1b      	lsrs	r3, r3, #24
 800b412:	b2da      	uxtb	r2, r3
 800b414:	693b      	ldr	r3, [r7, #16]
 800b416:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b418:	693b      	ldr	r3, [r7, #16]
 800b41a:	3301      	adds	r3, #1
 800b41c:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 800b41e:	697b      	ldr	r3, [r7, #20]
 800b420:	3301      	adds	r3, #1
 800b422:	617b      	str	r3, [r7, #20]
 800b424:	697b      	ldr	r3, [r7, #20]
 800b426:	2b07      	cmp	r3, #7
 800b428:	d9d4      	bls.n	800b3d4 <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	693a      	ldr	r2, [r7, #16]
 800b42e:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize -= SDMMC_FIFO_SIZE;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b434:	f1a3 0220 	sub.w	r2, r3, #32
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	629a      	str	r2, [r3, #40]	@ 0x28
  }
}
 800b43c:	bf00      	nop
 800b43e:	3718      	adds	r7, #24
 800b440:	46bd      	mov	sp, r7
 800b442:	bd80      	pop	{r7, pc}

0800b444 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800b444:	b580      	push	{r7, lr}
 800b446:	b086      	sub	sp, #24
 800b448:	af00      	add	r7, sp, #0
 800b44a:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	69db      	ldr	r3, [r3, #28]
 800b450:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= SDMMC_FIFO_SIZE)
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	6a1b      	ldr	r3, [r3, #32]
 800b456:	2b1f      	cmp	r3, #31
 800b458:	d93a      	bls.n	800b4d0 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 800b45a:	2300      	movs	r3, #0
 800b45c:	617b      	str	r3, [r7, #20]
 800b45e:	e02b      	b.n	800b4b8 <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 800b460:	693b      	ldr	r3, [r7, #16]
 800b462:	781b      	ldrb	r3, [r3, #0]
 800b464:	60fb      	str	r3, [r7, #12]
      tmp++;
 800b466:	693b      	ldr	r3, [r7, #16]
 800b468:	3301      	adds	r3, #1
 800b46a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800b46c:	693b      	ldr	r3, [r7, #16]
 800b46e:	781b      	ldrb	r3, [r3, #0]
 800b470:	021a      	lsls	r2, r3, #8
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	4313      	orrs	r3, r2
 800b476:	60fb      	str	r3, [r7, #12]
      tmp++;
 800b478:	693b      	ldr	r3, [r7, #16]
 800b47a:	3301      	adds	r3, #1
 800b47c:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800b47e:	693b      	ldr	r3, [r7, #16]
 800b480:	781b      	ldrb	r3, [r3, #0]
 800b482:	041a      	lsls	r2, r3, #16
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	4313      	orrs	r3, r2
 800b488:	60fb      	str	r3, [r7, #12]
      tmp++;
 800b48a:	693b      	ldr	r3, [r7, #16]
 800b48c:	3301      	adds	r3, #1
 800b48e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800b490:	693b      	ldr	r3, [r7, #16]
 800b492:	781b      	ldrb	r3, [r3, #0]
 800b494:	061a      	lsls	r2, r3, #24
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	4313      	orrs	r3, r2
 800b49a:	60fb      	str	r3, [r7, #12]
      tmp++;
 800b49c:	693b      	ldr	r3, [r7, #16]
 800b49e:	3301      	adds	r3, #1
 800b4a0:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	f107 020c 	add.w	r2, r7, #12
 800b4aa:	4611      	mov	r1, r2
 800b4ac:	4618      	mov	r0, r3
 800b4ae:	f000 ffe8 	bl	800c482 <SDMMC_WriteFIFO>
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 800b4b2:	697b      	ldr	r3, [r7, #20]
 800b4b4:	3301      	adds	r3, #1
 800b4b6:	617b      	str	r3, [r7, #20]
 800b4b8:	697b      	ldr	r3, [r7, #20]
 800b4ba:	2b07      	cmp	r3, #7
 800b4bc:	d9d0      	bls.n	800b460 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	693a      	ldr	r2, [r7, #16]
 800b4c2:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= SDMMC_FIFO_SIZE;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	6a1b      	ldr	r3, [r3, #32]
 800b4c8:	f1a3 0220 	sub.w	r2, r3, #32
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	621a      	str	r2, [r3, #32]
  }
}
 800b4d0:	bf00      	nop
 800b4d2:	3718      	adds	r7, #24
 800b4d4:	46bd      	mov	sp, r7
 800b4d6:	bd80      	pop	{r7, pc}

0800b4d8 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800b4d8:	b480      	push	{r7}
 800b4da:	b083      	sub	sp, #12
 800b4dc:	af00      	add	r7, sp, #0
 800b4de:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800b4e0:	bf00      	nop
 800b4e2:	370c      	adds	r7, #12
 800b4e4:	46bd      	mov	sp, r7
 800b4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ea:	4770      	bx	lr

0800b4ec <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800b4ec:	b480      	push	{r7}
 800b4ee:	b083      	sub	sp, #12
 800b4f0:	af00      	add	r7, sp, #0
 800b4f2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800b4f4:	bf00      	nop
 800b4f6:	370c      	adds	r7, #12
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fe:	4770      	bx	lr

0800b500 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800b500:	b480      	push	{r7}
 800b502:	b083      	sub	sp, #12
 800b504:	af00      	add	r7, sp, #0
 800b506:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800b508:	bf00      	nop
 800b50a:	370c      	adds	r7, #12
 800b50c:	46bd      	mov	sp, r7
 800b50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b512:	4770      	bx	lr

0800b514 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800b514:	b480      	push	{r7}
 800b516:	b083      	sub	sp, #12
 800b518:	af00      	add	r7, sp, #0
 800b51a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800b51c:	bf00      	nop
 800b51e:	370c      	adds	r7, #12
 800b520:	46bd      	mov	sp, r7
 800b522:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b526:	4770      	bx	lr

0800b528 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b528:	b580      	push	{r7, lr}
 800b52a:	b082      	sub	sp, #8
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	2b00      	cmp	r3, #0
 800b534:	d101      	bne.n	800b53a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b536:	2301      	movs	r3, #1
 800b538:	e049      	b.n	800b5ce <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b540:	b2db      	uxtb	r3, r3
 800b542:	2b00      	cmp	r3, #0
 800b544:	d106      	bne.n	800b554 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	2200      	movs	r2, #0
 800b54a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b54e:	6878      	ldr	r0, [r7, #4]
 800b550:	f7f6 ff1c 	bl	800238c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	2202      	movs	r2, #2
 800b558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	681a      	ldr	r2, [r3, #0]
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	3304      	adds	r3, #4
 800b564:	4619      	mov	r1, r3
 800b566:	4610      	mov	r0, r2
 800b568:	f000 f9de 	bl	800b928 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	2201      	movs	r2, #1
 800b570:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	2201      	movs	r2, #1
 800b578:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	2201      	movs	r2, #1
 800b580:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	2201      	movs	r2, #1
 800b588:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	2201      	movs	r2, #1
 800b590:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	2201      	movs	r2, #1
 800b598:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	2201      	movs	r2, #1
 800b5a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	2201      	movs	r2, #1
 800b5a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	2201      	movs	r2, #1
 800b5b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	2201      	movs	r2, #1
 800b5b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	2201      	movs	r2, #1
 800b5c0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	2201      	movs	r2, #1
 800b5c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b5cc:	2300      	movs	r3, #0
}
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	3708      	adds	r7, #8
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	bd80      	pop	{r7, pc}
	...

0800b5d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b5d8:	b480      	push	{r7}
 800b5da:	b085      	sub	sp, #20
 800b5dc:	af00      	add	r7, sp, #0
 800b5de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b5e6:	b2db      	uxtb	r3, r3
 800b5e8:	2b01      	cmp	r3, #1
 800b5ea:	d001      	beq.n	800b5f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b5ec:	2301      	movs	r3, #1
 800b5ee:	e054      	b.n	800b69a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	2202      	movs	r2, #2
 800b5f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	68da      	ldr	r2, [r3, #12]
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	f042 0201 	orr.w	r2, r2, #1
 800b606:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	4a26      	ldr	r2, [pc, #152]	@ (800b6a8 <HAL_TIM_Base_Start_IT+0xd0>)
 800b60e:	4293      	cmp	r3, r2
 800b610:	d022      	beq.n	800b658 <HAL_TIM_Base_Start_IT+0x80>
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b61a:	d01d      	beq.n	800b658 <HAL_TIM_Base_Start_IT+0x80>
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	4a22      	ldr	r2, [pc, #136]	@ (800b6ac <HAL_TIM_Base_Start_IT+0xd4>)
 800b622:	4293      	cmp	r3, r2
 800b624:	d018      	beq.n	800b658 <HAL_TIM_Base_Start_IT+0x80>
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	4a21      	ldr	r2, [pc, #132]	@ (800b6b0 <HAL_TIM_Base_Start_IT+0xd8>)
 800b62c:	4293      	cmp	r3, r2
 800b62e:	d013      	beq.n	800b658 <HAL_TIM_Base_Start_IT+0x80>
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	4a1f      	ldr	r2, [pc, #124]	@ (800b6b4 <HAL_TIM_Base_Start_IT+0xdc>)
 800b636:	4293      	cmp	r3, r2
 800b638:	d00e      	beq.n	800b658 <HAL_TIM_Base_Start_IT+0x80>
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	4a1e      	ldr	r2, [pc, #120]	@ (800b6b8 <HAL_TIM_Base_Start_IT+0xe0>)
 800b640:	4293      	cmp	r3, r2
 800b642:	d009      	beq.n	800b658 <HAL_TIM_Base_Start_IT+0x80>
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	4a1c      	ldr	r2, [pc, #112]	@ (800b6bc <HAL_TIM_Base_Start_IT+0xe4>)
 800b64a:	4293      	cmp	r3, r2
 800b64c:	d004      	beq.n	800b658 <HAL_TIM_Base_Start_IT+0x80>
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	4a1b      	ldr	r2, [pc, #108]	@ (800b6c0 <HAL_TIM_Base_Start_IT+0xe8>)
 800b654:	4293      	cmp	r3, r2
 800b656:	d115      	bne.n	800b684 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	689a      	ldr	r2, [r3, #8]
 800b65e:	4b19      	ldr	r3, [pc, #100]	@ (800b6c4 <HAL_TIM_Base_Start_IT+0xec>)
 800b660:	4013      	ands	r3, r2
 800b662:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	2b06      	cmp	r3, #6
 800b668:	d015      	beq.n	800b696 <HAL_TIM_Base_Start_IT+0xbe>
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b670:	d011      	beq.n	800b696 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	681a      	ldr	r2, [r3, #0]
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	f042 0201 	orr.w	r2, r2, #1
 800b680:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b682:	e008      	b.n	800b696 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	681a      	ldr	r2, [r3, #0]
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	f042 0201 	orr.w	r2, r2, #1
 800b692:	601a      	str	r2, [r3, #0]
 800b694:	e000      	b.n	800b698 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b696:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b698:	2300      	movs	r3, #0
}
 800b69a:	4618      	mov	r0, r3
 800b69c:	3714      	adds	r7, #20
 800b69e:	46bd      	mov	sp, r7
 800b6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a4:	4770      	bx	lr
 800b6a6:	bf00      	nop
 800b6a8:	40010000 	.word	0x40010000
 800b6ac:	40000400 	.word	0x40000400
 800b6b0:	40000800 	.word	0x40000800
 800b6b4:	40000c00 	.word	0x40000c00
 800b6b8:	40010400 	.word	0x40010400
 800b6bc:	40001800 	.word	0x40001800
 800b6c0:	40014000 	.word	0x40014000
 800b6c4:	00010007 	.word	0x00010007

0800b6c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b6c8:	b580      	push	{r7, lr}
 800b6ca:	b084      	sub	sp, #16
 800b6cc:	af00      	add	r7, sp, #0
 800b6ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	68db      	ldr	r3, [r3, #12]
 800b6d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	691b      	ldr	r3, [r3, #16]
 800b6de:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b6e0:	68bb      	ldr	r3, [r7, #8]
 800b6e2:	f003 0302 	and.w	r3, r3, #2
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d020      	beq.n	800b72c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	f003 0302 	and.w	r3, r3, #2
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d01b      	beq.n	800b72c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	f06f 0202 	mvn.w	r2, #2
 800b6fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	2201      	movs	r2, #1
 800b702:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	699b      	ldr	r3, [r3, #24]
 800b70a:	f003 0303 	and.w	r3, r3, #3
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d003      	beq.n	800b71a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b712:	6878      	ldr	r0, [r7, #4]
 800b714:	f000 f8e9 	bl	800b8ea <HAL_TIM_IC_CaptureCallback>
 800b718:	e005      	b.n	800b726 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b71a:	6878      	ldr	r0, [r7, #4]
 800b71c:	f000 f8db 	bl	800b8d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b720:	6878      	ldr	r0, [r7, #4]
 800b722:	f000 f8ec 	bl	800b8fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	2200      	movs	r2, #0
 800b72a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b72c:	68bb      	ldr	r3, [r7, #8]
 800b72e:	f003 0304 	and.w	r3, r3, #4
 800b732:	2b00      	cmp	r3, #0
 800b734:	d020      	beq.n	800b778 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	f003 0304 	and.w	r3, r3, #4
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d01b      	beq.n	800b778 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	f06f 0204 	mvn.w	r2, #4
 800b748:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	2202      	movs	r2, #2
 800b74e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	699b      	ldr	r3, [r3, #24]
 800b756:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d003      	beq.n	800b766 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b75e:	6878      	ldr	r0, [r7, #4]
 800b760:	f000 f8c3 	bl	800b8ea <HAL_TIM_IC_CaptureCallback>
 800b764:	e005      	b.n	800b772 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b766:	6878      	ldr	r0, [r7, #4]
 800b768:	f000 f8b5 	bl	800b8d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b76c:	6878      	ldr	r0, [r7, #4]
 800b76e:	f000 f8c6 	bl	800b8fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	2200      	movs	r2, #0
 800b776:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b778:	68bb      	ldr	r3, [r7, #8]
 800b77a:	f003 0308 	and.w	r3, r3, #8
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d020      	beq.n	800b7c4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	f003 0308 	and.w	r3, r3, #8
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d01b      	beq.n	800b7c4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	f06f 0208 	mvn.w	r2, #8
 800b794:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	2204      	movs	r2, #4
 800b79a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	69db      	ldr	r3, [r3, #28]
 800b7a2:	f003 0303 	and.w	r3, r3, #3
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d003      	beq.n	800b7b2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b7aa:	6878      	ldr	r0, [r7, #4]
 800b7ac:	f000 f89d 	bl	800b8ea <HAL_TIM_IC_CaptureCallback>
 800b7b0:	e005      	b.n	800b7be <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b7b2:	6878      	ldr	r0, [r7, #4]
 800b7b4:	f000 f88f 	bl	800b8d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b7b8:	6878      	ldr	r0, [r7, #4]
 800b7ba:	f000 f8a0 	bl	800b8fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	2200      	movs	r2, #0
 800b7c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b7c4:	68bb      	ldr	r3, [r7, #8]
 800b7c6:	f003 0310 	and.w	r3, r3, #16
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d020      	beq.n	800b810 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	f003 0310 	and.w	r3, r3, #16
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d01b      	beq.n	800b810 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	f06f 0210 	mvn.w	r2, #16
 800b7e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	2208      	movs	r2, #8
 800b7e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	69db      	ldr	r3, [r3, #28]
 800b7ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d003      	beq.n	800b7fe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b7f6:	6878      	ldr	r0, [r7, #4]
 800b7f8:	f000 f877 	bl	800b8ea <HAL_TIM_IC_CaptureCallback>
 800b7fc:	e005      	b.n	800b80a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b7fe:	6878      	ldr	r0, [r7, #4]
 800b800:	f000 f869 	bl	800b8d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b804:	6878      	ldr	r0, [r7, #4]
 800b806:	f000 f87a 	bl	800b8fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	2200      	movs	r2, #0
 800b80e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b810:	68bb      	ldr	r3, [r7, #8]
 800b812:	f003 0301 	and.w	r3, r3, #1
 800b816:	2b00      	cmp	r3, #0
 800b818:	d00c      	beq.n	800b834 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	f003 0301 	and.w	r3, r3, #1
 800b820:	2b00      	cmp	r3, #0
 800b822:	d007      	beq.n	800b834 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	f06f 0201 	mvn.w	r2, #1
 800b82c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b82e:	6878      	ldr	r0, [r7, #4]
 800b830:	f7f5 fcd4 	bl	80011dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b834:	68bb      	ldr	r3, [r7, #8]
 800b836:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d104      	bne.n	800b848 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b83e:	68bb      	ldr	r3, [r7, #8]
 800b840:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b844:	2b00      	cmp	r3, #0
 800b846:	d00c      	beq.n	800b862 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d007      	beq.n	800b862 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800b85a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b85c:	6878      	ldr	r0, [r7, #4]
 800b85e:	f000 f90d 	bl	800ba7c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b862:	68bb      	ldr	r3, [r7, #8]
 800b864:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d00c      	beq.n	800b886 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b872:	2b00      	cmp	r3, #0
 800b874:	d007      	beq.n	800b886 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800b87e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b880:	6878      	ldr	r0, [r7, #4]
 800b882:	f000 f905 	bl	800ba90 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b886:	68bb      	ldr	r3, [r7, #8]
 800b888:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d00c      	beq.n	800b8aa <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b896:	2b00      	cmp	r3, #0
 800b898:	d007      	beq.n	800b8aa <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b8a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b8a4:	6878      	ldr	r0, [r7, #4]
 800b8a6:	f000 f834 	bl	800b912 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b8aa:	68bb      	ldr	r3, [r7, #8]
 800b8ac:	f003 0320 	and.w	r3, r3, #32
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d00c      	beq.n	800b8ce <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	f003 0320 	and.w	r3, r3, #32
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d007      	beq.n	800b8ce <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	f06f 0220 	mvn.w	r2, #32
 800b8c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b8c8:	6878      	ldr	r0, [r7, #4]
 800b8ca:	f000 f8cd 	bl	800ba68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b8ce:	bf00      	nop
 800b8d0:	3710      	adds	r7, #16
 800b8d2:	46bd      	mov	sp, r7
 800b8d4:	bd80      	pop	{r7, pc}

0800b8d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b8d6:	b480      	push	{r7}
 800b8d8:	b083      	sub	sp, #12
 800b8da:	af00      	add	r7, sp, #0
 800b8dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b8de:	bf00      	nop
 800b8e0:	370c      	adds	r7, #12
 800b8e2:	46bd      	mov	sp, r7
 800b8e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e8:	4770      	bx	lr

0800b8ea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b8ea:	b480      	push	{r7}
 800b8ec:	b083      	sub	sp, #12
 800b8ee:	af00      	add	r7, sp, #0
 800b8f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b8f2:	bf00      	nop
 800b8f4:	370c      	adds	r7, #12
 800b8f6:	46bd      	mov	sp, r7
 800b8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fc:	4770      	bx	lr

0800b8fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b8fe:	b480      	push	{r7}
 800b900:	b083      	sub	sp, #12
 800b902:	af00      	add	r7, sp, #0
 800b904:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b906:	bf00      	nop
 800b908:	370c      	adds	r7, #12
 800b90a:	46bd      	mov	sp, r7
 800b90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b910:	4770      	bx	lr

0800b912 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b912:	b480      	push	{r7}
 800b914:	b083      	sub	sp, #12
 800b916:	af00      	add	r7, sp, #0
 800b918:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b91a:	bf00      	nop
 800b91c:	370c      	adds	r7, #12
 800b91e:	46bd      	mov	sp, r7
 800b920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b924:	4770      	bx	lr
	...

0800b928 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b928:	b480      	push	{r7}
 800b92a:	b085      	sub	sp, #20
 800b92c:	af00      	add	r7, sp, #0
 800b92e:	6078      	str	r0, [r7, #4]
 800b930:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	4a43      	ldr	r2, [pc, #268]	@ (800ba48 <TIM_Base_SetConfig+0x120>)
 800b93c:	4293      	cmp	r3, r2
 800b93e:	d013      	beq.n	800b968 <TIM_Base_SetConfig+0x40>
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b946:	d00f      	beq.n	800b968 <TIM_Base_SetConfig+0x40>
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	4a40      	ldr	r2, [pc, #256]	@ (800ba4c <TIM_Base_SetConfig+0x124>)
 800b94c:	4293      	cmp	r3, r2
 800b94e:	d00b      	beq.n	800b968 <TIM_Base_SetConfig+0x40>
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	4a3f      	ldr	r2, [pc, #252]	@ (800ba50 <TIM_Base_SetConfig+0x128>)
 800b954:	4293      	cmp	r3, r2
 800b956:	d007      	beq.n	800b968 <TIM_Base_SetConfig+0x40>
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	4a3e      	ldr	r2, [pc, #248]	@ (800ba54 <TIM_Base_SetConfig+0x12c>)
 800b95c:	4293      	cmp	r3, r2
 800b95e:	d003      	beq.n	800b968 <TIM_Base_SetConfig+0x40>
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	4a3d      	ldr	r2, [pc, #244]	@ (800ba58 <TIM_Base_SetConfig+0x130>)
 800b964:	4293      	cmp	r3, r2
 800b966:	d108      	bne.n	800b97a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b96e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b970:	683b      	ldr	r3, [r7, #0]
 800b972:	685b      	ldr	r3, [r3, #4]
 800b974:	68fa      	ldr	r2, [r7, #12]
 800b976:	4313      	orrs	r3, r2
 800b978:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	4a32      	ldr	r2, [pc, #200]	@ (800ba48 <TIM_Base_SetConfig+0x120>)
 800b97e:	4293      	cmp	r3, r2
 800b980:	d01f      	beq.n	800b9c2 <TIM_Base_SetConfig+0x9a>
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b988:	d01b      	beq.n	800b9c2 <TIM_Base_SetConfig+0x9a>
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	4a2f      	ldr	r2, [pc, #188]	@ (800ba4c <TIM_Base_SetConfig+0x124>)
 800b98e:	4293      	cmp	r3, r2
 800b990:	d017      	beq.n	800b9c2 <TIM_Base_SetConfig+0x9a>
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	4a2e      	ldr	r2, [pc, #184]	@ (800ba50 <TIM_Base_SetConfig+0x128>)
 800b996:	4293      	cmp	r3, r2
 800b998:	d013      	beq.n	800b9c2 <TIM_Base_SetConfig+0x9a>
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	4a2d      	ldr	r2, [pc, #180]	@ (800ba54 <TIM_Base_SetConfig+0x12c>)
 800b99e:	4293      	cmp	r3, r2
 800b9a0:	d00f      	beq.n	800b9c2 <TIM_Base_SetConfig+0x9a>
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	4a2c      	ldr	r2, [pc, #176]	@ (800ba58 <TIM_Base_SetConfig+0x130>)
 800b9a6:	4293      	cmp	r3, r2
 800b9a8:	d00b      	beq.n	800b9c2 <TIM_Base_SetConfig+0x9a>
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	4a2b      	ldr	r2, [pc, #172]	@ (800ba5c <TIM_Base_SetConfig+0x134>)
 800b9ae:	4293      	cmp	r3, r2
 800b9b0:	d007      	beq.n	800b9c2 <TIM_Base_SetConfig+0x9a>
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	4a2a      	ldr	r2, [pc, #168]	@ (800ba60 <TIM_Base_SetConfig+0x138>)
 800b9b6:	4293      	cmp	r3, r2
 800b9b8:	d003      	beq.n	800b9c2 <TIM_Base_SetConfig+0x9a>
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	4a29      	ldr	r2, [pc, #164]	@ (800ba64 <TIM_Base_SetConfig+0x13c>)
 800b9be:	4293      	cmp	r3, r2
 800b9c0:	d108      	bne.n	800b9d4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b9c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b9ca:	683b      	ldr	r3, [r7, #0]
 800b9cc:	68db      	ldr	r3, [r3, #12]
 800b9ce:	68fa      	ldr	r2, [r7, #12]
 800b9d0:	4313      	orrs	r3, r2
 800b9d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b9da:	683b      	ldr	r3, [r7, #0]
 800b9dc:	695b      	ldr	r3, [r3, #20]
 800b9de:	4313      	orrs	r3, r2
 800b9e0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b9e2:	683b      	ldr	r3, [r7, #0]
 800b9e4:	689a      	ldr	r2, [r3, #8]
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b9ea:	683b      	ldr	r3, [r7, #0]
 800b9ec:	681a      	ldr	r2, [r3, #0]
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	4a14      	ldr	r2, [pc, #80]	@ (800ba48 <TIM_Base_SetConfig+0x120>)
 800b9f6:	4293      	cmp	r3, r2
 800b9f8:	d00f      	beq.n	800ba1a <TIM_Base_SetConfig+0xf2>
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	4a16      	ldr	r2, [pc, #88]	@ (800ba58 <TIM_Base_SetConfig+0x130>)
 800b9fe:	4293      	cmp	r3, r2
 800ba00:	d00b      	beq.n	800ba1a <TIM_Base_SetConfig+0xf2>
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	4a15      	ldr	r2, [pc, #84]	@ (800ba5c <TIM_Base_SetConfig+0x134>)
 800ba06:	4293      	cmp	r3, r2
 800ba08:	d007      	beq.n	800ba1a <TIM_Base_SetConfig+0xf2>
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	4a14      	ldr	r2, [pc, #80]	@ (800ba60 <TIM_Base_SetConfig+0x138>)
 800ba0e:	4293      	cmp	r3, r2
 800ba10:	d003      	beq.n	800ba1a <TIM_Base_SetConfig+0xf2>
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	4a13      	ldr	r2, [pc, #76]	@ (800ba64 <TIM_Base_SetConfig+0x13c>)
 800ba16:	4293      	cmp	r3, r2
 800ba18:	d103      	bne.n	800ba22 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ba1a:	683b      	ldr	r3, [r7, #0]
 800ba1c:	691a      	ldr	r2, [r3, #16]
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	f043 0204 	orr.w	r2, r3, #4
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	2201      	movs	r2, #1
 800ba32:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	68fa      	ldr	r2, [r7, #12]
 800ba38:	601a      	str	r2, [r3, #0]
}
 800ba3a:	bf00      	nop
 800ba3c:	3714      	adds	r7, #20
 800ba3e:	46bd      	mov	sp, r7
 800ba40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba44:	4770      	bx	lr
 800ba46:	bf00      	nop
 800ba48:	40010000 	.word	0x40010000
 800ba4c:	40000400 	.word	0x40000400
 800ba50:	40000800 	.word	0x40000800
 800ba54:	40000c00 	.word	0x40000c00
 800ba58:	40010400 	.word	0x40010400
 800ba5c:	40014000 	.word	0x40014000
 800ba60:	40014400 	.word	0x40014400
 800ba64:	40014800 	.word	0x40014800

0800ba68 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ba68:	b480      	push	{r7}
 800ba6a:	b083      	sub	sp, #12
 800ba6c:	af00      	add	r7, sp, #0
 800ba6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ba70:	bf00      	nop
 800ba72:	370c      	adds	r7, #12
 800ba74:	46bd      	mov	sp, r7
 800ba76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7a:	4770      	bx	lr

0800ba7c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ba7c:	b480      	push	{r7}
 800ba7e:	b083      	sub	sp, #12
 800ba80:	af00      	add	r7, sp, #0
 800ba82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ba84:	bf00      	nop
 800ba86:	370c      	adds	r7, #12
 800ba88:	46bd      	mov	sp, r7
 800ba8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba8e:	4770      	bx	lr

0800ba90 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ba90:	b480      	push	{r7}
 800ba92:	b083      	sub	sp, #12
 800ba94:	af00      	add	r7, sp, #0
 800ba96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ba98:	bf00      	nop
 800ba9a:	370c      	adds	r7, #12
 800ba9c:	46bd      	mov	sp, r7
 800ba9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baa2:	4770      	bx	lr

0800baa4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800baa4:	b580      	push	{r7, lr}
 800baa6:	b0ba      	sub	sp, #232	@ 0xe8
 800baa8:	af00      	add	r7, sp, #0
 800baaa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	69db      	ldr	r3, [r3, #28]
 800bab2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	689b      	ldr	r3, [r3, #8]
 800bac6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800baca:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800bace:	f640 030f 	movw	r3, #2063	@ 0x80f
 800bad2:	4013      	ands	r3, r2
 800bad4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800bad8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800badc:	2b00      	cmp	r3, #0
 800bade:	d11b      	bne.n	800bb18 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800bae0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bae4:	f003 0320 	and.w	r3, r3, #32
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d015      	beq.n	800bb18 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800baec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800baf0:	f003 0320 	and.w	r3, r3, #32
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d105      	bne.n	800bb04 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800baf8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bafc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d009      	beq.n	800bb18 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	f000 8393 	beq.w	800c234 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bb12:	6878      	ldr	r0, [r7, #4]
 800bb14:	4798      	blx	r3
      }
      return;
 800bb16:	e38d      	b.n	800c234 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800bb18:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	f000 8123 	beq.w	800bd68 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800bb22:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800bb26:	4b8d      	ldr	r3, [pc, #564]	@ (800bd5c <HAL_UART_IRQHandler+0x2b8>)
 800bb28:	4013      	ands	r3, r2
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d106      	bne.n	800bb3c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800bb2e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800bb32:	4b8b      	ldr	r3, [pc, #556]	@ (800bd60 <HAL_UART_IRQHandler+0x2bc>)
 800bb34:	4013      	ands	r3, r2
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	f000 8116 	beq.w	800bd68 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800bb3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bb40:	f003 0301 	and.w	r3, r3, #1
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d011      	beq.n	800bb6c <HAL_UART_IRQHandler+0xc8>
 800bb48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bb4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d00b      	beq.n	800bb6c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	2201      	movs	r2, #1
 800bb5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb62:	f043 0201 	orr.w	r2, r3, #1
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bb6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bb70:	f003 0302 	and.w	r3, r3, #2
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d011      	beq.n	800bb9c <HAL_UART_IRQHandler+0xf8>
 800bb78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bb7c:	f003 0301 	and.w	r3, r3, #1
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d00b      	beq.n	800bb9c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	2202      	movs	r2, #2
 800bb8a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb92:	f043 0204 	orr.w	r2, r3, #4
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bb9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bba0:	f003 0304 	and.w	r3, r3, #4
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d011      	beq.n	800bbcc <HAL_UART_IRQHandler+0x128>
 800bba8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bbac:	f003 0301 	and.w	r3, r3, #1
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d00b      	beq.n	800bbcc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	2204      	movs	r2, #4
 800bbba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bbc2:	f043 0202 	orr.w	r2, r3, #2
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800bbcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bbd0:	f003 0308 	and.w	r3, r3, #8
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d017      	beq.n	800bc08 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800bbd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bbdc:	f003 0320 	and.w	r3, r3, #32
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d105      	bne.n	800bbf0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800bbe4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800bbe8:	4b5c      	ldr	r3, [pc, #368]	@ (800bd5c <HAL_UART_IRQHandler+0x2b8>)
 800bbea:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d00b      	beq.n	800bc08 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	2208      	movs	r2, #8
 800bbf6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bbfe:	f043 0208 	orr.w	r2, r3, #8
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800bc08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bc0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d012      	beq.n	800bc3a <HAL_UART_IRQHandler+0x196>
 800bc14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bc18:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d00c      	beq.n	800bc3a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800bc28:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc30:	f043 0220 	orr.w	r2, r3, #32
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	f000 82f9 	beq.w	800c238 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800bc46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bc4a:	f003 0320 	and.w	r3, r3, #32
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d013      	beq.n	800bc7a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800bc52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bc56:	f003 0320 	and.w	r3, r3, #32
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d105      	bne.n	800bc6a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800bc5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bc62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d007      	beq.n	800bc7a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d003      	beq.n	800bc7a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bc76:	6878      	ldr	r0, [r7, #4]
 800bc78:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc80:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	689b      	ldr	r3, [r3, #8]
 800bc8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc8e:	2b40      	cmp	r3, #64	@ 0x40
 800bc90:	d005      	beq.n	800bc9e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800bc92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800bc96:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d054      	beq.n	800bd48 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800bc9e:	6878      	ldr	r0, [r7, #4]
 800bca0:	f000 faf6 	bl	800c290 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	689b      	ldr	r3, [r3, #8]
 800bcaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bcae:	2b40      	cmp	r3, #64	@ 0x40
 800bcb0:	d146      	bne.n	800bd40 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	3308      	adds	r3, #8
 800bcb8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcbc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bcc0:	e853 3f00 	ldrex	r3, [r3]
 800bcc4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800bcc8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bccc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bcd0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	3308      	adds	r3, #8
 800bcda:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800bcde:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800bce2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bce6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800bcea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800bcee:	e841 2300 	strex	r3, r2, [r1]
 800bcf2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800bcf6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d1d9      	bne.n	800bcb2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d017      	beq.n	800bd38 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bd0e:	4a15      	ldr	r2, [pc, #84]	@ (800bd64 <HAL_UART_IRQHandler+0x2c0>)
 800bd10:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bd18:	4618      	mov	r0, r3
 800bd1a:	f7f7 fea3 	bl	8003a64 <HAL_DMA_Abort_IT>
 800bd1e:	4603      	mov	r3, r0
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d019      	beq.n	800bd58 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bd2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bd2c:	687a      	ldr	r2, [r7, #4]
 800bd2e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800bd32:	4610      	mov	r0, r2
 800bd34:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bd36:	e00f      	b.n	800bd58 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bd38:	6878      	ldr	r0, [r7, #4]
 800bd3a:	f000 fa93 	bl	800c264 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bd3e:	e00b      	b.n	800bd58 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bd40:	6878      	ldr	r0, [r7, #4]
 800bd42:	f000 fa8f 	bl	800c264 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bd46:	e007      	b.n	800bd58 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800bd48:	6878      	ldr	r0, [r7, #4]
 800bd4a:	f000 fa8b 	bl	800c264 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	2200      	movs	r2, #0
 800bd52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800bd56:	e26f      	b.n	800c238 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bd58:	bf00      	nop
    return;
 800bd5a:	e26d      	b.n	800c238 <HAL_UART_IRQHandler+0x794>
 800bd5c:	10000001 	.word	0x10000001
 800bd60:	04000120 	.word	0x04000120
 800bd64:	0800c35d 	.word	0x0800c35d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bd6c:	2b01      	cmp	r3, #1
 800bd6e:	f040 8203 	bne.w	800c178 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800bd72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bd76:	f003 0310 	and.w	r3, r3, #16
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	f000 81fc 	beq.w	800c178 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800bd80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bd84:	f003 0310 	and.w	r3, r3, #16
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	f000 81f5 	beq.w	800c178 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	2210      	movs	r2, #16
 800bd94:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	689b      	ldr	r3, [r3, #8]
 800bd9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bda0:	2b40      	cmp	r3, #64	@ 0x40
 800bda2:	f040 816d 	bne.w	800c080 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	4aa4      	ldr	r2, [pc, #656]	@ (800c040 <HAL_UART_IRQHandler+0x59c>)
 800bdb0:	4293      	cmp	r3, r2
 800bdb2:	d068      	beq.n	800be86 <HAL_UART_IRQHandler+0x3e2>
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	4aa1      	ldr	r2, [pc, #644]	@ (800c044 <HAL_UART_IRQHandler+0x5a0>)
 800bdbe:	4293      	cmp	r3, r2
 800bdc0:	d061      	beq.n	800be86 <HAL_UART_IRQHandler+0x3e2>
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	4a9f      	ldr	r2, [pc, #636]	@ (800c048 <HAL_UART_IRQHandler+0x5a4>)
 800bdcc:	4293      	cmp	r3, r2
 800bdce:	d05a      	beq.n	800be86 <HAL_UART_IRQHandler+0x3e2>
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	4a9c      	ldr	r2, [pc, #624]	@ (800c04c <HAL_UART_IRQHandler+0x5a8>)
 800bdda:	4293      	cmp	r3, r2
 800bddc:	d053      	beq.n	800be86 <HAL_UART_IRQHandler+0x3e2>
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	4a9a      	ldr	r2, [pc, #616]	@ (800c050 <HAL_UART_IRQHandler+0x5ac>)
 800bde8:	4293      	cmp	r3, r2
 800bdea:	d04c      	beq.n	800be86 <HAL_UART_IRQHandler+0x3e2>
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	4a97      	ldr	r2, [pc, #604]	@ (800c054 <HAL_UART_IRQHandler+0x5b0>)
 800bdf6:	4293      	cmp	r3, r2
 800bdf8:	d045      	beq.n	800be86 <HAL_UART_IRQHandler+0x3e2>
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	4a95      	ldr	r2, [pc, #596]	@ (800c058 <HAL_UART_IRQHandler+0x5b4>)
 800be04:	4293      	cmp	r3, r2
 800be06:	d03e      	beq.n	800be86 <HAL_UART_IRQHandler+0x3e2>
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	4a92      	ldr	r2, [pc, #584]	@ (800c05c <HAL_UART_IRQHandler+0x5b8>)
 800be12:	4293      	cmp	r3, r2
 800be14:	d037      	beq.n	800be86 <HAL_UART_IRQHandler+0x3e2>
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	4a90      	ldr	r2, [pc, #576]	@ (800c060 <HAL_UART_IRQHandler+0x5bc>)
 800be20:	4293      	cmp	r3, r2
 800be22:	d030      	beq.n	800be86 <HAL_UART_IRQHandler+0x3e2>
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	4a8d      	ldr	r2, [pc, #564]	@ (800c064 <HAL_UART_IRQHandler+0x5c0>)
 800be2e:	4293      	cmp	r3, r2
 800be30:	d029      	beq.n	800be86 <HAL_UART_IRQHandler+0x3e2>
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	4a8b      	ldr	r2, [pc, #556]	@ (800c068 <HAL_UART_IRQHandler+0x5c4>)
 800be3c:	4293      	cmp	r3, r2
 800be3e:	d022      	beq.n	800be86 <HAL_UART_IRQHandler+0x3e2>
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	4a88      	ldr	r2, [pc, #544]	@ (800c06c <HAL_UART_IRQHandler+0x5c8>)
 800be4a:	4293      	cmp	r3, r2
 800be4c:	d01b      	beq.n	800be86 <HAL_UART_IRQHandler+0x3e2>
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	4a86      	ldr	r2, [pc, #536]	@ (800c070 <HAL_UART_IRQHandler+0x5cc>)
 800be58:	4293      	cmp	r3, r2
 800be5a:	d014      	beq.n	800be86 <HAL_UART_IRQHandler+0x3e2>
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	4a83      	ldr	r2, [pc, #524]	@ (800c074 <HAL_UART_IRQHandler+0x5d0>)
 800be66:	4293      	cmp	r3, r2
 800be68:	d00d      	beq.n	800be86 <HAL_UART_IRQHandler+0x3e2>
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	4a81      	ldr	r2, [pc, #516]	@ (800c078 <HAL_UART_IRQHandler+0x5d4>)
 800be74:	4293      	cmp	r3, r2
 800be76:	d006      	beq.n	800be86 <HAL_UART_IRQHandler+0x3e2>
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	4a7e      	ldr	r2, [pc, #504]	@ (800c07c <HAL_UART_IRQHandler+0x5d8>)
 800be82:	4293      	cmp	r3, r2
 800be84:	d106      	bne.n	800be94 <HAL_UART_IRQHandler+0x3f0>
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	685b      	ldr	r3, [r3, #4]
 800be90:	b29b      	uxth	r3, r3
 800be92:	e005      	b.n	800bea0 <HAL_UART_IRQHandler+0x3fc>
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	685b      	ldr	r3, [r3, #4]
 800be9e:	b29b      	uxth	r3, r3
 800bea0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800bea4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	f000 80ad 	beq.w	800c008 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800beb4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800beb8:	429a      	cmp	r2, r3
 800beba:	f080 80a5 	bcs.w	800c008 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bec4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bece:	69db      	ldr	r3, [r3, #28]
 800bed0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bed4:	f000 8087 	beq.w	800bfe6 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bee0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bee4:	e853 3f00 	ldrex	r3, [r3]
 800bee8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800beec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bef0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bef4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	461a      	mov	r2, r3
 800befe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800bf02:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bf06:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf0a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800bf0e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800bf12:	e841 2300 	strex	r3, r2, [r1]
 800bf16:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800bf1a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d1da      	bne.n	800bed8 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	3308      	adds	r3, #8
 800bf28:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf2a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bf2c:	e853 3f00 	ldrex	r3, [r3]
 800bf30:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800bf32:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bf34:	f023 0301 	bic.w	r3, r3, #1
 800bf38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	3308      	adds	r3, #8
 800bf42:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800bf46:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800bf4a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf4c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800bf4e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800bf52:	e841 2300 	strex	r3, r2, [r1]
 800bf56:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800bf58:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d1e1      	bne.n	800bf22 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	3308      	adds	r3, #8
 800bf64:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf66:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bf68:	e853 3f00 	ldrex	r3, [r3]
 800bf6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800bf6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bf70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bf74:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	3308      	adds	r3, #8
 800bf7e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800bf82:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800bf84:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf86:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800bf88:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800bf8a:	e841 2300 	strex	r3, r2, [r1]
 800bf8e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800bf90:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d1e3      	bne.n	800bf5e <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	2220      	movs	r2, #32
 800bf9a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	2200      	movs	r2, #0
 800bfa2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfaa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bfac:	e853 3f00 	ldrex	r3, [r3]
 800bfb0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bfb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bfb4:	f023 0310 	bic.w	r3, r3, #16
 800bfb8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	461a      	mov	r2, r3
 800bfc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bfc6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bfc8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bfcc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bfce:	e841 2300 	strex	r3, r2, [r1]
 800bfd2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bfd4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d1e4      	bne.n	800bfa4 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bfe0:	4618      	mov	r0, r3
 800bfe2:	f7f7 fa21 	bl	8003428 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	2202      	movs	r2, #2
 800bfea:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bff8:	b29b      	uxth	r3, r3
 800bffa:	1ad3      	subs	r3, r2, r3
 800bffc:	b29b      	uxth	r3, r3
 800bffe:	4619      	mov	r1, r3
 800c000:	6878      	ldr	r0, [r7, #4]
 800c002:	f000 f939 	bl	800c278 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800c006:	e119      	b.n	800c23c <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c00e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c012:	429a      	cmp	r2, r3
 800c014:	f040 8112 	bne.w	800c23c <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c01e:	69db      	ldr	r3, [r3, #28]
 800c020:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c024:	f040 810a 	bne.w	800c23c <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	2202      	movs	r2, #2
 800c02c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c034:	4619      	mov	r1, r3
 800c036:	6878      	ldr	r0, [r7, #4]
 800c038:	f000 f91e 	bl	800c278 <HAL_UARTEx_RxEventCallback>
      return;
 800c03c:	e0fe      	b.n	800c23c <HAL_UART_IRQHandler+0x798>
 800c03e:	bf00      	nop
 800c040:	40020010 	.word	0x40020010
 800c044:	40020028 	.word	0x40020028
 800c048:	40020040 	.word	0x40020040
 800c04c:	40020058 	.word	0x40020058
 800c050:	40020070 	.word	0x40020070
 800c054:	40020088 	.word	0x40020088
 800c058:	400200a0 	.word	0x400200a0
 800c05c:	400200b8 	.word	0x400200b8
 800c060:	40020410 	.word	0x40020410
 800c064:	40020428 	.word	0x40020428
 800c068:	40020440 	.word	0x40020440
 800c06c:	40020458 	.word	0x40020458
 800c070:	40020470 	.word	0x40020470
 800c074:	40020488 	.word	0x40020488
 800c078:	400204a0 	.word	0x400204a0
 800c07c:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c08c:	b29b      	uxth	r3, r3
 800c08e:	1ad3      	subs	r3, r2, r3
 800c090:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c09a:	b29b      	uxth	r3, r3
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	f000 80cf 	beq.w	800c240 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800c0a2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	f000 80ca 	beq.w	800c240 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0b4:	e853 3f00 	ldrex	r3, [r3]
 800c0b8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c0ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c0bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c0c0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	461a      	mov	r2, r3
 800c0ca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800c0ce:	647b      	str	r3, [r7, #68]	@ 0x44
 800c0d0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0d2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c0d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c0d6:	e841 2300 	strex	r3, r2, [r1]
 800c0da:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c0dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	d1e4      	bne.n	800c0ac <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	3308      	adds	r3, #8
 800c0e8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0ec:	e853 3f00 	ldrex	r3, [r3]
 800c0f0:	623b      	str	r3, [r7, #32]
   return(result);
 800c0f2:	6a3a      	ldr	r2, [r7, #32]
 800c0f4:	4b55      	ldr	r3, [pc, #340]	@ (800c24c <HAL_UART_IRQHandler+0x7a8>)
 800c0f6:	4013      	ands	r3, r2
 800c0f8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	3308      	adds	r3, #8
 800c102:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800c106:	633a      	str	r2, [r7, #48]	@ 0x30
 800c108:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c10a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c10c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c10e:	e841 2300 	strex	r3, r2, [r1]
 800c112:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c116:	2b00      	cmp	r3, #0
 800c118:	d1e3      	bne.n	800c0e2 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	2220      	movs	r2, #32
 800c11e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	2200      	movs	r2, #0
 800c126:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	2200      	movs	r2, #0
 800c12c:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c134:	693b      	ldr	r3, [r7, #16]
 800c136:	e853 3f00 	ldrex	r3, [r3]
 800c13a:	60fb      	str	r3, [r7, #12]
   return(result);
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	f023 0310 	bic.w	r3, r3, #16
 800c142:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	461a      	mov	r2, r3
 800c14c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c150:	61fb      	str	r3, [r7, #28]
 800c152:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c154:	69b9      	ldr	r1, [r7, #24]
 800c156:	69fa      	ldr	r2, [r7, #28]
 800c158:	e841 2300 	strex	r3, r2, [r1]
 800c15c:	617b      	str	r3, [r7, #20]
   return(result);
 800c15e:	697b      	ldr	r3, [r7, #20]
 800c160:	2b00      	cmp	r3, #0
 800c162:	d1e4      	bne.n	800c12e <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	2202      	movs	r2, #2
 800c168:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c16a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c16e:	4619      	mov	r1, r3
 800c170:	6878      	ldr	r0, [r7, #4]
 800c172:	f000 f881 	bl	800c278 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c176:	e063      	b.n	800c240 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c178:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c17c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c180:	2b00      	cmp	r3, #0
 800c182:	d00e      	beq.n	800c1a2 <HAL_UART_IRQHandler+0x6fe>
 800c184:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c188:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d008      	beq.n	800c1a2 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800c198:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c19a:	6878      	ldr	r0, [r7, #4]
 800c19c:	f000 f91b 	bl	800c3d6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c1a0:	e051      	b.n	800c246 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800c1a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c1a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d014      	beq.n	800c1d8 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800c1ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c1b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d105      	bne.n	800c1c6 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c1ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c1be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d008      	beq.n	800c1d8 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d03a      	beq.n	800c244 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c1d2:	6878      	ldr	r0, [r7, #4]
 800c1d4:	4798      	blx	r3
    }
    return;
 800c1d6:	e035      	b.n	800c244 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c1d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c1dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d009      	beq.n	800c1f8 <HAL_UART_IRQHandler+0x754>
 800c1e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c1e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d003      	beq.n	800c1f8 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800c1f0:	6878      	ldr	r0, [r7, #4]
 800c1f2:	f000 f8c5 	bl	800c380 <UART_EndTransmit_IT>
    return;
 800c1f6:	e026      	b.n	800c246 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800c1f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c1fc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c200:	2b00      	cmp	r3, #0
 800c202:	d009      	beq.n	800c218 <HAL_UART_IRQHandler+0x774>
 800c204:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c208:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d003      	beq.n	800c218 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800c210:	6878      	ldr	r0, [r7, #4]
 800c212:	f000 f8f4 	bl	800c3fe <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c216:	e016      	b.n	800c246 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800c218:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c21c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c220:	2b00      	cmp	r3, #0
 800c222:	d010      	beq.n	800c246 <HAL_UART_IRQHandler+0x7a2>
 800c224:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c228:	2b00      	cmp	r3, #0
 800c22a:	da0c      	bge.n	800c246 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800c22c:	6878      	ldr	r0, [r7, #4]
 800c22e:	f000 f8dc 	bl	800c3ea <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c232:	e008      	b.n	800c246 <HAL_UART_IRQHandler+0x7a2>
      return;
 800c234:	bf00      	nop
 800c236:	e006      	b.n	800c246 <HAL_UART_IRQHandler+0x7a2>
    return;
 800c238:	bf00      	nop
 800c23a:	e004      	b.n	800c246 <HAL_UART_IRQHandler+0x7a2>
      return;
 800c23c:	bf00      	nop
 800c23e:	e002      	b.n	800c246 <HAL_UART_IRQHandler+0x7a2>
      return;
 800c240:	bf00      	nop
 800c242:	e000      	b.n	800c246 <HAL_UART_IRQHandler+0x7a2>
    return;
 800c244:	bf00      	nop
  }
}
 800c246:	37e8      	adds	r7, #232	@ 0xe8
 800c248:	46bd      	mov	sp, r7
 800c24a:	bd80      	pop	{r7, pc}
 800c24c:	effffffe 	.word	0xeffffffe

0800c250 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c250:	b480      	push	{r7}
 800c252:	b083      	sub	sp, #12
 800c254:	af00      	add	r7, sp, #0
 800c256:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800c258:	bf00      	nop
 800c25a:	370c      	adds	r7, #12
 800c25c:	46bd      	mov	sp, r7
 800c25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c262:	4770      	bx	lr

0800c264 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c264:	b480      	push	{r7}
 800c266:	b083      	sub	sp, #12
 800c268:	af00      	add	r7, sp, #0
 800c26a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c26c:	bf00      	nop
 800c26e:	370c      	adds	r7, #12
 800c270:	46bd      	mov	sp, r7
 800c272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c276:	4770      	bx	lr

0800c278 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c278:	b480      	push	{r7}
 800c27a:	b083      	sub	sp, #12
 800c27c:	af00      	add	r7, sp, #0
 800c27e:	6078      	str	r0, [r7, #4]
 800c280:	460b      	mov	r3, r1
 800c282:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c284:	bf00      	nop
 800c286:	370c      	adds	r7, #12
 800c288:	46bd      	mov	sp, r7
 800c28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c28e:	4770      	bx	lr

0800c290 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c290:	b480      	push	{r7}
 800c292:	b095      	sub	sp, #84	@ 0x54
 800c294:	af00      	add	r7, sp, #0
 800c296:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c29e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2a0:	e853 3f00 	ldrex	r3, [r3]
 800c2a4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c2a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c2ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	461a      	mov	r2, r3
 800c2b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2b6:	643b      	str	r3, [r7, #64]	@ 0x40
 800c2b8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2ba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c2bc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c2be:	e841 2300 	strex	r3, r2, [r1]
 800c2c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c2c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d1e6      	bne.n	800c298 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	3308      	adds	r3, #8
 800c2d0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2d2:	6a3b      	ldr	r3, [r7, #32]
 800c2d4:	e853 3f00 	ldrex	r3, [r3]
 800c2d8:	61fb      	str	r3, [r7, #28]
   return(result);
 800c2da:	69fa      	ldr	r2, [r7, #28]
 800c2dc:	4b1e      	ldr	r3, [pc, #120]	@ (800c358 <UART_EndRxTransfer+0xc8>)
 800c2de:	4013      	ands	r3, r2
 800c2e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	3308      	adds	r3, #8
 800c2e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c2ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c2ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c2f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c2f2:	e841 2300 	strex	r3, r2, [r1]
 800c2f6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c2f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d1e5      	bne.n	800c2ca <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c302:	2b01      	cmp	r3, #1
 800c304:	d118      	bne.n	800c338 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	e853 3f00 	ldrex	r3, [r3]
 800c312:	60bb      	str	r3, [r7, #8]
   return(result);
 800c314:	68bb      	ldr	r3, [r7, #8]
 800c316:	f023 0310 	bic.w	r3, r3, #16
 800c31a:	647b      	str	r3, [r7, #68]	@ 0x44
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	461a      	mov	r2, r3
 800c322:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c324:	61bb      	str	r3, [r7, #24]
 800c326:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c328:	6979      	ldr	r1, [r7, #20]
 800c32a:	69ba      	ldr	r2, [r7, #24]
 800c32c:	e841 2300 	strex	r3, r2, [r1]
 800c330:	613b      	str	r3, [r7, #16]
   return(result);
 800c332:	693b      	ldr	r3, [r7, #16]
 800c334:	2b00      	cmp	r3, #0
 800c336:	d1e6      	bne.n	800c306 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	2220      	movs	r2, #32
 800c33c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	2200      	movs	r2, #0
 800c344:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	2200      	movs	r2, #0
 800c34a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c34c:	bf00      	nop
 800c34e:	3754      	adds	r7, #84	@ 0x54
 800c350:	46bd      	mov	sp, r7
 800c352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c356:	4770      	bx	lr
 800c358:	effffffe 	.word	0xeffffffe

0800c35c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c35c:	b580      	push	{r7, lr}
 800c35e:	b084      	sub	sp, #16
 800c360:	af00      	add	r7, sp, #0
 800c362:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c368:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c36a:	68fb      	ldr	r3, [r7, #12]
 800c36c:	2200      	movs	r2, #0
 800c36e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c372:	68f8      	ldr	r0, [r7, #12]
 800c374:	f7ff ff76 	bl	800c264 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c378:	bf00      	nop
 800c37a:	3710      	adds	r7, #16
 800c37c:	46bd      	mov	sp, r7
 800c37e:	bd80      	pop	{r7, pc}

0800c380 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c380:	b580      	push	{r7, lr}
 800c382:	b088      	sub	sp, #32
 800c384:	af00      	add	r7, sp, #0
 800c386:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	e853 3f00 	ldrex	r3, [r3]
 800c394:	60bb      	str	r3, [r7, #8]
   return(result);
 800c396:	68bb      	ldr	r3, [r7, #8]
 800c398:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c39c:	61fb      	str	r3, [r7, #28]
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	461a      	mov	r2, r3
 800c3a4:	69fb      	ldr	r3, [r7, #28]
 800c3a6:	61bb      	str	r3, [r7, #24]
 800c3a8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3aa:	6979      	ldr	r1, [r7, #20]
 800c3ac:	69ba      	ldr	r2, [r7, #24]
 800c3ae:	e841 2300 	strex	r3, r2, [r1]
 800c3b2:	613b      	str	r3, [r7, #16]
   return(result);
 800c3b4:	693b      	ldr	r3, [r7, #16]
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d1e6      	bne.n	800c388 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	2220      	movs	r2, #32
 800c3be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	2200      	movs	r2, #0
 800c3c6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c3c8:	6878      	ldr	r0, [r7, #4]
 800c3ca:	f7ff ff41 	bl	800c250 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c3ce:	bf00      	nop
 800c3d0:	3720      	adds	r7, #32
 800c3d2:	46bd      	mov	sp, r7
 800c3d4:	bd80      	pop	{r7, pc}

0800c3d6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c3d6:	b480      	push	{r7}
 800c3d8:	b083      	sub	sp, #12
 800c3da:	af00      	add	r7, sp, #0
 800c3dc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c3de:	bf00      	nop
 800c3e0:	370c      	adds	r7, #12
 800c3e2:	46bd      	mov	sp, r7
 800c3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3e8:	4770      	bx	lr

0800c3ea <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c3ea:	b480      	push	{r7}
 800c3ec:	b083      	sub	sp, #12
 800c3ee:	af00      	add	r7, sp, #0
 800c3f0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c3f2:	bf00      	nop
 800c3f4:	370c      	adds	r7, #12
 800c3f6:	46bd      	mov	sp, r7
 800c3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3fc:	4770      	bx	lr

0800c3fe <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c3fe:	b480      	push	{r7}
 800c400:	b083      	sub	sp, #12
 800c402:	af00      	add	r7, sp, #0
 800c404:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c406:	bf00      	nop
 800c408:	370c      	adds	r7, #12
 800c40a:	46bd      	mov	sp, r7
 800c40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c410:	4770      	bx	lr
	...

0800c414 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800c414:	b084      	sub	sp, #16
 800c416:	b480      	push	{r7}
 800c418:	b085      	sub	sp, #20
 800c41a:	af00      	add	r7, sp, #0
 800c41c:	6078      	str	r0, [r7, #4]
 800c41e:	f107 001c 	add.w	r0, r7, #28
 800c422:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800c426:	2300      	movs	r3, #0
 800c428:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 800c42a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 800c42c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 800c42e:	431a      	orrs	r2, r3
             Init.BusWide             | \
 800c430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 800c432:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 800c434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 800c436:	431a      	orrs	r2, r3
             Init.ClockDiv
 800c438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 800c43a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 800c43c:	68fa      	ldr	r2, [r7, #12]
 800c43e:	4313      	orrs	r3, r2
 800c440:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	685a      	ldr	r2, [r3, #4]
 800c446:	4b07      	ldr	r3, [pc, #28]	@ (800c464 <SDMMC_Init+0x50>)
 800c448:	4013      	ands	r3, r2
 800c44a:	68fa      	ldr	r2, [r7, #12]
 800c44c:	431a      	orrs	r2, r3
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800c452:	2300      	movs	r3, #0
}
 800c454:	4618      	mov	r0, r3
 800c456:	3714      	adds	r7, #20
 800c458:	46bd      	mov	sp, r7
 800c45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c45e:	b004      	add	sp, #16
 800c460:	4770      	bx	lr
 800c462:	bf00      	nop
 800c464:	ffc02c00 	.word	0xffc02c00

0800c468 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
 800c468:	b480      	push	{r7}
 800c46a:	b083      	sub	sp, #12
 800c46c:	af00      	add	r7, sp, #0
 800c46e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800c476:	4618      	mov	r0, r3
 800c478:	370c      	adds	r7, #12
 800c47a:	46bd      	mov	sp, r7
 800c47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c480:	4770      	bx	lr

0800c482 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 800c482:	b480      	push	{r7}
 800c484:	b083      	sub	sp, #12
 800c486:	af00      	add	r7, sp, #0
 800c488:	6078      	str	r0, [r7, #4]
 800c48a:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 800c48c:	683b      	ldr	r3, [r7, #0]
 800c48e:	681a      	ldr	r2, [r3, #0]
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800c496:	2300      	movs	r3, #0
}
 800c498:	4618      	mov	r0, r3
 800c49a:	370c      	adds	r7, #12
 800c49c:	46bd      	mov	sp, r7
 800c49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a2:	4770      	bx	lr

0800c4a4 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800c4a4:	b480      	push	{r7}
 800c4a6:	b083      	sub	sp, #12
 800c4a8:	af00      	add	r7, sp, #0
 800c4aa:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	f043 0203 	orr.w	r2, r3, #3
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800c4b8:	2300      	movs	r3, #0
}
 800c4ba:	4618      	mov	r0, r3
 800c4bc:	370c      	adds	r7, #12
 800c4be:	46bd      	mov	sp, r7
 800c4c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4c4:	4770      	bx	lr

0800c4c6 <SDMMC_PowerState_OFF>:
  * @brief  Set SDMMC Power state to OFF.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_OFF(SDMMC_TypeDef *SDMMCx)
{
 800c4c6:	b480      	push	{r7}
 800c4c8:	b083      	sub	sp, #12
 800c4ca:	af00      	add	r7, sp, #0
 800c4cc:	6078      	str	r0, [r7, #4]
  /* Set power state to OFF */
  SDMMCx->POWER &= ~(SDMMC_POWER_PWRCTRL);
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	f023 0203 	bic.w	r2, r3, #3
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800c4da:	2300      	movs	r3, #0
}
 800c4dc:	4618      	mov	r0, r3
 800c4de:	370c      	adds	r7, #12
 800c4e0:	46bd      	mov	sp, r7
 800c4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4e6:	4770      	bx	lr

0800c4e8 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
 800c4e8:	b480      	push	{r7}
 800c4ea:	b083      	sub	sp, #12
 800c4ec:	af00      	add	r7, sp, #0
 800c4ee:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	f003 0303 	and.w	r3, r3, #3
}
 800c4f8:	4618      	mov	r0, r3
 800c4fa:	370c      	adds	r7, #12
 800c4fc:	46bd      	mov	sp, r7
 800c4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c502:	4770      	bx	lr

0800c504 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 800c504:	b480      	push	{r7}
 800c506:	b085      	sub	sp, #20
 800c508:	af00      	add	r7, sp, #0
 800c50a:	6078      	str	r0, [r7, #4]
 800c50c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800c50e:	2300      	movs	r3, #0
 800c510:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800c512:	683b      	ldr	r3, [r7, #0]
 800c514:	681a      	ldr	r2, [r3, #0]
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800c51a:	683b      	ldr	r3, [r7, #0]
 800c51c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 800c51e:	683b      	ldr	r3, [r7, #0]
 800c520:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800c522:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 800c524:	683b      	ldr	r3, [r7, #0]
 800c526:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 800c528:	431a      	orrs	r2, r3
                       Command->CPSM);
 800c52a:	683b      	ldr	r3, [r7, #0]
 800c52c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 800c52e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800c530:	68fa      	ldr	r2, [r7, #12]
 800c532:	4313      	orrs	r3, r2
 800c534:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	68da      	ldr	r2, [r3, #12]
 800c53a:	4b06      	ldr	r3, [pc, #24]	@ (800c554 <SDMMC_SendCommand+0x50>)
 800c53c:	4013      	ands	r3, r2
 800c53e:	68fa      	ldr	r2, [r7, #12]
 800c540:	431a      	orrs	r2, r3
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c546:	2300      	movs	r3, #0
}
 800c548:	4618      	mov	r0, r3
 800c54a:	3714      	adds	r7, #20
 800c54c:	46bd      	mov	sp, r7
 800c54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c552:	4770      	bx	lr
 800c554:	fffee0c0 	.word	0xfffee0c0

0800c558 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
 800c558:	b480      	push	{r7}
 800c55a:	b083      	sub	sp, #12
 800c55c:	af00      	add	r7, sp, #0
 800c55e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	691b      	ldr	r3, [r3, #16]
 800c564:	b2db      	uxtb	r3, r3
}
 800c566:	4618      	mov	r0, r3
 800c568:	370c      	adds	r7, #12
 800c56a:	46bd      	mov	sp, r7
 800c56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c570:	4770      	bx	lr

0800c572 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800c572:	b480      	push	{r7}
 800c574:	b085      	sub	sp, #20
 800c576:	af00      	add	r7, sp, #0
 800c578:	6078      	str	r0, [r7, #4]
 800c57a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	3314      	adds	r3, #20
 800c580:	461a      	mov	r2, r3
 800c582:	683b      	ldr	r3, [r7, #0]
 800c584:	4413      	add	r3, r2
 800c586:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	681b      	ldr	r3, [r3, #0]
}
 800c58c:	4618      	mov	r0, r3
 800c58e:	3714      	adds	r7, #20
 800c590:	46bd      	mov	sp, r7
 800c592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c596:	4770      	bx	lr

0800c598 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 800c598:	b480      	push	{r7}
 800c59a:	b085      	sub	sp, #20
 800c59c:	af00      	add	r7, sp, #0
 800c59e:	6078      	str	r0, [r7, #4]
 800c5a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800c5a2:	2300      	movs	r3, #0
 800c5a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800c5a6:	683b      	ldr	r3, [r7, #0]
 800c5a8:	681a      	ldr	r2, [r3, #0]
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800c5ae:	683b      	ldr	r3, [r7, #0]
 800c5b0:	685a      	ldr	r2, [r3, #4]
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800c5b6:	683b      	ldr	r3, [r7, #0]
 800c5b8:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 800c5ba:	683b      	ldr	r3, [r7, #0]
 800c5bc:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800c5be:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 800c5c0:	683b      	ldr	r3, [r7, #0]
 800c5c2:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 800c5c4:	431a      	orrs	r2, r3
                       Data->DPSM);
 800c5c6:	683b      	ldr	r3, [r7, #0]
 800c5c8:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 800c5ca:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800c5cc:	68fa      	ldr	r2, [r7, #12]
 800c5ce:	4313      	orrs	r3, r2
 800c5d0:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5d6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	431a      	orrs	r2, r3
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800c5e2:	2300      	movs	r3, #0

}
 800c5e4:	4618      	mov	r0, r3
 800c5e6:	3714      	adds	r7, #20
 800c5e8:	46bd      	mov	sp, r7
 800c5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ee:	4770      	bx	lr

0800c5f0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800c5f0:	b580      	push	{r7, lr}
 800c5f2:	b088      	sub	sp, #32
 800c5f4:	af00      	add	r7, sp, #0
 800c5f6:	6078      	str	r0, [r7, #4]
 800c5f8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800c5fa:	683b      	ldr	r3, [r7, #0]
 800c5fc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800c5fe:	2310      	movs	r3, #16
 800c600:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c602:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c606:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c608:	2300      	movs	r3, #0
 800c60a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c60c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c610:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c612:	f107 0308 	add.w	r3, r7, #8
 800c616:	4619      	mov	r1, r3
 800c618:	6878      	ldr	r0, [r7, #4]
 800c61a:	f7ff ff73 	bl	800c504 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800c61e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c622:	2110      	movs	r1, #16
 800c624:	6878      	ldr	r0, [r7, #4]
 800c626:	f000 fa5f 	bl	800cae8 <SDMMC_GetCmdResp1>
 800c62a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c62c:	69fb      	ldr	r3, [r7, #28]
}
 800c62e:	4618      	mov	r0, r3
 800c630:	3720      	adds	r7, #32
 800c632:	46bd      	mov	sp, r7
 800c634:	bd80      	pop	{r7, pc}

0800c636 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800c636:	b580      	push	{r7, lr}
 800c638:	b088      	sub	sp, #32
 800c63a:	af00      	add	r7, sp, #0
 800c63c:	6078      	str	r0, [r7, #4]
 800c63e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800c640:	683b      	ldr	r3, [r7, #0]
 800c642:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800c644:	2311      	movs	r3, #17
 800c646:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c648:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c64c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c64e:	2300      	movs	r3, #0
 800c650:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c652:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c656:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c658:	f107 0308 	add.w	r3, r7, #8
 800c65c:	4619      	mov	r1, r3
 800c65e:	6878      	ldr	r0, [r7, #4]
 800c660:	f7ff ff50 	bl	800c504 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800c664:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c668:	2111      	movs	r1, #17
 800c66a:	6878      	ldr	r0, [r7, #4]
 800c66c:	f000 fa3c 	bl	800cae8 <SDMMC_GetCmdResp1>
 800c670:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c672:	69fb      	ldr	r3, [r7, #28]
}
 800c674:	4618      	mov	r0, r3
 800c676:	3720      	adds	r7, #32
 800c678:	46bd      	mov	sp, r7
 800c67a:	bd80      	pop	{r7, pc}

0800c67c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800c67c:	b580      	push	{r7, lr}
 800c67e:	b088      	sub	sp, #32
 800c680:	af00      	add	r7, sp, #0
 800c682:	6078      	str	r0, [r7, #4]
 800c684:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800c686:	683b      	ldr	r3, [r7, #0]
 800c688:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800c68a:	2312      	movs	r3, #18
 800c68c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c68e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c692:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c694:	2300      	movs	r3, #0
 800c696:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c698:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c69c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c69e:	f107 0308 	add.w	r3, r7, #8
 800c6a2:	4619      	mov	r1, r3
 800c6a4:	6878      	ldr	r0, [r7, #4]
 800c6a6:	f7ff ff2d 	bl	800c504 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800c6aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c6ae:	2112      	movs	r1, #18
 800c6b0:	6878      	ldr	r0, [r7, #4]
 800c6b2:	f000 fa19 	bl	800cae8 <SDMMC_GetCmdResp1>
 800c6b6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c6b8:	69fb      	ldr	r3, [r7, #28]
}
 800c6ba:	4618      	mov	r0, r3
 800c6bc:	3720      	adds	r7, #32
 800c6be:	46bd      	mov	sp, r7
 800c6c0:	bd80      	pop	{r7, pc}

0800c6c2 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800c6c2:	b580      	push	{r7, lr}
 800c6c4:	b088      	sub	sp, #32
 800c6c6:	af00      	add	r7, sp, #0
 800c6c8:	6078      	str	r0, [r7, #4]
 800c6ca:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800c6cc:	683b      	ldr	r3, [r7, #0]
 800c6ce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800c6d0:	2318      	movs	r3, #24
 800c6d2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c6d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c6d8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c6da:	2300      	movs	r3, #0
 800c6dc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c6de:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c6e2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c6e4:	f107 0308 	add.w	r3, r7, #8
 800c6e8:	4619      	mov	r1, r3
 800c6ea:	6878      	ldr	r0, [r7, #4]
 800c6ec:	f7ff ff0a 	bl	800c504 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800c6f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c6f4:	2118      	movs	r1, #24
 800c6f6:	6878      	ldr	r0, [r7, #4]
 800c6f8:	f000 f9f6 	bl	800cae8 <SDMMC_GetCmdResp1>
 800c6fc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c6fe:	69fb      	ldr	r3, [r7, #28]
}
 800c700:	4618      	mov	r0, r3
 800c702:	3720      	adds	r7, #32
 800c704:	46bd      	mov	sp, r7
 800c706:	bd80      	pop	{r7, pc}

0800c708 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800c708:	b580      	push	{r7, lr}
 800c70a:	b088      	sub	sp, #32
 800c70c:	af00      	add	r7, sp, #0
 800c70e:	6078      	str	r0, [r7, #4]
 800c710:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800c712:	683b      	ldr	r3, [r7, #0]
 800c714:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800c716:	2319      	movs	r3, #25
 800c718:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c71a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c71e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c720:	2300      	movs	r3, #0
 800c722:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c724:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c728:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c72a:	f107 0308 	add.w	r3, r7, #8
 800c72e:	4619      	mov	r1, r3
 800c730:	6878      	ldr	r0, [r7, #4]
 800c732:	f7ff fee7 	bl	800c504 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800c736:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c73a:	2119      	movs	r1, #25
 800c73c:	6878      	ldr	r0, [r7, #4]
 800c73e:	f000 f9d3 	bl	800cae8 <SDMMC_GetCmdResp1>
 800c742:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c744:	69fb      	ldr	r3, [r7, #28]
}
 800c746:	4618      	mov	r0, r3
 800c748:	3720      	adds	r7, #32
 800c74a:	46bd      	mov	sp, r7
 800c74c:	bd80      	pop	{r7, pc}
	...

0800c750 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800c750:	b580      	push	{r7, lr}
 800c752:	b088      	sub	sp, #32
 800c754:	af00      	add	r7, sp, #0
 800c756:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800c758:	2300      	movs	r3, #0
 800c75a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800c75c:	230c      	movs	r3, #12
 800c75e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c760:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c764:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c766:	2300      	movs	r3, #0
 800c768:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c76a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c76e:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	68db      	ldr	r3, [r3, #12]
 800c774:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	68db      	ldr	r3, [r3, #12]
 800c780:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c788:	f107 0308 	add.w	r3, r7, #8
 800c78c:	4619      	mov	r1, r3
 800c78e:	6878      	ldr	r0, [r7, #4]
 800c790:	f7ff feb8 	bl	800c504 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800c794:	4a0b      	ldr	r2, [pc, #44]	@ (800c7c4 <SDMMC_CmdStopTransfer+0x74>)
 800c796:	210c      	movs	r1, #12
 800c798:	6878      	ldr	r0, [r7, #4]
 800c79a:	f000 f9a5 	bl	800cae8 <SDMMC_GetCmdResp1>
 800c79e:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	68db      	ldr	r3, [r3, #12]
 800c7a4:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800c7ac:	69fb      	ldr	r3, [r7, #28]
 800c7ae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c7b2:	d101      	bne.n	800c7b8 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 800c7b4:	2300      	movs	r3, #0
 800c7b6:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 800c7b8:	69fb      	ldr	r3, [r7, #28]
}
 800c7ba:	4618      	mov	r0, r3
 800c7bc:	3720      	adds	r7, #32
 800c7be:	46bd      	mov	sp, r7
 800c7c0:	bd80      	pop	{r7, pc}
 800c7c2:	bf00      	nop
 800c7c4:	05f5e100 	.word	0x05f5e100

0800c7c8 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 800c7c8:	b580      	push	{r7, lr}
 800c7ca:	b088      	sub	sp, #32
 800c7cc:	af00      	add	r7, sp, #0
 800c7ce:	6078      	str	r0, [r7, #4]
 800c7d0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800c7d2:	683b      	ldr	r3, [r7, #0]
 800c7d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800c7d6:	2307      	movs	r3, #7
 800c7d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c7da:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c7de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c7e0:	2300      	movs	r3, #0
 800c7e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c7e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c7e8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c7ea:	f107 0308 	add.w	r3, r7, #8
 800c7ee:	4619      	mov	r1, r3
 800c7f0:	6878      	ldr	r0, [r7, #4]
 800c7f2:	f7ff fe87 	bl	800c504 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800c7f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c7fa:	2107      	movs	r1, #7
 800c7fc:	6878      	ldr	r0, [r7, #4]
 800c7fe:	f000 f973 	bl	800cae8 <SDMMC_GetCmdResp1>
 800c802:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c804:	69fb      	ldr	r3, [r7, #28]
}
 800c806:	4618      	mov	r0, r3
 800c808:	3720      	adds	r7, #32
 800c80a:	46bd      	mov	sp, r7
 800c80c:	bd80      	pop	{r7, pc}

0800c80e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800c80e:	b580      	push	{r7, lr}
 800c810:	b088      	sub	sp, #32
 800c812:	af00      	add	r7, sp, #0
 800c814:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800c816:	2300      	movs	r3, #0
 800c818:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800c81a:	2300      	movs	r3, #0
 800c81c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800c81e:	2300      	movs	r3, #0
 800c820:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c822:	2300      	movs	r3, #0
 800c824:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c826:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c82a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c82c:	f107 0308 	add.w	r3, r7, #8
 800c830:	4619      	mov	r1, r3
 800c832:	6878      	ldr	r0, [r7, #4]
 800c834:	f7ff fe66 	bl	800c504 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800c838:	6878      	ldr	r0, [r7, #4]
 800c83a:	f000 fb97 	bl	800cf6c <SDMMC_GetCmdError>
 800c83e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c840:	69fb      	ldr	r3, [r7, #28]
}
 800c842:	4618      	mov	r0, r3
 800c844:	3720      	adds	r7, #32
 800c846:	46bd      	mov	sp, r7
 800c848:	bd80      	pop	{r7, pc}

0800c84a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800c84a:	b580      	push	{r7, lr}
 800c84c:	b088      	sub	sp, #32
 800c84e:	af00      	add	r7, sp, #0
 800c850:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800c852:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800c856:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800c858:	2308      	movs	r3, #8
 800c85a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c85c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c860:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c862:	2300      	movs	r3, #0
 800c864:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c866:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c86a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c86c:	f107 0308 	add.w	r3, r7, #8
 800c870:	4619      	mov	r1, r3
 800c872:	6878      	ldr	r0, [r7, #4]
 800c874:	f7ff fe46 	bl	800c504 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800c878:	6878      	ldr	r0, [r7, #4]
 800c87a:	f000 fb29 	bl	800ced0 <SDMMC_GetCmdResp7>
 800c87e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c880:	69fb      	ldr	r3, [r7, #28]
}
 800c882:	4618      	mov	r0, r3
 800c884:	3720      	adds	r7, #32
 800c886:	46bd      	mov	sp, r7
 800c888:	bd80      	pop	{r7, pc}

0800c88a <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800c88a:	b580      	push	{r7, lr}
 800c88c:	b088      	sub	sp, #32
 800c88e:	af00      	add	r7, sp, #0
 800c890:	6078      	str	r0, [r7, #4]
 800c892:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800c894:	683b      	ldr	r3, [r7, #0]
 800c896:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800c898:	2337      	movs	r3, #55	@ 0x37
 800c89a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c89c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c8a0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c8a2:	2300      	movs	r3, #0
 800c8a4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c8a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c8aa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c8ac:	f107 0308 	add.w	r3, r7, #8
 800c8b0:	4619      	mov	r1, r3
 800c8b2:	6878      	ldr	r0, [r7, #4]
 800c8b4:	f7ff fe26 	bl	800c504 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800c8b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c8bc:	2137      	movs	r1, #55	@ 0x37
 800c8be:	6878      	ldr	r0, [r7, #4]
 800c8c0:	f000 f912 	bl	800cae8 <SDMMC_GetCmdResp1>
 800c8c4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c8c6:	69fb      	ldr	r3, [r7, #28]
}
 800c8c8:	4618      	mov	r0, r3
 800c8ca:	3720      	adds	r7, #32
 800c8cc:	46bd      	mov	sp, r7
 800c8ce:	bd80      	pop	{r7, pc}

0800c8d0 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800c8d0:	b580      	push	{r7, lr}
 800c8d2:	b088      	sub	sp, #32
 800c8d4:	af00      	add	r7, sp, #0
 800c8d6:	6078      	str	r0, [r7, #4]
 800c8d8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800c8da:	683b      	ldr	r3, [r7, #0]
 800c8dc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800c8de:	2329      	movs	r3, #41	@ 0x29
 800c8e0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c8e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c8e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c8e8:	2300      	movs	r3, #0
 800c8ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c8ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c8f0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c8f2:	f107 0308 	add.w	r3, r7, #8
 800c8f6:	4619      	mov	r1, r3
 800c8f8:	6878      	ldr	r0, [r7, #4]
 800c8fa:	f7ff fe03 	bl	800c504 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800c8fe:	6878      	ldr	r0, [r7, #4]
 800c900:	f000 fa2e 	bl	800cd60 <SDMMC_GetCmdResp3>
 800c904:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c906:	69fb      	ldr	r3, [r7, #28]
}
 800c908:	4618      	mov	r0, r3
 800c90a:	3720      	adds	r7, #32
 800c90c:	46bd      	mov	sp, r7
 800c90e:	bd80      	pop	{r7, pc}

0800c910 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800c910:	b580      	push	{r7, lr}
 800c912:	b088      	sub	sp, #32
 800c914:	af00      	add	r7, sp, #0
 800c916:	6078      	str	r0, [r7, #4]
 800c918:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800c91a:	683b      	ldr	r3, [r7, #0]
 800c91c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800c91e:	2306      	movs	r3, #6
 800c920:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c922:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c926:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c928:	2300      	movs	r3, #0
 800c92a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c92c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c930:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c932:	f107 0308 	add.w	r3, r7, #8
 800c936:	4619      	mov	r1, r3
 800c938:	6878      	ldr	r0, [r7, #4]
 800c93a:	f7ff fde3 	bl	800c504 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800c93e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c942:	2106      	movs	r1, #6
 800c944:	6878      	ldr	r0, [r7, #4]
 800c946:	f000 f8cf 	bl	800cae8 <SDMMC_GetCmdResp1>
 800c94a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c94c:	69fb      	ldr	r3, [r7, #28]
}
 800c94e:	4618      	mov	r0, r3
 800c950:	3720      	adds	r7, #32
 800c952:	46bd      	mov	sp, r7
 800c954:	bd80      	pop	{r7, pc}

0800c956 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800c956:	b580      	push	{r7, lr}
 800c958:	b088      	sub	sp, #32
 800c95a:	af00      	add	r7, sp, #0
 800c95c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800c95e:	2300      	movs	r3, #0
 800c960:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800c962:	2333      	movs	r3, #51	@ 0x33
 800c964:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c966:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c96a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c96c:	2300      	movs	r3, #0
 800c96e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c970:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c974:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c976:	f107 0308 	add.w	r3, r7, #8
 800c97a:	4619      	mov	r1, r3
 800c97c:	6878      	ldr	r0, [r7, #4]
 800c97e:	f7ff fdc1 	bl	800c504 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800c982:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c986:	2133      	movs	r1, #51	@ 0x33
 800c988:	6878      	ldr	r0, [r7, #4]
 800c98a:	f000 f8ad 	bl	800cae8 <SDMMC_GetCmdResp1>
 800c98e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c990:	69fb      	ldr	r3, [r7, #28]
}
 800c992:	4618      	mov	r0, r3
 800c994:	3720      	adds	r7, #32
 800c996:	46bd      	mov	sp, r7
 800c998:	bd80      	pop	{r7, pc}

0800c99a <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800c99a:	b580      	push	{r7, lr}
 800c99c:	b088      	sub	sp, #32
 800c99e:	af00      	add	r7, sp, #0
 800c9a0:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800c9a2:	2300      	movs	r3, #0
 800c9a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800c9a6:	2302      	movs	r3, #2
 800c9a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800c9aa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800c9ae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c9b0:	2300      	movs	r3, #0
 800c9b2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c9b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c9b8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c9ba:	f107 0308 	add.w	r3, r7, #8
 800c9be:	4619      	mov	r1, r3
 800c9c0:	6878      	ldr	r0, [r7, #4]
 800c9c2:	f7ff fd9f 	bl	800c504 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800c9c6:	6878      	ldr	r0, [r7, #4]
 800c9c8:	f000 f980 	bl	800cccc <SDMMC_GetCmdResp2>
 800c9cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c9ce:	69fb      	ldr	r3, [r7, #28]
}
 800c9d0:	4618      	mov	r0, r3
 800c9d2:	3720      	adds	r7, #32
 800c9d4:	46bd      	mov	sp, r7
 800c9d6:	bd80      	pop	{r7, pc}

0800c9d8 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800c9d8:	b580      	push	{r7, lr}
 800c9da:	b088      	sub	sp, #32
 800c9dc:	af00      	add	r7, sp, #0
 800c9de:	6078      	str	r0, [r7, #4]
 800c9e0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800c9e2:	683b      	ldr	r3, [r7, #0]
 800c9e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800c9e6:	2309      	movs	r3, #9
 800c9e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800c9ea:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800c9ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c9f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c9f8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c9fa:	f107 0308 	add.w	r3, r7, #8
 800c9fe:	4619      	mov	r1, r3
 800ca00:	6878      	ldr	r0, [r7, #4]
 800ca02:	f7ff fd7f 	bl	800c504 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800ca06:	6878      	ldr	r0, [r7, #4]
 800ca08:	f000 f960 	bl	800cccc <SDMMC_GetCmdResp2>
 800ca0c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ca0e:	69fb      	ldr	r3, [r7, #28]
}
 800ca10:	4618      	mov	r0, r3
 800ca12:	3720      	adds	r7, #32
 800ca14:	46bd      	mov	sp, r7
 800ca16:	bd80      	pop	{r7, pc}

0800ca18 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800ca18:	b580      	push	{r7, lr}
 800ca1a:	b088      	sub	sp, #32
 800ca1c:	af00      	add	r7, sp, #0
 800ca1e:	6078      	str	r0, [r7, #4]
 800ca20:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800ca22:	2300      	movs	r3, #0
 800ca24:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800ca26:	2303      	movs	r3, #3
 800ca28:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ca2a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ca2e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ca30:	2300      	movs	r3, #0
 800ca32:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ca34:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ca38:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ca3a:	f107 0308 	add.w	r3, r7, #8
 800ca3e:	4619      	mov	r1, r3
 800ca40:	6878      	ldr	r0, [r7, #4]
 800ca42:	f7ff fd5f 	bl	800c504 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800ca46:	683a      	ldr	r2, [r7, #0]
 800ca48:	2103      	movs	r1, #3
 800ca4a:	6878      	ldr	r0, [r7, #4]
 800ca4c:	f000 f9c8 	bl	800cde0 <SDMMC_GetCmdResp6>
 800ca50:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ca52:	69fb      	ldr	r3, [r7, #28]
}
 800ca54:	4618      	mov	r0, r3
 800ca56:	3720      	adds	r7, #32
 800ca58:	46bd      	mov	sp, r7
 800ca5a:	bd80      	pop	{r7, pc}

0800ca5c <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800ca5c:	b580      	push	{r7, lr}
 800ca5e:	b088      	sub	sp, #32
 800ca60:	af00      	add	r7, sp, #0
 800ca62:	6078      	str	r0, [r7, #4]
 800ca64:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800ca66:	683b      	ldr	r3, [r7, #0]
 800ca68:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800ca6a:	230d      	movs	r3, #13
 800ca6c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ca6e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ca72:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ca74:	2300      	movs	r3, #0
 800ca76:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ca78:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ca7c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ca7e:	f107 0308 	add.w	r3, r7, #8
 800ca82:	4619      	mov	r1, r3
 800ca84:	6878      	ldr	r0, [r7, #4]
 800ca86:	f7ff fd3d 	bl	800c504 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800ca8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ca8e:	210d      	movs	r1, #13
 800ca90:	6878      	ldr	r0, [r7, #4]
 800ca92:	f000 f829 	bl	800cae8 <SDMMC_GetCmdResp1>
 800ca96:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ca98:	69fb      	ldr	r3, [r7, #28]
}
 800ca9a:	4618      	mov	r0, r3
 800ca9c:	3720      	adds	r7, #32
 800ca9e:	46bd      	mov	sp, r7
 800caa0:	bd80      	pop	{r7, pc}

0800caa2 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 800caa2:	b580      	push	{r7, lr}
 800caa4:	b088      	sub	sp, #32
 800caa6:	af00      	add	r7, sp, #0
 800caa8:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800caaa:	2300      	movs	r3, #0
 800caac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800caae:	230d      	movs	r3, #13
 800cab0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800cab2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800cab6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800cab8:	2300      	movs	r3, #0
 800caba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cabc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800cac0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cac2:	f107 0308 	add.w	r3, r7, #8
 800cac6:	4619      	mov	r1, r3
 800cac8:	6878      	ldr	r0, [r7, #4]
 800caca:	f7ff fd1b 	bl	800c504 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 800cace:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cad2:	210d      	movs	r1, #13
 800cad4:	6878      	ldr	r0, [r7, #4]
 800cad6:	f000 f807 	bl	800cae8 <SDMMC_GetCmdResp1>
 800cada:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800cadc:	69fb      	ldr	r3, [r7, #28]
}
 800cade:	4618      	mov	r0, r3
 800cae0:	3720      	adds	r7, #32
 800cae2:	46bd      	mov	sp, r7
 800cae4:	bd80      	pop	{r7, pc}
	...

0800cae8 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800cae8:	b580      	push	{r7, lr}
 800caea:	b088      	sub	sp, #32
 800caec:	af00      	add	r7, sp, #0
 800caee:	60f8      	str	r0, [r7, #12]
 800caf0:	460b      	mov	r3, r1
 800caf2:	607a      	str	r2, [r7, #4]
 800caf4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800caf6:	4b70      	ldr	r3, [pc, #448]	@ (800ccb8 <SDMMC_GetCmdResp1+0x1d0>)
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	4a70      	ldr	r2, [pc, #448]	@ (800ccbc <SDMMC_GetCmdResp1+0x1d4>)
 800cafc:	fba2 2303 	umull	r2, r3, r2, r3
 800cb00:	0a5a      	lsrs	r2, r3, #9
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	fb02 f303 	mul.w	r3, r2, r3
 800cb08:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800cb0a:	69fb      	ldr	r3, [r7, #28]
 800cb0c:	1e5a      	subs	r2, r3, #1
 800cb0e:	61fa      	str	r2, [r7, #28]
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d102      	bne.n	800cb1a <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800cb14:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800cb18:	e0c9      	b.n	800ccae <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cb1e:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800cb20:	69ba      	ldr	r2, [r7, #24]
 800cb22:	4b67      	ldr	r3, [pc, #412]	@ (800ccc0 <SDMMC_GetCmdResp1+0x1d8>)
 800cb24:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d0ef      	beq.n	800cb0a <SDMMC_GetCmdResp1+0x22>
 800cb2a:	69bb      	ldr	r3, [r7, #24]
 800cb2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d1ea      	bne.n	800cb0a <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cb38:	f003 0304 	and.w	r3, r3, #4
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d004      	beq.n	800cb4a <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	2204      	movs	r2, #4
 800cb44:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800cb46:	2304      	movs	r3, #4
 800cb48:	e0b1      	b.n	800ccae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cb4e:	f003 0301 	and.w	r3, r3, #1
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	d004      	beq.n	800cb60 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	2201      	movs	r2, #1
 800cb5a:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800cb5c:	2301      	movs	r3, #1
 800cb5e:	e0a6      	b.n	800ccae <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	4a58      	ldr	r2, [pc, #352]	@ (800ccc4 <SDMMC_GetCmdResp1+0x1dc>)
 800cb64:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800cb66:	68f8      	ldr	r0, [r7, #12]
 800cb68:	f7ff fcf6 	bl	800c558 <SDMMC_GetCommandResponse>
 800cb6c:	4603      	mov	r3, r0
 800cb6e:	461a      	mov	r2, r3
 800cb70:	7afb      	ldrb	r3, [r7, #11]
 800cb72:	4293      	cmp	r3, r2
 800cb74:	d001      	beq.n	800cb7a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800cb76:	2301      	movs	r3, #1
 800cb78:	e099      	b.n	800ccae <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800cb7a:	2100      	movs	r1, #0
 800cb7c:	68f8      	ldr	r0, [r7, #12]
 800cb7e:	f7ff fcf8 	bl	800c572 <SDMMC_GetResponse>
 800cb82:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800cb84:	697a      	ldr	r2, [r7, #20]
 800cb86:	4b50      	ldr	r3, [pc, #320]	@ (800ccc8 <SDMMC_GetCmdResp1+0x1e0>)
 800cb88:	4013      	ands	r3, r2
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d101      	bne.n	800cb92 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800cb8e:	2300      	movs	r3, #0
 800cb90:	e08d      	b.n	800ccae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800cb92:	697b      	ldr	r3, [r7, #20]
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	da02      	bge.n	800cb9e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800cb98:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800cb9c:	e087      	b.n	800ccae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800cb9e:	697b      	ldr	r3, [r7, #20]
 800cba0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	d001      	beq.n	800cbac <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800cba8:	2340      	movs	r3, #64	@ 0x40
 800cbaa:	e080      	b.n	800ccae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800cbac:	697b      	ldr	r3, [r7, #20]
 800cbae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d001      	beq.n	800cbba <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800cbb6:	2380      	movs	r3, #128	@ 0x80
 800cbb8:	e079      	b.n	800ccae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800cbba:	697b      	ldr	r3, [r7, #20]
 800cbbc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d002      	beq.n	800cbca <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800cbc4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800cbc8:	e071      	b.n	800ccae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800cbca:	697b      	ldr	r3, [r7, #20]
 800cbcc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d002      	beq.n	800cbda <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800cbd4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cbd8:	e069      	b.n	800ccae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800cbda:	697b      	ldr	r3, [r7, #20]
 800cbdc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d002      	beq.n	800cbea <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800cbe4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cbe8:	e061      	b.n	800ccae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800cbea:	697b      	ldr	r3, [r7, #20]
 800cbec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d002      	beq.n	800cbfa <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800cbf4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800cbf8:	e059      	b.n	800ccae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800cbfa:	697b      	ldr	r3, [r7, #20]
 800cbfc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d002      	beq.n	800cc0a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800cc04:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800cc08:	e051      	b.n	800ccae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800cc0a:	697b      	ldr	r3, [r7, #20]
 800cc0c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d002      	beq.n	800cc1a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800cc14:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800cc18:	e049      	b.n	800ccae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800cc1a:	697b      	ldr	r3, [r7, #20]
 800cc1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d002      	beq.n	800cc2a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800cc24:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800cc28:	e041      	b.n	800ccae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800cc2a:	697b      	ldr	r3, [r7, #20]
 800cc2c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d002      	beq.n	800cc3a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800cc34:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cc38:	e039      	b.n	800ccae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800cc3a:	697b      	ldr	r3, [r7, #20]
 800cc3c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d002      	beq.n	800cc4a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800cc44:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800cc48:	e031      	b.n	800ccae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800cc4a:	697b      	ldr	r3, [r7, #20]
 800cc4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d002      	beq.n	800cc5a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800cc54:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800cc58:	e029      	b.n	800ccae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800cc5a:	697b      	ldr	r3, [r7, #20]
 800cc5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d002      	beq.n	800cc6a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800cc64:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800cc68:	e021      	b.n	800ccae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800cc6a:	697b      	ldr	r3, [r7, #20]
 800cc6c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d002      	beq.n	800cc7a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800cc74:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800cc78:	e019      	b.n	800ccae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800cc7a:	697b      	ldr	r3, [r7, #20]
 800cc7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d002      	beq.n	800cc8a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800cc84:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800cc88:	e011      	b.n	800ccae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800cc8a:	697b      	ldr	r3, [r7, #20]
 800cc8c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d002      	beq.n	800cc9a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800cc94:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800cc98:	e009      	b.n	800ccae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800cc9a:	697b      	ldr	r3, [r7, #20]
 800cc9c:	f003 0308 	and.w	r3, r3, #8
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d002      	beq.n	800ccaa <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800cca4:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800cca8:	e001      	b.n	800ccae <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800ccaa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800ccae:	4618      	mov	r0, r3
 800ccb0:	3720      	adds	r7, #32
 800ccb2:	46bd      	mov	sp, r7
 800ccb4:	bd80      	pop	{r7, pc}
 800ccb6:	bf00      	nop
 800ccb8:	20000004 	.word	0x20000004
 800ccbc:	10624dd3 	.word	0x10624dd3
 800ccc0:	00200045 	.word	0x00200045
 800ccc4:	002000c5 	.word	0x002000c5
 800ccc8:	fdffe008 	.word	0xfdffe008

0800cccc <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800cccc:	b480      	push	{r7}
 800ccce:	b085      	sub	sp, #20
 800ccd0:	af00      	add	r7, sp, #0
 800ccd2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800ccd4:	4b1f      	ldr	r3, [pc, #124]	@ (800cd54 <SDMMC_GetCmdResp2+0x88>)
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	4a1f      	ldr	r2, [pc, #124]	@ (800cd58 <SDMMC_GetCmdResp2+0x8c>)
 800ccda:	fba2 2303 	umull	r2, r3, r2, r3
 800ccde:	0a5b      	lsrs	r3, r3, #9
 800cce0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cce4:	fb02 f303 	mul.w	r3, r2, r3
 800cce8:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	1e5a      	subs	r2, r3, #1
 800ccee:	60fa      	str	r2, [r7, #12]
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d102      	bne.n	800ccfa <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ccf4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ccf8:	e026      	b.n	800cd48 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ccfe:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cd00:	68bb      	ldr	r3, [r7, #8]
 800cd02:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d0ef      	beq.n	800ccea <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800cd0a:	68bb      	ldr	r3, [r7, #8]
 800cd0c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d1ea      	bne.n	800ccea <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd18:	f003 0304 	and.w	r3, r3, #4
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d004      	beq.n	800cd2a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	2204      	movs	r2, #4
 800cd24:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800cd26:	2304      	movs	r3, #4
 800cd28:	e00e      	b.n	800cd48 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd2e:	f003 0301 	and.w	r3, r3, #1
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d004      	beq.n	800cd40 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	2201      	movs	r2, #1
 800cd3a:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800cd3c:	2301      	movs	r3, #1
 800cd3e:	e003      	b.n	800cd48 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	4a06      	ldr	r2, [pc, #24]	@ (800cd5c <SDMMC_GetCmdResp2+0x90>)
 800cd44:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800cd46:	2300      	movs	r3, #0
}
 800cd48:	4618      	mov	r0, r3
 800cd4a:	3714      	adds	r7, #20
 800cd4c:	46bd      	mov	sp, r7
 800cd4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd52:	4770      	bx	lr
 800cd54:	20000004 	.word	0x20000004
 800cd58:	10624dd3 	.word	0x10624dd3
 800cd5c:	002000c5 	.word	0x002000c5

0800cd60 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800cd60:	b480      	push	{r7}
 800cd62:	b085      	sub	sp, #20
 800cd64:	af00      	add	r7, sp, #0
 800cd66:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800cd68:	4b1a      	ldr	r3, [pc, #104]	@ (800cdd4 <SDMMC_GetCmdResp3+0x74>)
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	4a1a      	ldr	r2, [pc, #104]	@ (800cdd8 <SDMMC_GetCmdResp3+0x78>)
 800cd6e:	fba2 2303 	umull	r2, r3, r2, r3
 800cd72:	0a5b      	lsrs	r3, r3, #9
 800cd74:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cd78:	fb02 f303 	mul.w	r3, r2, r3
 800cd7c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800cd7e:	68fb      	ldr	r3, [r7, #12]
 800cd80:	1e5a      	subs	r2, r3, #1
 800cd82:	60fa      	str	r2, [r7, #12]
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d102      	bne.n	800cd8e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800cd88:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800cd8c:	e01b      	b.n	800cdc6 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd92:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cd94:	68bb      	ldr	r3, [r7, #8]
 800cd96:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d0ef      	beq.n	800cd7e <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800cd9e:	68bb      	ldr	r3, [r7, #8]
 800cda0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d1ea      	bne.n	800cd7e <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cdac:	f003 0304 	and.w	r3, r3, #4
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d004      	beq.n	800cdbe <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	2204      	movs	r2, #4
 800cdb8:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800cdba:	2304      	movs	r3, #4
 800cdbc:	e003      	b.n	800cdc6 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	4a06      	ldr	r2, [pc, #24]	@ (800cddc <SDMMC_GetCmdResp3+0x7c>)
 800cdc2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800cdc4:	2300      	movs	r3, #0
}
 800cdc6:	4618      	mov	r0, r3
 800cdc8:	3714      	adds	r7, #20
 800cdca:	46bd      	mov	sp, r7
 800cdcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd0:	4770      	bx	lr
 800cdd2:	bf00      	nop
 800cdd4:	20000004 	.word	0x20000004
 800cdd8:	10624dd3 	.word	0x10624dd3
 800cddc:	002000c5 	.word	0x002000c5

0800cde0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800cde0:	b580      	push	{r7, lr}
 800cde2:	b088      	sub	sp, #32
 800cde4:	af00      	add	r7, sp, #0
 800cde6:	60f8      	str	r0, [r7, #12]
 800cde8:	460b      	mov	r3, r1
 800cdea:	607a      	str	r2, [r7, #4]
 800cdec:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800cdee:	4b35      	ldr	r3, [pc, #212]	@ (800cec4 <SDMMC_GetCmdResp6+0xe4>)
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	4a35      	ldr	r2, [pc, #212]	@ (800cec8 <SDMMC_GetCmdResp6+0xe8>)
 800cdf4:	fba2 2303 	umull	r2, r3, r2, r3
 800cdf8:	0a5b      	lsrs	r3, r3, #9
 800cdfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cdfe:	fb02 f303 	mul.w	r3, r2, r3
 800ce02:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800ce04:	69fb      	ldr	r3, [r7, #28]
 800ce06:	1e5a      	subs	r2, r3, #1
 800ce08:	61fa      	str	r2, [r7, #28]
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d102      	bne.n	800ce14 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ce0e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ce12:	e052      	b.n	800ceba <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ce18:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800ce1a:	69bb      	ldr	r3, [r7, #24]
 800ce1c:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d0ef      	beq.n	800ce04 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800ce24:	69bb      	ldr	r3, [r7, #24]
 800ce26:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d1ea      	bne.n	800ce04 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ce32:	f003 0304 	and.w	r3, r3, #4
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d004      	beq.n	800ce44 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	2204      	movs	r2, #4
 800ce3e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ce40:	2304      	movs	r3, #4
 800ce42:	e03a      	b.n	800ceba <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ce48:	f003 0301 	and.w	r3, r3, #1
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d004      	beq.n	800ce5a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	2201      	movs	r2, #1
 800ce54:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ce56:	2301      	movs	r3, #1
 800ce58:	e02f      	b.n	800ceba <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800ce5a:	68f8      	ldr	r0, [r7, #12]
 800ce5c:	f7ff fb7c 	bl	800c558 <SDMMC_GetCommandResponse>
 800ce60:	4603      	mov	r3, r0
 800ce62:	461a      	mov	r2, r3
 800ce64:	7afb      	ldrb	r3, [r7, #11]
 800ce66:	4293      	cmp	r3, r2
 800ce68:	d001      	beq.n	800ce6e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ce6a:	2301      	movs	r3, #1
 800ce6c:	e025      	b.n	800ceba <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	4a16      	ldr	r2, [pc, #88]	@ (800cecc <SDMMC_GetCmdResp6+0xec>)
 800ce72:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800ce74:	2100      	movs	r1, #0
 800ce76:	68f8      	ldr	r0, [r7, #12]
 800ce78:	f7ff fb7b 	bl	800c572 <SDMMC_GetResponse>
 800ce7c:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 800ce7e:	697b      	ldr	r3, [r7, #20]
 800ce80:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d106      	bne.n	800ce96 <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 800ce88:	697b      	ldr	r3, [r7, #20]
 800ce8a:	0c1b      	lsrs	r3, r3, #16
 800ce8c:	b29a      	uxth	r2, r3
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 800ce92:	2300      	movs	r3, #0
 800ce94:	e011      	b.n	800ceba <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800ce96:	697b      	ldr	r3, [r7, #20]
 800ce98:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d002      	beq.n	800cea6 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800cea0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800cea4:	e009      	b.n	800ceba <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800cea6:	697b      	ldr	r3, [r7, #20]
 800cea8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d002      	beq.n	800ceb6 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800ceb0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ceb4:	e001      	b.n	800ceba <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800ceb6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800ceba:	4618      	mov	r0, r3
 800cebc:	3720      	adds	r7, #32
 800cebe:	46bd      	mov	sp, r7
 800cec0:	bd80      	pop	{r7, pc}
 800cec2:	bf00      	nop
 800cec4:	20000004 	.word	0x20000004
 800cec8:	10624dd3 	.word	0x10624dd3
 800cecc:	002000c5 	.word	0x002000c5

0800ced0 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800ced0:	b480      	push	{r7}
 800ced2:	b085      	sub	sp, #20
 800ced4:	af00      	add	r7, sp, #0
 800ced6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800ced8:	4b22      	ldr	r3, [pc, #136]	@ (800cf64 <SDMMC_GetCmdResp7+0x94>)
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	4a22      	ldr	r2, [pc, #136]	@ (800cf68 <SDMMC_GetCmdResp7+0x98>)
 800cede:	fba2 2303 	umull	r2, r3, r2, r3
 800cee2:	0a5b      	lsrs	r3, r3, #9
 800cee4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cee8:	fb02 f303 	mul.w	r3, r2, r3
 800ceec:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	1e5a      	subs	r2, r3, #1
 800cef2:	60fa      	str	r2, [r7, #12]
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d102      	bne.n	800cefe <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800cef8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800cefc:	e02c      	b.n	800cf58 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cf02:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cf04:	68bb      	ldr	r3, [r7, #8]
 800cf06:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d0ef      	beq.n	800ceee <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800cf0e:	68bb      	ldr	r3, [r7, #8]
 800cf10:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d1ea      	bne.n	800ceee <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cf1c:	f003 0304 	and.w	r3, r3, #4
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d004      	beq.n	800cf2e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	2204      	movs	r2, #4
 800cf28:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800cf2a:	2304      	movs	r3, #4
 800cf2c:	e014      	b.n	800cf58 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cf32:	f003 0301 	and.w	r3, r3, #1
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d004      	beq.n	800cf44 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	2201      	movs	r2, #1
 800cf3e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800cf40:	2301      	movs	r3, #1
 800cf42:	e009      	b.n	800cf58 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cf48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d002      	beq.n	800cf56 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	2240      	movs	r2, #64	@ 0x40
 800cf54:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800cf56:	2300      	movs	r3, #0

}
 800cf58:	4618      	mov	r0, r3
 800cf5a:	3714      	adds	r7, #20
 800cf5c:	46bd      	mov	sp, r7
 800cf5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf62:	4770      	bx	lr
 800cf64:	20000004 	.word	0x20000004
 800cf68:	10624dd3 	.word	0x10624dd3

0800cf6c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800cf6c:	b480      	push	{r7}
 800cf6e:	b085      	sub	sp, #20
 800cf70:	af00      	add	r7, sp, #0
 800cf72:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800cf74:	4b11      	ldr	r3, [pc, #68]	@ (800cfbc <SDMMC_GetCmdError+0x50>)
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	4a11      	ldr	r2, [pc, #68]	@ (800cfc0 <SDMMC_GetCmdError+0x54>)
 800cf7a:	fba2 2303 	umull	r2, r3, r2, r3
 800cf7e:	0a5b      	lsrs	r3, r3, #9
 800cf80:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cf84:	fb02 f303 	mul.w	r3, r2, r3
 800cf88:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	1e5a      	subs	r2, r3, #1
 800cf8e:	60fa      	str	r2, [r7, #12]
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	d102      	bne.n	800cf9a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800cf94:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800cf98:	e009      	b.n	800cfae <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cf9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d0f1      	beq.n	800cf8a <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	4a06      	ldr	r2, [pc, #24]	@ (800cfc4 <SDMMC_GetCmdError+0x58>)
 800cfaa:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 800cfac:	2300      	movs	r3, #0
}
 800cfae:	4618      	mov	r0, r3
 800cfb0:	3714      	adds	r7, #20
 800cfb2:	46bd      	mov	sp, r7
 800cfb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfb8:	4770      	bx	lr
 800cfba:	bf00      	nop
 800cfbc:	20000004 	.word	0x20000004
 800cfc0:	10624dd3 	.word	0x10624dd3
 800cfc4:	002000c5 	.word	0x002000c5

0800cfc8 <MX_FATFS_Init>:

extern RTC_HandleTypeDef hrtc;
/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800cfc8:	b580      	push	{r7, lr}
 800cfca:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800cfcc:	4904      	ldr	r1, [pc, #16]	@ (800cfe0 <MX_FATFS_Init+0x18>)
 800cfce:	4805      	ldr	r0, [pc, #20]	@ (800cfe4 <MX_FATFS_Init+0x1c>)
 800cfd0:	f004 f938 	bl	8011244 <FATFS_LinkDriver>
 800cfd4:	4603      	mov	r3, r0
 800cfd6:	461a      	mov	r2, r3
 800cfd8:	4b03      	ldr	r3, [pc, #12]	@ (800cfe8 <MX_FATFS_Init+0x20>)
 800cfda:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800cfdc:	bf00      	nop
 800cfde:	bd80      	pop	{r7, pc}
 800cfe0:	200007d4 	.word	0x200007d4
 800cfe4:	08012eb4 	.word	0x08012eb4
 800cfe8:	200007d0 	.word	0x200007d0

0800cfec <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800cfec:	b580      	push	{r7, lr}
 800cfee:	b086      	sub	sp, #24
 800cff0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
    RTC_TimeTypeDef sTime = {0};
 800cff2:	1d3b      	adds	r3, r7, #4
 800cff4:	2200      	movs	r2, #0
 800cff6:	601a      	str	r2, [r3, #0]
 800cff8:	605a      	str	r2, [r3, #4]
 800cffa:	609a      	str	r2, [r3, #8]
 800cffc:	60da      	str	r2, [r3, #12]
 800cffe:	611a      	str	r2, [r3, #16]
    RTC_DateTypeDef sDate = {0};
 800d000:	2300      	movs	r3, #0
 800d002:	603b      	str	r3, [r7, #0]

    /* 1. 현재 RTC 시간과 날짜 읽기 
       (순서 중요: GetTime -> GetDate) */
    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800d004:	1d3b      	adds	r3, r7, #4
 800d006:	2200      	movs	r2, #0
 800d008:	4619      	mov	r1, r3
 800d00a:	4810      	ldr	r0, [pc, #64]	@ (800d04c <get_fattime+0x60>)
 800d00c:	f7fc f96e 	bl	80092ec <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800d010:	463b      	mov	r3, r7
 800d012:	2200      	movs	r2, #0
 800d014:	4619      	mov	r1, r3
 800d016:	480d      	ldr	r0, [pc, #52]	@ (800d04c <get_fattime+0x60>)
 800d018:	f7fc fa4c 	bl	80094b4 <HAL_RTC_GetDate>

    /* 2. FatFs 포맷으로 변환하여 반환 */
    return (DWORD)(
        ((sDate.Year + 2000 - 1980) << 25) |  // 연도: 1980년 기준 (STM32 RTC는 보통 2000년 기준이므로 보정)
 800d01c:	78fb      	ldrb	r3, [r7, #3]
 800d01e:	3314      	adds	r3, #20
 800d020:	065a      	lsls	r2, r3, #25
        (sDate.Month << 21) |                 // 월
 800d022:	787b      	ldrb	r3, [r7, #1]
 800d024:	055b      	lsls	r3, r3, #21
        ((sDate.Year + 2000 - 1980) << 25) |  // 연도: 1980년 기준 (STM32 RTC는 보통 2000년 기준이므로 보정)
 800d026:	431a      	orrs	r2, r3
        (sDate.Date << 16) |                  // 일
 800d028:	78bb      	ldrb	r3, [r7, #2]
 800d02a:	041b      	lsls	r3, r3, #16
        (sDate.Month << 21) |                 // 월
 800d02c:	431a      	orrs	r2, r3
        (sTime.Hours << 11) |                 // 시
 800d02e:	793b      	ldrb	r3, [r7, #4]
 800d030:	02db      	lsls	r3, r3, #11
        (sDate.Date << 16) |                  // 일
 800d032:	431a      	orrs	r2, r3
        (sTime.Minutes << 5) |                // 분
 800d034:	797b      	ldrb	r3, [r7, #5]
 800d036:	015b      	lsls	r3, r3, #5
        (sTime.Hours << 11) |                 // 시
 800d038:	4313      	orrs	r3, r2
        (sTime.Seconds / 2)                   // 초 (2초 단위)
 800d03a:	79ba      	ldrb	r2, [r7, #6]
 800d03c:	0852      	lsrs	r2, r2, #1
 800d03e:	b2d2      	uxtb	r2, r2
        (sTime.Minutes << 5) |                // 분
 800d040:	4313      	orrs	r3, r2
    );
  /* USER CODE END get_fattime */
}
 800d042:	4618      	mov	r0, r3
 800d044:	3718      	adds	r7, #24
 800d046:	46bd      	mov	sp, r7
 800d048:	bd80      	pop	{r7, pc}
 800d04a:	bf00      	nop
 800d04c:	200002bc 	.word	0x200002bc

0800d050 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800d050:	b580      	push	{r7, lr}
 800d052:	b082      	sub	sp, #8
 800d054:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800d056:	2300      	movs	r3, #0
 800d058:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800d05a:	f000 f89b 	bl	800d194 <BSP_SD_IsDetected>
 800d05e:	4603      	mov	r3, r0
 800d060:	2b01      	cmp	r3, #1
 800d062:	d001      	beq.n	800d068 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800d064:	2302      	movs	r3, #2
 800d066:	e012      	b.n	800d08e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800d068:	480b      	ldr	r0, [pc, #44]	@ (800d098 <BSP_SD_Init+0x48>)
 800d06a:	f7fc fc03 	bl	8009874 <HAL_SD_Init>
 800d06e:	4603      	mov	r3, r0
 800d070:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800d072:	79fb      	ldrb	r3, [r7, #7]
 800d074:	2b00      	cmp	r3, #0
 800d076:	d109      	bne.n	800d08c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800d078:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800d07c:	4806      	ldr	r0, [pc, #24]	@ (800d098 <BSP_SD_Init+0x48>)
 800d07e:	f7fd fca1 	bl	800a9c4 <HAL_SD_ConfigWideBusOperation>
 800d082:	4603      	mov	r3, r0
 800d084:	2b00      	cmp	r3, #0
 800d086:	d001      	beq.n	800d08c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800d088:	2301      	movs	r3, #1
 800d08a:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800d08c:	79fb      	ldrb	r3, [r7, #7]
}
 800d08e:	4618      	mov	r0, r3
 800d090:	3708      	adds	r7, #8
 800d092:	46bd      	mov	sp, r7
 800d094:	bd80      	pop	{r7, pc}
 800d096:	bf00      	nop
 800d098:	200002e0 	.word	0x200002e0

0800d09c <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800d09c:	b580      	push	{r7, lr}
 800d09e:	b088      	sub	sp, #32
 800d0a0:	af02      	add	r7, sp, #8
 800d0a2:	60f8      	str	r0, [r7, #12]
 800d0a4:	60b9      	str	r1, [r7, #8]
 800d0a6:	607a      	str	r2, [r7, #4]
 800d0a8:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800d0aa:	2300      	movs	r3, #0
 800d0ac:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800d0ae:	683b      	ldr	r3, [r7, #0]
 800d0b0:	9300      	str	r3, [sp, #0]
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	68ba      	ldr	r2, [r7, #8]
 800d0b6:	68f9      	ldr	r1, [r7, #12]
 800d0b8:	4806      	ldr	r0, [pc, #24]	@ (800d0d4 <BSP_SD_ReadBlocks+0x38>)
 800d0ba:	f7fc fd1b 	bl	8009af4 <HAL_SD_ReadBlocks>
 800d0be:	4603      	mov	r3, r0
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	d001      	beq.n	800d0c8 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800d0c4:	2301      	movs	r3, #1
 800d0c6:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800d0c8:	7dfb      	ldrb	r3, [r7, #23]
}
 800d0ca:	4618      	mov	r0, r3
 800d0cc:	3718      	adds	r7, #24
 800d0ce:	46bd      	mov	sp, r7
 800d0d0:	bd80      	pop	{r7, pc}
 800d0d2:	bf00      	nop
 800d0d4:	200002e0 	.word	0x200002e0

0800d0d8 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800d0d8:	b580      	push	{r7, lr}
 800d0da:	b088      	sub	sp, #32
 800d0dc:	af02      	add	r7, sp, #8
 800d0de:	60f8      	str	r0, [r7, #12]
 800d0e0:	60b9      	str	r1, [r7, #8]
 800d0e2:	607a      	str	r2, [r7, #4]
 800d0e4:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800d0e6:	2300      	movs	r3, #0
 800d0e8:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800d0ea:	683b      	ldr	r3, [r7, #0]
 800d0ec:	9300      	str	r3, [sp, #0]
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	68ba      	ldr	r2, [r7, #8]
 800d0f2:	68f9      	ldr	r1, [r7, #12]
 800d0f4:	4806      	ldr	r0, [pc, #24]	@ (800d110 <BSP_SD_WriteBlocks+0x38>)
 800d0f6:	f7fc fe87 	bl	8009e08 <HAL_SD_WriteBlocks>
 800d0fa:	4603      	mov	r3, r0
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d001      	beq.n	800d104 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800d100:	2301      	movs	r3, #1
 800d102:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800d104:	7dfb      	ldrb	r3, [r7, #23]
}
 800d106:	4618      	mov	r0, r3
 800d108:	3718      	adds	r7, #24
 800d10a:	46bd      	mov	sp, r7
 800d10c:	bd80      	pop	{r7, pc}
 800d10e:	bf00      	nop
 800d110:	200002e0 	.word	0x200002e0

0800d114 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800d114:	b580      	push	{r7, lr}
 800d116:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800d118:	4805      	ldr	r0, [pc, #20]	@ (800d130 <BSP_SD_GetCardState+0x1c>)
 800d11a:	f7fd fd65 	bl	800abe8 <HAL_SD_GetCardState>
 800d11e:	4603      	mov	r3, r0
 800d120:	2b04      	cmp	r3, #4
 800d122:	bf14      	ite	ne
 800d124:	2301      	movne	r3, #1
 800d126:	2300      	moveq	r3, #0
 800d128:	b2db      	uxtb	r3, r3
}
 800d12a:	4618      	mov	r0, r3
 800d12c:	bd80      	pop	{r7, pc}
 800d12e:	bf00      	nop
 800d130:	200002e0 	.word	0x200002e0

0800d134 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800d134:	b580      	push	{r7, lr}
 800d136:	b082      	sub	sp, #8
 800d138:	af00      	add	r7, sp, #0
 800d13a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800d13c:	6879      	ldr	r1, [r7, #4]
 800d13e:	4803      	ldr	r0, [pc, #12]	@ (800d14c <BSP_SD_GetCardInfo+0x18>)
 800d140:	f7fd fc14 	bl	800a96c <HAL_SD_GetCardInfo>
}
 800d144:	bf00      	nop
 800d146:	3708      	adds	r7, #8
 800d148:	46bd      	mov	sp, r7
 800d14a:	bd80      	pop	{r7, pc}
 800d14c:	200002e0 	.word	0x200002e0

0800d150 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800d150:	b580      	push	{r7, lr}
 800d152:	b082      	sub	sp, #8
 800d154:	af00      	add	r7, sp, #0
 800d156:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800d158:	f000 f80e 	bl	800d178 <BSP_SD_WriteCpltCallback>
}
 800d15c:	bf00      	nop
 800d15e:	3708      	adds	r7, #8
 800d160:	46bd      	mov	sp, r7
 800d162:	bd80      	pop	{r7, pc}

0800d164 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800d164:	b580      	push	{r7, lr}
 800d166:	b082      	sub	sp, #8
 800d168:	af00      	add	r7, sp, #0
 800d16a:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800d16c:	f000 f80b 	bl	800d186 <BSP_SD_ReadCpltCallback>
}
 800d170:	bf00      	nop
 800d172:	3708      	adds	r7, #8
 800d174:	46bd      	mov	sp, r7
 800d176:	bd80      	pop	{r7, pc}

0800d178 <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 800d178:	b480      	push	{r7}
 800d17a:	af00      	add	r7, sp, #0

}
 800d17c:	bf00      	nop
 800d17e:	46bd      	mov	sp, r7
 800d180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d184:	4770      	bx	lr

0800d186 <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 800d186:	b480      	push	{r7}
 800d188:	af00      	add	r7, sp, #0

}
 800d18a:	bf00      	nop
 800d18c:	46bd      	mov	sp, r7
 800d18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d192:	4770      	bx	lr

0800d194 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800d194:	b580      	push	{r7, lr}
 800d196:	b082      	sub	sp, #8
 800d198:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800d19a:	2301      	movs	r3, #1
 800d19c:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800d19e:	f000 f80b 	bl	800d1b8 <BSP_PlatformIsDetected>
 800d1a2:	4603      	mov	r3, r0
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d101      	bne.n	800d1ac <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800d1a8:	2300      	movs	r3, #0
 800d1aa:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800d1ac:	79fb      	ldrb	r3, [r7, #7]
 800d1ae:	b2db      	uxtb	r3, r3
}
 800d1b0:	4618      	mov	r0, r3
 800d1b2:	3708      	adds	r7, #8
 800d1b4:	46bd      	mov	sp, r7
 800d1b6:	bd80      	pop	{r7, pc}

0800d1b8 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800d1b8:	b580      	push	{r7, lr}
 800d1ba:	b082      	sub	sp, #8
 800d1bc:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800d1be:	2301      	movs	r3, #1
 800d1c0:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800d1c2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800d1c6:	4806      	ldr	r0, [pc, #24]	@ (800d1e0 <BSP_PlatformIsDetected+0x28>)
 800d1c8:	f7f8 f9a6 	bl	8005518 <HAL_GPIO_ReadPin>
 800d1cc:	4603      	mov	r3, r0
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d001      	beq.n	800d1d6 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800d1d2:	2300      	movs	r3, #0
 800d1d4:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800d1d6:	79fb      	ldrb	r3, [r7, #7]
}
 800d1d8:	4618      	mov	r0, r3
 800d1da:	3708      	adds	r7, #8
 800d1dc:	46bd      	mov	sp, r7
 800d1de:	bd80      	pop	{r7, pc}
 800d1e0:	58020000 	.word	0x58020000

0800d1e4 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800d1e4:	b580      	push	{r7, lr}
 800d1e6:	b082      	sub	sp, #8
 800d1e8:	af00      	add	r7, sp, #0
 800d1ea:	4603      	mov	r3, r0
 800d1ec:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800d1ee:	4b0b      	ldr	r3, [pc, #44]	@ (800d21c <SD_CheckStatus+0x38>)
 800d1f0:	2201      	movs	r2, #1
 800d1f2:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800d1f4:	f7ff ff8e 	bl	800d114 <BSP_SD_GetCardState>
 800d1f8:	4603      	mov	r3, r0
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d107      	bne.n	800d20e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800d1fe:	4b07      	ldr	r3, [pc, #28]	@ (800d21c <SD_CheckStatus+0x38>)
 800d200:	781b      	ldrb	r3, [r3, #0]
 800d202:	b2db      	uxtb	r3, r3
 800d204:	f023 0301 	bic.w	r3, r3, #1
 800d208:	b2da      	uxtb	r2, r3
 800d20a:	4b04      	ldr	r3, [pc, #16]	@ (800d21c <SD_CheckStatus+0x38>)
 800d20c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800d20e:	4b03      	ldr	r3, [pc, #12]	@ (800d21c <SD_CheckStatus+0x38>)
 800d210:	781b      	ldrb	r3, [r3, #0]
 800d212:	b2db      	uxtb	r3, r3
}
 800d214:	4618      	mov	r0, r3
 800d216:	3708      	adds	r7, #8
 800d218:	46bd      	mov	sp, r7
 800d21a:	bd80      	pop	{r7, pc}
 800d21c:	20000011 	.word	0x20000011

0800d220 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800d220:	b580      	push	{r7, lr}
 800d222:	b082      	sub	sp, #8
 800d224:	af00      	add	r7, sp, #0
 800d226:	4603      	mov	r3, r0
 800d228:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800d22a:	4b0b      	ldr	r3, [pc, #44]	@ (800d258 <SD_initialize+0x38>)
 800d22c:	2201      	movs	r2, #1
 800d22e:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800d230:	f7ff ff0e 	bl	800d050 <BSP_SD_Init>
 800d234:	4603      	mov	r3, r0
 800d236:	2b00      	cmp	r3, #0
 800d238:	d107      	bne.n	800d24a <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800d23a:	79fb      	ldrb	r3, [r7, #7]
 800d23c:	4618      	mov	r0, r3
 800d23e:	f7ff ffd1 	bl	800d1e4 <SD_CheckStatus>
 800d242:	4603      	mov	r3, r0
 800d244:	461a      	mov	r2, r3
 800d246:	4b04      	ldr	r3, [pc, #16]	@ (800d258 <SD_initialize+0x38>)
 800d248:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800d24a:	4b03      	ldr	r3, [pc, #12]	@ (800d258 <SD_initialize+0x38>)
 800d24c:	781b      	ldrb	r3, [r3, #0]
 800d24e:	b2db      	uxtb	r3, r3
}
 800d250:	4618      	mov	r0, r3
 800d252:	3708      	adds	r7, #8
 800d254:	46bd      	mov	sp, r7
 800d256:	bd80      	pop	{r7, pc}
 800d258:	20000011 	.word	0x20000011

0800d25c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800d25c:	b580      	push	{r7, lr}
 800d25e:	b082      	sub	sp, #8
 800d260:	af00      	add	r7, sp, #0
 800d262:	4603      	mov	r3, r0
 800d264:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800d266:	79fb      	ldrb	r3, [r7, #7]
 800d268:	4618      	mov	r0, r3
 800d26a:	f7ff ffbb 	bl	800d1e4 <SD_CheckStatus>
 800d26e:	4603      	mov	r3, r0
}
 800d270:	4618      	mov	r0, r3
 800d272:	3708      	adds	r7, #8
 800d274:	46bd      	mov	sp, r7
 800d276:	bd80      	pop	{r7, pc}

0800d278 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800d278:	b580      	push	{r7, lr}
 800d27a:	b086      	sub	sp, #24
 800d27c:	af00      	add	r7, sp, #0
 800d27e:	60b9      	str	r1, [r7, #8]
 800d280:	607a      	str	r2, [r7, #4]
 800d282:	603b      	str	r3, [r7, #0]
 800d284:	4603      	mov	r3, r0
 800d286:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800d288:	2301      	movs	r3, #1
 800d28a:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800d28c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800d290:	683a      	ldr	r2, [r7, #0]
 800d292:	6879      	ldr	r1, [r7, #4]
 800d294:	68b8      	ldr	r0, [r7, #8]
 800d296:	f7ff ff01 	bl	800d09c <BSP_SD_ReadBlocks>
 800d29a:	4603      	mov	r3, r0
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	d107      	bne.n	800d2b0 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800d2a0:	bf00      	nop
 800d2a2:	f7ff ff37 	bl	800d114 <BSP_SD_GetCardState>
 800d2a6:	4603      	mov	r3, r0
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d1fa      	bne.n	800d2a2 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800d2ac:	2300      	movs	r3, #0
 800d2ae:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800d2b0:	7dfb      	ldrb	r3, [r7, #23]
}
 800d2b2:	4618      	mov	r0, r3
 800d2b4:	3718      	adds	r7, #24
 800d2b6:	46bd      	mov	sp, r7
 800d2b8:	bd80      	pop	{r7, pc}

0800d2ba <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800d2ba:	b580      	push	{r7, lr}
 800d2bc:	b086      	sub	sp, #24
 800d2be:	af00      	add	r7, sp, #0
 800d2c0:	60b9      	str	r1, [r7, #8]
 800d2c2:	607a      	str	r2, [r7, #4]
 800d2c4:	603b      	str	r3, [r7, #0]
 800d2c6:	4603      	mov	r3, r0
 800d2c8:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800d2ca:	2301      	movs	r3, #1
 800d2cc:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800d2ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800d2d2:	683a      	ldr	r2, [r7, #0]
 800d2d4:	6879      	ldr	r1, [r7, #4]
 800d2d6:	68b8      	ldr	r0, [r7, #8]
 800d2d8:	f7ff fefe 	bl	800d0d8 <BSP_SD_WriteBlocks>
 800d2dc:	4603      	mov	r3, r0
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d107      	bne.n	800d2f2 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800d2e2:	bf00      	nop
 800d2e4:	f7ff ff16 	bl	800d114 <BSP_SD_GetCardState>
 800d2e8:	4603      	mov	r3, r0
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d1fa      	bne.n	800d2e4 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800d2ee:	2300      	movs	r3, #0
 800d2f0:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800d2f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800d2f4:	4618      	mov	r0, r3
 800d2f6:	3718      	adds	r7, #24
 800d2f8:	46bd      	mov	sp, r7
 800d2fa:	bd80      	pop	{r7, pc}

0800d2fc <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800d2fc:	b580      	push	{r7, lr}
 800d2fe:	b08c      	sub	sp, #48	@ 0x30
 800d300:	af00      	add	r7, sp, #0
 800d302:	4603      	mov	r3, r0
 800d304:	603a      	str	r2, [r7, #0]
 800d306:	71fb      	strb	r3, [r7, #7]
 800d308:	460b      	mov	r3, r1
 800d30a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800d30c:	2301      	movs	r3, #1
 800d30e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800d312:	4b25      	ldr	r3, [pc, #148]	@ (800d3a8 <SD_ioctl+0xac>)
 800d314:	781b      	ldrb	r3, [r3, #0]
 800d316:	b2db      	uxtb	r3, r3
 800d318:	f003 0301 	and.w	r3, r3, #1
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	d001      	beq.n	800d324 <SD_ioctl+0x28>
 800d320:	2303      	movs	r3, #3
 800d322:	e03c      	b.n	800d39e <SD_ioctl+0xa2>

  switch (cmd)
 800d324:	79bb      	ldrb	r3, [r7, #6]
 800d326:	2b03      	cmp	r3, #3
 800d328:	d834      	bhi.n	800d394 <SD_ioctl+0x98>
 800d32a:	a201      	add	r2, pc, #4	@ (adr r2, 800d330 <SD_ioctl+0x34>)
 800d32c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d330:	0800d341 	.word	0x0800d341
 800d334:	0800d349 	.word	0x0800d349
 800d338:	0800d361 	.word	0x0800d361
 800d33c:	0800d37b 	.word	0x0800d37b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800d340:	2300      	movs	r3, #0
 800d342:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800d346:	e028      	b.n	800d39a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800d348:	f107 0308 	add.w	r3, r7, #8
 800d34c:	4618      	mov	r0, r3
 800d34e:	f7ff fef1 	bl	800d134 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800d352:	6a3a      	ldr	r2, [r7, #32]
 800d354:	683b      	ldr	r3, [r7, #0]
 800d356:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d358:	2300      	movs	r3, #0
 800d35a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800d35e:	e01c      	b.n	800d39a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d360:	f107 0308 	add.w	r3, r7, #8
 800d364:	4618      	mov	r0, r3
 800d366:	f7ff fee5 	bl	800d134 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800d36a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d36c:	b29a      	uxth	r2, r3
 800d36e:	683b      	ldr	r3, [r7, #0]
 800d370:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800d372:	2300      	movs	r3, #0
 800d374:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800d378:	e00f      	b.n	800d39a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d37a:	f107 0308 	add.w	r3, r7, #8
 800d37e:	4618      	mov	r0, r3
 800d380:	f7ff fed8 	bl	800d134 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800d384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d386:	0a5a      	lsrs	r2, r3, #9
 800d388:	683b      	ldr	r3, [r7, #0]
 800d38a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d38c:	2300      	movs	r3, #0
 800d38e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800d392:	e002      	b.n	800d39a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800d394:	2304      	movs	r3, #4
 800d396:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800d39a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800d39e:	4618      	mov	r0, r3
 800d3a0:	3730      	adds	r7, #48	@ 0x30
 800d3a2:	46bd      	mov	sp, r7
 800d3a4:	bd80      	pop	{r7, pc}
 800d3a6:	bf00      	nop
 800d3a8:	20000011 	.word	0x20000011

0800d3ac <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800d3ac:	b580      	push	{r7, lr}
 800d3ae:	b084      	sub	sp, #16
 800d3b0:	af00      	add	r7, sp, #0
 800d3b2:	4603      	mov	r3, r0
 800d3b4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800d3b6:	79fb      	ldrb	r3, [r7, #7]
 800d3b8:	4a08      	ldr	r2, [pc, #32]	@ (800d3dc <disk_status+0x30>)
 800d3ba:	009b      	lsls	r3, r3, #2
 800d3bc:	4413      	add	r3, r2
 800d3be:	685b      	ldr	r3, [r3, #4]
 800d3c0:	685b      	ldr	r3, [r3, #4]
 800d3c2:	79fa      	ldrb	r2, [r7, #7]
 800d3c4:	4905      	ldr	r1, [pc, #20]	@ (800d3dc <disk_status+0x30>)
 800d3c6:	440a      	add	r2, r1
 800d3c8:	7a12      	ldrb	r2, [r2, #8]
 800d3ca:	4610      	mov	r0, r2
 800d3cc:	4798      	blx	r3
 800d3ce:	4603      	mov	r3, r0
 800d3d0:	73fb      	strb	r3, [r7, #15]
  return stat;
 800d3d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800d3d4:	4618      	mov	r0, r3
 800d3d6:	3710      	adds	r7, #16
 800d3d8:	46bd      	mov	sp, r7
 800d3da:	bd80      	pop	{r7, pc}
 800d3dc:	20000d14 	.word	0x20000d14

0800d3e0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800d3e0:	b580      	push	{r7, lr}
 800d3e2:	b084      	sub	sp, #16
 800d3e4:	af00      	add	r7, sp, #0
 800d3e6:	4603      	mov	r3, r0
 800d3e8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800d3ea:	2300      	movs	r3, #0
 800d3ec:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800d3ee:	79fb      	ldrb	r3, [r7, #7]
 800d3f0:	4a0e      	ldr	r2, [pc, #56]	@ (800d42c <disk_initialize+0x4c>)
 800d3f2:	5cd3      	ldrb	r3, [r2, r3]
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	d114      	bne.n	800d422 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800d3f8:	79fb      	ldrb	r3, [r7, #7]
 800d3fa:	4a0c      	ldr	r2, [pc, #48]	@ (800d42c <disk_initialize+0x4c>)
 800d3fc:	009b      	lsls	r3, r3, #2
 800d3fe:	4413      	add	r3, r2
 800d400:	685b      	ldr	r3, [r3, #4]
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	79fa      	ldrb	r2, [r7, #7]
 800d406:	4909      	ldr	r1, [pc, #36]	@ (800d42c <disk_initialize+0x4c>)
 800d408:	440a      	add	r2, r1
 800d40a:	7a12      	ldrb	r2, [r2, #8]
 800d40c:	4610      	mov	r0, r2
 800d40e:	4798      	blx	r3
 800d410:	4603      	mov	r3, r0
 800d412:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800d414:	7bfb      	ldrb	r3, [r7, #15]
 800d416:	2b00      	cmp	r3, #0
 800d418:	d103      	bne.n	800d422 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800d41a:	79fb      	ldrb	r3, [r7, #7]
 800d41c:	4a03      	ldr	r2, [pc, #12]	@ (800d42c <disk_initialize+0x4c>)
 800d41e:	2101      	movs	r1, #1
 800d420:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800d422:	7bfb      	ldrb	r3, [r7, #15]
}
 800d424:	4618      	mov	r0, r3
 800d426:	3710      	adds	r7, #16
 800d428:	46bd      	mov	sp, r7
 800d42a:	bd80      	pop	{r7, pc}
 800d42c:	20000d14 	.word	0x20000d14

0800d430 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800d430:	b590      	push	{r4, r7, lr}
 800d432:	b087      	sub	sp, #28
 800d434:	af00      	add	r7, sp, #0
 800d436:	60b9      	str	r1, [r7, #8]
 800d438:	607a      	str	r2, [r7, #4]
 800d43a:	603b      	str	r3, [r7, #0]
 800d43c:	4603      	mov	r3, r0
 800d43e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800d440:	7bfb      	ldrb	r3, [r7, #15]
 800d442:	4a0a      	ldr	r2, [pc, #40]	@ (800d46c <disk_read+0x3c>)
 800d444:	009b      	lsls	r3, r3, #2
 800d446:	4413      	add	r3, r2
 800d448:	685b      	ldr	r3, [r3, #4]
 800d44a:	689c      	ldr	r4, [r3, #8]
 800d44c:	7bfb      	ldrb	r3, [r7, #15]
 800d44e:	4a07      	ldr	r2, [pc, #28]	@ (800d46c <disk_read+0x3c>)
 800d450:	4413      	add	r3, r2
 800d452:	7a18      	ldrb	r0, [r3, #8]
 800d454:	683b      	ldr	r3, [r7, #0]
 800d456:	687a      	ldr	r2, [r7, #4]
 800d458:	68b9      	ldr	r1, [r7, #8]
 800d45a:	47a0      	blx	r4
 800d45c:	4603      	mov	r3, r0
 800d45e:	75fb      	strb	r3, [r7, #23]
  return res;
 800d460:	7dfb      	ldrb	r3, [r7, #23]
}
 800d462:	4618      	mov	r0, r3
 800d464:	371c      	adds	r7, #28
 800d466:	46bd      	mov	sp, r7
 800d468:	bd90      	pop	{r4, r7, pc}
 800d46a:	bf00      	nop
 800d46c:	20000d14 	.word	0x20000d14

0800d470 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800d470:	b590      	push	{r4, r7, lr}
 800d472:	b087      	sub	sp, #28
 800d474:	af00      	add	r7, sp, #0
 800d476:	60b9      	str	r1, [r7, #8]
 800d478:	607a      	str	r2, [r7, #4]
 800d47a:	603b      	str	r3, [r7, #0]
 800d47c:	4603      	mov	r3, r0
 800d47e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800d480:	7bfb      	ldrb	r3, [r7, #15]
 800d482:	4a0a      	ldr	r2, [pc, #40]	@ (800d4ac <disk_write+0x3c>)
 800d484:	009b      	lsls	r3, r3, #2
 800d486:	4413      	add	r3, r2
 800d488:	685b      	ldr	r3, [r3, #4]
 800d48a:	68dc      	ldr	r4, [r3, #12]
 800d48c:	7bfb      	ldrb	r3, [r7, #15]
 800d48e:	4a07      	ldr	r2, [pc, #28]	@ (800d4ac <disk_write+0x3c>)
 800d490:	4413      	add	r3, r2
 800d492:	7a18      	ldrb	r0, [r3, #8]
 800d494:	683b      	ldr	r3, [r7, #0]
 800d496:	687a      	ldr	r2, [r7, #4]
 800d498:	68b9      	ldr	r1, [r7, #8]
 800d49a:	47a0      	blx	r4
 800d49c:	4603      	mov	r3, r0
 800d49e:	75fb      	strb	r3, [r7, #23]
  return res;
 800d4a0:	7dfb      	ldrb	r3, [r7, #23]
}
 800d4a2:	4618      	mov	r0, r3
 800d4a4:	371c      	adds	r7, #28
 800d4a6:	46bd      	mov	sp, r7
 800d4a8:	bd90      	pop	{r4, r7, pc}
 800d4aa:	bf00      	nop
 800d4ac:	20000d14 	.word	0x20000d14

0800d4b0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800d4b0:	b580      	push	{r7, lr}
 800d4b2:	b084      	sub	sp, #16
 800d4b4:	af00      	add	r7, sp, #0
 800d4b6:	4603      	mov	r3, r0
 800d4b8:	603a      	str	r2, [r7, #0]
 800d4ba:	71fb      	strb	r3, [r7, #7]
 800d4bc:	460b      	mov	r3, r1
 800d4be:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800d4c0:	79fb      	ldrb	r3, [r7, #7]
 800d4c2:	4a09      	ldr	r2, [pc, #36]	@ (800d4e8 <disk_ioctl+0x38>)
 800d4c4:	009b      	lsls	r3, r3, #2
 800d4c6:	4413      	add	r3, r2
 800d4c8:	685b      	ldr	r3, [r3, #4]
 800d4ca:	691b      	ldr	r3, [r3, #16]
 800d4cc:	79fa      	ldrb	r2, [r7, #7]
 800d4ce:	4906      	ldr	r1, [pc, #24]	@ (800d4e8 <disk_ioctl+0x38>)
 800d4d0:	440a      	add	r2, r1
 800d4d2:	7a10      	ldrb	r0, [r2, #8]
 800d4d4:	79b9      	ldrb	r1, [r7, #6]
 800d4d6:	683a      	ldr	r2, [r7, #0]
 800d4d8:	4798      	blx	r3
 800d4da:	4603      	mov	r3, r0
 800d4dc:	73fb      	strb	r3, [r7, #15]
  return res;
 800d4de:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4e0:	4618      	mov	r0, r3
 800d4e2:	3710      	adds	r7, #16
 800d4e4:	46bd      	mov	sp, r7
 800d4e6:	bd80      	pop	{r7, pc}
 800d4e8:	20000d14 	.word	0x20000d14

0800d4ec <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800d4ec:	b480      	push	{r7}
 800d4ee:	b085      	sub	sp, #20
 800d4f0:	af00      	add	r7, sp, #0
 800d4f2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	3301      	adds	r3, #1
 800d4f8:	781b      	ldrb	r3, [r3, #0]
 800d4fa:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800d4fc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800d500:	021b      	lsls	r3, r3, #8
 800d502:	b21a      	sxth	r2, r3
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	781b      	ldrb	r3, [r3, #0]
 800d508:	b21b      	sxth	r3, r3
 800d50a:	4313      	orrs	r3, r2
 800d50c:	b21b      	sxth	r3, r3
 800d50e:	81fb      	strh	r3, [r7, #14]
	return rv;
 800d510:	89fb      	ldrh	r3, [r7, #14]
}
 800d512:	4618      	mov	r0, r3
 800d514:	3714      	adds	r7, #20
 800d516:	46bd      	mov	sp, r7
 800d518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d51c:	4770      	bx	lr

0800d51e <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800d51e:	b480      	push	{r7}
 800d520:	b085      	sub	sp, #20
 800d522:	af00      	add	r7, sp, #0
 800d524:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	3303      	adds	r3, #3
 800d52a:	781b      	ldrb	r3, [r3, #0]
 800d52c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800d52e:	68fb      	ldr	r3, [r7, #12]
 800d530:	021b      	lsls	r3, r3, #8
 800d532:	687a      	ldr	r2, [r7, #4]
 800d534:	3202      	adds	r2, #2
 800d536:	7812      	ldrb	r2, [r2, #0]
 800d538:	4313      	orrs	r3, r2
 800d53a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	021b      	lsls	r3, r3, #8
 800d540:	687a      	ldr	r2, [r7, #4]
 800d542:	3201      	adds	r2, #1
 800d544:	7812      	ldrb	r2, [r2, #0]
 800d546:	4313      	orrs	r3, r2
 800d548:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800d54a:	68fb      	ldr	r3, [r7, #12]
 800d54c:	021b      	lsls	r3, r3, #8
 800d54e:	687a      	ldr	r2, [r7, #4]
 800d550:	7812      	ldrb	r2, [r2, #0]
 800d552:	4313      	orrs	r3, r2
 800d554:	60fb      	str	r3, [r7, #12]
	return rv;
 800d556:	68fb      	ldr	r3, [r7, #12]
}
 800d558:	4618      	mov	r0, r3
 800d55a:	3714      	adds	r7, #20
 800d55c:	46bd      	mov	sp, r7
 800d55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d562:	4770      	bx	lr

0800d564 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800d564:	b480      	push	{r7}
 800d566:	b083      	sub	sp, #12
 800d568:	af00      	add	r7, sp, #0
 800d56a:	6078      	str	r0, [r7, #4]
 800d56c:	460b      	mov	r3, r1
 800d56e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	1c5a      	adds	r2, r3, #1
 800d574:	607a      	str	r2, [r7, #4]
 800d576:	887a      	ldrh	r2, [r7, #2]
 800d578:	b2d2      	uxtb	r2, r2
 800d57a:	701a      	strb	r2, [r3, #0]
 800d57c:	887b      	ldrh	r3, [r7, #2]
 800d57e:	0a1b      	lsrs	r3, r3, #8
 800d580:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	1c5a      	adds	r2, r3, #1
 800d586:	607a      	str	r2, [r7, #4]
 800d588:	887a      	ldrh	r2, [r7, #2]
 800d58a:	b2d2      	uxtb	r2, r2
 800d58c:	701a      	strb	r2, [r3, #0]
}
 800d58e:	bf00      	nop
 800d590:	370c      	adds	r7, #12
 800d592:	46bd      	mov	sp, r7
 800d594:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d598:	4770      	bx	lr

0800d59a <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800d59a:	b480      	push	{r7}
 800d59c:	b083      	sub	sp, #12
 800d59e:	af00      	add	r7, sp, #0
 800d5a0:	6078      	str	r0, [r7, #4]
 800d5a2:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	1c5a      	adds	r2, r3, #1
 800d5a8:	607a      	str	r2, [r7, #4]
 800d5aa:	683a      	ldr	r2, [r7, #0]
 800d5ac:	b2d2      	uxtb	r2, r2
 800d5ae:	701a      	strb	r2, [r3, #0]
 800d5b0:	683b      	ldr	r3, [r7, #0]
 800d5b2:	0a1b      	lsrs	r3, r3, #8
 800d5b4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	1c5a      	adds	r2, r3, #1
 800d5ba:	607a      	str	r2, [r7, #4]
 800d5bc:	683a      	ldr	r2, [r7, #0]
 800d5be:	b2d2      	uxtb	r2, r2
 800d5c0:	701a      	strb	r2, [r3, #0]
 800d5c2:	683b      	ldr	r3, [r7, #0]
 800d5c4:	0a1b      	lsrs	r3, r3, #8
 800d5c6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	1c5a      	adds	r2, r3, #1
 800d5cc:	607a      	str	r2, [r7, #4]
 800d5ce:	683a      	ldr	r2, [r7, #0]
 800d5d0:	b2d2      	uxtb	r2, r2
 800d5d2:	701a      	strb	r2, [r3, #0]
 800d5d4:	683b      	ldr	r3, [r7, #0]
 800d5d6:	0a1b      	lsrs	r3, r3, #8
 800d5d8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	1c5a      	adds	r2, r3, #1
 800d5de:	607a      	str	r2, [r7, #4]
 800d5e0:	683a      	ldr	r2, [r7, #0]
 800d5e2:	b2d2      	uxtb	r2, r2
 800d5e4:	701a      	strb	r2, [r3, #0]
}
 800d5e6:	bf00      	nop
 800d5e8:	370c      	adds	r7, #12
 800d5ea:	46bd      	mov	sp, r7
 800d5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f0:	4770      	bx	lr

0800d5f2 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800d5f2:	b480      	push	{r7}
 800d5f4:	b087      	sub	sp, #28
 800d5f6:	af00      	add	r7, sp, #0
 800d5f8:	60f8      	str	r0, [r7, #12]
 800d5fa:	60b9      	str	r1, [r7, #8]
 800d5fc:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800d5fe:	68fb      	ldr	r3, [r7, #12]
 800d600:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800d602:	68bb      	ldr	r3, [r7, #8]
 800d604:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	2b00      	cmp	r3, #0
 800d60a:	d00d      	beq.n	800d628 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800d60c:	693a      	ldr	r2, [r7, #16]
 800d60e:	1c53      	adds	r3, r2, #1
 800d610:	613b      	str	r3, [r7, #16]
 800d612:	697b      	ldr	r3, [r7, #20]
 800d614:	1c59      	adds	r1, r3, #1
 800d616:	6179      	str	r1, [r7, #20]
 800d618:	7812      	ldrb	r2, [r2, #0]
 800d61a:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	3b01      	subs	r3, #1
 800d620:	607b      	str	r3, [r7, #4]
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	2b00      	cmp	r3, #0
 800d626:	d1f1      	bne.n	800d60c <mem_cpy+0x1a>
	}
}
 800d628:	bf00      	nop
 800d62a:	371c      	adds	r7, #28
 800d62c:	46bd      	mov	sp, r7
 800d62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d632:	4770      	bx	lr

0800d634 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800d634:	b480      	push	{r7}
 800d636:	b087      	sub	sp, #28
 800d638:	af00      	add	r7, sp, #0
 800d63a:	60f8      	str	r0, [r7, #12]
 800d63c:	60b9      	str	r1, [r7, #8]
 800d63e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800d644:	697b      	ldr	r3, [r7, #20]
 800d646:	1c5a      	adds	r2, r3, #1
 800d648:	617a      	str	r2, [r7, #20]
 800d64a:	68ba      	ldr	r2, [r7, #8]
 800d64c:	b2d2      	uxtb	r2, r2
 800d64e:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	3b01      	subs	r3, #1
 800d654:	607b      	str	r3, [r7, #4]
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d1f3      	bne.n	800d644 <mem_set+0x10>
}
 800d65c:	bf00      	nop
 800d65e:	bf00      	nop
 800d660:	371c      	adds	r7, #28
 800d662:	46bd      	mov	sp, r7
 800d664:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d668:	4770      	bx	lr

0800d66a <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800d66a:	b480      	push	{r7}
 800d66c:	b089      	sub	sp, #36	@ 0x24
 800d66e:	af00      	add	r7, sp, #0
 800d670:	60f8      	str	r0, [r7, #12]
 800d672:	60b9      	str	r1, [r7, #8]
 800d674:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	61fb      	str	r3, [r7, #28]
 800d67a:	68bb      	ldr	r3, [r7, #8]
 800d67c:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800d67e:	2300      	movs	r3, #0
 800d680:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800d682:	69fb      	ldr	r3, [r7, #28]
 800d684:	1c5a      	adds	r2, r3, #1
 800d686:	61fa      	str	r2, [r7, #28]
 800d688:	781b      	ldrb	r3, [r3, #0]
 800d68a:	4619      	mov	r1, r3
 800d68c:	69bb      	ldr	r3, [r7, #24]
 800d68e:	1c5a      	adds	r2, r3, #1
 800d690:	61ba      	str	r2, [r7, #24]
 800d692:	781b      	ldrb	r3, [r3, #0]
 800d694:	1acb      	subs	r3, r1, r3
 800d696:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	3b01      	subs	r3, #1
 800d69c:	607b      	str	r3, [r7, #4]
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	d002      	beq.n	800d6aa <mem_cmp+0x40>
 800d6a4:	697b      	ldr	r3, [r7, #20]
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d0eb      	beq.n	800d682 <mem_cmp+0x18>

	return r;
 800d6aa:	697b      	ldr	r3, [r7, #20]
}
 800d6ac:	4618      	mov	r0, r3
 800d6ae:	3724      	adds	r7, #36	@ 0x24
 800d6b0:	46bd      	mov	sp, r7
 800d6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6b6:	4770      	bx	lr

0800d6b8 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800d6b8:	b480      	push	{r7}
 800d6ba:	b083      	sub	sp, #12
 800d6bc:	af00      	add	r7, sp, #0
 800d6be:	6078      	str	r0, [r7, #4]
 800d6c0:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800d6c2:	e002      	b.n	800d6ca <chk_chr+0x12>
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	3301      	adds	r3, #1
 800d6c8:	607b      	str	r3, [r7, #4]
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	781b      	ldrb	r3, [r3, #0]
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d005      	beq.n	800d6de <chk_chr+0x26>
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	781b      	ldrb	r3, [r3, #0]
 800d6d6:	461a      	mov	r2, r3
 800d6d8:	683b      	ldr	r3, [r7, #0]
 800d6da:	4293      	cmp	r3, r2
 800d6dc:	d1f2      	bne.n	800d6c4 <chk_chr+0xc>
	return *str;
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	781b      	ldrb	r3, [r3, #0]
}
 800d6e2:	4618      	mov	r0, r3
 800d6e4:	370c      	adds	r7, #12
 800d6e6:	46bd      	mov	sp, r7
 800d6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6ec:	4770      	bx	lr
	...

0800d6f0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800d6f0:	b480      	push	{r7}
 800d6f2:	b085      	sub	sp, #20
 800d6f4:	af00      	add	r7, sp, #0
 800d6f6:	6078      	str	r0, [r7, #4]
 800d6f8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d6fa:	2300      	movs	r3, #0
 800d6fc:	60bb      	str	r3, [r7, #8]
 800d6fe:	68bb      	ldr	r3, [r7, #8]
 800d700:	60fb      	str	r3, [r7, #12]
 800d702:	e029      	b.n	800d758 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800d704:	4a27      	ldr	r2, [pc, #156]	@ (800d7a4 <chk_lock+0xb4>)
 800d706:	68fb      	ldr	r3, [r7, #12]
 800d708:	011b      	lsls	r3, r3, #4
 800d70a:	4413      	add	r3, r2
 800d70c:	681b      	ldr	r3, [r3, #0]
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d01d      	beq.n	800d74e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d712:	4a24      	ldr	r2, [pc, #144]	@ (800d7a4 <chk_lock+0xb4>)
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	011b      	lsls	r3, r3, #4
 800d718:	4413      	add	r3, r2
 800d71a:	681a      	ldr	r2, [r3, #0]
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	681b      	ldr	r3, [r3, #0]
 800d720:	429a      	cmp	r2, r3
 800d722:	d116      	bne.n	800d752 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800d724:	4a1f      	ldr	r2, [pc, #124]	@ (800d7a4 <chk_lock+0xb4>)
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	011b      	lsls	r3, r3, #4
 800d72a:	4413      	add	r3, r2
 800d72c:	3304      	adds	r3, #4
 800d72e:	681a      	ldr	r2, [r3, #0]
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d734:	429a      	cmp	r2, r3
 800d736:	d10c      	bne.n	800d752 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800d738:	4a1a      	ldr	r2, [pc, #104]	@ (800d7a4 <chk_lock+0xb4>)
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	011b      	lsls	r3, r3, #4
 800d73e:	4413      	add	r3, r2
 800d740:	3308      	adds	r3, #8
 800d742:	681a      	ldr	r2, [r3, #0]
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800d748:	429a      	cmp	r2, r3
 800d74a:	d102      	bne.n	800d752 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800d74c:	e007      	b.n	800d75e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800d74e:	2301      	movs	r3, #1
 800d750:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d752:	68fb      	ldr	r3, [r7, #12]
 800d754:	3301      	adds	r3, #1
 800d756:	60fb      	str	r3, [r7, #12]
 800d758:	68fb      	ldr	r3, [r7, #12]
 800d75a:	2b01      	cmp	r3, #1
 800d75c:	d9d2      	bls.n	800d704 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	2b02      	cmp	r3, #2
 800d762:	d109      	bne.n	800d778 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800d764:	68bb      	ldr	r3, [r7, #8]
 800d766:	2b00      	cmp	r3, #0
 800d768:	d102      	bne.n	800d770 <chk_lock+0x80>
 800d76a:	683b      	ldr	r3, [r7, #0]
 800d76c:	2b02      	cmp	r3, #2
 800d76e:	d101      	bne.n	800d774 <chk_lock+0x84>
 800d770:	2300      	movs	r3, #0
 800d772:	e010      	b.n	800d796 <chk_lock+0xa6>
 800d774:	2312      	movs	r3, #18
 800d776:	e00e      	b.n	800d796 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800d778:	683b      	ldr	r3, [r7, #0]
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d108      	bne.n	800d790 <chk_lock+0xa0>
 800d77e:	4a09      	ldr	r2, [pc, #36]	@ (800d7a4 <chk_lock+0xb4>)
 800d780:	68fb      	ldr	r3, [r7, #12]
 800d782:	011b      	lsls	r3, r3, #4
 800d784:	4413      	add	r3, r2
 800d786:	330c      	adds	r3, #12
 800d788:	881b      	ldrh	r3, [r3, #0]
 800d78a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d78e:	d101      	bne.n	800d794 <chk_lock+0xa4>
 800d790:	2310      	movs	r3, #16
 800d792:	e000      	b.n	800d796 <chk_lock+0xa6>
 800d794:	2300      	movs	r3, #0
}
 800d796:	4618      	mov	r0, r3
 800d798:	3714      	adds	r7, #20
 800d79a:	46bd      	mov	sp, r7
 800d79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a0:	4770      	bx	lr
 800d7a2:	bf00      	nop
 800d7a4:	20000cf4 	.word	0x20000cf4

0800d7a8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800d7a8:	b480      	push	{r7}
 800d7aa:	b083      	sub	sp, #12
 800d7ac:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d7ae:	2300      	movs	r3, #0
 800d7b0:	607b      	str	r3, [r7, #4]
 800d7b2:	e002      	b.n	800d7ba <enq_lock+0x12>
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	3301      	adds	r3, #1
 800d7b8:	607b      	str	r3, [r7, #4]
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	2b01      	cmp	r3, #1
 800d7be:	d806      	bhi.n	800d7ce <enq_lock+0x26>
 800d7c0:	4a09      	ldr	r2, [pc, #36]	@ (800d7e8 <enq_lock+0x40>)
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	011b      	lsls	r3, r3, #4
 800d7c6:	4413      	add	r3, r2
 800d7c8:	681b      	ldr	r3, [r3, #0]
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d1f2      	bne.n	800d7b4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	2b02      	cmp	r3, #2
 800d7d2:	bf14      	ite	ne
 800d7d4:	2301      	movne	r3, #1
 800d7d6:	2300      	moveq	r3, #0
 800d7d8:	b2db      	uxtb	r3, r3
}
 800d7da:	4618      	mov	r0, r3
 800d7dc:	370c      	adds	r7, #12
 800d7de:	46bd      	mov	sp, r7
 800d7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7e4:	4770      	bx	lr
 800d7e6:	bf00      	nop
 800d7e8:	20000cf4 	.word	0x20000cf4

0800d7ec <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800d7ec:	b480      	push	{r7}
 800d7ee:	b085      	sub	sp, #20
 800d7f0:	af00      	add	r7, sp, #0
 800d7f2:	6078      	str	r0, [r7, #4]
 800d7f4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d7f6:	2300      	movs	r3, #0
 800d7f8:	60fb      	str	r3, [r7, #12]
 800d7fa:	e01f      	b.n	800d83c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800d7fc:	4a41      	ldr	r2, [pc, #260]	@ (800d904 <inc_lock+0x118>)
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	011b      	lsls	r3, r3, #4
 800d802:	4413      	add	r3, r2
 800d804:	681a      	ldr	r2, [r3, #0]
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	681b      	ldr	r3, [r3, #0]
 800d80a:	429a      	cmp	r2, r3
 800d80c:	d113      	bne.n	800d836 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800d80e:	4a3d      	ldr	r2, [pc, #244]	@ (800d904 <inc_lock+0x118>)
 800d810:	68fb      	ldr	r3, [r7, #12]
 800d812:	011b      	lsls	r3, r3, #4
 800d814:	4413      	add	r3, r2
 800d816:	3304      	adds	r3, #4
 800d818:	681a      	ldr	r2, [r3, #0]
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800d81e:	429a      	cmp	r2, r3
 800d820:	d109      	bne.n	800d836 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800d822:	4a38      	ldr	r2, [pc, #224]	@ (800d904 <inc_lock+0x118>)
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	011b      	lsls	r3, r3, #4
 800d828:	4413      	add	r3, r2
 800d82a:	3308      	adds	r3, #8
 800d82c:	681a      	ldr	r2, [r3, #0]
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800d832:	429a      	cmp	r2, r3
 800d834:	d006      	beq.n	800d844 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	3301      	adds	r3, #1
 800d83a:	60fb      	str	r3, [r7, #12]
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	2b01      	cmp	r3, #1
 800d840:	d9dc      	bls.n	800d7fc <inc_lock+0x10>
 800d842:	e000      	b.n	800d846 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800d844:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	2b02      	cmp	r3, #2
 800d84a:	d132      	bne.n	800d8b2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d84c:	2300      	movs	r3, #0
 800d84e:	60fb      	str	r3, [r7, #12]
 800d850:	e002      	b.n	800d858 <inc_lock+0x6c>
 800d852:	68fb      	ldr	r3, [r7, #12]
 800d854:	3301      	adds	r3, #1
 800d856:	60fb      	str	r3, [r7, #12]
 800d858:	68fb      	ldr	r3, [r7, #12]
 800d85a:	2b01      	cmp	r3, #1
 800d85c:	d806      	bhi.n	800d86c <inc_lock+0x80>
 800d85e:	4a29      	ldr	r2, [pc, #164]	@ (800d904 <inc_lock+0x118>)
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	011b      	lsls	r3, r3, #4
 800d864:	4413      	add	r3, r2
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d1f2      	bne.n	800d852 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	2b02      	cmp	r3, #2
 800d870:	d101      	bne.n	800d876 <inc_lock+0x8a>
 800d872:	2300      	movs	r3, #0
 800d874:	e040      	b.n	800d8f8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	681a      	ldr	r2, [r3, #0]
 800d87a:	4922      	ldr	r1, [pc, #136]	@ (800d904 <inc_lock+0x118>)
 800d87c:	68fb      	ldr	r3, [r7, #12]
 800d87e:	011b      	lsls	r3, r3, #4
 800d880:	440b      	add	r3, r1
 800d882:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	689a      	ldr	r2, [r3, #8]
 800d888:	491e      	ldr	r1, [pc, #120]	@ (800d904 <inc_lock+0x118>)
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	011b      	lsls	r3, r3, #4
 800d88e:	440b      	add	r3, r1
 800d890:	3304      	adds	r3, #4
 800d892:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	695a      	ldr	r2, [r3, #20]
 800d898:	491a      	ldr	r1, [pc, #104]	@ (800d904 <inc_lock+0x118>)
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	011b      	lsls	r3, r3, #4
 800d89e:	440b      	add	r3, r1
 800d8a0:	3308      	adds	r3, #8
 800d8a2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800d8a4:	4a17      	ldr	r2, [pc, #92]	@ (800d904 <inc_lock+0x118>)
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	011b      	lsls	r3, r3, #4
 800d8aa:	4413      	add	r3, r2
 800d8ac:	330c      	adds	r3, #12
 800d8ae:	2200      	movs	r2, #0
 800d8b0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800d8b2:	683b      	ldr	r3, [r7, #0]
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	d009      	beq.n	800d8cc <inc_lock+0xe0>
 800d8b8:	4a12      	ldr	r2, [pc, #72]	@ (800d904 <inc_lock+0x118>)
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	011b      	lsls	r3, r3, #4
 800d8be:	4413      	add	r3, r2
 800d8c0:	330c      	adds	r3, #12
 800d8c2:	881b      	ldrh	r3, [r3, #0]
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d001      	beq.n	800d8cc <inc_lock+0xe0>
 800d8c8:	2300      	movs	r3, #0
 800d8ca:	e015      	b.n	800d8f8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800d8cc:	683b      	ldr	r3, [r7, #0]
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d108      	bne.n	800d8e4 <inc_lock+0xf8>
 800d8d2:	4a0c      	ldr	r2, [pc, #48]	@ (800d904 <inc_lock+0x118>)
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	011b      	lsls	r3, r3, #4
 800d8d8:	4413      	add	r3, r2
 800d8da:	330c      	adds	r3, #12
 800d8dc:	881b      	ldrh	r3, [r3, #0]
 800d8de:	3301      	adds	r3, #1
 800d8e0:	b29a      	uxth	r2, r3
 800d8e2:	e001      	b.n	800d8e8 <inc_lock+0xfc>
 800d8e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d8e8:	4906      	ldr	r1, [pc, #24]	@ (800d904 <inc_lock+0x118>)
 800d8ea:	68fb      	ldr	r3, [r7, #12]
 800d8ec:	011b      	lsls	r3, r3, #4
 800d8ee:	440b      	add	r3, r1
 800d8f0:	330c      	adds	r3, #12
 800d8f2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800d8f4:	68fb      	ldr	r3, [r7, #12]
 800d8f6:	3301      	adds	r3, #1
}
 800d8f8:	4618      	mov	r0, r3
 800d8fa:	3714      	adds	r7, #20
 800d8fc:	46bd      	mov	sp, r7
 800d8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d902:	4770      	bx	lr
 800d904:	20000cf4 	.word	0x20000cf4

0800d908 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800d908:	b480      	push	{r7}
 800d90a:	b085      	sub	sp, #20
 800d90c:	af00      	add	r7, sp, #0
 800d90e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	3b01      	subs	r3, #1
 800d914:	607b      	str	r3, [r7, #4]
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	2b01      	cmp	r3, #1
 800d91a:	d825      	bhi.n	800d968 <dec_lock+0x60>
		n = Files[i].ctr;
 800d91c:	4a17      	ldr	r2, [pc, #92]	@ (800d97c <dec_lock+0x74>)
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	011b      	lsls	r3, r3, #4
 800d922:	4413      	add	r3, r2
 800d924:	330c      	adds	r3, #12
 800d926:	881b      	ldrh	r3, [r3, #0]
 800d928:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800d92a:	89fb      	ldrh	r3, [r7, #14]
 800d92c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d930:	d101      	bne.n	800d936 <dec_lock+0x2e>
 800d932:	2300      	movs	r3, #0
 800d934:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800d936:	89fb      	ldrh	r3, [r7, #14]
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d002      	beq.n	800d942 <dec_lock+0x3a>
 800d93c:	89fb      	ldrh	r3, [r7, #14]
 800d93e:	3b01      	subs	r3, #1
 800d940:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800d942:	4a0e      	ldr	r2, [pc, #56]	@ (800d97c <dec_lock+0x74>)
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	011b      	lsls	r3, r3, #4
 800d948:	4413      	add	r3, r2
 800d94a:	330c      	adds	r3, #12
 800d94c:	89fa      	ldrh	r2, [r7, #14]
 800d94e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800d950:	89fb      	ldrh	r3, [r7, #14]
 800d952:	2b00      	cmp	r3, #0
 800d954:	d105      	bne.n	800d962 <dec_lock+0x5a>
 800d956:	4a09      	ldr	r2, [pc, #36]	@ (800d97c <dec_lock+0x74>)
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	011b      	lsls	r3, r3, #4
 800d95c:	4413      	add	r3, r2
 800d95e:	2200      	movs	r2, #0
 800d960:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800d962:	2300      	movs	r3, #0
 800d964:	737b      	strb	r3, [r7, #13]
 800d966:	e001      	b.n	800d96c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800d968:	2302      	movs	r3, #2
 800d96a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800d96c:	7b7b      	ldrb	r3, [r7, #13]
}
 800d96e:	4618      	mov	r0, r3
 800d970:	3714      	adds	r7, #20
 800d972:	46bd      	mov	sp, r7
 800d974:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d978:	4770      	bx	lr
 800d97a:	bf00      	nop
 800d97c:	20000cf4 	.word	0x20000cf4

0800d980 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800d980:	b480      	push	{r7}
 800d982:	b085      	sub	sp, #20
 800d984:	af00      	add	r7, sp, #0
 800d986:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800d988:	2300      	movs	r3, #0
 800d98a:	60fb      	str	r3, [r7, #12]
 800d98c:	e010      	b.n	800d9b0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800d98e:	4a0d      	ldr	r2, [pc, #52]	@ (800d9c4 <clear_lock+0x44>)
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	011b      	lsls	r3, r3, #4
 800d994:	4413      	add	r3, r2
 800d996:	681b      	ldr	r3, [r3, #0]
 800d998:	687a      	ldr	r2, [r7, #4]
 800d99a:	429a      	cmp	r2, r3
 800d99c:	d105      	bne.n	800d9aa <clear_lock+0x2a>
 800d99e:	4a09      	ldr	r2, [pc, #36]	@ (800d9c4 <clear_lock+0x44>)
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	011b      	lsls	r3, r3, #4
 800d9a4:	4413      	add	r3, r2
 800d9a6:	2200      	movs	r2, #0
 800d9a8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800d9aa:	68fb      	ldr	r3, [r7, #12]
 800d9ac:	3301      	adds	r3, #1
 800d9ae:	60fb      	str	r3, [r7, #12]
 800d9b0:	68fb      	ldr	r3, [r7, #12]
 800d9b2:	2b01      	cmp	r3, #1
 800d9b4:	d9eb      	bls.n	800d98e <clear_lock+0xe>
	}
}
 800d9b6:	bf00      	nop
 800d9b8:	bf00      	nop
 800d9ba:	3714      	adds	r7, #20
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c2:	4770      	bx	lr
 800d9c4:	20000cf4 	.word	0x20000cf4

0800d9c8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800d9c8:	b580      	push	{r7, lr}
 800d9ca:	b086      	sub	sp, #24
 800d9cc:	af00      	add	r7, sp, #0
 800d9ce:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800d9d0:	2300      	movs	r3, #0
 800d9d2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	78db      	ldrb	r3, [r3, #3]
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d034      	beq.n	800da46 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d9e0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	7858      	ldrb	r0, [r3, #1]
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800d9ec:	2301      	movs	r3, #1
 800d9ee:	697a      	ldr	r2, [r7, #20]
 800d9f0:	f7ff fd3e 	bl	800d470 <disk_write>
 800d9f4:	4603      	mov	r3, r0
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d002      	beq.n	800da00 <sync_window+0x38>
			res = FR_DISK_ERR;
 800d9fa:	2301      	movs	r3, #1
 800d9fc:	73fb      	strb	r3, [r7, #15]
 800d9fe:	e022      	b.n	800da46 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	2200      	movs	r2, #0
 800da04:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da0a:	697a      	ldr	r2, [r7, #20]
 800da0c:	1ad2      	subs	r2, r2, r3
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	69db      	ldr	r3, [r3, #28]
 800da12:	429a      	cmp	r2, r3
 800da14:	d217      	bcs.n	800da46 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	789b      	ldrb	r3, [r3, #2]
 800da1a:	613b      	str	r3, [r7, #16]
 800da1c:	e010      	b.n	800da40 <sync_window+0x78>
					wsect += fs->fsize;
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	69db      	ldr	r3, [r3, #28]
 800da22:	697a      	ldr	r2, [r7, #20]
 800da24:	4413      	add	r3, r2
 800da26:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	7858      	ldrb	r0, [r3, #1]
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800da32:	2301      	movs	r3, #1
 800da34:	697a      	ldr	r2, [r7, #20]
 800da36:	f7ff fd1b 	bl	800d470 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800da3a:	693b      	ldr	r3, [r7, #16]
 800da3c:	3b01      	subs	r3, #1
 800da3e:	613b      	str	r3, [r7, #16]
 800da40:	693b      	ldr	r3, [r7, #16]
 800da42:	2b01      	cmp	r3, #1
 800da44:	d8eb      	bhi.n	800da1e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800da46:	7bfb      	ldrb	r3, [r7, #15]
}
 800da48:	4618      	mov	r0, r3
 800da4a:	3718      	adds	r7, #24
 800da4c:	46bd      	mov	sp, r7
 800da4e:	bd80      	pop	{r7, pc}

0800da50 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800da50:	b580      	push	{r7, lr}
 800da52:	b084      	sub	sp, #16
 800da54:	af00      	add	r7, sp, #0
 800da56:	6078      	str	r0, [r7, #4]
 800da58:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800da5a:	2300      	movs	r3, #0
 800da5c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800da62:	683a      	ldr	r2, [r7, #0]
 800da64:	429a      	cmp	r2, r3
 800da66:	d01b      	beq.n	800daa0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800da68:	6878      	ldr	r0, [r7, #4]
 800da6a:	f7ff ffad 	bl	800d9c8 <sync_window>
 800da6e:	4603      	mov	r3, r0
 800da70:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800da72:	7bfb      	ldrb	r3, [r7, #15]
 800da74:	2b00      	cmp	r3, #0
 800da76:	d113      	bne.n	800daa0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	7858      	ldrb	r0, [r3, #1]
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800da82:	2301      	movs	r3, #1
 800da84:	683a      	ldr	r2, [r7, #0]
 800da86:	f7ff fcd3 	bl	800d430 <disk_read>
 800da8a:	4603      	mov	r3, r0
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d004      	beq.n	800da9a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800da90:	f04f 33ff 	mov.w	r3, #4294967295
 800da94:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800da96:	2301      	movs	r3, #1
 800da98:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	683a      	ldr	r2, [r7, #0]
 800da9e:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800daa0:	7bfb      	ldrb	r3, [r7, #15]
}
 800daa2:	4618      	mov	r0, r3
 800daa4:	3710      	adds	r7, #16
 800daa6:	46bd      	mov	sp, r7
 800daa8:	bd80      	pop	{r7, pc}
	...

0800daac <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800daac:	b580      	push	{r7, lr}
 800daae:	b084      	sub	sp, #16
 800dab0:	af00      	add	r7, sp, #0
 800dab2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800dab4:	6878      	ldr	r0, [r7, #4]
 800dab6:	f7ff ff87 	bl	800d9c8 <sync_window>
 800daba:	4603      	mov	r3, r0
 800dabc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800dabe:	7bfb      	ldrb	r3, [r7, #15]
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d158      	bne.n	800db76 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	781b      	ldrb	r3, [r3, #0]
 800dac8:	2b03      	cmp	r3, #3
 800daca:	d148      	bne.n	800db5e <sync_fs+0xb2>
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	791b      	ldrb	r3, [r3, #4]
 800dad0:	2b01      	cmp	r3, #1
 800dad2:	d144      	bne.n	800db5e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	3334      	adds	r3, #52	@ 0x34
 800dad8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800dadc:	2100      	movs	r1, #0
 800dade:	4618      	mov	r0, r3
 800dae0:	f7ff fda8 	bl	800d634 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	3334      	adds	r3, #52	@ 0x34
 800dae8:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800daec:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800daf0:	4618      	mov	r0, r3
 800daf2:	f7ff fd37 	bl	800d564 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	3334      	adds	r3, #52	@ 0x34
 800dafa:	4921      	ldr	r1, [pc, #132]	@ (800db80 <sync_fs+0xd4>)
 800dafc:	4618      	mov	r0, r3
 800dafe:	f7ff fd4c 	bl	800d59a <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	3334      	adds	r3, #52	@ 0x34
 800db06:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800db0a:	491e      	ldr	r1, [pc, #120]	@ (800db84 <sync_fs+0xd8>)
 800db0c:	4618      	mov	r0, r3
 800db0e:	f7ff fd44 	bl	800d59a <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	3334      	adds	r3, #52	@ 0x34
 800db16:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	695b      	ldr	r3, [r3, #20]
 800db1e:	4619      	mov	r1, r3
 800db20:	4610      	mov	r0, r2
 800db22:	f7ff fd3a 	bl	800d59a <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	3334      	adds	r3, #52	@ 0x34
 800db2a:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	691b      	ldr	r3, [r3, #16]
 800db32:	4619      	mov	r1, r3
 800db34:	4610      	mov	r0, r2
 800db36:	f7ff fd30 	bl	800d59a <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	6a1b      	ldr	r3, [r3, #32]
 800db3e:	1c5a      	adds	r2, r3, #1
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	7858      	ldrb	r0, [r3, #1]
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800db52:	2301      	movs	r3, #1
 800db54:	f7ff fc8c 	bl	800d470 <disk_write>
			fs->fsi_flag = 0;
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	2200      	movs	r2, #0
 800db5c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	785b      	ldrb	r3, [r3, #1]
 800db62:	2200      	movs	r2, #0
 800db64:	2100      	movs	r1, #0
 800db66:	4618      	mov	r0, r3
 800db68:	f7ff fca2 	bl	800d4b0 <disk_ioctl>
 800db6c:	4603      	mov	r3, r0
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d001      	beq.n	800db76 <sync_fs+0xca>
 800db72:	2301      	movs	r3, #1
 800db74:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800db76:	7bfb      	ldrb	r3, [r7, #15]
}
 800db78:	4618      	mov	r0, r3
 800db7a:	3710      	adds	r7, #16
 800db7c:	46bd      	mov	sp, r7
 800db7e:	bd80      	pop	{r7, pc}
 800db80:	41615252 	.word	0x41615252
 800db84:	61417272 	.word	0x61417272

0800db88 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800db88:	b480      	push	{r7}
 800db8a:	b083      	sub	sp, #12
 800db8c:	af00      	add	r7, sp, #0
 800db8e:	6078      	str	r0, [r7, #4]
 800db90:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800db92:	683b      	ldr	r3, [r7, #0]
 800db94:	3b02      	subs	r3, #2
 800db96:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	699b      	ldr	r3, [r3, #24]
 800db9c:	3b02      	subs	r3, #2
 800db9e:	683a      	ldr	r2, [r7, #0]
 800dba0:	429a      	cmp	r2, r3
 800dba2:	d301      	bcc.n	800dba8 <clust2sect+0x20>
 800dba4:	2300      	movs	r3, #0
 800dba6:	e008      	b.n	800dbba <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	895b      	ldrh	r3, [r3, #10]
 800dbac:	461a      	mov	r2, r3
 800dbae:	683b      	ldr	r3, [r7, #0]
 800dbb0:	fb03 f202 	mul.w	r2, r3, r2
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbb8:	4413      	add	r3, r2
}
 800dbba:	4618      	mov	r0, r3
 800dbbc:	370c      	adds	r7, #12
 800dbbe:	46bd      	mov	sp, r7
 800dbc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbc4:	4770      	bx	lr

0800dbc6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800dbc6:	b580      	push	{r7, lr}
 800dbc8:	b086      	sub	sp, #24
 800dbca:	af00      	add	r7, sp, #0
 800dbcc:	6078      	str	r0, [r7, #4]
 800dbce:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800dbd6:	683b      	ldr	r3, [r7, #0]
 800dbd8:	2b01      	cmp	r3, #1
 800dbda:	d904      	bls.n	800dbe6 <get_fat+0x20>
 800dbdc:	693b      	ldr	r3, [r7, #16]
 800dbde:	699b      	ldr	r3, [r3, #24]
 800dbe0:	683a      	ldr	r2, [r7, #0]
 800dbe2:	429a      	cmp	r2, r3
 800dbe4:	d302      	bcc.n	800dbec <get_fat+0x26>
		val = 1;	/* Internal error */
 800dbe6:	2301      	movs	r3, #1
 800dbe8:	617b      	str	r3, [r7, #20]
 800dbea:	e08e      	b.n	800dd0a <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800dbec:	f04f 33ff 	mov.w	r3, #4294967295
 800dbf0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800dbf2:	693b      	ldr	r3, [r7, #16]
 800dbf4:	781b      	ldrb	r3, [r3, #0]
 800dbf6:	2b03      	cmp	r3, #3
 800dbf8:	d061      	beq.n	800dcbe <get_fat+0xf8>
 800dbfa:	2b03      	cmp	r3, #3
 800dbfc:	dc7b      	bgt.n	800dcf6 <get_fat+0x130>
 800dbfe:	2b01      	cmp	r3, #1
 800dc00:	d002      	beq.n	800dc08 <get_fat+0x42>
 800dc02:	2b02      	cmp	r3, #2
 800dc04:	d041      	beq.n	800dc8a <get_fat+0xc4>
 800dc06:	e076      	b.n	800dcf6 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800dc08:	683b      	ldr	r3, [r7, #0]
 800dc0a:	60fb      	str	r3, [r7, #12]
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	085b      	lsrs	r3, r3, #1
 800dc10:	68fa      	ldr	r2, [r7, #12]
 800dc12:	4413      	add	r3, r2
 800dc14:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800dc16:	693b      	ldr	r3, [r7, #16]
 800dc18:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800dc1a:	68fb      	ldr	r3, [r7, #12]
 800dc1c:	0a5b      	lsrs	r3, r3, #9
 800dc1e:	4413      	add	r3, r2
 800dc20:	4619      	mov	r1, r3
 800dc22:	6938      	ldr	r0, [r7, #16]
 800dc24:	f7ff ff14 	bl	800da50 <move_window>
 800dc28:	4603      	mov	r3, r0
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d166      	bne.n	800dcfc <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	1c5a      	adds	r2, r3, #1
 800dc32:	60fa      	str	r2, [r7, #12]
 800dc34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc38:	693a      	ldr	r2, [r7, #16]
 800dc3a:	4413      	add	r3, r2
 800dc3c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800dc40:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800dc42:	693b      	ldr	r3, [r7, #16]
 800dc44:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	0a5b      	lsrs	r3, r3, #9
 800dc4a:	4413      	add	r3, r2
 800dc4c:	4619      	mov	r1, r3
 800dc4e:	6938      	ldr	r0, [r7, #16]
 800dc50:	f7ff fefe 	bl	800da50 <move_window>
 800dc54:	4603      	mov	r3, r0
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d152      	bne.n	800dd00 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc60:	693a      	ldr	r2, [r7, #16]
 800dc62:	4413      	add	r3, r2
 800dc64:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800dc68:	021b      	lsls	r3, r3, #8
 800dc6a:	68ba      	ldr	r2, [r7, #8]
 800dc6c:	4313      	orrs	r3, r2
 800dc6e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800dc70:	683b      	ldr	r3, [r7, #0]
 800dc72:	f003 0301 	and.w	r3, r3, #1
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d002      	beq.n	800dc80 <get_fat+0xba>
 800dc7a:	68bb      	ldr	r3, [r7, #8]
 800dc7c:	091b      	lsrs	r3, r3, #4
 800dc7e:	e002      	b.n	800dc86 <get_fat+0xc0>
 800dc80:	68bb      	ldr	r3, [r7, #8]
 800dc82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800dc86:	617b      	str	r3, [r7, #20]
			break;
 800dc88:	e03f      	b.n	800dd0a <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800dc8a:	693b      	ldr	r3, [r7, #16]
 800dc8c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800dc8e:	683b      	ldr	r3, [r7, #0]
 800dc90:	0a1b      	lsrs	r3, r3, #8
 800dc92:	4413      	add	r3, r2
 800dc94:	4619      	mov	r1, r3
 800dc96:	6938      	ldr	r0, [r7, #16]
 800dc98:	f7ff feda 	bl	800da50 <move_window>
 800dc9c:	4603      	mov	r3, r0
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d130      	bne.n	800dd04 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800dca2:	693b      	ldr	r3, [r7, #16]
 800dca4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800dca8:	683b      	ldr	r3, [r7, #0]
 800dcaa:	005b      	lsls	r3, r3, #1
 800dcac:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800dcb0:	4413      	add	r3, r2
 800dcb2:	4618      	mov	r0, r3
 800dcb4:	f7ff fc1a 	bl	800d4ec <ld_word>
 800dcb8:	4603      	mov	r3, r0
 800dcba:	617b      	str	r3, [r7, #20]
			break;
 800dcbc:	e025      	b.n	800dd0a <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800dcbe:	693b      	ldr	r3, [r7, #16]
 800dcc0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800dcc2:	683b      	ldr	r3, [r7, #0]
 800dcc4:	09db      	lsrs	r3, r3, #7
 800dcc6:	4413      	add	r3, r2
 800dcc8:	4619      	mov	r1, r3
 800dcca:	6938      	ldr	r0, [r7, #16]
 800dccc:	f7ff fec0 	bl	800da50 <move_window>
 800dcd0:	4603      	mov	r3, r0
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	d118      	bne.n	800dd08 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800dcd6:	693b      	ldr	r3, [r7, #16]
 800dcd8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800dcdc:	683b      	ldr	r3, [r7, #0]
 800dcde:	009b      	lsls	r3, r3, #2
 800dce0:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800dce4:	4413      	add	r3, r2
 800dce6:	4618      	mov	r0, r3
 800dce8:	f7ff fc19 	bl	800d51e <ld_dword>
 800dcec:	4603      	mov	r3, r0
 800dcee:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800dcf2:	617b      	str	r3, [r7, #20]
			break;
 800dcf4:	e009      	b.n	800dd0a <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800dcf6:	2301      	movs	r3, #1
 800dcf8:	617b      	str	r3, [r7, #20]
 800dcfa:	e006      	b.n	800dd0a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800dcfc:	bf00      	nop
 800dcfe:	e004      	b.n	800dd0a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800dd00:	bf00      	nop
 800dd02:	e002      	b.n	800dd0a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800dd04:	bf00      	nop
 800dd06:	e000      	b.n	800dd0a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800dd08:	bf00      	nop
		}
	}

	return val;
 800dd0a:	697b      	ldr	r3, [r7, #20]
}
 800dd0c:	4618      	mov	r0, r3
 800dd0e:	3718      	adds	r7, #24
 800dd10:	46bd      	mov	sp, r7
 800dd12:	bd80      	pop	{r7, pc}

0800dd14 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800dd14:	b590      	push	{r4, r7, lr}
 800dd16:	b089      	sub	sp, #36	@ 0x24
 800dd18:	af00      	add	r7, sp, #0
 800dd1a:	60f8      	str	r0, [r7, #12]
 800dd1c:	60b9      	str	r1, [r7, #8]
 800dd1e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800dd20:	2302      	movs	r3, #2
 800dd22:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800dd24:	68bb      	ldr	r3, [r7, #8]
 800dd26:	2b01      	cmp	r3, #1
 800dd28:	f240 80d9 	bls.w	800dede <put_fat+0x1ca>
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	699b      	ldr	r3, [r3, #24]
 800dd30:	68ba      	ldr	r2, [r7, #8]
 800dd32:	429a      	cmp	r2, r3
 800dd34:	f080 80d3 	bcs.w	800dede <put_fat+0x1ca>
		switch (fs->fs_type) {
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	781b      	ldrb	r3, [r3, #0]
 800dd3c:	2b03      	cmp	r3, #3
 800dd3e:	f000 8096 	beq.w	800de6e <put_fat+0x15a>
 800dd42:	2b03      	cmp	r3, #3
 800dd44:	f300 80cb 	bgt.w	800dede <put_fat+0x1ca>
 800dd48:	2b01      	cmp	r3, #1
 800dd4a:	d002      	beq.n	800dd52 <put_fat+0x3e>
 800dd4c:	2b02      	cmp	r3, #2
 800dd4e:	d06e      	beq.n	800de2e <put_fat+0x11a>
 800dd50:	e0c5      	b.n	800dede <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800dd52:	68bb      	ldr	r3, [r7, #8]
 800dd54:	61bb      	str	r3, [r7, #24]
 800dd56:	69bb      	ldr	r3, [r7, #24]
 800dd58:	085b      	lsrs	r3, r3, #1
 800dd5a:	69ba      	ldr	r2, [r7, #24]
 800dd5c:	4413      	add	r3, r2
 800dd5e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800dd60:	68fb      	ldr	r3, [r7, #12]
 800dd62:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800dd64:	69bb      	ldr	r3, [r7, #24]
 800dd66:	0a5b      	lsrs	r3, r3, #9
 800dd68:	4413      	add	r3, r2
 800dd6a:	4619      	mov	r1, r3
 800dd6c:	68f8      	ldr	r0, [r7, #12]
 800dd6e:	f7ff fe6f 	bl	800da50 <move_window>
 800dd72:	4603      	mov	r3, r0
 800dd74:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800dd76:	7ffb      	ldrb	r3, [r7, #31]
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	f040 80a9 	bne.w	800ded0 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800dd84:	69bb      	ldr	r3, [r7, #24]
 800dd86:	1c59      	adds	r1, r3, #1
 800dd88:	61b9      	str	r1, [r7, #24]
 800dd8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dd8e:	4413      	add	r3, r2
 800dd90:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800dd92:	68bb      	ldr	r3, [r7, #8]
 800dd94:	f003 0301 	and.w	r3, r3, #1
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d00d      	beq.n	800ddb8 <put_fat+0xa4>
 800dd9c:	697b      	ldr	r3, [r7, #20]
 800dd9e:	781b      	ldrb	r3, [r3, #0]
 800dda0:	b25b      	sxtb	r3, r3
 800dda2:	f003 030f 	and.w	r3, r3, #15
 800dda6:	b25a      	sxtb	r2, r3
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	b25b      	sxtb	r3, r3
 800ddac:	011b      	lsls	r3, r3, #4
 800ddae:	b25b      	sxtb	r3, r3
 800ddb0:	4313      	orrs	r3, r2
 800ddb2:	b25b      	sxtb	r3, r3
 800ddb4:	b2db      	uxtb	r3, r3
 800ddb6:	e001      	b.n	800ddbc <put_fat+0xa8>
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	b2db      	uxtb	r3, r3
 800ddbc:	697a      	ldr	r2, [r7, #20]
 800ddbe:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	2201      	movs	r2, #1
 800ddc4:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ddca:	69bb      	ldr	r3, [r7, #24]
 800ddcc:	0a5b      	lsrs	r3, r3, #9
 800ddce:	4413      	add	r3, r2
 800ddd0:	4619      	mov	r1, r3
 800ddd2:	68f8      	ldr	r0, [r7, #12]
 800ddd4:	f7ff fe3c 	bl	800da50 <move_window>
 800ddd8:	4603      	mov	r3, r0
 800ddda:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800dddc:	7ffb      	ldrb	r3, [r7, #31]
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d178      	bne.n	800ded4 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800dde8:	69bb      	ldr	r3, [r7, #24]
 800ddea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ddee:	4413      	add	r3, r2
 800ddf0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800ddf2:	68bb      	ldr	r3, [r7, #8]
 800ddf4:	f003 0301 	and.w	r3, r3, #1
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	d003      	beq.n	800de04 <put_fat+0xf0>
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	091b      	lsrs	r3, r3, #4
 800de00:	b2db      	uxtb	r3, r3
 800de02:	e00e      	b.n	800de22 <put_fat+0x10e>
 800de04:	697b      	ldr	r3, [r7, #20]
 800de06:	781b      	ldrb	r3, [r3, #0]
 800de08:	b25b      	sxtb	r3, r3
 800de0a:	f023 030f 	bic.w	r3, r3, #15
 800de0e:	b25a      	sxtb	r2, r3
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	0a1b      	lsrs	r3, r3, #8
 800de14:	b25b      	sxtb	r3, r3
 800de16:	f003 030f 	and.w	r3, r3, #15
 800de1a:	b25b      	sxtb	r3, r3
 800de1c:	4313      	orrs	r3, r2
 800de1e:	b25b      	sxtb	r3, r3
 800de20:	b2db      	uxtb	r3, r3
 800de22:	697a      	ldr	r2, [r7, #20]
 800de24:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800de26:	68fb      	ldr	r3, [r7, #12]
 800de28:	2201      	movs	r2, #1
 800de2a:	70da      	strb	r2, [r3, #3]
			break;
 800de2c:	e057      	b.n	800dede <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800de32:	68bb      	ldr	r3, [r7, #8]
 800de34:	0a1b      	lsrs	r3, r3, #8
 800de36:	4413      	add	r3, r2
 800de38:	4619      	mov	r1, r3
 800de3a:	68f8      	ldr	r0, [r7, #12]
 800de3c:	f7ff fe08 	bl	800da50 <move_window>
 800de40:	4603      	mov	r3, r0
 800de42:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800de44:	7ffb      	ldrb	r3, [r7, #31]
 800de46:	2b00      	cmp	r3, #0
 800de48:	d146      	bne.n	800ded8 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800de4a:	68fb      	ldr	r3, [r7, #12]
 800de4c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800de50:	68bb      	ldr	r3, [r7, #8]
 800de52:	005b      	lsls	r3, r3, #1
 800de54:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800de58:	4413      	add	r3, r2
 800de5a:	687a      	ldr	r2, [r7, #4]
 800de5c:	b292      	uxth	r2, r2
 800de5e:	4611      	mov	r1, r2
 800de60:	4618      	mov	r0, r3
 800de62:	f7ff fb7f 	bl	800d564 <st_word>
			fs->wflag = 1;
 800de66:	68fb      	ldr	r3, [r7, #12]
 800de68:	2201      	movs	r2, #1
 800de6a:	70da      	strb	r2, [r3, #3]
			break;
 800de6c:	e037      	b.n	800dede <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800de72:	68bb      	ldr	r3, [r7, #8]
 800de74:	09db      	lsrs	r3, r3, #7
 800de76:	4413      	add	r3, r2
 800de78:	4619      	mov	r1, r3
 800de7a:	68f8      	ldr	r0, [r7, #12]
 800de7c:	f7ff fde8 	bl	800da50 <move_window>
 800de80:	4603      	mov	r3, r0
 800de82:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800de84:	7ffb      	ldrb	r3, [r7, #31]
 800de86:	2b00      	cmp	r3, #0
 800de88:	d128      	bne.n	800dedc <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800de90:	68fb      	ldr	r3, [r7, #12]
 800de92:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800de96:	68bb      	ldr	r3, [r7, #8]
 800de98:	009b      	lsls	r3, r3, #2
 800de9a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800de9e:	4413      	add	r3, r2
 800dea0:	4618      	mov	r0, r3
 800dea2:	f7ff fb3c 	bl	800d51e <ld_dword>
 800dea6:	4603      	mov	r3, r0
 800dea8:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800deac:	4323      	orrs	r3, r4
 800deae:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800deb0:	68fb      	ldr	r3, [r7, #12]
 800deb2:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800deb6:	68bb      	ldr	r3, [r7, #8]
 800deb8:	009b      	lsls	r3, r3, #2
 800deba:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800debe:	4413      	add	r3, r2
 800dec0:	6879      	ldr	r1, [r7, #4]
 800dec2:	4618      	mov	r0, r3
 800dec4:	f7ff fb69 	bl	800d59a <st_dword>
			fs->wflag = 1;
 800dec8:	68fb      	ldr	r3, [r7, #12]
 800deca:	2201      	movs	r2, #1
 800decc:	70da      	strb	r2, [r3, #3]
			break;
 800dece:	e006      	b.n	800dede <put_fat+0x1ca>
			if (res != FR_OK) break;
 800ded0:	bf00      	nop
 800ded2:	e004      	b.n	800dede <put_fat+0x1ca>
			if (res != FR_OK) break;
 800ded4:	bf00      	nop
 800ded6:	e002      	b.n	800dede <put_fat+0x1ca>
			if (res != FR_OK) break;
 800ded8:	bf00      	nop
 800deda:	e000      	b.n	800dede <put_fat+0x1ca>
			if (res != FR_OK) break;
 800dedc:	bf00      	nop
		}
	}
	return res;
 800dede:	7ffb      	ldrb	r3, [r7, #31]
}
 800dee0:	4618      	mov	r0, r3
 800dee2:	3724      	adds	r7, #36	@ 0x24
 800dee4:	46bd      	mov	sp, r7
 800dee6:	bd90      	pop	{r4, r7, pc}

0800dee8 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800dee8:	b580      	push	{r7, lr}
 800deea:	b088      	sub	sp, #32
 800deec:	af00      	add	r7, sp, #0
 800deee:	60f8      	str	r0, [r7, #12]
 800def0:	60b9      	str	r1, [r7, #8]
 800def2:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800def4:	2300      	movs	r3, #0
 800def6:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	681b      	ldr	r3, [r3, #0]
 800defc:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800defe:	68bb      	ldr	r3, [r7, #8]
 800df00:	2b01      	cmp	r3, #1
 800df02:	d904      	bls.n	800df0e <remove_chain+0x26>
 800df04:	69bb      	ldr	r3, [r7, #24]
 800df06:	699b      	ldr	r3, [r3, #24]
 800df08:	68ba      	ldr	r2, [r7, #8]
 800df0a:	429a      	cmp	r2, r3
 800df0c:	d301      	bcc.n	800df12 <remove_chain+0x2a>
 800df0e:	2302      	movs	r3, #2
 800df10:	e04b      	b.n	800dfaa <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	2b00      	cmp	r3, #0
 800df16:	d00c      	beq.n	800df32 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800df18:	f04f 32ff 	mov.w	r2, #4294967295
 800df1c:	6879      	ldr	r1, [r7, #4]
 800df1e:	69b8      	ldr	r0, [r7, #24]
 800df20:	f7ff fef8 	bl	800dd14 <put_fat>
 800df24:	4603      	mov	r3, r0
 800df26:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800df28:	7ffb      	ldrb	r3, [r7, #31]
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d001      	beq.n	800df32 <remove_chain+0x4a>
 800df2e:	7ffb      	ldrb	r3, [r7, #31]
 800df30:	e03b      	b.n	800dfaa <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800df32:	68b9      	ldr	r1, [r7, #8]
 800df34:	68f8      	ldr	r0, [r7, #12]
 800df36:	f7ff fe46 	bl	800dbc6 <get_fat>
 800df3a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800df3c:	697b      	ldr	r3, [r7, #20]
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d031      	beq.n	800dfa6 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800df42:	697b      	ldr	r3, [r7, #20]
 800df44:	2b01      	cmp	r3, #1
 800df46:	d101      	bne.n	800df4c <remove_chain+0x64>
 800df48:	2302      	movs	r3, #2
 800df4a:	e02e      	b.n	800dfaa <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800df4c:	697b      	ldr	r3, [r7, #20]
 800df4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df52:	d101      	bne.n	800df58 <remove_chain+0x70>
 800df54:	2301      	movs	r3, #1
 800df56:	e028      	b.n	800dfaa <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800df58:	2200      	movs	r2, #0
 800df5a:	68b9      	ldr	r1, [r7, #8]
 800df5c:	69b8      	ldr	r0, [r7, #24]
 800df5e:	f7ff fed9 	bl	800dd14 <put_fat>
 800df62:	4603      	mov	r3, r0
 800df64:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800df66:	7ffb      	ldrb	r3, [r7, #31]
 800df68:	2b00      	cmp	r3, #0
 800df6a:	d001      	beq.n	800df70 <remove_chain+0x88>
 800df6c:	7ffb      	ldrb	r3, [r7, #31]
 800df6e:	e01c      	b.n	800dfaa <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800df70:	69bb      	ldr	r3, [r7, #24]
 800df72:	695a      	ldr	r2, [r3, #20]
 800df74:	69bb      	ldr	r3, [r7, #24]
 800df76:	699b      	ldr	r3, [r3, #24]
 800df78:	3b02      	subs	r3, #2
 800df7a:	429a      	cmp	r2, r3
 800df7c:	d20b      	bcs.n	800df96 <remove_chain+0xae>
			fs->free_clst++;
 800df7e:	69bb      	ldr	r3, [r7, #24]
 800df80:	695b      	ldr	r3, [r3, #20]
 800df82:	1c5a      	adds	r2, r3, #1
 800df84:	69bb      	ldr	r3, [r7, #24]
 800df86:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800df88:	69bb      	ldr	r3, [r7, #24]
 800df8a:	791b      	ldrb	r3, [r3, #4]
 800df8c:	f043 0301 	orr.w	r3, r3, #1
 800df90:	b2da      	uxtb	r2, r3
 800df92:	69bb      	ldr	r3, [r7, #24]
 800df94:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800df96:	697b      	ldr	r3, [r7, #20]
 800df98:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800df9a:	69bb      	ldr	r3, [r7, #24]
 800df9c:	699b      	ldr	r3, [r3, #24]
 800df9e:	68ba      	ldr	r2, [r7, #8]
 800dfa0:	429a      	cmp	r2, r3
 800dfa2:	d3c6      	bcc.n	800df32 <remove_chain+0x4a>
 800dfa4:	e000      	b.n	800dfa8 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800dfa6:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800dfa8:	2300      	movs	r3, #0
}
 800dfaa:	4618      	mov	r0, r3
 800dfac:	3720      	adds	r7, #32
 800dfae:	46bd      	mov	sp, r7
 800dfb0:	bd80      	pop	{r7, pc}

0800dfb2 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800dfb2:	b580      	push	{r7, lr}
 800dfb4:	b088      	sub	sp, #32
 800dfb6:	af00      	add	r7, sp, #0
 800dfb8:	6078      	str	r0, [r7, #4]
 800dfba:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	681b      	ldr	r3, [r3, #0]
 800dfc0:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800dfc2:	683b      	ldr	r3, [r7, #0]
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	d10d      	bne.n	800dfe4 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800dfc8:	693b      	ldr	r3, [r7, #16]
 800dfca:	691b      	ldr	r3, [r3, #16]
 800dfcc:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800dfce:	69bb      	ldr	r3, [r7, #24]
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d004      	beq.n	800dfde <create_chain+0x2c>
 800dfd4:	693b      	ldr	r3, [r7, #16]
 800dfd6:	699b      	ldr	r3, [r3, #24]
 800dfd8:	69ba      	ldr	r2, [r7, #24]
 800dfda:	429a      	cmp	r2, r3
 800dfdc:	d31b      	bcc.n	800e016 <create_chain+0x64>
 800dfde:	2301      	movs	r3, #1
 800dfe0:	61bb      	str	r3, [r7, #24]
 800dfe2:	e018      	b.n	800e016 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800dfe4:	6839      	ldr	r1, [r7, #0]
 800dfe6:	6878      	ldr	r0, [r7, #4]
 800dfe8:	f7ff fded 	bl	800dbc6 <get_fat>
 800dfec:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800dfee:	68fb      	ldr	r3, [r7, #12]
 800dff0:	2b01      	cmp	r3, #1
 800dff2:	d801      	bhi.n	800dff8 <create_chain+0x46>
 800dff4:	2301      	movs	r3, #1
 800dff6:	e070      	b.n	800e0da <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800dff8:	68fb      	ldr	r3, [r7, #12]
 800dffa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dffe:	d101      	bne.n	800e004 <create_chain+0x52>
 800e000:	68fb      	ldr	r3, [r7, #12]
 800e002:	e06a      	b.n	800e0da <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800e004:	693b      	ldr	r3, [r7, #16]
 800e006:	699b      	ldr	r3, [r3, #24]
 800e008:	68fa      	ldr	r2, [r7, #12]
 800e00a:	429a      	cmp	r2, r3
 800e00c:	d201      	bcs.n	800e012 <create_chain+0x60>
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	e063      	b.n	800e0da <create_chain+0x128>
		scl = clst;
 800e012:	683b      	ldr	r3, [r7, #0]
 800e014:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800e016:	69bb      	ldr	r3, [r7, #24]
 800e018:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800e01a:	69fb      	ldr	r3, [r7, #28]
 800e01c:	3301      	adds	r3, #1
 800e01e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800e020:	693b      	ldr	r3, [r7, #16]
 800e022:	699b      	ldr	r3, [r3, #24]
 800e024:	69fa      	ldr	r2, [r7, #28]
 800e026:	429a      	cmp	r2, r3
 800e028:	d307      	bcc.n	800e03a <create_chain+0x88>
				ncl = 2;
 800e02a:	2302      	movs	r3, #2
 800e02c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800e02e:	69fa      	ldr	r2, [r7, #28]
 800e030:	69bb      	ldr	r3, [r7, #24]
 800e032:	429a      	cmp	r2, r3
 800e034:	d901      	bls.n	800e03a <create_chain+0x88>
 800e036:	2300      	movs	r3, #0
 800e038:	e04f      	b.n	800e0da <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800e03a:	69f9      	ldr	r1, [r7, #28]
 800e03c:	6878      	ldr	r0, [r7, #4]
 800e03e:	f7ff fdc2 	bl	800dbc6 <get_fat>
 800e042:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	2b00      	cmp	r3, #0
 800e048:	d00e      	beq.n	800e068 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800e04a:	68fb      	ldr	r3, [r7, #12]
 800e04c:	2b01      	cmp	r3, #1
 800e04e:	d003      	beq.n	800e058 <create_chain+0xa6>
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e056:	d101      	bne.n	800e05c <create_chain+0xaa>
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	e03e      	b.n	800e0da <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800e05c:	69fa      	ldr	r2, [r7, #28]
 800e05e:	69bb      	ldr	r3, [r7, #24]
 800e060:	429a      	cmp	r2, r3
 800e062:	d1da      	bne.n	800e01a <create_chain+0x68>
 800e064:	2300      	movs	r3, #0
 800e066:	e038      	b.n	800e0da <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800e068:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800e06a:	f04f 32ff 	mov.w	r2, #4294967295
 800e06e:	69f9      	ldr	r1, [r7, #28]
 800e070:	6938      	ldr	r0, [r7, #16]
 800e072:	f7ff fe4f 	bl	800dd14 <put_fat>
 800e076:	4603      	mov	r3, r0
 800e078:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800e07a:	7dfb      	ldrb	r3, [r7, #23]
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d109      	bne.n	800e094 <create_chain+0xe2>
 800e080:	683b      	ldr	r3, [r7, #0]
 800e082:	2b00      	cmp	r3, #0
 800e084:	d006      	beq.n	800e094 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800e086:	69fa      	ldr	r2, [r7, #28]
 800e088:	6839      	ldr	r1, [r7, #0]
 800e08a:	6938      	ldr	r0, [r7, #16]
 800e08c:	f7ff fe42 	bl	800dd14 <put_fat>
 800e090:	4603      	mov	r3, r0
 800e092:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800e094:	7dfb      	ldrb	r3, [r7, #23]
 800e096:	2b00      	cmp	r3, #0
 800e098:	d116      	bne.n	800e0c8 <create_chain+0x116>
		fs->last_clst = ncl;
 800e09a:	693b      	ldr	r3, [r7, #16]
 800e09c:	69fa      	ldr	r2, [r7, #28]
 800e09e:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800e0a0:	693b      	ldr	r3, [r7, #16]
 800e0a2:	695a      	ldr	r2, [r3, #20]
 800e0a4:	693b      	ldr	r3, [r7, #16]
 800e0a6:	699b      	ldr	r3, [r3, #24]
 800e0a8:	3b02      	subs	r3, #2
 800e0aa:	429a      	cmp	r2, r3
 800e0ac:	d804      	bhi.n	800e0b8 <create_chain+0x106>
 800e0ae:	693b      	ldr	r3, [r7, #16]
 800e0b0:	695b      	ldr	r3, [r3, #20]
 800e0b2:	1e5a      	subs	r2, r3, #1
 800e0b4:	693b      	ldr	r3, [r7, #16]
 800e0b6:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800e0b8:	693b      	ldr	r3, [r7, #16]
 800e0ba:	791b      	ldrb	r3, [r3, #4]
 800e0bc:	f043 0301 	orr.w	r3, r3, #1
 800e0c0:	b2da      	uxtb	r2, r3
 800e0c2:	693b      	ldr	r3, [r7, #16]
 800e0c4:	711a      	strb	r2, [r3, #4]
 800e0c6:	e007      	b.n	800e0d8 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800e0c8:	7dfb      	ldrb	r3, [r7, #23]
 800e0ca:	2b01      	cmp	r3, #1
 800e0cc:	d102      	bne.n	800e0d4 <create_chain+0x122>
 800e0ce:	f04f 33ff 	mov.w	r3, #4294967295
 800e0d2:	e000      	b.n	800e0d6 <create_chain+0x124>
 800e0d4:	2301      	movs	r3, #1
 800e0d6:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800e0d8:	69fb      	ldr	r3, [r7, #28]
}
 800e0da:	4618      	mov	r0, r3
 800e0dc:	3720      	adds	r7, #32
 800e0de:	46bd      	mov	sp, r7
 800e0e0:	bd80      	pop	{r7, pc}

0800e0e2 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800e0e2:	b480      	push	{r7}
 800e0e4:	b087      	sub	sp, #28
 800e0e6:	af00      	add	r7, sp, #0
 800e0e8:	6078      	str	r0, [r7, #4]
 800e0ea:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0f6:	3304      	adds	r3, #4
 800e0f8:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800e0fa:	683b      	ldr	r3, [r7, #0]
 800e0fc:	0a5b      	lsrs	r3, r3, #9
 800e0fe:	68fa      	ldr	r2, [r7, #12]
 800e100:	8952      	ldrh	r2, [r2, #10]
 800e102:	fbb3 f3f2 	udiv	r3, r3, r2
 800e106:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800e108:	693b      	ldr	r3, [r7, #16]
 800e10a:	1d1a      	adds	r2, r3, #4
 800e10c:	613a      	str	r2, [r7, #16]
 800e10e:	681b      	ldr	r3, [r3, #0]
 800e110:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800e112:	68bb      	ldr	r3, [r7, #8]
 800e114:	2b00      	cmp	r3, #0
 800e116:	d101      	bne.n	800e11c <clmt_clust+0x3a>
 800e118:	2300      	movs	r3, #0
 800e11a:	e010      	b.n	800e13e <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800e11c:	697a      	ldr	r2, [r7, #20]
 800e11e:	68bb      	ldr	r3, [r7, #8]
 800e120:	429a      	cmp	r2, r3
 800e122:	d307      	bcc.n	800e134 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800e124:	697a      	ldr	r2, [r7, #20]
 800e126:	68bb      	ldr	r3, [r7, #8]
 800e128:	1ad3      	subs	r3, r2, r3
 800e12a:	617b      	str	r3, [r7, #20]
 800e12c:	693b      	ldr	r3, [r7, #16]
 800e12e:	3304      	adds	r3, #4
 800e130:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800e132:	e7e9      	b.n	800e108 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800e134:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800e136:	693b      	ldr	r3, [r7, #16]
 800e138:	681a      	ldr	r2, [r3, #0]
 800e13a:	697b      	ldr	r3, [r7, #20]
 800e13c:	4413      	add	r3, r2
}
 800e13e:	4618      	mov	r0, r3
 800e140:	371c      	adds	r7, #28
 800e142:	46bd      	mov	sp, r7
 800e144:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e148:	4770      	bx	lr

0800e14a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800e14a:	b580      	push	{r7, lr}
 800e14c:	b086      	sub	sp, #24
 800e14e:	af00      	add	r7, sp, #0
 800e150:	6078      	str	r0, [r7, #4]
 800e152:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	681b      	ldr	r3, [r3, #0]
 800e158:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800e15a:	683b      	ldr	r3, [r7, #0]
 800e15c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e160:	d204      	bcs.n	800e16c <dir_sdi+0x22>
 800e162:	683b      	ldr	r3, [r7, #0]
 800e164:	f003 031f 	and.w	r3, r3, #31
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d001      	beq.n	800e170 <dir_sdi+0x26>
		return FR_INT_ERR;
 800e16c:	2302      	movs	r3, #2
 800e16e:	e063      	b.n	800e238 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	683a      	ldr	r2, [r7, #0]
 800e174:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	689b      	ldr	r3, [r3, #8]
 800e17a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800e17c:	697b      	ldr	r3, [r7, #20]
 800e17e:	2b00      	cmp	r3, #0
 800e180:	d106      	bne.n	800e190 <dir_sdi+0x46>
 800e182:	693b      	ldr	r3, [r7, #16]
 800e184:	781b      	ldrb	r3, [r3, #0]
 800e186:	2b02      	cmp	r3, #2
 800e188:	d902      	bls.n	800e190 <dir_sdi+0x46>
		clst = fs->dirbase;
 800e18a:	693b      	ldr	r3, [r7, #16]
 800e18c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e18e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800e190:	697b      	ldr	r3, [r7, #20]
 800e192:	2b00      	cmp	r3, #0
 800e194:	d10c      	bne.n	800e1b0 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800e196:	683b      	ldr	r3, [r7, #0]
 800e198:	095b      	lsrs	r3, r3, #5
 800e19a:	693a      	ldr	r2, [r7, #16]
 800e19c:	8912      	ldrh	r2, [r2, #8]
 800e19e:	4293      	cmp	r3, r2
 800e1a0:	d301      	bcc.n	800e1a6 <dir_sdi+0x5c>
 800e1a2:	2302      	movs	r3, #2
 800e1a4:	e048      	b.n	800e238 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800e1a6:	693b      	ldr	r3, [r7, #16]
 800e1a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	61da      	str	r2, [r3, #28]
 800e1ae:	e029      	b.n	800e204 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800e1b0:	693b      	ldr	r3, [r7, #16]
 800e1b2:	895b      	ldrh	r3, [r3, #10]
 800e1b4:	025b      	lsls	r3, r3, #9
 800e1b6:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800e1b8:	e019      	b.n	800e1ee <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	6979      	ldr	r1, [r7, #20]
 800e1be:	4618      	mov	r0, r3
 800e1c0:	f7ff fd01 	bl	800dbc6 <get_fat>
 800e1c4:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e1c6:	697b      	ldr	r3, [r7, #20]
 800e1c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e1cc:	d101      	bne.n	800e1d2 <dir_sdi+0x88>
 800e1ce:	2301      	movs	r3, #1
 800e1d0:	e032      	b.n	800e238 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800e1d2:	697b      	ldr	r3, [r7, #20]
 800e1d4:	2b01      	cmp	r3, #1
 800e1d6:	d904      	bls.n	800e1e2 <dir_sdi+0x98>
 800e1d8:	693b      	ldr	r3, [r7, #16]
 800e1da:	699b      	ldr	r3, [r3, #24]
 800e1dc:	697a      	ldr	r2, [r7, #20]
 800e1de:	429a      	cmp	r2, r3
 800e1e0:	d301      	bcc.n	800e1e6 <dir_sdi+0x9c>
 800e1e2:	2302      	movs	r3, #2
 800e1e4:	e028      	b.n	800e238 <dir_sdi+0xee>
			ofs -= csz;
 800e1e6:	683a      	ldr	r2, [r7, #0]
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	1ad3      	subs	r3, r2, r3
 800e1ec:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800e1ee:	683a      	ldr	r2, [r7, #0]
 800e1f0:	68fb      	ldr	r3, [r7, #12]
 800e1f2:	429a      	cmp	r2, r3
 800e1f4:	d2e1      	bcs.n	800e1ba <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800e1f6:	6979      	ldr	r1, [r7, #20]
 800e1f8:	6938      	ldr	r0, [r7, #16]
 800e1fa:	f7ff fcc5 	bl	800db88 <clust2sect>
 800e1fe:	4602      	mov	r2, r0
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	697a      	ldr	r2, [r7, #20]
 800e208:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	69db      	ldr	r3, [r3, #28]
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d101      	bne.n	800e216 <dir_sdi+0xcc>
 800e212:	2302      	movs	r3, #2
 800e214:	e010      	b.n	800e238 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	69da      	ldr	r2, [r3, #28]
 800e21a:	683b      	ldr	r3, [r7, #0]
 800e21c:	0a5b      	lsrs	r3, r3, #9
 800e21e:	441a      	add	r2, r3
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800e224:	693b      	ldr	r3, [r7, #16]
 800e226:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800e22a:	683b      	ldr	r3, [r7, #0]
 800e22c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e230:	441a      	add	r2, r3
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800e236:	2300      	movs	r3, #0
}
 800e238:	4618      	mov	r0, r3
 800e23a:	3718      	adds	r7, #24
 800e23c:	46bd      	mov	sp, r7
 800e23e:	bd80      	pop	{r7, pc}

0800e240 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800e240:	b580      	push	{r7, lr}
 800e242:	b086      	sub	sp, #24
 800e244:	af00      	add	r7, sp, #0
 800e246:	6078      	str	r0, [r7, #4]
 800e248:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	681b      	ldr	r3, [r3, #0]
 800e24e:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	695b      	ldr	r3, [r3, #20]
 800e254:	3320      	adds	r3, #32
 800e256:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	69db      	ldr	r3, [r3, #28]
 800e25c:	2b00      	cmp	r3, #0
 800e25e:	d003      	beq.n	800e268 <dir_next+0x28>
 800e260:	68bb      	ldr	r3, [r7, #8]
 800e262:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e266:	d301      	bcc.n	800e26c <dir_next+0x2c>
 800e268:	2304      	movs	r3, #4
 800e26a:	e0aa      	b.n	800e3c2 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800e26c:	68bb      	ldr	r3, [r7, #8]
 800e26e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e272:	2b00      	cmp	r3, #0
 800e274:	f040 8098 	bne.w	800e3a8 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	69db      	ldr	r3, [r3, #28]
 800e27c:	1c5a      	adds	r2, r3, #1
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	699b      	ldr	r3, [r3, #24]
 800e286:	2b00      	cmp	r3, #0
 800e288:	d10b      	bne.n	800e2a2 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800e28a:	68bb      	ldr	r3, [r7, #8]
 800e28c:	095b      	lsrs	r3, r3, #5
 800e28e:	68fa      	ldr	r2, [r7, #12]
 800e290:	8912      	ldrh	r2, [r2, #8]
 800e292:	4293      	cmp	r3, r2
 800e294:	f0c0 8088 	bcc.w	800e3a8 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	2200      	movs	r2, #0
 800e29c:	61da      	str	r2, [r3, #28]
 800e29e:	2304      	movs	r3, #4
 800e2a0:	e08f      	b.n	800e3c2 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800e2a2:	68bb      	ldr	r3, [r7, #8]
 800e2a4:	0a5b      	lsrs	r3, r3, #9
 800e2a6:	68fa      	ldr	r2, [r7, #12]
 800e2a8:	8952      	ldrh	r2, [r2, #10]
 800e2aa:	3a01      	subs	r2, #1
 800e2ac:	4013      	ands	r3, r2
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d17a      	bne.n	800e3a8 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800e2b2:	687a      	ldr	r2, [r7, #4]
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	699b      	ldr	r3, [r3, #24]
 800e2b8:	4619      	mov	r1, r3
 800e2ba:	4610      	mov	r0, r2
 800e2bc:	f7ff fc83 	bl	800dbc6 <get_fat>
 800e2c0:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800e2c2:	697b      	ldr	r3, [r7, #20]
 800e2c4:	2b01      	cmp	r3, #1
 800e2c6:	d801      	bhi.n	800e2cc <dir_next+0x8c>
 800e2c8:	2302      	movs	r3, #2
 800e2ca:	e07a      	b.n	800e3c2 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800e2cc:	697b      	ldr	r3, [r7, #20]
 800e2ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e2d2:	d101      	bne.n	800e2d8 <dir_next+0x98>
 800e2d4:	2301      	movs	r3, #1
 800e2d6:	e074      	b.n	800e3c2 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	699b      	ldr	r3, [r3, #24]
 800e2dc:	697a      	ldr	r2, [r7, #20]
 800e2de:	429a      	cmp	r2, r3
 800e2e0:	d358      	bcc.n	800e394 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800e2e2:	683b      	ldr	r3, [r7, #0]
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d104      	bne.n	800e2f2 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	2200      	movs	r2, #0
 800e2ec:	61da      	str	r2, [r3, #28]
 800e2ee:	2304      	movs	r3, #4
 800e2f0:	e067      	b.n	800e3c2 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800e2f2:	687a      	ldr	r2, [r7, #4]
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	699b      	ldr	r3, [r3, #24]
 800e2f8:	4619      	mov	r1, r3
 800e2fa:	4610      	mov	r0, r2
 800e2fc:	f7ff fe59 	bl	800dfb2 <create_chain>
 800e300:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800e302:	697b      	ldr	r3, [r7, #20]
 800e304:	2b00      	cmp	r3, #0
 800e306:	d101      	bne.n	800e30c <dir_next+0xcc>
 800e308:	2307      	movs	r3, #7
 800e30a:	e05a      	b.n	800e3c2 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800e30c:	697b      	ldr	r3, [r7, #20]
 800e30e:	2b01      	cmp	r3, #1
 800e310:	d101      	bne.n	800e316 <dir_next+0xd6>
 800e312:	2302      	movs	r3, #2
 800e314:	e055      	b.n	800e3c2 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e316:	697b      	ldr	r3, [r7, #20]
 800e318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e31c:	d101      	bne.n	800e322 <dir_next+0xe2>
 800e31e:	2301      	movs	r3, #1
 800e320:	e04f      	b.n	800e3c2 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800e322:	68f8      	ldr	r0, [r7, #12]
 800e324:	f7ff fb50 	bl	800d9c8 <sync_window>
 800e328:	4603      	mov	r3, r0
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	d001      	beq.n	800e332 <dir_next+0xf2>
 800e32e:	2301      	movs	r3, #1
 800e330:	e047      	b.n	800e3c2 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800e332:	68fb      	ldr	r3, [r7, #12]
 800e334:	3334      	adds	r3, #52	@ 0x34
 800e336:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e33a:	2100      	movs	r1, #0
 800e33c:	4618      	mov	r0, r3
 800e33e:	f7ff f979 	bl	800d634 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800e342:	2300      	movs	r3, #0
 800e344:	613b      	str	r3, [r7, #16]
 800e346:	6979      	ldr	r1, [r7, #20]
 800e348:	68f8      	ldr	r0, [r7, #12]
 800e34a:	f7ff fc1d 	bl	800db88 <clust2sect>
 800e34e:	4602      	mov	r2, r0
 800e350:	68fb      	ldr	r3, [r7, #12]
 800e352:	631a      	str	r2, [r3, #48]	@ 0x30
 800e354:	e012      	b.n	800e37c <dir_next+0x13c>
						fs->wflag = 1;
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	2201      	movs	r2, #1
 800e35a:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800e35c:	68f8      	ldr	r0, [r7, #12]
 800e35e:	f7ff fb33 	bl	800d9c8 <sync_window>
 800e362:	4603      	mov	r3, r0
 800e364:	2b00      	cmp	r3, #0
 800e366:	d001      	beq.n	800e36c <dir_next+0x12c>
 800e368:	2301      	movs	r3, #1
 800e36a:	e02a      	b.n	800e3c2 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800e36c:	693b      	ldr	r3, [r7, #16]
 800e36e:	3301      	adds	r3, #1
 800e370:	613b      	str	r3, [r7, #16]
 800e372:	68fb      	ldr	r3, [r7, #12]
 800e374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e376:	1c5a      	adds	r2, r3, #1
 800e378:	68fb      	ldr	r3, [r7, #12]
 800e37a:	631a      	str	r2, [r3, #48]	@ 0x30
 800e37c:	68fb      	ldr	r3, [r7, #12]
 800e37e:	895b      	ldrh	r3, [r3, #10]
 800e380:	461a      	mov	r2, r3
 800e382:	693b      	ldr	r3, [r7, #16]
 800e384:	4293      	cmp	r3, r2
 800e386:	d3e6      	bcc.n	800e356 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e38c:	693b      	ldr	r3, [r7, #16]
 800e38e:	1ad2      	subs	r2, r2, r3
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	697a      	ldr	r2, [r7, #20]
 800e398:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800e39a:	6979      	ldr	r1, [r7, #20]
 800e39c:	68f8      	ldr	r0, [r7, #12]
 800e39e:	f7ff fbf3 	bl	800db88 <clust2sect>
 800e3a2:	4602      	mov	r2, r0
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	68ba      	ldr	r2, [r7, #8]
 800e3ac:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800e3ae:	68fb      	ldr	r3, [r7, #12]
 800e3b0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800e3b4:	68bb      	ldr	r3, [r7, #8]
 800e3b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e3ba:	441a      	add	r2, r3
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800e3c0:	2300      	movs	r3, #0
}
 800e3c2:	4618      	mov	r0, r3
 800e3c4:	3718      	adds	r7, #24
 800e3c6:	46bd      	mov	sp, r7
 800e3c8:	bd80      	pop	{r7, pc}

0800e3ca <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800e3ca:	b580      	push	{r7, lr}
 800e3cc:	b086      	sub	sp, #24
 800e3ce:	af00      	add	r7, sp, #0
 800e3d0:	6078      	str	r0, [r7, #4]
 800e3d2:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	681b      	ldr	r3, [r3, #0]
 800e3d8:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800e3da:	2100      	movs	r1, #0
 800e3dc:	6878      	ldr	r0, [r7, #4]
 800e3de:	f7ff feb4 	bl	800e14a <dir_sdi>
 800e3e2:	4603      	mov	r3, r0
 800e3e4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e3e6:	7dfb      	ldrb	r3, [r7, #23]
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	d12b      	bne.n	800e444 <dir_alloc+0x7a>
		n = 0;
 800e3ec:	2300      	movs	r3, #0
 800e3ee:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	69db      	ldr	r3, [r3, #28]
 800e3f4:	4619      	mov	r1, r3
 800e3f6:	68f8      	ldr	r0, [r7, #12]
 800e3f8:	f7ff fb2a 	bl	800da50 <move_window>
 800e3fc:	4603      	mov	r3, r0
 800e3fe:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800e400:	7dfb      	ldrb	r3, [r7, #23]
 800e402:	2b00      	cmp	r3, #0
 800e404:	d11d      	bne.n	800e442 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	6a1b      	ldr	r3, [r3, #32]
 800e40a:	781b      	ldrb	r3, [r3, #0]
 800e40c:	2be5      	cmp	r3, #229	@ 0xe5
 800e40e:	d004      	beq.n	800e41a <dir_alloc+0x50>
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	6a1b      	ldr	r3, [r3, #32]
 800e414:	781b      	ldrb	r3, [r3, #0]
 800e416:	2b00      	cmp	r3, #0
 800e418:	d107      	bne.n	800e42a <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800e41a:	693b      	ldr	r3, [r7, #16]
 800e41c:	3301      	adds	r3, #1
 800e41e:	613b      	str	r3, [r7, #16]
 800e420:	693a      	ldr	r2, [r7, #16]
 800e422:	683b      	ldr	r3, [r7, #0]
 800e424:	429a      	cmp	r2, r3
 800e426:	d102      	bne.n	800e42e <dir_alloc+0x64>
 800e428:	e00c      	b.n	800e444 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800e42a:	2300      	movs	r3, #0
 800e42c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800e42e:	2101      	movs	r1, #1
 800e430:	6878      	ldr	r0, [r7, #4]
 800e432:	f7ff ff05 	bl	800e240 <dir_next>
 800e436:	4603      	mov	r3, r0
 800e438:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800e43a:	7dfb      	ldrb	r3, [r7, #23]
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d0d7      	beq.n	800e3f0 <dir_alloc+0x26>
 800e440:	e000      	b.n	800e444 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800e442:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800e444:	7dfb      	ldrb	r3, [r7, #23]
 800e446:	2b04      	cmp	r3, #4
 800e448:	d101      	bne.n	800e44e <dir_alloc+0x84>
 800e44a:	2307      	movs	r3, #7
 800e44c:	75fb      	strb	r3, [r7, #23]
	return res;
 800e44e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e450:	4618      	mov	r0, r3
 800e452:	3718      	adds	r7, #24
 800e454:	46bd      	mov	sp, r7
 800e456:	bd80      	pop	{r7, pc}

0800e458 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800e458:	b580      	push	{r7, lr}
 800e45a:	b084      	sub	sp, #16
 800e45c:	af00      	add	r7, sp, #0
 800e45e:	6078      	str	r0, [r7, #4]
 800e460:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800e462:	683b      	ldr	r3, [r7, #0]
 800e464:	331a      	adds	r3, #26
 800e466:	4618      	mov	r0, r3
 800e468:	f7ff f840 	bl	800d4ec <ld_word>
 800e46c:	4603      	mov	r3, r0
 800e46e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	781b      	ldrb	r3, [r3, #0]
 800e474:	2b03      	cmp	r3, #3
 800e476:	d109      	bne.n	800e48c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800e478:	683b      	ldr	r3, [r7, #0]
 800e47a:	3314      	adds	r3, #20
 800e47c:	4618      	mov	r0, r3
 800e47e:	f7ff f835 	bl	800d4ec <ld_word>
 800e482:	4603      	mov	r3, r0
 800e484:	041b      	lsls	r3, r3, #16
 800e486:	68fa      	ldr	r2, [r7, #12]
 800e488:	4313      	orrs	r3, r2
 800e48a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800e48c:	68fb      	ldr	r3, [r7, #12]
}
 800e48e:	4618      	mov	r0, r3
 800e490:	3710      	adds	r7, #16
 800e492:	46bd      	mov	sp, r7
 800e494:	bd80      	pop	{r7, pc}

0800e496 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800e496:	b580      	push	{r7, lr}
 800e498:	b084      	sub	sp, #16
 800e49a:	af00      	add	r7, sp, #0
 800e49c:	60f8      	str	r0, [r7, #12]
 800e49e:	60b9      	str	r1, [r7, #8]
 800e4a0:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800e4a2:	68bb      	ldr	r3, [r7, #8]
 800e4a4:	331a      	adds	r3, #26
 800e4a6:	687a      	ldr	r2, [r7, #4]
 800e4a8:	b292      	uxth	r2, r2
 800e4aa:	4611      	mov	r1, r2
 800e4ac:	4618      	mov	r0, r3
 800e4ae:	f7ff f859 	bl	800d564 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	781b      	ldrb	r3, [r3, #0]
 800e4b6:	2b03      	cmp	r3, #3
 800e4b8:	d109      	bne.n	800e4ce <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800e4ba:	68bb      	ldr	r3, [r7, #8]
 800e4bc:	f103 0214 	add.w	r2, r3, #20
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	0c1b      	lsrs	r3, r3, #16
 800e4c4:	b29b      	uxth	r3, r3
 800e4c6:	4619      	mov	r1, r3
 800e4c8:	4610      	mov	r0, r2
 800e4ca:	f7ff f84b 	bl	800d564 <st_word>
	}
}
 800e4ce:	bf00      	nop
 800e4d0:	3710      	adds	r7, #16
 800e4d2:	46bd      	mov	sp, r7
 800e4d4:	bd80      	pop	{r7, pc}
	...

0800e4d8 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800e4d8:	b590      	push	{r4, r7, lr}
 800e4da:	b087      	sub	sp, #28
 800e4dc:	af00      	add	r7, sp, #0
 800e4de:	6078      	str	r0, [r7, #4]
 800e4e0:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800e4e2:	683b      	ldr	r3, [r7, #0]
 800e4e4:	331a      	adds	r3, #26
 800e4e6:	4618      	mov	r0, r3
 800e4e8:	f7ff f800 	bl	800d4ec <ld_word>
 800e4ec:	4603      	mov	r3, r0
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d001      	beq.n	800e4f6 <cmp_lfn+0x1e>
 800e4f2:	2300      	movs	r3, #0
 800e4f4:	e059      	b.n	800e5aa <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800e4f6:	683b      	ldr	r3, [r7, #0]
 800e4f8:	781b      	ldrb	r3, [r3, #0]
 800e4fa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e4fe:	1e5a      	subs	r2, r3, #1
 800e500:	4613      	mov	r3, r2
 800e502:	005b      	lsls	r3, r3, #1
 800e504:	4413      	add	r3, r2
 800e506:	009b      	lsls	r3, r3, #2
 800e508:	4413      	add	r3, r2
 800e50a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800e50c:	2301      	movs	r3, #1
 800e50e:	81fb      	strh	r3, [r7, #14]
 800e510:	2300      	movs	r3, #0
 800e512:	613b      	str	r3, [r7, #16]
 800e514:	e033      	b.n	800e57e <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800e516:	4a27      	ldr	r2, [pc, #156]	@ (800e5b4 <cmp_lfn+0xdc>)
 800e518:	693b      	ldr	r3, [r7, #16]
 800e51a:	4413      	add	r3, r2
 800e51c:	781b      	ldrb	r3, [r3, #0]
 800e51e:	461a      	mov	r2, r3
 800e520:	683b      	ldr	r3, [r7, #0]
 800e522:	4413      	add	r3, r2
 800e524:	4618      	mov	r0, r3
 800e526:	f7fe ffe1 	bl	800d4ec <ld_word>
 800e52a:	4603      	mov	r3, r0
 800e52c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800e52e:	89fb      	ldrh	r3, [r7, #14]
 800e530:	2b00      	cmp	r3, #0
 800e532:	d01a      	beq.n	800e56a <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800e534:	697b      	ldr	r3, [r7, #20]
 800e536:	2bfe      	cmp	r3, #254	@ 0xfe
 800e538:	d812      	bhi.n	800e560 <cmp_lfn+0x88>
 800e53a:	89bb      	ldrh	r3, [r7, #12]
 800e53c:	4618      	mov	r0, r3
 800e53e:	f002 ff13 	bl	8011368 <ff_wtoupper>
 800e542:	4603      	mov	r3, r0
 800e544:	461c      	mov	r4, r3
 800e546:	697b      	ldr	r3, [r7, #20]
 800e548:	1c5a      	adds	r2, r3, #1
 800e54a:	617a      	str	r2, [r7, #20]
 800e54c:	005b      	lsls	r3, r3, #1
 800e54e:	687a      	ldr	r2, [r7, #4]
 800e550:	4413      	add	r3, r2
 800e552:	881b      	ldrh	r3, [r3, #0]
 800e554:	4618      	mov	r0, r3
 800e556:	f002 ff07 	bl	8011368 <ff_wtoupper>
 800e55a:	4603      	mov	r3, r0
 800e55c:	429c      	cmp	r4, r3
 800e55e:	d001      	beq.n	800e564 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800e560:	2300      	movs	r3, #0
 800e562:	e022      	b.n	800e5aa <cmp_lfn+0xd2>
			}
			wc = uc;
 800e564:	89bb      	ldrh	r3, [r7, #12]
 800e566:	81fb      	strh	r3, [r7, #14]
 800e568:	e006      	b.n	800e578 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800e56a:	89bb      	ldrh	r3, [r7, #12]
 800e56c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e570:	4293      	cmp	r3, r2
 800e572:	d001      	beq.n	800e578 <cmp_lfn+0xa0>
 800e574:	2300      	movs	r3, #0
 800e576:	e018      	b.n	800e5aa <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800e578:	693b      	ldr	r3, [r7, #16]
 800e57a:	3301      	adds	r3, #1
 800e57c:	613b      	str	r3, [r7, #16]
 800e57e:	693b      	ldr	r3, [r7, #16]
 800e580:	2b0c      	cmp	r3, #12
 800e582:	d9c8      	bls.n	800e516 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800e584:	683b      	ldr	r3, [r7, #0]
 800e586:	781b      	ldrb	r3, [r3, #0]
 800e588:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d00b      	beq.n	800e5a8 <cmp_lfn+0xd0>
 800e590:	89fb      	ldrh	r3, [r7, #14]
 800e592:	2b00      	cmp	r3, #0
 800e594:	d008      	beq.n	800e5a8 <cmp_lfn+0xd0>
 800e596:	697b      	ldr	r3, [r7, #20]
 800e598:	005b      	lsls	r3, r3, #1
 800e59a:	687a      	ldr	r2, [r7, #4]
 800e59c:	4413      	add	r3, r2
 800e59e:	881b      	ldrh	r3, [r3, #0]
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d001      	beq.n	800e5a8 <cmp_lfn+0xd0>
 800e5a4:	2300      	movs	r3, #0
 800e5a6:	e000      	b.n	800e5aa <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800e5a8:	2301      	movs	r3, #1
}
 800e5aa:	4618      	mov	r0, r3
 800e5ac:	371c      	adds	r7, #28
 800e5ae:	46bd      	mov	sp, r7
 800e5b0:	bd90      	pop	{r4, r7, pc}
 800e5b2:	bf00      	nop
 800e5b4:	08012f48 	.word	0x08012f48

0800e5b8 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800e5b8:	b580      	push	{r7, lr}
 800e5ba:	b086      	sub	sp, #24
 800e5bc:	af00      	add	r7, sp, #0
 800e5be:	6078      	str	r0, [r7, #4]
 800e5c0:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800e5c2:	683b      	ldr	r3, [r7, #0]
 800e5c4:	331a      	adds	r3, #26
 800e5c6:	4618      	mov	r0, r3
 800e5c8:	f7fe ff90 	bl	800d4ec <ld_word>
 800e5cc:	4603      	mov	r3, r0
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d001      	beq.n	800e5d6 <pick_lfn+0x1e>
 800e5d2:	2300      	movs	r3, #0
 800e5d4:	e04d      	b.n	800e672 <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800e5d6:	683b      	ldr	r3, [r7, #0]
 800e5d8:	781b      	ldrb	r3, [r3, #0]
 800e5da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e5de:	1e5a      	subs	r2, r3, #1
 800e5e0:	4613      	mov	r3, r2
 800e5e2:	005b      	lsls	r3, r3, #1
 800e5e4:	4413      	add	r3, r2
 800e5e6:	009b      	lsls	r3, r3, #2
 800e5e8:	4413      	add	r3, r2
 800e5ea:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800e5ec:	2301      	movs	r3, #1
 800e5ee:	81fb      	strh	r3, [r7, #14]
 800e5f0:	2300      	movs	r3, #0
 800e5f2:	613b      	str	r3, [r7, #16]
 800e5f4:	e028      	b.n	800e648 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800e5f6:	4a21      	ldr	r2, [pc, #132]	@ (800e67c <pick_lfn+0xc4>)
 800e5f8:	693b      	ldr	r3, [r7, #16]
 800e5fa:	4413      	add	r3, r2
 800e5fc:	781b      	ldrb	r3, [r3, #0]
 800e5fe:	461a      	mov	r2, r3
 800e600:	683b      	ldr	r3, [r7, #0]
 800e602:	4413      	add	r3, r2
 800e604:	4618      	mov	r0, r3
 800e606:	f7fe ff71 	bl	800d4ec <ld_word>
 800e60a:	4603      	mov	r3, r0
 800e60c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800e60e:	89fb      	ldrh	r3, [r7, #14]
 800e610:	2b00      	cmp	r3, #0
 800e612:	d00f      	beq.n	800e634 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800e614:	697b      	ldr	r3, [r7, #20]
 800e616:	2bfe      	cmp	r3, #254	@ 0xfe
 800e618:	d901      	bls.n	800e61e <pick_lfn+0x66>
 800e61a:	2300      	movs	r3, #0
 800e61c:	e029      	b.n	800e672 <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800e61e:	89bb      	ldrh	r3, [r7, #12]
 800e620:	81fb      	strh	r3, [r7, #14]
 800e622:	697b      	ldr	r3, [r7, #20]
 800e624:	1c5a      	adds	r2, r3, #1
 800e626:	617a      	str	r2, [r7, #20]
 800e628:	005b      	lsls	r3, r3, #1
 800e62a:	687a      	ldr	r2, [r7, #4]
 800e62c:	4413      	add	r3, r2
 800e62e:	89fa      	ldrh	r2, [r7, #14]
 800e630:	801a      	strh	r2, [r3, #0]
 800e632:	e006      	b.n	800e642 <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800e634:	89bb      	ldrh	r3, [r7, #12]
 800e636:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e63a:	4293      	cmp	r3, r2
 800e63c:	d001      	beq.n	800e642 <pick_lfn+0x8a>
 800e63e:	2300      	movs	r3, #0
 800e640:	e017      	b.n	800e672 <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800e642:	693b      	ldr	r3, [r7, #16]
 800e644:	3301      	adds	r3, #1
 800e646:	613b      	str	r3, [r7, #16]
 800e648:	693b      	ldr	r3, [r7, #16]
 800e64a:	2b0c      	cmp	r3, #12
 800e64c:	d9d3      	bls.n	800e5f6 <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800e64e:	683b      	ldr	r3, [r7, #0]
 800e650:	781b      	ldrb	r3, [r3, #0]
 800e652:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e656:	2b00      	cmp	r3, #0
 800e658:	d00a      	beq.n	800e670 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800e65a:	697b      	ldr	r3, [r7, #20]
 800e65c:	2bfe      	cmp	r3, #254	@ 0xfe
 800e65e:	d901      	bls.n	800e664 <pick_lfn+0xac>
 800e660:	2300      	movs	r3, #0
 800e662:	e006      	b.n	800e672 <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800e664:	697b      	ldr	r3, [r7, #20]
 800e666:	005b      	lsls	r3, r3, #1
 800e668:	687a      	ldr	r2, [r7, #4]
 800e66a:	4413      	add	r3, r2
 800e66c:	2200      	movs	r2, #0
 800e66e:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800e670:	2301      	movs	r3, #1
}
 800e672:	4618      	mov	r0, r3
 800e674:	3718      	adds	r7, #24
 800e676:	46bd      	mov	sp, r7
 800e678:	bd80      	pop	{r7, pc}
 800e67a:	bf00      	nop
 800e67c:	08012f48 	.word	0x08012f48

0800e680 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800e680:	b580      	push	{r7, lr}
 800e682:	b088      	sub	sp, #32
 800e684:	af00      	add	r7, sp, #0
 800e686:	60f8      	str	r0, [r7, #12]
 800e688:	60b9      	str	r1, [r7, #8]
 800e68a:	4611      	mov	r1, r2
 800e68c:	461a      	mov	r2, r3
 800e68e:	460b      	mov	r3, r1
 800e690:	71fb      	strb	r3, [r7, #7]
 800e692:	4613      	mov	r3, r2
 800e694:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800e696:	68bb      	ldr	r3, [r7, #8]
 800e698:	330d      	adds	r3, #13
 800e69a:	79ba      	ldrb	r2, [r7, #6]
 800e69c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800e69e:	68bb      	ldr	r3, [r7, #8]
 800e6a0:	330b      	adds	r3, #11
 800e6a2:	220f      	movs	r2, #15
 800e6a4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800e6a6:	68bb      	ldr	r3, [r7, #8]
 800e6a8:	330c      	adds	r3, #12
 800e6aa:	2200      	movs	r2, #0
 800e6ac:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800e6ae:	68bb      	ldr	r3, [r7, #8]
 800e6b0:	331a      	adds	r3, #26
 800e6b2:	2100      	movs	r1, #0
 800e6b4:	4618      	mov	r0, r3
 800e6b6:	f7fe ff55 	bl	800d564 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800e6ba:	79fb      	ldrb	r3, [r7, #7]
 800e6bc:	1e5a      	subs	r2, r3, #1
 800e6be:	4613      	mov	r3, r2
 800e6c0:	005b      	lsls	r3, r3, #1
 800e6c2:	4413      	add	r3, r2
 800e6c4:	009b      	lsls	r3, r3, #2
 800e6c6:	4413      	add	r3, r2
 800e6c8:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800e6ca:	2300      	movs	r3, #0
 800e6cc:	82fb      	strh	r3, [r7, #22]
 800e6ce:	2300      	movs	r3, #0
 800e6d0:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800e6d2:	8afb      	ldrh	r3, [r7, #22]
 800e6d4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e6d8:	4293      	cmp	r3, r2
 800e6da:	d007      	beq.n	800e6ec <put_lfn+0x6c>
 800e6dc:	69fb      	ldr	r3, [r7, #28]
 800e6de:	1c5a      	adds	r2, r3, #1
 800e6e0:	61fa      	str	r2, [r7, #28]
 800e6e2:	005b      	lsls	r3, r3, #1
 800e6e4:	68fa      	ldr	r2, [r7, #12]
 800e6e6:	4413      	add	r3, r2
 800e6e8:	881b      	ldrh	r3, [r3, #0]
 800e6ea:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800e6ec:	4a17      	ldr	r2, [pc, #92]	@ (800e74c <put_lfn+0xcc>)
 800e6ee:	69bb      	ldr	r3, [r7, #24]
 800e6f0:	4413      	add	r3, r2
 800e6f2:	781b      	ldrb	r3, [r3, #0]
 800e6f4:	461a      	mov	r2, r3
 800e6f6:	68bb      	ldr	r3, [r7, #8]
 800e6f8:	4413      	add	r3, r2
 800e6fa:	8afa      	ldrh	r2, [r7, #22]
 800e6fc:	4611      	mov	r1, r2
 800e6fe:	4618      	mov	r0, r3
 800e700:	f7fe ff30 	bl	800d564 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800e704:	8afb      	ldrh	r3, [r7, #22]
 800e706:	2b00      	cmp	r3, #0
 800e708:	d102      	bne.n	800e710 <put_lfn+0x90>
 800e70a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e70e:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800e710:	69bb      	ldr	r3, [r7, #24]
 800e712:	3301      	adds	r3, #1
 800e714:	61bb      	str	r3, [r7, #24]
 800e716:	69bb      	ldr	r3, [r7, #24]
 800e718:	2b0c      	cmp	r3, #12
 800e71a:	d9da      	bls.n	800e6d2 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800e71c:	8afb      	ldrh	r3, [r7, #22]
 800e71e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e722:	4293      	cmp	r3, r2
 800e724:	d006      	beq.n	800e734 <put_lfn+0xb4>
 800e726:	69fb      	ldr	r3, [r7, #28]
 800e728:	005b      	lsls	r3, r3, #1
 800e72a:	68fa      	ldr	r2, [r7, #12]
 800e72c:	4413      	add	r3, r2
 800e72e:	881b      	ldrh	r3, [r3, #0]
 800e730:	2b00      	cmp	r3, #0
 800e732:	d103      	bne.n	800e73c <put_lfn+0xbc>
 800e734:	79fb      	ldrb	r3, [r7, #7]
 800e736:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e73a:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800e73c:	68bb      	ldr	r3, [r7, #8]
 800e73e:	79fa      	ldrb	r2, [r7, #7]
 800e740:	701a      	strb	r2, [r3, #0]
}
 800e742:	bf00      	nop
 800e744:	3720      	adds	r7, #32
 800e746:	46bd      	mov	sp, r7
 800e748:	bd80      	pop	{r7, pc}
 800e74a:	bf00      	nop
 800e74c:	08012f48 	.word	0x08012f48

0800e750 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800e750:	b580      	push	{r7, lr}
 800e752:	b08c      	sub	sp, #48	@ 0x30
 800e754:	af00      	add	r7, sp, #0
 800e756:	60f8      	str	r0, [r7, #12]
 800e758:	60b9      	str	r1, [r7, #8]
 800e75a:	607a      	str	r2, [r7, #4]
 800e75c:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800e75e:	220b      	movs	r2, #11
 800e760:	68b9      	ldr	r1, [r7, #8]
 800e762:	68f8      	ldr	r0, [r7, #12]
 800e764:	f7fe ff45 	bl	800d5f2 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800e768:	683b      	ldr	r3, [r7, #0]
 800e76a:	2b05      	cmp	r3, #5
 800e76c:	d929      	bls.n	800e7c2 <gen_numname+0x72>
		sr = seq;
 800e76e:	683b      	ldr	r3, [r7, #0]
 800e770:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800e772:	e020      	b.n	800e7b6 <gen_numname+0x66>
			wc = *lfn++;
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	1c9a      	adds	r2, r3, #2
 800e778:	607a      	str	r2, [r7, #4]
 800e77a:	881b      	ldrh	r3, [r3, #0]
 800e77c:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800e77e:	2300      	movs	r3, #0
 800e780:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e782:	e015      	b.n	800e7b0 <gen_numname+0x60>
				sr = (sr << 1) + (wc & 1);
 800e784:	69fb      	ldr	r3, [r7, #28]
 800e786:	005a      	lsls	r2, r3, #1
 800e788:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e78a:	f003 0301 	and.w	r3, r3, #1
 800e78e:	4413      	add	r3, r2
 800e790:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800e792:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e794:	085b      	lsrs	r3, r3, #1
 800e796:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800e798:	69fb      	ldr	r3, [r7, #28]
 800e79a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d003      	beq.n	800e7aa <gen_numname+0x5a>
 800e7a2:	69fa      	ldr	r2, [r7, #28]
 800e7a4:	4b30      	ldr	r3, [pc, #192]	@ (800e868 <gen_numname+0x118>)
 800e7a6:	4053      	eors	r3, r2
 800e7a8:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800e7aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7ac:	3301      	adds	r3, #1
 800e7ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e7b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7b2:	2b0f      	cmp	r3, #15
 800e7b4:	d9e6      	bls.n	800e784 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	881b      	ldrh	r3, [r3, #0]
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	d1da      	bne.n	800e774 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800e7be:	69fb      	ldr	r3, [r7, #28]
 800e7c0:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800e7c2:	2307      	movs	r3, #7
 800e7c4:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800e7c6:	683b      	ldr	r3, [r7, #0]
 800e7c8:	b2db      	uxtb	r3, r3
 800e7ca:	f003 030f 	and.w	r3, r3, #15
 800e7ce:	b2db      	uxtb	r3, r3
 800e7d0:	3330      	adds	r3, #48	@ 0x30
 800e7d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800e7d6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e7da:	2b39      	cmp	r3, #57	@ 0x39
 800e7dc:	d904      	bls.n	800e7e8 <gen_numname+0x98>
 800e7de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e7e2:	3307      	adds	r3, #7
 800e7e4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800e7e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7ea:	1e5a      	subs	r2, r3, #1
 800e7ec:	62ba      	str	r2, [r7, #40]	@ 0x28
 800e7ee:	3330      	adds	r3, #48	@ 0x30
 800e7f0:	443b      	add	r3, r7
 800e7f2:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800e7f6:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800e7fa:	683b      	ldr	r3, [r7, #0]
 800e7fc:	091b      	lsrs	r3, r3, #4
 800e7fe:	603b      	str	r3, [r7, #0]
	} while (seq);
 800e800:	683b      	ldr	r3, [r7, #0]
 800e802:	2b00      	cmp	r3, #0
 800e804:	d1df      	bne.n	800e7c6 <gen_numname+0x76>
	ns[i] = '~';
 800e806:	f107 0214 	add.w	r2, r7, #20
 800e80a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e80c:	4413      	add	r3, r2
 800e80e:	227e      	movs	r2, #126	@ 0x7e
 800e810:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800e812:	2300      	movs	r3, #0
 800e814:	627b      	str	r3, [r7, #36]	@ 0x24
 800e816:	e002      	b.n	800e81e <gen_numname+0xce>
 800e818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e81a:	3301      	adds	r3, #1
 800e81c:	627b      	str	r3, [r7, #36]	@ 0x24
 800e81e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e822:	429a      	cmp	r2, r3
 800e824:	d205      	bcs.n	800e832 <gen_numname+0xe2>
 800e826:	68fa      	ldr	r2, [r7, #12]
 800e828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e82a:	4413      	add	r3, r2
 800e82c:	781b      	ldrb	r3, [r3, #0]
 800e82e:	2b20      	cmp	r3, #32
 800e830:	d1f2      	bne.n	800e818 <gen_numname+0xc8>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800e832:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e834:	2b07      	cmp	r3, #7
 800e836:	d807      	bhi.n	800e848 <gen_numname+0xf8>
 800e838:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e83a:	1c5a      	adds	r2, r3, #1
 800e83c:	62ba      	str	r2, [r7, #40]	@ 0x28
 800e83e:	3330      	adds	r3, #48	@ 0x30
 800e840:	443b      	add	r3, r7
 800e842:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800e846:	e000      	b.n	800e84a <gen_numname+0xfa>
 800e848:	2120      	movs	r1, #32
 800e84a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e84c:	1c5a      	adds	r2, r3, #1
 800e84e:	627a      	str	r2, [r7, #36]	@ 0x24
 800e850:	68fa      	ldr	r2, [r7, #12]
 800e852:	4413      	add	r3, r2
 800e854:	460a      	mov	r2, r1
 800e856:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800e858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e85a:	2b07      	cmp	r3, #7
 800e85c:	d9e9      	bls.n	800e832 <gen_numname+0xe2>
}
 800e85e:	bf00      	nop
 800e860:	bf00      	nop
 800e862:	3730      	adds	r7, #48	@ 0x30
 800e864:	46bd      	mov	sp, r7
 800e866:	bd80      	pop	{r7, pc}
 800e868:	00011021 	.word	0x00011021

0800e86c <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800e86c:	b480      	push	{r7}
 800e86e:	b085      	sub	sp, #20
 800e870:	af00      	add	r7, sp, #0
 800e872:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800e874:	2300      	movs	r3, #0
 800e876:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800e878:	230b      	movs	r3, #11
 800e87a:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800e87c:	7bfb      	ldrb	r3, [r7, #15]
 800e87e:	b2da      	uxtb	r2, r3
 800e880:	0852      	lsrs	r2, r2, #1
 800e882:	01db      	lsls	r3, r3, #7
 800e884:	4313      	orrs	r3, r2
 800e886:	b2da      	uxtb	r2, r3
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	1c59      	adds	r1, r3, #1
 800e88c:	6079      	str	r1, [r7, #4]
 800e88e:	781b      	ldrb	r3, [r3, #0]
 800e890:	4413      	add	r3, r2
 800e892:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800e894:	68bb      	ldr	r3, [r7, #8]
 800e896:	3b01      	subs	r3, #1
 800e898:	60bb      	str	r3, [r7, #8]
 800e89a:	68bb      	ldr	r3, [r7, #8]
 800e89c:	2b00      	cmp	r3, #0
 800e89e:	d1ed      	bne.n	800e87c <sum_sfn+0x10>
	return sum;
 800e8a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e8a2:	4618      	mov	r0, r3
 800e8a4:	3714      	adds	r7, #20
 800e8a6:	46bd      	mov	sp, r7
 800e8a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8ac:	4770      	bx	lr

0800e8ae <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800e8ae:	b580      	push	{r7, lr}
 800e8b0:	b086      	sub	sp, #24
 800e8b2:	af00      	add	r7, sp, #0
 800e8b4:	6078      	str	r0, [r7, #4]
 800e8b6:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800e8b8:	2304      	movs	r3, #4
 800e8ba:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	681b      	ldr	r3, [r3, #0]
 800e8c0:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800e8c2:	23ff      	movs	r3, #255	@ 0xff
 800e8c4:	757b      	strb	r3, [r7, #21]
 800e8c6:	23ff      	movs	r3, #255	@ 0xff
 800e8c8:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800e8ca:	e081      	b.n	800e9d0 <dir_read+0x122>
		res = move_window(fs, dp->sect);
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	69db      	ldr	r3, [r3, #28]
 800e8d0:	4619      	mov	r1, r3
 800e8d2:	6938      	ldr	r0, [r7, #16]
 800e8d4:	f7ff f8bc 	bl	800da50 <move_window>
 800e8d8:	4603      	mov	r3, r0
 800e8da:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800e8dc:	7dfb      	ldrb	r3, [r7, #23]
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	d17c      	bne.n	800e9dc <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	6a1b      	ldr	r3, [r3, #32]
 800e8e6:	781b      	ldrb	r3, [r3, #0]
 800e8e8:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800e8ea:	7dbb      	ldrb	r3, [r7, #22]
 800e8ec:	2b00      	cmp	r3, #0
 800e8ee:	d102      	bne.n	800e8f6 <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800e8f0:	2304      	movs	r3, #4
 800e8f2:	75fb      	strb	r3, [r7, #23]
 800e8f4:	e077      	b.n	800e9e6 <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	6a1b      	ldr	r3, [r3, #32]
 800e8fa:	330b      	adds	r3, #11
 800e8fc:	781b      	ldrb	r3, [r3, #0]
 800e8fe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e902:	73fb      	strb	r3, [r7, #15]
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	7bfa      	ldrb	r2, [r7, #15]
 800e908:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800e90a:	7dbb      	ldrb	r3, [r7, #22]
 800e90c:	2be5      	cmp	r3, #229	@ 0xe5
 800e90e:	d00e      	beq.n	800e92e <dir_read+0x80>
 800e910:	7dbb      	ldrb	r3, [r7, #22]
 800e912:	2b2e      	cmp	r3, #46	@ 0x2e
 800e914:	d00b      	beq.n	800e92e <dir_read+0x80>
 800e916:	7bfb      	ldrb	r3, [r7, #15]
 800e918:	f023 0320 	bic.w	r3, r3, #32
 800e91c:	2b08      	cmp	r3, #8
 800e91e:	bf0c      	ite	eq
 800e920:	2301      	moveq	r3, #1
 800e922:	2300      	movne	r3, #0
 800e924:	b2db      	uxtb	r3, r3
 800e926:	461a      	mov	r2, r3
 800e928:	683b      	ldr	r3, [r7, #0]
 800e92a:	4293      	cmp	r3, r2
 800e92c:	d002      	beq.n	800e934 <dir_read+0x86>
				ord = 0xFF;
 800e92e:	23ff      	movs	r3, #255	@ 0xff
 800e930:	757b      	strb	r3, [r7, #21]
 800e932:	e044      	b.n	800e9be <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800e934:	7bfb      	ldrb	r3, [r7, #15]
 800e936:	2b0f      	cmp	r3, #15
 800e938:	d12f      	bne.n	800e99a <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800e93a:	7dbb      	ldrb	r3, [r7, #22]
 800e93c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e940:	2b00      	cmp	r3, #0
 800e942:	d00d      	beq.n	800e960 <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	6a1b      	ldr	r3, [r3, #32]
 800e948:	7b5b      	ldrb	r3, [r3, #13]
 800e94a:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800e94c:	7dbb      	ldrb	r3, [r7, #22]
 800e94e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e952:	75bb      	strb	r3, [r7, #22]
 800e954:	7dbb      	ldrb	r3, [r7, #22]
 800e956:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	695a      	ldr	r2, [r3, #20]
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800e960:	7dba      	ldrb	r2, [r7, #22]
 800e962:	7d7b      	ldrb	r3, [r7, #21]
 800e964:	429a      	cmp	r2, r3
 800e966:	d115      	bne.n	800e994 <dir_read+0xe6>
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	6a1b      	ldr	r3, [r3, #32]
 800e96c:	330d      	adds	r3, #13
 800e96e:	781b      	ldrb	r3, [r3, #0]
 800e970:	7d3a      	ldrb	r2, [r7, #20]
 800e972:	429a      	cmp	r2, r3
 800e974:	d10e      	bne.n	800e994 <dir_read+0xe6>
 800e976:	693b      	ldr	r3, [r7, #16]
 800e978:	68da      	ldr	r2, [r3, #12]
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	6a1b      	ldr	r3, [r3, #32]
 800e97e:	4619      	mov	r1, r3
 800e980:	4610      	mov	r0, r2
 800e982:	f7ff fe19 	bl	800e5b8 <pick_lfn>
 800e986:	4603      	mov	r3, r0
 800e988:	2b00      	cmp	r3, #0
 800e98a:	d003      	beq.n	800e994 <dir_read+0xe6>
 800e98c:	7d7b      	ldrb	r3, [r7, #21]
 800e98e:	3b01      	subs	r3, #1
 800e990:	b2db      	uxtb	r3, r3
 800e992:	e000      	b.n	800e996 <dir_read+0xe8>
 800e994:	23ff      	movs	r3, #255	@ 0xff
 800e996:	757b      	strb	r3, [r7, #21]
 800e998:	e011      	b.n	800e9be <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800e99a:	7d7b      	ldrb	r3, [r7, #21]
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d109      	bne.n	800e9b4 <dir_read+0x106>
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	6a1b      	ldr	r3, [r3, #32]
 800e9a4:	4618      	mov	r0, r3
 800e9a6:	f7ff ff61 	bl	800e86c <sum_sfn>
 800e9aa:	4603      	mov	r3, r0
 800e9ac:	461a      	mov	r2, r3
 800e9ae:	7d3b      	ldrb	r3, [r7, #20]
 800e9b0:	4293      	cmp	r3, r2
 800e9b2:	d015      	beq.n	800e9e0 <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	f04f 32ff 	mov.w	r2, #4294967295
 800e9ba:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					break;
 800e9bc:	e010      	b.n	800e9e0 <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800e9be:	2100      	movs	r1, #0
 800e9c0:	6878      	ldr	r0, [r7, #4]
 800e9c2:	f7ff fc3d 	bl	800e240 <dir_next>
 800e9c6:	4603      	mov	r3, r0
 800e9c8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800e9ca:	7dfb      	ldrb	r3, [r7, #23]
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d109      	bne.n	800e9e4 <dir_read+0x136>
	while (dp->sect) {
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	69db      	ldr	r3, [r3, #28]
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	f47f af79 	bne.w	800e8cc <dir_read+0x1e>
 800e9da:	e004      	b.n	800e9e6 <dir_read+0x138>
		if (res != FR_OK) break;
 800e9dc:	bf00      	nop
 800e9de:	e002      	b.n	800e9e6 <dir_read+0x138>
					break;
 800e9e0:	bf00      	nop
 800e9e2:	e000      	b.n	800e9e6 <dir_read+0x138>
		if (res != FR_OK) break;
 800e9e4:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800e9e6:	7dfb      	ldrb	r3, [r7, #23]
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d002      	beq.n	800e9f2 <dir_read+0x144>
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	2200      	movs	r2, #0
 800e9f0:	61da      	str	r2, [r3, #28]
	return res;
 800e9f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800e9f4:	4618      	mov	r0, r3
 800e9f6:	3718      	adds	r7, #24
 800e9f8:	46bd      	mov	sp, r7
 800e9fa:	bd80      	pop	{r7, pc}

0800e9fc <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800e9fc:	b580      	push	{r7, lr}
 800e9fe:	b086      	sub	sp, #24
 800ea00:	af00      	add	r7, sp, #0
 800ea02:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	681b      	ldr	r3, [r3, #0]
 800ea08:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800ea0a:	2100      	movs	r1, #0
 800ea0c:	6878      	ldr	r0, [r7, #4]
 800ea0e:	f7ff fb9c 	bl	800e14a <dir_sdi>
 800ea12:	4603      	mov	r3, r0
 800ea14:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800ea16:	7dfb      	ldrb	r3, [r7, #23]
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	d001      	beq.n	800ea20 <dir_find+0x24>
 800ea1c:	7dfb      	ldrb	r3, [r7, #23]
 800ea1e:	e0a9      	b.n	800eb74 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800ea20:	23ff      	movs	r3, #255	@ 0xff
 800ea22:	753b      	strb	r3, [r7, #20]
 800ea24:	7d3b      	ldrb	r3, [r7, #20]
 800ea26:	757b      	strb	r3, [r7, #21]
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	f04f 32ff 	mov.w	r2, #4294967295
 800ea2e:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	69db      	ldr	r3, [r3, #28]
 800ea34:	4619      	mov	r1, r3
 800ea36:	6938      	ldr	r0, [r7, #16]
 800ea38:	f7ff f80a 	bl	800da50 <move_window>
 800ea3c:	4603      	mov	r3, r0
 800ea3e:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ea40:	7dfb      	ldrb	r3, [r7, #23]
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	f040 8090 	bne.w	800eb68 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	6a1b      	ldr	r3, [r3, #32]
 800ea4c:	781b      	ldrb	r3, [r3, #0]
 800ea4e:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800ea50:	7dbb      	ldrb	r3, [r7, #22]
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d102      	bne.n	800ea5c <dir_find+0x60>
 800ea56:	2304      	movs	r3, #4
 800ea58:	75fb      	strb	r3, [r7, #23]
 800ea5a:	e08a      	b.n	800eb72 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	6a1b      	ldr	r3, [r3, #32]
 800ea60:	330b      	adds	r3, #11
 800ea62:	781b      	ldrb	r3, [r3, #0]
 800ea64:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ea68:	73fb      	strb	r3, [r7, #15]
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	7bfa      	ldrb	r2, [r7, #15]
 800ea6e:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800ea70:	7dbb      	ldrb	r3, [r7, #22]
 800ea72:	2be5      	cmp	r3, #229	@ 0xe5
 800ea74:	d007      	beq.n	800ea86 <dir_find+0x8a>
 800ea76:	7bfb      	ldrb	r3, [r7, #15]
 800ea78:	f003 0308 	and.w	r3, r3, #8
 800ea7c:	2b00      	cmp	r3, #0
 800ea7e:	d009      	beq.n	800ea94 <dir_find+0x98>
 800ea80:	7bfb      	ldrb	r3, [r7, #15]
 800ea82:	2b0f      	cmp	r3, #15
 800ea84:	d006      	beq.n	800ea94 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800ea86:	23ff      	movs	r3, #255	@ 0xff
 800ea88:	757b      	strb	r3, [r7, #21]
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	f04f 32ff 	mov.w	r2, #4294967295
 800ea90:	631a      	str	r2, [r3, #48]	@ 0x30
 800ea92:	e05e      	b.n	800eb52 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800ea94:	7bfb      	ldrb	r3, [r7, #15]
 800ea96:	2b0f      	cmp	r3, #15
 800ea98:	d136      	bne.n	800eb08 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800eaa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	d154      	bne.n	800eb52 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800eaa8:	7dbb      	ldrb	r3, [r7, #22]
 800eaaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eaae:	2b00      	cmp	r3, #0
 800eab0:	d00d      	beq.n	800eace <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	6a1b      	ldr	r3, [r3, #32]
 800eab6:	7b5b      	ldrb	r3, [r3, #13]
 800eab8:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800eaba:	7dbb      	ldrb	r3, [r7, #22]
 800eabc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800eac0:	75bb      	strb	r3, [r7, #22]
 800eac2:	7dbb      	ldrb	r3, [r7, #22]
 800eac4:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	695a      	ldr	r2, [r3, #20]
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800eace:	7dba      	ldrb	r2, [r7, #22]
 800ead0:	7d7b      	ldrb	r3, [r7, #21]
 800ead2:	429a      	cmp	r2, r3
 800ead4:	d115      	bne.n	800eb02 <dir_find+0x106>
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	6a1b      	ldr	r3, [r3, #32]
 800eada:	330d      	adds	r3, #13
 800eadc:	781b      	ldrb	r3, [r3, #0]
 800eade:	7d3a      	ldrb	r2, [r7, #20]
 800eae0:	429a      	cmp	r2, r3
 800eae2:	d10e      	bne.n	800eb02 <dir_find+0x106>
 800eae4:	693b      	ldr	r3, [r7, #16]
 800eae6:	68da      	ldr	r2, [r3, #12]
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	6a1b      	ldr	r3, [r3, #32]
 800eaec:	4619      	mov	r1, r3
 800eaee:	4610      	mov	r0, r2
 800eaf0:	f7ff fcf2 	bl	800e4d8 <cmp_lfn>
 800eaf4:	4603      	mov	r3, r0
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	d003      	beq.n	800eb02 <dir_find+0x106>
 800eafa:	7d7b      	ldrb	r3, [r7, #21]
 800eafc:	3b01      	subs	r3, #1
 800eafe:	b2db      	uxtb	r3, r3
 800eb00:	e000      	b.n	800eb04 <dir_find+0x108>
 800eb02:	23ff      	movs	r3, #255	@ 0xff
 800eb04:	757b      	strb	r3, [r7, #21]
 800eb06:	e024      	b.n	800eb52 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800eb08:	7d7b      	ldrb	r3, [r7, #21]
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	d109      	bne.n	800eb22 <dir_find+0x126>
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	6a1b      	ldr	r3, [r3, #32]
 800eb12:	4618      	mov	r0, r3
 800eb14:	f7ff feaa 	bl	800e86c <sum_sfn>
 800eb18:	4603      	mov	r3, r0
 800eb1a:	461a      	mov	r2, r3
 800eb1c:	7d3b      	ldrb	r3, [r7, #20]
 800eb1e:	4293      	cmp	r3, r2
 800eb20:	d024      	beq.n	800eb6c <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800eb28:	f003 0301 	and.w	r3, r3, #1
 800eb2c:	2b00      	cmp	r3, #0
 800eb2e:	d10a      	bne.n	800eb46 <dir_find+0x14a>
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	6a18      	ldr	r0, [r3, #32]
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	3324      	adds	r3, #36	@ 0x24
 800eb38:	220b      	movs	r2, #11
 800eb3a:	4619      	mov	r1, r3
 800eb3c:	f7fe fd95 	bl	800d66a <mem_cmp>
 800eb40:	4603      	mov	r3, r0
 800eb42:	2b00      	cmp	r3, #0
 800eb44:	d014      	beq.n	800eb70 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800eb46:	23ff      	movs	r3, #255	@ 0xff
 800eb48:	757b      	strb	r3, [r7, #21]
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	f04f 32ff 	mov.w	r2, #4294967295
 800eb50:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800eb52:	2100      	movs	r1, #0
 800eb54:	6878      	ldr	r0, [r7, #4]
 800eb56:	f7ff fb73 	bl	800e240 <dir_next>
 800eb5a:	4603      	mov	r3, r0
 800eb5c:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800eb5e:	7dfb      	ldrb	r3, [r7, #23]
 800eb60:	2b00      	cmp	r3, #0
 800eb62:	f43f af65 	beq.w	800ea30 <dir_find+0x34>
 800eb66:	e004      	b.n	800eb72 <dir_find+0x176>
		if (res != FR_OK) break;
 800eb68:	bf00      	nop
 800eb6a:	e002      	b.n	800eb72 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800eb6c:	bf00      	nop
 800eb6e:	e000      	b.n	800eb72 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800eb70:	bf00      	nop

	return res;
 800eb72:	7dfb      	ldrb	r3, [r7, #23]
}
 800eb74:	4618      	mov	r0, r3
 800eb76:	3718      	adds	r7, #24
 800eb78:	46bd      	mov	sp, r7
 800eb7a:	bd80      	pop	{r7, pc}

0800eb7c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800eb7c:	b580      	push	{r7, lr}
 800eb7e:	b08c      	sub	sp, #48	@ 0x30
 800eb80:	af00      	add	r7, sp, #0
 800eb82:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	681b      	ldr	r3, [r3, #0]
 800eb88:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800eb90:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	d001      	beq.n	800eb9c <dir_register+0x20>
 800eb98:	2306      	movs	r3, #6
 800eb9a:	e0e0      	b.n	800ed5e <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800eb9c:	2300      	movs	r3, #0
 800eb9e:	627b      	str	r3, [r7, #36]	@ 0x24
 800eba0:	e002      	b.n	800eba8 <dir_register+0x2c>
 800eba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eba4:	3301      	adds	r3, #1
 800eba6:	627b      	str	r3, [r7, #36]	@ 0x24
 800eba8:	69fb      	ldr	r3, [r7, #28]
 800ebaa:	68da      	ldr	r2, [r3, #12]
 800ebac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebae:	005b      	lsls	r3, r3, #1
 800ebb0:	4413      	add	r3, r2
 800ebb2:	881b      	ldrh	r3, [r3, #0]
 800ebb4:	2b00      	cmp	r3, #0
 800ebb6:	d1f4      	bne.n	800eba2 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 800ebbe:	f107 030c 	add.w	r3, r7, #12
 800ebc2:	220c      	movs	r2, #12
 800ebc4:	4618      	mov	r0, r3
 800ebc6:	f7fe fd14 	bl	800d5f2 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800ebca:	7dfb      	ldrb	r3, [r7, #23]
 800ebcc:	f003 0301 	and.w	r3, r3, #1
 800ebd0:	2b00      	cmp	r3, #0
 800ebd2:	d032      	beq.n	800ec3a <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	2240      	movs	r2, #64	@ 0x40
 800ebd8:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 800ebdc:	2301      	movs	r3, #1
 800ebde:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ebe0:	e016      	b.n	800ec10 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 800ebe8:	69fb      	ldr	r3, [r7, #28]
 800ebea:	68da      	ldr	r2, [r3, #12]
 800ebec:	f107 010c 	add.w	r1, r7, #12
 800ebf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebf2:	f7ff fdad 	bl	800e750 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800ebf6:	6878      	ldr	r0, [r7, #4]
 800ebf8:	f7ff ff00 	bl	800e9fc <dir_find>
 800ebfc:	4603      	mov	r3, r0
 800ebfe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 800ec02:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ec06:	2b00      	cmp	r3, #0
 800ec08:	d106      	bne.n	800ec18 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800ec0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec0c:	3301      	adds	r3, #1
 800ec0e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ec10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec12:	2b63      	cmp	r3, #99	@ 0x63
 800ec14:	d9e5      	bls.n	800ebe2 <dir_register+0x66>
 800ec16:	e000      	b.n	800ec1a <dir_register+0x9e>
			if (res != FR_OK) break;
 800ec18:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800ec1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec1c:	2b64      	cmp	r3, #100	@ 0x64
 800ec1e:	d101      	bne.n	800ec24 <dir_register+0xa8>
 800ec20:	2307      	movs	r3, #7
 800ec22:	e09c      	b.n	800ed5e <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800ec24:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ec28:	2b04      	cmp	r3, #4
 800ec2a:	d002      	beq.n	800ec32 <dir_register+0xb6>
 800ec2c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ec30:	e095      	b.n	800ed5e <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800ec32:	7dfa      	ldrb	r2, [r7, #23]
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800ec3a:	7dfb      	ldrb	r3, [r7, #23]
 800ec3c:	f003 0302 	and.w	r3, r3, #2
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	d007      	beq.n	800ec54 <dir_register+0xd8>
 800ec44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec46:	330c      	adds	r3, #12
 800ec48:	4a47      	ldr	r2, [pc, #284]	@ (800ed68 <dir_register+0x1ec>)
 800ec4a:	fba2 2303 	umull	r2, r3, r2, r3
 800ec4e:	089b      	lsrs	r3, r3, #2
 800ec50:	3301      	adds	r3, #1
 800ec52:	e000      	b.n	800ec56 <dir_register+0xda>
 800ec54:	2301      	movs	r3, #1
 800ec56:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800ec58:	6a39      	ldr	r1, [r7, #32]
 800ec5a:	6878      	ldr	r0, [r7, #4]
 800ec5c:	f7ff fbb5 	bl	800e3ca <dir_alloc>
 800ec60:	4603      	mov	r3, r0
 800ec62:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800ec66:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d148      	bne.n	800ed00 <dir_register+0x184>
 800ec6e:	6a3b      	ldr	r3, [r7, #32]
 800ec70:	3b01      	subs	r3, #1
 800ec72:	623b      	str	r3, [r7, #32]
 800ec74:	6a3b      	ldr	r3, [r7, #32]
 800ec76:	2b00      	cmp	r3, #0
 800ec78:	d042      	beq.n	800ed00 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	695a      	ldr	r2, [r3, #20]
 800ec7e:	6a3b      	ldr	r3, [r7, #32]
 800ec80:	015b      	lsls	r3, r3, #5
 800ec82:	1ad3      	subs	r3, r2, r3
 800ec84:	4619      	mov	r1, r3
 800ec86:	6878      	ldr	r0, [r7, #4]
 800ec88:	f7ff fa5f 	bl	800e14a <dir_sdi>
 800ec8c:	4603      	mov	r3, r0
 800ec8e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800ec92:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	d132      	bne.n	800ed00 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	3324      	adds	r3, #36	@ 0x24
 800ec9e:	4618      	mov	r0, r3
 800eca0:	f7ff fde4 	bl	800e86c <sum_sfn>
 800eca4:	4603      	mov	r3, r0
 800eca6:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	69db      	ldr	r3, [r3, #28]
 800ecac:	4619      	mov	r1, r3
 800ecae:	69f8      	ldr	r0, [r7, #28]
 800ecb0:	f7fe fece 	bl	800da50 <move_window>
 800ecb4:	4603      	mov	r3, r0
 800ecb6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 800ecba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	d11d      	bne.n	800ecfe <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800ecc2:	69fb      	ldr	r3, [r7, #28]
 800ecc4:	68d8      	ldr	r0, [r3, #12]
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	6a19      	ldr	r1, [r3, #32]
 800ecca:	6a3b      	ldr	r3, [r7, #32]
 800eccc:	b2da      	uxtb	r2, r3
 800ecce:	7efb      	ldrb	r3, [r7, #27]
 800ecd0:	f7ff fcd6 	bl	800e680 <put_lfn>
				fs->wflag = 1;
 800ecd4:	69fb      	ldr	r3, [r7, #28]
 800ecd6:	2201      	movs	r2, #1
 800ecd8:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800ecda:	2100      	movs	r1, #0
 800ecdc:	6878      	ldr	r0, [r7, #4]
 800ecde:	f7ff faaf 	bl	800e240 <dir_next>
 800ece2:	4603      	mov	r3, r0
 800ece4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 800ece8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ecec:	2b00      	cmp	r3, #0
 800ecee:	d107      	bne.n	800ed00 <dir_register+0x184>
 800ecf0:	6a3b      	ldr	r3, [r7, #32]
 800ecf2:	3b01      	subs	r3, #1
 800ecf4:	623b      	str	r3, [r7, #32]
 800ecf6:	6a3b      	ldr	r3, [r7, #32]
 800ecf8:	2b00      	cmp	r3, #0
 800ecfa:	d1d5      	bne.n	800eca8 <dir_register+0x12c>
 800ecfc:	e000      	b.n	800ed00 <dir_register+0x184>
				if (res != FR_OK) break;
 800ecfe:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800ed00:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d128      	bne.n	800ed5a <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	69db      	ldr	r3, [r3, #28]
 800ed0c:	4619      	mov	r1, r3
 800ed0e:	69f8      	ldr	r0, [r7, #28]
 800ed10:	f7fe fe9e 	bl	800da50 <move_window>
 800ed14:	4603      	mov	r3, r0
 800ed16:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800ed1a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	d11b      	bne.n	800ed5a <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	6a1b      	ldr	r3, [r3, #32]
 800ed26:	2220      	movs	r2, #32
 800ed28:	2100      	movs	r1, #0
 800ed2a:	4618      	mov	r0, r3
 800ed2c:	f7fe fc82 	bl	800d634 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	6a18      	ldr	r0, [r3, #32]
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	3324      	adds	r3, #36	@ 0x24
 800ed38:	220b      	movs	r2, #11
 800ed3a:	4619      	mov	r1, r3
 800ed3c:	f7fe fc59 	bl	800d5f2 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	6a1b      	ldr	r3, [r3, #32]
 800ed4a:	330c      	adds	r3, #12
 800ed4c:	f002 0218 	and.w	r2, r2, #24
 800ed50:	b2d2      	uxtb	r2, r2
 800ed52:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800ed54:	69fb      	ldr	r3, [r7, #28]
 800ed56:	2201      	movs	r2, #1
 800ed58:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800ed5a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800ed5e:	4618      	mov	r0, r3
 800ed60:	3730      	adds	r7, #48	@ 0x30
 800ed62:	46bd      	mov	sp, r7
 800ed64:	bd80      	pop	{r7, pc}
 800ed66:	bf00      	nop
 800ed68:	4ec4ec4f 	.word	0x4ec4ec4f

0800ed6c <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 800ed6c:	b580      	push	{r7, lr}
 800ed6e:	b086      	sub	sp, #24
 800ed70:	af00      	add	r7, sp, #0
 800ed72:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	681b      	ldr	r3, [r3, #0]
 800ed78:	613b      	str	r3, [r7, #16]
#if _USE_LFN != 0	/* LFN configuration */
	DWORD last = dp->dptr;
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	695b      	ldr	r3, [r3, #20]
 800ed7e:	60fb      	str	r3, [r7, #12]

	res = (dp->blk_ofs == 0xFFFFFFFF) ? FR_OK : dir_sdi(dp, dp->blk_ofs);	/* Goto top of the entry block if LFN is exist */
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed84:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed88:	d007      	beq.n	800ed9a <dir_remove+0x2e>
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed8e:	4619      	mov	r1, r3
 800ed90:	6878      	ldr	r0, [r7, #4]
 800ed92:	f7ff f9da 	bl	800e14a <dir_sdi>
 800ed96:	4603      	mov	r3, r0
 800ed98:	e000      	b.n	800ed9c <dir_remove+0x30>
 800ed9a:	2300      	movs	r3, #0
 800ed9c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ed9e:	7dfb      	ldrb	r3, [r7, #23]
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	d128      	bne.n	800edf6 <dir_remove+0x8a>
		do {
			res = move_window(fs, dp->sect);
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	69db      	ldr	r3, [r3, #28]
 800eda8:	4619      	mov	r1, r3
 800edaa:	6938      	ldr	r0, [r7, #16]
 800edac:	f7fe fe50 	bl	800da50 <move_window>
 800edb0:	4603      	mov	r3, r0
 800edb2:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800edb4:	7dfb      	ldrb	r3, [r7, #23]
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	d115      	bne.n	800ede6 <dir_remove+0x7a>
			/* Mark an entry 'deleted' */
			if (_FS_EXFAT && fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
				dp->dir[XDIR_Type] &= 0x7F;
			} else {									/* On the FAT12/16/32 volume */
				dp->dir[DIR_Name] = DDEM;
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	6a1b      	ldr	r3, [r3, #32]
 800edbe:	22e5      	movs	r2, #229	@ 0xe5
 800edc0:	701a      	strb	r2, [r3, #0]
			}
			fs->wflag = 1;
 800edc2:	693b      	ldr	r3, [r7, #16]
 800edc4:	2201      	movs	r2, #1
 800edc6:	70da      	strb	r2, [r3, #3]
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	695b      	ldr	r3, [r3, #20]
 800edcc:	68fa      	ldr	r2, [r7, #12]
 800edce:	429a      	cmp	r2, r3
 800edd0:	d90b      	bls.n	800edea <dir_remove+0x7e>
			res = dir_next(dp, 0);	/* Next entry */
 800edd2:	2100      	movs	r1, #0
 800edd4:	6878      	ldr	r0, [r7, #4]
 800edd6:	f7ff fa33 	bl	800e240 <dir_next>
 800edda:	4603      	mov	r3, r0
 800eddc:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);
 800edde:	7dfb      	ldrb	r3, [r7, #23]
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d0df      	beq.n	800eda4 <dir_remove+0x38>
 800ede4:	e002      	b.n	800edec <dir_remove+0x80>
			if (res != FR_OK) break;
 800ede6:	bf00      	nop
 800ede8:	e000      	b.n	800edec <dir_remove+0x80>
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 800edea:	bf00      	nop
		if (res == FR_NO_FILE) res = FR_INT_ERR;
 800edec:	7dfb      	ldrb	r3, [r7, #23]
 800edee:	2b04      	cmp	r3, #4
 800edf0:	d101      	bne.n	800edf6 <dir_remove+0x8a>
 800edf2:	2302      	movs	r3, #2
 800edf4:	75fb      	strb	r3, [r7, #23]
		dp->dir[DIR_Name] = DDEM;
		fs->wflag = 1;
	}
#endif

	return res;
 800edf6:	7dfb      	ldrb	r3, [r7, #23]
}
 800edf8:	4618      	mov	r0, r3
 800edfa:	3718      	adds	r7, #24
 800edfc:	46bd      	mov	sp, r7
 800edfe:	bd80      	pop	{r7, pc}

0800ee00 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800ee00:	b580      	push	{r7, lr}
 800ee02:	b088      	sub	sp, #32
 800ee04:	af00      	add	r7, sp, #0
 800ee06:	6078      	str	r0, [r7, #4]
 800ee08:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800ee10:	683b      	ldr	r3, [r7, #0]
 800ee12:	2200      	movs	r2, #0
 800ee14:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	69db      	ldr	r3, [r3, #28]
 800ee1a:	2b00      	cmp	r3, #0
 800ee1c:	f000 80ca 	beq.w	800efb4 <get_fileinfo+0x1b4>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ee24:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee28:	d032      	beq.n	800ee90 <get_fileinfo+0x90>
			i = j = 0;
 800ee2a:	2300      	movs	r3, #0
 800ee2c:	61bb      	str	r3, [r7, #24]
 800ee2e:	69bb      	ldr	r3, [r7, #24]
 800ee30:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800ee32:	e01b      	b.n	800ee6c <get_fileinfo+0x6c>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 800ee34:	89fb      	ldrh	r3, [r7, #14]
 800ee36:	2100      	movs	r1, #0
 800ee38:	4618      	mov	r0, r3
 800ee3a:	f002 fa59 	bl	80112f0 <ff_convert>
 800ee3e:	4603      	mov	r3, r0
 800ee40:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 800ee42:	89fb      	ldrh	r3, [r7, #14]
 800ee44:	2b00      	cmp	r3, #0
 800ee46:	d102      	bne.n	800ee4e <get_fileinfo+0x4e>
 800ee48:	2300      	movs	r3, #0
 800ee4a:	61fb      	str	r3, [r7, #28]
 800ee4c:	e01a      	b.n	800ee84 <get_fileinfo+0x84>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 800ee4e:	69fb      	ldr	r3, [r7, #28]
 800ee50:	2bfe      	cmp	r3, #254	@ 0xfe
 800ee52:	d902      	bls.n	800ee5a <get_fileinfo+0x5a>
 800ee54:	2300      	movs	r3, #0
 800ee56:	61fb      	str	r3, [r7, #28]
 800ee58:	e014      	b.n	800ee84 <get_fileinfo+0x84>
				fno->fname[i++] = (TCHAR)w;
 800ee5a:	69fb      	ldr	r3, [r7, #28]
 800ee5c:	1c5a      	adds	r2, r3, #1
 800ee5e:	61fa      	str	r2, [r7, #28]
 800ee60:	89fa      	ldrh	r2, [r7, #14]
 800ee62:	b2d1      	uxtb	r1, r2
 800ee64:	683a      	ldr	r2, [r7, #0]
 800ee66:	4413      	add	r3, r2
 800ee68:	460a      	mov	r2, r1
 800ee6a:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800ee6c:	693b      	ldr	r3, [r7, #16]
 800ee6e:	68da      	ldr	r2, [r3, #12]
 800ee70:	69bb      	ldr	r3, [r7, #24]
 800ee72:	1c59      	adds	r1, r3, #1
 800ee74:	61b9      	str	r1, [r7, #24]
 800ee76:	005b      	lsls	r3, r3, #1
 800ee78:	4413      	add	r3, r2
 800ee7a:	881b      	ldrh	r3, [r3, #0]
 800ee7c:	81fb      	strh	r3, [r7, #14]
 800ee7e:	89fb      	ldrh	r3, [r7, #14]
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	d1d7      	bne.n	800ee34 <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 800ee84:	683a      	ldr	r2, [r7, #0]
 800ee86:	69fb      	ldr	r3, [r7, #28]
 800ee88:	4413      	add	r3, r2
 800ee8a:	3316      	adds	r3, #22
 800ee8c:	2200      	movs	r2, #0
 800ee8e:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 800ee90:	2300      	movs	r3, #0
 800ee92:	61bb      	str	r3, [r7, #24]
 800ee94:	69bb      	ldr	r3, [r7, #24]
 800ee96:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 800ee98:	683a      	ldr	r2, [r7, #0]
 800ee9a:	69fb      	ldr	r3, [r7, #28]
 800ee9c:	4413      	add	r3, r2
 800ee9e:	3316      	adds	r3, #22
 800eea0:	781b      	ldrb	r3, [r3, #0]
 800eea2:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 800eea4:	e04d      	b.n	800ef42 <get_fileinfo+0x142>
		c = (TCHAR)dp->dir[i++];
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	6a1a      	ldr	r2, [r3, #32]
 800eeaa:	69fb      	ldr	r3, [r7, #28]
 800eeac:	1c59      	adds	r1, r3, #1
 800eeae:	61f9      	str	r1, [r7, #28]
 800eeb0:	4413      	add	r3, r2
 800eeb2:	781b      	ldrb	r3, [r3, #0]
 800eeb4:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 800eeb6:	7dfb      	ldrb	r3, [r7, #23]
 800eeb8:	2b20      	cmp	r3, #32
 800eeba:	d041      	beq.n	800ef40 <get_fileinfo+0x140>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800eebc:	7dfb      	ldrb	r3, [r7, #23]
 800eebe:	2b05      	cmp	r3, #5
 800eec0:	d101      	bne.n	800eec6 <get_fileinfo+0xc6>
 800eec2:	23e5      	movs	r3, #229	@ 0xe5
 800eec4:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 800eec6:	69fb      	ldr	r3, [r7, #28]
 800eec8:	2b09      	cmp	r3, #9
 800eeca:	d10f      	bne.n	800eeec <get_fileinfo+0xec>
			if (!lfv) fno->fname[j] = '.';
 800eecc:	89bb      	ldrh	r3, [r7, #12]
 800eece:	2b00      	cmp	r3, #0
 800eed0:	d105      	bne.n	800eede <get_fileinfo+0xde>
 800eed2:	683a      	ldr	r2, [r7, #0]
 800eed4:	69bb      	ldr	r3, [r7, #24]
 800eed6:	4413      	add	r3, r2
 800eed8:	3316      	adds	r3, #22
 800eeda:	222e      	movs	r2, #46	@ 0x2e
 800eedc:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 800eede:	69bb      	ldr	r3, [r7, #24]
 800eee0:	1c5a      	adds	r2, r3, #1
 800eee2:	61ba      	str	r2, [r7, #24]
 800eee4:	683a      	ldr	r2, [r7, #0]
 800eee6:	4413      	add	r3, r2
 800eee8:	222e      	movs	r2, #46	@ 0x2e
 800eeea:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 800eeec:	683a      	ldr	r2, [r7, #0]
 800eeee:	69bb      	ldr	r3, [r7, #24]
 800eef0:	4413      	add	r3, r2
 800eef2:	3309      	adds	r3, #9
 800eef4:	7dfa      	ldrb	r2, [r7, #23]
 800eef6:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 800eef8:	89bb      	ldrh	r3, [r7, #12]
 800eefa:	2b00      	cmp	r3, #0
 800eefc:	d11c      	bne.n	800ef38 <get_fileinfo+0x138>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 800eefe:	7dfb      	ldrb	r3, [r7, #23]
 800ef00:	2b40      	cmp	r3, #64	@ 0x40
 800ef02:	d913      	bls.n	800ef2c <get_fileinfo+0x12c>
 800ef04:	7dfb      	ldrb	r3, [r7, #23]
 800ef06:	2b5a      	cmp	r3, #90	@ 0x5a
 800ef08:	d810      	bhi.n	800ef2c <get_fileinfo+0x12c>
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	6a1b      	ldr	r3, [r3, #32]
 800ef0e:	330c      	adds	r3, #12
 800ef10:	781b      	ldrb	r3, [r3, #0]
 800ef12:	461a      	mov	r2, r3
 800ef14:	69fb      	ldr	r3, [r7, #28]
 800ef16:	2b08      	cmp	r3, #8
 800ef18:	d901      	bls.n	800ef1e <get_fileinfo+0x11e>
 800ef1a:	2310      	movs	r3, #16
 800ef1c:	e000      	b.n	800ef20 <get_fileinfo+0x120>
 800ef1e:	2308      	movs	r3, #8
 800ef20:	4013      	ands	r3, r2
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	d002      	beq.n	800ef2c <get_fileinfo+0x12c>
				c += 0x20;			/* To lower */
 800ef26:	7dfb      	ldrb	r3, [r7, #23]
 800ef28:	3320      	adds	r3, #32
 800ef2a:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 800ef2c:	683a      	ldr	r2, [r7, #0]
 800ef2e:	69bb      	ldr	r3, [r7, #24]
 800ef30:	4413      	add	r3, r2
 800ef32:	3316      	adds	r3, #22
 800ef34:	7dfa      	ldrb	r2, [r7, #23]
 800ef36:	701a      	strb	r2, [r3, #0]
		}
		j++;
 800ef38:	69bb      	ldr	r3, [r7, #24]
 800ef3a:	3301      	adds	r3, #1
 800ef3c:	61bb      	str	r3, [r7, #24]
 800ef3e:	e000      	b.n	800ef42 <get_fileinfo+0x142>
		if (c == ' ') continue;				/* Skip padding spaces */
 800ef40:	bf00      	nop
	while (i < 11) {		/* Copy name body and extension */
 800ef42:	69fb      	ldr	r3, [r7, #28]
 800ef44:	2b0a      	cmp	r3, #10
 800ef46:	d9ae      	bls.n	800eea6 <get_fileinfo+0xa6>
	}
	if (!lfv) {
 800ef48:	89bb      	ldrh	r3, [r7, #12]
 800ef4a:	2b00      	cmp	r3, #0
 800ef4c:	d10d      	bne.n	800ef6a <get_fileinfo+0x16a>
		fno->fname[j] = 0;
 800ef4e:	683a      	ldr	r2, [r7, #0]
 800ef50:	69bb      	ldr	r3, [r7, #24]
 800ef52:	4413      	add	r3, r2
 800ef54:	3316      	adds	r3, #22
 800ef56:	2200      	movs	r2, #0
 800ef58:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	6a1b      	ldr	r3, [r3, #32]
 800ef5e:	330c      	adds	r3, #12
 800ef60:	781b      	ldrb	r3, [r3, #0]
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d101      	bne.n	800ef6a <get_fileinfo+0x16a>
 800ef66:	2300      	movs	r3, #0
 800ef68:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 800ef6a:	683a      	ldr	r2, [r7, #0]
 800ef6c:	69bb      	ldr	r3, [r7, #24]
 800ef6e:	4413      	add	r3, r2
 800ef70:	3309      	adds	r3, #9
 800ef72:	2200      	movs	r2, #0
 800ef74:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	6a1b      	ldr	r3, [r3, #32]
 800ef7a:	7ada      	ldrb	r2, [r3, #11]
 800ef7c:	683b      	ldr	r3, [r7, #0]
 800ef7e:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	6a1b      	ldr	r3, [r3, #32]
 800ef84:	331c      	adds	r3, #28
 800ef86:	4618      	mov	r0, r3
 800ef88:	f7fe fac9 	bl	800d51e <ld_dword>
 800ef8c:	4602      	mov	r2, r0
 800ef8e:	683b      	ldr	r3, [r7, #0]
 800ef90:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	6a1b      	ldr	r3, [r3, #32]
 800ef96:	3316      	adds	r3, #22
 800ef98:	4618      	mov	r0, r3
 800ef9a:	f7fe fac0 	bl	800d51e <ld_dword>
 800ef9e:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800efa0:	68bb      	ldr	r3, [r7, #8]
 800efa2:	b29a      	uxth	r2, r3
 800efa4:	683b      	ldr	r3, [r7, #0]
 800efa6:	80da      	strh	r2, [r3, #6]
 800efa8:	68bb      	ldr	r3, [r7, #8]
 800efaa:	0c1b      	lsrs	r3, r3, #16
 800efac:	b29a      	uxth	r2, r3
 800efae:	683b      	ldr	r3, [r7, #0]
 800efb0:	809a      	strh	r2, [r3, #4]
 800efb2:	e000      	b.n	800efb6 <get_fileinfo+0x1b6>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800efb4:	bf00      	nop
}
 800efb6:	3720      	adds	r7, #32
 800efb8:	46bd      	mov	sp, r7
 800efba:	bd80      	pop	{r7, pc}

0800efbc <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800efbc:	b580      	push	{r7, lr}
 800efbe:	b08a      	sub	sp, #40	@ 0x28
 800efc0:	af00      	add	r7, sp, #0
 800efc2:	6078      	str	r0, [r7, #4]
 800efc4:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800efc6:	683b      	ldr	r3, [r7, #0]
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	613b      	str	r3, [r7, #16]
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	68db      	ldr	r3, [r3, #12]
 800efd2:	60fb      	str	r3, [r7, #12]
 800efd4:	2300      	movs	r3, #0
 800efd6:	617b      	str	r3, [r7, #20]
 800efd8:	697b      	ldr	r3, [r7, #20]
 800efda:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800efdc:	69bb      	ldr	r3, [r7, #24]
 800efde:	1c5a      	adds	r2, r3, #1
 800efe0:	61ba      	str	r2, [r7, #24]
 800efe2:	693a      	ldr	r2, [r7, #16]
 800efe4:	4413      	add	r3, r2
 800efe6:	781b      	ldrb	r3, [r3, #0]
 800efe8:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800efea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800efec:	2b1f      	cmp	r3, #31
 800efee:	d940      	bls.n	800f072 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800eff0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800eff2:	2b2f      	cmp	r3, #47	@ 0x2f
 800eff4:	d006      	beq.n	800f004 <create_name+0x48>
 800eff6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800eff8:	2b5c      	cmp	r3, #92	@ 0x5c
 800effa:	d110      	bne.n	800f01e <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800effc:	e002      	b.n	800f004 <create_name+0x48>
 800effe:	69bb      	ldr	r3, [r7, #24]
 800f000:	3301      	adds	r3, #1
 800f002:	61bb      	str	r3, [r7, #24]
 800f004:	693a      	ldr	r2, [r7, #16]
 800f006:	69bb      	ldr	r3, [r7, #24]
 800f008:	4413      	add	r3, r2
 800f00a:	781b      	ldrb	r3, [r3, #0]
 800f00c:	2b2f      	cmp	r3, #47	@ 0x2f
 800f00e:	d0f6      	beq.n	800effe <create_name+0x42>
 800f010:	693a      	ldr	r2, [r7, #16]
 800f012:	69bb      	ldr	r3, [r7, #24]
 800f014:	4413      	add	r3, r2
 800f016:	781b      	ldrb	r3, [r3, #0]
 800f018:	2b5c      	cmp	r3, #92	@ 0x5c
 800f01a:	d0f0      	beq.n	800effe <create_name+0x42>
			break;
 800f01c:	e02a      	b.n	800f074 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800f01e:	697b      	ldr	r3, [r7, #20]
 800f020:	2bfe      	cmp	r3, #254	@ 0xfe
 800f022:	d901      	bls.n	800f028 <create_name+0x6c>
 800f024:	2306      	movs	r3, #6
 800f026:	e17d      	b.n	800f324 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800f028:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f02a:	b2db      	uxtb	r3, r3
 800f02c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800f02e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f030:	2101      	movs	r1, #1
 800f032:	4618      	mov	r0, r3
 800f034:	f002 f95c 	bl	80112f0 <ff_convert>
 800f038:	4603      	mov	r3, r0
 800f03a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800f03c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f03e:	2b00      	cmp	r3, #0
 800f040:	d101      	bne.n	800f046 <create_name+0x8a>
 800f042:	2306      	movs	r3, #6
 800f044:	e16e      	b.n	800f324 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800f046:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f048:	2b7f      	cmp	r3, #127	@ 0x7f
 800f04a:	d809      	bhi.n	800f060 <create_name+0xa4>
 800f04c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f04e:	4619      	mov	r1, r3
 800f050:	488d      	ldr	r0, [pc, #564]	@ (800f288 <create_name+0x2cc>)
 800f052:	f7fe fb31 	bl	800d6b8 <chk_chr>
 800f056:	4603      	mov	r3, r0
 800f058:	2b00      	cmp	r3, #0
 800f05a:	d001      	beq.n	800f060 <create_name+0xa4>
 800f05c:	2306      	movs	r3, #6
 800f05e:	e161      	b.n	800f324 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800f060:	697b      	ldr	r3, [r7, #20]
 800f062:	1c5a      	adds	r2, r3, #1
 800f064:	617a      	str	r2, [r7, #20]
 800f066:	005b      	lsls	r3, r3, #1
 800f068:	68fa      	ldr	r2, [r7, #12]
 800f06a:	4413      	add	r3, r2
 800f06c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800f06e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800f070:	e7b4      	b.n	800efdc <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800f072:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800f074:	693a      	ldr	r2, [r7, #16]
 800f076:	69bb      	ldr	r3, [r7, #24]
 800f078:	441a      	add	r2, r3
 800f07a:	683b      	ldr	r3, [r7, #0]
 800f07c:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800f07e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f080:	2b1f      	cmp	r3, #31
 800f082:	d801      	bhi.n	800f088 <create_name+0xcc>
 800f084:	2304      	movs	r3, #4
 800f086:	e000      	b.n	800f08a <create_name+0xce>
 800f088:	2300      	movs	r3, #0
 800f08a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800f08e:	e011      	b.n	800f0b4 <create_name+0xf8>
		w = lfn[di - 1];
 800f090:	697a      	ldr	r2, [r7, #20]
 800f092:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800f096:	4413      	add	r3, r2
 800f098:	005b      	lsls	r3, r3, #1
 800f09a:	68fa      	ldr	r2, [r7, #12]
 800f09c:	4413      	add	r3, r2
 800f09e:	881b      	ldrh	r3, [r3, #0]
 800f0a0:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800f0a2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f0a4:	2b20      	cmp	r3, #32
 800f0a6:	d002      	beq.n	800f0ae <create_name+0xf2>
 800f0a8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f0aa:	2b2e      	cmp	r3, #46	@ 0x2e
 800f0ac:	d106      	bne.n	800f0bc <create_name+0x100>
		di--;
 800f0ae:	697b      	ldr	r3, [r7, #20]
 800f0b0:	3b01      	subs	r3, #1
 800f0b2:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800f0b4:	697b      	ldr	r3, [r7, #20]
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d1ea      	bne.n	800f090 <create_name+0xd4>
 800f0ba:	e000      	b.n	800f0be <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800f0bc:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800f0be:	697b      	ldr	r3, [r7, #20]
 800f0c0:	005b      	lsls	r3, r3, #1
 800f0c2:	68fa      	ldr	r2, [r7, #12]
 800f0c4:	4413      	add	r3, r2
 800f0c6:	2200      	movs	r2, #0
 800f0c8:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800f0ca:	697b      	ldr	r3, [r7, #20]
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d101      	bne.n	800f0d4 <create_name+0x118>
 800f0d0:	2306      	movs	r3, #6
 800f0d2:	e127      	b.n	800f324 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	3324      	adds	r3, #36	@ 0x24
 800f0d8:	220b      	movs	r2, #11
 800f0da:	2120      	movs	r1, #32
 800f0dc:	4618      	mov	r0, r3
 800f0de:	f7fe faa9 	bl	800d634 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800f0e2:	2300      	movs	r3, #0
 800f0e4:	61bb      	str	r3, [r7, #24]
 800f0e6:	e002      	b.n	800f0ee <create_name+0x132>
 800f0e8:	69bb      	ldr	r3, [r7, #24]
 800f0ea:	3301      	adds	r3, #1
 800f0ec:	61bb      	str	r3, [r7, #24]
 800f0ee:	69bb      	ldr	r3, [r7, #24]
 800f0f0:	005b      	lsls	r3, r3, #1
 800f0f2:	68fa      	ldr	r2, [r7, #12]
 800f0f4:	4413      	add	r3, r2
 800f0f6:	881b      	ldrh	r3, [r3, #0]
 800f0f8:	2b20      	cmp	r3, #32
 800f0fa:	d0f5      	beq.n	800f0e8 <create_name+0x12c>
 800f0fc:	69bb      	ldr	r3, [r7, #24]
 800f0fe:	005b      	lsls	r3, r3, #1
 800f100:	68fa      	ldr	r2, [r7, #12]
 800f102:	4413      	add	r3, r2
 800f104:	881b      	ldrh	r3, [r3, #0]
 800f106:	2b2e      	cmp	r3, #46	@ 0x2e
 800f108:	d0ee      	beq.n	800f0e8 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800f10a:	69bb      	ldr	r3, [r7, #24]
 800f10c:	2b00      	cmp	r3, #0
 800f10e:	d009      	beq.n	800f124 <create_name+0x168>
 800f110:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f114:	f043 0303 	orr.w	r3, r3, #3
 800f118:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800f11c:	e002      	b.n	800f124 <create_name+0x168>
 800f11e:	697b      	ldr	r3, [r7, #20]
 800f120:	3b01      	subs	r3, #1
 800f122:	617b      	str	r3, [r7, #20]
 800f124:	697b      	ldr	r3, [r7, #20]
 800f126:	2b00      	cmp	r3, #0
 800f128:	d009      	beq.n	800f13e <create_name+0x182>
 800f12a:	697a      	ldr	r2, [r7, #20]
 800f12c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800f130:	4413      	add	r3, r2
 800f132:	005b      	lsls	r3, r3, #1
 800f134:	68fa      	ldr	r2, [r7, #12]
 800f136:	4413      	add	r3, r2
 800f138:	881b      	ldrh	r3, [r3, #0]
 800f13a:	2b2e      	cmp	r3, #46	@ 0x2e
 800f13c:	d1ef      	bne.n	800f11e <create_name+0x162>

	i = b = 0; ni = 8;
 800f13e:	2300      	movs	r3, #0
 800f140:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800f144:	2300      	movs	r3, #0
 800f146:	623b      	str	r3, [r7, #32]
 800f148:	2308      	movs	r3, #8
 800f14a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800f14c:	69bb      	ldr	r3, [r7, #24]
 800f14e:	1c5a      	adds	r2, r3, #1
 800f150:	61ba      	str	r2, [r7, #24]
 800f152:	005b      	lsls	r3, r3, #1
 800f154:	68fa      	ldr	r2, [r7, #12]
 800f156:	4413      	add	r3, r2
 800f158:	881b      	ldrh	r3, [r3, #0]
 800f15a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800f15c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f15e:	2b00      	cmp	r3, #0
 800f160:	f000 8090 	beq.w	800f284 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800f164:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f166:	2b20      	cmp	r3, #32
 800f168:	d006      	beq.n	800f178 <create_name+0x1bc>
 800f16a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f16c:	2b2e      	cmp	r3, #46	@ 0x2e
 800f16e:	d10a      	bne.n	800f186 <create_name+0x1ca>
 800f170:	69ba      	ldr	r2, [r7, #24]
 800f172:	697b      	ldr	r3, [r7, #20]
 800f174:	429a      	cmp	r2, r3
 800f176:	d006      	beq.n	800f186 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800f178:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f17c:	f043 0303 	orr.w	r3, r3, #3
 800f180:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800f184:	e07d      	b.n	800f282 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800f186:	6a3a      	ldr	r2, [r7, #32]
 800f188:	69fb      	ldr	r3, [r7, #28]
 800f18a:	429a      	cmp	r2, r3
 800f18c:	d203      	bcs.n	800f196 <create_name+0x1da>
 800f18e:	69ba      	ldr	r2, [r7, #24]
 800f190:	697b      	ldr	r3, [r7, #20]
 800f192:	429a      	cmp	r2, r3
 800f194:	d123      	bne.n	800f1de <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800f196:	69fb      	ldr	r3, [r7, #28]
 800f198:	2b0b      	cmp	r3, #11
 800f19a:	d106      	bne.n	800f1aa <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800f19c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f1a0:	f043 0303 	orr.w	r3, r3, #3
 800f1a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800f1a8:	e075      	b.n	800f296 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800f1aa:	69ba      	ldr	r2, [r7, #24]
 800f1ac:	697b      	ldr	r3, [r7, #20]
 800f1ae:	429a      	cmp	r2, r3
 800f1b0:	d005      	beq.n	800f1be <create_name+0x202>
 800f1b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f1b6:	f043 0303 	orr.w	r3, r3, #3
 800f1ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 800f1be:	69ba      	ldr	r2, [r7, #24]
 800f1c0:	697b      	ldr	r3, [r7, #20]
 800f1c2:	429a      	cmp	r2, r3
 800f1c4:	d866      	bhi.n	800f294 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800f1c6:	697b      	ldr	r3, [r7, #20]
 800f1c8:	61bb      	str	r3, [r7, #24]
 800f1ca:	2308      	movs	r3, #8
 800f1cc:	623b      	str	r3, [r7, #32]
 800f1ce:	230b      	movs	r3, #11
 800f1d0:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800f1d2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f1d6:	009b      	lsls	r3, r3, #2
 800f1d8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800f1dc:	e051      	b.n	800f282 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800f1de:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f1e0:	2b7f      	cmp	r3, #127	@ 0x7f
 800f1e2:	d914      	bls.n	800f20e <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800f1e4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f1e6:	2100      	movs	r1, #0
 800f1e8:	4618      	mov	r0, r3
 800f1ea:	f002 f881 	bl	80112f0 <ff_convert>
 800f1ee:	4603      	mov	r3, r0
 800f1f0:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800f1f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	d004      	beq.n	800f202 <create_name+0x246>
 800f1f8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f1fa:	3b80      	subs	r3, #128	@ 0x80
 800f1fc:	4a23      	ldr	r2, [pc, #140]	@ (800f28c <create_name+0x2d0>)
 800f1fe:	5cd3      	ldrb	r3, [r2, r3]
 800f200:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800f202:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f206:	f043 0302 	orr.w	r3, r3, #2
 800f20a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800f20e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f210:	2b00      	cmp	r3, #0
 800f212:	d007      	beq.n	800f224 <create_name+0x268>
 800f214:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f216:	4619      	mov	r1, r3
 800f218:	481d      	ldr	r0, [pc, #116]	@ (800f290 <create_name+0x2d4>)
 800f21a:	f7fe fa4d 	bl	800d6b8 <chk_chr>
 800f21e:	4603      	mov	r3, r0
 800f220:	2b00      	cmp	r3, #0
 800f222:	d008      	beq.n	800f236 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800f224:	235f      	movs	r3, #95	@ 0x5f
 800f226:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800f228:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f22c:	f043 0303 	orr.w	r3, r3, #3
 800f230:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800f234:	e01b      	b.n	800f26e <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800f236:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f238:	2b40      	cmp	r3, #64	@ 0x40
 800f23a:	d909      	bls.n	800f250 <create_name+0x294>
 800f23c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f23e:	2b5a      	cmp	r3, #90	@ 0x5a
 800f240:	d806      	bhi.n	800f250 <create_name+0x294>
					b |= 2;
 800f242:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f246:	f043 0302 	orr.w	r3, r3, #2
 800f24a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800f24e:	e00e      	b.n	800f26e <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800f250:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f252:	2b60      	cmp	r3, #96	@ 0x60
 800f254:	d90b      	bls.n	800f26e <create_name+0x2b2>
 800f256:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f258:	2b7a      	cmp	r3, #122	@ 0x7a
 800f25a:	d808      	bhi.n	800f26e <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800f25c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f260:	f043 0301 	orr.w	r3, r3, #1
 800f264:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800f268:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f26a:	3b20      	subs	r3, #32
 800f26c:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800f26e:	6a3b      	ldr	r3, [r7, #32]
 800f270:	1c5a      	adds	r2, r3, #1
 800f272:	623a      	str	r2, [r7, #32]
 800f274:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800f276:	b2d1      	uxtb	r1, r2
 800f278:	687a      	ldr	r2, [r7, #4]
 800f27a:	4413      	add	r3, r2
 800f27c:	460a      	mov	r2, r1
 800f27e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 800f282:	e763      	b.n	800f14c <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800f284:	bf00      	nop
 800f286:	e006      	b.n	800f296 <create_name+0x2da>
 800f288:	08012e5c 	.word	0x08012e5c
 800f28c:	08012ec8 	.word	0x08012ec8
 800f290:	08012e68 	.word	0x08012e68
			if (si > di) break;			/* No extension */
 800f294:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800f29c:	2be5      	cmp	r3, #229	@ 0xe5
 800f29e:	d103      	bne.n	800f2a8 <create_name+0x2ec>
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	2205      	movs	r2, #5
 800f2a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 800f2a8:	69fb      	ldr	r3, [r7, #28]
 800f2aa:	2b08      	cmp	r3, #8
 800f2ac:	d104      	bne.n	800f2b8 <create_name+0x2fc>
 800f2ae:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f2b2:	009b      	lsls	r3, r3, #2
 800f2b4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800f2b8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f2bc:	f003 030c 	and.w	r3, r3, #12
 800f2c0:	2b0c      	cmp	r3, #12
 800f2c2:	d005      	beq.n	800f2d0 <create_name+0x314>
 800f2c4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f2c8:	f003 0303 	and.w	r3, r3, #3
 800f2cc:	2b03      	cmp	r3, #3
 800f2ce:	d105      	bne.n	800f2dc <create_name+0x320>
 800f2d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f2d4:	f043 0302 	orr.w	r3, r3, #2
 800f2d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800f2dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f2e0:	f003 0302 	and.w	r3, r3, #2
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d117      	bne.n	800f318 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800f2e8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f2ec:	f003 0303 	and.w	r3, r3, #3
 800f2f0:	2b01      	cmp	r3, #1
 800f2f2:	d105      	bne.n	800f300 <create_name+0x344>
 800f2f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f2f8:	f043 0310 	orr.w	r3, r3, #16
 800f2fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800f300:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f304:	f003 030c 	and.w	r3, r3, #12
 800f308:	2b04      	cmp	r3, #4
 800f30a:	d105      	bne.n	800f318 <create_name+0x35c>
 800f30c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f310:	f043 0308 	orr.w	r3, r3, #8
 800f314:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800f31e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 800f322:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800f324:	4618      	mov	r0, r3
 800f326:	3728      	adds	r7, #40	@ 0x28
 800f328:	46bd      	mov	sp, r7
 800f32a:	bd80      	pop	{r7, pc}

0800f32c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800f32c:	b580      	push	{r7, lr}
 800f32e:	b086      	sub	sp, #24
 800f330:	af00      	add	r7, sp, #0
 800f332:	6078      	str	r0, [r7, #4]
 800f334:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800f336:	687b      	ldr	r3, [r7, #4]
 800f338:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800f33a:	693b      	ldr	r3, [r7, #16]
 800f33c:	681b      	ldr	r3, [r3, #0]
 800f33e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800f340:	e002      	b.n	800f348 <follow_path+0x1c>
 800f342:	683b      	ldr	r3, [r7, #0]
 800f344:	3301      	adds	r3, #1
 800f346:	603b      	str	r3, [r7, #0]
 800f348:	683b      	ldr	r3, [r7, #0]
 800f34a:	781b      	ldrb	r3, [r3, #0]
 800f34c:	2b2f      	cmp	r3, #47	@ 0x2f
 800f34e:	d0f8      	beq.n	800f342 <follow_path+0x16>
 800f350:	683b      	ldr	r3, [r7, #0]
 800f352:	781b      	ldrb	r3, [r3, #0]
 800f354:	2b5c      	cmp	r3, #92	@ 0x5c
 800f356:	d0f4      	beq.n	800f342 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800f358:	693b      	ldr	r3, [r7, #16]
 800f35a:	2200      	movs	r2, #0
 800f35c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800f35e:	683b      	ldr	r3, [r7, #0]
 800f360:	781b      	ldrb	r3, [r3, #0]
 800f362:	2b1f      	cmp	r3, #31
 800f364:	d80a      	bhi.n	800f37c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	2280      	movs	r2, #128	@ 0x80
 800f36a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800f36e:	2100      	movs	r1, #0
 800f370:	6878      	ldr	r0, [r7, #4]
 800f372:	f7fe feea 	bl	800e14a <dir_sdi>
 800f376:	4603      	mov	r3, r0
 800f378:	75fb      	strb	r3, [r7, #23]
 800f37a:	e043      	b.n	800f404 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800f37c:	463b      	mov	r3, r7
 800f37e:	4619      	mov	r1, r3
 800f380:	6878      	ldr	r0, [r7, #4]
 800f382:	f7ff fe1b 	bl	800efbc <create_name>
 800f386:	4603      	mov	r3, r0
 800f388:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800f38a:	7dfb      	ldrb	r3, [r7, #23]
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	d134      	bne.n	800f3fa <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800f390:	6878      	ldr	r0, [r7, #4]
 800f392:	f7ff fb33 	bl	800e9fc <dir_find>
 800f396:	4603      	mov	r3, r0
 800f398:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800f3a0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800f3a2:	7dfb      	ldrb	r3, [r7, #23]
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	d00a      	beq.n	800f3be <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800f3a8:	7dfb      	ldrb	r3, [r7, #23]
 800f3aa:	2b04      	cmp	r3, #4
 800f3ac:	d127      	bne.n	800f3fe <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800f3ae:	7afb      	ldrb	r3, [r7, #11]
 800f3b0:	f003 0304 	and.w	r3, r3, #4
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	d122      	bne.n	800f3fe <follow_path+0xd2>
 800f3b8:	2305      	movs	r3, #5
 800f3ba:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800f3bc:	e01f      	b.n	800f3fe <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800f3be:	7afb      	ldrb	r3, [r7, #11]
 800f3c0:	f003 0304 	and.w	r3, r3, #4
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	d11c      	bne.n	800f402 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800f3c8:	693b      	ldr	r3, [r7, #16]
 800f3ca:	799b      	ldrb	r3, [r3, #6]
 800f3cc:	f003 0310 	and.w	r3, r3, #16
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d102      	bne.n	800f3da <follow_path+0xae>
				res = FR_NO_PATH; break;
 800f3d4:	2305      	movs	r3, #5
 800f3d6:	75fb      	strb	r3, [r7, #23]
 800f3d8:	e014      	b.n	800f404 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800f3da:	68fb      	ldr	r3, [r7, #12]
 800f3dc:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	695b      	ldr	r3, [r3, #20]
 800f3e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f3e8:	4413      	add	r3, r2
 800f3ea:	4619      	mov	r1, r3
 800f3ec:	68f8      	ldr	r0, [r7, #12]
 800f3ee:	f7ff f833 	bl	800e458 <ld_clust>
 800f3f2:	4602      	mov	r2, r0
 800f3f4:	693b      	ldr	r3, [r7, #16]
 800f3f6:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800f3f8:	e7c0      	b.n	800f37c <follow_path+0x50>
			if (res != FR_OK) break;
 800f3fa:	bf00      	nop
 800f3fc:	e002      	b.n	800f404 <follow_path+0xd8>
				break;
 800f3fe:	bf00      	nop
 800f400:	e000      	b.n	800f404 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800f402:	bf00      	nop
			}
		}
	}

	return res;
 800f404:	7dfb      	ldrb	r3, [r7, #23]
}
 800f406:	4618      	mov	r0, r3
 800f408:	3718      	adds	r7, #24
 800f40a:	46bd      	mov	sp, r7
 800f40c:	bd80      	pop	{r7, pc}

0800f40e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800f40e:	b480      	push	{r7}
 800f410:	b087      	sub	sp, #28
 800f412:	af00      	add	r7, sp, #0
 800f414:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800f416:	f04f 33ff 	mov.w	r3, #4294967295
 800f41a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	681b      	ldr	r3, [r3, #0]
 800f420:	2b00      	cmp	r3, #0
 800f422:	d031      	beq.n	800f488 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	617b      	str	r3, [r7, #20]
 800f42a:	e002      	b.n	800f432 <get_ldnumber+0x24>
 800f42c:	697b      	ldr	r3, [r7, #20]
 800f42e:	3301      	adds	r3, #1
 800f430:	617b      	str	r3, [r7, #20]
 800f432:	697b      	ldr	r3, [r7, #20]
 800f434:	781b      	ldrb	r3, [r3, #0]
 800f436:	2b1f      	cmp	r3, #31
 800f438:	d903      	bls.n	800f442 <get_ldnumber+0x34>
 800f43a:	697b      	ldr	r3, [r7, #20]
 800f43c:	781b      	ldrb	r3, [r3, #0]
 800f43e:	2b3a      	cmp	r3, #58	@ 0x3a
 800f440:	d1f4      	bne.n	800f42c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800f442:	697b      	ldr	r3, [r7, #20]
 800f444:	781b      	ldrb	r3, [r3, #0]
 800f446:	2b3a      	cmp	r3, #58	@ 0x3a
 800f448:	d11c      	bne.n	800f484 <get_ldnumber+0x76>
			tp = *path;
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	681b      	ldr	r3, [r3, #0]
 800f44e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800f450:	68fb      	ldr	r3, [r7, #12]
 800f452:	1c5a      	adds	r2, r3, #1
 800f454:	60fa      	str	r2, [r7, #12]
 800f456:	781b      	ldrb	r3, [r3, #0]
 800f458:	3b30      	subs	r3, #48	@ 0x30
 800f45a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800f45c:	68bb      	ldr	r3, [r7, #8]
 800f45e:	2b09      	cmp	r3, #9
 800f460:	d80e      	bhi.n	800f480 <get_ldnumber+0x72>
 800f462:	68fa      	ldr	r2, [r7, #12]
 800f464:	697b      	ldr	r3, [r7, #20]
 800f466:	429a      	cmp	r2, r3
 800f468:	d10a      	bne.n	800f480 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800f46a:	68bb      	ldr	r3, [r7, #8]
 800f46c:	2b00      	cmp	r3, #0
 800f46e:	d107      	bne.n	800f480 <get_ldnumber+0x72>
					vol = (int)i;
 800f470:	68bb      	ldr	r3, [r7, #8]
 800f472:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800f474:	697b      	ldr	r3, [r7, #20]
 800f476:	3301      	adds	r3, #1
 800f478:	617b      	str	r3, [r7, #20]
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	697a      	ldr	r2, [r7, #20]
 800f47e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800f480:	693b      	ldr	r3, [r7, #16]
 800f482:	e002      	b.n	800f48a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800f484:	2300      	movs	r3, #0
 800f486:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800f488:	693b      	ldr	r3, [r7, #16]
}
 800f48a:	4618      	mov	r0, r3
 800f48c:	371c      	adds	r7, #28
 800f48e:	46bd      	mov	sp, r7
 800f490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f494:	4770      	bx	lr
	...

0800f498 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800f498:	b580      	push	{r7, lr}
 800f49a:	b082      	sub	sp, #8
 800f49c:	af00      	add	r7, sp, #0
 800f49e:	6078      	str	r0, [r7, #4]
 800f4a0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	2200      	movs	r2, #0
 800f4a6:	70da      	strb	r2, [r3, #3]
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	f04f 32ff 	mov.w	r2, #4294967295
 800f4ae:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800f4b0:	6839      	ldr	r1, [r7, #0]
 800f4b2:	6878      	ldr	r0, [r7, #4]
 800f4b4:	f7fe facc 	bl	800da50 <move_window>
 800f4b8:	4603      	mov	r3, r0
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d001      	beq.n	800f4c2 <check_fs+0x2a>
 800f4be:	2304      	movs	r3, #4
 800f4c0:	e038      	b.n	800f534 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	3334      	adds	r3, #52	@ 0x34
 800f4c6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800f4ca:	4618      	mov	r0, r3
 800f4cc:	f7fe f80e 	bl	800d4ec <ld_word>
 800f4d0:	4603      	mov	r3, r0
 800f4d2:	461a      	mov	r2, r3
 800f4d4:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800f4d8:	429a      	cmp	r2, r3
 800f4da:	d001      	beq.n	800f4e0 <check_fs+0x48>
 800f4dc:	2303      	movs	r3, #3
 800f4de:	e029      	b.n	800f534 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800f4e6:	2be9      	cmp	r3, #233	@ 0xe9
 800f4e8:	d009      	beq.n	800f4fe <check_fs+0x66>
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800f4f0:	2beb      	cmp	r3, #235	@ 0xeb
 800f4f2:	d11e      	bne.n	800f532 <check_fs+0x9a>
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800f4fa:	2b90      	cmp	r3, #144	@ 0x90
 800f4fc:	d119      	bne.n	800f532 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	3334      	adds	r3, #52	@ 0x34
 800f502:	3336      	adds	r3, #54	@ 0x36
 800f504:	4618      	mov	r0, r3
 800f506:	f7fe f80a 	bl	800d51e <ld_dword>
 800f50a:	4603      	mov	r3, r0
 800f50c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800f510:	4a0a      	ldr	r2, [pc, #40]	@ (800f53c <check_fs+0xa4>)
 800f512:	4293      	cmp	r3, r2
 800f514:	d101      	bne.n	800f51a <check_fs+0x82>
 800f516:	2300      	movs	r3, #0
 800f518:	e00c      	b.n	800f534 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	3334      	adds	r3, #52	@ 0x34
 800f51e:	3352      	adds	r3, #82	@ 0x52
 800f520:	4618      	mov	r0, r3
 800f522:	f7fd fffc 	bl	800d51e <ld_dword>
 800f526:	4603      	mov	r3, r0
 800f528:	4a05      	ldr	r2, [pc, #20]	@ (800f540 <check_fs+0xa8>)
 800f52a:	4293      	cmp	r3, r2
 800f52c:	d101      	bne.n	800f532 <check_fs+0x9a>
 800f52e:	2300      	movs	r3, #0
 800f530:	e000      	b.n	800f534 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800f532:	2302      	movs	r3, #2
}
 800f534:	4618      	mov	r0, r3
 800f536:	3708      	adds	r7, #8
 800f538:	46bd      	mov	sp, r7
 800f53a:	bd80      	pop	{r7, pc}
 800f53c:	00544146 	.word	0x00544146
 800f540:	33544146 	.word	0x33544146

0800f544 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800f544:	b580      	push	{r7, lr}
 800f546:	b096      	sub	sp, #88	@ 0x58
 800f548:	af00      	add	r7, sp, #0
 800f54a:	60f8      	str	r0, [r7, #12]
 800f54c:	60b9      	str	r1, [r7, #8]
 800f54e:	4613      	mov	r3, r2
 800f550:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800f552:	68bb      	ldr	r3, [r7, #8]
 800f554:	2200      	movs	r2, #0
 800f556:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800f558:	68f8      	ldr	r0, [r7, #12]
 800f55a:	f7ff ff58 	bl	800f40e <get_ldnumber>
 800f55e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800f560:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f562:	2b00      	cmp	r3, #0
 800f564:	da01      	bge.n	800f56a <find_volume+0x26>
 800f566:	230b      	movs	r3, #11
 800f568:	e22d      	b.n	800f9c6 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800f56a:	4aa1      	ldr	r2, [pc, #644]	@ (800f7f0 <find_volume+0x2ac>)
 800f56c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f56e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f572:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800f574:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f576:	2b00      	cmp	r3, #0
 800f578:	d101      	bne.n	800f57e <find_volume+0x3a>
 800f57a:	230c      	movs	r3, #12
 800f57c:	e223      	b.n	800f9c6 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800f57e:	68bb      	ldr	r3, [r7, #8]
 800f580:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f582:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800f584:	79fb      	ldrb	r3, [r7, #7]
 800f586:	f023 0301 	bic.w	r3, r3, #1
 800f58a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800f58c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f58e:	781b      	ldrb	r3, [r3, #0]
 800f590:	2b00      	cmp	r3, #0
 800f592:	d01a      	beq.n	800f5ca <find_volume+0x86>
		stat = disk_status(fs->drv);
 800f594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f596:	785b      	ldrb	r3, [r3, #1]
 800f598:	4618      	mov	r0, r3
 800f59a:	f7fd ff07 	bl	800d3ac <disk_status>
 800f59e:	4603      	mov	r3, r0
 800f5a0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800f5a4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f5a8:	f003 0301 	and.w	r3, r3, #1
 800f5ac:	2b00      	cmp	r3, #0
 800f5ae:	d10c      	bne.n	800f5ca <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800f5b0:	79fb      	ldrb	r3, [r7, #7]
 800f5b2:	2b00      	cmp	r3, #0
 800f5b4:	d007      	beq.n	800f5c6 <find_volume+0x82>
 800f5b6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f5ba:	f003 0304 	and.w	r3, r3, #4
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	d001      	beq.n	800f5c6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800f5c2:	230a      	movs	r3, #10
 800f5c4:	e1ff      	b.n	800f9c6 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800f5c6:	2300      	movs	r3, #0
 800f5c8:	e1fd      	b.n	800f9c6 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800f5ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5cc:	2200      	movs	r2, #0
 800f5ce:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800f5d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f5d2:	b2da      	uxtb	r2, r3
 800f5d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5d6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800f5d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5da:	785b      	ldrb	r3, [r3, #1]
 800f5dc:	4618      	mov	r0, r3
 800f5de:	f7fd feff 	bl	800d3e0 <disk_initialize>
 800f5e2:	4603      	mov	r3, r0
 800f5e4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800f5e8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f5ec:	f003 0301 	and.w	r3, r3, #1
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	d001      	beq.n	800f5f8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800f5f4:	2303      	movs	r3, #3
 800f5f6:	e1e6      	b.n	800f9c6 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800f5f8:	79fb      	ldrb	r3, [r7, #7]
 800f5fa:	2b00      	cmp	r3, #0
 800f5fc:	d007      	beq.n	800f60e <find_volume+0xca>
 800f5fe:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f602:	f003 0304 	and.w	r3, r3, #4
 800f606:	2b00      	cmp	r3, #0
 800f608:	d001      	beq.n	800f60e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800f60a:	230a      	movs	r3, #10
 800f60c:	e1db      	b.n	800f9c6 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800f60e:	2300      	movs	r3, #0
 800f610:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800f612:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f614:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f616:	f7ff ff3f 	bl	800f498 <check_fs>
 800f61a:	4603      	mov	r3, r0
 800f61c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800f620:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f624:	2b02      	cmp	r3, #2
 800f626:	d149      	bne.n	800f6bc <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800f628:	2300      	movs	r3, #0
 800f62a:	643b      	str	r3, [r7, #64]	@ 0x40
 800f62c:	e01e      	b.n	800f66c <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800f62e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f630:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800f634:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f636:	011b      	lsls	r3, r3, #4
 800f638:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800f63c:	4413      	add	r3, r2
 800f63e:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800f640:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f642:	3304      	adds	r3, #4
 800f644:	781b      	ldrb	r3, [r3, #0]
 800f646:	2b00      	cmp	r3, #0
 800f648:	d006      	beq.n	800f658 <find_volume+0x114>
 800f64a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f64c:	3308      	adds	r3, #8
 800f64e:	4618      	mov	r0, r3
 800f650:	f7fd ff65 	bl	800d51e <ld_dword>
 800f654:	4602      	mov	r2, r0
 800f656:	e000      	b.n	800f65a <find_volume+0x116>
 800f658:	2200      	movs	r2, #0
 800f65a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f65c:	009b      	lsls	r3, r3, #2
 800f65e:	3358      	adds	r3, #88	@ 0x58
 800f660:	443b      	add	r3, r7
 800f662:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800f666:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f668:	3301      	adds	r3, #1
 800f66a:	643b      	str	r3, [r7, #64]	@ 0x40
 800f66c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f66e:	2b03      	cmp	r3, #3
 800f670:	d9dd      	bls.n	800f62e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800f672:	2300      	movs	r3, #0
 800f674:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800f676:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d002      	beq.n	800f682 <find_volume+0x13e>
 800f67c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f67e:	3b01      	subs	r3, #1
 800f680:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800f682:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f684:	009b      	lsls	r3, r3, #2
 800f686:	3358      	adds	r3, #88	@ 0x58
 800f688:	443b      	add	r3, r7
 800f68a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800f68e:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800f690:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f692:	2b00      	cmp	r3, #0
 800f694:	d005      	beq.n	800f6a2 <find_volume+0x15e>
 800f696:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f698:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f69a:	f7ff fefd 	bl	800f498 <check_fs>
 800f69e:	4603      	mov	r3, r0
 800f6a0:	e000      	b.n	800f6a4 <find_volume+0x160>
 800f6a2:	2303      	movs	r3, #3
 800f6a4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800f6a8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f6ac:	2b01      	cmp	r3, #1
 800f6ae:	d905      	bls.n	800f6bc <find_volume+0x178>
 800f6b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f6b2:	3301      	adds	r3, #1
 800f6b4:	643b      	str	r3, [r7, #64]	@ 0x40
 800f6b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f6b8:	2b03      	cmp	r3, #3
 800f6ba:	d9e2      	bls.n	800f682 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800f6bc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f6c0:	2b04      	cmp	r3, #4
 800f6c2:	d101      	bne.n	800f6c8 <find_volume+0x184>
 800f6c4:	2301      	movs	r3, #1
 800f6c6:	e17e      	b.n	800f9c6 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800f6c8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f6cc:	2b01      	cmp	r3, #1
 800f6ce:	d901      	bls.n	800f6d4 <find_volume+0x190>
 800f6d0:	230d      	movs	r3, #13
 800f6d2:	e178      	b.n	800f9c6 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800f6d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6d6:	3334      	adds	r3, #52	@ 0x34
 800f6d8:	330b      	adds	r3, #11
 800f6da:	4618      	mov	r0, r3
 800f6dc:	f7fd ff06 	bl	800d4ec <ld_word>
 800f6e0:	4603      	mov	r3, r0
 800f6e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f6e6:	d001      	beq.n	800f6ec <find_volume+0x1a8>
 800f6e8:	230d      	movs	r3, #13
 800f6ea:	e16c      	b.n	800f9c6 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800f6ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6ee:	3334      	adds	r3, #52	@ 0x34
 800f6f0:	3316      	adds	r3, #22
 800f6f2:	4618      	mov	r0, r3
 800f6f4:	f7fd fefa 	bl	800d4ec <ld_word>
 800f6f8:	4603      	mov	r3, r0
 800f6fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800f6fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	d106      	bne.n	800f710 <find_volume+0x1cc>
 800f702:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f704:	3334      	adds	r3, #52	@ 0x34
 800f706:	3324      	adds	r3, #36	@ 0x24
 800f708:	4618      	mov	r0, r3
 800f70a:	f7fd ff08 	bl	800d51e <ld_dword>
 800f70e:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800f710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f712:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800f714:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800f716:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f718:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800f71c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f71e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800f720:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f722:	789b      	ldrb	r3, [r3, #2]
 800f724:	2b01      	cmp	r3, #1
 800f726:	d005      	beq.n	800f734 <find_volume+0x1f0>
 800f728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f72a:	789b      	ldrb	r3, [r3, #2]
 800f72c:	2b02      	cmp	r3, #2
 800f72e:	d001      	beq.n	800f734 <find_volume+0x1f0>
 800f730:	230d      	movs	r3, #13
 800f732:	e148      	b.n	800f9c6 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800f734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f736:	789b      	ldrb	r3, [r3, #2]
 800f738:	461a      	mov	r2, r3
 800f73a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f73c:	fb02 f303 	mul.w	r3, r2, r3
 800f740:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800f742:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f744:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f748:	461a      	mov	r2, r3
 800f74a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f74c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800f74e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f750:	895b      	ldrh	r3, [r3, #10]
 800f752:	2b00      	cmp	r3, #0
 800f754:	d008      	beq.n	800f768 <find_volume+0x224>
 800f756:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f758:	895b      	ldrh	r3, [r3, #10]
 800f75a:	461a      	mov	r2, r3
 800f75c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f75e:	895b      	ldrh	r3, [r3, #10]
 800f760:	3b01      	subs	r3, #1
 800f762:	4013      	ands	r3, r2
 800f764:	2b00      	cmp	r3, #0
 800f766:	d001      	beq.n	800f76c <find_volume+0x228>
 800f768:	230d      	movs	r3, #13
 800f76a:	e12c      	b.n	800f9c6 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800f76c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f76e:	3334      	adds	r3, #52	@ 0x34
 800f770:	3311      	adds	r3, #17
 800f772:	4618      	mov	r0, r3
 800f774:	f7fd feba 	bl	800d4ec <ld_word>
 800f778:	4603      	mov	r3, r0
 800f77a:	461a      	mov	r2, r3
 800f77c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f77e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800f780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f782:	891b      	ldrh	r3, [r3, #8]
 800f784:	f003 030f 	and.w	r3, r3, #15
 800f788:	b29b      	uxth	r3, r3
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d001      	beq.n	800f792 <find_volume+0x24e>
 800f78e:	230d      	movs	r3, #13
 800f790:	e119      	b.n	800f9c6 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800f792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f794:	3334      	adds	r3, #52	@ 0x34
 800f796:	3313      	adds	r3, #19
 800f798:	4618      	mov	r0, r3
 800f79a:	f7fd fea7 	bl	800d4ec <ld_word>
 800f79e:	4603      	mov	r3, r0
 800f7a0:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800f7a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	d106      	bne.n	800f7b6 <find_volume+0x272>
 800f7a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7aa:	3334      	adds	r3, #52	@ 0x34
 800f7ac:	3320      	adds	r3, #32
 800f7ae:	4618      	mov	r0, r3
 800f7b0:	f7fd feb5 	bl	800d51e <ld_dword>
 800f7b4:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800f7b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7b8:	3334      	adds	r3, #52	@ 0x34
 800f7ba:	330e      	adds	r3, #14
 800f7bc:	4618      	mov	r0, r3
 800f7be:	f7fd fe95 	bl	800d4ec <ld_word>
 800f7c2:	4603      	mov	r3, r0
 800f7c4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800f7c6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d101      	bne.n	800f7d0 <find_volume+0x28c>
 800f7cc:	230d      	movs	r3, #13
 800f7ce:	e0fa      	b.n	800f9c6 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800f7d0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800f7d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f7d4:	4413      	add	r3, r2
 800f7d6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f7d8:	8912      	ldrh	r2, [r2, #8]
 800f7da:	0912      	lsrs	r2, r2, #4
 800f7dc:	b292      	uxth	r2, r2
 800f7de:	4413      	add	r3, r2
 800f7e0:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800f7e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f7e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7e6:	429a      	cmp	r2, r3
 800f7e8:	d204      	bcs.n	800f7f4 <find_volume+0x2b0>
 800f7ea:	230d      	movs	r3, #13
 800f7ec:	e0eb      	b.n	800f9c6 <find_volume+0x482>
 800f7ee:	bf00      	nop
 800f7f0:	20000cec 	.word	0x20000cec
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800f7f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f7f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7f8:	1ad3      	subs	r3, r2, r3
 800f7fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f7fc:	8952      	ldrh	r2, [r2, #10]
 800f7fe:	fbb3 f3f2 	udiv	r3, r3, r2
 800f802:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800f804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f806:	2b00      	cmp	r3, #0
 800f808:	d101      	bne.n	800f80e <find_volume+0x2ca>
 800f80a:	230d      	movs	r3, #13
 800f80c:	e0db      	b.n	800f9c6 <find_volume+0x482>
		fmt = FS_FAT32;
 800f80e:	2303      	movs	r3, #3
 800f810:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800f814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f816:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800f81a:	4293      	cmp	r3, r2
 800f81c:	d802      	bhi.n	800f824 <find_volume+0x2e0>
 800f81e:	2302      	movs	r3, #2
 800f820:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800f824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f826:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800f82a:	4293      	cmp	r3, r2
 800f82c:	d802      	bhi.n	800f834 <find_volume+0x2f0>
 800f82e:	2301      	movs	r3, #1
 800f830:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800f834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f836:	1c9a      	adds	r2, r3, #2
 800f838:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f83a:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800f83c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f83e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f840:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800f842:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800f844:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f846:	441a      	add	r2, r3
 800f848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f84a:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800f84c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f84e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f850:	441a      	add	r2, r3
 800f852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f854:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 800f856:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f85a:	2b03      	cmp	r3, #3
 800f85c:	d11e      	bne.n	800f89c <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800f85e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f860:	3334      	adds	r3, #52	@ 0x34
 800f862:	332a      	adds	r3, #42	@ 0x2a
 800f864:	4618      	mov	r0, r3
 800f866:	f7fd fe41 	bl	800d4ec <ld_word>
 800f86a:	4603      	mov	r3, r0
 800f86c:	2b00      	cmp	r3, #0
 800f86e:	d001      	beq.n	800f874 <find_volume+0x330>
 800f870:	230d      	movs	r3, #13
 800f872:	e0a8      	b.n	800f9c6 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800f874:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f876:	891b      	ldrh	r3, [r3, #8]
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d001      	beq.n	800f880 <find_volume+0x33c>
 800f87c:	230d      	movs	r3, #13
 800f87e:	e0a2      	b.n	800f9c6 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800f880:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f882:	3334      	adds	r3, #52	@ 0x34
 800f884:	332c      	adds	r3, #44	@ 0x2c
 800f886:	4618      	mov	r0, r3
 800f888:	f7fd fe49 	bl	800d51e <ld_dword>
 800f88c:	4602      	mov	r2, r0
 800f88e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f890:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800f892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f894:	699b      	ldr	r3, [r3, #24]
 800f896:	009b      	lsls	r3, r3, #2
 800f898:	647b      	str	r3, [r7, #68]	@ 0x44
 800f89a:	e01f      	b.n	800f8dc <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800f89c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f89e:	891b      	ldrh	r3, [r3, #8]
 800f8a0:	2b00      	cmp	r3, #0
 800f8a2:	d101      	bne.n	800f8a8 <find_volume+0x364>
 800f8a4:	230d      	movs	r3, #13
 800f8a6:	e08e      	b.n	800f9c6 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800f8a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8aa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f8ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f8ae:	441a      	add	r2, r3
 800f8b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8b2:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800f8b4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f8b8:	2b02      	cmp	r3, #2
 800f8ba:	d103      	bne.n	800f8c4 <find_volume+0x380>
 800f8bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8be:	699b      	ldr	r3, [r3, #24]
 800f8c0:	005b      	lsls	r3, r3, #1
 800f8c2:	e00a      	b.n	800f8da <find_volume+0x396>
 800f8c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8c6:	699a      	ldr	r2, [r3, #24]
 800f8c8:	4613      	mov	r3, r2
 800f8ca:	005b      	lsls	r3, r3, #1
 800f8cc:	4413      	add	r3, r2
 800f8ce:	085a      	lsrs	r2, r3, #1
 800f8d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8d2:	699b      	ldr	r3, [r3, #24]
 800f8d4:	f003 0301 	and.w	r3, r3, #1
 800f8d8:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800f8da:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800f8dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8de:	69da      	ldr	r2, [r3, #28]
 800f8e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f8e2:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800f8e6:	0a5b      	lsrs	r3, r3, #9
 800f8e8:	429a      	cmp	r2, r3
 800f8ea:	d201      	bcs.n	800f8f0 <find_volume+0x3ac>
 800f8ec:	230d      	movs	r3, #13
 800f8ee:	e06a      	b.n	800f9c6 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800f8f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8f2:	f04f 32ff 	mov.w	r2, #4294967295
 800f8f6:	615a      	str	r2, [r3, #20]
 800f8f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8fa:	695a      	ldr	r2, [r3, #20]
 800f8fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8fe:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800f900:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f902:	2280      	movs	r2, #128	@ 0x80
 800f904:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800f906:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f90a:	2b03      	cmp	r3, #3
 800f90c:	d149      	bne.n	800f9a2 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800f90e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f910:	3334      	adds	r3, #52	@ 0x34
 800f912:	3330      	adds	r3, #48	@ 0x30
 800f914:	4618      	mov	r0, r3
 800f916:	f7fd fde9 	bl	800d4ec <ld_word>
 800f91a:	4603      	mov	r3, r0
 800f91c:	2b01      	cmp	r3, #1
 800f91e:	d140      	bne.n	800f9a2 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800f920:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f922:	3301      	adds	r3, #1
 800f924:	4619      	mov	r1, r3
 800f926:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f928:	f7fe f892 	bl	800da50 <move_window>
 800f92c:	4603      	mov	r3, r0
 800f92e:	2b00      	cmp	r3, #0
 800f930:	d137      	bne.n	800f9a2 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800f932:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f934:	2200      	movs	r2, #0
 800f936:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800f938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f93a:	3334      	adds	r3, #52	@ 0x34
 800f93c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800f940:	4618      	mov	r0, r3
 800f942:	f7fd fdd3 	bl	800d4ec <ld_word>
 800f946:	4603      	mov	r3, r0
 800f948:	461a      	mov	r2, r3
 800f94a:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800f94e:	429a      	cmp	r2, r3
 800f950:	d127      	bne.n	800f9a2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800f952:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f954:	3334      	adds	r3, #52	@ 0x34
 800f956:	4618      	mov	r0, r3
 800f958:	f7fd fde1 	bl	800d51e <ld_dword>
 800f95c:	4603      	mov	r3, r0
 800f95e:	4a1c      	ldr	r2, [pc, #112]	@ (800f9d0 <find_volume+0x48c>)
 800f960:	4293      	cmp	r3, r2
 800f962:	d11e      	bne.n	800f9a2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800f964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f966:	3334      	adds	r3, #52	@ 0x34
 800f968:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800f96c:	4618      	mov	r0, r3
 800f96e:	f7fd fdd6 	bl	800d51e <ld_dword>
 800f972:	4603      	mov	r3, r0
 800f974:	4a17      	ldr	r2, [pc, #92]	@ (800f9d4 <find_volume+0x490>)
 800f976:	4293      	cmp	r3, r2
 800f978:	d113      	bne.n	800f9a2 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800f97a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f97c:	3334      	adds	r3, #52	@ 0x34
 800f97e:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800f982:	4618      	mov	r0, r3
 800f984:	f7fd fdcb 	bl	800d51e <ld_dword>
 800f988:	4602      	mov	r2, r0
 800f98a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f98c:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800f98e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f990:	3334      	adds	r3, #52	@ 0x34
 800f992:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800f996:	4618      	mov	r0, r3
 800f998:	f7fd fdc1 	bl	800d51e <ld_dword>
 800f99c:	4602      	mov	r2, r0
 800f99e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9a0:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800f9a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9a4:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800f9a8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800f9aa:	4b0b      	ldr	r3, [pc, #44]	@ (800f9d8 <find_volume+0x494>)
 800f9ac:	881b      	ldrh	r3, [r3, #0]
 800f9ae:	3301      	adds	r3, #1
 800f9b0:	b29a      	uxth	r2, r3
 800f9b2:	4b09      	ldr	r3, [pc, #36]	@ (800f9d8 <find_volume+0x494>)
 800f9b4:	801a      	strh	r2, [r3, #0]
 800f9b6:	4b08      	ldr	r3, [pc, #32]	@ (800f9d8 <find_volume+0x494>)
 800f9b8:	881a      	ldrh	r2, [r3, #0]
 800f9ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9bc:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800f9be:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f9c0:	f7fd ffde 	bl	800d980 <clear_lock>
#endif
	return FR_OK;
 800f9c4:	2300      	movs	r3, #0
}
 800f9c6:	4618      	mov	r0, r3
 800f9c8:	3758      	adds	r7, #88	@ 0x58
 800f9ca:	46bd      	mov	sp, r7
 800f9cc:	bd80      	pop	{r7, pc}
 800f9ce:	bf00      	nop
 800f9d0:	41615252 	.word	0x41615252
 800f9d4:	61417272 	.word	0x61417272
 800f9d8:	20000cf0 	.word	0x20000cf0

0800f9dc <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800f9dc:	b580      	push	{r7, lr}
 800f9de:	b084      	sub	sp, #16
 800f9e0:	af00      	add	r7, sp, #0
 800f9e2:	6078      	str	r0, [r7, #4]
 800f9e4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800f9e6:	2309      	movs	r3, #9
 800f9e8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	2b00      	cmp	r3, #0
 800f9ee:	d01c      	beq.n	800fa2a <validate+0x4e>
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	681b      	ldr	r3, [r3, #0]
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	d018      	beq.n	800fa2a <validate+0x4e>
 800f9f8:	687b      	ldr	r3, [r7, #4]
 800f9fa:	681b      	ldr	r3, [r3, #0]
 800f9fc:	781b      	ldrb	r3, [r3, #0]
 800f9fe:	2b00      	cmp	r3, #0
 800fa00:	d013      	beq.n	800fa2a <validate+0x4e>
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	889a      	ldrh	r2, [r3, #4]
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	88db      	ldrh	r3, [r3, #6]
 800fa0c:	429a      	cmp	r2, r3
 800fa0e:	d10c      	bne.n	800fa2a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	681b      	ldr	r3, [r3, #0]
 800fa14:	785b      	ldrb	r3, [r3, #1]
 800fa16:	4618      	mov	r0, r3
 800fa18:	f7fd fcc8 	bl	800d3ac <disk_status>
 800fa1c:	4603      	mov	r3, r0
 800fa1e:	f003 0301 	and.w	r3, r3, #1
 800fa22:	2b00      	cmp	r3, #0
 800fa24:	d101      	bne.n	800fa2a <validate+0x4e>
			res = FR_OK;
 800fa26:	2300      	movs	r3, #0
 800fa28:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800fa2a:	7bfb      	ldrb	r3, [r7, #15]
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d102      	bne.n	800fa36 <validate+0x5a>
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	681b      	ldr	r3, [r3, #0]
 800fa34:	e000      	b.n	800fa38 <validate+0x5c>
 800fa36:	2300      	movs	r3, #0
 800fa38:	683a      	ldr	r2, [r7, #0]
 800fa3a:	6013      	str	r3, [r2, #0]
	return res;
 800fa3c:	7bfb      	ldrb	r3, [r7, #15]
}
 800fa3e:	4618      	mov	r0, r3
 800fa40:	3710      	adds	r7, #16
 800fa42:	46bd      	mov	sp, r7
 800fa44:	bd80      	pop	{r7, pc}
	...

0800fa48 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800fa48:	b580      	push	{r7, lr}
 800fa4a:	b088      	sub	sp, #32
 800fa4c:	af00      	add	r7, sp, #0
 800fa4e:	60f8      	str	r0, [r7, #12]
 800fa50:	60b9      	str	r1, [r7, #8]
 800fa52:	4613      	mov	r3, r2
 800fa54:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800fa56:	68bb      	ldr	r3, [r7, #8]
 800fa58:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800fa5a:	f107 0310 	add.w	r3, r7, #16
 800fa5e:	4618      	mov	r0, r3
 800fa60:	f7ff fcd5 	bl	800f40e <get_ldnumber>
 800fa64:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800fa66:	69fb      	ldr	r3, [r7, #28]
 800fa68:	2b00      	cmp	r3, #0
 800fa6a:	da01      	bge.n	800fa70 <f_mount+0x28>
 800fa6c:	230b      	movs	r3, #11
 800fa6e:	e02b      	b.n	800fac8 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800fa70:	4a17      	ldr	r2, [pc, #92]	@ (800fad0 <f_mount+0x88>)
 800fa72:	69fb      	ldr	r3, [r7, #28]
 800fa74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fa78:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800fa7a:	69bb      	ldr	r3, [r7, #24]
 800fa7c:	2b00      	cmp	r3, #0
 800fa7e:	d005      	beq.n	800fa8c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800fa80:	69b8      	ldr	r0, [r7, #24]
 800fa82:	f7fd ff7d 	bl	800d980 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800fa86:	69bb      	ldr	r3, [r7, #24]
 800fa88:	2200      	movs	r2, #0
 800fa8a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	d002      	beq.n	800fa98 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800fa92:	68fb      	ldr	r3, [r7, #12]
 800fa94:	2200      	movs	r2, #0
 800fa96:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800fa98:	68fa      	ldr	r2, [r7, #12]
 800fa9a:	490d      	ldr	r1, [pc, #52]	@ (800fad0 <f_mount+0x88>)
 800fa9c:	69fb      	ldr	r3, [r7, #28]
 800fa9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800faa2:	68fb      	ldr	r3, [r7, #12]
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	d002      	beq.n	800faae <f_mount+0x66>
 800faa8:	79fb      	ldrb	r3, [r7, #7]
 800faaa:	2b01      	cmp	r3, #1
 800faac:	d001      	beq.n	800fab2 <f_mount+0x6a>
 800faae:	2300      	movs	r3, #0
 800fab0:	e00a      	b.n	800fac8 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800fab2:	f107 010c 	add.w	r1, r7, #12
 800fab6:	f107 0308 	add.w	r3, r7, #8
 800faba:	2200      	movs	r2, #0
 800fabc:	4618      	mov	r0, r3
 800fabe:	f7ff fd41 	bl	800f544 <find_volume>
 800fac2:	4603      	mov	r3, r0
 800fac4:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800fac6:	7dfb      	ldrb	r3, [r7, #23]
}
 800fac8:	4618      	mov	r0, r3
 800faca:	3720      	adds	r7, #32
 800facc:	46bd      	mov	sp, r7
 800face:	bd80      	pop	{r7, pc}
 800fad0:	20000cec 	.word	0x20000cec

0800fad4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800fad4:	b580      	push	{r7, lr}
 800fad6:	f5ad 7d1a 	sub.w	sp, sp, #616	@ 0x268
 800fada:	af00      	add	r7, sp, #0
 800fadc:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fae0:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fae4:	6018      	str	r0, [r3, #0]
 800fae6:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800faea:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800faee:	6019      	str	r1, [r3, #0]
 800faf0:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800faf4:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800faf8:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800fafa:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fafe:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fb02:	681b      	ldr	r3, [r3, #0]
 800fb04:	2b00      	cmp	r3, #0
 800fb06:	d101      	bne.n	800fb0c <f_open+0x38>
 800fb08:	2309      	movs	r3, #9
 800fb0a:	e291      	b.n	8010030 <f_open+0x55c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800fb0c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fb10:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800fb14:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800fb18:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800fb1c:	7812      	ldrb	r2, [r2, #0]
 800fb1e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800fb22:	701a      	strb	r2, [r3, #0]
	res = find_volume(&path, &fs, mode);
 800fb24:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fb28:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800fb2c:	781a      	ldrb	r2, [r3, #0]
 800fb2e:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 800fb32:	f107 0308 	add.w	r3, r7, #8
 800fb36:	4618      	mov	r0, r3
 800fb38:	f7ff fd04 	bl	800f544 <find_volume>
 800fb3c:	4603      	mov	r3, r0
 800fb3e:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
	if (res == FR_OK) {
 800fb42:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800fb46:	2b00      	cmp	r3, #0
 800fb48:	f040 8265 	bne.w	8010016 <f_open+0x542>
		dj.obj.fs = fs;
 800fb4c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800fb50:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
		INIT_NAMBUF(fs);
 800fb54:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800fb58:	f107 0214 	add.w	r2, r7, #20
 800fb5c:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800fb5e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fb62:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800fb66:	681a      	ldr	r2, [r3, #0]
 800fb68:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800fb6c:	4611      	mov	r1, r2
 800fb6e:	4618      	mov	r0, r3
 800fb70:	f7ff fbdc 	bl	800f32c <follow_path>
 800fb74:	4603      	mov	r3, r0
 800fb76:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800fb7a:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800fb7e:	2b00      	cmp	r3, #0
 800fb80:	d11c      	bne.n	800fbbc <f_open+0xe8>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800fb82:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 800fb86:	b25b      	sxtb	r3, r3
 800fb88:	2b00      	cmp	r3, #0
 800fb8a:	da03      	bge.n	800fb94 <f_open+0xc0>
				res = FR_INVALID_NAME;
 800fb8c:	2306      	movs	r3, #6
 800fb8e:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800fb92:	e013      	b.n	800fbbc <f_open+0xe8>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800fb94:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fb98:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800fb9c:	781b      	ldrb	r3, [r3, #0]
 800fb9e:	2b01      	cmp	r3, #1
 800fba0:	bf8c      	ite	hi
 800fba2:	2301      	movhi	r3, #1
 800fba4:	2300      	movls	r3, #0
 800fba6:	b2db      	uxtb	r3, r3
 800fba8:	461a      	mov	r2, r3
 800fbaa:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800fbae:	4611      	mov	r1, r2
 800fbb0:	4618      	mov	r0, r3
 800fbb2:	f7fd fd9d 	bl	800d6f0 <chk_lock>
 800fbb6:	4603      	mov	r3, r0
 800fbb8:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800fbbc:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fbc0:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800fbc4:	781b      	ldrb	r3, [r3, #0]
 800fbc6:	f003 031c 	and.w	r3, r3, #28
 800fbca:	2b00      	cmp	r3, #0
 800fbcc:	f000 80a7 	beq.w	800fd1e <f_open+0x24a>
			if (res != FR_OK) {					/* No file, create new */
 800fbd0:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800fbd4:	2b00      	cmp	r3, #0
 800fbd6:	d01f      	beq.n	800fc18 <f_open+0x144>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800fbd8:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800fbdc:	2b04      	cmp	r3, #4
 800fbde:	d10e      	bne.n	800fbfe <f_open+0x12a>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800fbe0:	f7fd fde2 	bl	800d7a8 <enq_lock>
 800fbe4:	4603      	mov	r3, r0
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	d006      	beq.n	800fbf8 <f_open+0x124>
 800fbea:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800fbee:	4618      	mov	r0, r3
 800fbf0:	f7fe ffc4 	bl	800eb7c <dir_register>
 800fbf4:	4603      	mov	r3, r0
 800fbf6:	e000      	b.n	800fbfa <f_open+0x126>
 800fbf8:	2312      	movs	r3, #18
 800fbfa:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800fbfe:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fc02:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800fc06:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800fc0a:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800fc0e:	7812      	ldrb	r2, [r2, #0]
 800fc10:	f042 0208 	orr.w	r2, r2, #8
 800fc14:	701a      	strb	r2, [r3, #0]
 800fc16:	e015      	b.n	800fc44 <f_open+0x170>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800fc18:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 800fc1c:	f003 0311 	and.w	r3, r3, #17
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d003      	beq.n	800fc2c <f_open+0x158>
					res = FR_DENIED;
 800fc24:	2307      	movs	r3, #7
 800fc26:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800fc2a:	e00b      	b.n	800fc44 <f_open+0x170>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800fc2c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fc30:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800fc34:	781b      	ldrb	r3, [r3, #0]
 800fc36:	f003 0304 	and.w	r3, r3, #4
 800fc3a:	2b00      	cmp	r3, #0
 800fc3c:	d002      	beq.n	800fc44 <f_open+0x170>
 800fc3e:	2308      	movs	r3, #8
 800fc40:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800fc44:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800fc48:	2b00      	cmp	r3, #0
 800fc4a:	f040 8088 	bne.w	800fd5e <f_open+0x28a>
 800fc4e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fc52:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800fc56:	781b      	ldrb	r3, [r3, #0]
 800fc58:	f003 0308 	and.w	r3, r3, #8
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	d07e      	beq.n	800fd5e <f_open+0x28a>
				dw = GET_FATTIME();
 800fc60:	f7fd f9c4 	bl	800cfec <get_fattime>
 800fc64:	f8c7 0258 	str.w	r0, [r7, #600]	@ 0x258
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800fc68:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800fc6c:	330e      	adds	r3, #14
 800fc6e:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 800fc72:	4618      	mov	r0, r3
 800fc74:	f7fd fc91 	bl	800d59a <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800fc78:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800fc7c:	3316      	adds	r3, #22
 800fc7e:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 800fc82:	4618      	mov	r0, r3
 800fc84:	f7fd fc89 	bl	800d59a <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800fc88:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800fc8c:	330b      	adds	r3, #11
 800fc8e:	2220      	movs	r2, #32
 800fc90:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800fc92:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800fc96:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800fc9a:	4611      	mov	r1, r2
 800fc9c:	4618      	mov	r0, r3
 800fc9e:	f7fe fbdb 	bl	800e458 <ld_clust>
 800fca2:	f8c7 0254 	str.w	r0, [r7, #596]	@ 0x254
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800fca6:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800fcaa:	f8d7 1238 	ldr.w	r1, [r7, #568]	@ 0x238
 800fcae:	2200      	movs	r2, #0
 800fcb0:	4618      	mov	r0, r3
 800fcb2:	f7fe fbf0 	bl	800e496 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800fcb6:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800fcba:	331c      	adds	r3, #28
 800fcbc:	2100      	movs	r1, #0
 800fcbe:	4618      	mov	r0, r3
 800fcc0:	f7fd fc6b 	bl	800d59a <st_dword>
					fs->wflag = 1;
 800fcc4:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800fcc8:	2201      	movs	r2, #1
 800fcca:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800fccc:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 800fcd0:	2b00      	cmp	r3, #0
 800fcd2:	d044      	beq.n	800fd5e <f_open+0x28a>
						dw = fs->winsect;
 800fcd4:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800fcd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fcda:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
						res = remove_chain(&dj.obj, cl, 0);
 800fcde:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800fce2:	2200      	movs	r2, #0
 800fce4:	f8d7 1254 	ldr.w	r1, [r7, #596]	@ 0x254
 800fce8:	4618      	mov	r0, r3
 800fcea:	f7fe f8fd 	bl	800dee8 <remove_chain>
 800fcee:	4603      	mov	r3, r0
 800fcf0:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
						if (res == FR_OK) {
 800fcf4:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800fcf8:	2b00      	cmp	r3, #0
 800fcfa:	d130      	bne.n	800fd5e <f_open+0x28a>
							res = move_window(fs, dw);
 800fcfc:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800fd00:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 800fd04:	4618      	mov	r0, r3
 800fd06:	f7fd fea3 	bl	800da50 <move_window>
 800fd0a:	4603      	mov	r3, r0
 800fd0c:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800fd10:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800fd14:	f8d7 2254 	ldr.w	r2, [r7, #596]	@ 0x254
 800fd18:	3a01      	subs	r2, #1
 800fd1a:	611a      	str	r2, [r3, #16]
 800fd1c:	e01f      	b.n	800fd5e <f_open+0x28a>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800fd1e:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800fd22:	2b00      	cmp	r3, #0
 800fd24:	d11b      	bne.n	800fd5e <f_open+0x28a>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800fd26:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 800fd2a:	f003 0310 	and.w	r3, r3, #16
 800fd2e:	2b00      	cmp	r3, #0
 800fd30:	d003      	beq.n	800fd3a <f_open+0x266>
					res = FR_NO_FILE;
 800fd32:	2304      	movs	r3, #4
 800fd34:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800fd38:	e011      	b.n	800fd5e <f_open+0x28a>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800fd3a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fd3e:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800fd42:	781b      	ldrb	r3, [r3, #0]
 800fd44:	f003 0302 	and.w	r3, r3, #2
 800fd48:	2b00      	cmp	r3, #0
 800fd4a:	d008      	beq.n	800fd5e <f_open+0x28a>
 800fd4c:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 800fd50:	f003 0301 	and.w	r3, r3, #1
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	d002      	beq.n	800fd5e <f_open+0x28a>
						res = FR_DENIED;
 800fd58:	2307      	movs	r3, #7
 800fd5a:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
					}
				}
			}
		}
		if (res == FR_OK) {
 800fd5e:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	d148      	bne.n	800fdf8 <f_open+0x324>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800fd66:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fd6a:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800fd6e:	781b      	ldrb	r3, [r3, #0]
 800fd70:	f003 0308 	and.w	r3, r3, #8
 800fd74:	2b00      	cmp	r3, #0
 800fd76:	d00b      	beq.n	800fd90 <f_open+0x2bc>
				mode |= FA_MODIFIED;
 800fd78:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fd7c:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800fd80:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800fd84:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800fd88:	7812      	ldrb	r2, [r2, #0]
 800fd8a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800fd8e:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800fd90:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800fd94:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fd96:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fd9a:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fd9e:	681b      	ldr	r3, [r3, #0]
 800fda0:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800fda2:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800fda6:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fdaa:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fdae:	681b      	ldr	r3, [r3, #0]
 800fdb0:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800fdb2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fdb6:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800fdba:	781b      	ldrb	r3, [r3, #0]
 800fdbc:	2b01      	cmp	r3, #1
 800fdbe:	bf8c      	ite	hi
 800fdc0:	2301      	movhi	r3, #1
 800fdc2:	2300      	movls	r3, #0
 800fdc4:	b2db      	uxtb	r3, r3
 800fdc6:	461a      	mov	r2, r3
 800fdc8:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800fdcc:	4611      	mov	r1, r2
 800fdce:	4618      	mov	r0, r3
 800fdd0:	f7fd fd0c 	bl	800d7ec <inc_lock>
 800fdd4:	4602      	mov	r2, r0
 800fdd6:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fdda:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fdde:	681b      	ldr	r3, [r3, #0]
 800fde0:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800fde2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fde6:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fdea:	681b      	ldr	r3, [r3, #0]
 800fdec:	691b      	ldr	r3, [r3, #16]
 800fdee:	2b00      	cmp	r3, #0
 800fdf0:	d102      	bne.n	800fdf8 <f_open+0x324>
 800fdf2:	2302      	movs	r3, #2
 800fdf4:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				}
			}
		}
#endif

		if (res == FR_OK) {
 800fdf8:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	f040 810a 	bne.w	8010016 <f_open+0x542>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800fe02:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800fe06:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800fe0a:	4611      	mov	r1, r2
 800fe0c:	4618      	mov	r0, r3
 800fe0e:	f7fe fb23 	bl	800e458 <ld_clust>
 800fe12:	4602      	mov	r2, r0
 800fe14:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fe18:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fe1c:	681b      	ldr	r3, [r3, #0]
 800fe1e:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800fe20:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800fe24:	331c      	adds	r3, #28
 800fe26:	4618      	mov	r0, r3
 800fe28:	f7fd fb79 	bl	800d51e <ld_dword>
 800fe2c:	4602      	mov	r2, r0
 800fe2e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fe32:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fe36:	681b      	ldr	r3, [r3, #0]
 800fe38:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800fe3a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fe3e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fe42:	681b      	ldr	r3, [r3, #0]
 800fe44:	2200      	movs	r2, #0
 800fe46:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800fe48:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 800fe4c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fe50:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fe54:	681b      	ldr	r3, [r3, #0]
 800fe56:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800fe58:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800fe5c:	88da      	ldrh	r2, [r3, #6]
 800fe5e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fe62:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fe66:	681b      	ldr	r3, [r3, #0]
 800fe68:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800fe6a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fe6e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fe72:	681b      	ldr	r3, [r3, #0]
 800fe74:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800fe78:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800fe7c:	7812      	ldrb	r2, [r2, #0]
 800fe7e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800fe80:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fe84:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fe88:	681b      	ldr	r3, [r3, #0]
 800fe8a:	2200      	movs	r2, #0
 800fe8c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800fe8e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fe92:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fe96:	681b      	ldr	r3, [r3, #0]
 800fe98:	2200      	movs	r2, #0
 800fe9a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800fe9c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fea0:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fea4:	681b      	ldr	r3, [r3, #0]
 800fea6:	2200      	movs	r2, #0
 800fea8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800feaa:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800feae:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800feb2:	681b      	ldr	r3, [r3, #0]
 800feb4:	3330      	adds	r3, #48	@ 0x30
 800feb6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800feba:	2100      	movs	r1, #0
 800febc:	4618      	mov	r0, r3
 800febe:	f7fd fbb9 	bl	800d634 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800fec2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fec6:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800feca:	781b      	ldrb	r3, [r3, #0]
 800fecc:	f003 0320 	and.w	r3, r3, #32
 800fed0:	2b00      	cmp	r3, #0
 800fed2:	f000 80a0 	beq.w	8010016 <f_open+0x542>
 800fed6:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800feda:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fede:	681b      	ldr	r3, [r3, #0]
 800fee0:	68db      	ldr	r3, [r3, #12]
 800fee2:	2b00      	cmp	r3, #0
 800fee4:	f000 8097 	beq.w	8010016 <f_open+0x542>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800fee8:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800feec:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fef0:	681b      	ldr	r3, [r3, #0]
 800fef2:	68da      	ldr	r2, [r3, #12]
 800fef4:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fef8:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fefc:	681b      	ldr	r3, [r3, #0]
 800fefe:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800ff00:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800ff04:	895b      	ldrh	r3, [r3, #10]
 800ff06:	025b      	lsls	r3, r3, #9
 800ff08:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800ff0c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ff10:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ff14:	681b      	ldr	r3, [r3, #0]
 800ff16:	689b      	ldr	r3, [r3, #8]
 800ff18:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ff1c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ff20:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ff24:	681b      	ldr	r3, [r3, #0]
 800ff26:	68db      	ldr	r3, [r3, #12]
 800ff28:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 800ff2c:	e021      	b.n	800ff72 <f_open+0x49e>
					clst = get_fat(&fp->obj, clst);
 800ff2e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ff32:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ff36:	681b      	ldr	r3, [r3, #0]
 800ff38:	f8d7 1260 	ldr.w	r1, [r7, #608]	@ 0x260
 800ff3c:	4618      	mov	r0, r3
 800ff3e:	f7fd fe42 	bl	800dbc6 <get_fat>
 800ff42:	f8c7 0260 	str.w	r0, [r7, #608]	@ 0x260
					if (clst <= 1) res = FR_INT_ERR;
 800ff46:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 800ff4a:	2b01      	cmp	r3, #1
 800ff4c:	d802      	bhi.n	800ff54 <f_open+0x480>
 800ff4e:	2302      	movs	r3, #2
 800ff50:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800ff54:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 800ff58:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff5c:	d102      	bne.n	800ff64 <f_open+0x490>
 800ff5e:	2301      	movs	r3, #1
 800ff60:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ff64:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 800ff68:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 800ff6c:	1ad3      	subs	r3, r2, r3
 800ff6e:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 800ff72:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800ff76:	2b00      	cmp	r3, #0
 800ff78:	d105      	bne.n	800ff86 <f_open+0x4b2>
 800ff7a:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 800ff7e:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 800ff82:	429a      	cmp	r2, r3
 800ff84:	d8d3      	bhi.n	800ff2e <f_open+0x45a>
				}
				fp->clust = clst;
 800ff86:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ff8a:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ff8e:	681b      	ldr	r3, [r3, #0]
 800ff90:	f8d7 2260 	ldr.w	r2, [r7, #608]	@ 0x260
 800ff94:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800ff96:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800ff9a:	2b00      	cmp	r3, #0
 800ff9c:	d13b      	bne.n	8010016 <f_open+0x542>
 800ff9e:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 800ffa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ffa6:	2b00      	cmp	r3, #0
 800ffa8:	d035      	beq.n	8010016 <f_open+0x542>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800ffaa:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800ffae:	f8d7 1260 	ldr.w	r1, [r7, #608]	@ 0x260
 800ffb2:	4618      	mov	r0, r3
 800ffb4:	f7fd fde8 	bl	800db88 <clust2sect>
 800ffb8:	f8c7 024c 	str.w	r0, [r7, #588]	@ 0x24c
 800ffbc:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 800ffc0:	2b00      	cmp	r3, #0
 800ffc2:	d103      	bne.n	800ffcc <f_open+0x4f8>
						res = FR_INT_ERR;
 800ffc4:	2302      	movs	r3, #2
 800ffc6:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800ffca:	e024      	b.n	8010016 <f_open+0x542>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800ffcc:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 800ffd0:	0a5a      	lsrs	r2, r3, #9
 800ffd2:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 800ffd6:	441a      	add	r2, r3
 800ffd8:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ffdc:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ffe0:	681b      	ldr	r3, [r3, #0]
 800ffe2:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800ffe4:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800ffe8:	7858      	ldrb	r0, [r3, #1]
 800ffea:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ffee:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800fff2:	681b      	ldr	r3, [r3, #0]
 800fff4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800fff8:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800fffc:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8010000:	681b      	ldr	r3, [r3, #0]
 8010002:	6a1a      	ldr	r2, [r3, #32]
 8010004:	2301      	movs	r3, #1
 8010006:	f7fd fa13 	bl	800d430 <disk_read>
 801000a:	4603      	mov	r3, r0
 801000c:	2b00      	cmp	r3, #0
 801000e:	d002      	beq.n	8010016 <f_open+0x542>
 8010010:	2301      	movs	r3, #1
 8010012:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8010016:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 801001a:	2b00      	cmp	r3, #0
 801001c:	d006      	beq.n	801002c <f_open+0x558>
 801001e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8010022:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8010026:	681b      	ldr	r3, [r3, #0]
 8010028:	2200      	movs	r2, #0
 801002a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 801002c:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
}
 8010030:	4618      	mov	r0, r3
 8010032:	f507 771a 	add.w	r7, r7, #616	@ 0x268
 8010036:	46bd      	mov	sp, r7
 8010038:	bd80      	pop	{r7, pc}

0801003a <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 801003a:	b580      	push	{r7, lr}
 801003c:	b08c      	sub	sp, #48	@ 0x30
 801003e:	af00      	add	r7, sp, #0
 8010040:	60f8      	str	r0, [r7, #12]
 8010042:	60b9      	str	r1, [r7, #8]
 8010044:	607a      	str	r2, [r7, #4]
 8010046:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8010048:	68bb      	ldr	r3, [r7, #8]
 801004a:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 801004c:	683b      	ldr	r3, [r7, #0]
 801004e:	2200      	movs	r2, #0
 8010050:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8010052:	68fb      	ldr	r3, [r7, #12]
 8010054:	f107 0210 	add.w	r2, r7, #16
 8010058:	4611      	mov	r1, r2
 801005a:	4618      	mov	r0, r3
 801005c:	f7ff fcbe 	bl	800f9dc <validate>
 8010060:	4603      	mov	r3, r0
 8010062:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8010066:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801006a:	2b00      	cmp	r3, #0
 801006c:	d107      	bne.n	801007e <f_write+0x44>
 801006e:	68fb      	ldr	r3, [r7, #12]
 8010070:	7d5b      	ldrb	r3, [r3, #21]
 8010072:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8010076:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801007a:	2b00      	cmp	r3, #0
 801007c:	d002      	beq.n	8010084 <f_write+0x4a>
 801007e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010082:	e14b      	b.n	801031c <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8010084:	68fb      	ldr	r3, [r7, #12]
 8010086:	7d1b      	ldrb	r3, [r3, #20]
 8010088:	f003 0302 	and.w	r3, r3, #2
 801008c:	2b00      	cmp	r3, #0
 801008e:	d101      	bne.n	8010094 <f_write+0x5a>
 8010090:	2307      	movs	r3, #7
 8010092:	e143      	b.n	801031c <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8010094:	68fb      	ldr	r3, [r7, #12]
 8010096:	699a      	ldr	r2, [r3, #24]
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	441a      	add	r2, r3
 801009c:	68fb      	ldr	r3, [r7, #12]
 801009e:	699b      	ldr	r3, [r3, #24]
 80100a0:	429a      	cmp	r2, r3
 80100a2:	f080 812d 	bcs.w	8010300 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80100a6:	68fb      	ldr	r3, [r7, #12]
 80100a8:	699b      	ldr	r3, [r3, #24]
 80100aa:	43db      	mvns	r3, r3
 80100ac:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80100ae:	e127      	b.n	8010300 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80100b0:	68fb      	ldr	r3, [r7, #12]
 80100b2:	699b      	ldr	r3, [r3, #24]
 80100b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80100b8:	2b00      	cmp	r3, #0
 80100ba:	f040 80e3 	bne.w	8010284 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80100be:	68fb      	ldr	r3, [r7, #12]
 80100c0:	699b      	ldr	r3, [r3, #24]
 80100c2:	0a5b      	lsrs	r3, r3, #9
 80100c4:	693a      	ldr	r2, [r7, #16]
 80100c6:	8952      	ldrh	r2, [r2, #10]
 80100c8:	3a01      	subs	r2, #1
 80100ca:	4013      	ands	r3, r2
 80100cc:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80100ce:	69bb      	ldr	r3, [r7, #24]
 80100d0:	2b00      	cmp	r3, #0
 80100d2:	d143      	bne.n	801015c <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80100d4:	68fb      	ldr	r3, [r7, #12]
 80100d6:	699b      	ldr	r3, [r3, #24]
 80100d8:	2b00      	cmp	r3, #0
 80100da:	d10c      	bne.n	80100f6 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80100dc:	68fb      	ldr	r3, [r7, #12]
 80100de:	689b      	ldr	r3, [r3, #8]
 80100e0:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80100e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100e4:	2b00      	cmp	r3, #0
 80100e6:	d11a      	bne.n	801011e <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80100e8:	68fb      	ldr	r3, [r7, #12]
 80100ea:	2100      	movs	r1, #0
 80100ec:	4618      	mov	r0, r3
 80100ee:	f7fd ff60 	bl	800dfb2 <create_chain>
 80100f2:	62b8      	str	r0, [r7, #40]	@ 0x28
 80100f4:	e013      	b.n	801011e <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80100f6:	68fb      	ldr	r3, [r7, #12]
 80100f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80100fa:	2b00      	cmp	r3, #0
 80100fc:	d007      	beq.n	801010e <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80100fe:	68fb      	ldr	r3, [r7, #12]
 8010100:	699b      	ldr	r3, [r3, #24]
 8010102:	4619      	mov	r1, r3
 8010104:	68f8      	ldr	r0, [r7, #12]
 8010106:	f7fd ffec 	bl	800e0e2 <clmt_clust>
 801010a:	62b8      	str	r0, [r7, #40]	@ 0x28
 801010c:	e007      	b.n	801011e <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 801010e:	68fa      	ldr	r2, [r7, #12]
 8010110:	68fb      	ldr	r3, [r7, #12]
 8010112:	69db      	ldr	r3, [r3, #28]
 8010114:	4619      	mov	r1, r3
 8010116:	4610      	mov	r0, r2
 8010118:	f7fd ff4b 	bl	800dfb2 <create_chain>
 801011c:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801011e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010120:	2b00      	cmp	r3, #0
 8010122:	f000 80f2 	beq.w	801030a <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8010126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010128:	2b01      	cmp	r3, #1
 801012a:	d104      	bne.n	8010136 <f_write+0xfc>
 801012c:	68fb      	ldr	r3, [r7, #12]
 801012e:	2202      	movs	r2, #2
 8010130:	755a      	strb	r2, [r3, #21]
 8010132:	2302      	movs	r3, #2
 8010134:	e0f2      	b.n	801031c <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010138:	f1b3 3fff 	cmp.w	r3, #4294967295
 801013c:	d104      	bne.n	8010148 <f_write+0x10e>
 801013e:	68fb      	ldr	r3, [r7, #12]
 8010140:	2201      	movs	r2, #1
 8010142:	755a      	strb	r2, [r3, #21]
 8010144:	2301      	movs	r3, #1
 8010146:	e0e9      	b.n	801031c <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8010148:	68fb      	ldr	r3, [r7, #12]
 801014a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801014c:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 801014e:	68fb      	ldr	r3, [r7, #12]
 8010150:	689b      	ldr	r3, [r3, #8]
 8010152:	2b00      	cmp	r3, #0
 8010154:	d102      	bne.n	801015c <f_write+0x122>
 8010156:	68fb      	ldr	r3, [r7, #12]
 8010158:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801015a:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 801015c:	68fb      	ldr	r3, [r7, #12]
 801015e:	7d1b      	ldrb	r3, [r3, #20]
 8010160:	b25b      	sxtb	r3, r3
 8010162:	2b00      	cmp	r3, #0
 8010164:	da18      	bge.n	8010198 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010166:	693b      	ldr	r3, [r7, #16]
 8010168:	7858      	ldrb	r0, [r3, #1]
 801016a:	68fb      	ldr	r3, [r7, #12]
 801016c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010170:	68fb      	ldr	r3, [r7, #12]
 8010172:	6a1a      	ldr	r2, [r3, #32]
 8010174:	2301      	movs	r3, #1
 8010176:	f7fd f97b 	bl	800d470 <disk_write>
 801017a:	4603      	mov	r3, r0
 801017c:	2b00      	cmp	r3, #0
 801017e:	d004      	beq.n	801018a <f_write+0x150>
 8010180:	68fb      	ldr	r3, [r7, #12]
 8010182:	2201      	movs	r2, #1
 8010184:	755a      	strb	r2, [r3, #21]
 8010186:	2301      	movs	r3, #1
 8010188:	e0c8      	b.n	801031c <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 801018a:	68fb      	ldr	r3, [r7, #12]
 801018c:	7d1b      	ldrb	r3, [r3, #20]
 801018e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010192:	b2da      	uxtb	r2, r3
 8010194:	68fb      	ldr	r3, [r7, #12]
 8010196:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8010198:	693a      	ldr	r2, [r7, #16]
 801019a:	68fb      	ldr	r3, [r7, #12]
 801019c:	69db      	ldr	r3, [r3, #28]
 801019e:	4619      	mov	r1, r3
 80101a0:	4610      	mov	r0, r2
 80101a2:	f7fd fcf1 	bl	800db88 <clust2sect>
 80101a6:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80101a8:	697b      	ldr	r3, [r7, #20]
 80101aa:	2b00      	cmp	r3, #0
 80101ac:	d104      	bne.n	80101b8 <f_write+0x17e>
 80101ae:	68fb      	ldr	r3, [r7, #12]
 80101b0:	2202      	movs	r2, #2
 80101b2:	755a      	strb	r2, [r3, #21]
 80101b4:	2302      	movs	r3, #2
 80101b6:	e0b1      	b.n	801031c <f_write+0x2e2>
			sect += csect;
 80101b8:	697a      	ldr	r2, [r7, #20]
 80101ba:	69bb      	ldr	r3, [r7, #24]
 80101bc:	4413      	add	r3, r2
 80101be:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	0a5b      	lsrs	r3, r3, #9
 80101c4:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80101c6:	6a3b      	ldr	r3, [r7, #32]
 80101c8:	2b00      	cmp	r3, #0
 80101ca:	d03c      	beq.n	8010246 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80101cc:	69ba      	ldr	r2, [r7, #24]
 80101ce:	6a3b      	ldr	r3, [r7, #32]
 80101d0:	4413      	add	r3, r2
 80101d2:	693a      	ldr	r2, [r7, #16]
 80101d4:	8952      	ldrh	r2, [r2, #10]
 80101d6:	4293      	cmp	r3, r2
 80101d8:	d905      	bls.n	80101e6 <f_write+0x1ac>
					cc = fs->csize - csect;
 80101da:	693b      	ldr	r3, [r7, #16]
 80101dc:	895b      	ldrh	r3, [r3, #10]
 80101de:	461a      	mov	r2, r3
 80101e0:	69bb      	ldr	r3, [r7, #24]
 80101e2:	1ad3      	subs	r3, r2, r3
 80101e4:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80101e6:	693b      	ldr	r3, [r7, #16]
 80101e8:	7858      	ldrb	r0, [r3, #1]
 80101ea:	6a3b      	ldr	r3, [r7, #32]
 80101ec:	697a      	ldr	r2, [r7, #20]
 80101ee:	69f9      	ldr	r1, [r7, #28]
 80101f0:	f7fd f93e 	bl	800d470 <disk_write>
 80101f4:	4603      	mov	r3, r0
 80101f6:	2b00      	cmp	r3, #0
 80101f8:	d004      	beq.n	8010204 <f_write+0x1ca>
 80101fa:	68fb      	ldr	r3, [r7, #12]
 80101fc:	2201      	movs	r2, #1
 80101fe:	755a      	strb	r2, [r3, #21]
 8010200:	2301      	movs	r3, #1
 8010202:	e08b      	b.n	801031c <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8010204:	68fb      	ldr	r3, [r7, #12]
 8010206:	6a1a      	ldr	r2, [r3, #32]
 8010208:	697b      	ldr	r3, [r7, #20]
 801020a:	1ad3      	subs	r3, r2, r3
 801020c:	6a3a      	ldr	r2, [r7, #32]
 801020e:	429a      	cmp	r2, r3
 8010210:	d915      	bls.n	801023e <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8010212:	68fb      	ldr	r3, [r7, #12]
 8010214:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8010218:	68fb      	ldr	r3, [r7, #12]
 801021a:	6a1a      	ldr	r2, [r3, #32]
 801021c:	697b      	ldr	r3, [r7, #20]
 801021e:	1ad3      	subs	r3, r2, r3
 8010220:	025b      	lsls	r3, r3, #9
 8010222:	69fa      	ldr	r2, [r7, #28]
 8010224:	4413      	add	r3, r2
 8010226:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801022a:	4619      	mov	r1, r3
 801022c:	f7fd f9e1 	bl	800d5f2 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8010230:	68fb      	ldr	r3, [r7, #12]
 8010232:	7d1b      	ldrb	r3, [r3, #20]
 8010234:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010238:	b2da      	uxtb	r2, r3
 801023a:	68fb      	ldr	r3, [r7, #12]
 801023c:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 801023e:	6a3b      	ldr	r3, [r7, #32]
 8010240:	025b      	lsls	r3, r3, #9
 8010242:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8010244:	e03f      	b.n	80102c6 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010246:	68fb      	ldr	r3, [r7, #12]
 8010248:	6a1b      	ldr	r3, [r3, #32]
 801024a:	697a      	ldr	r2, [r7, #20]
 801024c:	429a      	cmp	r2, r3
 801024e:	d016      	beq.n	801027e <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8010250:	68fb      	ldr	r3, [r7, #12]
 8010252:	699a      	ldr	r2, [r3, #24]
 8010254:	68fb      	ldr	r3, [r7, #12]
 8010256:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010258:	429a      	cmp	r2, r3
 801025a:	d210      	bcs.n	801027e <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 801025c:	693b      	ldr	r3, [r7, #16]
 801025e:	7858      	ldrb	r0, [r3, #1]
 8010260:	68fb      	ldr	r3, [r7, #12]
 8010262:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010266:	2301      	movs	r3, #1
 8010268:	697a      	ldr	r2, [r7, #20]
 801026a:	f7fd f8e1 	bl	800d430 <disk_read>
 801026e:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8010270:	2b00      	cmp	r3, #0
 8010272:	d004      	beq.n	801027e <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8010274:	68fb      	ldr	r3, [r7, #12]
 8010276:	2201      	movs	r2, #1
 8010278:	755a      	strb	r2, [r3, #21]
 801027a:	2301      	movs	r3, #1
 801027c:	e04e      	b.n	801031c <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 801027e:	68fb      	ldr	r3, [r7, #12]
 8010280:	697a      	ldr	r2, [r7, #20]
 8010282:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8010284:	68fb      	ldr	r3, [r7, #12]
 8010286:	699b      	ldr	r3, [r3, #24]
 8010288:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801028c:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8010290:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8010292:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010294:	687b      	ldr	r3, [r7, #4]
 8010296:	429a      	cmp	r2, r3
 8010298:	d901      	bls.n	801029e <f_write+0x264>
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 801029e:	68fb      	ldr	r3, [r7, #12]
 80102a0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80102a4:	68fb      	ldr	r3, [r7, #12]
 80102a6:	699b      	ldr	r3, [r3, #24]
 80102a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80102ac:	4413      	add	r3, r2
 80102ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80102b0:	69f9      	ldr	r1, [r7, #28]
 80102b2:	4618      	mov	r0, r3
 80102b4:	f7fd f99d 	bl	800d5f2 <mem_cpy>
		fp->flag |= FA_DIRTY;
 80102b8:	68fb      	ldr	r3, [r7, #12]
 80102ba:	7d1b      	ldrb	r3, [r3, #20]
 80102bc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80102c0:	b2da      	uxtb	r2, r3
 80102c2:	68fb      	ldr	r3, [r7, #12]
 80102c4:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80102c6:	69fa      	ldr	r2, [r7, #28]
 80102c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102ca:	4413      	add	r3, r2
 80102cc:	61fb      	str	r3, [r7, #28]
 80102ce:	68fb      	ldr	r3, [r7, #12]
 80102d0:	699a      	ldr	r2, [r3, #24]
 80102d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102d4:	441a      	add	r2, r3
 80102d6:	68fb      	ldr	r3, [r7, #12]
 80102d8:	619a      	str	r2, [r3, #24]
 80102da:	68fb      	ldr	r3, [r7, #12]
 80102dc:	68da      	ldr	r2, [r3, #12]
 80102de:	68fb      	ldr	r3, [r7, #12]
 80102e0:	699b      	ldr	r3, [r3, #24]
 80102e2:	429a      	cmp	r2, r3
 80102e4:	bf38      	it	cc
 80102e6:	461a      	movcc	r2, r3
 80102e8:	68fb      	ldr	r3, [r7, #12]
 80102ea:	60da      	str	r2, [r3, #12]
 80102ec:	683b      	ldr	r3, [r7, #0]
 80102ee:	681a      	ldr	r2, [r3, #0]
 80102f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102f2:	441a      	add	r2, r3
 80102f4:	683b      	ldr	r3, [r7, #0]
 80102f6:	601a      	str	r2, [r3, #0]
 80102f8:	687a      	ldr	r2, [r7, #4]
 80102fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102fc:	1ad3      	subs	r3, r2, r3
 80102fe:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8010300:	687b      	ldr	r3, [r7, #4]
 8010302:	2b00      	cmp	r3, #0
 8010304:	f47f aed4 	bne.w	80100b0 <f_write+0x76>
 8010308:	e000      	b.n	801030c <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801030a:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 801030c:	68fb      	ldr	r3, [r7, #12]
 801030e:	7d1b      	ldrb	r3, [r3, #20]
 8010310:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010314:	b2da      	uxtb	r2, r3
 8010316:	68fb      	ldr	r3, [r7, #12]
 8010318:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 801031a:	2300      	movs	r3, #0
}
 801031c:	4618      	mov	r0, r3
 801031e:	3730      	adds	r7, #48	@ 0x30
 8010320:	46bd      	mov	sp, r7
 8010322:	bd80      	pop	{r7, pc}

08010324 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8010324:	b580      	push	{r7, lr}
 8010326:	b086      	sub	sp, #24
 8010328:	af00      	add	r7, sp, #0
 801032a:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	f107 0208 	add.w	r2, r7, #8
 8010332:	4611      	mov	r1, r2
 8010334:	4618      	mov	r0, r3
 8010336:	f7ff fb51 	bl	800f9dc <validate>
 801033a:	4603      	mov	r3, r0
 801033c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801033e:	7dfb      	ldrb	r3, [r7, #23]
 8010340:	2b00      	cmp	r3, #0
 8010342:	d168      	bne.n	8010416 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	7d1b      	ldrb	r3, [r3, #20]
 8010348:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801034c:	2b00      	cmp	r3, #0
 801034e:	d062      	beq.n	8010416 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	7d1b      	ldrb	r3, [r3, #20]
 8010354:	b25b      	sxtb	r3, r3
 8010356:	2b00      	cmp	r3, #0
 8010358:	da15      	bge.n	8010386 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 801035a:	68bb      	ldr	r3, [r7, #8]
 801035c:	7858      	ldrb	r0, [r3, #1]
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	6a1a      	ldr	r2, [r3, #32]
 8010368:	2301      	movs	r3, #1
 801036a:	f7fd f881 	bl	800d470 <disk_write>
 801036e:	4603      	mov	r3, r0
 8010370:	2b00      	cmp	r3, #0
 8010372:	d001      	beq.n	8010378 <f_sync+0x54>
 8010374:	2301      	movs	r3, #1
 8010376:	e04f      	b.n	8010418 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	7d1b      	ldrb	r3, [r3, #20]
 801037c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010380:	b2da      	uxtb	r2, r3
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8010386:	f7fc fe31 	bl	800cfec <get_fattime>
 801038a:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 801038c:	68ba      	ldr	r2, [r7, #8]
 801038e:	687b      	ldr	r3, [r7, #4]
 8010390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010392:	4619      	mov	r1, r3
 8010394:	4610      	mov	r0, r2
 8010396:	f7fd fb5b 	bl	800da50 <move_window>
 801039a:	4603      	mov	r3, r0
 801039c:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 801039e:	7dfb      	ldrb	r3, [r7, #23]
 80103a0:	2b00      	cmp	r3, #0
 80103a2:	d138      	bne.n	8010416 <f_sync+0xf2>
					dir = fp->dir_ptr;
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80103a8:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80103aa:	68fb      	ldr	r3, [r7, #12]
 80103ac:	330b      	adds	r3, #11
 80103ae:	781a      	ldrb	r2, [r3, #0]
 80103b0:	68fb      	ldr	r3, [r7, #12]
 80103b2:	330b      	adds	r3, #11
 80103b4:	f042 0220 	orr.w	r2, r2, #32
 80103b8:	b2d2      	uxtb	r2, r2
 80103ba:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	6818      	ldr	r0, [r3, #0]
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	689b      	ldr	r3, [r3, #8]
 80103c4:	461a      	mov	r2, r3
 80103c6:	68f9      	ldr	r1, [r7, #12]
 80103c8:	f7fe f865 	bl	800e496 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80103cc:	68fb      	ldr	r3, [r7, #12]
 80103ce:	f103 021c 	add.w	r2, r3, #28
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	68db      	ldr	r3, [r3, #12]
 80103d6:	4619      	mov	r1, r3
 80103d8:	4610      	mov	r0, r2
 80103da:	f7fd f8de 	bl	800d59a <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80103de:	68fb      	ldr	r3, [r7, #12]
 80103e0:	3316      	adds	r3, #22
 80103e2:	6939      	ldr	r1, [r7, #16]
 80103e4:	4618      	mov	r0, r3
 80103e6:	f7fd f8d8 	bl	800d59a <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80103ea:	68fb      	ldr	r3, [r7, #12]
 80103ec:	3312      	adds	r3, #18
 80103ee:	2100      	movs	r1, #0
 80103f0:	4618      	mov	r0, r3
 80103f2:	f7fd f8b7 	bl	800d564 <st_word>
					fs->wflag = 1;
 80103f6:	68bb      	ldr	r3, [r7, #8]
 80103f8:	2201      	movs	r2, #1
 80103fa:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80103fc:	68bb      	ldr	r3, [r7, #8]
 80103fe:	4618      	mov	r0, r3
 8010400:	f7fd fb54 	bl	800daac <sync_fs>
 8010404:	4603      	mov	r3, r0
 8010406:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	7d1b      	ldrb	r3, [r3, #20]
 801040c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010410:	b2da      	uxtb	r2, r3
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8010416:	7dfb      	ldrb	r3, [r7, #23]
}
 8010418:	4618      	mov	r0, r3
 801041a:	3718      	adds	r7, #24
 801041c:	46bd      	mov	sp, r7
 801041e:	bd80      	pop	{r7, pc}

08010420 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8010420:	b580      	push	{r7, lr}
 8010422:	b084      	sub	sp, #16
 8010424:	af00      	add	r7, sp, #0
 8010426:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8010428:	6878      	ldr	r0, [r7, #4]
 801042a:	f7ff ff7b 	bl	8010324 <f_sync>
 801042e:	4603      	mov	r3, r0
 8010430:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8010432:	7bfb      	ldrb	r3, [r7, #15]
 8010434:	2b00      	cmp	r3, #0
 8010436:	d118      	bne.n	801046a <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	f107 0208 	add.w	r2, r7, #8
 801043e:	4611      	mov	r1, r2
 8010440:	4618      	mov	r0, r3
 8010442:	f7ff facb 	bl	800f9dc <validate>
 8010446:	4603      	mov	r3, r0
 8010448:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801044a:	7bfb      	ldrb	r3, [r7, #15]
 801044c:	2b00      	cmp	r3, #0
 801044e:	d10c      	bne.n	801046a <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8010450:	687b      	ldr	r3, [r7, #4]
 8010452:	691b      	ldr	r3, [r3, #16]
 8010454:	4618      	mov	r0, r3
 8010456:	f7fd fa57 	bl	800d908 <dec_lock>
 801045a:	4603      	mov	r3, r0
 801045c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 801045e:	7bfb      	ldrb	r3, [r7, #15]
 8010460:	2b00      	cmp	r3, #0
 8010462:	d102      	bne.n	801046a <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	2200      	movs	r2, #0
 8010468:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 801046a:	7bfb      	ldrb	r3, [r7, #15]
}
 801046c:	4618      	mov	r0, r3
 801046e:	3710      	adds	r7, #16
 8010470:	46bd      	mov	sp, r7
 8010472:	bd80      	pop	{r7, pc}

08010474 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8010474:	b580      	push	{r7, lr}
 8010476:	b090      	sub	sp, #64	@ 0x40
 8010478:	af00      	add	r7, sp, #0
 801047a:	6078      	str	r0, [r7, #4]
 801047c:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	f107 0208 	add.w	r2, r7, #8
 8010484:	4611      	mov	r1, r2
 8010486:	4618      	mov	r0, r3
 8010488:	f7ff faa8 	bl	800f9dc <validate>
 801048c:	4603      	mov	r3, r0
 801048e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8010492:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8010496:	2b00      	cmp	r3, #0
 8010498:	d103      	bne.n	80104a2 <f_lseek+0x2e>
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	7d5b      	ldrb	r3, [r3, #21]
 801049e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 80104a2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80104a6:	2b00      	cmp	r3, #0
 80104a8:	d002      	beq.n	80104b0 <f_lseek+0x3c>
 80104aa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80104ae:	e1e6      	b.n	801087e <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80104b4:	2b00      	cmp	r3, #0
 80104b6:	f000 80d1 	beq.w	801065c <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 80104ba:	683b      	ldr	r3, [r7, #0]
 80104bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80104c0:	d15a      	bne.n	8010578 <f_lseek+0x104>
			tbl = fp->cltbl;
 80104c2:	687b      	ldr	r3, [r7, #4]
 80104c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80104c6:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 80104c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80104ca:	1d1a      	adds	r2, r3, #4
 80104cc:	627a      	str	r2, [r7, #36]	@ 0x24
 80104ce:	681b      	ldr	r3, [r3, #0]
 80104d0:	617b      	str	r3, [r7, #20]
 80104d2:	2302      	movs	r3, #2
 80104d4:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	689b      	ldr	r3, [r3, #8]
 80104da:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 80104dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104de:	2b00      	cmp	r3, #0
 80104e0:	d03a      	beq.n	8010558 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 80104e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104e4:	613b      	str	r3, [r7, #16]
 80104e6:	2300      	movs	r3, #0
 80104e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80104ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104ec:	3302      	adds	r3, #2
 80104ee:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 80104f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104f2:	60fb      	str	r3, [r7, #12]
 80104f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104f6:	3301      	adds	r3, #1
 80104f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80104fe:	4618      	mov	r0, r3
 8010500:	f7fd fb61 	bl	800dbc6 <get_fat>
 8010504:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8010506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010508:	2b01      	cmp	r3, #1
 801050a:	d804      	bhi.n	8010516 <f_lseek+0xa2>
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	2202      	movs	r2, #2
 8010510:	755a      	strb	r2, [r3, #21]
 8010512:	2302      	movs	r3, #2
 8010514:	e1b3      	b.n	801087e <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010518:	f1b3 3fff 	cmp.w	r3, #4294967295
 801051c:	d104      	bne.n	8010528 <f_lseek+0xb4>
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	2201      	movs	r2, #1
 8010522:	755a      	strb	r2, [r3, #21]
 8010524:	2301      	movs	r3, #1
 8010526:	e1aa      	b.n	801087e <f_lseek+0x40a>
					} while (cl == pcl + 1);
 8010528:	68fb      	ldr	r3, [r7, #12]
 801052a:	3301      	adds	r3, #1
 801052c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801052e:	429a      	cmp	r2, r3
 8010530:	d0de      	beq.n	80104f0 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8010532:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010534:	697b      	ldr	r3, [r7, #20]
 8010536:	429a      	cmp	r2, r3
 8010538:	d809      	bhi.n	801054e <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 801053a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801053c:	1d1a      	adds	r2, r3, #4
 801053e:	627a      	str	r2, [r7, #36]	@ 0x24
 8010540:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010542:	601a      	str	r2, [r3, #0]
 8010544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010546:	1d1a      	adds	r2, r3, #4
 8010548:	627a      	str	r2, [r7, #36]	@ 0x24
 801054a:	693a      	ldr	r2, [r7, #16]
 801054c:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 801054e:	68bb      	ldr	r3, [r7, #8]
 8010550:	699b      	ldr	r3, [r3, #24]
 8010552:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010554:	429a      	cmp	r2, r3
 8010556:	d3c4      	bcc.n	80104e2 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801055c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801055e:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8010560:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010562:	697b      	ldr	r3, [r7, #20]
 8010564:	429a      	cmp	r2, r3
 8010566:	d803      	bhi.n	8010570 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8010568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801056a:	2200      	movs	r2, #0
 801056c:	601a      	str	r2, [r3, #0]
 801056e:	e184      	b.n	801087a <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8010570:	2311      	movs	r3, #17
 8010572:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8010576:	e180      	b.n	801087a <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	68db      	ldr	r3, [r3, #12]
 801057c:	683a      	ldr	r2, [r7, #0]
 801057e:	429a      	cmp	r2, r3
 8010580:	d902      	bls.n	8010588 <f_lseek+0x114>
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	68db      	ldr	r3, [r3, #12]
 8010586:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	683a      	ldr	r2, [r7, #0]
 801058c:	619a      	str	r2, [r3, #24]
			if (ofs) {
 801058e:	683b      	ldr	r3, [r7, #0]
 8010590:	2b00      	cmp	r3, #0
 8010592:	f000 8172 	beq.w	801087a <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8010596:	683b      	ldr	r3, [r7, #0]
 8010598:	3b01      	subs	r3, #1
 801059a:	4619      	mov	r1, r3
 801059c:	6878      	ldr	r0, [r7, #4]
 801059e:	f7fd fda0 	bl	800e0e2 <clmt_clust>
 80105a2:	4602      	mov	r2, r0
 80105a4:	687b      	ldr	r3, [r7, #4]
 80105a6:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 80105a8:	68ba      	ldr	r2, [r7, #8]
 80105aa:	687b      	ldr	r3, [r7, #4]
 80105ac:	69db      	ldr	r3, [r3, #28]
 80105ae:	4619      	mov	r1, r3
 80105b0:	4610      	mov	r0, r2
 80105b2:	f7fd fae9 	bl	800db88 <clust2sect>
 80105b6:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 80105b8:	69bb      	ldr	r3, [r7, #24]
 80105ba:	2b00      	cmp	r3, #0
 80105bc:	d104      	bne.n	80105c8 <f_lseek+0x154>
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	2202      	movs	r2, #2
 80105c2:	755a      	strb	r2, [r3, #21]
 80105c4:	2302      	movs	r3, #2
 80105c6:	e15a      	b.n	801087e <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 80105c8:	683b      	ldr	r3, [r7, #0]
 80105ca:	3b01      	subs	r3, #1
 80105cc:	0a5b      	lsrs	r3, r3, #9
 80105ce:	68ba      	ldr	r2, [r7, #8]
 80105d0:	8952      	ldrh	r2, [r2, #10]
 80105d2:	3a01      	subs	r2, #1
 80105d4:	4013      	ands	r3, r2
 80105d6:	69ba      	ldr	r2, [r7, #24]
 80105d8:	4413      	add	r3, r2
 80105da:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	699b      	ldr	r3, [r3, #24]
 80105e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80105e4:	2b00      	cmp	r3, #0
 80105e6:	f000 8148 	beq.w	801087a <f_lseek+0x406>
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	6a1b      	ldr	r3, [r3, #32]
 80105ee:	69ba      	ldr	r2, [r7, #24]
 80105f0:	429a      	cmp	r2, r3
 80105f2:	f000 8142 	beq.w	801087a <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	7d1b      	ldrb	r3, [r3, #20]
 80105fa:	b25b      	sxtb	r3, r3
 80105fc:	2b00      	cmp	r3, #0
 80105fe:	da18      	bge.n	8010632 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010600:	68bb      	ldr	r3, [r7, #8]
 8010602:	7858      	ldrb	r0, [r3, #1]
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	6a1a      	ldr	r2, [r3, #32]
 801060e:	2301      	movs	r3, #1
 8010610:	f7fc ff2e 	bl	800d470 <disk_write>
 8010614:	4603      	mov	r3, r0
 8010616:	2b00      	cmp	r3, #0
 8010618:	d004      	beq.n	8010624 <f_lseek+0x1b0>
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	2201      	movs	r2, #1
 801061e:	755a      	strb	r2, [r3, #21]
 8010620:	2301      	movs	r3, #1
 8010622:	e12c      	b.n	801087e <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8010624:	687b      	ldr	r3, [r7, #4]
 8010626:	7d1b      	ldrb	r3, [r3, #20]
 8010628:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801062c:	b2da      	uxtb	r2, r3
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8010632:	68bb      	ldr	r3, [r7, #8]
 8010634:	7858      	ldrb	r0, [r3, #1]
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801063c:	2301      	movs	r3, #1
 801063e:	69ba      	ldr	r2, [r7, #24]
 8010640:	f7fc fef6 	bl	800d430 <disk_read>
 8010644:	4603      	mov	r3, r0
 8010646:	2b00      	cmp	r3, #0
 8010648:	d004      	beq.n	8010654 <f_lseek+0x1e0>
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	2201      	movs	r2, #1
 801064e:	755a      	strb	r2, [r3, #21]
 8010650:	2301      	movs	r3, #1
 8010652:	e114      	b.n	801087e <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	69ba      	ldr	r2, [r7, #24]
 8010658:	621a      	str	r2, [r3, #32]
 801065a:	e10e      	b.n	801087a <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	68db      	ldr	r3, [r3, #12]
 8010660:	683a      	ldr	r2, [r7, #0]
 8010662:	429a      	cmp	r2, r3
 8010664:	d908      	bls.n	8010678 <f_lseek+0x204>
 8010666:	687b      	ldr	r3, [r7, #4]
 8010668:	7d1b      	ldrb	r3, [r3, #20]
 801066a:	f003 0302 	and.w	r3, r3, #2
 801066e:	2b00      	cmp	r3, #0
 8010670:	d102      	bne.n	8010678 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8010672:	687b      	ldr	r3, [r7, #4]
 8010674:	68db      	ldr	r3, [r3, #12]
 8010676:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8010678:	687b      	ldr	r3, [r7, #4]
 801067a:	699b      	ldr	r3, [r3, #24]
 801067c:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 801067e:	2300      	movs	r3, #0
 8010680:	637b      	str	r3, [r7, #52]	@ 0x34
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010686:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8010688:	683b      	ldr	r3, [r7, #0]
 801068a:	2b00      	cmp	r3, #0
 801068c:	f000 80a7 	beq.w	80107de <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8010690:	68bb      	ldr	r3, [r7, #8]
 8010692:	895b      	ldrh	r3, [r3, #10]
 8010694:	025b      	lsls	r3, r3, #9
 8010696:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8010698:	6a3b      	ldr	r3, [r7, #32]
 801069a:	2b00      	cmp	r3, #0
 801069c:	d01b      	beq.n	80106d6 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 801069e:	683b      	ldr	r3, [r7, #0]
 80106a0:	1e5a      	subs	r2, r3, #1
 80106a2:	69fb      	ldr	r3, [r7, #28]
 80106a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80106a8:	6a3b      	ldr	r3, [r7, #32]
 80106aa:	1e59      	subs	r1, r3, #1
 80106ac:	69fb      	ldr	r3, [r7, #28]
 80106ae:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 80106b2:	429a      	cmp	r2, r3
 80106b4:	d30f      	bcc.n	80106d6 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 80106b6:	6a3b      	ldr	r3, [r7, #32]
 80106b8:	1e5a      	subs	r2, r3, #1
 80106ba:	69fb      	ldr	r3, [r7, #28]
 80106bc:	425b      	negs	r3, r3
 80106be:	401a      	ands	r2, r3
 80106c0:	687b      	ldr	r3, [r7, #4]
 80106c2:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	699b      	ldr	r3, [r3, #24]
 80106c8:	683a      	ldr	r2, [r7, #0]
 80106ca:	1ad3      	subs	r3, r2, r3
 80106cc:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	69db      	ldr	r3, [r3, #28]
 80106d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80106d4:	e022      	b.n	801071c <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	689b      	ldr	r3, [r3, #8]
 80106da:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 80106dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106de:	2b00      	cmp	r3, #0
 80106e0:	d119      	bne.n	8010716 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	2100      	movs	r1, #0
 80106e6:	4618      	mov	r0, r3
 80106e8:	f7fd fc63 	bl	800dfb2 <create_chain>
 80106ec:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 80106ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106f0:	2b01      	cmp	r3, #1
 80106f2:	d104      	bne.n	80106fe <f_lseek+0x28a>
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	2202      	movs	r2, #2
 80106f8:	755a      	strb	r2, [r3, #21]
 80106fa:	2302      	movs	r3, #2
 80106fc:	e0bf      	b.n	801087e <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80106fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010704:	d104      	bne.n	8010710 <f_lseek+0x29c>
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	2201      	movs	r2, #1
 801070a:	755a      	strb	r2, [r3, #21]
 801070c:	2301      	movs	r3, #1
 801070e:	e0b6      	b.n	801087e <f_lseek+0x40a>
					fp->obj.sclust = clst;
 8010710:	687b      	ldr	r3, [r7, #4]
 8010712:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010714:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801071a:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 801071c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801071e:	2b00      	cmp	r3, #0
 8010720:	d05d      	beq.n	80107de <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8010722:	e03a      	b.n	801079a <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 8010724:	683a      	ldr	r2, [r7, #0]
 8010726:	69fb      	ldr	r3, [r7, #28]
 8010728:	1ad3      	subs	r3, r2, r3
 801072a:	603b      	str	r3, [r7, #0]
 801072c:	687b      	ldr	r3, [r7, #4]
 801072e:	699a      	ldr	r2, [r3, #24]
 8010730:	69fb      	ldr	r3, [r7, #28]
 8010732:	441a      	add	r2, r3
 8010734:	687b      	ldr	r3, [r7, #4]
 8010736:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8010738:	687b      	ldr	r3, [r7, #4]
 801073a:	7d1b      	ldrb	r3, [r3, #20]
 801073c:	f003 0302 	and.w	r3, r3, #2
 8010740:	2b00      	cmp	r3, #0
 8010742:	d00b      	beq.n	801075c <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8010748:	4618      	mov	r0, r3
 801074a:	f7fd fc32 	bl	800dfb2 <create_chain>
 801074e:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8010750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010752:	2b00      	cmp	r3, #0
 8010754:	d108      	bne.n	8010768 <f_lseek+0x2f4>
							ofs = 0; break;
 8010756:	2300      	movs	r3, #0
 8010758:	603b      	str	r3, [r7, #0]
 801075a:	e022      	b.n	80107a2 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8010760:	4618      	mov	r0, r3
 8010762:	f7fd fa30 	bl	800dbc6 <get_fat>
 8010766:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010768:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801076a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801076e:	d104      	bne.n	801077a <f_lseek+0x306>
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	2201      	movs	r2, #1
 8010774:	755a      	strb	r2, [r3, #21]
 8010776:	2301      	movs	r3, #1
 8010778:	e081      	b.n	801087e <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 801077a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801077c:	2b01      	cmp	r3, #1
 801077e:	d904      	bls.n	801078a <f_lseek+0x316>
 8010780:	68bb      	ldr	r3, [r7, #8]
 8010782:	699b      	ldr	r3, [r3, #24]
 8010784:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010786:	429a      	cmp	r2, r3
 8010788:	d304      	bcc.n	8010794 <f_lseek+0x320>
 801078a:	687b      	ldr	r3, [r7, #4]
 801078c:	2202      	movs	r2, #2
 801078e:	755a      	strb	r2, [r3, #21]
 8010790:	2302      	movs	r3, #2
 8010792:	e074      	b.n	801087e <f_lseek+0x40a>
					fp->clust = clst;
 8010794:	687b      	ldr	r3, [r7, #4]
 8010796:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010798:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 801079a:	683a      	ldr	r2, [r7, #0]
 801079c:	69fb      	ldr	r3, [r7, #28]
 801079e:	429a      	cmp	r2, r3
 80107a0:	d8c0      	bhi.n	8010724 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	699a      	ldr	r2, [r3, #24]
 80107a6:	683b      	ldr	r3, [r7, #0]
 80107a8:	441a      	add	r2, r3
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 80107ae:	683b      	ldr	r3, [r7, #0]
 80107b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80107b4:	2b00      	cmp	r3, #0
 80107b6:	d012      	beq.n	80107de <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 80107b8:	68bb      	ldr	r3, [r7, #8]
 80107ba:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80107bc:	4618      	mov	r0, r3
 80107be:	f7fd f9e3 	bl	800db88 <clust2sect>
 80107c2:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 80107c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80107c6:	2b00      	cmp	r3, #0
 80107c8:	d104      	bne.n	80107d4 <f_lseek+0x360>
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	2202      	movs	r2, #2
 80107ce:	755a      	strb	r2, [r3, #21]
 80107d0:	2302      	movs	r3, #2
 80107d2:	e054      	b.n	801087e <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 80107d4:	683b      	ldr	r3, [r7, #0]
 80107d6:	0a5b      	lsrs	r3, r3, #9
 80107d8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80107da:	4413      	add	r3, r2
 80107dc:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 80107de:	687b      	ldr	r3, [r7, #4]
 80107e0:	699a      	ldr	r2, [r3, #24]
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	68db      	ldr	r3, [r3, #12]
 80107e6:	429a      	cmp	r2, r3
 80107e8:	d90a      	bls.n	8010800 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	699a      	ldr	r2, [r3, #24]
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	7d1b      	ldrb	r3, [r3, #20]
 80107f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80107fa:	b2da      	uxtb	r2, r3
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	699b      	ldr	r3, [r3, #24]
 8010804:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010808:	2b00      	cmp	r3, #0
 801080a:	d036      	beq.n	801087a <f_lseek+0x406>
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	6a1b      	ldr	r3, [r3, #32]
 8010810:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010812:	429a      	cmp	r2, r3
 8010814:	d031      	beq.n	801087a <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	7d1b      	ldrb	r3, [r3, #20]
 801081a:	b25b      	sxtb	r3, r3
 801081c:	2b00      	cmp	r3, #0
 801081e:	da18      	bge.n	8010852 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010820:	68bb      	ldr	r3, [r7, #8]
 8010822:	7858      	ldrb	r0, [r3, #1]
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	6a1a      	ldr	r2, [r3, #32]
 801082e:	2301      	movs	r3, #1
 8010830:	f7fc fe1e 	bl	800d470 <disk_write>
 8010834:	4603      	mov	r3, r0
 8010836:	2b00      	cmp	r3, #0
 8010838:	d004      	beq.n	8010844 <f_lseek+0x3d0>
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	2201      	movs	r2, #1
 801083e:	755a      	strb	r2, [r3, #21]
 8010840:	2301      	movs	r3, #1
 8010842:	e01c      	b.n	801087e <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	7d1b      	ldrb	r3, [r3, #20]
 8010848:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801084c:	b2da      	uxtb	r2, r3
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8010852:	68bb      	ldr	r3, [r7, #8]
 8010854:	7858      	ldrb	r0, [r3, #1]
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801085c:	2301      	movs	r3, #1
 801085e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010860:	f7fc fde6 	bl	800d430 <disk_read>
 8010864:	4603      	mov	r3, r0
 8010866:	2b00      	cmp	r3, #0
 8010868:	d004      	beq.n	8010874 <f_lseek+0x400>
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	2201      	movs	r2, #1
 801086e:	755a      	strb	r2, [r3, #21]
 8010870:	2301      	movs	r3, #1
 8010872:	e004      	b.n	801087e <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 8010874:	687b      	ldr	r3, [r7, #4]
 8010876:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010878:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 801087a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 801087e:	4618      	mov	r0, r3
 8010880:	3740      	adds	r7, #64	@ 0x40
 8010882:	46bd      	mov	sp, r7
 8010884:	bd80      	pop	{r7, pc}

08010886 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8010886:	b580      	push	{r7, lr}
 8010888:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 801088c:	af00      	add	r7, sp, #0
 801088e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8010892:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8010896:	6018      	str	r0, [r3, #0]
 8010898:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 801089c:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 80108a0:	6019      	str	r1, [r3, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 80108a2:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80108a6:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80108aa:	681b      	ldr	r3, [r3, #0]
 80108ac:	2b00      	cmp	r3, #0
 80108ae:	d101      	bne.n	80108b4 <f_opendir+0x2e>
 80108b0:	2309      	movs	r3, #9
 80108b2:	e0a0      	b.n	80109f6 <f_opendir+0x170>

	/* Get logical drive */
	obj = &dp->obj;
 80108b4:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80108b8:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80108bc:	681b      	ldr	r3, [r3, #0]
 80108be:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
	res = find_volume(&path, &fs, 0);
 80108c2:	f507 7103 	add.w	r1, r7, #524	@ 0x20c
 80108c6:	463b      	mov	r3, r7
 80108c8:	2200      	movs	r2, #0
 80108ca:	4618      	mov	r0, r3
 80108cc:	f7fe fe3a 	bl	800f544 <find_volume>
 80108d0:	4603      	mov	r3, r0
 80108d2:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
	if (res == FR_OK) {
 80108d6:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 80108da:	2b00      	cmp	r3, #0
 80108dc:	f040 8081 	bne.w	80109e2 <f_opendir+0x15c>
		obj->fs = fs;
 80108e0:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
 80108e4:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 80108e8:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
 80108ea:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 80108ee:	f107 020c 	add.w	r2, r7, #12
 80108f2:	60da      	str	r2, [r3, #12]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 80108f4:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80108f8:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 80108fc:	681a      	ldr	r2, [r3, #0]
 80108fe:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8010902:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8010906:	4611      	mov	r1, r2
 8010908:	6818      	ldr	r0, [r3, #0]
 801090a:	f7fe fd0f 	bl	800f32c <follow_path>
 801090e:	4603      	mov	r3, r0
 8010910:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
		if (res == FR_OK) {						/* Follow completed */
 8010914:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 8010918:	2b00      	cmp	r3, #0
 801091a:	d15b      	bne.n	80109d4 <f_opendir+0x14e>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 801091c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8010920:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8010924:	681b      	ldr	r3, [r3, #0]
 8010926:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801092a:	b25b      	sxtb	r3, r3
 801092c:	2b00      	cmp	r3, #0
 801092e:	db1a      	blt.n	8010966 <f_opendir+0xe0>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 8010930:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8010934:	799b      	ldrb	r3, [r3, #6]
 8010936:	f003 0310 	and.w	r3, r3, #16
 801093a:	2b00      	cmp	r3, #0
 801093c:	d010      	beq.n	8010960 <f_opendir+0xda>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 801093e:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
 8010942:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8010946:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 801094a:	681b      	ldr	r3, [r3, #0]
 801094c:	6a1b      	ldr	r3, [r3, #32]
 801094e:	4619      	mov	r1, r3
 8010950:	4610      	mov	r0, r2
 8010952:	f7fd fd81 	bl	800e458 <ld_clust>
 8010956:	4602      	mov	r2, r0
 8010958:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 801095c:	609a      	str	r2, [r3, #8]
 801095e:	e002      	b.n	8010966 <f_opendir+0xe0>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 8010960:	2305      	movs	r3, #5
 8010962:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
				}
			}
			if (res == FR_OK) {
 8010966:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 801096a:	2b00      	cmp	r3, #0
 801096c:	d132      	bne.n	80109d4 <f_opendir+0x14e>
				obj->id = fs->id;
 801096e:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010972:	88da      	ldrh	r2, [r3, #6]
 8010974:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8010978:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 801097a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 801097e:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8010982:	2100      	movs	r1, #0
 8010984:	6818      	ldr	r0, [r3, #0]
 8010986:	f7fd fbe0 	bl	800e14a <dir_sdi>
 801098a:	4603      	mov	r3, r0
 801098c:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
#if _FS_LOCK != 0
				if (res == FR_OK) {
 8010990:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 8010994:	2b00      	cmp	r3, #0
 8010996:	d11d      	bne.n	80109d4 <f_opendir+0x14e>
					if (obj->sclust) {
 8010998:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 801099c:	689b      	ldr	r3, [r3, #8]
 801099e:	2b00      	cmp	r3, #0
 80109a0:	d014      	beq.n	80109cc <f_opendir+0x146>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 80109a2:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80109a6:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80109aa:	2100      	movs	r1, #0
 80109ac:	6818      	ldr	r0, [r3, #0]
 80109ae:	f7fc ff1d 	bl	800d7ec <inc_lock>
 80109b2:	4602      	mov	r2, r0
 80109b4:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 80109b8:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 80109ba:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 80109be:	691b      	ldr	r3, [r3, #16]
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	d107      	bne.n	80109d4 <f_opendir+0x14e>
 80109c4:	2312      	movs	r3, #18
 80109c6:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
 80109ca:	e003      	b.n	80109d4 <f_opendir+0x14e>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 80109cc:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 80109d0:	2200      	movs	r2, #0
 80109d2:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 80109d4:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 80109d8:	2b04      	cmp	r3, #4
 80109da:	d102      	bne.n	80109e2 <f_opendir+0x15c>
 80109dc:	2305      	movs	r3, #5
 80109de:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 80109e2:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 80109e6:	2b00      	cmp	r3, #0
 80109e8:	d003      	beq.n	80109f2 <f_opendir+0x16c>
 80109ea:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 80109ee:	2200      	movs	r2, #0
 80109f0:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80109f2:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
}
 80109f6:	4618      	mov	r0, r3
 80109f8:	f507 7706 	add.w	r7, r7, #536	@ 0x218
 80109fc:	46bd      	mov	sp, r7
 80109fe:	bd80      	pop	{r7, pc}

08010a00 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 8010a00:	b580      	push	{r7, lr}
 8010a02:	b084      	sub	sp, #16
 8010a04:	af00      	add	r7, sp, #0
 8010a06:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 8010a08:	687b      	ldr	r3, [r7, #4]
 8010a0a:	f107 0208 	add.w	r2, r7, #8
 8010a0e:	4611      	mov	r1, r2
 8010a10:	4618      	mov	r0, r3
 8010a12:	f7fe ffe3 	bl	800f9dc <validate>
 8010a16:	4603      	mov	r3, r0
 8010a18:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8010a1a:	7bfb      	ldrb	r3, [r7, #15]
 8010a1c:	2b00      	cmp	r3, #0
 8010a1e:	d110      	bne.n	8010a42 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	691b      	ldr	r3, [r3, #16]
 8010a24:	2b00      	cmp	r3, #0
 8010a26:	d006      	beq.n	8010a36 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	691b      	ldr	r3, [r3, #16]
 8010a2c:	4618      	mov	r0, r3
 8010a2e:	f7fc ff6b 	bl	800d908 <dec_lock>
 8010a32:	4603      	mov	r3, r0
 8010a34:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 8010a36:	7bfb      	ldrb	r3, [r7, #15]
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	d102      	bne.n	8010a42 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	2200      	movs	r2, #0
 8010a40:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 8010a42:	7bfb      	ldrb	r3, [r7, #15]
}
 8010a44:	4618      	mov	r0, r3
 8010a46:	3710      	adds	r7, #16
 8010a48:	46bd      	mov	sp, r7
 8010a4a:	bd80      	pop	{r7, pc}

08010a4c <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8010a4c:	b580      	push	{r7, lr}
 8010a4e:	f5ad 7d04 	sub.w	sp, sp, #528	@ 0x210
 8010a52:	af00      	add	r7, sp, #0
 8010a54:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8010a58:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8010a5c:	6018      	str	r0, [r3, #0]
 8010a5e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8010a62:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8010a66:	6019      	str	r1, [r3, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 8010a68:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8010a6c:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8010a70:	681b      	ldr	r3, [r3, #0]
 8010a72:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8010a76:	4611      	mov	r1, r2
 8010a78:	4618      	mov	r0, r3
 8010a7a:	f7fe ffaf 	bl	800f9dc <validate>
 8010a7e:	4603      	mov	r3, r0
 8010a80:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
	if (res == FR_OK) {
 8010a84:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
 8010a88:	2b00      	cmp	r3, #0
 8010a8a:	d14b      	bne.n	8010b24 <f_readdir+0xd8>
		if (!fno) {
 8010a8c:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8010a90:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8010a94:	681b      	ldr	r3, [r3, #0]
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	d10b      	bne.n	8010ab2 <f_readdir+0x66>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8010a9a:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8010a9e:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8010aa2:	2100      	movs	r1, #0
 8010aa4:	6818      	ldr	r0, [r3, #0]
 8010aa6:	f7fd fb50 	bl	800e14a <dir_sdi>
 8010aaa:	4603      	mov	r3, r0
 8010aac:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
 8010ab0:	e038      	b.n	8010b24 <f_readdir+0xd8>
		} else {
			INIT_NAMBUF(fs);
 8010ab2:	f8d7 3208 	ldr.w	r3, [r7, #520]	@ 0x208
 8010ab6:	f107 0208 	add.w	r2, r7, #8
 8010aba:	60da      	str	r2, [r3, #12]
			res = dir_read(dp, 0);			/* Read an item */
 8010abc:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8010ac0:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8010ac4:	2100      	movs	r1, #0
 8010ac6:	6818      	ldr	r0, [r3, #0]
 8010ac8:	f7fd fef1 	bl	800e8ae <dir_read>
 8010acc:	4603      	mov	r3, r0
 8010ace:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 8010ad2:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
 8010ad6:	2b04      	cmp	r3, #4
 8010ad8:	d102      	bne.n	8010ae0 <f_readdir+0x94>
 8010ada:	2300      	movs	r3, #0
 8010adc:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
			if (res == FR_OK) {				/* A valid entry is found */
 8010ae0:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
 8010ae4:	2b00      	cmp	r3, #0
 8010ae6:	d11d      	bne.n	8010b24 <f_readdir+0xd8>
				get_fileinfo(dp, fno);		/* Get the object information */
 8010ae8:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8010aec:	f5a3 7204 	sub.w	r2, r3, #528	@ 0x210
 8010af0:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8010af4:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8010af8:	6811      	ldr	r1, [r2, #0]
 8010afa:	6818      	ldr	r0, [r3, #0]
 8010afc:	f7fe f980 	bl	800ee00 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 8010b00:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8010b04:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8010b08:	2100      	movs	r1, #0
 8010b0a:	6818      	ldr	r0, [r3, #0]
 8010b0c:	f7fd fb98 	bl	800e240 <dir_next>
 8010b10:	4603      	mov	r3, r0
 8010b12:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 8010b16:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
 8010b1a:	2b04      	cmp	r3, #4
 8010b1c:	d102      	bne.n	8010b24 <f_readdir+0xd8>
 8010b1e:	2300      	movs	r3, #0
 8010b20:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 8010b24:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
}
 8010b28:	4618      	mov	r0, r3
 8010b2a:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 8010b2e:	46bd      	mov	sp, r7
 8010b30:	bd80      	pop	{r7, pc}

08010b32 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8010b32:	b580      	push	{r7, lr}
 8010b34:	b092      	sub	sp, #72	@ 0x48
 8010b36:	af00      	add	r7, sp, #0
 8010b38:	60f8      	str	r0, [r7, #12]
 8010b3a:	60b9      	str	r1, [r7, #8]
 8010b3c:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8010b3e:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8010b42:	f107 030c 	add.w	r3, r7, #12
 8010b46:	2200      	movs	r2, #0
 8010b48:	4618      	mov	r0, r3
 8010b4a:	f7fe fcfb 	bl	800f544 <find_volume>
 8010b4e:	4603      	mov	r3, r0
 8010b50:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 8010b54:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8010b58:	2b00      	cmp	r3, #0
 8010b5a:	f040 8099 	bne.w	8010c90 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 8010b5e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010b60:	687b      	ldr	r3, [r7, #4]
 8010b62:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8010b64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b66:	695a      	ldr	r2, [r3, #20]
 8010b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b6a:	699b      	ldr	r3, [r3, #24]
 8010b6c:	3b02      	subs	r3, #2
 8010b6e:	429a      	cmp	r2, r3
 8010b70:	d804      	bhi.n	8010b7c <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8010b72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b74:	695a      	ldr	r2, [r3, #20]
 8010b76:	68bb      	ldr	r3, [r7, #8]
 8010b78:	601a      	str	r2, [r3, #0]
 8010b7a:	e089      	b.n	8010c90 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8010b7c:	2300      	movs	r3, #0
 8010b7e:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8010b80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b82:	781b      	ldrb	r3, [r3, #0]
 8010b84:	2b01      	cmp	r3, #1
 8010b86:	d128      	bne.n	8010bda <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8010b88:	2302      	movs	r3, #2
 8010b8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010b8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b8e:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 8010b90:	f107 0314 	add.w	r3, r7, #20
 8010b94:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010b96:	4618      	mov	r0, r3
 8010b98:	f7fd f815 	bl	800dbc6 <get_fat>
 8010b9c:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8010b9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ba4:	d103      	bne.n	8010bae <f_getfree+0x7c>
 8010ba6:	2301      	movs	r3, #1
 8010ba8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8010bac:	e063      	b.n	8010c76 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8010bae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bb0:	2b01      	cmp	r3, #1
 8010bb2:	d103      	bne.n	8010bbc <f_getfree+0x8a>
 8010bb4:	2302      	movs	r3, #2
 8010bb6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8010bba:	e05c      	b.n	8010c76 <f_getfree+0x144>
					if (stat == 0) nfree++;
 8010bbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bbe:	2b00      	cmp	r3, #0
 8010bc0:	d102      	bne.n	8010bc8 <f_getfree+0x96>
 8010bc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010bc4:	3301      	adds	r3, #1
 8010bc6:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 8010bc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010bca:	3301      	adds	r3, #1
 8010bcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010bce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bd0:	699b      	ldr	r3, [r3, #24]
 8010bd2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8010bd4:	429a      	cmp	r2, r3
 8010bd6:	d3db      	bcc.n	8010b90 <f_getfree+0x5e>
 8010bd8:	e04d      	b.n	8010c76 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8010bda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bdc:	699b      	ldr	r3, [r3, #24]
 8010bde:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010be0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010be4:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 8010be6:	2300      	movs	r3, #0
 8010be8:	637b      	str	r3, [r7, #52]	@ 0x34
 8010bea:	2300      	movs	r3, #0
 8010bec:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 8010bee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010bf0:	2b00      	cmp	r3, #0
 8010bf2:	d113      	bne.n	8010c1c <f_getfree+0xea>
							res = move_window(fs, sect++);
 8010bf4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010bf8:	1c5a      	adds	r2, r3, #1
 8010bfa:	63ba      	str	r2, [r7, #56]	@ 0x38
 8010bfc:	4619      	mov	r1, r3
 8010bfe:	f7fc ff27 	bl	800da50 <move_window>
 8010c02:	4603      	mov	r3, r0
 8010c04:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 8010c08:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8010c0c:	2b00      	cmp	r3, #0
 8010c0e:	d131      	bne.n	8010c74 <f_getfree+0x142>
							p = fs->win;
 8010c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c12:	3334      	adds	r3, #52	@ 0x34
 8010c14:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 8010c16:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010c1a:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8010c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c1e:	781b      	ldrb	r3, [r3, #0]
 8010c20:	2b02      	cmp	r3, #2
 8010c22:	d10f      	bne.n	8010c44 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 8010c24:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010c26:	f7fc fc61 	bl	800d4ec <ld_word>
 8010c2a:	4603      	mov	r3, r0
 8010c2c:	2b00      	cmp	r3, #0
 8010c2e:	d102      	bne.n	8010c36 <f_getfree+0x104>
 8010c30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010c32:	3301      	adds	r3, #1
 8010c34:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 8010c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c38:	3302      	adds	r3, #2
 8010c3a:	633b      	str	r3, [r7, #48]	@ 0x30
 8010c3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c3e:	3b02      	subs	r3, #2
 8010c40:	637b      	str	r3, [r7, #52]	@ 0x34
 8010c42:	e010      	b.n	8010c66 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8010c44:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010c46:	f7fc fc6a 	bl	800d51e <ld_dword>
 8010c4a:	4603      	mov	r3, r0
 8010c4c:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	d102      	bne.n	8010c5a <f_getfree+0x128>
 8010c54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010c56:	3301      	adds	r3, #1
 8010c58:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 8010c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c5c:	3304      	adds	r3, #4
 8010c5e:	633b      	str	r3, [r7, #48]	@ 0x30
 8010c60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c62:	3b04      	subs	r3, #4
 8010c64:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 8010c66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010c68:	3b01      	subs	r3, #1
 8010c6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010c6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010c6e:	2b00      	cmp	r3, #0
 8010c70:	d1bd      	bne.n	8010bee <f_getfree+0xbc>
 8010c72:	e000      	b.n	8010c76 <f_getfree+0x144>
							if (res != FR_OK) break;
 8010c74:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8010c76:	68bb      	ldr	r3, [r7, #8]
 8010c78:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010c7a:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8010c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c7e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010c80:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8010c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c84:	791a      	ldrb	r2, [r3, #4]
 8010c86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c88:	f042 0201 	orr.w	r2, r2, #1
 8010c8c:	b2d2      	uxtb	r2, r2
 8010c8e:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 8010c90:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8010c94:	4618      	mov	r0, r3
 8010c96:	3748      	adds	r7, #72	@ 0x48
 8010c98:	46bd      	mov	sp, r7
 8010c9a:	bd80      	pop	{r7, pc}

08010c9c <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 8010c9c:	b580      	push	{r7, lr}
 8010c9e:	f5ad 7d20 	sub.w	sp, sp, #640	@ 0x280
 8010ca2:	af00      	add	r7, sp, #0
 8010ca4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8010ca8:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 8010cac:	6018      	str	r0, [r3, #0]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 8010cae:	2300      	movs	r3, #0
 8010cb0:	f8c7 3278 	str.w	r3, [r7, #632]	@ 0x278
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8010cb4:	f507 7103 	add.w	r1, r7, #524	@ 0x20c
 8010cb8:	1d3b      	adds	r3, r7, #4
 8010cba:	2202      	movs	r2, #2
 8010cbc:	4618      	mov	r0, r3
 8010cbe:	f7fe fc41 	bl	800f544 <find_volume>
 8010cc2:	4603      	mov	r3, r0
 8010cc4:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f
	dj.obj.fs = fs;
 8010cc8:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010ccc:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244
	if (res == FR_OK) {
 8010cd0:	f897 327f 	ldrb.w	r3, [r7, #639]	@ 0x27f
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	f040 80a1 	bne.w	8010e1c <f_unlink+0x180>
		INIT_NAMBUF(fs);
 8010cda:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010cde:	f107 020c 	add.w	r2, r7, #12
 8010ce2:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);		/* Follow the file path */
 8010ce4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8010ce8:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 8010cec:	681a      	ldr	r2, [r3, #0]
 8010cee:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 8010cf2:	4611      	mov	r1, r2
 8010cf4:	4618      	mov	r0, r3
 8010cf6:	f7fe fb19 	bl	800f32c <follow_path>
 8010cfa:	4603      	mov	r3, r0
 8010cfc:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 8010d00:	f897 327f 	ldrb.w	r3, [r7, #639]	@ 0x27f
 8010d04:	2b00      	cmp	r3, #0
 8010d06:	d108      	bne.n	8010d1a <f_unlink+0x7e>
 8010d08:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 8010d0c:	2102      	movs	r1, #2
 8010d0e:	4618      	mov	r0, r3
 8010d10:	f7fc fcee 	bl	800d6f0 <chk_lock>
 8010d14:	4603      	mov	r3, r0
 8010d16:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f
#endif
		if (res == FR_OK) {					/* The object is accessible */
 8010d1a:	f897 327f 	ldrb.w	r3, [r7, #639]	@ 0x27f
 8010d1e:	2b00      	cmp	r3, #0
 8010d20:	d17c      	bne.n	8010e1c <f_unlink+0x180>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8010d22:	f897 3273 	ldrb.w	r3, [r7, #627]	@ 0x273
 8010d26:	b25b      	sxtb	r3, r3
 8010d28:	2b00      	cmp	r3, #0
 8010d2a:	da03      	bge.n	8010d34 <f_unlink+0x98>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 8010d2c:	2306      	movs	r3, #6
 8010d2e:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f
 8010d32:	e008      	b.n	8010d46 <f_unlink+0xaa>
			} else {
				if (dj.obj.attr & AM_RDO) {
 8010d34:	f897 324a 	ldrb.w	r3, [r7, #586]	@ 0x24a
 8010d38:	f003 0301 	and.w	r3, r3, #1
 8010d3c:	2b00      	cmp	r3, #0
 8010d3e:	d002      	beq.n	8010d46 <f_unlink+0xaa>
					res = FR_DENIED;		/* Cannot remove R/O object */
 8010d40:	2307      	movs	r3, #7
 8010d42:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f
				}
			}
			if (res == FR_OK) {
 8010d46:	f897 327f 	ldrb.w	r3, [r7, #639]	@ 0x27f
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	d13b      	bne.n	8010dc6 <f_unlink+0x12a>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 8010d4e:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010d52:	f8d7 2264 	ldr.w	r2, [r7, #612]	@ 0x264
 8010d56:	4611      	mov	r1, r2
 8010d58:	4618      	mov	r0, r3
 8010d5a:	f7fd fb7d 	bl	800e458 <ld_clust>
 8010d5e:	f8c7 0278 	str.w	r0, [r7, #632]	@ 0x278
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 8010d62:	f897 324a 	ldrb.w	r3, [r7, #586]	@ 0x24a
 8010d66:	f003 0310 	and.w	r3, r3, #16
 8010d6a:	2b00      	cmp	r3, #0
 8010d6c:	d02b      	beq.n	8010dc6 <f_unlink+0x12a>
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
						res = FR_DENIED;
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 8010d6e:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010d72:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
						sdj.obj.sclust = dclst;
 8010d76:	f8d7 3278 	ldr.w	r3, [r7, #632]	@ 0x278
 8010d7a:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 8010d7e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8010d82:	2100      	movs	r1, #0
 8010d84:	4618      	mov	r0, r3
 8010d86:	f7fd f9e0 	bl	800e14a <dir_sdi>
 8010d8a:	4603      	mov	r3, r0
 8010d8c:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f
						if (res == FR_OK) {
 8010d90:	f897 327f 	ldrb.w	r3, [r7, #639]	@ 0x27f
 8010d94:	2b00      	cmp	r3, #0
 8010d96:	d116      	bne.n	8010dc6 <f_unlink+0x12a>
							res = dir_read(&sdj, 0);			/* Read an item */
 8010d98:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8010d9c:	2100      	movs	r1, #0
 8010d9e:	4618      	mov	r0, r3
 8010da0:	f7fd fd85 	bl	800e8ae <dir_read>
 8010da4:	4603      	mov	r3, r0
 8010da6:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 8010daa:	f897 327f 	ldrb.w	r3, [r7, #639]	@ 0x27f
 8010dae:	2b00      	cmp	r3, #0
 8010db0:	d102      	bne.n	8010db8 <f_unlink+0x11c>
 8010db2:	2307      	movs	r3, #7
 8010db4:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 8010db8:	f897 327f 	ldrb.w	r3, [r7, #639]	@ 0x27f
 8010dbc:	2b04      	cmp	r3, #4
 8010dbe:	d102      	bne.n	8010dc6 <f_unlink+0x12a>
 8010dc0:	2300      	movs	r3, #0
 8010dc2:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f
						}
					}
				}
			}
			if (res == FR_OK) {
 8010dc6:	f897 327f 	ldrb.w	r3, [r7, #639]	@ 0x27f
 8010dca:	2b00      	cmp	r3, #0
 8010dcc:	d126      	bne.n	8010e1c <f_unlink+0x180>
				res = dir_remove(&dj);			/* Remove the directory entry */
 8010dce:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 8010dd2:	4618      	mov	r0, r3
 8010dd4:	f7fd ffca 	bl	800ed6c <dir_remove>
 8010dd8:	4603      	mov	r3, r0
 8010dda:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 8010dde:	f897 327f 	ldrb.w	r3, [r7, #639]	@ 0x27f
 8010de2:	2b00      	cmp	r3, #0
 8010de4:	d10e      	bne.n	8010e04 <f_unlink+0x168>
 8010de6:	f8d7 3278 	ldr.w	r3, [r7, #632]	@ 0x278
 8010dea:	2b00      	cmp	r3, #0
 8010dec:	d00a      	beq.n	8010e04 <f_unlink+0x168>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 8010dee:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 8010df2:	2200      	movs	r2, #0
 8010df4:	f8d7 1278 	ldr.w	r1, [r7, #632]	@ 0x278
 8010df8:	4618      	mov	r0, r3
 8010dfa:	f7fd f875 	bl	800dee8 <remove_chain>
 8010dfe:	4603      	mov	r3, r0
 8010e00:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 8010e04:	f897 327f 	ldrb.w	r3, [r7, #639]	@ 0x27f
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	d107      	bne.n	8010e1c <f_unlink+0x180>
 8010e0c:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010e10:	4618      	mov	r0, r3
 8010e12:	f7fc fe4b 	bl	800daac <sync_fs>
 8010e16:	4603      	mov	r3, r0
 8010e18:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8010e1c:	f897 327f 	ldrb.w	r3, [r7, #639]	@ 0x27f
}
 8010e20:	4618      	mov	r0, r3
 8010e22:	f507 7720 	add.w	r7, r7, #640	@ 0x280
 8010e26:	46bd      	mov	sp, r7
 8010e28:	bd80      	pop	{r7, pc}

08010e2a <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8010e2a:	b580      	push	{r7, lr}
 8010e2c:	f5ad 7d18 	sub.w	sp, sp, #608	@ 0x260
 8010e30:	af00      	add	r7, sp, #0
 8010e32:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8010e36:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8010e3a:	6018      	str	r0, [r3, #0]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8010e3c:	f507 7103 	add.w	r1, r7, #524	@ 0x20c
 8010e40:	1d3b      	adds	r3, r7, #4
 8010e42:	2202      	movs	r2, #2
 8010e44:	4618      	mov	r0, r3
 8010e46:	f7fe fb7d 	bl	800f544 <find_volume>
 8010e4a:	4603      	mov	r3, r0
 8010e4c:	f887 325f 	strb.w	r3, [r7, #607]	@ 0x25f
	dj.obj.fs = fs;
 8010e50:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010e54:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
	if (res == FR_OK) {
 8010e58:	f897 325f 	ldrb.w	r3, [r7, #607]	@ 0x25f
 8010e5c:	2b00      	cmp	r3, #0
 8010e5e:	f040 812e 	bne.w	80110be <f_mkdir+0x294>
		INIT_NAMBUF(fs);
 8010e62:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010e66:	f107 020c 	add.w	r2, r7, #12
 8010e6a:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);			/* Follow the file path */
 8010e6c:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8010e70:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8010e74:	681a      	ldr	r2, [r3, #0]
 8010e76:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8010e7a:	4611      	mov	r1, r2
 8010e7c:	4618      	mov	r0, r3
 8010e7e:	f7fe fa55 	bl	800f32c <follow_path>
 8010e82:	4603      	mov	r3, r0
 8010e84:	f887 325f 	strb.w	r3, [r7, #607]	@ 0x25f
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 8010e88:	f897 325f 	ldrb.w	r3, [r7, #607]	@ 0x25f
 8010e8c:	2b00      	cmp	r3, #0
 8010e8e:	d102      	bne.n	8010e96 <f_mkdir+0x6c>
 8010e90:	2308      	movs	r3, #8
 8010e92:	f887 325f 	strb.w	r3, [r7, #607]	@ 0x25f
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 8010e96:	f897 325f 	ldrb.w	r3, [r7, #607]	@ 0x25f
 8010e9a:	2b04      	cmp	r3, #4
 8010e9c:	f040 810f 	bne.w	80110be <f_mkdir+0x294>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 8010ea0:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8010ea4:	2100      	movs	r1, #0
 8010ea6:	4618      	mov	r0, r3
 8010ea8:	f7fd f883 	bl	800dfb2 <create_chain>
 8010eac:	f8c7 024c 	str.w	r0, [r7, #588]	@ 0x24c
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 8010eb0:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010eb4:	895b      	ldrh	r3, [r3, #10]
 8010eb6:	025b      	lsls	r3, r3, #9
 8010eb8:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
			res = FR_OK;
 8010ebc:	2300      	movs	r3, #0
 8010ebe:	f887 325f 	strb.w	r3, [r7, #607]	@ 0x25f
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 8010ec2:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 8010ec6:	2b00      	cmp	r3, #0
 8010ec8:	d102      	bne.n	8010ed0 <f_mkdir+0xa6>
 8010eca:	2307      	movs	r3, #7
 8010ecc:	f887 325f 	strb.w	r3, [r7, #607]	@ 0x25f
			if (dcl == 1) res = FR_INT_ERR;
 8010ed0:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 8010ed4:	2b01      	cmp	r3, #1
 8010ed6:	d102      	bne.n	8010ede <f_mkdir+0xb4>
 8010ed8:	2302      	movs	r3, #2
 8010eda:	f887 325f 	strb.w	r3, [r7, #607]	@ 0x25f
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 8010ede:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 8010ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ee6:	d102      	bne.n	8010eee <f_mkdir+0xc4>
 8010ee8:	2301      	movs	r3, #1
 8010eea:	f887 325f 	strb.w	r3, [r7, #607]	@ 0x25f
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 8010eee:	f897 325f 	ldrb.w	r3, [r7, #607]	@ 0x25f
 8010ef2:	2b00      	cmp	r3, #0
 8010ef4:	d107      	bne.n	8010f06 <f_mkdir+0xdc>
 8010ef6:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010efa:	4618      	mov	r0, r3
 8010efc:	f7fc fd64 	bl	800d9c8 <sync_window>
 8010f00:	4603      	mov	r3, r0
 8010f02:	f887 325f 	strb.w	r3, [r7, #607]	@ 0x25f
			tm = GET_FATTIME();
 8010f06:	f7fc f871 	bl	800cfec <get_fattime>
 8010f0a:	f8c7 0248 	str.w	r0, [r7, #584]	@ 0x248
			if (res == FR_OK) {					/* Initialize the new directory table */
 8010f0e:	f897 325f 	ldrb.w	r3, [r7, #607]	@ 0x25f
 8010f12:	2b00      	cmp	r3, #0
 8010f14:	f040 8090 	bne.w	8011038 <f_mkdir+0x20e>
				dsc = clust2sect(fs, dcl);
 8010f18:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010f1c:	f8d7 124c 	ldr.w	r1, [r7, #588]	@ 0x24c
 8010f20:	4618      	mov	r0, r3
 8010f22:	f7fc fe31 	bl	800db88 <clust2sect>
 8010f26:	f8c7 0254 	str.w	r0, [r7, #596]	@ 0x254
				dir = fs->win;
 8010f2a:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010f2e:	3334      	adds	r3, #52	@ 0x34
 8010f30:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244
				mem_set(dir, 0, SS(fs));
 8010f34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010f38:	2100      	movs	r1, #0
 8010f3a:	f8d7 0244 	ldr.w	r0, [r7, #580]	@ 0x244
 8010f3e:	f7fc fb79 	bl	800d634 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 8010f42:	220b      	movs	r2, #11
 8010f44:	2120      	movs	r1, #32
 8010f46:	f8d7 0244 	ldr.w	r0, [r7, #580]	@ 0x244
 8010f4a:	f7fc fb73 	bl	800d634 <mem_set>
					dir[DIR_Name] = '.';
 8010f4e:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8010f52:	222e      	movs	r2, #46	@ 0x2e
 8010f54:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 8010f56:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8010f5a:	330b      	adds	r3, #11
 8010f5c:	2210      	movs	r2, #16
 8010f5e:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 8010f60:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8010f64:	3316      	adds	r3, #22
 8010f66:	f8d7 1248 	ldr.w	r1, [r7, #584]	@ 0x248
 8010f6a:	4618      	mov	r0, r3
 8010f6c:	f7fc fb15 	bl	800d59a <st_dword>
					st_clust(fs, dir, dcl);
 8010f70:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010f74:	f8d7 224c 	ldr.w	r2, [r7, #588]	@ 0x24c
 8010f78:	f8d7 1244 	ldr.w	r1, [r7, #580]	@ 0x244
 8010f7c:	4618      	mov	r0, r3
 8010f7e:	f7fd fa8a 	bl	800e496 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 8010f82:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8010f86:	3320      	adds	r3, #32
 8010f88:	2220      	movs	r2, #32
 8010f8a:	f8d7 1244 	ldr.w	r1, [r7, #580]	@ 0x244
 8010f8e:	4618      	mov	r0, r3
 8010f90:	f7fc fb2f 	bl	800d5f2 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 8010f94:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8010f98:	3321      	adds	r3, #33	@ 0x21
 8010f9a:	222e      	movs	r2, #46	@ 0x2e
 8010f9c:	701a      	strb	r2, [r3, #0]
 8010f9e:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 8010fa2:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 8010fa6:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010faa:	781b      	ldrb	r3, [r3, #0]
 8010fac:	2b03      	cmp	r3, #3
 8010fae:	d109      	bne.n	8010fc4 <f_mkdir+0x19a>
 8010fb0:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010fb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010fb6:	f8d7 2250 	ldr.w	r2, [r7, #592]	@ 0x250
 8010fba:	429a      	cmp	r2, r3
 8010fbc:	d102      	bne.n	8010fc4 <f_mkdir+0x19a>
 8010fbe:	2300      	movs	r3, #0
 8010fc0:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
					st_clust(fs, dir + SZDIRE, pcl);
 8010fc4:	f8d7 020c 	ldr.w	r0, [r7, #524]	@ 0x20c
 8010fc8:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8010fcc:	3320      	adds	r3, #32
 8010fce:	f8d7 2250 	ldr.w	r2, [r7, #592]	@ 0x250
 8010fd2:	4619      	mov	r1, r3
 8010fd4:	f7fd fa5f 	bl	800e496 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8010fd8:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010fdc:	895b      	ldrh	r3, [r3, #10]
 8010fde:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
 8010fe2:	e023      	b.n	801102c <f_mkdir+0x202>
					fs->winsect = dsc++;
 8010fe4:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 8010fe8:	1c5a      	adds	r2, r3, #1
 8010fea:	f8c7 2254 	str.w	r2, [r7, #596]	@ 0x254
 8010fee:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
 8010ff2:	6313      	str	r3, [r2, #48]	@ 0x30
					fs->wflag = 1;
 8010ff4:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010ff8:	2201      	movs	r2, #1
 8010ffa:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 8010ffc:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8011000:	4618      	mov	r0, r3
 8011002:	f7fc fce1 	bl	800d9c8 <sync_window>
 8011006:	4603      	mov	r3, r0
 8011008:	f887 325f 	strb.w	r3, [r7, #607]	@ 0x25f
					if (res != FR_OK) break;
 801100c:	f897 325f 	ldrb.w	r3, [r7, #607]	@ 0x25f
 8011010:	2b00      	cmp	r3, #0
 8011012:	d110      	bne.n	8011036 <f_mkdir+0x20c>
					mem_set(dir, 0, SS(fs));
 8011014:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011018:	2100      	movs	r1, #0
 801101a:	f8d7 0244 	ldr.w	r0, [r7, #580]	@ 0x244
 801101e:	f7fc fb09 	bl	800d634 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8011022:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 8011026:	3b01      	subs	r3, #1
 8011028:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
 801102c:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 8011030:	2b00      	cmp	r3, #0
 8011032:	d1d7      	bne.n	8010fe4 <f_mkdir+0x1ba>
 8011034:	e000      	b.n	8011038 <f_mkdir+0x20e>
					if (res != FR_OK) break;
 8011036:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 8011038:	f897 325f 	ldrb.w	r3, [r7, #607]	@ 0x25f
 801103c:	2b00      	cmp	r3, #0
 801103e:	d107      	bne.n	8011050 <f_mkdir+0x226>
				res = dir_register(&dj);	/* Register the object to the directoy */
 8011040:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8011044:	4618      	mov	r0, r3
 8011046:	f7fd fd99 	bl	800eb7c <dir_register>
 801104a:	4603      	mov	r3, r0
 801104c:	f887 325f 	strb.w	r3, [r7, #607]	@ 0x25f
			}
			if (res == FR_OK) {
 8011050:	f897 325f 	ldrb.w	r3, [r7, #607]	@ 0x25f
 8011054:	2b00      	cmp	r3, #0
 8011056:	d12a      	bne.n	80110ae <f_mkdir+0x284>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 8011058:	f8d7 3230 	ldr.w	r3, [r7, #560]	@ 0x230
 801105c:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 8011060:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8011064:	3316      	adds	r3, #22
 8011066:	f8d7 1248 	ldr.w	r1, [r7, #584]	@ 0x248
 801106a:	4618      	mov	r0, r3
 801106c:	f7fc fa95 	bl	800d59a <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 8011070:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8011074:	f8d7 224c 	ldr.w	r2, [r7, #588]	@ 0x24c
 8011078:	f8d7 1244 	ldr.w	r1, [r7, #580]	@ 0x244
 801107c:	4618      	mov	r0, r3
 801107e:	f7fd fa0a 	bl	800e496 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 8011082:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8011086:	330b      	adds	r3, #11
 8011088:	2210      	movs	r2, #16
 801108a:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 801108c:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8011090:	2201      	movs	r2, #1
 8011092:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 8011094:	f897 325f 	ldrb.w	r3, [r7, #607]	@ 0x25f
 8011098:	2b00      	cmp	r3, #0
 801109a:	d110      	bne.n	80110be <f_mkdir+0x294>
					res = sync_fs(fs);
 801109c:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 80110a0:	4618      	mov	r0, r3
 80110a2:	f7fc fd03 	bl	800daac <sync_fs>
 80110a6:	4603      	mov	r3, r0
 80110a8:	f887 325f 	strb.w	r3, [r7, #607]	@ 0x25f
 80110ac:	e007      	b.n	80110be <f_mkdir+0x294>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 80110ae:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80110b2:	2200      	movs	r2, #0
 80110b4:	f8d7 124c 	ldr.w	r1, [r7, #588]	@ 0x24c
 80110b8:	4618      	mov	r0, r3
 80110ba:	f7fc ff15 	bl	800dee8 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 80110be:	f897 325f 	ldrb.w	r3, [r7, #607]	@ 0x25f
}
 80110c2:	4618      	mov	r0, r3
 80110c4:	f507 7718 	add.w	r7, r7, #608	@ 0x260
 80110c8:	46bd      	mov	sp, r7
 80110ca:	bd80      	pop	{r7, pc}

080110cc <f_utime>:

FRESULT f_utime (
	const TCHAR* path,	/* Pointer to the file/directory name */
	const FILINFO* fno	/* Pointer to the time stamp to be set */
)
{
 80110cc:	b580      	push	{r7, lr}
 80110ce:	f5ad 7d12 	sub.w	sp, sp, #584	@ 0x248
 80110d2:	af00      	add	r7, sp, #0
 80110d4:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 80110d8:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 80110dc:	6018      	str	r0, [r3, #0]
 80110de:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 80110e2:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 80110e6:	6019      	str	r1, [r3, #0]
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF


	res = find_volume(&path, &fs, FA_WRITE);	/* Get logical drive */
 80110e8:	f507 7103 	add.w	r1, r7, #524	@ 0x20c
 80110ec:	1d3b      	adds	r3, r7, #4
 80110ee:	2202      	movs	r2, #2
 80110f0:	4618      	mov	r0, r3
 80110f2:	f7fe fa27 	bl	800f544 <find_volume>
 80110f6:	4603      	mov	r3, r0
 80110f8:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
	dj.obj.fs = fs;
 80110fc:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8011100:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
	if (res == FR_OK) {
 8011104:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 8011108:	2b00      	cmp	r3, #0
 801110a:	d148      	bne.n	801119e <f_utime+0xd2>
		INIT_NAMBUF(fs);
 801110c:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8011110:	f107 020c 	add.w	r2, r7, #12
 8011114:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 8011116:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 801111a:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 801111e:	681a      	ldr	r2, [r3, #0]
 8011120:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8011124:	4611      	mov	r1, r2
 8011126:	4618      	mov	r0, r3
 8011128:	f7fe f900 	bl	800f32c <follow_path>
 801112c:	4603      	mov	r3, r0
 801112e:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
		if (res == FR_OK && (dj.fn[NSFLAG] & (NS_DOT | NS_NONAME))) res = FR_INVALID_NAME;	/* Check object validity */
 8011132:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 8011136:	2b00      	cmp	r3, #0
 8011138:	d108      	bne.n	801114c <f_utime+0x80>
 801113a:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 801113e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8011142:	2b00      	cmp	r3, #0
 8011144:	d002      	beq.n	801114c <f_utime+0x80>
 8011146:	2306      	movs	r3, #6
 8011148:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
		if (res == FR_OK) {
 801114c:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 8011150:	2b00      	cmp	r3, #0
 8011152:	d124      	bne.n	801119e <f_utime+0xd2>
				st_dword(fs->dirbuf + XDIR_ModTime, (DWORD)fno->fdate << 16 | fno->ftime);
				res = store_xdir(&dj);
			} else
#endif
			{
				st_dword(dj.dir + DIR_ModTime, (DWORD)fno->fdate << 16 | fno->ftime);
 8011154:	f8d7 3230 	ldr.w	r3, [r7, #560]	@ 0x230
 8011158:	f103 0016 	add.w	r0, r3, #22
 801115c:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8011160:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8011164:	681b      	ldr	r3, [r3, #0]
 8011166:	889b      	ldrh	r3, [r3, #4]
 8011168:	041b      	lsls	r3, r3, #16
 801116a:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 801116e:	f5a2 7212 	sub.w	r2, r2, #584	@ 0x248
 8011172:	6812      	ldr	r2, [r2, #0]
 8011174:	88d2      	ldrh	r2, [r2, #6]
 8011176:	4313      	orrs	r3, r2
 8011178:	4619      	mov	r1, r3
 801117a:	f7fc fa0e 	bl	800d59a <st_dword>
				fs->wflag = 1;
 801117e:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8011182:	2201      	movs	r2, #1
 8011184:	70da      	strb	r2, [r3, #3]
			}
			if (res == FR_OK) {
 8011186:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 801118a:	2b00      	cmp	r3, #0
 801118c:	d107      	bne.n	801119e <f_utime+0xd2>
				res = sync_fs(fs);
 801118e:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8011192:	4618      	mov	r0, r3
 8011194:	f7fc fc8a 	bl	800daac <sync_fs>
 8011198:	4603      	mov	r3, r0
 801119a:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 801119e:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
}
 80111a2:	4618      	mov	r0, r3
 80111a4:	f507 7712 	add.w	r7, r7, #584	@ 0x248
 80111a8:	46bd      	mov	sp, r7
 80111aa:	bd80      	pop	{r7, pc}

080111ac <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80111ac:	b480      	push	{r7}
 80111ae:	b087      	sub	sp, #28
 80111b0:	af00      	add	r7, sp, #0
 80111b2:	60f8      	str	r0, [r7, #12]
 80111b4:	60b9      	str	r1, [r7, #8]
 80111b6:	4613      	mov	r3, r2
 80111b8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80111ba:	2301      	movs	r3, #1
 80111bc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80111be:	2300      	movs	r3, #0
 80111c0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80111c2:	4b1f      	ldr	r3, [pc, #124]	@ (8011240 <FATFS_LinkDriverEx+0x94>)
 80111c4:	7a5b      	ldrb	r3, [r3, #9]
 80111c6:	b2db      	uxtb	r3, r3
 80111c8:	2b00      	cmp	r3, #0
 80111ca:	d131      	bne.n	8011230 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80111cc:	4b1c      	ldr	r3, [pc, #112]	@ (8011240 <FATFS_LinkDriverEx+0x94>)
 80111ce:	7a5b      	ldrb	r3, [r3, #9]
 80111d0:	b2db      	uxtb	r3, r3
 80111d2:	461a      	mov	r2, r3
 80111d4:	4b1a      	ldr	r3, [pc, #104]	@ (8011240 <FATFS_LinkDriverEx+0x94>)
 80111d6:	2100      	movs	r1, #0
 80111d8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80111da:	4b19      	ldr	r3, [pc, #100]	@ (8011240 <FATFS_LinkDriverEx+0x94>)
 80111dc:	7a5b      	ldrb	r3, [r3, #9]
 80111de:	b2db      	uxtb	r3, r3
 80111e0:	4a17      	ldr	r2, [pc, #92]	@ (8011240 <FATFS_LinkDriverEx+0x94>)
 80111e2:	009b      	lsls	r3, r3, #2
 80111e4:	4413      	add	r3, r2
 80111e6:	68fa      	ldr	r2, [r7, #12]
 80111e8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80111ea:	4b15      	ldr	r3, [pc, #84]	@ (8011240 <FATFS_LinkDriverEx+0x94>)
 80111ec:	7a5b      	ldrb	r3, [r3, #9]
 80111ee:	b2db      	uxtb	r3, r3
 80111f0:	461a      	mov	r2, r3
 80111f2:	4b13      	ldr	r3, [pc, #76]	@ (8011240 <FATFS_LinkDriverEx+0x94>)
 80111f4:	4413      	add	r3, r2
 80111f6:	79fa      	ldrb	r2, [r7, #7]
 80111f8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80111fa:	4b11      	ldr	r3, [pc, #68]	@ (8011240 <FATFS_LinkDriverEx+0x94>)
 80111fc:	7a5b      	ldrb	r3, [r3, #9]
 80111fe:	b2db      	uxtb	r3, r3
 8011200:	1c5a      	adds	r2, r3, #1
 8011202:	b2d1      	uxtb	r1, r2
 8011204:	4a0e      	ldr	r2, [pc, #56]	@ (8011240 <FATFS_LinkDriverEx+0x94>)
 8011206:	7251      	strb	r1, [r2, #9]
 8011208:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801120a:	7dbb      	ldrb	r3, [r7, #22]
 801120c:	3330      	adds	r3, #48	@ 0x30
 801120e:	b2da      	uxtb	r2, r3
 8011210:	68bb      	ldr	r3, [r7, #8]
 8011212:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8011214:	68bb      	ldr	r3, [r7, #8]
 8011216:	3301      	adds	r3, #1
 8011218:	223a      	movs	r2, #58	@ 0x3a
 801121a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801121c:	68bb      	ldr	r3, [r7, #8]
 801121e:	3302      	adds	r3, #2
 8011220:	222f      	movs	r2, #47	@ 0x2f
 8011222:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8011224:	68bb      	ldr	r3, [r7, #8]
 8011226:	3303      	adds	r3, #3
 8011228:	2200      	movs	r2, #0
 801122a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801122c:	2300      	movs	r3, #0
 801122e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8011230:	7dfb      	ldrb	r3, [r7, #23]
}
 8011232:	4618      	mov	r0, r3
 8011234:	371c      	adds	r7, #28
 8011236:	46bd      	mov	sp, r7
 8011238:	f85d 7b04 	ldr.w	r7, [sp], #4
 801123c:	4770      	bx	lr
 801123e:	bf00      	nop
 8011240:	20000d14 	.word	0x20000d14

08011244 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8011244:	b580      	push	{r7, lr}
 8011246:	b082      	sub	sp, #8
 8011248:	af00      	add	r7, sp, #0
 801124a:	6078      	str	r0, [r7, #4]
 801124c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801124e:	2200      	movs	r2, #0
 8011250:	6839      	ldr	r1, [r7, #0]
 8011252:	6878      	ldr	r0, [r7, #4]
 8011254:	f7ff ffaa 	bl	80111ac <FATFS_LinkDriverEx>
 8011258:	4603      	mov	r3, r0
}
 801125a:	4618      	mov	r0, r3
 801125c:	3708      	adds	r7, #8
 801125e:	46bd      	mov	sp, r7
 8011260:	bd80      	pop	{r7, pc}
	...

08011264 <FATFS_UnLinkDriverEx>:
  * @param  path: pointer to the logical drive path
  * @param  lun : not used
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriverEx(char *path, uint8_t lun)
{
 8011264:	b480      	push	{r7}
 8011266:	b085      	sub	sp, #20
 8011268:	af00      	add	r7, sp, #0
 801126a:	6078      	str	r0, [r7, #4]
 801126c:	460b      	mov	r3, r1
 801126e:	70fb      	strb	r3, [r7, #3]
  uint8_t DiskNum = 0;
 8011270:	2300      	movs	r3, #0
 8011272:	73bb      	strb	r3, [r7, #14]
  uint8_t ret = 1;
 8011274:	2301      	movs	r3, #1
 8011276:	73fb      	strb	r3, [r7, #15]

  if(disk.nbr >= 1)
 8011278:	4b15      	ldr	r3, [pc, #84]	@ (80112d0 <FATFS_UnLinkDriverEx+0x6c>)
 801127a:	7a5b      	ldrb	r3, [r3, #9]
 801127c:	b2db      	uxtb	r3, r3
 801127e:	2b00      	cmp	r3, #0
 8011280:	d01e      	beq.n	80112c0 <FATFS_UnLinkDriverEx+0x5c>
  {
    DiskNum = path[0] - '0';
 8011282:	687b      	ldr	r3, [r7, #4]
 8011284:	781b      	ldrb	r3, [r3, #0]
 8011286:	3b30      	subs	r3, #48	@ 0x30
 8011288:	73bb      	strb	r3, [r7, #14]
    if(disk.drv[DiskNum] != 0)
 801128a:	7bbb      	ldrb	r3, [r7, #14]
 801128c:	4a10      	ldr	r2, [pc, #64]	@ (80112d0 <FATFS_UnLinkDriverEx+0x6c>)
 801128e:	009b      	lsls	r3, r3, #2
 8011290:	4413      	add	r3, r2
 8011292:	685b      	ldr	r3, [r3, #4]
 8011294:	2b00      	cmp	r3, #0
 8011296:	d013      	beq.n	80112c0 <FATFS_UnLinkDriverEx+0x5c>
    {
      disk.drv[DiskNum] = 0;
 8011298:	7bbb      	ldrb	r3, [r7, #14]
 801129a:	4a0d      	ldr	r2, [pc, #52]	@ (80112d0 <FATFS_UnLinkDriverEx+0x6c>)
 801129c:	009b      	lsls	r3, r3, #2
 801129e:	4413      	add	r3, r2
 80112a0:	2200      	movs	r2, #0
 80112a2:	605a      	str	r2, [r3, #4]
      disk.lun[DiskNum] = 0;
 80112a4:	7bbb      	ldrb	r3, [r7, #14]
 80112a6:	4a0a      	ldr	r2, [pc, #40]	@ (80112d0 <FATFS_UnLinkDriverEx+0x6c>)
 80112a8:	4413      	add	r3, r2
 80112aa:	2200      	movs	r2, #0
 80112ac:	721a      	strb	r2, [r3, #8]
      disk.nbr--;
 80112ae:	4b08      	ldr	r3, [pc, #32]	@ (80112d0 <FATFS_UnLinkDriverEx+0x6c>)
 80112b0:	7a5b      	ldrb	r3, [r3, #9]
 80112b2:	b2db      	uxtb	r3, r3
 80112b4:	3b01      	subs	r3, #1
 80112b6:	b2da      	uxtb	r2, r3
 80112b8:	4b05      	ldr	r3, [pc, #20]	@ (80112d0 <FATFS_UnLinkDriverEx+0x6c>)
 80112ba:	725a      	strb	r2, [r3, #9]
      ret = 0;
 80112bc:	2300      	movs	r3, #0
 80112be:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80112c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80112c2:	4618      	mov	r0, r3
 80112c4:	3714      	adds	r7, #20
 80112c6:	46bd      	mov	sp, r7
 80112c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112cc:	4770      	bx	lr
 80112ce:	bf00      	nop
 80112d0:	20000d14 	.word	0x20000d14

080112d4 <FATFS_UnLinkDriver>:
  *         drivers.
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriver(char *path)
{
 80112d4:	b580      	push	{r7, lr}
 80112d6:	b082      	sub	sp, #8
 80112d8:	af00      	add	r7, sp, #0
 80112da:	6078      	str	r0, [r7, #4]
  return FATFS_UnLinkDriverEx(path, 0);
 80112dc:	2100      	movs	r1, #0
 80112de:	6878      	ldr	r0, [r7, #4]
 80112e0:	f7ff ffc0 	bl	8011264 <FATFS_UnLinkDriverEx>
 80112e4:	4603      	mov	r3, r0
}
 80112e6:	4618      	mov	r0, r3
 80112e8:	3708      	adds	r7, #8
 80112ea:	46bd      	mov	sp, r7
 80112ec:	bd80      	pop	{r7, pc}
	...

080112f0 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 80112f0:	b480      	push	{r7}
 80112f2:	b085      	sub	sp, #20
 80112f4:	af00      	add	r7, sp, #0
 80112f6:	4603      	mov	r3, r0
 80112f8:	6039      	str	r1, [r7, #0]
 80112fa:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 80112fc:	88fb      	ldrh	r3, [r7, #6]
 80112fe:	2b7f      	cmp	r3, #127	@ 0x7f
 8011300:	d802      	bhi.n	8011308 <ff_convert+0x18>
		c = chr;
 8011302:	88fb      	ldrh	r3, [r7, #6]
 8011304:	81fb      	strh	r3, [r7, #14]
 8011306:	e025      	b.n	8011354 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8011308:	683b      	ldr	r3, [r7, #0]
 801130a:	2b00      	cmp	r3, #0
 801130c:	d00b      	beq.n	8011326 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 801130e:	88fb      	ldrh	r3, [r7, #6]
 8011310:	2bff      	cmp	r3, #255	@ 0xff
 8011312:	d805      	bhi.n	8011320 <ff_convert+0x30>
 8011314:	88fb      	ldrh	r3, [r7, #6]
 8011316:	3b80      	subs	r3, #128	@ 0x80
 8011318:	4a12      	ldr	r2, [pc, #72]	@ (8011364 <ff_convert+0x74>)
 801131a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801131e:	e000      	b.n	8011322 <ff_convert+0x32>
 8011320:	2300      	movs	r3, #0
 8011322:	81fb      	strh	r3, [r7, #14]
 8011324:	e016      	b.n	8011354 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8011326:	2300      	movs	r3, #0
 8011328:	81fb      	strh	r3, [r7, #14]
 801132a:	e009      	b.n	8011340 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 801132c:	89fb      	ldrh	r3, [r7, #14]
 801132e:	4a0d      	ldr	r2, [pc, #52]	@ (8011364 <ff_convert+0x74>)
 8011330:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011334:	88fa      	ldrh	r2, [r7, #6]
 8011336:	429a      	cmp	r2, r3
 8011338:	d006      	beq.n	8011348 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 801133a:	89fb      	ldrh	r3, [r7, #14]
 801133c:	3301      	adds	r3, #1
 801133e:	81fb      	strh	r3, [r7, #14]
 8011340:	89fb      	ldrh	r3, [r7, #14]
 8011342:	2b7f      	cmp	r3, #127	@ 0x7f
 8011344:	d9f2      	bls.n	801132c <ff_convert+0x3c>
 8011346:	e000      	b.n	801134a <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8011348:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 801134a:	89fb      	ldrh	r3, [r7, #14]
 801134c:	3380      	adds	r3, #128	@ 0x80
 801134e:	b29b      	uxth	r3, r3
 8011350:	b2db      	uxtb	r3, r3
 8011352:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8011354:	89fb      	ldrh	r3, [r7, #14]
}
 8011356:	4618      	mov	r0, r3
 8011358:	3714      	adds	r7, #20
 801135a:	46bd      	mov	sp, r7
 801135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011360:	4770      	bx	lr
 8011362:	bf00      	nop
 8011364:	08012f58 	.word	0x08012f58

08011368 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8011368:	b480      	push	{r7}
 801136a:	b087      	sub	sp, #28
 801136c:	af00      	add	r7, sp, #0
 801136e:	4603      	mov	r3, r0
 8011370:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8011372:	88fb      	ldrh	r3, [r7, #6]
 8011374:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011378:	d201      	bcs.n	801137e <ff_wtoupper+0x16>
 801137a:	4b3e      	ldr	r3, [pc, #248]	@ (8011474 <ff_wtoupper+0x10c>)
 801137c:	e000      	b.n	8011380 <ff_wtoupper+0x18>
 801137e:	4b3e      	ldr	r3, [pc, #248]	@ (8011478 <ff_wtoupper+0x110>)
 8011380:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8011382:	697b      	ldr	r3, [r7, #20]
 8011384:	1c9a      	adds	r2, r3, #2
 8011386:	617a      	str	r2, [r7, #20]
 8011388:	881b      	ldrh	r3, [r3, #0]
 801138a:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 801138c:	8a7b      	ldrh	r3, [r7, #18]
 801138e:	2b00      	cmp	r3, #0
 8011390:	d068      	beq.n	8011464 <ff_wtoupper+0xfc>
 8011392:	88fa      	ldrh	r2, [r7, #6]
 8011394:	8a7b      	ldrh	r3, [r7, #18]
 8011396:	429a      	cmp	r2, r3
 8011398:	d364      	bcc.n	8011464 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 801139a:	697b      	ldr	r3, [r7, #20]
 801139c:	1c9a      	adds	r2, r3, #2
 801139e:	617a      	str	r2, [r7, #20]
 80113a0:	881b      	ldrh	r3, [r3, #0]
 80113a2:	823b      	strh	r3, [r7, #16]
 80113a4:	8a3b      	ldrh	r3, [r7, #16]
 80113a6:	0a1b      	lsrs	r3, r3, #8
 80113a8:	81fb      	strh	r3, [r7, #14]
 80113aa:	8a3b      	ldrh	r3, [r7, #16]
 80113ac:	b2db      	uxtb	r3, r3
 80113ae:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 80113b0:	88fa      	ldrh	r2, [r7, #6]
 80113b2:	8a79      	ldrh	r1, [r7, #18]
 80113b4:	8a3b      	ldrh	r3, [r7, #16]
 80113b6:	440b      	add	r3, r1
 80113b8:	429a      	cmp	r2, r3
 80113ba:	da49      	bge.n	8011450 <ff_wtoupper+0xe8>
			switch (cmd) {
 80113bc:	89fb      	ldrh	r3, [r7, #14]
 80113be:	2b08      	cmp	r3, #8
 80113c0:	d84f      	bhi.n	8011462 <ff_wtoupper+0xfa>
 80113c2:	a201      	add	r2, pc, #4	@ (adr r2, 80113c8 <ff_wtoupper+0x60>)
 80113c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80113c8:	080113ed 	.word	0x080113ed
 80113cc:	080113ff 	.word	0x080113ff
 80113d0:	08011415 	.word	0x08011415
 80113d4:	0801141d 	.word	0x0801141d
 80113d8:	08011425 	.word	0x08011425
 80113dc:	0801142d 	.word	0x0801142d
 80113e0:	08011435 	.word	0x08011435
 80113e4:	0801143d 	.word	0x0801143d
 80113e8:	08011445 	.word	0x08011445
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 80113ec:	88fa      	ldrh	r2, [r7, #6]
 80113ee:	8a7b      	ldrh	r3, [r7, #18]
 80113f0:	1ad3      	subs	r3, r2, r3
 80113f2:	005b      	lsls	r3, r3, #1
 80113f4:	697a      	ldr	r2, [r7, #20]
 80113f6:	4413      	add	r3, r2
 80113f8:	881b      	ldrh	r3, [r3, #0]
 80113fa:	80fb      	strh	r3, [r7, #6]
 80113fc:	e027      	b.n	801144e <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 80113fe:	88fa      	ldrh	r2, [r7, #6]
 8011400:	8a7b      	ldrh	r3, [r7, #18]
 8011402:	1ad3      	subs	r3, r2, r3
 8011404:	b29b      	uxth	r3, r3
 8011406:	f003 0301 	and.w	r3, r3, #1
 801140a:	b29b      	uxth	r3, r3
 801140c:	88fa      	ldrh	r2, [r7, #6]
 801140e:	1ad3      	subs	r3, r2, r3
 8011410:	80fb      	strh	r3, [r7, #6]
 8011412:	e01c      	b.n	801144e <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8011414:	88fb      	ldrh	r3, [r7, #6]
 8011416:	3b10      	subs	r3, #16
 8011418:	80fb      	strh	r3, [r7, #6]
 801141a:	e018      	b.n	801144e <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 801141c:	88fb      	ldrh	r3, [r7, #6]
 801141e:	3b20      	subs	r3, #32
 8011420:	80fb      	strh	r3, [r7, #6]
 8011422:	e014      	b.n	801144e <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8011424:	88fb      	ldrh	r3, [r7, #6]
 8011426:	3b30      	subs	r3, #48	@ 0x30
 8011428:	80fb      	strh	r3, [r7, #6]
 801142a:	e010      	b.n	801144e <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 801142c:	88fb      	ldrh	r3, [r7, #6]
 801142e:	3b1a      	subs	r3, #26
 8011430:	80fb      	strh	r3, [r7, #6]
 8011432:	e00c      	b.n	801144e <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8011434:	88fb      	ldrh	r3, [r7, #6]
 8011436:	3308      	adds	r3, #8
 8011438:	80fb      	strh	r3, [r7, #6]
 801143a:	e008      	b.n	801144e <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 801143c:	88fb      	ldrh	r3, [r7, #6]
 801143e:	3b50      	subs	r3, #80	@ 0x50
 8011440:	80fb      	strh	r3, [r7, #6]
 8011442:	e004      	b.n	801144e <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8011444:	88fb      	ldrh	r3, [r7, #6]
 8011446:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 801144a:	80fb      	strh	r3, [r7, #6]
 801144c:	bf00      	nop
			}
			break;
 801144e:	e008      	b.n	8011462 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8011450:	89fb      	ldrh	r3, [r7, #14]
 8011452:	2b00      	cmp	r3, #0
 8011454:	d195      	bne.n	8011382 <ff_wtoupper+0x1a>
 8011456:	8a3b      	ldrh	r3, [r7, #16]
 8011458:	005b      	lsls	r3, r3, #1
 801145a:	697a      	ldr	r2, [r7, #20]
 801145c:	4413      	add	r3, r2
 801145e:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8011460:	e78f      	b.n	8011382 <ff_wtoupper+0x1a>
			break;
 8011462:	bf00      	nop
	}

	return chr;
 8011464:	88fb      	ldrh	r3, [r7, #6]
}
 8011466:	4618      	mov	r0, r3
 8011468:	371c      	adds	r7, #28
 801146a:	46bd      	mov	sp, r7
 801146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011470:	4770      	bx	lr
 8011472:	bf00      	nop
 8011474:	08013058 	.word	0x08013058
 8011478:	0801324c 	.word	0x0801324c

0801147c <_strtoull_l.isra.0>:
 801147c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011480:	4691      	mov	r9, r2
 8011482:	4a48      	ldr	r2, [pc, #288]	@ (80115a4 <_strtoull_l.isra.0+0x128>)
 8011484:	9001      	str	r0, [sp, #4]
 8011486:	468a      	mov	sl, r1
 8011488:	461e      	mov	r6, r3
 801148a:	460d      	mov	r5, r1
 801148c:	462b      	mov	r3, r5
 801148e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011492:	5d17      	ldrb	r7, [r2, r4]
 8011494:	f017 0708 	ands.w	r7, r7, #8
 8011498:	d1f8      	bne.n	801148c <_strtoull_l.isra.0+0x10>
 801149a:	2c2d      	cmp	r4, #45	@ 0x2d
 801149c:	d110      	bne.n	80114c0 <_strtoull_l.isra.0+0x44>
 801149e:	782c      	ldrb	r4, [r5, #0]
 80114a0:	2701      	movs	r7, #1
 80114a2:	1c9d      	adds	r5, r3, #2
 80114a4:	f036 0310 	bics.w	r3, r6, #16
 80114a8:	d115      	bne.n	80114d6 <_strtoull_l.isra.0+0x5a>
 80114aa:	2c30      	cmp	r4, #48	@ 0x30
 80114ac:	d10d      	bne.n	80114ca <_strtoull_l.isra.0+0x4e>
 80114ae:	782b      	ldrb	r3, [r5, #0]
 80114b0:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80114b4:	2b58      	cmp	r3, #88	@ 0x58
 80114b6:	d108      	bne.n	80114ca <_strtoull_l.isra.0+0x4e>
 80114b8:	786c      	ldrb	r4, [r5, #1]
 80114ba:	3502      	adds	r5, #2
 80114bc:	2610      	movs	r6, #16
 80114be:	e00a      	b.n	80114d6 <_strtoull_l.isra.0+0x5a>
 80114c0:	2c2b      	cmp	r4, #43	@ 0x2b
 80114c2:	bf04      	itt	eq
 80114c4:	782c      	ldrbeq	r4, [r5, #0]
 80114c6:	1c9d      	addeq	r5, r3, #2
 80114c8:	e7ec      	b.n	80114a4 <_strtoull_l.isra.0+0x28>
 80114ca:	2e00      	cmp	r6, #0
 80114cc:	d1f6      	bne.n	80114bc <_strtoull_l.isra.0+0x40>
 80114ce:	2c30      	cmp	r4, #48	@ 0x30
 80114d0:	bf14      	ite	ne
 80114d2:	260a      	movne	r6, #10
 80114d4:	2608      	moveq	r6, #8
 80114d6:	ea4f 7be6 	mov.w	fp, r6, asr #31
 80114da:	4632      	mov	r2, r6
 80114dc:	465b      	mov	r3, fp
 80114de:	f04f 30ff 	mov.w	r0, #4294967295
 80114e2:	f04f 31ff 	mov.w	r1, #4294967295
 80114e6:	f7ee ff53 	bl	8000390 <__aeabi_uldivmod>
 80114ea:	4632      	mov	r2, r6
 80114ec:	9000      	str	r0, [sp, #0]
 80114ee:	4688      	mov	r8, r1
 80114f0:	465b      	mov	r3, fp
 80114f2:	f04f 30ff 	mov.w	r0, #4294967295
 80114f6:	f04f 31ff 	mov.w	r1, #4294967295
 80114fa:	f7ee ff49 	bl	8000390 <__aeabi_uldivmod>
 80114fe:	2300      	movs	r3, #0
 8011500:	4618      	mov	r0, r3
 8011502:	4619      	mov	r1, r3
 8011504:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8011508:	f1bc 0f09 	cmp.w	ip, #9
 801150c:	d81e      	bhi.n	801154c <_strtoull_l.isra.0+0xd0>
 801150e:	4664      	mov	r4, ip
 8011510:	42a6      	cmp	r6, r4
 8011512:	dd2c      	ble.n	801156e <_strtoull_l.isra.0+0xf2>
 8011514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011518:	d015      	beq.n	8011546 <_strtoull_l.isra.0+0xca>
 801151a:	9b00      	ldr	r3, [sp, #0]
 801151c:	4283      	cmp	r3, r0
 801151e:	eb78 0301 	sbcs.w	r3, r8, r1
 8011522:	d321      	bcc.n	8011568 <_strtoull_l.isra.0+0xec>
 8011524:	9b00      	ldr	r3, [sp, #0]
 8011526:	4588      	cmp	r8, r1
 8011528:	bf08      	it	eq
 801152a:	4283      	cmpeq	r3, r0
 801152c:	d101      	bne.n	8011532 <_strtoull_l.isra.0+0xb6>
 801152e:	42a2      	cmp	r2, r4
 8011530:	db1a      	blt.n	8011568 <_strtoull_l.isra.0+0xec>
 8011532:	4371      	muls	r1, r6
 8011534:	fb00 110b 	mla	r1, r0, fp, r1
 8011538:	fba6 0300 	umull	r0, r3, r6, r0
 801153c:	4419      	add	r1, r3
 801153e:	1820      	adds	r0, r4, r0
 8011540:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8011544:	2301      	movs	r3, #1
 8011546:	f815 4b01 	ldrb.w	r4, [r5], #1
 801154a:	e7db      	b.n	8011504 <_strtoull_l.isra.0+0x88>
 801154c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8011550:	f1bc 0f19 	cmp.w	ip, #25
 8011554:	d801      	bhi.n	801155a <_strtoull_l.isra.0+0xde>
 8011556:	3c37      	subs	r4, #55	@ 0x37
 8011558:	e7da      	b.n	8011510 <_strtoull_l.isra.0+0x94>
 801155a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801155e:	f1bc 0f19 	cmp.w	ip, #25
 8011562:	d804      	bhi.n	801156e <_strtoull_l.isra.0+0xf2>
 8011564:	3c57      	subs	r4, #87	@ 0x57
 8011566:	e7d3      	b.n	8011510 <_strtoull_l.isra.0+0x94>
 8011568:	f04f 33ff 	mov.w	r3, #4294967295
 801156c:	e7eb      	b.n	8011546 <_strtoull_l.isra.0+0xca>
 801156e:	1c5a      	adds	r2, r3, #1
 8011570:	d10a      	bne.n	8011588 <_strtoull_l.isra.0+0x10c>
 8011572:	9901      	ldr	r1, [sp, #4]
 8011574:	2222      	movs	r2, #34	@ 0x22
 8011576:	600a      	str	r2, [r1, #0]
 8011578:	4618      	mov	r0, r3
 801157a:	4619      	mov	r1, r3
 801157c:	f1b9 0f00 	cmp.w	r9, #0
 8011580:	d10a      	bne.n	8011598 <_strtoull_l.isra.0+0x11c>
 8011582:	b003      	add	sp, #12
 8011584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011588:	b117      	cbz	r7, 8011590 <_strtoull_l.isra.0+0x114>
 801158a:	4240      	negs	r0, r0
 801158c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8011590:	f1b9 0f00 	cmp.w	r9, #0
 8011594:	d0f5      	beq.n	8011582 <_strtoull_l.isra.0+0x106>
 8011596:	b10b      	cbz	r3, 801159c <_strtoull_l.isra.0+0x120>
 8011598:	f105 3aff 	add.w	sl, r5, #4294967295
 801159c:	f8c9 a000 	str.w	sl, [r9]
 80115a0:	e7ef      	b.n	8011582 <_strtoull_l.isra.0+0x106>
 80115a2:	bf00      	nop
 80115a4:	08013309 	.word	0x08013309

080115a8 <strtoull>:
 80115a8:	4613      	mov	r3, r2
 80115aa:	460a      	mov	r2, r1
 80115ac:	4601      	mov	r1, r0
 80115ae:	4802      	ldr	r0, [pc, #8]	@ (80115b8 <strtoull+0x10>)
 80115b0:	6800      	ldr	r0, [r0, #0]
 80115b2:	f7ff bf63 	b.w	801147c <_strtoull_l.isra.0>
 80115b6:	bf00      	nop
 80115b8:	20000020 	.word	0x20000020

080115bc <std>:
 80115bc:	2300      	movs	r3, #0
 80115be:	b510      	push	{r4, lr}
 80115c0:	4604      	mov	r4, r0
 80115c2:	e9c0 3300 	strd	r3, r3, [r0]
 80115c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80115ca:	6083      	str	r3, [r0, #8]
 80115cc:	8181      	strh	r1, [r0, #12]
 80115ce:	6643      	str	r3, [r0, #100]	@ 0x64
 80115d0:	81c2      	strh	r2, [r0, #14]
 80115d2:	6183      	str	r3, [r0, #24]
 80115d4:	4619      	mov	r1, r3
 80115d6:	2208      	movs	r2, #8
 80115d8:	305c      	adds	r0, #92	@ 0x5c
 80115da:	f000 fa6b 	bl	8011ab4 <memset>
 80115de:	4b0d      	ldr	r3, [pc, #52]	@ (8011614 <std+0x58>)
 80115e0:	6263      	str	r3, [r4, #36]	@ 0x24
 80115e2:	4b0d      	ldr	r3, [pc, #52]	@ (8011618 <std+0x5c>)
 80115e4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80115e6:	4b0d      	ldr	r3, [pc, #52]	@ (801161c <std+0x60>)
 80115e8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80115ea:	4b0d      	ldr	r3, [pc, #52]	@ (8011620 <std+0x64>)
 80115ec:	6323      	str	r3, [r4, #48]	@ 0x30
 80115ee:	4b0d      	ldr	r3, [pc, #52]	@ (8011624 <std+0x68>)
 80115f0:	6224      	str	r4, [r4, #32]
 80115f2:	429c      	cmp	r4, r3
 80115f4:	d006      	beq.n	8011604 <std+0x48>
 80115f6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80115fa:	4294      	cmp	r4, r2
 80115fc:	d002      	beq.n	8011604 <std+0x48>
 80115fe:	33d0      	adds	r3, #208	@ 0xd0
 8011600:	429c      	cmp	r4, r3
 8011602:	d105      	bne.n	8011610 <std+0x54>
 8011604:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011608:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801160c:	f000 bad8 	b.w	8011bc0 <__retarget_lock_init_recursive>
 8011610:	bd10      	pop	{r4, pc}
 8011612:	bf00      	nop
 8011614:	080118d1 	.word	0x080118d1
 8011618:	080118f3 	.word	0x080118f3
 801161c:	0801192b 	.word	0x0801192b
 8011620:	0801194f 	.word	0x0801194f
 8011624:	20000d20 	.word	0x20000d20

08011628 <stdio_exit_handler>:
 8011628:	4a02      	ldr	r2, [pc, #8]	@ (8011634 <stdio_exit_handler+0xc>)
 801162a:	4903      	ldr	r1, [pc, #12]	@ (8011638 <stdio_exit_handler+0x10>)
 801162c:	4803      	ldr	r0, [pc, #12]	@ (801163c <stdio_exit_handler+0x14>)
 801162e:	f000 b869 	b.w	8011704 <_fwalk_sglue>
 8011632:	bf00      	nop
 8011634:	20000014 	.word	0x20000014
 8011638:	08012739 	.word	0x08012739
 801163c:	20000024 	.word	0x20000024

08011640 <cleanup_stdio>:
 8011640:	6841      	ldr	r1, [r0, #4]
 8011642:	4b0c      	ldr	r3, [pc, #48]	@ (8011674 <cleanup_stdio+0x34>)
 8011644:	4299      	cmp	r1, r3
 8011646:	b510      	push	{r4, lr}
 8011648:	4604      	mov	r4, r0
 801164a:	d001      	beq.n	8011650 <cleanup_stdio+0x10>
 801164c:	f001 f874 	bl	8012738 <_fflush_r>
 8011650:	68a1      	ldr	r1, [r4, #8]
 8011652:	4b09      	ldr	r3, [pc, #36]	@ (8011678 <cleanup_stdio+0x38>)
 8011654:	4299      	cmp	r1, r3
 8011656:	d002      	beq.n	801165e <cleanup_stdio+0x1e>
 8011658:	4620      	mov	r0, r4
 801165a:	f001 f86d 	bl	8012738 <_fflush_r>
 801165e:	68e1      	ldr	r1, [r4, #12]
 8011660:	4b06      	ldr	r3, [pc, #24]	@ (801167c <cleanup_stdio+0x3c>)
 8011662:	4299      	cmp	r1, r3
 8011664:	d004      	beq.n	8011670 <cleanup_stdio+0x30>
 8011666:	4620      	mov	r0, r4
 8011668:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801166c:	f001 b864 	b.w	8012738 <_fflush_r>
 8011670:	bd10      	pop	{r4, pc}
 8011672:	bf00      	nop
 8011674:	20000d20 	.word	0x20000d20
 8011678:	20000d88 	.word	0x20000d88
 801167c:	20000df0 	.word	0x20000df0

08011680 <global_stdio_init.part.0>:
 8011680:	b510      	push	{r4, lr}
 8011682:	4b0b      	ldr	r3, [pc, #44]	@ (80116b0 <global_stdio_init.part.0+0x30>)
 8011684:	4c0b      	ldr	r4, [pc, #44]	@ (80116b4 <global_stdio_init.part.0+0x34>)
 8011686:	4a0c      	ldr	r2, [pc, #48]	@ (80116b8 <global_stdio_init.part.0+0x38>)
 8011688:	601a      	str	r2, [r3, #0]
 801168a:	4620      	mov	r0, r4
 801168c:	2200      	movs	r2, #0
 801168e:	2104      	movs	r1, #4
 8011690:	f7ff ff94 	bl	80115bc <std>
 8011694:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011698:	2201      	movs	r2, #1
 801169a:	2109      	movs	r1, #9
 801169c:	f7ff ff8e 	bl	80115bc <std>
 80116a0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80116a4:	2202      	movs	r2, #2
 80116a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80116aa:	2112      	movs	r1, #18
 80116ac:	f7ff bf86 	b.w	80115bc <std>
 80116b0:	20000e58 	.word	0x20000e58
 80116b4:	20000d20 	.word	0x20000d20
 80116b8:	08011629 	.word	0x08011629

080116bc <__sfp_lock_acquire>:
 80116bc:	4801      	ldr	r0, [pc, #4]	@ (80116c4 <__sfp_lock_acquire+0x8>)
 80116be:	f000 ba80 	b.w	8011bc2 <__retarget_lock_acquire_recursive>
 80116c2:	bf00      	nop
 80116c4:	20000e61 	.word	0x20000e61

080116c8 <__sfp_lock_release>:
 80116c8:	4801      	ldr	r0, [pc, #4]	@ (80116d0 <__sfp_lock_release+0x8>)
 80116ca:	f000 ba7b 	b.w	8011bc4 <__retarget_lock_release_recursive>
 80116ce:	bf00      	nop
 80116d0:	20000e61 	.word	0x20000e61

080116d4 <__sinit>:
 80116d4:	b510      	push	{r4, lr}
 80116d6:	4604      	mov	r4, r0
 80116d8:	f7ff fff0 	bl	80116bc <__sfp_lock_acquire>
 80116dc:	6a23      	ldr	r3, [r4, #32]
 80116de:	b11b      	cbz	r3, 80116e8 <__sinit+0x14>
 80116e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80116e4:	f7ff bff0 	b.w	80116c8 <__sfp_lock_release>
 80116e8:	4b04      	ldr	r3, [pc, #16]	@ (80116fc <__sinit+0x28>)
 80116ea:	6223      	str	r3, [r4, #32]
 80116ec:	4b04      	ldr	r3, [pc, #16]	@ (8011700 <__sinit+0x2c>)
 80116ee:	681b      	ldr	r3, [r3, #0]
 80116f0:	2b00      	cmp	r3, #0
 80116f2:	d1f5      	bne.n	80116e0 <__sinit+0xc>
 80116f4:	f7ff ffc4 	bl	8011680 <global_stdio_init.part.0>
 80116f8:	e7f2      	b.n	80116e0 <__sinit+0xc>
 80116fa:	bf00      	nop
 80116fc:	08011641 	.word	0x08011641
 8011700:	20000e58 	.word	0x20000e58

08011704 <_fwalk_sglue>:
 8011704:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011708:	4607      	mov	r7, r0
 801170a:	4688      	mov	r8, r1
 801170c:	4614      	mov	r4, r2
 801170e:	2600      	movs	r6, #0
 8011710:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011714:	f1b9 0901 	subs.w	r9, r9, #1
 8011718:	d505      	bpl.n	8011726 <_fwalk_sglue+0x22>
 801171a:	6824      	ldr	r4, [r4, #0]
 801171c:	2c00      	cmp	r4, #0
 801171e:	d1f7      	bne.n	8011710 <_fwalk_sglue+0xc>
 8011720:	4630      	mov	r0, r6
 8011722:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011726:	89ab      	ldrh	r3, [r5, #12]
 8011728:	2b01      	cmp	r3, #1
 801172a:	d907      	bls.n	801173c <_fwalk_sglue+0x38>
 801172c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011730:	3301      	adds	r3, #1
 8011732:	d003      	beq.n	801173c <_fwalk_sglue+0x38>
 8011734:	4629      	mov	r1, r5
 8011736:	4638      	mov	r0, r7
 8011738:	47c0      	blx	r8
 801173a:	4306      	orrs	r6, r0
 801173c:	3568      	adds	r5, #104	@ 0x68
 801173e:	e7e9      	b.n	8011714 <_fwalk_sglue+0x10>

08011740 <iprintf>:
 8011740:	b40f      	push	{r0, r1, r2, r3}
 8011742:	b507      	push	{r0, r1, r2, lr}
 8011744:	4906      	ldr	r1, [pc, #24]	@ (8011760 <iprintf+0x20>)
 8011746:	ab04      	add	r3, sp, #16
 8011748:	6808      	ldr	r0, [r1, #0]
 801174a:	f853 2b04 	ldr.w	r2, [r3], #4
 801174e:	6881      	ldr	r1, [r0, #8]
 8011750:	9301      	str	r3, [sp, #4]
 8011752:	f000 fcc9 	bl	80120e8 <_vfiprintf_r>
 8011756:	b003      	add	sp, #12
 8011758:	f85d eb04 	ldr.w	lr, [sp], #4
 801175c:	b004      	add	sp, #16
 801175e:	4770      	bx	lr
 8011760:	20000020 	.word	0x20000020

08011764 <_puts_r>:
 8011764:	6a03      	ldr	r3, [r0, #32]
 8011766:	b570      	push	{r4, r5, r6, lr}
 8011768:	6884      	ldr	r4, [r0, #8]
 801176a:	4605      	mov	r5, r0
 801176c:	460e      	mov	r6, r1
 801176e:	b90b      	cbnz	r3, 8011774 <_puts_r+0x10>
 8011770:	f7ff ffb0 	bl	80116d4 <__sinit>
 8011774:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011776:	07db      	lsls	r3, r3, #31
 8011778:	d405      	bmi.n	8011786 <_puts_r+0x22>
 801177a:	89a3      	ldrh	r3, [r4, #12]
 801177c:	0598      	lsls	r0, r3, #22
 801177e:	d402      	bmi.n	8011786 <_puts_r+0x22>
 8011780:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011782:	f000 fa1e 	bl	8011bc2 <__retarget_lock_acquire_recursive>
 8011786:	89a3      	ldrh	r3, [r4, #12]
 8011788:	0719      	lsls	r1, r3, #28
 801178a:	d502      	bpl.n	8011792 <_puts_r+0x2e>
 801178c:	6923      	ldr	r3, [r4, #16]
 801178e:	2b00      	cmp	r3, #0
 8011790:	d135      	bne.n	80117fe <_puts_r+0x9a>
 8011792:	4621      	mov	r1, r4
 8011794:	4628      	mov	r0, r5
 8011796:	f000 f91d 	bl	80119d4 <__swsetup_r>
 801179a:	b380      	cbz	r0, 80117fe <_puts_r+0x9a>
 801179c:	f04f 35ff 	mov.w	r5, #4294967295
 80117a0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80117a2:	07da      	lsls	r2, r3, #31
 80117a4:	d405      	bmi.n	80117b2 <_puts_r+0x4e>
 80117a6:	89a3      	ldrh	r3, [r4, #12]
 80117a8:	059b      	lsls	r3, r3, #22
 80117aa:	d402      	bmi.n	80117b2 <_puts_r+0x4e>
 80117ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80117ae:	f000 fa09 	bl	8011bc4 <__retarget_lock_release_recursive>
 80117b2:	4628      	mov	r0, r5
 80117b4:	bd70      	pop	{r4, r5, r6, pc}
 80117b6:	2b00      	cmp	r3, #0
 80117b8:	da04      	bge.n	80117c4 <_puts_r+0x60>
 80117ba:	69a2      	ldr	r2, [r4, #24]
 80117bc:	429a      	cmp	r2, r3
 80117be:	dc17      	bgt.n	80117f0 <_puts_r+0x8c>
 80117c0:	290a      	cmp	r1, #10
 80117c2:	d015      	beq.n	80117f0 <_puts_r+0x8c>
 80117c4:	6823      	ldr	r3, [r4, #0]
 80117c6:	1c5a      	adds	r2, r3, #1
 80117c8:	6022      	str	r2, [r4, #0]
 80117ca:	7019      	strb	r1, [r3, #0]
 80117cc:	68a3      	ldr	r3, [r4, #8]
 80117ce:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80117d2:	3b01      	subs	r3, #1
 80117d4:	60a3      	str	r3, [r4, #8]
 80117d6:	2900      	cmp	r1, #0
 80117d8:	d1ed      	bne.n	80117b6 <_puts_r+0x52>
 80117da:	2b00      	cmp	r3, #0
 80117dc:	da11      	bge.n	8011802 <_puts_r+0x9e>
 80117de:	4622      	mov	r2, r4
 80117e0:	210a      	movs	r1, #10
 80117e2:	4628      	mov	r0, r5
 80117e4:	f000 f8b7 	bl	8011956 <__swbuf_r>
 80117e8:	3001      	adds	r0, #1
 80117ea:	d0d7      	beq.n	801179c <_puts_r+0x38>
 80117ec:	250a      	movs	r5, #10
 80117ee:	e7d7      	b.n	80117a0 <_puts_r+0x3c>
 80117f0:	4622      	mov	r2, r4
 80117f2:	4628      	mov	r0, r5
 80117f4:	f000 f8af 	bl	8011956 <__swbuf_r>
 80117f8:	3001      	adds	r0, #1
 80117fa:	d1e7      	bne.n	80117cc <_puts_r+0x68>
 80117fc:	e7ce      	b.n	801179c <_puts_r+0x38>
 80117fe:	3e01      	subs	r6, #1
 8011800:	e7e4      	b.n	80117cc <_puts_r+0x68>
 8011802:	6823      	ldr	r3, [r4, #0]
 8011804:	1c5a      	adds	r2, r3, #1
 8011806:	6022      	str	r2, [r4, #0]
 8011808:	220a      	movs	r2, #10
 801180a:	701a      	strb	r2, [r3, #0]
 801180c:	e7ee      	b.n	80117ec <_puts_r+0x88>
	...

08011810 <puts>:
 8011810:	4b02      	ldr	r3, [pc, #8]	@ (801181c <puts+0xc>)
 8011812:	4601      	mov	r1, r0
 8011814:	6818      	ldr	r0, [r3, #0]
 8011816:	f7ff bfa5 	b.w	8011764 <_puts_r>
 801181a:	bf00      	nop
 801181c:	20000020 	.word	0x20000020

08011820 <sniprintf>:
 8011820:	b40c      	push	{r2, r3}
 8011822:	b530      	push	{r4, r5, lr}
 8011824:	4b18      	ldr	r3, [pc, #96]	@ (8011888 <sniprintf+0x68>)
 8011826:	1e0c      	subs	r4, r1, #0
 8011828:	681d      	ldr	r5, [r3, #0]
 801182a:	b09d      	sub	sp, #116	@ 0x74
 801182c:	da08      	bge.n	8011840 <sniprintf+0x20>
 801182e:	238b      	movs	r3, #139	@ 0x8b
 8011830:	602b      	str	r3, [r5, #0]
 8011832:	f04f 30ff 	mov.w	r0, #4294967295
 8011836:	b01d      	add	sp, #116	@ 0x74
 8011838:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801183c:	b002      	add	sp, #8
 801183e:	4770      	bx	lr
 8011840:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8011844:	f8ad 3014 	strh.w	r3, [sp, #20]
 8011848:	f04f 0300 	mov.w	r3, #0
 801184c:	931b      	str	r3, [sp, #108]	@ 0x6c
 801184e:	bf14      	ite	ne
 8011850:	f104 33ff 	addne.w	r3, r4, #4294967295
 8011854:	4623      	moveq	r3, r4
 8011856:	9304      	str	r3, [sp, #16]
 8011858:	9307      	str	r3, [sp, #28]
 801185a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801185e:	9002      	str	r0, [sp, #8]
 8011860:	9006      	str	r0, [sp, #24]
 8011862:	f8ad 3016 	strh.w	r3, [sp, #22]
 8011866:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8011868:	ab21      	add	r3, sp, #132	@ 0x84
 801186a:	a902      	add	r1, sp, #8
 801186c:	4628      	mov	r0, r5
 801186e:	9301      	str	r3, [sp, #4]
 8011870:	f000 fb14 	bl	8011e9c <_svfiprintf_r>
 8011874:	1c43      	adds	r3, r0, #1
 8011876:	bfbc      	itt	lt
 8011878:	238b      	movlt	r3, #139	@ 0x8b
 801187a:	602b      	strlt	r3, [r5, #0]
 801187c:	2c00      	cmp	r4, #0
 801187e:	d0da      	beq.n	8011836 <sniprintf+0x16>
 8011880:	9b02      	ldr	r3, [sp, #8]
 8011882:	2200      	movs	r2, #0
 8011884:	701a      	strb	r2, [r3, #0]
 8011886:	e7d6      	b.n	8011836 <sniprintf+0x16>
 8011888:	20000020 	.word	0x20000020

0801188c <siprintf>:
 801188c:	b40e      	push	{r1, r2, r3}
 801188e:	b510      	push	{r4, lr}
 8011890:	b09d      	sub	sp, #116	@ 0x74
 8011892:	ab1f      	add	r3, sp, #124	@ 0x7c
 8011894:	9002      	str	r0, [sp, #8]
 8011896:	9006      	str	r0, [sp, #24]
 8011898:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801189c:	480a      	ldr	r0, [pc, #40]	@ (80118c8 <siprintf+0x3c>)
 801189e:	9107      	str	r1, [sp, #28]
 80118a0:	9104      	str	r1, [sp, #16]
 80118a2:	490a      	ldr	r1, [pc, #40]	@ (80118cc <siprintf+0x40>)
 80118a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80118a8:	9105      	str	r1, [sp, #20]
 80118aa:	2400      	movs	r4, #0
 80118ac:	a902      	add	r1, sp, #8
 80118ae:	6800      	ldr	r0, [r0, #0]
 80118b0:	9301      	str	r3, [sp, #4]
 80118b2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80118b4:	f000 faf2 	bl	8011e9c <_svfiprintf_r>
 80118b8:	9b02      	ldr	r3, [sp, #8]
 80118ba:	701c      	strb	r4, [r3, #0]
 80118bc:	b01d      	add	sp, #116	@ 0x74
 80118be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80118c2:	b003      	add	sp, #12
 80118c4:	4770      	bx	lr
 80118c6:	bf00      	nop
 80118c8:	20000020 	.word	0x20000020
 80118cc:	ffff0208 	.word	0xffff0208

080118d0 <__sread>:
 80118d0:	b510      	push	{r4, lr}
 80118d2:	460c      	mov	r4, r1
 80118d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80118d8:	f000 f92a 	bl	8011b30 <_read_r>
 80118dc:	2800      	cmp	r0, #0
 80118de:	bfab      	itete	ge
 80118e0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80118e2:	89a3      	ldrhlt	r3, [r4, #12]
 80118e4:	181b      	addge	r3, r3, r0
 80118e6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80118ea:	bfac      	ite	ge
 80118ec:	6563      	strge	r3, [r4, #84]	@ 0x54
 80118ee:	81a3      	strhlt	r3, [r4, #12]
 80118f0:	bd10      	pop	{r4, pc}

080118f2 <__swrite>:
 80118f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80118f6:	461f      	mov	r7, r3
 80118f8:	898b      	ldrh	r3, [r1, #12]
 80118fa:	05db      	lsls	r3, r3, #23
 80118fc:	4605      	mov	r5, r0
 80118fe:	460c      	mov	r4, r1
 8011900:	4616      	mov	r6, r2
 8011902:	d505      	bpl.n	8011910 <__swrite+0x1e>
 8011904:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011908:	2302      	movs	r3, #2
 801190a:	2200      	movs	r2, #0
 801190c:	f000 f8fe 	bl	8011b0c <_lseek_r>
 8011910:	89a3      	ldrh	r3, [r4, #12]
 8011912:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011916:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801191a:	81a3      	strh	r3, [r4, #12]
 801191c:	4632      	mov	r2, r6
 801191e:	463b      	mov	r3, r7
 8011920:	4628      	mov	r0, r5
 8011922:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011926:	f000 b915 	b.w	8011b54 <_write_r>

0801192a <__sseek>:
 801192a:	b510      	push	{r4, lr}
 801192c:	460c      	mov	r4, r1
 801192e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011932:	f000 f8eb 	bl	8011b0c <_lseek_r>
 8011936:	1c43      	adds	r3, r0, #1
 8011938:	89a3      	ldrh	r3, [r4, #12]
 801193a:	bf15      	itete	ne
 801193c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801193e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8011942:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8011946:	81a3      	strheq	r3, [r4, #12]
 8011948:	bf18      	it	ne
 801194a:	81a3      	strhne	r3, [r4, #12]
 801194c:	bd10      	pop	{r4, pc}

0801194e <__sclose>:
 801194e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011952:	f000 b8cb 	b.w	8011aec <_close_r>

08011956 <__swbuf_r>:
 8011956:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011958:	460e      	mov	r6, r1
 801195a:	4614      	mov	r4, r2
 801195c:	4605      	mov	r5, r0
 801195e:	b118      	cbz	r0, 8011968 <__swbuf_r+0x12>
 8011960:	6a03      	ldr	r3, [r0, #32]
 8011962:	b90b      	cbnz	r3, 8011968 <__swbuf_r+0x12>
 8011964:	f7ff feb6 	bl	80116d4 <__sinit>
 8011968:	69a3      	ldr	r3, [r4, #24]
 801196a:	60a3      	str	r3, [r4, #8]
 801196c:	89a3      	ldrh	r3, [r4, #12]
 801196e:	071a      	lsls	r2, r3, #28
 8011970:	d501      	bpl.n	8011976 <__swbuf_r+0x20>
 8011972:	6923      	ldr	r3, [r4, #16]
 8011974:	b943      	cbnz	r3, 8011988 <__swbuf_r+0x32>
 8011976:	4621      	mov	r1, r4
 8011978:	4628      	mov	r0, r5
 801197a:	f000 f82b 	bl	80119d4 <__swsetup_r>
 801197e:	b118      	cbz	r0, 8011988 <__swbuf_r+0x32>
 8011980:	f04f 37ff 	mov.w	r7, #4294967295
 8011984:	4638      	mov	r0, r7
 8011986:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011988:	6823      	ldr	r3, [r4, #0]
 801198a:	6922      	ldr	r2, [r4, #16]
 801198c:	1a98      	subs	r0, r3, r2
 801198e:	6963      	ldr	r3, [r4, #20]
 8011990:	b2f6      	uxtb	r6, r6
 8011992:	4283      	cmp	r3, r0
 8011994:	4637      	mov	r7, r6
 8011996:	dc05      	bgt.n	80119a4 <__swbuf_r+0x4e>
 8011998:	4621      	mov	r1, r4
 801199a:	4628      	mov	r0, r5
 801199c:	f000 fecc 	bl	8012738 <_fflush_r>
 80119a0:	2800      	cmp	r0, #0
 80119a2:	d1ed      	bne.n	8011980 <__swbuf_r+0x2a>
 80119a4:	68a3      	ldr	r3, [r4, #8]
 80119a6:	3b01      	subs	r3, #1
 80119a8:	60a3      	str	r3, [r4, #8]
 80119aa:	6823      	ldr	r3, [r4, #0]
 80119ac:	1c5a      	adds	r2, r3, #1
 80119ae:	6022      	str	r2, [r4, #0]
 80119b0:	701e      	strb	r6, [r3, #0]
 80119b2:	6962      	ldr	r2, [r4, #20]
 80119b4:	1c43      	adds	r3, r0, #1
 80119b6:	429a      	cmp	r2, r3
 80119b8:	d004      	beq.n	80119c4 <__swbuf_r+0x6e>
 80119ba:	89a3      	ldrh	r3, [r4, #12]
 80119bc:	07db      	lsls	r3, r3, #31
 80119be:	d5e1      	bpl.n	8011984 <__swbuf_r+0x2e>
 80119c0:	2e0a      	cmp	r6, #10
 80119c2:	d1df      	bne.n	8011984 <__swbuf_r+0x2e>
 80119c4:	4621      	mov	r1, r4
 80119c6:	4628      	mov	r0, r5
 80119c8:	f000 feb6 	bl	8012738 <_fflush_r>
 80119cc:	2800      	cmp	r0, #0
 80119ce:	d0d9      	beq.n	8011984 <__swbuf_r+0x2e>
 80119d0:	e7d6      	b.n	8011980 <__swbuf_r+0x2a>
	...

080119d4 <__swsetup_r>:
 80119d4:	b538      	push	{r3, r4, r5, lr}
 80119d6:	4b29      	ldr	r3, [pc, #164]	@ (8011a7c <__swsetup_r+0xa8>)
 80119d8:	4605      	mov	r5, r0
 80119da:	6818      	ldr	r0, [r3, #0]
 80119dc:	460c      	mov	r4, r1
 80119de:	b118      	cbz	r0, 80119e8 <__swsetup_r+0x14>
 80119e0:	6a03      	ldr	r3, [r0, #32]
 80119e2:	b90b      	cbnz	r3, 80119e8 <__swsetup_r+0x14>
 80119e4:	f7ff fe76 	bl	80116d4 <__sinit>
 80119e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80119ec:	0719      	lsls	r1, r3, #28
 80119ee:	d422      	bmi.n	8011a36 <__swsetup_r+0x62>
 80119f0:	06da      	lsls	r2, r3, #27
 80119f2:	d407      	bmi.n	8011a04 <__swsetup_r+0x30>
 80119f4:	2209      	movs	r2, #9
 80119f6:	602a      	str	r2, [r5, #0]
 80119f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80119fc:	81a3      	strh	r3, [r4, #12]
 80119fe:	f04f 30ff 	mov.w	r0, #4294967295
 8011a02:	e033      	b.n	8011a6c <__swsetup_r+0x98>
 8011a04:	0758      	lsls	r0, r3, #29
 8011a06:	d512      	bpl.n	8011a2e <__swsetup_r+0x5a>
 8011a08:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011a0a:	b141      	cbz	r1, 8011a1e <__swsetup_r+0x4a>
 8011a0c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011a10:	4299      	cmp	r1, r3
 8011a12:	d002      	beq.n	8011a1a <__swsetup_r+0x46>
 8011a14:	4628      	mov	r0, r5
 8011a16:	f000 f8ed 	bl	8011bf4 <_free_r>
 8011a1a:	2300      	movs	r3, #0
 8011a1c:	6363      	str	r3, [r4, #52]	@ 0x34
 8011a1e:	89a3      	ldrh	r3, [r4, #12]
 8011a20:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011a24:	81a3      	strh	r3, [r4, #12]
 8011a26:	2300      	movs	r3, #0
 8011a28:	6063      	str	r3, [r4, #4]
 8011a2a:	6923      	ldr	r3, [r4, #16]
 8011a2c:	6023      	str	r3, [r4, #0]
 8011a2e:	89a3      	ldrh	r3, [r4, #12]
 8011a30:	f043 0308 	orr.w	r3, r3, #8
 8011a34:	81a3      	strh	r3, [r4, #12]
 8011a36:	6923      	ldr	r3, [r4, #16]
 8011a38:	b94b      	cbnz	r3, 8011a4e <__swsetup_r+0x7a>
 8011a3a:	89a3      	ldrh	r3, [r4, #12]
 8011a3c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011a40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011a44:	d003      	beq.n	8011a4e <__swsetup_r+0x7a>
 8011a46:	4621      	mov	r1, r4
 8011a48:	4628      	mov	r0, r5
 8011a4a:	f000 fec3 	bl	80127d4 <__smakebuf_r>
 8011a4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011a52:	f013 0201 	ands.w	r2, r3, #1
 8011a56:	d00a      	beq.n	8011a6e <__swsetup_r+0x9a>
 8011a58:	2200      	movs	r2, #0
 8011a5a:	60a2      	str	r2, [r4, #8]
 8011a5c:	6962      	ldr	r2, [r4, #20]
 8011a5e:	4252      	negs	r2, r2
 8011a60:	61a2      	str	r2, [r4, #24]
 8011a62:	6922      	ldr	r2, [r4, #16]
 8011a64:	b942      	cbnz	r2, 8011a78 <__swsetup_r+0xa4>
 8011a66:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011a6a:	d1c5      	bne.n	80119f8 <__swsetup_r+0x24>
 8011a6c:	bd38      	pop	{r3, r4, r5, pc}
 8011a6e:	0799      	lsls	r1, r3, #30
 8011a70:	bf58      	it	pl
 8011a72:	6962      	ldrpl	r2, [r4, #20]
 8011a74:	60a2      	str	r2, [r4, #8]
 8011a76:	e7f4      	b.n	8011a62 <__swsetup_r+0x8e>
 8011a78:	2000      	movs	r0, #0
 8011a7a:	e7f7      	b.n	8011a6c <__swsetup_r+0x98>
 8011a7c:	20000020 	.word	0x20000020

08011a80 <memmove>:
 8011a80:	4288      	cmp	r0, r1
 8011a82:	b510      	push	{r4, lr}
 8011a84:	eb01 0402 	add.w	r4, r1, r2
 8011a88:	d902      	bls.n	8011a90 <memmove+0x10>
 8011a8a:	4284      	cmp	r4, r0
 8011a8c:	4623      	mov	r3, r4
 8011a8e:	d807      	bhi.n	8011aa0 <memmove+0x20>
 8011a90:	1e43      	subs	r3, r0, #1
 8011a92:	42a1      	cmp	r1, r4
 8011a94:	d008      	beq.n	8011aa8 <memmove+0x28>
 8011a96:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011a9a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011a9e:	e7f8      	b.n	8011a92 <memmove+0x12>
 8011aa0:	4402      	add	r2, r0
 8011aa2:	4601      	mov	r1, r0
 8011aa4:	428a      	cmp	r2, r1
 8011aa6:	d100      	bne.n	8011aaa <memmove+0x2a>
 8011aa8:	bd10      	pop	{r4, pc}
 8011aaa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011aae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011ab2:	e7f7      	b.n	8011aa4 <memmove+0x24>

08011ab4 <memset>:
 8011ab4:	4402      	add	r2, r0
 8011ab6:	4603      	mov	r3, r0
 8011ab8:	4293      	cmp	r3, r2
 8011aba:	d100      	bne.n	8011abe <memset+0xa>
 8011abc:	4770      	bx	lr
 8011abe:	f803 1b01 	strb.w	r1, [r3], #1
 8011ac2:	e7f9      	b.n	8011ab8 <memset+0x4>

08011ac4 <strncpy>:
 8011ac4:	b510      	push	{r4, lr}
 8011ac6:	3901      	subs	r1, #1
 8011ac8:	4603      	mov	r3, r0
 8011aca:	b132      	cbz	r2, 8011ada <strncpy+0x16>
 8011acc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8011ad0:	f803 4b01 	strb.w	r4, [r3], #1
 8011ad4:	3a01      	subs	r2, #1
 8011ad6:	2c00      	cmp	r4, #0
 8011ad8:	d1f7      	bne.n	8011aca <strncpy+0x6>
 8011ada:	441a      	add	r2, r3
 8011adc:	2100      	movs	r1, #0
 8011ade:	4293      	cmp	r3, r2
 8011ae0:	d100      	bne.n	8011ae4 <strncpy+0x20>
 8011ae2:	bd10      	pop	{r4, pc}
 8011ae4:	f803 1b01 	strb.w	r1, [r3], #1
 8011ae8:	e7f9      	b.n	8011ade <strncpy+0x1a>
	...

08011aec <_close_r>:
 8011aec:	b538      	push	{r3, r4, r5, lr}
 8011aee:	4d06      	ldr	r5, [pc, #24]	@ (8011b08 <_close_r+0x1c>)
 8011af0:	2300      	movs	r3, #0
 8011af2:	4604      	mov	r4, r0
 8011af4:	4608      	mov	r0, r1
 8011af6:	602b      	str	r3, [r5, #0]
 8011af8:	f7f0 fe27 	bl	800274a <_close>
 8011afc:	1c43      	adds	r3, r0, #1
 8011afe:	d102      	bne.n	8011b06 <_close_r+0x1a>
 8011b00:	682b      	ldr	r3, [r5, #0]
 8011b02:	b103      	cbz	r3, 8011b06 <_close_r+0x1a>
 8011b04:	6023      	str	r3, [r4, #0]
 8011b06:	bd38      	pop	{r3, r4, r5, pc}
 8011b08:	20000e5c 	.word	0x20000e5c

08011b0c <_lseek_r>:
 8011b0c:	b538      	push	{r3, r4, r5, lr}
 8011b0e:	4d07      	ldr	r5, [pc, #28]	@ (8011b2c <_lseek_r+0x20>)
 8011b10:	4604      	mov	r4, r0
 8011b12:	4608      	mov	r0, r1
 8011b14:	4611      	mov	r1, r2
 8011b16:	2200      	movs	r2, #0
 8011b18:	602a      	str	r2, [r5, #0]
 8011b1a:	461a      	mov	r2, r3
 8011b1c:	f7f0 fe3c 	bl	8002798 <_lseek>
 8011b20:	1c43      	adds	r3, r0, #1
 8011b22:	d102      	bne.n	8011b2a <_lseek_r+0x1e>
 8011b24:	682b      	ldr	r3, [r5, #0]
 8011b26:	b103      	cbz	r3, 8011b2a <_lseek_r+0x1e>
 8011b28:	6023      	str	r3, [r4, #0]
 8011b2a:	bd38      	pop	{r3, r4, r5, pc}
 8011b2c:	20000e5c 	.word	0x20000e5c

08011b30 <_read_r>:
 8011b30:	b538      	push	{r3, r4, r5, lr}
 8011b32:	4d07      	ldr	r5, [pc, #28]	@ (8011b50 <_read_r+0x20>)
 8011b34:	4604      	mov	r4, r0
 8011b36:	4608      	mov	r0, r1
 8011b38:	4611      	mov	r1, r2
 8011b3a:	2200      	movs	r2, #0
 8011b3c:	602a      	str	r2, [r5, #0]
 8011b3e:	461a      	mov	r2, r3
 8011b40:	f7f0 fde6 	bl	8002710 <_read>
 8011b44:	1c43      	adds	r3, r0, #1
 8011b46:	d102      	bne.n	8011b4e <_read_r+0x1e>
 8011b48:	682b      	ldr	r3, [r5, #0]
 8011b4a:	b103      	cbz	r3, 8011b4e <_read_r+0x1e>
 8011b4c:	6023      	str	r3, [r4, #0]
 8011b4e:	bd38      	pop	{r3, r4, r5, pc}
 8011b50:	20000e5c 	.word	0x20000e5c

08011b54 <_write_r>:
 8011b54:	b538      	push	{r3, r4, r5, lr}
 8011b56:	4d07      	ldr	r5, [pc, #28]	@ (8011b74 <_write_r+0x20>)
 8011b58:	4604      	mov	r4, r0
 8011b5a:	4608      	mov	r0, r1
 8011b5c:	4611      	mov	r1, r2
 8011b5e:	2200      	movs	r2, #0
 8011b60:	602a      	str	r2, [r5, #0]
 8011b62:	461a      	mov	r2, r3
 8011b64:	f7ee fdd1 	bl	800070a <_write>
 8011b68:	1c43      	adds	r3, r0, #1
 8011b6a:	d102      	bne.n	8011b72 <_write_r+0x1e>
 8011b6c:	682b      	ldr	r3, [r5, #0]
 8011b6e:	b103      	cbz	r3, 8011b72 <_write_r+0x1e>
 8011b70:	6023      	str	r3, [r4, #0]
 8011b72:	bd38      	pop	{r3, r4, r5, pc}
 8011b74:	20000e5c 	.word	0x20000e5c

08011b78 <__libc_init_array>:
 8011b78:	b570      	push	{r4, r5, r6, lr}
 8011b7a:	4d0d      	ldr	r5, [pc, #52]	@ (8011bb0 <__libc_init_array+0x38>)
 8011b7c:	4c0d      	ldr	r4, [pc, #52]	@ (8011bb4 <__libc_init_array+0x3c>)
 8011b7e:	1b64      	subs	r4, r4, r5
 8011b80:	10a4      	asrs	r4, r4, #2
 8011b82:	2600      	movs	r6, #0
 8011b84:	42a6      	cmp	r6, r4
 8011b86:	d109      	bne.n	8011b9c <__libc_init_array+0x24>
 8011b88:	4d0b      	ldr	r5, [pc, #44]	@ (8011bb8 <__libc_init_array+0x40>)
 8011b8a:	4c0c      	ldr	r4, [pc, #48]	@ (8011bbc <__libc_init_array+0x44>)
 8011b8c:	f000 fec6 	bl	801291c <_init>
 8011b90:	1b64      	subs	r4, r4, r5
 8011b92:	10a4      	asrs	r4, r4, #2
 8011b94:	2600      	movs	r6, #0
 8011b96:	42a6      	cmp	r6, r4
 8011b98:	d105      	bne.n	8011ba6 <__libc_init_array+0x2e>
 8011b9a:	bd70      	pop	{r4, r5, r6, pc}
 8011b9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8011ba0:	4798      	blx	r3
 8011ba2:	3601      	adds	r6, #1
 8011ba4:	e7ee      	b.n	8011b84 <__libc_init_array+0xc>
 8011ba6:	f855 3b04 	ldr.w	r3, [r5], #4
 8011baa:	4798      	blx	r3
 8011bac:	3601      	adds	r6, #1
 8011bae:	e7f2      	b.n	8011b96 <__libc_init_array+0x1e>
 8011bb0:	08013444 	.word	0x08013444
 8011bb4:	08013444 	.word	0x08013444
 8011bb8:	08013444 	.word	0x08013444
 8011bbc:	08013448 	.word	0x08013448

08011bc0 <__retarget_lock_init_recursive>:
 8011bc0:	4770      	bx	lr

08011bc2 <__retarget_lock_acquire_recursive>:
 8011bc2:	4770      	bx	lr

08011bc4 <__retarget_lock_release_recursive>:
 8011bc4:	4770      	bx	lr

08011bc6 <strcpy>:
 8011bc6:	4603      	mov	r3, r0
 8011bc8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011bcc:	f803 2b01 	strb.w	r2, [r3], #1
 8011bd0:	2a00      	cmp	r2, #0
 8011bd2:	d1f9      	bne.n	8011bc8 <strcpy+0x2>
 8011bd4:	4770      	bx	lr

08011bd6 <memcpy>:
 8011bd6:	440a      	add	r2, r1
 8011bd8:	4291      	cmp	r1, r2
 8011bda:	f100 33ff 	add.w	r3, r0, #4294967295
 8011bde:	d100      	bne.n	8011be2 <memcpy+0xc>
 8011be0:	4770      	bx	lr
 8011be2:	b510      	push	{r4, lr}
 8011be4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011be8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011bec:	4291      	cmp	r1, r2
 8011bee:	d1f9      	bne.n	8011be4 <memcpy+0xe>
 8011bf0:	bd10      	pop	{r4, pc}
	...

08011bf4 <_free_r>:
 8011bf4:	b538      	push	{r3, r4, r5, lr}
 8011bf6:	4605      	mov	r5, r0
 8011bf8:	2900      	cmp	r1, #0
 8011bfa:	d041      	beq.n	8011c80 <_free_r+0x8c>
 8011bfc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011c00:	1f0c      	subs	r4, r1, #4
 8011c02:	2b00      	cmp	r3, #0
 8011c04:	bfb8      	it	lt
 8011c06:	18e4      	addlt	r4, r4, r3
 8011c08:	f000 f8e0 	bl	8011dcc <__malloc_lock>
 8011c0c:	4a1d      	ldr	r2, [pc, #116]	@ (8011c84 <_free_r+0x90>)
 8011c0e:	6813      	ldr	r3, [r2, #0]
 8011c10:	b933      	cbnz	r3, 8011c20 <_free_r+0x2c>
 8011c12:	6063      	str	r3, [r4, #4]
 8011c14:	6014      	str	r4, [r2, #0]
 8011c16:	4628      	mov	r0, r5
 8011c18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011c1c:	f000 b8dc 	b.w	8011dd8 <__malloc_unlock>
 8011c20:	42a3      	cmp	r3, r4
 8011c22:	d908      	bls.n	8011c36 <_free_r+0x42>
 8011c24:	6820      	ldr	r0, [r4, #0]
 8011c26:	1821      	adds	r1, r4, r0
 8011c28:	428b      	cmp	r3, r1
 8011c2a:	bf01      	itttt	eq
 8011c2c:	6819      	ldreq	r1, [r3, #0]
 8011c2e:	685b      	ldreq	r3, [r3, #4]
 8011c30:	1809      	addeq	r1, r1, r0
 8011c32:	6021      	streq	r1, [r4, #0]
 8011c34:	e7ed      	b.n	8011c12 <_free_r+0x1e>
 8011c36:	461a      	mov	r2, r3
 8011c38:	685b      	ldr	r3, [r3, #4]
 8011c3a:	b10b      	cbz	r3, 8011c40 <_free_r+0x4c>
 8011c3c:	42a3      	cmp	r3, r4
 8011c3e:	d9fa      	bls.n	8011c36 <_free_r+0x42>
 8011c40:	6811      	ldr	r1, [r2, #0]
 8011c42:	1850      	adds	r0, r2, r1
 8011c44:	42a0      	cmp	r0, r4
 8011c46:	d10b      	bne.n	8011c60 <_free_r+0x6c>
 8011c48:	6820      	ldr	r0, [r4, #0]
 8011c4a:	4401      	add	r1, r0
 8011c4c:	1850      	adds	r0, r2, r1
 8011c4e:	4283      	cmp	r3, r0
 8011c50:	6011      	str	r1, [r2, #0]
 8011c52:	d1e0      	bne.n	8011c16 <_free_r+0x22>
 8011c54:	6818      	ldr	r0, [r3, #0]
 8011c56:	685b      	ldr	r3, [r3, #4]
 8011c58:	6053      	str	r3, [r2, #4]
 8011c5a:	4408      	add	r0, r1
 8011c5c:	6010      	str	r0, [r2, #0]
 8011c5e:	e7da      	b.n	8011c16 <_free_r+0x22>
 8011c60:	d902      	bls.n	8011c68 <_free_r+0x74>
 8011c62:	230c      	movs	r3, #12
 8011c64:	602b      	str	r3, [r5, #0]
 8011c66:	e7d6      	b.n	8011c16 <_free_r+0x22>
 8011c68:	6820      	ldr	r0, [r4, #0]
 8011c6a:	1821      	adds	r1, r4, r0
 8011c6c:	428b      	cmp	r3, r1
 8011c6e:	bf04      	itt	eq
 8011c70:	6819      	ldreq	r1, [r3, #0]
 8011c72:	685b      	ldreq	r3, [r3, #4]
 8011c74:	6063      	str	r3, [r4, #4]
 8011c76:	bf04      	itt	eq
 8011c78:	1809      	addeq	r1, r1, r0
 8011c7a:	6021      	streq	r1, [r4, #0]
 8011c7c:	6054      	str	r4, [r2, #4]
 8011c7e:	e7ca      	b.n	8011c16 <_free_r+0x22>
 8011c80:	bd38      	pop	{r3, r4, r5, pc}
 8011c82:	bf00      	nop
 8011c84:	20000e68 	.word	0x20000e68

08011c88 <sbrk_aligned>:
 8011c88:	b570      	push	{r4, r5, r6, lr}
 8011c8a:	4e0f      	ldr	r6, [pc, #60]	@ (8011cc8 <sbrk_aligned+0x40>)
 8011c8c:	460c      	mov	r4, r1
 8011c8e:	6831      	ldr	r1, [r6, #0]
 8011c90:	4605      	mov	r5, r0
 8011c92:	b911      	cbnz	r1, 8011c9a <sbrk_aligned+0x12>
 8011c94:	f000 fdfc 	bl	8012890 <_sbrk_r>
 8011c98:	6030      	str	r0, [r6, #0]
 8011c9a:	4621      	mov	r1, r4
 8011c9c:	4628      	mov	r0, r5
 8011c9e:	f000 fdf7 	bl	8012890 <_sbrk_r>
 8011ca2:	1c43      	adds	r3, r0, #1
 8011ca4:	d103      	bne.n	8011cae <sbrk_aligned+0x26>
 8011ca6:	f04f 34ff 	mov.w	r4, #4294967295
 8011caa:	4620      	mov	r0, r4
 8011cac:	bd70      	pop	{r4, r5, r6, pc}
 8011cae:	1cc4      	adds	r4, r0, #3
 8011cb0:	f024 0403 	bic.w	r4, r4, #3
 8011cb4:	42a0      	cmp	r0, r4
 8011cb6:	d0f8      	beq.n	8011caa <sbrk_aligned+0x22>
 8011cb8:	1a21      	subs	r1, r4, r0
 8011cba:	4628      	mov	r0, r5
 8011cbc:	f000 fde8 	bl	8012890 <_sbrk_r>
 8011cc0:	3001      	adds	r0, #1
 8011cc2:	d1f2      	bne.n	8011caa <sbrk_aligned+0x22>
 8011cc4:	e7ef      	b.n	8011ca6 <sbrk_aligned+0x1e>
 8011cc6:	bf00      	nop
 8011cc8:	20000e64 	.word	0x20000e64

08011ccc <_malloc_r>:
 8011ccc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011cd0:	1ccd      	adds	r5, r1, #3
 8011cd2:	f025 0503 	bic.w	r5, r5, #3
 8011cd6:	3508      	adds	r5, #8
 8011cd8:	2d0c      	cmp	r5, #12
 8011cda:	bf38      	it	cc
 8011cdc:	250c      	movcc	r5, #12
 8011cde:	2d00      	cmp	r5, #0
 8011ce0:	4606      	mov	r6, r0
 8011ce2:	db01      	blt.n	8011ce8 <_malloc_r+0x1c>
 8011ce4:	42a9      	cmp	r1, r5
 8011ce6:	d904      	bls.n	8011cf2 <_malloc_r+0x26>
 8011ce8:	230c      	movs	r3, #12
 8011cea:	6033      	str	r3, [r6, #0]
 8011cec:	2000      	movs	r0, #0
 8011cee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011cf2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011dc8 <_malloc_r+0xfc>
 8011cf6:	f000 f869 	bl	8011dcc <__malloc_lock>
 8011cfa:	f8d8 3000 	ldr.w	r3, [r8]
 8011cfe:	461c      	mov	r4, r3
 8011d00:	bb44      	cbnz	r4, 8011d54 <_malloc_r+0x88>
 8011d02:	4629      	mov	r1, r5
 8011d04:	4630      	mov	r0, r6
 8011d06:	f7ff ffbf 	bl	8011c88 <sbrk_aligned>
 8011d0a:	1c43      	adds	r3, r0, #1
 8011d0c:	4604      	mov	r4, r0
 8011d0e:	d158      	bne.n	8011dc2 <_malloc_r+0xf6>
 8011d10:	f8d8 4000 	ldr.w	r4, [r8]
 8011d14:	4627      	mov	r7, r4
 8011d16:	2f00      	cmp	r7, #0
 8011d18:	d143      	bne.n	8011da2 <_malloc_r+0xd6>
 8011d1a:	2c00      	cmp	r4, #0
 8011d1c:	d04b      	beq.n	8011db6 <_malloc_r+0xea>
 8011d1e:	6823      	ldr	r3, [r4, #0]
 8011d20:	4639      	mov	r1, r7
 8011d22:	4630      	mov	r0, r6
 8011d24:	eb04 0903 	add.w	r9, r4, r3
 8011d28:	f000 fdb2 	bl	8012890 <_sbrk_r>
 8011d2c:	4581      	cmp	r9, r0
 8011d2e:	d142      	bne.n	8011db6 <_malloc_r+0xea>
 8011d30:	6821      	ldr	r1, [r4, #0]
 8011d32:	1a6d      	subs	r5, r5, r1
 8011d34:	4629      	mov	r1, r5
 8011d36:	4630      	mov	r0, r6
 8011d38:	f7ff ffa6 	bl	8011c88 <sbrk_aligned>
 8011d3c:	3001      	adds	r0, #1
 8011d3e:	d03a      	beq.n	8011db6 <_malloc_r+0xea>
 8011d40:	6823      	ldr	r3, [r4, #0]
 8011d42:	442b      	add	r3, r5
 8011d44:	6023      	str	r3, [r4, #0]
 8011d46:	f8d8 3000 	ldr.w	r3, [r8]
 8011d4a:	685a      	ldr	r2, [r3, #4]
 8011d4c:	bb62      	cbnz	r2, 8011da8 <_malloc_r+0xdc>
 8011d4e:	f8c8 7000 	str.w	r7, [r8]
 8011d52:	e00f      	b.n	8011d74 <_malloc_r+0xa8>
 8011d54:	6822      	ldr	r2, [r4, #0]
 8011d56:	1b52      	subs	r2, r2, r5
 8011d58:	d420      	bmi.n	8011d9c <_malloc_r+0xd0>
 8011d5a:	2a0b      	cmp	r2, #11
 8011d5c:	d917      	bls.n	8011d8e <_malloc_r+0xc2>
 8011d5e:	1961      	adds	r1, r4, r5
 8011d60:	42a3      	cmp	r3, r4
 8011d62:	6025      	str	r5, [r4, #0]
 8011d64:	bf18      	it	ne
 8011d66:	6059      	strne	r1, [r3, #4]
 8011d68:	6863      	ldr	r3, [r4, #4]
 8011d6a:	bf08      	it	eq
 8011d6c:	f8c8 1000 	streq.w	r1, [r8]
 8011d70:	5162      	str	r2, [r4, r5]
 8011d72:	604b      	str	r3, [r1, #4]
 8011d74:	4630      	mov	r0, r6
 8011d76:	f000 f82f 	bl	8011dd8 <__malloc_unlock>
 8011d7a:	f104 000b 	add.w	r0, r4, #11
 8011d7e:	1d23      	adds	r3, r4, #4
 8011d80:	f020 0007 	bic.w	r0, r0, #7
 8011d84:	1ac2      	subs	r2, r0, r3
 8011d86:	bf1c      	itt	ne
 8011d88:	1a1b      	subne	r3, r3, r0
 8011d8a:	50a3      	strne	r3, [r4, r2]
 8011d8c:	e7af      	b.n	8011cee <_malloc_r+0x22>
 8011d8e:	6862      	ldr	r2, [r4, #4]
 8011d90:	42a3      	cmp	r3, r4
 8011d92:	bf0c      	ite	eq
 8011d94:	f8c8 2000 	streq.w	r2, [r8]
 8011d98:	605a      	strne	r2, [r3, #4]
 8011d9a:	e7eb      	b.n	8011d74 <_malloc_r+0xa8>
 8011d9c:	4623      	mov	r3, r4
 8011d9e:	6864      	ldr	r4, [r4, #4]
 8011da0:	e7ae      	b.n	8011d00 <_malloc_r+0x34>
 8011da2:	463c      	mov	r4, r7
 8011da4:	687f      	ldr	r7, [r7, #4]
 8011da6:	e7b6      	b.n	8011d16 <_malloc_r+0x4a>
 8011da8:	461a      	mov	r2, r3
 8011daa:	685b      	ldr	r3, [r3, #4]
 8011dac:	42a3      	cmp	r3, r4
 8011dae:	d1fb      	bne.n	8011da8 <_malloc_r+0xdc>
 8011db0:	2300      	movs	r3, #0
 8011db2:	6053      	str	r3, [r2, #4]
 8011db4:	e7de      	b.n	8011d74 <_malloc_r+0xa8>
 8011db6:	230c      	movs	r3, #12
 8011db8:	6033      	str	r3, [r6, #0]
 8011dba:	4630      	mov	r0, r6
 8011dbc:	f000 f80c 	bl	8011dd8 <__malloc_unlock>
 8011dc0:	e794      	b.n	8011cec <_malloc_r+0x20>
 8011dc2:	6005      	str	r5, [r0, #0]
 8011dc4:	e7d6      	b.n	8011d74 <_malloc_r+0xa8>
 8011dc6:	bf00      	nop
 8011dc8:	20000e68 	.word	0x20000e68

08011dcc <__malloc_lock>:
 8011dcc:	4801      	ldr	r0, [pc, #4]	@ (8011dd4 <__malloc_lock+0x8>)
 8011dce:	f7ff bef8 	b.w	8011bc2 <__retarget_lock_acquire_recursive>
 8011dd2:	bf00      	nop
 8011dd4:	20000e60 	.word	0x20000e60

08011dd8 <__malloc_unlock>:
 8011dd8:	4801      	ldr	r0, [pc, #4]	@ (8011de0 <__malloc_unlock+0x8>)
 8011dda:	f7ff bef3 	b.w	8011bc4 <__retarget_lock_release_recursive>
 8011dde:	bf00      	nop
 8011de0:	20000e60 	.word	0x20000e60

08011de4 <__ssputs_r>:
 8011de4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011de8:	688e      	ldr	r6, [r1, #8]
 8011dea:	461f      	mov	r7, r3
 8011dec:	42be      	cmp	r6, r7
 8011dee:	680b      	ldr	r3, [r1, #0]
 8011df0:	4682      	mov	sl, r0
 8011df2:	460c      	mov	r4, r1
 8011df4:	4690      	mov	r8, r2
 8011df6:	d82d      	bhi.n	8011e54 <__ssputs_r+0x70>
 8011df8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011dfc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8011e00:	d026      	beq.n	8011e50 <__ssputs_r+0x6c>
 8011e02:	6965      	ldr	r5, [r4, #20]
 8011e04:	6909      	ldr	r1, [r1, #16]
 8011e06:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011e0a:	eba3 0901 	sub.w	r9, r3, r1
 8011e0e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011e12:	1c7b      	adds	r3, r7, #1
 8011e14:	444b      	add	r3, r9
 8011e16:	106d      	asrs	r5, r5, #1
 8011e18:	429d      	cmp	r5, r3
 8011e1a:	bf38      	it	cc
 8011e1c:	461d      	movcc	r5, r3
 8011e1e:	0553      	lsls	r3, r2, #21
 8011e20:	d527      	bpl.n	8011e72 <__ssputs_r+0x8e>
 8011e22:	4629      	mov	r1, r5
 8011e24:	f7ff ff52 	bl	8011ccc <_malloc_r>
 8011e28:	4606      	mov	r6, r0
 8011e2a:	b360      	cbz	r0, 8011e86 <__ssputs_r+0xa2>
 8011e2c:	6921      	ldr	r1, [r4, #16]
 8011e2e:	464a      	mov	r2, r9
 8011e30:	f7ff fed1 	bl	8011bd6 <memcpy>
 8011e34:	89a3      	ldrh	r3, [r4, #12]
 8011e36:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8011e3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011e3e:	81a3      	strh	r3, [r4, #12]
 8011e40:	6126      	str	r6, [r4, #16]
 8011e42:	6165      	str	r5, [r4, #20]
 8011e44:	444e      	add	r6, r9
 8011e46:	eba5 0509 	sub.w	r5, r5, r9
 8011e4a:	6026      	str	r6, [r4, #0]
 8011e4c:	60a5      	str	r5, [r4, #8]
 8011e4e:	463e      	mov	r6, r7
 8011e50:	42be      	cmp	r6, r7
 8011e52:	d900      	bls.n	8011e56 <__ssputs_r+0x72>
 8011e54:	463e      	mov	r6, r7
 8011e56:	6820      	ldr	r0, [r4, #0]
 8011e58:	4632      	mov	r2, r6
 8011e5a:	4641      	mov	r1, r8
 8011e5c:	f7ff fe10 	bl	8011a80 <memmove>
 8011e60:	68a3      	ldr	r3, [r4, #8]
 8011e62:	1b9b      	subs	r3, r3, r6
 8011e64:	60a3      	str	r3, [r4, #8]
 8011e66:	6823      	ldr	r3, [r4, #0]
 8011e68:	4433      	add	r3, r6
 8011e6a:	6023      	str	r3, [r4, #0]
 8011e6c:	2000      	movs	r0, #0
 8011e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011e72:	462a      	mov	r2, r5
 8011e74:	f000 fd1c 	bl	80128b0 <_realloc_r>
 8011e78:	4606      	mov	r6, r0
 8011e7a:	2800      	cmp	r0, #0
 8011e7c:	d1e0      	bne.n	8011e40 <__ssputs_r+0x5c>
 8011e7e:	6921      	ldr	r1, [r4, #16]
 8011e80:	4650      	mov	r0, sl
 8011e82:	f7ff feb7 	bl	8011bf4 <_free_r>
 8011e86:	230c      	movs	r3, #12
 8011e88:	f8ca 3000 	str.w	r3, [sl]
 8011e8c:	89a3      	ldrh	r3, [r4, #12]
 8011e8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011e92:	81a3      	strh	r3, [r4, #12]
 8011e94:	f04f 30ff 	mov.w	r0, #4294967295
 8011e98:	e7e9      	b.n	8011e6e <__ssputs_r+0x8a>
	...

08011e9c <_svfiprintf_r>:
 8011e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ea0:	4698      	mov	r8, r3
 8011ea2:	898b      	ldrh	r3, [r1, #12]
 8011ea4:	061b      	lsls	r3, r3, #24
 8011ea6:	b09d      	sub	sp, #116	@ 0x74
 8011ea8:	4607      	mov	r7, r0
 8011eaa:	460d      	mov	r5, r1
 8011eac:	4614      	mov	r4, r2
 8011eae:	d510      	bpl.n	8011ed2 <_svfiprintf_r+0x36>
 8011eb0:	690b      	ldr	r3, [r1, #16]
 8011eb2:	b973      	cbnz	r3, 8011ed2 <_svfiprintf_r+0x36>
 8011eb4:	2140      	movs	r1, #64	@ 0x40
 8011eb6:	f7ff ff09 	bl	8011ccc <_malloc_r>
 8011eba:	6028      	str	r0, [r5, #0]
 8011ebc:	6128      	str	r0, [r5, #16]
 8011ebe:	b930      	cbnz	r0, 8011ece <_svfiprintf_r+0x32>
 8011ec0:	230c      	movs	r3, #12
 8011ec2:	603b      	str	r3, [r7, #0]
 8011ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8011ec8:	b01d      	add	sp, #116	@ 0x74
 8011eca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ece:	2340      	movs	r3, #64	@ 0x40
 8011ed0:	616b      	str	r3, [r5, #20]
 8011ed2:	2300      	movs	r3, #0
 8011ed4:	9309      	str	r3, [sp, #36]	@ 0x24
 8011ed6:	2320      	movs	r3, #32
 8011ed8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011edc:	f8cd 800c 	str.w	r8, [sp, #12]
 8011ee0:	2330      	movs	r3, #48	@ 0x30
 8011ee2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012080 <_svfiprintf_r+0x1e4>
 8011ee6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011eea:	f04f 0901 	mov.w	r9, #1
 8011eee:	4623      	mov	r3, r4
 8011ef0:	469a      	mov	sl, r3
 8011ef2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011ef6:	b10a      	cbz	r2, 8011efc <_svfiprintf_r+0x60>
 8011ef8:	2a25      	cmp	r2, #37	@ 0x25
 8011efa:	d1f9      	bne.n	8011ef0 <_svfiprintf_r+0x54>
 8011efc:	ebba 0b04 	subs.w	fp, sl, r4
 8011f00:	d00b      	beq.n	8011f1a <_svfiprintf_r+0x7e>
 8011f02:	465b      	mov	r3, fp
 8011f04:	4622      	mov	r2, r4
 8011f06:	4629      	mov	r1, r5
 8011f08:	4638      	mov	r0, r7
 8011f0a:	f7ff ff6b 	bl	8011de4 <__ssputs_r>
 8011f0e:	3001      	adds	r0, #1
 8011f10:	f000 80a7 	beq.w	8012062 <_svfiprintf_r+0x1c6>
 8011f14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011f16:	445a      	add	r2, fp
 8011f18:	9209      	str	r2, [sp, #36]	@ 0x24
 8011f1a:	f89a 3000 	ldrb.w	r3, [sl]
 8011f1e:	2b00      	cmp	r3, #0
 8011f20:	f000 809f 	beq.w	8012062 <_svfiprintf_r+0x1c6>
 8011f24:	2300      	movs	r3, #0
 8011f26:	f04f 32ff 	mov.w	r2, #4294967295
 8011f2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011f2e:	f10a 0a01 	add.w	sl, sl, #1
 8011f32:	9304      	str	r3, [sp, #16]
 8011f34:	9307      	str	r3, [sp, #28]
 8011f36:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011f3a:	931a      	str	r3, [sp, #104]	@ 0x68
 8011f3c:	4654      	mov	r4, sl
 8011f3e:	2205      	movs	r2, #5
 8011f40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011f44:	484e      	ldr	r0, [pc, #312]	@ (8012080 <_svfiprintf_r+0x1e4>)
 8011f46:	f7ee f9d3 	bl	80002f0 <memchr>
 8011f4a:	9a04      	ldr	r2, [sp, #16]
 8011f4c:	b9d8      	cbnz	r0, 8011f86 <_svfiprintf_r+0xea>
 8011f4e:	06d0      	lsls	r0, r2, #27
 8011f50:	bf44      	itt	mi
 8011f52:	2320      	movmi	r3, #32
 8011f54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011f58:	0711      	lsls	r1, r2, #28
 8011f5a:	bf44      	itt	mi
 8011f5c:	232b      	movmi	r3, #43	@ 0x2b
 8011f5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011f62:	f89a 3000 	ldrb.w	r3, [sl]
 8011f66:	2b2a      	cmp	r3, #42	@ 0x2a
 8011f68:	d015      	beq.n	8011f96 <_svfiprintf_r+0xfa>
 8011f6a:	9a07      	ldr	r2, [sp, #28]
 8011f6c:	4654      	mov	r4, sl
 8011f6e:	2000      	movs	r0, #0
 8011f70:	f04f 0c0a 	mov.w	ip, #10
 8011f74:	4621      	mov	r1, r4
 8011f76:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011f7a:	3b30      	subs	r3, #48	@ 0x30
 8011f7c:	2b09      	cmp	r3, #9
 8011f7e:	d94b      	bls.n	8012018 <_svfiprintf_r+0x17c>
 8011f80:	b1b0      	cbz	r0, 8011fb0 <_svfiprintf_r+0x114>
 8011f82:	9207      	str	r2, [sp, #28]
 8011f84:	e014      	b.n	8011fb0 <_svfiprintf_r+0x114>
 8011f86:	eba0 0308 	sub.w	r3, r0, r8
 8011f8a:	fa09 f303 	lsl.w	r3, r9, r3
 8011f8e:	4313      	orrs	r3, r2
 8011f90:	9304      	str	r3, [sp, #16]
 8011f92:	46a2      	mov	sl, r4
 8011f94:	e7d2      	b.n	8011f3c <_svfiprintf_r+0xa0>
 8011f96:	9b03      	ldr	r3, [sp, #12]
 8011f98:	1d19      	adds	r1, r3, #4
 8011f9a:	681b      	ldr	r3, [r3, #0]
 8011f9c:	9103      	str	r1, [sp, #12]
 8011f9e:	2b00      	cmp	r3, #0
 8011fa0:	bfbb      	ittet	lt
 8011fa2:	425b      	neglt	r3, r3
 8011fa4:	f042 0202 	orrlt.w	r2, r2, #2
 8011fa8:	9307      	strge	r3, [sp, #28]
 8011faa:	9307      	strlt	r3, [sp, #28]
 8011fac:	bfb8      	it	lt
 8011fae:	9204      	strlt	r2, [sp, #16]
 8011fb0:	7823      	ldrb	r3, [r4, #0]
 8011fb2:	2b2e      	cmp	r3, #46	@ 0x2e
 8011fb4:	d10a      	bne.n	8011fcc <_svfiprintf_r+0x130>
 8011fb6:	7863      	ldrb	r3, [r4, #1]
 8011fb8:	2b2a      	cmp	r3, #42	@ 0x2a
 8011fba:	d132      	bne.n	8012022 <_svfiprintf_r+0x186>
 8011fbc:	9b03      	ldr	r3, [sp, #12]
 8011fbe:	1d1a      	adds	r2, r3, #4
 8011fc0:	681b      	ldr	r3, [r3, #0]
 8011fc2:	9203      	str	r2, [sp, #12]
 8011fc4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011fc8:	3402      	adds	r4, #2
 8011fca:	9305      	str	r3, [sp, #20]
 8011fcc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012090 <_svfiprintf_r+0x1f4>
 8011fd0:	7821      	ldrb	r1, [r4, #0]
 8011fd2:	2203      	movs	r2, #3
 8011fd4:	4650      	mov	r0, sl
 8011fd6:	f7ee f98b 	bl	80002f0 <memchr>
 8011fda:	b138      	cbz	r0, 8011fec <_svfiprintf_r+0x150>
 8011fdc:	9b04      	ldr	r3, [sp, #16]
 8011fde:	eba0 000a 	sub.w	r0, r0, sl
 8011fe2:	2240      	movs	r2, #64	@ 0x40
 8011fe4:	4082      	lsls	r2, r0
 8011fe6:	4313      	orrs	r3, r2
 8011fe8:	3401      	adds	r4, #1
 8011fea:	9304      	str	r3, [sp, #16]
 8011fec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011ff0:	4824      	ldr	r0, [pc, #144]	@ (8012084 <_svfiprintf_r+0x1e8>)
 8011ff2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011ff6:	2206      	movs	r2, #6
 8011ff8:	f7ee f97a 	bl	80002f0 <memchr>
 8011ffc:	2800      	cmp	r0, #0
 8011ffe:	d036      	beq.n	801206e <_svfiprintf_r+0x1d2>
 8012000:	4b21      	ldr	r3, [pc, #132]	@ (8012088 <_svfiprintf_r+0x1ec>)
 8012002:	bb1b      	cbnz	r3, 801204c <_svfiprintf_r+0x1b0>
 8012004:	9b03      	ldr	r3, [sp, #12]
 8012006:	3307      	adds	r3, #7
 8012008:	f023 0307 	bic.w	r3, r3, #7
 801200c:	3308      	adds	r3, #8
 801200e:	9303      	str	r3, [sp, #12]
 8012010:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012012:	4433      	add	r3, r6
 8012014:	9309      	str	r3, [sp, #36]	@ 0x24
 8012016:	e76a      	b.n	8011eee <_svfiprintf_r+0x52>
 8012018:	fb0c 3202 	mla	r2, ip, r2, r3
 801201c:	460c      	mov	r4, r1
 801201e:	2001      	movs	r0, #1
 8012020:	e7a8      	b.n	8011f74 <_svfiprintf_r+0xd8>
 8012022:	2300      	movs	r3, #0
 8012024:	3401      	adds	r4, #1
 8012026:	9305      	str	r3, [sp, #20]
 8012028:	4619      	mov	r1, r3
 801202a:	f04f 0c0a 	mov.w	ip, #10
 801202e:	4620      	mov	r0, r4
 8012030:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012034:	3a30      	subs	r2, #48	@ 0x30
 8012036:	2a09      	cmp	r2, #9
 8012038:	d903      	bls.n	8012042 <_svfiprintf_r+0x1a6>
 801203a:	2b00      	cmp	r3, #0
 801203c:	d0c6      	beq.n	8011fcc <_svfiprintf_r+0x130>
 801203e:	9105      	str	r1, [sp, #20]
 8012040:	e7c4      	b.n	8011fcc <_svfiprintf_r+0x130>
 8012042:	fb0c 2101 	mla	r1, ip, r1, r2
 8012046:	4604      	mov	r4, r0
 8012048:	2301      	movs	r3, #1
 801204a:	e7f0      	b.n	801202e <_svfiprintf_r+0x192>
 801204c:	ab03      	add	r3, sp, #12
 801204e:	9300      	str	r3, [sp, #0]
 8012050:	462a      	mov	r2, r5
 8012052:	4b0e      	ldr	r3, [pc, #56]	@ (801208c <_svfiprintf_r+0x1f0>)
 8012054:	a904      	add	r1, sp, #16
 8012056:	4638      	mov	r0, r7
 8012058:	f3af 8000 	nop.w
 801205c:	1c42      	adds	r2, r0, #1
 801205e:	4606      	mov	r6, r0
 8012060:	d1d6      	bne.n	8012010 <_svfiprintf_r+0x174>
 8012062:	89ab      	ldrh	r3, [r5, #12]
 8012064:	065b      	lsls	r3, r3, #25
 8012066:	f53f af2d 	bmi.w	8011ec4 <_svfiprintf_r+0x28>
 801206a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801206c:	e72c      	b.n	8011ec8 <_svfiprintf_r+0x2c>
 801206e:	ab03      	add	r3, sp, #12
 8012070:	9300      	str	r3, [sp, #0]
 8012072:	462a      	mov	r2, r5
 8012074:	4b05      	ldr	r3, [pc, #20]	@ (801208c <_svfiprintf_r+0x1f0>)
 8012076:	a904      	add	r1, sp, #16
 8012078:	4638      	mov	r0, r7
 801207a:	f000 f9bb 	bl	80123f4 <_printf_i>
 801207e:	e7ed      	b.n	801205c <_svfiprintf_r+0x1c0>
 8012080:	08013409 	.word	0x08013409
 8012084:	08013413 	.word	0x08013413
 8012088:	00000000 	.word	0x00000000
 801208c:	08011de5 	.word	0x08011de5
 8012090:	0801340f 	.word	0x0801340f

08012094 <__sfputc_r>:
 8012094:	6893      	ldr	r3, [r2, #8]
 8012096:	3b01      	subs	r3, #1
 8012098:	2b00      	cmp	r3, #0
 801209a:	b410      	push	{r4}
 801209c:	6093      	str	r3, [r2, #8]
 801209e:	da08      	bge.n	80120b2 <__sfputc_r+0x1e>
 80120a0:	6994      	ldr	r4, [r2, #24]
 80120a2:	42a3      	cmp	r3, r4
 80120a4:	db01      	blt.n	80120aa <__sfputc_r+0x16>
 80120a6:	290a      	cmp	r1, #10
 80120a8:	d103      	bne.n	80120b2 <__sfputc_r+0x1e>
 80120aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80120ae:	f7ff bc52 	b.w	8011956 <__swbuf_r>
 80120b2:	6813      	ldr	r3, [r2, #0]
 80120b4:	1c58      	adds	r0, r3, #1
 80120b6:	6010      	str	r0, [r2, #0]
 80120b8:	7019      	strb	r1, [r3, #0]
 80120ba:	4608      	mov	r0, r1
 80120bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80120c0:	4770      	bx	lr

080120c2 <__sfputs_r>:
 80120c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80120c4:	4606      	mov	r6, r0
 80120c6:	460f      	mov	r7, r1
 80120c8:	4614      	mov	r4, r2
 80120ca:	18d5      	adds	r5, r2, r3
 80120cc:	42ac      	cmp	r4, r5
 80120ce:	d101      	bne.n	80120d4 <__sfputs_r+0x12>
 80120d0:	2000      	movs	r0, #0
 80120d2:	e007      	b.n	80120e4 <__sfputs_r+0x22>
 80120d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80120d8:	463a      	mov	r2, r7
 80120da:	4630      	mov	r0, r6
 80120dc:	f7ff ffda 	bl	8012094 <__sfputc_r>
 80120e0:	1c43      	adds	r3, r0, #1
 80120e2:	d1f3      	bne.n	80120cc <__sfputs_r+0xa>
 80120e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080120e8 <_vfiprintf_r>:
 80120e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120ec:	460d      	mov	r5, r1
 80120ee:	b09d      	sub	sp, #116	@ 0x74
 80120f0:	4614      	mov	r4, r2
 80120f2:	4698      	mov	r8, r3
 80120f4:	4606      	mov	r6, r0
 80120f6:	b118      	cbz	r0, 8012100 <_vfiprintf_r+0x18>
 80120f8:	6a03      	ldr	r3, [r0, #32]
 80120fa:	b90b      	cbnz	r3, 8012100 <_vfiprintf_r+0x18>
 80120fc:	f7ff faea 	bl	80116d4 <__sinit>
 8012100:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012102:	07d9      	lsls	r1, r3, #31
 8012104:	d405      	bmi.n	8012112 <_vfiprintf_r+0x2a>
 8012106:	89ab      	ldrh	r3, [r5, #12]
 8012108:	059a      	lsls	r2, r3, #22
 801210a:	d402      	bmi.n	8012112 <_vfiprintf_r+0x2a>
 801210c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801210e:	f7ff fd58 	bl	8011bc2 <__retarget_lock_acquire_recursive>
 8012112:	89ab      	ldrh	r3, [r5, #12]
 8012114:	071b      	lsls	r3, r3, #28
 8012116:	d501      	bpl.n	801211c <_vfiprintf_r+0x34>
 8012118:	692b      	ldr	r3, [r5, #16]
 801211a:	b99b      	cbnz	r3, 8012144 <_vfiprintf_r+0x5c>
 801211c:	4629      	mov	r1, r5
 801211e:	4630      	mov	r0, r6
 8012120:	f7ff fc58 	bl	80119d4 <__swsetup_r>
 8012124:	b170      	cbz	r0, 8012144 <_vfiprintf_r+0x5c>
 8012126:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012128:	07dc      	lsls	r4, r3, #31
 801212a:	d504      	bpl.n	8012136 <_vfiprintf_r+0x4e>
 801212c:	f04f 30ff 	mov.w	r0, #4294967295
 8012130:	b01d      	add	sp, #116	@ 0x74
 8012132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012136:	89ab      	ldrh	r3, [r5, #12]
 8012138:	0598      	lsls	r0, r3, #22
 801213a:	d4f7      	bmi.n	801212c <_vfiprintf_r+0x44>
 801213c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801213e:	f7ff fd41 	bl	8011bc4 <__retarget_lock_release_recursive>
 8012142:	e7f3      	b.n	801212c <_vfiprintf_r+0x44>
 8012144:	2300      	movs	r3, #0
 8012146:	9309      	str	r3, [sp, #36]	@ 0x24
 8012148:	2320      	movs	r3, #32
 801214a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801214e:	f8cd 800c 	str.w	r8, [sp, #12]
 8012152:	2330      	movs	r3, #48	@ 0x30
 8012154:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012304 <_vfiprintf_r+0x21c>
 8012158:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801215c:	f04f 0901 	mov.w	r9, #1
 8012160:	4623      	mov	r3, r4
 8012162:	469a      	mov	sl, r3
 8012164:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012168:	b10a      	cbz	r2, 801216e <_vfiprintf_r+0x86>
 801216a:	2a25      	cmp	r2, #37	@ 0x25
 801216c:	d1f9      	bne.n	8012162 <_vfiprintf_r+0x7a>
 801216e:	ebba 0b04 	subs.w	fp, sl, r4
 8012172:	d00b      	beq.n	801218c <_vfiprintf_r+0xa4>
 8012174:	465b      	mov	r3, fp
 8012176:	4622      	mov	r2, r4
 8012178:	4629      	mov	r1, r5
 801217a:	4630      	mov	r0, r6
 801217c:	f7ff ffa1 	bl	80120c2 <__sfputs_r>
 8012180:	3001      	adds	r0, #1
 8012182:	f000 80a7 	beq.w	80122d4 <_vfiprintf_r+0x1ec>
 8012186:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012188:	445a      	add	r2, fp
 801218a:	9209      	str	r2, [sp, #36]	@ 0x24
 801218c:	f89a 3000 	ldrb.w	r3, [sl]
 8012190:	2b00      	cmp	r3, #0
 8012192:	f000 809f 	beq.w	80122d4 <_vfiprintf_r+0x1ec>
 8012196:	2300      	movs	r3, #0
 8012198:	f04f 32ff 	mov.w	r2, #4294967295
 801219c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80121a0:	f10a 0a01 	add.w	sl, sl, #1
 80121a4:	9304      	str	r3, [sp, #16]
 80121a6:	9307      	str	r3, [sp, #28]
 80121a8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80121ac:	931a      	str	r3, [sp, #104]	@ 0x68
 80121ae:	4654      	mov	r4, sl
 80121b0:	2205      	movs	r2, #5
 80121b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80121b6:	4853      	ldr	r0, [pc, #332]	@ (8012304 <_vfiprintf_r+0x21c>)
 80121b8:	f7ee f89a 	bl	80002f0 <memchr>
 80121bc:	9a04      	ldr	r2, [sp, #16]
 80121be:	b9d8      	cbnz	r0, 80121f8 <_vfiprintf_r+0x110>
 80121c0:	06d1      	lsls	r1, r2, #27
 80121c2:	bf44      	itt	mi
 80121c4:	2320      	movmi	r3, #32
 80121c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80121ca:	0713      	lsls	r3, r2, #28
 80121cc:	bf44      	itt	mi
 80121ce:	232b      	movmi	r3, #43	@ 0x2b
 80121d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80121d4:	f89a 3000 	ldrb.w	r3, [sl]
 80121d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80121da:	d015      	beq.n	8012208 <_vfiprintf_r+0x120>
 80121dc:	9a07      	ldr	r2, [sp, #28]
 80121de:	4654      	mov	r4, sl
 80121e0:	2000      	movs	r0, #0
 80121e2:	f04f 0c0a 	mov.w	ip, #10
 80121e6:	4621      	mov	r1, r4
 80121e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80121ec:	3b30      	subs	r3, #48	@ 0x30
 80121ee:	2b09      	cmp	r3, #9
 80121f0:	d94b      	bls.n	801228a <_vfiprintf_r+0x1a2>
 80121f2:	b1b0      	cbz	r0, 8012222 <_vfiprintf_r+0x13a>
 80121f4:	9207      	str	r2, [sp, #28]
 80121f6:	e014      	b.n	8012222 <_vfiprintf_r+0x13a>
 80121f8:	eba0 0308 	sub.w	r3, r0, r8
 80121fc:	fa09 f303 	lsl.w	r3, r9, r3
 8012200:	4313      	orrs	r3, r2
 8012202:	9304      	str	r3, [sp, #16]
 8012204:	46a2      	mov	sl, r4
 8012206:	e7d2      	b.n	80121ae <_vfiprintf_r+0xc6>
 8012208:	9b03      	ldr	r3, [sp, #12]
 801220a:	1d19      	adds	r1, r3, #4
 801220c:	681b      	ldr	r3, [r3, #0]
 801220e:	9103      	str	r1, [sp, #12]
 8012210:	2b00      	cmp	r3, #0
 8012212:	bfbb      	ittet	lt
 8012214:	425b      	neglt	r3, r3
 8012216:	f042 0202 	orrlt.w	r2, r2, #2
 801221a:	9307      	strge	r3, [sp, #28]
 801221c:	9307      	strlt	r3, [sp, #28]
 801221e:	bfb8      	it	lt
 8012220:	9204      	strlt	r2, [sp, #16]
 8012222:	7823      	ldrb	r3, [r4, #0]
 8012224:	2b2e      	cmp	r3, #46	@ 0x2e
 8012226:	d10a      	bne.n	801223e <_vfiprintf_r+0x156>
 8012228:	7863      	ldrb	r3, [r4, #1]
 801222a:	2b2a      	cmp	r3, #42	@ 0x2a
 801222c:	d132      	bne.n	8012294 <_vfiprintf_r+0x1ac>
 801222e:	9b03      	ldr	r3, [sp, #12]
 8012230:	1d1a      	adds	r2, r3, #4
 8012232:	681b      	ldr	r3, [r3, #0]
 8012234:	9203      	str	r2, [sp, #12]
 8012236:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801223a:	3402      	adds	r4, #2
 801223c:	9305      	str	r3, [sp, #20]
 801223e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012314 <_vfiprintf_r+0x22c>
 8012242:	7821      	ldrb	r1, [r4, #0]
 8012244:	2203      	movs	r2, #3
 8012246:	4650      	mov	r0, sl
 8012248:	f7ee f852 	bl	80002f0 <memchr>
 801224c:	b138      	cbz	r0, 801225e <_vfiprintf_r+0x176>
 801224e:	9b04      	ldr	r3, [sp, #16]
 8012250:	eba0 000a 	sub.w	r0, r0, sl
 8012254:	2240      	movs	r2, #64	@ 0x40
 8012256:	4082      	lsls	r2, r0
 8012258:	4313      	orrs	r3, r2
 801225a:	3401      	adds	r4, #1
 801225c:	9304      	str	r3, [sp, #16]
 801225e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012262:	4829      	ldr	r0, [pc, #164]	@ (8012308 <_vfiprintf_r+0x220>)
 8012264:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012268:	2206      	movs	r2, #6
 801226a:	f7ee f841 	bl	80002f0 <memchr>
 801226e:	2800      	cmp	r0, #0
 8012270:	d03f      	beq.n	80122f2 <_vfiprintf_r+0x20a>
 8012272:	4b26      	ldr	r3, [pc, #152]	@ (801230c <_vfiprintf_r+0x224>)
 8012274:	bb1b      	cbnz	r3, 80122be <_vfiprintf_r+0x1d6>
 8012276:	9b03      	ldr	r3, [sp, #12]
 8012278:	3307      	adds	r3, #7
 801227a:	f023 0307 	bic.w	r3, r3, #7
 801227e:	3308      	adds	r3, #8
 8012280:	9303      	str	r3, [sp, #12]
 8012282:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012284:	443b      	add	r3, r7
 8012286:	9309      	str	r3, [sp, #36]	@ 0x24
 8012288:	e76a      	b.n	8012160 <_vfiprintf_r+0x78>
 801228a:	fb0c 3202 	mla	r2, ip, r2, r3
 801228e:	460c      	mov	r4, r1
 8012290:	2001      	movs	r0, #1
 8012292:	e7a8      	b.n	80121e6 <_vfiprintf_r+0xfe>
 8012294:	2300      	movs	r3, #0
 8012296:	3401      	adds	r4, #1
 8012298:	9305      	str	r3, [sp, #20]
 801229a:	4619      	mov	r1, r3
 801229c:	f04f 0c0a 	mov.w	ip, #10
 80122a0:	4620      	mov	r0, r4
 80122a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80122a6:	3a30      	subs	r2, #48	@ 0x30
 80122a8:	2a09      	cmp	r2, #9
 80122aa:	d903      	bls.n	80122b4 <_vfiprintf_r+0x1cc>
 80122ac:	2b00      	cmp	r3, #0
 80122ae:	d0c6      	beq.n	801223e <_vfiprintf_r+0x156>
 80122b0:	9105      	str	r1, [sp, #20]
 80122b2:	e7c4      	b.n	801223e <_vfiprintf_r+0x156>
 80122b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80122b8:	4604      	mov	r4, r0
 80122ba:	2301      	movs	r3, #1
 80122bc:	e7f0      	b.n	80122a0 <_vfiprintf_r+0x1b8>
 80122be:	ab03      	add	r3, sp, #12
 80122c0:	9300      	str	r3, [sp, #0]
 80122c2:	462a      	mov	r2, r5
 80122c4:	4b12      	ldr	r3, [pc, #72]	@ (8012310 <_vfiprintf_r+0x228>)
 80122c6:	a904      	add	r1, sp, #16
 80122c8:	4630      	mov	r0, r6
 80122ca:	f3af 8000 	nop.w
 80122ce:	4607      	mov	r7, r0
 80122d0:	1c78      	adds	r0, r7, #1
 80122d2:	d1d6      	bne.n	8012282 <_vfiprintf_r+0x19a>
 80122d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80122d6:	07d9      	lsls	r1, r3, #31
 80122d8:	d405      	bmi.n	80122e6 <_vfiprintf_r+0x1fe>
 80122da:	89ab      	ldrh	r3, [r5, #12]
 80122dc:	059a      	lsls	r2, r3, #22
 80122de:	d402      	bmi.n	80122e6 <_vfiprintf_r+0x1fe>
 80122e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80122e2:	f7ff fc6f 	bl	8011bc4 <__retarget_lock_release_recursive>
 80122e6:	89ab      	ldrh	r3, [r5, #12]
 80122e8:	065b      	lsls	r3, r3, #25
 80122ea:	f53f af1f 	bmi.w	801212c <_vfiprintf_r+0x44>
 80122ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80122f0:	e71e      	b.n	8012130 <_vfiprintf_r+0x48>
 80122f2:	ab03      	add	r3, sp, #12
 80122f4:	9300      	str	r3, [sp, #0]
 80122f6:	462a      	mov	r2, r5
 80122f8:	4b05      	ldr	r3, [pc, #20]	@ (8012310 <_vfiprintf_r+0x228>)
 80122fa:	a904      	add	r1, sp, #16
 80122fc:	4630      	mov	r0, r6
 80122fe:	f000 f879 	bl	80123f4 <_printf_i>
 8012302:	e7e4      	b.n	80122ce <_vfiprintf_r+0x1e6>
 8012304:	08013409 	.word	0x08013409
 8012308:	08013413 	.word	0x08013413
 801230c:	00000000 	.word	0x00000000
 8012310:	080120c3 	.word	0x080120c3
 8012314:	0801340f 	.word	0x0801340f

08012318 <_printf_common>:
 8012318:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801231c:	4616      	mov	r6, r2
 801231e:	4698      	mov	r8, r3
 8012320:	688a      	ldr	r2, [r1, #8]
 8012322:	690b      	ldr	r3, [r1, #16]
 8012324:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012328:	4293      	cmp	r3, r2
 801232a:	bfb8      	it	lt
 801232c:	4613      	movlt	r3, r2
 801232e:	6033      	str	r3, [r6, #0]
 8012330:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012334:	4607      	mov	r7, r0
 8012336:	460c      	mov	r4, r1
 8012338:	b10a      	cbz	r2, 801233e <_printf_common+0x26>
 801233a:	3301      	adds	r3, #1
 801233c:	6033      	str	r3, [r6, #0]
 801233e:	6823      	ldr	r3, [r4, #0]
 8012340:	0699      	lsls	r1, r3, #26
 8012342:	bf42      	ittt	mi
 8012344:	6833      	ldrmi	r3, [r6, #0]
 8012346:	3302      	addmi	r3, #2
 8012348:	6033      	strmi	r3, [r6, #0]
 801234a:	6825      	ldr	r5, [r4, #0]
 801234c:	f015 0506 	ands.w	r5, r5, #6
 8012350:	d106      	bne.n	8012360 <_printf_common+0x48>
 8012352:	f104 0a19 	add.w	sl, r4, #25
 8012356:	68e3      	ldr	r3, [r4, #12]
 8012358:	6832      	ldr	r2, [r6, #0]
 801235a:	1a9b      	subs	r3, r3, r2
 801235c:	42ab      	cmp	r3, r5
 801235e:	dc26      	bgt.n	80123ae <_printf_common+0x96>
 8012360:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012364:	6822      	ldr	r2, [r4, #0]
 8012366:	3b00      	subs	r3, #0
 8012368:	bf18      	it	ne
 801236a:	2301      	movne	r3, #1
 801236c:	0692      	lsls	r2, r2, #26
 801236e:	d42b      	bmi.n	80123c8 <_printf_common+0xb0>
 8012370:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012374:	4641      	mov	r1, r8
 8012376:	4638      	mov	r0, r7
 8012378:	47c8      	blx	r9
 801237a:	3001      	adds	r0, #1
 801237c:	d01e      	beq.n	80123bc <_printf_common+0xa4>
 801237e:	6823      	ldr	r3, [r4, #0]
 8012380:	6922      	ldr	r2, [r4, #16]
 8012382:	f003 0306 	and.w	r3, r3, #6
 8012386:	2b04      	cmp	r3, #4
 8012388:	bf02      	ittt	eq
 801238a:	68e5      	ldreq	r5, [r4, #12]
 801238c:	6833      	ldreq	r3, [r6, #0]
 801238e:	1aed      	subeq	r5, r5, r3
 8012390:	68a3      	ldr	r3, [r4, #8]
 8012392:	bf0c      	ite	eq
 8012394:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012398:	2500      	movne	r5, #0
 801239a:	4293      	cmp	r3, r2
 801239c:	bfc4      	itt	gt
 801239e:	1a9b      	subgt	r3, r3, r2
 80123a0:	18ed      	addgt	r5, r5, r3
 80123a2:	2600      	movs	r6, #0
 80123a4:	341a      	adds	r4, #26
 80123a6:	42b5      	cmp	r5, r6
 80123a8:	d11a      	bne.n	80123e0 <_printf_common+0xc8>
 80123aa:	2000      	movs	r0, #0
 80123ac:	e008      	b.n	80123c0 <_printf_common+0xa8>
 80123ae:	2301      	movs	r3, #1
 80123b0:	4652      	mov	r2, sl
 80123b2:	4641      	mov	r1, r8
 80123b4:	4638      	mov	r0, r7
 80123b6:	47c8      	blx	r9
 80123b8:	3001      	adds	r0, #1
 80123ba:	d103      	bne.n	80123c4 <_printf_common+0xac>
 80123bc:	f04f 30ff 	mov.w	r0, #4294967295
 80123c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80123c4:	3501      	adds	r5, #1
 80123c6:	e7c6      	b.n	8012356 <_printf_common+0x3e>
 80123c8:	18e1      	adds	r1, r4, r3
 80123ca:	1c5a      	adds	r2, r3, #1
 80123cc:	2030      	movs	r0, #48	@ 0x30
 80123ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80123d2:	4422      	add	r2, r4
 80123d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80123d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80123dc:	3302      	adds	r3, #2
 80123de:	e7c7      	b.n	8012370 <_printf_common+0x58>
 80123e0:	2301      	movs	r3, #1
 80123e2:	4622      	mov	r2, r4
 80123e4:	4641      	mov	r1, r8
 80123e6:	4638      	mov	r0, r7
 80123e8:	47c8      	blx	r9
 80123ea:	3001      	adds	r0, #1
 80123ec:	d0e6      	beq.n	80123bc <_printf_common+0xa4>
 80123ee:	3601      	adds	r6, #1
 80123f0:	e7d9      	b.n	80123a6 <_printf_common+0x8e>
	...

080123f4 <_printf_i>:
 80123f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80123f8:	7e0f      	ldrb	r7, [r1, #24]
 80123fa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80123fc:	2f78      	cmp	r7, #120	@ 0x78
 80123fe:	4691      	mov	r9, r2
 8012400:	4680      	mov	r8, r0
 8012402:	460c      	mov	r4, r1
 8012404:	469a      	mov	sl, r3
 8012406:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801240a:	d807      	bhi.n	801241c <_printf_i+0x28>
 801240c:	2f62      	cmp	r7, #98	@ 0x62
 801240e:	d80a      	bhi.n	8012426 <_printf_i+0x32>
 8012410:	2f00      	cmp	r7, #0
 8012412:	f000 80d1 	beq.w	80125b8 <_printf_i+0x1c4>
 8012416:	2f58      	cmp	r7, #88	@ 0x58
 8012418:	f000 80b8 	beq.w	801258c <_printf_i+0x198>
 801241c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012420:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012424:	e03a      	b.n	801249c <_printf_i+0xa8>
 8012426:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801242a:	2b15      	cmp	r3, #21
 801242c:	d8f6      	bhi.n	801241c <_printf_i+0x28>
 801242e:	a101      	add	r1, pc, #4	@ (adr r1, 8012434 <_printf_i+0x40>)
 8012430:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012434:	0801248d 	.word	0x0801248d
 8012438:	080124a1 	.word	0x080124a1
 801243c:	0801241d 	.word	0x0801241d
 8012440:	0801241d 	.word	0x0801241d
 8012444:	0801241d 	.word	0x0801241d
 8012448:	0801241d 	.word	0x0801241d
 801244c:	080124a1 	.word	0x080124a1
 8012450:	0801241d 	.word	0x0801241d
 8012454:	0801241d 	.word	0x0801241d
 8012458:	0801241d 	.word	0x0801241d
 801245c:	0801241d 	.word	0x0801241d
 8012460:	0801259f 	.word	0x0801259f
 8012464:	080124cb 	.word	0x080124cb
 8012468:	08012559 	.word	0x08012559
 801246c:	0801241d 	.word	0x0801241d
 8012470:	0801241d 	.word	0x0801241d
 8012474:	080125c1 	.word	0x080125c1
 8012478:	0801241d 	.word	0x0801241d
 801247c:	080124cb 	.word	0x080124cb
 8012480:	0801241d 	.word	0x0801241d
 8012484:	0801241d 	.word	0x0801241d
 8012488:	08012561 	.word	0x08012561
 801248c:	6833      	ldr	r3, [r6, #0]
 801248e:	1d1a      	adds	r2, r3, #4
 8012490:	681b      	ldr	r3, [r3, #0]
 8012492:	6032      	str	r2, [r6, #0]
 8012494:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012498:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801249c:	2301      	movs	r3, #1
 801249e:	e09c      	b.n	80125da <_printf_i+0x1e6>
 80124a0:	6833      	ldr	r3, [r6, #0]
 80124a2:	6820      	ldr	r0, [r4, #0]
 80124a4:	1d19      	adds	r1, r3, #4
 80124a6:	6031      	str	r1, [r6, #0]
 80124a8:	0606      	lsls	r6, r0, #24
 80124aa:	d501      	bpl.n	80124b0 <_printf_i+0xbc>
 80124ac:	681d      	ldr	r5, [r3, #0]
 80124ae:	e003      	b.n	80124b8 <_printf_i+0xc4>
 80124b0:	0645      	lsls	r5, r0, #25
 80124b2:	d5fb      	bpl.n	80124ac <_printf_i+0xb8>
 80124b4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80124b8:	2d00      	cmp	r5, #0
 80124ba:	da03      	bge.n	80124c4 <_printf_i+0xd0>
 80124bc:	232d      	movs	r3, #45	@ 0x2d
 80124be:	426d      	negs	r5, r5
 80124c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80124c4:	4858      	ldr	r0, [pc, #352]	@ (8012628 <_printf_i+0x234>)
 80124c6:	230a      	movs	r3, #10
 80124c8:	e011      	b.n	80124ee <_printf_i+0xfa>
 80124ca:	6821      	ldr	r1, [r4, #0]
 80124cc:	6833      	ldr	r3, [r6, #0]
 80124ce:	0608      	lsls	r0, r1, #24
 80124d0:	f853 5b04 	ldr.w	r5, [r3], #4
 80124d4:	d402      	bmi.n	80124dc <_printf_i+0xe8>
 80124d6:	0649      	lsls	r1, r1, #25
 80124d8:	bf48      	it	mi
 80124da:	b2ad      	uxthmi	r5, r5
 80124dc:	2f6f      	cmp	r7, #111	@ 0x6f
 80124de:	4852      	ldr	r0, [pc, #328]	@ (8012628 <_printf_i+0x234>)
 80124e0:	6033      	str	r3, [r6, #0]
 80124e2:	bf14      	ite	ne
 80124e4:	230a      	movne	r3, #10
 80124e6:	2308      	moveq	r3, #8
 80124e8:	2100      	movs	r1, #0
 80124ea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80124ee:	6866      	ldr	r6, [r4, #4]
 80124f0:	60a6      	str	r6, [r4, #8]
 80124f2:	2e00      	cmp	r6, #0
 80124f4:	db05      	blt.n	8012502 <_printf_i+0x10e>
 80124f6:	6821      	ldr	r1, [r4, #0]
 80124f8:	432e      	orrs	r6, r5
 80124fa:	f021 0104 	bic.w	r1, r1, #4
 80124fe:	6021      	str	r1, [r4, #0]
 8012500:	d04b      	beq.n	801259a <_printf_i+0x1a6>
 8012502:	4616      	mov	r6, r2
 8012504:	fbb5 f1f3 	udiv	r1, r5, r3
 8012508:	fb03 5711 	mls	r7, r3, r1, r5
 801250c:	5dc7      	ldrb	r7, [r0, r7]
 801250e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012512:	462f      	mov	r7, r5
 8012514:	42bb      	cmp	r3, r7
 8012516:	460d      	mov	r5, r1
 8012518:	d9f4      	bls.n	8012504 <_printf_i+0x110>
 801251a:	2b08      	cmp	r3, #8
 801251c:	d10b      	bne.n	8012536 <_printf_i+0x142>
 801251e:	6823      	ldr	r3, [r4, #0]
 8012520:	07df      	lsls	r7, r3, #31
 8012522:	d508      	bpl.n	8012536 <_printf_i+0x142>
 8012524:	6923      	ldr	r3, [r4, #16]
 8012526:	6861      	ldr	r1, [r4, #4]
 8012528:	4299      	cmp	r1, r3
 801252a:	bfde      	ittt	le
 801252c:	2330      	movle	r3, #48	@ 0x30
 801252e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012532:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012536:	1b92      	subs	r2, r2, r6
 8012538:	6122      	str	r2, [r4, #16]
 801253a:	f8cd a000 	str.w	sl, [sp]
 801253e:	464b      	mov	r3, r9
 8012540:	aa03      	add	r2, sp, #12
 8012542:	4621      	mov	r1, r4
 8012544:	4640      	mov	r0, r8
 8012546:	f7ff fee7 	bl	8012318 <_printf_common>
 801254a:	3001      	adds	r0, #1
 801254c:	d14a      	bne.n	80125e4 <_printf_i+0x1f0>
 801254e:	f04f 30ff 	mov.w	r0, #4294967295
 8012552:	b004      	add	sp, #16
 8012554:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012558:	6823      	ldr	r3, [r4, #0]
 801255a:	f043 0320 	orr.w	r3, r3, #32
 801255e:	6023      	str	r3, [r4, #0]
 8012560:	4832      	ldr	r0, [pc, #200]	@ (801262c <_printf_i+0x238>)
 8012562:	2778      	movs	r7, #120	@ 0x78
 8012564:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8012568:	6823      	ldr	r3, [r4, #0]
 801256a:	6831      	ldr	r1, [r6, #0]
 801256c:	061f      	lsls	r7, r3, #24
 801256e:	f851 5b04 	ldr.w	r5, [r1], #4
 8012572:	d402      	bmi.n	801257a <_printf_i+0x186>
 8012574:	065f      	lsls	r7, r3, #25
 8012576:	bf48      	it	mi
 8012578:	b2ad      	uxthmi	r5, r5
 801257a:	6031      	str	r1, [r6, #0]
 801257c:	07d9      	lsls	r1, r3, #31
 801257e:	bf44      	itt	mi
 8012580:	f043 0320 	orrmi.w	r3, r3, #32
 8012584:	6023      	strmi	r3, [r4, #0]
 8012586:	b11d      	cbz	r5, 8012590 <_printf_i+0x19c>
 8012588:	2310      	movs	r3, #16
 801258a:	e7ad      	b.n	80124e8 <_printf_i+0xf4>
 801258c:	4826      	ldr	r0, [pc, #152]	@ (8012628 <_printf_i+0x234>)
 801258e:	e7e9      	b.n	8012564 <_printf_i+0x170>
 8012590:	6823      	ldr	r3, [r4, #0]
 8012592:	f023 0320 	bic.w	r3, r3, #32
 8012596:	6023      	str	r3, [r4, #0]
 8012598:	e7f6      	b.n	8012588 <_printf_i+0x194>
 801259a:	4616      	mov	r6, r2
 801259c:	e7bd      	b.n	801251a <_printf_i+0x126>
 801259e:	6833      	ldr	r3, [r6, #0]
 80125a0:	6825      	ldr	r5, [r4, #0]
 80125a2:	6961      	ldr	r1, [r4, #20]
 80125a4:	1d18      	adds	r0, r3, #4
 80125a6:	6030      	str	r0, [r6, #0]
 80125a8:	062e      	lsls	r6, r5, #24
 80125aa:	681b      	ldr	r3, [r3, #0]
 80125ac:	d501      	bpl.n	80125b2 <_printf_i+0x1be>
 80125ae:	6019      	str	r1, [r3, #0]
 80125b0:	e002      	b.n	80125b8 <_printf_i+0x1c4>
 80125b2:	0668      	lsls	r0, r5, #25
 80125b4:	d5fb      	bpl.n	80125ae <_printf_i+0x1ba>
 80125b6:	8019      	strh	r1, [r3, #0]
 80125b8:	2300      	movs	r3, #0
 80125ba:	6123      	str	r3, [r4, #16]
 80125bc:	4616      	mov	r6, r2
 80125be:	e7bc      	b.n	801253a <_printf_i+0x146>
 80125c0:	6833      	ldr	r3, [r6, #0]
 80125c2:	1d1a      	adds	r2, r3, #4
 80125c4:	6032      	str	r2, [r6, #0]
 80125c6:	681e      	ldr	r6, [r3, #0]
 80125c8:	6862      	ldr	r2, [r4, #4]
 80125ca:	2100      	movs	r1, #0
 80125cc:	4630      	mov	r0, r6
 80125ce:	f7ed fe8f 	bl	80002f0 <memchr>
 80125d2:	b108      	cbz	r0, 80125d8 <_printf_i+0x1e4>
 80125d4:	1b80      	subs	r0, r0, r6
 80125d6:	6060      	str	r0, [r4, #4]
 80125d8:	6863      	ldr	r3, [r4, #4]
 80125da:	6123      	str	r3, [r4, #16]
 80125dc:	2300      	movs	r3, #0
 80125de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80125e2:	e7aa      	b.n	801253a <_printf_i+0x146>
 80125e4:	6923      	ldr	r3, [r4, #16]
 80125e6:	4632      	mov	r2, r6
 80125e8:	4649      	mov	r1, r9
 80125ea:	4640      	mov	r0, r8
 80125ec:	47d0      	blx	sl
 80125ee:	3001      	adds	r0, #1
 80125f0:	d0ad      	beq.n	801254e <_printf_i+0x15a>
 80125f2:	6823      	ldr	r3, [r4, #0]
 80125f4:	079b      	lsls	r3, r3, #30
 80125f6:	d413      	bmi.n	8012620 <_printf_i+0x22c>
 80125f8:	68e0      	ldr	r0, [r4, #12]
 80125fa:	9b03      	ldr	r3, [sp, #12]
 80125fc:	4298      	cmp	r0, r3
 80125fe:	bfb8      	it	lt
 8012600:	4618      	movlt	r0, r3
 8012602:	e7a6      	b.n	8012552 <_printf_i+0x15e>
 8012604:	2301      	movs	r3, #1
 8012606:	4632      	mov	r2, r6
 8012608:	4649      	mov	r1, r9
 801260a:	4640      	mov	r0, r8
 801260c:	47d0      	blx	sl
 801260e:	3001      	adds	r0, #1
 8012610:	d09d      	beq.n	801254e <_printf_i+0x15a>
 8012612:	3501      	adds	r5, #1
 8012614:	68e3      	ldr	r3, [r4, #12]
 8012616:	9903      	ldr	r1, [sp, #12]
 8012618:	1a5b      	subs	r3, r3, r1
 801261a:	42ab      	cmp	r3, r5
 801261c:	dcf2      	bgt.n	8012604 <_printf_i+0x210>
 801261e:	e7eb      	b.n	80125f8 <_printf_i+0x204>
 8012620:	2500      	movs	r5, #0
 8012622:	f104 0619 	add.w	r6, r4, #25
 8012626:	e7f5      	b.n	8012614 <_printf_i+0x220>
 8012628:	0801341a 	.word	0x0801341a
 801262c:	0801342b 	.word	0x0801342b

08012630 <__sflush_r>:
 8012630:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012638:	0716      	lsls	r6, r2, #28
 801263a:	4605      	mov	r5, r0
 801263c:	460c      	mov	r4, r1
 801263e:	d454      	bmi.n	80126ea <__sflush_r+0xba>
 8012640:	684b      	ldr	r3, [r1, #4]
 8012642:	2b00      	cmp	r3, #0
 8012644:	dc02      	bgt.n	801264c <__sflush_r+0x1c>
 8012646:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012648:	2b00      	cmp	r3, #0
 801264a:	dd48      	ble.n	80126de <__sflush_r+0xae>
 801264c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801264e:	2e00      	cmp	r6, #0
 8012650:	d045      	beq.n	80126de <__sflush_r+0xae>
 8012652:	2300      	movs	r3, #0
 8012654:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012658:	682f      	ldr	r7, [r5, #0]
 801265a:	6a21      	ldr	r1, [r4, #32]
 801265c:	602b      	str	r3, [r5, #0]
 801265e:	d030      	beq.n	80126c2 <__sflush_r+0x92>
 8012660:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012662:	89a3      	ldrh	r3, [r4, #12]
 8012664:	0759      	lsls	r1, r3, #29
 8012666:	d505      	bpl.n	8012674 <__sflush_r+0x44>
 8012668:	6863      	ldr	r3, [r4, #4]
 801266a:	1ad2      	subs	r2, r2, r3
 801266c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801266e:	b10b      	cbz	r3, 8012674 <__sflush_r+0x44>
 8012670:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012672:	1ad2      	subs	r2, r2, r3
 8012674:	2300      	movs	r3, #0
 8012676:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012678:	6a21      	ldr	r1, [r4, #32]
 801267a:	4628      	mov	r0, r5
 801267c:	47b0      	blx	r6
 801267e:	1c43      	adds	r3, r0, #1
 8012680:	89a3      	ldrh	r3, [r4, #12]
 8012682:	d106      	bne.n	8012692 <__sflush_r+0x62>
 8012684:	6829      	ldr	r1, [r5, #0]
 8012686:	291d      	cmp	r1, #29
 8012688:	d82b      	bhi.n	80126e2 <__sflush_r+0xb2>
 801268a:	4a2a      	ldr	r2, [pc, #168]	@ (8012734 <__sflush_r+0x104>)
 801268c:	40ca      	lsrs	r2, r1
 801268e:	07d6      	lsls	r6, r2, #31
 8012690:	d527      	bpl.n	80126e2 <__sflush_r+0xb2>
 8012692:	2200      	movs	r2, #0
 8012694:	6062      	str	r2, [r4, #4]
 8012696:	04d9      	lsls	r1, r3, #19
 8012698:	6922      	ldr	r2, [r4, #16]
 801269a:	6022      	str	r2, [r4, #0]
 801269c:	d504      	bpl.n	80126a8 <__sflush_r+0x78>
 801269e:	1c42      	adds	r2, r0, #1
 80126a0:	d101      	bne.n	80126a6 <__sflush_r+0x76>
 80126a2:	682b      	ldr	r3, [r5, #0]
 80126a4:	b903      	cbnz	r3, 80126a8 <__sflush_r+0x78>
 80126a6:	6560      	str	r0, [r4, #84]	@ 0x54
 80126a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80126aa:	602f      	str	r7, [r5, #0]
 80126ac:	b1b9      	cbz	r1, 80126de <__sflush_r+0xae>
 80126ae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80126b2:	4299      	cmp	r1, r3
 80126b4:	d002      	beq.n	80126bc <__sflush_r+0x8c>
 80126b6:	4628      	mov	r0, r5
 80126b8:	f7ff fa9c 	bl	8011bf4 <_free_r>
 80126bc:	2300      	movs	r3, #0
 80126be:	6363      	str	r3, [r4, #52]	@ 0x34
 80126c0:	e00d      	b.n	80126de <__sflush_r+0xae>
 80126c2:	2301      	movs	r3, #1
 80126c4:	4628      	mov	r0, r5
 80126c6:	47b0      	blx	r6
 80126c8:	4602      	mov	r2, r0
 80126ca:	1c50      	adds	r0, r2, #1
 80126cc:	d1c9      	bne.n	8012662 <__sflush_r+0x32>
 80126ce:	682b      	ldr	r3, [r5, #0]
 80126d0:	2b00      	cmp	r3, #0
 80126d2:	d0c6      	beq.n	8012662 <__sflush_r+0x32>
 80126d4:	2b1d      	cmp	r3, #29
 80126d6:	d001      	beq.n	80126dc <__sflush_r+0xac>
 80126d8:	2b16      	cmp	r3, #22
 80126da:	d11e      	bne.n	801271a <__sflush_r+0xea>
 80126dc:	602f      	str	r7, [r5, #0]
 80126de:	2000      	movs	r0, #0
 80126e0:	e022      	b.n	8012728 <__sflush_r+0xf8>
 80126e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80126e6:	b21b      	sxth	r3, r3
 80126e8:	e01b      	b.n	8012722 <__sflush_r+0xf2>
 80126ea:	690f      	ldr	r7, [r1, #16]
 80126ec:	2f00      	cmp	r7, #0
 80126ee:	d0f6      	beq.n	80126de <__sflush_r+0xae>
 80126f0:	0793      	lsls	r3, r2, #30
 80126f2:	680e      	ldr	r6, [r1, #0]
 80126f4:	bf08      	it	eq
 80126f6:	694b      	ldreq	r3, [r1, #20]
 80126f8:	600f      	str	r7, [r1, #0]
 80126fa:	bf18      	it	ne
 80126fc:	2300      	movne	r3, #0
 80126fe:	eba6 0807 	sub.w	r8, r6, r7
 8012702:	608b      	str	r3, [r1, #8]
 8012704:	f1b8 0f00 	cmp.w	r8, #0
 8012708:	dde9      	ble.n	80126de <__sflush_r+0xae>
 801270a:	6a21      	ldr	r1, [r4, #32]
 801270c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801270e:	4643      	mov	r3, r8
 8012710:	463a      	mov	r2, r7
 8012712:	4628      	mov	r0, r5
 8012714:	47b0      	blx	r6
 8012716:	2800      	cmp	r0, #0
 8012718:	dc08      	bgt.n	801272c <__sflush_r+0xfc>
 801271a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801271e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012722:	81a3      	strh	r3, [r4, #12]
 8012724:	f04f 30ff 	mov.w	r0, #4294967295
 8012728:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801272c:	4407      	add	r7, r0
 801272e:	eba8 0800 	sub.w	r8, r8, r0
 8012732:	e7e7      	b.n	8012704 <__sflush_r+0xd4>
 8012734:	20400001 	.word	0x20400001

08012738 <_fflush_r>:
 8012738:	b538      	push	{r3, r4, r5, lr}
 801273a:	690b      	ldr	r3, [r1, #16]
 801273c:	4605      	mov	r5, r0
 801273e:	460c      	mov	r4, r1
 8012740:	b913      	cbnz	r3, 8012748 <_fflush_r+0x10>
 8012742:	2500      	movs	r5, #0
 8012744:	4628      	mov	r0, r5
 8012746:	bd38      	pop	{r3, r4, r5, pc}
 8012748:	b118      	cbz	r0, 8012752 <_fflush_r+0x1a>
 801274a:	6a03      	ldr	r3, [r0, #32]
 801274c:	b90b      	cbnz	r3, 8012752 <_fflush_r+0x1a>
 801274e:	f7fe ffc1 	bl	80116d4 <__sinit>
 8012752:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012756:	2b00      	cmp	r3, #0
 8012758:	d0f3      	beq.n	8012742 <_fflush_r+0xa>
 801275a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801275c:	07d0      	lsls	r0, r2, #31
 801275e:	d404      	bmi.n	801276a <_fflush_r+0x32>
 8012760:	0599      	lsls	r1, r3, #22
 8012762:	d402      	bmi.n	801276a <_fflush_r+0x32>
 8012764:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012766:	f7ff fa2c 	bl	8011bc2 <__retarget_lock_acquire_recursive>
 801276a:	4628      	mov	r0, r5
 801276c:	4621      	mov	r1, r4
 801276e:	f7ff ff5f 	bl	8012630 <__sflush_r>
 8012772:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012774:	07da      	lsls	r2, r3, #31
 8012776:	4605      	mov	r5, r0
 8012778:	d4e4      	bmi.n	8012744 <_fflush_r+0xc>
 801277a:	89a3      	ldrh	r3, [r4, #12]
 801277c:	059b      	lsls	r3, r3, #22
 801277e:	d4e1      	bmi.n	8012744 <_fflush_r+0xc>
 8012780:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012782:	f7ff fa1f 	bl	8011bc4 <__retarget_lock_release_recursive>
 8012786:	e7dd      	b.n	8012744 <_fflush_r+0xc>

08012788 <__swhatbuf_r>:
 8012788:	b570      	push	{r4, r5, r6, lr}
 801278a:	460c      	mov	r4, r1
 801278c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012790:	2900      	cmp	r1, #0
 8012792:	b096      	sub	sp, #88	@ 0x58
 8012794:	4615      	mov	r5, r2
 8012796:	461e      	mov	r6, r3
 8012798:	da0d      	bge.n	80127b6 <__swhatbuf_r+0x2e>
 801279a:	89a3      	ldrh	r3, [r4, #12]
 801279c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80127a0:	f04f 0100 	mov.w	r1, #0
 80127a4:	bf14      	ite	ne
 80127a6:	2340      	movne	r3, #64	@ 0x40
 80127a8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80127ac:	2000      	movs	r0, #0
 80127ae:	6031      	str	r1, [r6, #0]
 80127b0:	602b      	str	r3, [r5, #0]
 80127b2:	b016      	add	sp, #88	@ 0x58
 80127b4:	bd70      	pop	{r4, r5, r6, pc}
 80127b6:	466a      	mov	r2, sp
 80127b8:	f000 f848 	bl	801284c <_fstat_r>
 80127bc:	2800      	cmp	r0, #0
 80127be:	dbec      	blt.n	801279a <__swhatbuf_r+0x12>
 80127c0:	9901      	ldr	r1, [sp, #4]
 80127c2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80127c6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80127ca:	4259      	negs	r1, r3
 80127cc:	4159      	adcs	r1, r3
 80127ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80127d2:	e7eb      	b.n	80127ac <__swhatbuf_r+0x24>

080127d4 <__smakebuf_r>:
 80127d4:	898b      	ldrh	r3, [r1, #12]
 80127d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80127d8:	079d      	lsls	r5, r3, #30
 80127da:	4606      	mov	r6, r0
 80127dc:	460c      	mov	r4, r1
 80127de:	d507      	bpl.n	80127f0 <__smakebuf_r+0x1c>
 80127e0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80127e4:	6023      	str	r3, [r4, #0]
 80127e6:	6123      	str	r3, [r4, #16]
 80127e8:	2301      	movs	r3, #1
 80127ea:	6163      	str	r3, [r4, #20]
 80127ec:	b003      	add	sp, #12
 80127ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80127f0:	ab01      	add	r3, sp, #4
 80127f2:	466a      	mov	r2, sp
 80127f4:	f7ff ffc8 	bl	8012788 <__swhatbuf_r>
 80127f8:	9f00      	ldr	r7, [sp, #0]
 80127fa:	4605      	mov	r5, r0
 80127fc:	4639      	mov	r1, r7
 80127fe:	4630      	mov	r0, r6
 8012800:	f7ff fa64 	bl	8011ccc <_malloc_r>
 8012804:	b948      	cbnz	r0, 801281a <__smakebuf_r+0x46>
 8012806:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801280a:	059a      	lsls	r2, r3, #22
 801280c:	d4ee      	bmi.n	80127ec <__smakebuf_r+0x18>
 801280e:	f023 0303 	bic.w	r3, r3, #3
 8012812:	f043 0302 	orr.w	r3, r3, #2
 8012816:	81a3      	strh	r3, [r4, #12]
 8012818:	e7e2      	b.n	80127e0 <__smakebuf_r+0xc>
 801281a:	89a3      	ldrh	r3, [r4, #12]
 801281c:	6020      	str	r0, [r4, #0]
 801281e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012822:	81a3      	strh	r3, [r4, #12]
 8012824:	9b01      	ldr	r3, [sp, #4]
 8012826:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801282a:	b15b      	cbz	r3, 8012844 <__smakebuf_r+0x70>
 801282c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012830:	4630      	mov	r0, r6
 8012832:	f000 f81d 	bl	8012870 <_isatty_r>
 8012836:	b128      	cbz	r0, 8012844 <__smakebuf_r+0x70>
 8012838:	89a3      	ldrh	r3, [r4, #12]
 801283a:	f023 0303 	bic.w	r3, r3, #3
 801283e:	f043 0301 	orr.w	r3, r3, #1
 8012842:	81a3      	strh	r3, [r4, #12]
 8012844:	89a3      	ldrh	r3, [r4, #12]
 8012846:	431d      	orrs	r5, r3
 8012848:	81a5      	strh	r5, [r4, #12]
 801284a:	e7cf      	b.n	80127ec <__smakebuf_r+0x18>

0801284c <_fstat_r>:
 801284c:	b538      	push	{r3, r4, r5, lr}
 801284e:	4d07      	ldr	r5, [pc, #28]	@ (801286c <_fstat_r+0x20>)
 8012850:	2300      	movs	r3, #0
 8012852:	4604      	mov	r4, r0
 8012854:	4608      	mov	r0, r1
 8012856:	4611      	mov	r1, r2
 8012858:	602b      	str	r3, [r5, #0]
 801285a:	f7ef ff82 	bl	8002762 <_fstat>
 801285e:	1c43      	adds	r3, r0, #1
 8012860:	d102      	bne.n	8012868 <_fstat_r+0x1c>
 8012862:	682b      	ldr	r3, [r5, #0]
 8012864:	b103      	cbz	r3, 8012868 <_fstat_r+0x1c>
 8012866:	6023      	str	r3, [r4, #0]
 8012868:	bd38      	pop	{r3, r4, r5, pc}
 801286a:	bf00      	nop
 801286c:	20000e5c 	.word	0x20000e5c

08012870 <_isatty_r>:
 8012870:	b538      	push	{r3, r4, r5, lr}
 8012872:	4d06      	ldr	r5, [pc, #24]	@ (801288c <_isatty_r+0x1c>)
 8012874:	2300      	movs	r3, #0
 8012876:	4604      	mov	r4, r0
 8012878:	4608      	mov	r0, r1
 801287a:	602b      	str	r3, [r5, #0]
 801287c:	f7ef ff81 	bl	8002782 <_isatty>
 8012880:	1c43      	adds	r3, r0, #1
 8012882:	d102      	bne.n	801288a <_isatty_r+0x1a>
 8012884:	682b      	ldr	r3, [r5, #0]
 8012886:	b103      	cbz	r3, 801288a <_isatty_r+0x1a>
 8012888:	6023      	str	r3, [r4, #0]
 801288a:	bd38      	pop	{r3, r4, r5, pc}
 801288c:	20000e5c 	.word	0x20000e5c

08012890 <_sbrk_r>:
 8012890:	b538      	push	{r3, r4, r5, lr}
 8012892:	4d06      	ldr	r5, [pc, #24]	@ (80128ac <_sbrk_r+0x1c>)
 8012894:	2300      	movs	r3, #0
 8012896:	4604      	mov	r4, r0
 8012898:	4608      	mov	r0, r1
 801289a:	602b      	str	r3, [r5, #0]
 801289c:	f7ef ff8a 	bl	80027b4 <_sbrk>
 80128a0:	1c43      	adds	r3, r0, #1
 80128a2:	d102      	bne.n	80128aa <_sbrk_r+0x1a>
 80128a4:	682b      	ldr	r3, [r5, #0]
 80128a6:	b103      	cbz	r3, 80128aa <_sbrk_r+0x1a>
 80128a8:	6023      	str	r3, [r4, #0]
 80128aa:	bd38      	pop	{r3, r4, r5, pc}
 80128ac:	20000e5c 	.word	0x20000e5c

080128b0 <_realloc_r>:
 80128b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80128b4:	4607      	mov	r7, r0
 80128b6:	4614      	mov	r4, r2
 80128b8:	460d      	mov	r5, r1
 80128ba:	b921      	cbnz	r1, 80128c6 <_realloc_r+0x16>
 80128bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80128c0:	4611      	mov	r1, r2
 80128c2:	f7ff ba03 	b.w	8011ccc <_malloc_r>
 80128c6:	b92a      	cbnz	r2, 80128d4 <_realloc_r+0x24>
 80128c8:	f7ff f994 	bl	8011bf4 <_free_r>
 80128cc:	4625      	mov	r5, r4
 80128ce:	4628      	mov	r0, r5
 80128d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80128d4:	f000 f81a 	bl	801290c <_malloc_usable_size_r>
 80128d8:	4284      	cmp	r4, r0
 80128da:	4606      	mov	r6, r0
 80128dc:	d802      	bhi.n	80128e4 <_realloc_r+0x34>
 80128de:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80128e2:	d8f4      	bhi.n	80128ce <_realloc_r+0x1e>
 80128e4:	4621      	mov	r1, r4
 80128e6:	4638      	mov	r0, r7
 80128e8:	f7ff f9f0 	bl	8011ccc <_malloc_r>
 80128ec:	4680      	mov	r8, r0
 80128ee:	b908      	cbnz	r0, 80128f4 <_realloc_r+0x44>
 80128f0:	4645      	mov	r5, r8
 80128f2:	e7ec      	b.n	80128ce <_realloc_r+0x1e>
 80128f4:	42b4      	cmp	r4, r6
 80128f6:	4622      	mov	r2, r4
 80128f8:	4629      	mov	r1, r5
 80128fa:	bf28      	it	cs
 80128fc:	4632      	movcs	r2, r6
 80128fe:	f7ff f96a 	bl	8011bd6 <memcpy>
 8012902:	4629      	mov	r1, r5
 8012904:	4638      	mov	r0, r7
 8012906:	f7ff f975 	bl	8011bf4 <_free_r>
 801290a:	e7f1      	b.n	80128f0 <_realloc_r+0x40>

0801290c <_malloc_usable_size_r>:
 801290c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012910:	1f18      	subs	r0, r3, #4
 8012912:	2b00      	cmp	r3, #0
 8012914:	bfbc      	itt	lt
 8012916:	580b      	ldrlt	r3, [r1, r0]
 8012918:	18c0      	addlt	r0, r0, r3
 801291a:	4770      	bx	lr

0801291c <_init>:
 801291c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801291e:	bf00      	nop
 8012920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012922:	bc08      	pop	{r3}
 8012924:	469e      	mov	lr, r3
 8012926:	4770      	bx	lr

08012928 <_fini>:
 8012928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801292a:	bf00      	nop
 801292c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801292e:	bc08      	pop	{r3}
 8012930:	469e      	mov	lr, r3
 8012932:	4770      	bx	lr
