{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create VHDL File Quartus II " "Info: Running Quartus II Create VHDL File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 10:16:58 2020 " "Info: Processing started: Fri Sep 11 10:16:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrafficLight -c TrafficLight --convert_bdf_to_vhdl=F:/VHDL/EDA/TrafficLight.bdf " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficLight -c TrafficLight --convert_bdf_to_vhdl=F:/VHDL/EDA/TrafficLight.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TrafficLight.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file TrafficLight.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TrafficLight " "Info: Found entity 1: TrafficLight" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Info: Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "74190 inst37 " "Warning: Block or symbol \"74190\" of instance \"inst37\" overlaps another block or symbol" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { { 3880 12512 12632 4040 "inst37" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR3 inst16 " "Warning: Block or symbol \"OR3\" of instance \"inst16\" overlaps another block or symbol" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { { 3968 11816 11864 4032 "inst16" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_NAME_IN_VHDL" "1 /VHDL/EDA/TrafficLight.vhd " "Error: Name \"1\" in design file /VHDL/EDA/TrafficLight.vhd contains illegal character for VHDL" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { { 3912 11720 11896 3928 "1" "" } } } }  } 0 0 "Name \"%1!s!\" in design file %2!s! contains illegal character for VHDL" 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_NAME_IN_VHDL" "2 /VHDL/EDA/TrafficLight.vhd " "Error: Name \"2\" in design file /VHDL/EDA/TrafficLight.vhd contains illegal character for VHDL" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { { 3928 11720 11896 3944 "2" "" } } } }  } 0 0 "Name \"%1!s!\" in design file %2!s! contains illegal character for VHDL" 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_NAME_IN_VHDL" "3 /VHDL/EDA/TrafficLight.vhd " "Error: Name \"3\" in design file /VHDL/EDA/TrafficLight.vhd contains illegal character for VHDL" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { { 3944 11720 11896 3960 "3" "" } } } }  } 0 0 "Name \"%1!s!\" in design file %2!s! contains illegal character for VHDL" 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_NAME_IN_VHDL" "4 /VHDL/EDA/TrafficLight.vhd " "Error: Name \"4\" in design file /VHDL/EDA/TrafficLight.vhd contains illegal character for VHDL" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { { 3960 11720 11896 3976 "4" "" } } } }  } 0 0 "Name \"%1!s!\" in design file %2!s! contains illegal character for VHDL" 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_NAME_IN_VHDL" "5 /VHDL/EDA/TrafficLight.vhd " "Error: Name \"5\" in design file /VHDL/EDA/TrafficLight.vhd contains illegal character for VHDL" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { { 3912 12040 12216 3928 "5" "" } } } }  } 0 0 "Name \"%1!s!\" in design file %2!s! contains illegal character for VHDL" 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_NAME_IN_VHDL" "6 /VHDL/EDA/TrafficLight.vhd " "Error: Name \"6\" in design file /VHDL/EDA/TrafficLight.vhd contains illegal character for VHDL" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { { 3928 12040 12216 3944 "6" "" } } } }  } 0 0 "Name \"%1!s!\" in design file %2!s! contains illegal character for VHDL" 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_NAME_IN_VHDL" "7 /VHDL/EDA/TrafficLight.vhd " "Error: Name \"7\" in design file /VHDL/EDA/TrafficLight.vhd contains illegal character for VHDL" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { { 3944 12040 12216 3960 "7" "" } } } }  } 0 0 "Name \"%1!s!\" in design file %2!s! contains illegal character for VHDL" 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_NAME_IN_VHDL" "8 /VHDL/EDA/TrafficLight.vhd " "Error: Name \"8\" in design file /VHDL/EDA/TrafficLight.vhd contains illegal character for VHDL" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { { 3960 12040 12216 3976 "8" "" } } } }  } 0 0 "Name \"%1!s!\" in design file %2!s! contains illegal character for VHDL" 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_NAME_IN_VHDL" "9 /VHDL/EDA/TrafficLight.vhd " "Error: Name \"9\" in design file /VHDL/EDA/TrafficLight.vhd contains illegal character for VHDL" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { { 3912 12344 12520 3928 "9" "" } } } }  } 0 0 "Name \"%1!s!\" in design file %2!s! contains illegal character for VHDL" 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_NAME_IN_VHDL" "10 /VHDL/EDA/TrafficLight.vhd " "Error: Name \"10\" in design file /VHDL/EDA/TrafficLight.vhd contains illegal character for VHDL" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { { 3928 12344 12520 3944 "10" "" } } } }  } 0 0 "Name \"%1!s!\" in design file %2!s! contains illegal character for VHDL" 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_NAME_IN_VHDL" "11 /VHDL/EDA/TrafficLight.vhd " "Error: Name \"11\" in design file /VHDL/EDA/TrafficLight.vhd contains illegal character for VHDL" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { { 3944 12344 12520 3960 "11" "" } } } }  } 0 0 "Name \"%1!s!\" in design file %2!s! contains illegal character for VHDL" 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_NAME_IN_VHDL" "12 /VHDL/EDA/TrafficLight.vhd " "Error: Name \"12\" in design file /VHDL/EDA/TrafficLight.vhd contains illegal character for VHDL" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { { 3960 12344 12520 3976 "12" "" } } } }  } 0 0 "Name \"%1!s!\" in design file %2!s! contains illegal character for VHDL" 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_NAME_IN_VHDL" "13 /VHDL/EDA/TrafficLight.vhd " "Error: Name \"13\" in design file /VHDL/EDA/TrafficLight.vhd contains illegal character for VHDL" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { { 3912 12632 12808 3928 "13" "" } } } }  } 0 0 "Name \"%1!s!\" in design file %2!s! contains illegal character for VHDL" 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_NAME_IN_VHDL" "14 /VHDL/EDA/TrafficLight.vhd " "Error: Name \"14\" in design file /VHDL/EDA/TrafficLight.vhd contains illegal character for VHDL" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { { 3928 12632 12808 3944 "14" "" } } } }  } 0 0 "Name \"%1!s!\" in design file %2!s! contains illegal character for VHDL" 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_NAME_IN_VHDL" "15 /VHDL/EDA/TrafficLight.vhd " "Error: Name \"15\" in design file /VHDL/EDA/TrafficLight.vhd contains illegal character for VHDL" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { { 3944 12632 12808 3960 "15" "" } } } }  } 0 0 "Name \"%1!s!\" in design file %2!s! contains illegal character for VHDL" 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_NAME_IN_VHDL" "16 /VHDL/EDA/TrafficLight.vhd " "Error: Name \"16\" in design file /VHDL/EDA/TrafficLight.vhd contains illegal character for VHDL" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { { 3960 12632 12808 3976 "16" "" } } } }  } 0 0 "Name \"%1!s!\" in design file %2!s! contains illegal character for VHDL" 0 0 "" 0 -1}
{ "Warning" "WGDFX_IS_MEGAFUNCTION" "74160 " "Warning: Found Altera-specific megafunction, primitive or component \"74160\"" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { { 4400 11640 11760 4584 "inst21" "" } } } }  } 0 0 "Found Altera-specific megafunction, primitive or component \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_IS_MEGAFUNCTION" "74190 " "Warning: Found Altera-specific megafunction, primitive or component \"74190\"" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { { 3880 11600 11720 4040 "inst34" "" } } } }  } 0 0 "Found Altera-specific megafunction, primitive or component \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_IS_MEGAFUNCTION" "74190 " "Warning: Found Altera-specific megafunction, primitive or component \"74190\"" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { { 3880 11920 12040 4040 "inst35" "" } } } }  } 0 0 "Found Altera-specific megafunction, primitive or component \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_IS_MEGAFUNCTION" "74190 " "Warning: Found Altera-specific megafunction, primitive or component \"74190\"" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { { 3880 12224 12344 4040 "inst36" "" } } } }  } 0 0 "Found Altera-specific megafunction, primitive or component \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_IS_MEGAFUNCTION" "74190 " "Warning: Found Altera-specific megafunction, primitive or component \"74190\"" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { { 3880 12512 12632 4040 "inst37" "" } } } }  } 0 0 "Found Altera-specific megafunction, primitive or component \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_DESIGN_NAME_CONTAIN_NUMBER" "74160_0 " "Warning: Design name for \"74160_0\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { } } }  } 0 0 "Design name for \"%1!s!\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" 0 0 "" 0 -1}
{ "Warning" "WGDFX_DESIGN_NAME_CONTAIN_NUMBER" "74190_1 " "Warning: Design name for \"74190_1\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { } } }  } 0 0 "Design name for \"%1!s!\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" 0 0 "" 0 -1}
{ "Warning" "WGDFX_DESIGN_NAME_CONTAIN_NUMBER" "74190_2 " "Warning: Design name for \"74190_2\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { } } }  } 0 0 "Design name for \"%1!s!\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" 0 0 "" 0 -1}
{ "Warning" "WGDFX_DESIGN_NAME_CONTAIN_NUMBER" "74190_3 " "Warning: Design name for \"74190_3\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { } } }  } 0 0 "Design name for \"%1!s!\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" 0 0 "" 0 -1}
{ "Warning" "WGDFX_DESIGN_NAME_CONTAIN_NUMBER" "74190_4 " "Warning: Design name for \"74190_4\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" {  } { { "F:/VHDL/EDA/TrafficLight.bdf" "" { Schematic "F:/VHDL/EDA/TrafficLight.bdf" { } } }  } 0 0 "Design name for \"%1!s!\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Create VHDL File 17 s 12 s Quartus II " "Error: Quartus II Create VHDL File was unsuccessful. 17 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Error: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 11 10:16:58 2020 " "Error: Processing ended: Fri Sep 11 10:16:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
