// Seed: 4143208846
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd7,
    parameter id_1 = 32'd72,
    parameter id_2 = 32'd75
) (
    input  uwire _id_0,
    input  uwire _id_1,
    output tri1  _id_2
);
  logic [id_0 : id_1  &  id_2] id_4;
  id_5 :
  assert property (@(negedge id_0) id_4)
  else $unsigned(8);
  ;
  wire [-1 : id_1] id_6;
  final $signed(30);
  ;
  module_0 modCall_1 (
      id_6,
      id_5
  );
endmodule
