$date
	Sat Apr 13 18:32:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module SieteB_tb $end
$var wire 1 ! test_y $end
$var wire 1 " test_x $end
$var parameter 32 # DURATION $end
$var reg 1 $ clk $end
$var reg 1 % test_a $end
$var reg 1 & test_b $end
$var reg 1 ' test_c $end
$scope module UUT_SieteB $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 " x $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 #
$end
#0
$dumpvars
x'
x&
x%
0$
x"
x!
$end
#50000
1$
#100000
0"
0!
0$
0'
0&
0%
#150000
1$
#200000
1"
1!
0$
1'
#250000
1$
#300000
0"
0!
0$
0'
1&
#350000
1$
#400000
1"
1!
0$
1'
#450000
1$
#500000
0$
0'
0&
1%
#550000
1$
#600000
0$
1'
#650000
1$
#700000
0"
0!
0$
0'
1&
#750000
1$
#800000
0$
1'
#850000
1$
#900000
0$
#950000
1$
#1000000
0$
#1050000
1$
#1100000
0$
#1150000
1$
#1200000
0$
#1250000
1$
#1300000
0$
#1350000
1$
#1400000
0$
#1450000
1$
#1500000
0$
#1550000
1$
#1600000
0$
#1650000
1$
#1700000
0$
#1750000
1$
#1800000
0$
