/*
 * stm32f411disc_i2c_driver.c
 *
 *  Created on: Sep 10, 2023
 *      Author: Dell
 */


#include "stm32f411_i2c_driver.h"
#include "stm32f411_rcc_driver.h"
#include <stddef.h>


static void I2C_Generate_start_condition(I2C_RegDef_t *pI2Cx)
{
    pI2Cx->CR1 |= (1 << I2C_CR1_START);
}

static void I2C_Generate_Stop_Condition(I2C_RegDef_t *pI2Cx)
{
    pI2Cx->CR1 |= (1 << I2C_CR1_STOP);
}

uint8_t I2C_GetFlagStatus(I2C_RegDef_t *pI2Cx, uint32_t I2C_FLAG)
{

    if (pI2Cx->SR1 & I2C_FLAG)
    {

        return FLAG_SET;
    }
    else
    {

        return FLAG_RESET;
    }
}

static void I2C_ExecuteAddresPhase(I2C_RegDef_t *pI2Cx, uint8_t SlaveAddress, uint8_t ReadORWrite)
{

    SlaveAddress = SlaveAddress << 1;

    if (ReadORWrite == 0)
    {
        SlaveAddress &= ~(1 << 0); // the slave address is write bit combined
    }
    else if (ReadORWrite == 1)
    {
        SlaveAddress |= (1 << 0); // the slave address is Read bit combined
    }
    pI2Cx->DR = SlaveAddress;
}

static void Clear_ADDR_FLAG(I2C_Handle_t *pI2CHandle)
{
    uint32_t DummyRead = 0;

    // check for device mode
    if ((pI2CHandle->pI2Cx->SR2 & (1 << I2C_SR2_MSL)))
    {
        // device is in master mode
        if (pI2CHandle->RxTxStatus == I2C_STATUS_BUSY_IN_RX)
        {

            if (pI2CHandle->RxSize == 1)
            {
                // disable the acking first
                pI2CHandle->pI2Cx->CR1 &= ~(1 << I2C_CR1_ACK);

                // clear the addr flag
                DummyRead = pI2CHandle->pI2Cx->SR1;
                DummyRead = pI2CHandle->pI2Cx->SR2;
                (void)DummyRead;
            }
        }
        else
        {
            // device is in transmit mode or don't know
            // clear the addr flag
            DummyRead = pI2CHandle->pI2Cx->SR1;
            DummyRead = pI2CHandle->pI2Cx->SR2;
            (void)DummyRead;
        }
    }
    else
    {
        // device is in slave mode
        // clear the addr flag straight away
        DummyRead = pI2CHandle->pI2Cx->SR1;
        DummyRead = pI2CHandle->pI2Cx->SR2;
        (void)DummyRead;
    }
}


void I2C_PeripheralControl(I2C_RegDef_t *pI2Cx, uint8_t EnOrDi)
{

    if (EnOrDi == ENABLE)
    {
        pI2Cx->CR1 |= (1 << I2C_CR1_PE);
    }
    else
    {
        pI2Cx->CR1 &= ~(1 << I2C_CR1_PE);
    }
}

void I2C_PeripheralClockControl(I2C_RegDef_t *pI2Cx, uint8_t EnOrDi)
{
    if (EnOrDi == ENABLE)
    {
        if (pI2Cx == I2C1)
            I2C1_PCLK_EN();
        else if (pI2Cx == I2C2)
            I2C2_PCLK_EN();
        else if (pI2Cx == I2C3)
            I2C3_PCLK_EN();
    }
    else
    {
        if (pI2Cx == I2C1)
            I2C1_PCLK_DI();
        else if (pI2Cx == I2C2)
            I2C2_PCLK_DI();
        else if (pI2Cx == I2C3)
            I2C3_PCLK_DI();
    }
}

void I2C_Init(I2C_Handle_t *pI2CHandle)
{
    uint32_t temp = 0;

    //ack
    temp |= pI2CHandle->I2C_Config.I2C_ACKControl << 10; // ack control
    pI2CHandle->pI2Cx->CR1 = temp;

    //FREQ CR2
    temp = 0;
    temp |= RCC_GetPCLK1Value() / 1000000U;
    pI2CHandle->pI2Cx->CR2 = temp & 0x3F;

    //OAR1 7bit or 10bit
    temp = 0;
    temp |= pI2CHandle->I2C_Config.I2C_DeviceAddress << 1;
    temp |= (1 << 14);
    pI2CHandle->pI2Cx->OAR1 = temp;

    //CCR
    uint16_t ccr_value = 0;
    temp = 0;
    if (pI2CHandle->I2C_Config.I2C_SCLSpeed <= I2C_SCL_SPEED_SM)
    {
    	//standard mode
        ccr_value = (RCC_GetPCLK1Value() / (2 * pI2CHandle->I2C_Config.I2C_SCLSpeed));
        temp |= (ccr_value & 0xFFF);
    }
    else //fast mode
    {
        temp |= (1 << 15);
        temp |= (pI2CHandle->I2C_Config.I2C_FMDutyCycle << 14);
        if (pI2CHandle->I2C_Config.I2C_FMDutyCycle == I2C_FM_DUTY_2)
        {
            ccr_value = (RCC_GetPCLK1Value() / (3 * pI2CHandle->I2C_Config.I2C_SCLSpeed));
        }
        else
        {
            ccr_value = (RCC_GetPCLK1Value() / (25 * pI2CHandle->I2C_Config.I2C_SCLSpeed));
        }
        temp |= (ccr_value & 0xFFF);
    }
    pI2CHandle->pI2Cx->CCR = temp;
    if (pI2CHandle->I2C_Config.I2C_SCLSpeed <= I2C_SCL_SPEED_SM)
    { // STANDARD MODE

        temp = (RCC_GetPCLK1Value() / 1000000U) + 1;
    }
    else
    {
        temp = ((RCC_GetPCLK1Value() * 300) / 1000000000U) + 1;
    }
    pI2CHandle->pI2Cx->TRISE = temp & 0x3F;
}

void I2C_DeInit(I2C_RegDef_t *pI2Cx)
{

    if (pI2Cx == I2C1)
        I2C1_REG_RESET();
    else if (pI2Cx == I2C2)
        I2C2_REG_RESET();
    else if (pI2Cx == I2C3)
        I2C3_REG_RESET();
}

void I2C_MasterSendData(I2C_Handle_t *pI2CHandle, uint8_t *pTxBuffer, uint32_t length, uint8_t SlaveAddress, uint8_t rep_start)
{

    // Generate the start condition
    I2C_Generate_start_condition(pI2CHandle->pI2Cx);

    while (!(I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_SB))); // wait for the SR1 to SET

    // write the address of the slave to the DR
    I2C_ExecuteAddresPhase(pI2CHandle->pI2Cx, SlaveAddress, 0);

    // check wether the address phase is completed or not
    while (!(I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_ADDR)));

    // clear ADDR flag
    Clear_ADDR_FLAG(pI2CHandle);
    // send the data until length become zero

    while (length > 0)
    {

        while (!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_TXE));
        pI2CHandle->pI2Cx->DR = *pTxBuffer; // Transferring  1 byte of data to dr register
        pTxBuffer++;
        length--;
    }

    // when the length becomes zero wait for the txe and btf flag to become 1 and then end the communication

    while (!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_TXE));

    while (!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_BTF));

    if (rep_start == DISABLE)
    {
        // Generate the Stop condition
        I2C_Generate_Stop_Condition(pI2CHandle->pI2Cx);
    }
}

void I2C_MasterReceiveData(I2C_Handle_t *pI2CHandle, uint8_t *pRxBuffer, uint32_t length, uint8_t SlaveAddress, uint8_t rep_start)
{

    // Generate the start condition
    I2C_Generate_start_condition(pI2CHandle->pI2Cx);
    while (!(I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_SB))); // wait for the SR1 to SET
    // write the address of the slave to the DR
    I2C_ExecuteAddresPhase(pI2CHandle->pI2Cx, SlaveAddress, 1);
    // check whether the address phase is completed or not
    while (!(I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_ADDR)));

    if (length == 1)
    {
        // disable the acking
        pI2CHandle->pI2Cx->CR1 &= ~(1 << I2C_CR1_ACK);

        // clear the addr flag
        Clear_ADDR_FLAG(pI2CHandle);

        // wait until RXNE becomes 1
        while (!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_RXNE));

        // check for repeated start
        if (rep_start == DISABLE)
        {
            // generate stop condition
            I2C_Generate_Stop_Condition(pI2CHandle->pI2Cx);
        }

        // read the data buffer
        *pRxBuffer = pI2CHandle->pI2Cx->DR;
    }

    if (length > 1)
    {
        // clear the addr flag
        Clear_ADDR_FLAG(pI2CHandle);

        for (uint32_t i = length; i > 0; i--)
        {
            // wait until RxNE becomes 1
            while (!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_RXNE));
            // if last 2 bytes are remaining
            if (i == 2)
            {
                // clear the ack bit
                // disable the acking
                pI2CHandle->pI2Cx->CR1 &= ~(1 << I2C_CR1_ACK);

                // check for repeated start
                if (rep_start == DISABLE)
                {
                    // generate stop condition
                    I2C_Generate_Stop_Condition(pI2CHandle->pI2Cx);
                }
            }
            // read the data from the dr into the buffer
            *pRxBuffer = pI2CHandle->pI2Cx->DR;

            // increment the address
            pRxBuffer++;
        }
    }
    if (pI2CHandle->I2C_Config.I2C_ACKControl == I2C_ACK_ENABLE)
    {
        // enable the acking
        pI2CHandle->pI2Cx->CR1 |= (1 << I2C_CR1_ACK);
    }
}


void I2C_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
	if (EnorDi == ENABLE)
	{
		if (IRQNumber <= 31)
		{
			//program ISER0 register
			*NVIC_ISER0 |= (1 << IRQNumber);
		}
		else if (IRQNumber > 31 && IRQNumber < 64)
		{
			//program ISER1 register
			*NVIC_ISER1 |= (1 << IRQNumber % 32);
		}
		else if (IRQNumber >= 64 && IRQNumber < 96)
		{
			//program ISER2 register
			*NVIC_ISER2 |= (1 << IRQNumber % 64);
		}
	}
	else
	{
		if (IRQNumber <= 31)
		{
			//program ICER0 register
			*NVIC_ICER0 |= (1 << IRQNumber);
		}
		else if (IRQNumber > 31 && IRQNumber < 64)
		{
			//program ICER1 register
			*NVIC_ICER1 |= (1 << IRQNumber % 32);
		}
		else if (IRQNumber >= 64 && IRQNumber < 96)
		{
			//program ICER2 register
			*NVIC_ICER2 |= (1 << IRQNumber % 64);
		}
	}
}

void I2C_IRQPriorityConfig(uint8_t IRQNumber, uint32_t IRQPriority)
{
	uint8_t ipr = IRQNumber/4;
	uint8_t irq = IRQNumber%4;

	*(NVIC_PR_BASE_ADDR + ipr) |= (IRQPriority << (8*irq + 4));
}

// i2c send and receive interrupt mode apis

uint8_t I2C_MasterSendDataIT(I2C_Handle_t *pI2CHandle, uint8_t *pTxBuffer, uint32_t length, uint8_t SlaveAddr, uint8_t rep_start)
{

    uint8_t busystate = pI2CHandle->TxRxState;

    if ((busystate != I2C_BUSY_IN_TX) && (busystate != I2C_BUSY_IN_RX))
    {

        pI2CHandle->DevAddr = SlaveAddr;
        pI2CHandle->TxLen = length;
        pI2CHandle->pTxBuffer = pTxBuffer;
        pI2CHandle->TxRxState = I2C_BUSY_IN_TX;
        pI2CHandle->Sr = rep_start;
        // generate the start condition
        I2C_Generate_start_condition(pI2CHandle->pI2Cx);
    }

    // enable the event interrupt for i2c in cr1 register
    pI2CHandle->pI2Cx->CR2 |= (1 << I2C_CR2_ITEVTEN);
    pI2CHandle->pI2Cx->CR2 |= (1 << I2C_CR2_ITBUFEN);
    pI2CHandle->pI2Cx->CR2 |= (1 << I2C_CR2_ITERREN);

    return busystate;
}

uint8_t I2C_MasterReceiveDataIT(I2C_Handle_t *pI2CHandle, uint8_t *pRxBuffer, uint32_t length, uint8_t SlaveAddr, uint8_t rep_start)
{

    uint8_t busystate = pI2CHandle->TxRxState;

    if ((busystate != I2C_BUSY_IN_TX) && (busystate != I2C_BUSY_IN_RX))
    {

        pI2CHandle->DevAddr = SlaveAddr;
        pI2CHandle->RxLen = length;
        pI2CHandle->RxSize = length;
        pI2CHandle->pRxBuffer = pRxBuffer;
        pI2CHandle->TxRxState = I2C_BUSY_IN_RX;
        pI2CHandle->Sr = rep_start;
        // generate the start condition
        I2C_Generate_start_condition(pI2CHandle->pI2Cx);
    }
    // enable the event and error interrupt for i2c in cr1 register
    pI2CHandle->pI2Cx->CR2 |= (1 << I2C_CR2_ITEVTEN);
    pI2CHandle->pI2Cx->CR2 |= (1 << I2C_CR2_ITBUFEN);
    pI2CHandle->pI2Cx->CR2 |= (1 << I2C_CR2_ITERREN);

    return busystate;
}
