Analysis & Synthesis report for MultiCycleProc
Fri Apr 05 11:17:36 2019
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for instruction_mem:MEM_ROM|altsyncram:altsyncram_component|altsyncram_uts3:auto_generated
 15. Source assignments for data_mem:MEM_RAM|altsyncram:altsyncram_component|altsyncram_72t3:auto_generated
 16. Parameter Settings for User Entity Instance: instruction_mem:MEM_ROM|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: data_mem:MEM_RAM|altsyncram:altsyncram_component
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "EIGHT_BIT_EIGHT_TO_ONE:HLMUX"
 20. Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem0"
 21. Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem1"
 22. Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem2"
 23. Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem3"
 24. Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem4"
 25. Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem5"
 26. Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem6"
 27. Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem7"
 28. Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU0"
 29. Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU1"
 30. Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU2"
 31. Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU3"
 32. Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU4"
 33. Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU5"
 34. Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU6"
 35. Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU7"
 36. Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:Mux0"
 37. Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:Mux1"
 38. Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:Mux2"
 39. Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:Mux3"
 40. Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:Mux4"
 41. Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:RegWriteFF"
 42. Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:MemtoRegFF"
 43. Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData0"
 44. Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData1"
 45. Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData2"
 46. Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData3"
 47. Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData4"
 48. Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData5"
 49. Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData6"
 50. Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData7"
 51. Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:Mux0"
 52. Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:Mux1"
 53. Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:Mux2"
 54. Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:Mux3"
 55. Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:Mux4"
 56. Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU0"
 57. Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU1"
 58. Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU2"
 59. Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU3"
 60. Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU4"
 61. Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU5"
 62. Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU6"
 63. Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU7"
 64. Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:MemReadFF"
 65. Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:MemWriteFF"
 66. Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegWriteFF"
 67. Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:MemtoRegFF"
 68. Port Connectivity Checks: "Forwarding_Unit:FWD_UNIT|equalTestFiveBit:Compare_MemWb_Rd_Zero"
 69. Port Connectivity Checks: "Forwarding_Unit:FWD_UNIT|equalTestFiveBit:Compare_EXMEM_Rd_Zero"
 70. Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:7:SINGLE_ALUXX"
 71. Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:6:SINGLE_ALUXX"
 72. Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:5:SINGLE_ALUXX"
 73. Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:4:SINGLE_ALUXX"
 74. Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:3:SINGLE_ALUXX"
 75. Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:2:SINGLE_ALUXX"
 76. Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:1:SINGLE_ALUXX"
 77. Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALUX0"
 78. Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:7:SINGLE_ALUX"
 79. Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:6:SINGLE_ALUX"
 80. Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:5:SINGLE_ALUX"
 81. Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:4:SINGLE_ALUX"
 82. Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:3:SINGLE_ALUX"
 83. Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:2:SINGLE_ALUX"
 84. Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:1:SINGLE_ALUX"
 85. Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALU0"
 86. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit0"
 87. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit1"
 88. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit2"
 89. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit3"
 90. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit4"
 91. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit5"
 92. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit6"
 93. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit7"
 94. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit0"
 95. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit1"
 96. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit2"
 97. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit3"
 98. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit4"
 99. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit5"
100. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit6"
101. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit7"
102. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_25_21_bit0"
103. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_25_21_bit1"
104. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_25_21_bit2"
105. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_25_21_bit3"
106. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_25_21_bit4"
107. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_15_11_bit0"
108. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_15_11_bit1"
109. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_15_11_bit2"
110. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_15_11_bit3"
111. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_15_11_bit4"
112. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_20_16_bit0"
113. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_20_16_bit1"
114. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_20_16_bit2"
115. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_20_16_bit3"
116. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_20_16_bit4"
117. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit0"
118. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit1"
119. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit2"
120. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit3"
121. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit4"
122. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit5"
123. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit6"
124. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit7"
125. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:ALUOpbit0"
126. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:ALUOpbit1"
127. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:RegDstFF"
128. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:ALUSrcFF"
129. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:MemReadFF"
130. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:MemWriteFF"
131. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:RegWriteFF"
132. Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:MemtoRegFF"
133. Port Connectivity Checks: "EIGHT_BIT_TWO_TO_ONE:CLR_MUX"
134. Port Connectivity Checks: "PC_Adder:BR_ADD"
135. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:pcbit0"
136. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:pcbit1"
137. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:pcbit2"
138. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:pcbit3"
139. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:pcbit4"
140. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:pcbit5"
141. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:pcbit6"
142. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:pcbit7"
143. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit0"
144. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit1"
145. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit2"
146. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit3"
147. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit4"
148. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit5"
149. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit6"
150. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit7"
151. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit8"
152. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit9"
153. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit10"
154. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit11"
155. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit12"
156. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit13"
157. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit14"
158. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit15"
159. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit16"
160. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit17"
161. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit18"
162. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit19"
163. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit20"
164. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit21"
165. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit22"
166. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit23"
167. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit24"
168. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit25"
169. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit26"
170. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit27"
171. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit28"
172. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit29"
173. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit30"
174. Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit31"
175. Port Connectivity Checks: "IF_ID_Reg:IF_ID"
176. Port Connectivity Checks: "PC_Adder:PC_INC|oneBitAdder:\AddGenerator:7:SingleBitAdd"
177. Port Connectivity Checks: "PC_Adder:PC_INC"
178. Port Connectivity Checks: "EIGHT_BIT_REG:PC_REG|enARdFF_2:bit0"
179. Port Connectivity Checks: "EIGHT_BIT_REG:PC_REG|enARdFF_2:bit1"
180. Port Connectivity Checks: "EIGHT_BIT_REG:PC_REG|enARdFF_2:bit2"
181. Port Connectivity Checks: "EIGHT_BIT_REG:PC_REG|enARdFF_2:bit3"
182. Port Connectivity Checks: "EIGHT_BIT_REG:PC_REG|enARdFF_2:bit4"
183. Port Connectivity Checks: "EIGHT_BIT_REG:PC_REG|enARdFF_2:bit5"
184. Port Connectivity Checks: "EIGHT_BIT_REG:PC_REG|enARdFF_2:bit6"
185. Port Connectivity Checks: "EIGHT_BIT_REG:PC_REG|enARdFF_2:bit7"
186. Post-Synthesis Netlist Statistics for Top Partition
187. Elapsed Time Per Partition
188. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 05 11:17:36 2019      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; MultiCycleProc                             ;
; Top-level Entity Name              ; MultiCycleProc                             ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 908                                        ;
;     Total combinational functions  ; 611                                        ;
;     Dedicated logic registers      ; 388                                        ;
; Total registers                    ; 388                                        ;
; Total pins                         ; 49                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 10,240                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; MultiCycleProc     ; MultiCycleProc     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+----------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------------------+---------+
; MultiCycleProc.vhd               ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/MultiCycleProc.vhd           ;         ;
; EIGHT_BIT_EIGHT_TO_ONE.vhd       ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/EIGHT_BIT_EIGHT_TO_ONE.vhd   ;         ;
; Mem_Wb_Buffer.vhd                ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/Mem_Wb_Buffer.vhd            ;         ;
; FIVE_BIT_TWO_TO_ONE.vhd          ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/FIVE_BIT_TWO_TO_ONE.vhd      ;         ;
; ONE_BIT_ALU.vhd                  ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/ONE_BIT_ALU.vhd              ;         ;
; ONE_BIT_4_TO_1.vhd               ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/ONE_BIT_4_TO_1.vhd           ;         ;
; ONE_BIT_2_TO_1.vhd               ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/ONE_BIT_2_TO_1.vhd           ;         ;
; MAIN_ALU.vhd                     ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/MAIN_ALU.vhd                 ;         ;
; ALU_CONTROL.vhd                  ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/ALU_CONTROL.vhd              ;         ;
; ID_EX_BUFFER.vhd                 ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/ID_EX_BUFFER.vhd             ;         ;
; Hazard_Control_Unit.vhd          ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/Hazard_Control_Unit.vhd      ;         ;
; Forwarding_Unit.vhd              ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/Forwarding_Unit.vhd          ;         ;
; Ex_Mem_Buffer.vhd                ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/Ex_Mem_Buffer.vhd            ;         ;
; CONTROL_UNIT.vhd                 ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/CONTROL_UNIT.vhd             ;         ;
; FOUR_MULTIPLIER.vhd              ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/FOUR_MULTIPLIER.vhd          ;         ;
; EIGHT_BIT_SIXTEEN_TO_ONE.vhd     ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/EIGHT_BIT_SIXTEEN_TO_ONE.vhd ;         ;
; EIGHT_BIT_FOUR_TO_ONE.vhd        ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/EIGHT_BIT_FOUR_TO_ONE.vhd    ;         ;
; EIGHT_BIT_TWO_TO_ONE.vhd         ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/EIGHT_BIT_TWO_TO_ONE.vhd     ;         ;
; ONE_BIT_1_TO_32.vhd              ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/ONE_BIT_1_TO_32.vhd          ;         ;
; EIGHT_BIT_32_TO_1.vhd            ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/EIGHT_BIT_32_TO_1.vhd        ;         ;
; clockInverter.vhd                ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/clockInverter.vhd            ;         ;
; REG_FILE.vhd                     ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/REG_FILE.vhd                 ;         ;
; OneBitAdder.vhd                  ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/OneBitAdder.vhd              ;         ;
; ONE_BIT_SELECT.vhd               ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/ONE_BIT_SELECT.vhd           ;         ;
; enardFF_2.vhd                    ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/enardFF_2.vhd                ;         ;
; PC_Adder.vhd                     ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/PC_Adder.vhd                 ;         ;
; EIGHT_BIT_REG.vhd                ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/EIGHT_BIT_REG.vhd            ;         ;
; instruction_mem.hex              ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/instruction_mem.hex          ;         ;
; instruction_mem.vhd              ; yes             ; User Wizard-Generated File            ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/instruction_mem.vhd          ;         ;
; IF_ID_Reg.vhd                    ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/IF_ID_Reg.vhd                ;         ;
; equalTest.vhd                    ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/equalTest.vhd                ;         ;
; equalTestFiveBit.vhd             ; yes             ; User VHDL File                        ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/equalTestFiveBit.vhd         ;         ;
; data_mem.hex                     ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/data_mem.hex                 ;         ;
; data_mem.vhd                     ; yes             ; User Wizard-Generated File            ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/data_mem.vhd                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf                         ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; c:/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc                            ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc                         ;         ;
; aglobal141.inc                   ; yes             ; Megafunction                          ; c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc                         ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; c:/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc                          ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; c:/altera/14.1/quartus/libraries/megafunctions/altrom.inc                             ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; c:/altera/14.1/quartus/libraries/megafunctions/altram.inc                             ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc                           ;         ;
; db/altsyncram_uts3.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/db/altsyncram_uts3.tdf       ;         ;
; db/altsyncram_72t3.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/db/altsyncram_72t3.tdf       ;         ;
+----------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 908          ;
;                                             ;              ;
; Total combinational functions               ; 611          ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 511          ;
;     -- 3 input functions                    ; 90           ;
;     -- <=2 input functions                  ; 10           ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 611          ;
;     -- arithmetic mode                      ; 0            ;
;                                             ;              ;
; Total registers                             ; 388          ;
;     -- Dedicated logic registers            ; 388          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 49           ;
; Total memory bits                           ; 10240        ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; GClock~input ;
; Maximum fan-out                             ; 428          ;
; Total fan-out                               ; 4232         ;
; Average fan-out                             ; 3.72         ;
+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |MultiCycleProc                                         ; 611 (6)           ; 388 (0)      ; 10240       ; 0            ; 0       ; 0         ; 49   ; 0            ; |MultiCycleProc                                                                                                                                    ; work         ;
;    |ALU_CONTROL:ALU_CONTRL|                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ALU_CONTROL:ALU_CONTRL                                                                                                             ; work         ;
;    |CONTROL_UNIT:CNTRL|                                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|CONTROL_UNIT:CNTRL                                                                                                                 ; work         ;
;    |EIGHT_BIT_EIGHT_TO_ONE:HLMUX|                       ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX                                                                                                       ; work         ;
;       |EIGHT_BIT_FOUR_TO_ONE:SEL1234|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234                                                                         ; work         ;
;          |EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN                                           ; work         ;
;             |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX ; work         ;
;       |EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|                   ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN                                                                         ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX                               ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX                               ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX                               ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX                               ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX                               ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX                               ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX                               ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX                               ; work         ;
;    |EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|                     ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA                                                                                                     ; work         ;
;       |EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN                                                                       ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX                             ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX                             ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX                             ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX                             ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX                             ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX                             ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX                             ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX                             ; work         ;
;    |EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|                    ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1                                                                                                    ; work         ;
;       |EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN                                                                      ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX                            ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX                            ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX                            ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX                            ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX                            ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX                            ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX                            ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX                            ; work         ;
;    |EIGHT_BIT_REG:PC_REG|                               ; 0 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_REG:PC_REG                                                                                                               ; work         ;
;       |enARdFF_2:bit2|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_REG:PC_REG|enARdFF_2:bit2                                                                                                ; work         ;
;       |enARdFF_2:bit3|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_REG:PC_REG|enARdFF_2:bit3                                                                                                ; work         ;
;       |enARdFF_2:bit4|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_REG:PC_REG|enARdFF_2:bit4                                                                                                ; work         ;
;       |enARdFF_2:bit5|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_REG:PC_REG|enARdFF_2:bit5                                                                                                ; work         ;
;       |enARdFF_2:bit6|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_REG:PC_REG|enARdFF_2:bit6                                                                                                ; work         ;
;       |enARdFF_2:bit7|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_REG:PC_REG|enARdFF_2:bit7                                                                                                ; work         ;
;    |EIGHT_BIT_TWO_TO_ONE:ALU_MUXB|                      ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:ALU_MUXB                                                                                                      ; work         ;
;       |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:ALU_MUXB|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX                                                            ; work         ;
;       |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:ALU_MUXB|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX                                                            ; work         ;
;    |EIGHT_BIT_TWO_TO_ONE:BR_MUX|                        ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:BR_MUX                                                                                                        ; work         ;
;       |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:BR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX                                                              ; work         ;
;       |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:BR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX                                                              ; work         ;
;       |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:BR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX                                                              ; work         ;
;       |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:BR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX                                                              ; work         ;
;       |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:BR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX                                                              ; work         ;
;       |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:BR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX                                                              ; work         ;
;    |EIGHT_BIT_TWO_TO_ONE:CLR_MUX|                       ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:CLR_MUX                                                                                                       ; work         ;
;       |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:CLR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX                                                             ; work         ;
;       |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:CLR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX                                                             ; work         ;
;       |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:CLR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX                                                             ; work         ;
;       |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:CLR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX                                                             ; work         ;
;       |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:CLR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX                                                             ; work         ;
;       |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:CLR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX                                                             ; work         ;
;    |EIGHT_BIT_TWO_TO_ONE:WB_MUX|                        ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:WB_MUX                                                                                                        ; work         ;
;       |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:WB_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX                                                              ; work         ;
;       |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:WB_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX                                                              ; work         ;
;       |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:WB_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX                                                              ; work         ;
;       |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:WB_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX                                                              ; work         ;
;       |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:WB_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX                                                              ; work         ;
;       |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:WB_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX                                                              ; work         ;
;       |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:WB_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX                                                              ; work         ;
;       |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:WB_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX                                                              ; work         ;
;    |Ex_Mem_Buffer:EX_MEM|                               ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Ex_Mem_Buffer:EX_MEM                                                                                                               ; work         ;
;       |enARdFF_2:ALU0|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU0                                                                                                ; work         ;
;       |enARdFF_2:ALU1|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU1                                                                                                ; work         ;
;       |enARdFF_2:ALU2|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU2                                                                                                ; work         ;
;       |enARdFF_2:ALU3|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU3                                                                                                ; work         ;
;       |enARdFF_2:ALU4|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU4                                                                                                ; work         ;
;       |enARdFF_2:ALU5|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU5                                                                                                ; work         ;
;       |enARdFF_2:ALU6|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU6                                                                                                ; work         ;
;       |enARdFF_2:ALU7|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU7                                                                                                ; work         ;
;       |enARdFF_2:MemReadFF|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:MemReadFF                                                                                           ; work         ;
;       |enARdFF_2:MemWriteFF|                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:MemWriteFF                                                                                          ; work         ;
;       |enARdFF_2:Mux0|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:Mux0                                                                                                ; work         ;
;       |enARdFF_2:Mux1|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:Mux1                                                                                                ; work         ;
;       |enARdFF_2:Mux2|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:Mux2                                                                                                ; work         ;
;       |enARdFF_2:Mux3|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:Mux3                                                                                                ; work         ;
;       |enARdFF_2:Mux4|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:Mux4                                                                                                ; work         ;
;       |enARdFF_2:RegData0|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData0                                                                                            ; work         ;
;       |enARdFF_2:RegData1|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData1                                                                                            ; work         ;
;       |enARdFF_2:RegData2|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData2                                                                                            ; work         ;
;       |enARdFF_2:RegData3|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData3                                                                                            ; work         ;
;       |enARdFF_2:RegData4|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData4                                                                                            ; work         ;
;       |enARdFF_2:RegData5|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData5                                                                                            ; work         ;
;       |enARdFF_2:RegData6|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData6                                                                                            ; work         ;
;       |enARdFF_2:RegData7|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData7                                                                                            ; work         ;
;       |enARdFF_2:RegWriteFF|                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegWriteFF                                                                                          ; work         ;
;    |FIVE_BIT_TWO_TO_ONE:DST_MUX|                        ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|FIVE_BIT_TWO_TO_ONE:DST_MUX                                                                                                        ; work         ;
;       |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|FIVE_BIT_TWO_TO_ONE:DST_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX                                                              ; work         ;
;       |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|FIVE_BIT_TWO_TO_ONE:DST_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX                                                              ; work         ;
;       |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|FIVE_BIT_TWO_TO_ONE:DST_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX                                                              ; work         ;
;       |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|FIVE_BIT_TWO_TO_ONE:DST_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX                                                              ; work         ;
;       |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|FIVE_BIT_TWO_TO_ONE:DST_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX                                                              ; work         ;
;    |Forwarding_Unit:FWD_UNIT|                           ; 21 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Forwarding_Unit:FWD_UNIT                                                                                                           ; work         ;
;       |equalTestFiveBit:Compare_EXMEM_Rd_Zero|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Forwarding_Unit:FWD_UNIT|equalTestFiveBit:Compare_EXMEM_Rd_Zero                                                                    ; work         ;
;       |equalTestFiveBit:Compare_ExMemRd_IdExRs|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Forwarding_Unit:FWD_UNIT|equalTestFiveBit:Compare_ExMemRd_IdExRs                                                                   ; work         ;
;    |Hazard_Control_Unit:HZRD_CNTRL|                     ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Hazard_Control_Unit:HZRD_CNTRL                                                                                                     ; work         ;
;    |ID_EX_BUFFER:ID_EX|                                 ; 0 (0)             ; 45 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX                                                                                                                 ; work         ;
;       |enARdFF_2:ALUOpbit0|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:ALUOpbit0                                                                                             ; work         ;
;       |enARdFF_2:ALUOpbit1|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:ALUOpbit1                                                                                             ; work         ;
;       |enARdFF_2:MemReadFF|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:MemReadFF                                                                                             ; work         ;
;       |enARdFF_2:MemWriteFF|                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:MemWriteFF                                                                                            ; work         ;
;       |enARdFF_2:READ_DATA1_bit0|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit0                                                                                       ; work         ;
;       |enARdFF_2:READ_DATA1_bit1|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit1                                                                                       ; work         ;
;       |enARdFF_2:READ_DATA1_bit2|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit2                                                                                       ; work         ;
;       |enARdFF_2:READ_DATA1_bit3|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit3                                                                                       ; work         ;
;       |enARdFF_2:READ_DATA1_bit4|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit4                                                                                       ; work         ;
;       |enARdFF_2:READ_DATA1_bit5|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit5                                                                                       ; work         ;
;       |enARdFF_2:READ_DATA1_bit6|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit6                                                                                       ; work         ;
;       |enARdFF_2:READ_DATA1_bit7|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit7                                                                                       ; work         ;
;       |enARdFF_2:READ_DATA2_bit0|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit0                                                                                       ; work         ;
;       |enARdFF_2:READ_DATA2_bit1|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit1                                                                                       ; work         ;
;       |enARdFF_2:READ_DATA2_bit2|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit2                                                                                       ; work         ;
;       |enARdFF_2:READ_DATA2_bit3|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit3                                                                                       ; work         ;
;       |enARdFF_2:READ_DATA2_bit4|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit4                                                                                       ; work         ;
;       |enARdFF_2:READ_DATA2_bit5|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit5                                                                                       ; work         ;
;       |enARdFF_2:READ_DATA2_bit6|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit6                                                                                       ; work         ;
;       |enARdFF_2:READ_DATA2_bit7|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit7                                                                                       ; work         ;
;       |enARdFF_2:RegDstFF|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:RegDstFF                                                                                              ; work         ;
;       |enARdFF_2:RegWriteFF|                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:RegWriteFF                                                                                            ; work         ;
;       |enARdFF_2:instruction_15_11_bit0|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_15_11_bit0                                                                                ; work         ;
;       |enARdFF_2:instruction_15_11_bit1|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_15_11_bit1                                                                                ; work         ;
;       |enARdFF_2:instruction_15_11_bit2|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_15_11_bit2                                                                                ; work         ;
;       |enARdFF_2:instruction_15_11_bit3|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_15_11_bit3                                                                                ; work         ;
;       |enARdFF_2:instruction_15_11_bit4|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_15_11_bit4                                                                                ; work         ;
;       |enARdFF_2:instruction_20_16_bit0|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_20_16_bit0                                                                                ; work         ;
;       |enARdFF_2:instruction_20_16_bit1|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_20_16_bit1                                                                                ; work         ;
;       |enARdFF_2:instruction_20_16_bit2|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_20_16_bit2                                                                                ; work         ;
;       |enARdFF_2:instruction_20_16_bit3|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_20_16_bit3                                                                                ; work         ;
;       |enARdFF_2:instruction_20_16_bit4|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_20_16_bit4                                                                                ; work         ;
;       |enARdFF_2:instruction_25_21_bit0|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_25_21_bit0                                                                                ; work         ;
;       |enARdFF_2:instruction_25_21_bit1|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_25_21_bit1                                                                                ; work         ;
;       |enARdFF_2:instruction_25_21_bit2|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_25_21_bit2                                                                                ; work         ;
;       |enARdFF_2:instruction_25_21_bit3|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_25_21_bit3                                                                                ; work         ;
;       |enARdFF_2:instruction_25_21_bit4|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_25_21_bit4                                                                                ; work         ;
;       |enARdFF_2:instruction_extend_bit0|               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit0                                                                               ; work         ;
;       |enARdFF_2:instruction_extend_bit1|               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit1                                                                               ; work         ;
;       |enARdFF_2:instruction_extend_bit2|               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit2                                                                               ; work         ;
;       |enARdFF_2:instruction_extend_bit3|               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit3                                                                               ; work         ;
;       |enARdFF_2:instruction_extend_bit4|               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit4                                                                               ; work         ;
;       |enARdFF_2:instruction_extend_bit5|               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit5                                                                               ; work         ;
;       |enARdFF_2:instruction_extend_bit6|               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit6                                                                               ; work         ;
;       |enARdFF_2:instruction_extend_bit7|               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit7                                                                               ; work         ;
;    |IF_ID_Reg:IF_ID|                                    ; 29 (24)           ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID                                                                                                                    ; work         ;
;       |enARdFF_2:ibit0|                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit0                                                                                                    ; work         ;
;       |enARdFF_2:ibit11|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit11                                                                                                   ; work         ;
;       |enARdFF_2:ibit12|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit12                                                                                                   ; work         ;
;       |enARdFF_2:ibit13|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit13                                                                                                   ; work         ;
;       |enARdFF_2:ibit14|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit14                                                                                                   ; work         ;
;       |enARdFF_2:ibit15|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit15                                                                                                   ; work         ;
;       |enARdFF_2:ibit16|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit16                                                                                                   ; work         ;
;       |enARdFF_2:ibit17|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit17                                                                                                   ; work         ;
;       |enARdFF_2:ibit18|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit18                                                                                                   ; work         ;
;       |enARdFF_2:ibit19|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit19                                                                                                   ; work         ;
;       |enARdFF_2:ibit1|                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit1                                                                                                    ; work         ;
;       |enARdFF_2:ibit20|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit20                                                                                                   ; work         ;
;       |enARdFF_2:ibit21|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit21                                                                                                   ; work         ;
;       |enARdFF_2:ibit22|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit22                                                                                                   ; work         ;
;       |enARdFF_2:ibit23|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit23                                                                                                   ; work         ;
;       |enARdFF_2:ibit24|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit24                                                                                                   ; work         ;
;       |enARdFF_2:ibit25|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit25                                                                                                   ; work         ;
;       |enARdFF_2:ibit26|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit26                                                                                                   ; work         ;
;       |enARdFF_2:ibit27|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit27                                                                                                   ; work         ;
;       |enARdFF_2:ibit28|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit28                                                                                                   ; work         ;
;       |enARdFF_2:ibit29|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit29                                                                                                   ; work         ;
;       |enARdFF_2:ibit2|                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit2                                                                                                    ; work         ;
;       |enARdFF_2:ibit31|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit31                                                                                                   ; work         ;
;       |enARdFF_2:ibit3|                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit3                                                                                                    ; work         ;
;       |enARdFF_2:ibit4|                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit4                                                                                                    ; work         ;
;       |enARdFF_2:ibit5|                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit5                                                                                                    ; work         ;
;       |enARdFF_2:ibit6|                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit6                                                                                                    ; work         ;
;       |enARdFF_2:ibit7|                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit7                                                                                                    ; work         ;
;       |enARdFF_2:pcbit2|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:pcbit2                                                                                                   ; work         ;
;       |enARdFF_2:pcbit3|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:pcbit3                                                                                                   ; work         ;
;       |enARdFF_2:pcbit4|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:pcbit4                                                                                                   ; work         ;
;       |enARdFF_2:pcbit5|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:pcbit5                                                                                                   ; work         ;
;       |enARdFF_2:pcbit6|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:pcbit6                                                                                                   ; work         ;
;       |enARdFF_2:pcbit7|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:pcbit7                                                                                                   ; work         ;
;    |MAIN_ALU:MAINALU|                                   ; 58 (6)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU                                                                                                                   ; work         ;
;       |EIGHT_BIT_TWO_TO_ONE:RES_SEL|                    ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|EIGHT_BIT_TWO_TO_ONE:RES_SEL                                                                                      ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|EIGHT_BIT_TWO_TO_ONE:RES_SEL|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX                                            ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|EIGHT_BIT_TWO_TO_ONE:RES_SEL|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX                                            ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|EIGHT_BIT_TWO_TO_ONE:RES_SEL|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX                                            ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|EIGHT_BIT_TWO_TO_ONE:RES_SEL|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX                                            ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|EIGHT_BIT_TWO_TO_ONE:RES_SEL|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX                                            ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|EIGHT_BIT_TWO_TO_ONE:RES_SEL|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX                                            ; work         ;
;          |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|EIGHT_BIT_TWO_TO_ONE:RES_SEL|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX                                            ; work         ;
;       |ONE_BIT_ALU:SINGLE_ALU0|                         ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALU0                                                                                           ; work         ;
;          |ONE_BIT_4_TO_1:MUX|                           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALU0|ONE_BIT_4_TO_1:MUX                                                                        ; work         ;
;             |ONE_BIT_2_TO_1:SEL1|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALU0|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL1                                                    ; work         ;
;             |ONE_BIT_2_TO_1:SEL_RESULT|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALU0|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL_RESULT                                              ; work         ;
;          |oneBitAdder:ADDER|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALU0|oneBitAdder:ADDER                                                                         ; work         ;
;       |ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:3:SINGLE_ALUXX|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:3:SINGLE_ALUXX                                                                     ; work         ;
;          |oneBitAdder:ADDER|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:3:SINGLE_ALUXX|oneBitAdder:ADDER                                                   ; work         ;
;       |ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:1:SINGLE_ALUX|    ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:1:SINGLE_ALUX                                                                      ; work         ;
;          |ONE_BIT_2_TO_1:MUXB|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:1:SINGLE_ALUX|ONE_BIT_2_TO_1:MUXB                                                  ; work         ;
;          |ONE_BIT_4_TO_1:MUX|                           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:1:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX                                                   ; work         ;
;             |ONE_BIT_2_TO_1:SEL_RESULT|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:1:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL_RESULT                         ; work         ;
;          |oneBitAdder:ADDER|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:1:SINGLE_ALUX|oneBitAdder:ADDER                                                    ; work         ;
;       |ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:2:SINGLE_ALUX|    ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:2:SINGLE_ALUX                                                                      ; work         ;
;          |ONE_BIT_2_TO_1:MUXB|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:2:SINGLE_ALUX|ONE_BIT_2_TO_1:MUXB                                                  ; work         ;
;          |ONE_BIT_4_TO_1:MUX|                           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:2:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX                                                   ; work         ;
;             |ONE_BIT_2_TO_1:SEL_RESULT|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:2:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL_RESULT                         ; work         ;
;          |oneBitAdder:ADDER|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:2:SINGLE_ALUX|oneBitAdder:ADDER                                                    ; work         ;
;       |ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:3:SINGLE_ALUX|    ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:3:SINGLE_ALUX                                                                      ; work         ;
;          |ONE_BIT_2_TO_1:MUXB|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:3:SINGLE_ALUX|ONE_BIT_2_TO_1:MUXB                                                  ; work         ;
;          |ONE_BIT_4_TO_1:MUX|                           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:3:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX                                                   ; work         ;
;             |ONE_BIT_2_TO_1:SEL_RESULT|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:3:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL_RESULT                         ; work         ;
;          |oneBitAdder:ADDER|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:3:SINGLE_ALUX|oneBitAdder:ADDER                                                    ; work         ;
;       |ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:4:SINGLE_ALUX|    ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:4:SINGLE_ALUX                                                                      ; work         ;
;          |ONE_BIT_2_TO_1:MUXB|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:4:SINGLE_ALUX|ONE_BIT_2_TO_1:MUXB                                                  ; work         ;
;          |ONE_BIT_4_TO_1:MUX|                           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:4:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX                                                   ; work         ;
;             |ONE_BIT_2_TO_1:SEL_RESULT|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:4:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL_RESULT                         ; work         ;
;          |oneBitAdder:ADDER|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:4:SINGLE_ALUX|oneBitAdder:ADDER                                                    ; work         ;
;       |ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:5:SINGLE_ALUX|    ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:5:SINGLE_ALUX                                                                      ; work         ;
;          |ONE_BIT_2_TO_1:MUXB|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:5:SINGLE_ALUX|ONE_BIT_2_TO_1:MUXB                                                  ; work         ;
;          |ONE_BIT_4_TO_1:MUX|                           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:5:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX                                                   ; work         ;
;             |ONE_BIT_2_TO_1:SEL_RESULT|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:5:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL_RESULT                         ; work         ;
;          |oneBitAdder:ADDER|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:5:SINGLE_ALUX|oneBitAdder:ADDER                                                    ; work         ;
;       |ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:6:SINGLE_ALUX|    ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:6:SINGLE_ALUX                                                                      ; work         ;
;          |ONE_BIT_2_TO_1:MUXB|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:6:SINGLE_ALUX|ONE_BIT_2_TO_1:MUXB                                                  ; work         ;
;          |ONE_BIT_4_TO_1:MUX|                           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:6:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX                                                   ; work         ;
;             |ONE_BIT_2_TO_1:SEL_RESULT|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:6:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL_RESULT                         ; work         ;
;          |oneBitAdder:ADDER|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:6:SINGLE_ALUX|oneBitAdder:ADDER                                                    ; work         ;
;       |ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:7:SINGLE_ALUX|    ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:7:SINGLE_ALUX                                                                      ; work         ;
;          |ONE_BIT_4_TO_1:MUX|                           ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:7:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX                                                   ; work         ;
;             |ONE_BIT_2_TO_1:SEL1|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:7:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL1                               ; work         ;
;             |ONE_BIT_2_TO_1:SEL_RESULT|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:7:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL_RESULT                         ; work         ;
;          |oneBitAdder:ADDER|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:7:SINGLE_ALUX|oneBitAdder:ADDER                                                    ; work         ;
;    |Mem_Wb_Buffer:MEM_WB|                               ; 0 (0)             ; 23 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Mem_Wb_Buffer:MEM_WB                                                                                                               ; work         ;
;       |enARdFF_2:ALU0|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU0                                                                                                ; work         ;
;       |enARdFF_2:ALU1|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU1                                                                                                ; work         ;
;       |enARdFF_2:ALU2|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU2                                                                                                ; work         ;
;       |enARdFF_2:ALU3|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU3                                                                                                ; work         ;
;       |enARdFF_2:ALU4|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU4                                                                                                ; work         ;
;       |enARdFF_2:ALU5|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU5                                                                                                ; work         ;
;       |enARdFF_2:ALU6|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU6                                                                                                ; work         ;
;       |enARdFF_2:ALU7|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU7                                                                                                ; work         ;
;       |enARdFF_2:DataMem0|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem0                                                                                            ; work         ;
;       |enARdFF_2:DataMem1|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem1                                                                                            ; work         ;
;       |enARdFF_2:DataMem2|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem2                                                                                            ; work         ;
;       |enARdFF_2:DataMem3|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem3                                                                                            ; work         ;
;       |enARdFF_2:DataMem4|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem4                                                                                            ; work         ;
;       |enARdFF_2:DataMem5|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem5                                                                                            ; work         ;
;       |enARdFF_2:DataMem6|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem6                                                                                            ; work         ;
;       |enARdFF_2:DataMem7|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem7                                                                                            ; work         ;
;       |enARdFF_2:MemtoRegFF|                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:MemtoRegFF                                                                                          ; work         ;
;       |enARdFF_2:Mux0|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:Mux0                                                                                                ; work         ;
;       |enARdFF_2:Mux1|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:Mux1                                                                                                ; work         ;
;       |enARdFF_2:Mux2|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:Mux2                                                                                                ; work         ;
;       |enARdFF_2:Mux3|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:Mux3                                                                                                ; work         ;
;       |enARdFF_2:Mux4|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:Mux4                                                                                                ; work         ;
;       |enARdFF_2:RegWriteFF|                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:RegWriteFF                                                                                          ; work         ;
;    |PC_Adder:BR_ADD|                                    ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|PC_Adder:BR_ADD                                                                                                                    ; work         ;
;       |oneBitAdder:\AddGenerator:3:SingleBitAdd|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|PC_Adder:BR_ADD|oneBitAdder:\AddGenerator:3:SingleBitAdd                                                                           ; work         ;
;       |oneBitAdder:\AddGenerator:4:SingleBitAdd|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|PC_Adder:BR_ADD|oneBitAdder:\AddGenerator:4:SingleBitAdd                                                                           ; work         ;
;       |oneBitAdder:\AddGenerator:5:SingleBitAdd|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|PC_Adder:BR_ADD|oneBitAdder:\AddGenerator:5:SingleBitAdd                                                                           ; work         ;
;       |oneBitAdder:\AddGenerator:6:SingleBitAdd|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|PC_Adder:BR_ADD|oneBitAdder:\AddGenerator:6:SingleBitAdd                                                                           ; work         ;
;    |PC_Adder:PC_INC|                                    ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|PC_Adder:PC_INC                                                                                                                    ; work         ;
;       |oneBitAdder:\AddGenerator:3:SingleBitAdd|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|PC_Adder:PC_INC|oneBitAdder:\AddGenerator:3:SingleBitAdd                                                                           ; work         ;
;       |oneBitAdder:\AddGenerator:4:SingleBitAdd|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|PC_Adder:PC_INC|oneBitAdder:\AddGenerator:4:SingleBitAdd                                                                           ; work         ;
;       |oneBitAdder:\AddGenerator:5:SingleBitAdd|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|PC_Adder:PC_INC|oneBitAdder:\AddGenerator:5:SingleBitAdd                                                                           ; work         ;
;       |oneBitAdder:\AddGenerator:6:SingleBitAdd|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|PC_Adder:PC_INC|oneBitAdder:\AddGenerator:6:SingleBitAdd                                                                           ; work         ;
;       |oneBitAdder:\AddGenerator:7:SingleBitAdd|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|PC_Adder:PC_INC|oneBitAdder:\AddGenerator:7:SingleBitAdd                                                                           ; work         ;
;    |REG_FILE:REGISTER_FILE|                             ; 376 (0)           ; 256 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE                                                                                                             ; work         ;
;       |EIGHT_BIT_32_TO_1:SEL_R1|                        ; 168 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1                                                                                    ; work         ;
;          |EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|                ; 168 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN                                                      ; work         ;
;             |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX| ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX            ; work         ;
;             |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX| ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX            ; work         ;
;             |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX| ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX            ; work         ;
;             |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX| ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX            ; work         ;
;             |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX| ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX            ; work         ;
;             |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX| ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX            ; work         ;
;             |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX| ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX            ; work         ;
;             |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX| ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX            ; work         ;
;       |EIGHT_BIT_32_TO_1:SEL_R2|                        ; 168 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2                                                                                    ; work         ;
;          |EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|                ; 168 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN                                                      ; work         ;
;             |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX| ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX            ; work         ;
;             |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX| ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX            ; work         ;
;             |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX| ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX            ; work         ;
;             |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX| ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX            ; work         ;
;             |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX| ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX            ; work         ;
;             |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX| ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX            ; work         ;
;             |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX| ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX            ; work         ;
;             |ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX| ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX            ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:0:REGX|         ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:0:REGX                                                                     ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:0:REGX|enARdFF_2:bit0                                                      ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:0:REGX|enARdFF_2:bit1                                                      ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:0:REGX|enARdFF_2:bit2                                                      ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:0:REGX|enARdFF_2:bit3                                                      ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:0:REGX|enARdFF_2:bit4                                                      ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:0:REGX|enARdFF_2:bit5                                                      ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:0:REGX|enARdFF_2:bit6                                                      ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:0:REGX|enARdFF_2:bit7                                                      ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:10:REGX|        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:10:REGX                                                                    ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:10:REGX|enARdFF_2:bit0                                                     ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:10:REGX|enARdFF_2:bit1                                                     ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:10:REGX|enARdFF_2:bit2                                                     ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:10:REGX|enARdFF_2:bit3                                                     ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:10:REGX|enARdFF_2:bit4                                                     ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:10:REGX|enARdFF_2:bit5                                                     ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:10:REGX|enARdFF_2:bit6                                                     ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:10:REGX|enARdFF_2:bit7                                                     ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:11:REGX|        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:11:REGX                                                                    ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:11:REGX|enARdFF_2:bit0                                                     ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:11:REGX|enARdFF_2:bit1                                                     ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:11:REGX|enARdFF_2:bit2                                                     ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:11:REGX|enARdFF_2:bit3                                                     ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:11:REGX|enARdFF_2:bit4                                                     ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:11:REGX|enARdFF_2:bit5                                                     ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:11:REGX|enARdFF_2:bit6                                                     ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:11:REGX|enARdFF_2:bit7                                                     ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:12:REGX|        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:12:REGX                                                                    ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:12:REGX|enARdFF_2:bit0                                                     ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:12:REGX|enARdFF_2:bit1                                                     ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:12:REGX|enARdFF_2:bit2                                                     ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:12:REGX|enARdFF_2:bit3                                                     ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:12:REGX|enARdFF_2:bit4                                                     ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:12:REGX|enARdFF_2:bit5                                                     ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:12:REGX|enARdFF_2:bit6                                                     ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:12:REGX|enARdFF_2:bit7                                                     ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:13:REGX|        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:13:REGX                                                                    ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:13:REGX|enARdFF_2:bit0                                                     ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:13:REGX|enARdFF_2:bit1                                                     ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:13:REGX|enARdFF_2:bit2                                                     ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:13:REGX|enARdFF_2:bit3                                                     ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:13:REGX|enARdFF_2:bit4                                                     ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:13:REGX|enARdFF_2:bit5                                                     ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:13:REGX|enARdFF_2:bit6                                                     ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:13:REGX|enARdFF_2:bit7                                                     ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:14:REGX|        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:14:REGX                                                                    ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:14:REGX|enARdFF_2:bit0                                                     ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:14:REGX|enARdFF_2:bit1                                                     ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:14:REGX|enARdFF_2:bit2                                                     ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:14:REGX|enARdFF_2:bit3                                                     ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:14:REGX|enARdFF_2:bit4                                                     ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:14:REGX|enARdFF_2:bit5                                                     ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:14:REGX|enARdFF_2:bit6                                                     ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:14:REGX|enARdFF_2:bit7                                                     ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:15:REGX|        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:15:REGX                                                                    ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:15:REGX|enARdFF_2:bit0                                                     ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:15:REGX|enARdFF_2:bit1                                                     ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:15:REGX|enARdFF_2:bit2                                                     ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:15:REGX|enARdFF_2:bit3                                                     ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:15:REGX|enARdFF_2:bit4                                                     ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:15:REGX|enARdFF_2:bit5                                                     ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:15:REGX|enARdFF_2:bit6                                                     ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:15:REGX|enARdFF_2:bit7                                                     ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:16:REGX|        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:16:REGX                                                                    ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:16:REGX|enARdFF_2:bit0                                                     ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:16:REGX|enARdFF_2:bit1                                                     ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:16:REGX|enARdFF_2:bit2                                                     ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:16:REGX|enARdFF_2:bit3                                                     ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:16:REGX|enARdFF_2:bit4                                                     ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:16:REGX|enARdFF_2:bit5                                                     ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:16:REGX|enARdFF_2:bit6                                                     ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:16:REGX|enARdFF_2:bit7                                                     ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:17:REGX|        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:17:REGX                                                                    ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:17:REGX|enARdFF_2:bit0                                                     ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:17:REGX|enARdFF_2:bit1                                                     ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:17:REGX|enARdFF_2:bit2                                                     ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:17:REGX|enARdFF_2:bit3                                                     ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:17:REGX|enARdFF_2:bit4                                                     ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:17:REGX|enARdFF_2:bit5                                                     ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:17:REGX|enARdFF_2:bit6                                                     ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:17:REGX|enARdFF_2:bit7                                                     ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:18:REGX|        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:18:REGX                                                                    ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:18:REGX|enARdFF_2:bit0                                                     ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:18:REGX|enARdFF_2:bit1                                                     ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:18:REGX|enARdFF_2:bit2                                                     ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:18:REGX|enARdFF_2:bit3                                                     ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:18:REGX|enARdFF_2:bit4                                                     ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:18:REGX|enARdFF_2:bit5                                                     ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:18:REGX|enARdFF_2:bit6                                                     ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:18:REGX|enARdFF_2:bit7                                                     ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:19:REGX|        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:19:REGX                                                                    ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:19:REGX|enARdFF_2:bit0                                                     ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:19:REGX|enARdFF_2:bit1                                                     ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:19:REGX|enARdFF_2:bit2                                                     ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:19:REGX|enARdFF_2:bit3                                                     ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:19:REGX|enARdFF_2:bit4                                                     ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:19:REGX|enARdFF_2:bit5                                                     ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:19:REGX|enARdFF_2:bit6                                                     ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:19:REGX|enARdFF_2:bit7                                                     ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:1:REGX|         ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:1:REGX                                                                     ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:1:REGX|enARdFF_2:bit0                                                      ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:1:REGX|enARdFF_2:bit1                                                      ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:1:REGX|enARdFF_2:bit2                                                      ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:1:REGX|enARdFF_2:bit3                                                      ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:1:REGX|enARdFF_2:bit4                                                      ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:1:REGX|enARdFF_2:bit5                                                      ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:1:REGX|enARdFF_2:bit6                                                      ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:1:REGX|enARdFF_2:bit7                                                      ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:20:REGX|        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:20:REGX                                                                    ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:20:REGX|enARdFF_2:bit0                                                     ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:20:REGX|enARdFF_2:bit1                                                     ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:20:REGX|enARdFF_2:bit2                                                     ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:20:REGX|enARdFF_2:bit3                                                     ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:20:REGX|enARdFF_2:bit4                                                     ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:20:REGX|enARdFF_2:bit5                                                     ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:20:REGX|enARdFF_2:bit6                                                     ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:20:REGX|enARdFF_2:bit7                                                     ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:21:REGX|        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:21:REGX                                                                    ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:21:REGX|enARdFF_2:bit0                                                     ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:21:REGX|enARdFF_2:bit1                                                     ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:21:REGX|enARdFF_2:bit2                                                     ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:21:REGX|enARdFF_2:bit3                                                     ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:21:REGX|enARdFF_2:bit4                                                     ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:21:REGX|enARdFF_2:bit5                                                     ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:21:REGX|enARdFF_2:bit6                                                     ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:21:REGX|enARdFF_2:bit7                                                     ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:22:REGX|        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:22:REGX                                                                    ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:22:REGX|enARdFF_2:bit0                                                     ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:22:REGX|enARdFF_2:bit1                                                     ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:22:REGX|enARdFF_2:bit2                                                     ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:22:REGX|enARdFF_2:bit3                                                     ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:22:REGX|enARdFF_2:bit4                                                     ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:22:REGX|enARdFF_2:bit5                                                     ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:22:REGX|enARdFF_2:bit6                                                     ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:22:REGX|enARdFF_2:bit7                                                     ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:23:REGX|        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:23:REGX                                                                    ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:23:REGX|enARdFF_2:bit0                                                     ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:23:REGX|enARdFF_2:bit1                                                     ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:23:REGX|enARdFF_2:bit2                                                     ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:23:REGX|enARdFF_2:bit3                                                     ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:23:REGX|enARdFF_2:bit4                                                     ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:23:REGX|enARdFF_2:bit5                                                     ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:23:REGX|enARdFF_2:bit6                                                     ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:23:REGX|enARdFF_2:bit7                                                     ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:24:REGX|        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:24:REGX                                                                    ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:24:REGX|enARdFF_2:bit0                                                     ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:24:REGX|enARdFF_2:bit1                                                     ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:24:REGX|enARdFF_2:bit2                                                     ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:24:REGX|enARdFF_2:bit3                                                     ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:24:REGX|enARdFF_2:bit4                                                     ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:24:REGX|enARdFF_2:bit5                                                     ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:24:REGX|enARdFF_2:bit6                                                     ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:24:REGX|enARdFF_2:bit7                                                     ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:25:REGX|        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:25:REGX                                                                    ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:25:REGX|enARdFF_2:bit0                                                     ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:25:REGX|enARdFF_2:bit1                                                     ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:25:REGX|enARdFF_2:bit2                                                     ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:25:REGX|enARdFF_2:bit3                                                     ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:25:REGX|enARdFF_2:bit4                                                     ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:25:REGX|enARdFF_2:bit5                                                     ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:25:REGX|enARdFF_2:bit6                                                     ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:25:REGX|enARdFF_2:bit7                                                     ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:26:REGX|        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:26:REGX                                                                    ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:26:REGX|enARdFF_2:bit0                                                     ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:26:REGX|enARdFF_2:bit1                                                     ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:26:REGX|enARdFF_2:bit2                                                     ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:26:REGX|enARdFF_2:bit3                                                     ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:26:REGX|enARdFF_2:bit4                                                     ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:26:REGX|enARdFF_2:bit5                                                     ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:26:REGX|enARdFF_2:bit6                                                     ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:26:REGX|enARdFF_2:bit7                                                     ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:27:REGX|        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:27:REGX                                                                    ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:27:REGX|enARdFF_2:bit0                                                     ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:27:REGX|enARdFF_2:bit1                                                     ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:27:REGX|enARdFF_2:bit2                                                     ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:27:REGX|enARdFF_2:bit3                                                     ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:27:REGX|enARdFF_2:bit4                                                     ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:27:REGX|enARdFF_2:bit5                                                     ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:27:REGX|enARdFF_2:bit6                                                     ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:27:REGX|enARdFF_2:bit7                                                     ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:28:REGX|        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:28:REGX                                                                    ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:28:REGX|enARdFF_2:bit0                                                     ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:28:REGX|enARdFF_2:bit1                                                     ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:28:REGX|enARdFF_2:bit2                                                     ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:28:REGX|enARdFF_2:bit3                                                     ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:28:REGX|enARdFF_2:bit4                                                     ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:28:REGX|enARdFF_2:bit5                                                     ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:28:REGX|enARdFF_2:bit6                                                     ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:28:REGX|enARdFF_2:bit7                                                     ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:29:REGX|        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:29:REGX                                                                    ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:29:REGX|enARdFF_2:bit0                                                     ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:29:REGX|enARdFF_2:bit1                                                     ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:29:REGX|enARdFF_2:bit2                                                     ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:29:REGX|enARdFF_2:bit3                                                     ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:29:REGX|enARdFF_2:bit4                                                     ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:29:REGX|enARdFF_2:bit5                                                     ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:29:REGX|enARdFF_2:bit6                                                     ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:29:REGX|enARdFF_2:bit7                                                     ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:2:REGX|         ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:2:REGX                                                                     ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:2:REGX|enARdFF_2:bit0                                                      ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:2:REGX|enARdFF_2:bit1                                                      ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:2:REGX|enARdFF_2:bit2                                                      ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:2:REGX|enARdFF_2:bit3                                                      ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:2:REGX|enARdFF_2:bit4                                                      ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:2:REGX|enARdFF_2:bit5                                                      ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:2:REGX|enARdFF_2:bit6                                                      ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:2:REGX|enARdFF_2:bit7                                                      ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:30:REGX|        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:30:REGX                                                                    ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:30:REGX|enARdFF_2:bit0                                                     ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:30:REGX|enARdFF_2:bit1                                                     ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:30:REGX|enARdFF_2:bit2                                                     ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:30:REGX|enARdFF_2:bit3                                                     ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:30:REGX|enARdFF_2:bit4                                                     ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:30:REGX|enARdFF_2:bit5                                                     ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:30:REGX|enARdFF_2:bit6                                                     ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:30:REGX|enARdFF_2:bit7                                                     ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:31:REGX|        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:31:REGX                                                                    ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:31:REGX|enARdFF_2:bit0                                                     ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:31:REGX|enARdFF_2:bit1                                                     ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:31:REGX|enARdFF_2:bit2                                                     ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:31:REGX|enARdFF_2:bit3                                                     ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:31:REGX|enARdFF_2:bit4                                                     ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:31:REGX|enARdFF_2:bit5                                                     ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:31:REGX|enARdFF_2:bit6                                                     ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:31:REGX|enARdFF_2:bit7                                                     ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:3:REGX|         ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:3:REGX                                                                     ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:3:REGX|enARdFF_2:bit0                                                      ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:3:REGX|enARdFF_2:bit1                                                      ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:3:REGX|enARdFF_2:bit2                                                      ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:3:REGX|enARdFF_2:bit3                                                      ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:3:REGX|enARdFF_2:bit4                                                      ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:3:REGX|enARdFF_2:bit5                                                      ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:3:REGX|enARdFF_2:bit6                                                      ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:3:REGX|enARdFF_2:bit7                                                      ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:4:REGX|         ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:4:REGX                                                                     ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:4:REGX|enARdFF_2:bit0                                                      ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:4:REGX|enARdFF_2:bit1                                                      ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:4:REGX|enARdFF_2:bit2                                                      ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:4:REGX|enARdFF_2:bit3                                                      ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:4:REGX|enARdFF_2:bit4                                                      ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:4:REGX|enARdFF_2:bit5                                                      ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:4:REGX|enARdFF_2:bit6                                                      ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:4:REGX|enARdFF_2:bit7                                                      ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:5:REGX|         ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:5:REGX                                                                     ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:5:REGX|enARdFF_2:bit0                                                      ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:5:REGX|enARdFF_2:bit1                                                      ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:5:REGX|enARdFF_2:bit2                                                      ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:5:REGX|enARdFF_2:bit3                                                      ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:5:REGX|enARdFF_2:bit4                                                      ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:5:REGX|enARdFF_2:bit5                                                      ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:5:REGX|enARdFF_2:bit6                                                      ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:5:REGX|enARdFF_2:bit7                                                      ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:6:REGX|         ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:6:REGX                                                                     ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:6:REGX|enARdFF_2:bit0                                                      ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:6:REGX|enARdFF_2:bit1                                                      ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:6:REGX|enARdFF_2:bit2                                                      ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:6:REGX|enARdFF_2:bit3                                                      ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:6:REGX|enARdFF_2:bit4                                                      ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:6:REGX|enARdFF_2:bit5                                                      ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:6:REGX|enARdFF_2:bit6                                                      ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:6:REGX|enARdFF_2:bit7                                                      ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:7:REGX|         ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:7:REGX                                                                     ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:7:REGX|enARdFF_2:bit0                                                      ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:7:REGX|enARdFF_2:bit1                                                      ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:7:REGX|enARdFF_2:bit2                                                      ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:7:REGX|enARdFF_2:bit3                                                      ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:7:REGX|enARdFF_2:bit4                                                      ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:7:REGX|enARdFF_2:bit5                                                      ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:7:REGX|enARdFF_2:bit6                                                      ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:7:REGX|enARdFF_2:bit7                                                      ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:8:REGX|         ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:8:REGX                                                                     ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:8:REGX|enARdFF_2:bit0                                                      ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:8:REGX|enARdFF_2:bit1                                                      ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:8:REGX|enARdFF_2:bit2                                                      ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:8:REGX|enARdFF_2:bit3                                                      ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:8:REGX|enARdFF_2:bit4                                                      ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:8:REGX|enARdFF_2:bit5                                                      ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:8:REGX|enARdFF_2:bit6                                                      ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:8:REGX|enARdFF_2:bit7                                                      ; work         ;
;       |EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:9:REGX|         ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:9:REGX                                                                     ; work         ;
;          |enARdFF_2:bit0|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:9:REGX|enARdFF_2:bit0                                                      ; work         ;
;          |enARdFF_2:bit1|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:9:REGX|enARdFF_2:bit1                                                      ; work         ;
;          |enARdFF_2:bit2|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:9:REGX|enARdFF_2:bit2                                                      ; work         ;
;          |enARdFF_2:bit3|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:9:REGX|enARdFF_2:bit3                                                      ; work         ;
;          |enARdFF_2:bit4|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:9:REGX|enARdFF_2:bit4                                                      ; work         ;
;          |enARdFF_2:bit5|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:9:REGX|enARdFF_2:bit5                                                      ; work         ;
;          |enARdFF_2:bit6|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:9:REGX|enARdFF_2:bit6                                                      ; work         ;
;          |enARdFF_2:bit7|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:9:REGX|enARdFF_2:bit7                                                      ; work         ;
;       |ONE_BIT_1_TO_32:SEL_WRITE|                       ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|REG_FILE:REGISTER_FILE|ONE_BIT_1_TO_32:SEL_WRITE                                                                                   ; work         ;
;    |data_mem:MEM_RAM|                                   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|data_mem:MEM_RAM                                                                                                                   ; work         ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|data_mem:MEM_RAM|altsyncram:altsyncram_component                                                                                   ; work         ;
;          |altsyncram_72t3:auto_generated|               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|data_mem:MEM_RAM|altsyncram:altsyncram_component|altsyncram_72t3:auto_generated                                                    ; work         ;
;    |instruction_mem:MEM_ROM|                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|instruction_mem:MEM_ROM                                                                                                            ; work         ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|instruction_mem:MEM_ROM|altsyncram:altsyncram_component                                                                            ; work         ;
;          |altsyncram_uts3:auto_generated|               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MultiCycleProc|instruction_mem:MEM_ROM|altsyncram:altsyncram_component|altsyncram_uts3:auto_generated                                             ; work         ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------------+
; Name                                                                                              ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                 ;
+---------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------------+
; data_mem:MEM_RAM|altsyncram:altsyncram_component|altsyncram_72t3:auto_generated|ALTSYNCRAM        ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; data_mem.hex        ;
; instruction_mem:MEM_ROM|altsyncram:altsyncram_component|altsyncram_uts3:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 256          ; 32           ; --           ; --           ; 8192 ; instruction_mem.hex ;
+---------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                         ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+---------------------+
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |MultiCycleProc|data_mem:MEM_RAM        ; data_mem.vhd        ;
; Altera ; ROM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |MultiCycleProc|instruction_mem:MEM_ROM ; instruction_mem.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                           ;
+-------------------------------------------------+------------------------------------------------------------+
; Register name                                   ; Reason for Removal                                         ;
+-------------------------------------------------+------------------------------------------------------------+
; Ex_Mem_Buffer:EX_MEM|enARdFF_2:MemtoRegFF|int_q ; Merged with Ex_Mem_Buffer:EX_MEM|enARdFF_2:MemReadFF|int_q ;
; EIGHT_BIT_REG:PC_REG|enARdFF_2:bit1|int_q       ; Merged with EIGHT_BIT_REG:PC_REG|enARdFF_2:bit0|int_q      ;
; ID_EX_BUFFER:ID_EX|enARdFF_2:ALUSrcFF|int_q     ; Merged with ID_EX_BUFFER:ID_EX|enARdFF_2:ALUOpbit0|int_q   ;
; IF_ID_Reg:IF_ID|enARdFF_2:pcbit1|int_q          ; Merged with IF_ID_Reg:IF_ID|enARdFF_2:pcbit0|int_q         ;
; ID_EX_BUFFER:ID_EX|enARdFF_2:MemtoRegFF|int_q   ; Merged with ID_EX_BUFFER:ID_EX|enARdFF_2:MemReadFF|int_q   ;
; IF_ID_Reg:IF_ID|enARdFF_2:pcbit0|int_q          ; Stuck at GND due to stuck port data_in                     ;
; EIGHT_BIT_REG:PC_REG|enARdFF_2:bit0|int_q       ; Stuck at GND due to stuck port data_in                     ;
; Total Number of Removed Registers = 7           ;                                                            ;
+-------------------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                    ;
+----------------------------------------+---------------------------+-------------------------------------------+
; Register name                          ; Reason for Removal        ; Registers Removed due to This Register    ;
+----------------------------------------+---------------------------+-------------------------------------------+
; IF_ID_Reg:IF_ID|enARdFF_2:pcbit0|int_q ; Stuck at GND              ; EIGHT_BIT_REG:PC_REG|enARdFF_2:bit0|int_q ;
;                                        ; due to stuck port data_in ;                                           ;
+----------------------------------------+---------------------------+-------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 388   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 388   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 292   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX|Q                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX|Q                  ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX|Q                    ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX|Q ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX|Q ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for instruction_mem:MEM_ROM|altsyncram:altsyncram_component|altsyncram_uts3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for data_mem:MEM_RAM|altsyncram:altsyncram_component|altsyncram_72t3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instruction_mem:MEM_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Signed Integer                           ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                           ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; instruction_mem.hex  ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_uts3      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_mem:MEM_RAM|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+---------------------------------+
; Parameter Name                     ; Value                  ; Type                            ;
+------------------------------------+------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                         ;
; WIDTH_A                            ; 8                      ; Signed Integer                  ;
; WIDTHAD_A                          ; 8                      ; Signed Integer                  ;
; NUMWORDS_A                         ; 256                    ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                         ;
; WIDTH_B                            ; 1                      ; Signed Integer                  ;
; WIDTHAD_B                          ; 1                      ; Signed Integer                  ;
; NUMWORDS_B                         ; 0                      ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                  ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                         ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                         ;
; INIT_FILE                          ; data_mem.hex           ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer                  ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_72t3        ; Untyped                         ;
+------------------------------------+------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 2                                                       ;
; Entity Instance                           ; instruction_mem:MEM_ROM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 32                                                      ;
;     -- NUMWORDS_A                         ; 256                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 0                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; data_mem:MEM_RAM|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                             ;
;     -- WIDTH_A                            ; 8                                                       ;
;     -- NUMWORDS_A                         ; 256                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 0                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "EIGHT_BIT_EIGHT_TO_ONE:HLMUX" ;
+-------+-------+----------+-------------------------------+
; Port  ; Type  ; Severity ; Details                       ;
+-------+-------+----------+-------------------------------+
; p5[7] ; Input ; Info     ; Stuck at GND                  ;
; p6[7] ; Input ; Info     ; Stuck at GND                  ;
; p7[7] ; Input ; Info     ; Stuck at GND                  ;
+-------+-------+----------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem0"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem1"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem2"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem3"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem4"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem5"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem6"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem7"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU0"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU1"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU2"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU3"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU4"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU5"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU6"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU7"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:Mux0"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:Mux1"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:Mux2"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:Mux3"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:Mux4"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:RegWriteFF"                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Wb_Buffer:MEM_WB|enARdFF_2:MemtoRegFF"                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData0"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData1"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData2"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData3"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData4"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData5"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData6"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData7"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:Mux0"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:Mux1"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:Mux2"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:Mux3"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:Mux4"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU0"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU1"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU2"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU3"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU4"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU5"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU6"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU7"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:MemReadFF"                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:MemWriteFF"                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegWriteFF"                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ex_Mem_Buffer:EX_MEM|enARdFF_2:MemtoRegFF"                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Forwarding_Unit:FWD_UNIT|equalTestFiveBit:Compare_MemWb_Rd_Zero" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; numb ; Input ; Info     ; Stuck at GND                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Forwarding_Unit:FWD_UNIT|equalTestFiveBit:Compare_EXMEM_Rd_Zero" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; numb ; Input ; Info     ; Stuck at GND                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:7:SINGLE_ALUXX"                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; a_in         ; Input  ; Info     ; Stuck at GND                                                                        ;
; less         ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_invert     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_invert     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; operation[1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; operation[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; carry_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; set          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:6:SINGLE_ALUXX"                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; a_in         ; Input  ; Info     ; Stuck at GND                                                                        ;
; less         ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_invert     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_invert     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; operation[1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; operation[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; set          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:5:SINGLE_ALUXX"                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; a_in         ; Input  ; Info     ; Stuck at GND                                                                        ;
; less         ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_invert     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_invert     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; operation[1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; operation[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; set          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:4:SINGLE_ALUXX"                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; a_in         ; Input  ; Info     ; Stuck at GND                                                                        ;
; less         ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_invert     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_invert     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; operation[1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; operation[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; set          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:3:SINGLE_ALUXX"                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; a_in         ; Input  ; Info     ; Stuck at GND                                                                        ;
; less         ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_invert     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_invert     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; operation[1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; operation[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; set          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:2:SINGLE_ALUXX"                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; a_in         ; Input  ; Info     ; Stuck at GND                                                                        ;
; less         ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_invert     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_invert     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; operation[1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; operation[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; set          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:1:SINGLE_ALUXX"                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; a_in         ; Input  ; Info     ; Stuck at GND                                                                        ;
; less         ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_invert     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_invert     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; operation[1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; operation[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; set          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALUX0"                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; a_in         ; Input  ; Info     ; Stuck at GND                                                                        ;
; less         ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_invert     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_invert     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; carry_in     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; operation[1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; operation[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; set          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:7:SINGLE_ALUX"                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; less      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_invert  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carry_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:6:SINGLE_ALUX"                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_invert ; Input  ; Info     ; Stuck at GND                                                                        ;
; set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:5:SINGLE_ALUX"                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_invert ; Input  ; Info     ; Stuck at GND                                                                        ;
; set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:4:SINGLE_ALUX"                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_invert ; Input  ; Info     ; Stuck at GND                                                                        ;
; set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:3:SINGLE_ALUX"                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_invert ; Input  ; Info     ; Stuck at GND                                                                        ;
; set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:2:SINGLE_ALUX"                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_invert ; Input  ; Info     ; Stuck at GND                                                                        ;
; set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:1:SINGLE_ALUX"                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_invert ; Input  ; Info     ; Stuck at GND                                                                        ;
; set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALU0"                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a_invert ; Input  ; Info     ; Stuck at GND                                                                        ;
; set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit0"                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit1"                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit2"                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit3"                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit4"                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit5"                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit6"                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit7"                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit0"                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit1"                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit2"                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit3"                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit4"                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit5"                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit6"                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit7"                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_25_21_bit0"                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_25_21_bit1"                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_25_21_bit2"                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_25_21_bit3"                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_25_21_bit4"                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_15_11_bit0"                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_15_11_bit1"                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_15_11_bit2"                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_15_11_bit3"                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_15_11_bit4"                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_20_16_bit0"                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_20_16_bit1"                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_20_16_bit2"                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_20_16_bit3"                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_20_16_bit4"                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit0"                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit1"                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit2"                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit3"                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit4"                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit5"                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit6"                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit7"                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:ALUOpbit0"                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:ALUOpbit1"                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:RegDstFF"                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:ALUSrcFF"                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:MemReadFF"                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:MemWriteFF"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:RegWriteFF"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_BUFFER:ID_EX|enARdFF_2:MemtoRegFF"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "EIGHT_BIT_TWO_TO_ONE:CLR_MUX" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; b    ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "PC_Adder:BR_ADD" ;
+---------+-------+----------+----------------+
; Port    ; Type  ; Severity ; Details        ;
+---------+-------+----------+----------------+
; carryin ; Input ; Info     ; Stuck at GND   ;
+---------+-------+----------+----------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:pcbit0"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:pcbit1"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:pcbit2"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:pcbit3"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:pcbit4"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:pcbit5"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:pcbit6"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:pcbit7"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit0"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit1"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit2"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit3"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit4"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit5"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit6"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit7"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit8"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit9"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit10"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit11"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit12"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit13"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit14"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit15"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit16"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit17"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit18"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit19"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit20"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit21"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit22"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit23"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit24"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit25"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit26"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit27"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit28"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit29"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit30"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID|enARdFF_2:ibit31"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID"                                                                                     ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; insruction_out[10..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PC_Adder:PC_INC|oneBitAdder:\AddGenerator:7:SingleBitAdd"                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "PC_Adder:PC_INC" ;
+---------+-------+----------+----------------+
; Port    ; Type  ; Severity ; Details        ;
+---------+-------+----------+----------------+
; carryin ; Input ; Info     ; Stuck at GND   ;
; b[7..3] ; Input ; Info     ; Stuck at GND   ;
; b[1..0] ; Input ; Info     ; Stuck at GND   ;
; b[2]    ; Input ; Info     ; Stuck at VCC   ;
+---------+-------+----------+----------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EIGHT_BIT_REG:PC_REG|enARdFF_2:bit0"                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EIGHT_BIT_REG:PC_REG|enARdFF_2:bit1"                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EIGHT_BIT_REG:PC_REG|enARdFF_2:bit2"                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EIGHT_BIT_REG:PC_REG|enARdFF_2:bit3"                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EIGHT_BIT_REG:PC_REG|enARdFF_2:bit4"                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EIGHT_BIT_REG:PC_REG|enARdFF_2:bit5"                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EIGHT_BIT_REG:PC_REG|enARdFF_2:bit6"                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EIGHT_BIT_REG:PC_REG|enARdFF_2:bit7"                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 49                          ;
; cycloneiii_ff         ; 388                         ;
;     CLR               ; 96                          ;
;     ENA CLR           ; 292                         ;
; cycloneiii_lcell_comb ; 612                         ;
;     normal            ; 612                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 90                          ;
;         4 data inputs ; 511                         ;
; cycloneiii_ram_block  ; 40                          ;
;                       ;                             ;
; Max LUT depth         ; 21.00                       ;
; Average LUT depth     ; 9.18                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Fri Apr 05 11:17:21 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PipelinedMips -c MultiCycleProc
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file multicycleproc.vhd
    Info (12022): Found design unit 1: MultiCycleProc-RTL
    Info (12023): Found entity 1: MultiCycleProc
Info (12021): Found 2 design units, including 1 entities, in source file eight_bit_eight_to_one.vhd
    Info (12022): Found design unit 1: EIGHT_BIT_EIGHT_TO_ONE-stru
    Info (12023): Found entity 1: EIGHT_BIT_EIGHT_TO_ONE
Info (12021): Found 2 design units, including 1 entities, in source file mem_wb_buffer.vhd
    Info (12022): Found design unit 1: Mem_Wb_Buffer-structual
    Info (12023): Found entity 1: Mem_Wb_Buffer
Info (12021): Found 2 design units, including 1 entities, in source file five_bit_two_to_one.vhd
    Info (12022): Found design unit 1: FIVE_BIT_TWO_TO_ONE-stru
    Info (12023): Found entity 1: FIVE_BIT_TWO_TO_ONE
Info (12021): Found 2 design units, including 1 entities, in source file one_bit_alu.vhd
    Info (12022): Found design unit 1: ONE_BIT_ALU-RTL
    Info (12023): Found entity 1: ONE_BIT_ALU
Info (12021): Found 2 design units, including 1 entities, in source file one_bit_4_to_1.vhd
    Info (12022): Found design unit 1: ONE_BIT_4_TO_1-RTL
    Info (12023): Found entity 1: ONE_BIT_4_TO_1
Info (12021): Found 2 design units, including 1 entities, in source file one_bit_2_to_1.vhd
    Info (12022): Found design unit 1: ONE_BIT_2_TO_1-RTL
    Info (12023): Found entity 1: ONE_BIT_2_TO_1
Info (12021): Found 2 design units, including 1 entities, in source file main_alu.vhd
    Info (12022): Found design unit 1: MAIN_ALU-RTL
    Info (12023): Found entity 1: MAIN_ALU
Info (12021): Found 2 design units, including 1 entities, in source file alu_control.vhd
    Info (12022): Found design unit 1: ALU_CONTROL-stru
    Info (12023): Found entity 1: ALU_CONTROL
Info (12021): Found 2 design units, including 1 entities, in source file id_ex_buffer.vhd
    Info (12022): Found design unit 1: ID_EX_BUFFER-rtl
    Info (12023): Found entity 1: ID_EX_BUFFER
Info (12021): Found 2 design units, including 1 entities, in source file onebitcomparator.vhd
    Info (12022): Found design unit 1: oneBitComparator-rtl
    Info (12023): Found entity 1: oneBitComparator
Info (12021): Found 2 design units, including 1 entities, in source file eightbitcomparator.vhd
    Info (12022): Found design unit 1: EightBitComparator-rtl
    Info (12023): Found entity 1: EightBitComparator
Info (12021): Found 2 design units, including 1 entities, in source file hazard_control_unit.vhd
    Info (12022): Found design unit 1: Hazard_Control_Unit-structual
    Info (12023): Found entity 1: Hazard_Control_Unit
Info (12021): Found 2 design units, including 1 entities, in source file forwarding_unit.vhd
    Info (12022): Found design unit 1: Forwarding_Unit-structual
    Info (12023): Found entity 1: Forwarding_Unit
Info (12021): Found 2 design units, including 1 entities, in source file ex_mem_buffer.vhd
    Info (12022): Found design unit 1: Ex_Mem_Buffer-Structual
    Info (12023): Found entity 1: Ex_Mem_Buffer
Info (12021): Found 2 design units, including 1 entities, in source file control_unit.vhd
    Info (12022): Found design unit 1: CONTROL_UNIT-stru
    Info (12023): Found entity 1: CONTROL_UNIT
Info (12021): Found 2 design units, including 1 entities, in source file four_multiplier.vhd
    Info (12022): Found design unit 1: FOUR_MULTIPLIER-stru
    Info (12023): Found entity 1: FOUR_MULTIPLIER
Info (12021): Found 2 design units, including 1 entities, in source file eight_bit_sixteen_to_one.vhd
    Info (12022): Found design unit 1: EIGHT_BIT_SIXTEEN_TO_ONE-stru
    Info (12023): Found entity 1: EIGHT_BIT_SIXTEEN_TO_ONE
Info (12021): Found 2 design units, including 1 entities, in source file eight_bit_four_to_one.vhd
    Info (12022): Found design unit 1: EIGHT_BIT_FOUR_TO_ONE-stru
    Info (12023): Found entity 1: EIGHT_BIT_FOUR_TO_ONE
Info (12021): Found 2 design units, including 1 entities, in source file eight_bit_two_to_one.vhd
    Info (12022): Found design unit 1: EIGHT_BIT_TWO_TO_ONE-stru
    Info (12023): Found entity 1: EIGHT_BIT_TWO_TO_ONE
Info (12021): Found 2 design units, including 1 entities, in source file one_bit_1_to_32.vhd
    Info (12022): Found design unit 1: ONE_BIT_1_TO_32-stru
    Info (12023): Found entity 1: ONE_BIT_1_TO_32
Info (12021): Found 2 design units, including 1 entities, in source file eight_bit_32_to_1.vhd
    Info (12022): Found design unit 1: EIGHT_BIT_32_TO_1-stru
    Info (12023): Found entity 1: EIGHT_BIT_32_TO_1
Info (12021): Found 2 design units, including 1 entities, in source file clockinverter.vhd
    Info (12022): Found design unit 1: clockInverter-RTL
    Info (12023): Found entity 1: clockInverter
Info (12021): Found 2 design units, including 1 entities, in source file reg_file.vhd
    Info (12022): Found design unit 1: REG_FILE-RTL
    Info (12023): Found entity 1: REG_FILE
Info (12021): Found 2 design units, including 1 entities, in source file onebitadder.vhd
    Info (12022): Found design unit 1: oneBitAdder-rtl
    Info (12023): Found entity 1: oneBitAdder
Info (12021): Found 2 design units, including 1 entities, in source file one_bit_select.vhd
    Info (12022): Found design unit 1: ONE_BIT_SELECT-BEHAV
    Info (12023): Found entity 1: ONE_BIT_SELECT
Info (12021): Found 2 design units, including 1 entities, in source file enardff_2.vhd
    Info (12022): Found design unit 1: enARdFF_2-rtl
    Info (12023): Found entity 1: enARdFF_2
Info (12021): Found 2 design units, including 1 entities, in source file pc_adder.vhd
    Info (12022): Found design unit 1: PC_Adder-AdderArch
    Info (12023): Found entity 1: PC_Adder
Info (12021): Found 2 design units, including 1 entities, in source file eight_bit_reg.vhd
    Info (12022): Found design unit 1: EIGHT_BIT_REG-rtl
    Info (12023): Found entity 1: EIGHT_BIT_REG
Info (12021): Found 2 design units, including 1 entities, in source file instruction_mem.vhd
    Info (12022): Found design unit 1: instruction_mem-SYN
    Info (12023): Found entity 1: instruction_mem
Info (12021): Found 2 design units, including 1 entities, in source file if_id_reg.vhd
    Info (12022): Found design unit 1: IF_ID_Reg-rtl
    Info (12023): Found entity 1: IF_ID_Reg
Info (12021): Found 2 design units, including 1 entities, in source file equaltest.vhd
    Info (12022): Found design unit 1: equalTest-RTL
    Info (12023): Found entity 1: equalTest
Info (12021): Found 2 design units, including 1 entities, in source file equaltestfivebit.vhd
    Info (12022): Found design unit 1: equalTestFiveBit-RTL
    Info (12023): Found entity 1: equalTestFiveBit
Info (12021): Found 2 design units, including 1 entities, in source file data_mem.vhd
    Info (12022): Found design unit 1: data_mem-SYN
    Info (12023): Found entity 1: data_mem
Info (12127): Elaborating entity "MultiCycleProc" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MultiCycleProc.vhd(45): object "IF_ID_Rt_OUT" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at MultiCycleProc.vhd(45): object "IF_ID_Rs_OUT" assigned a value but never read
Info (12128): Elaborating entity "EIGHT_BIT_REG" for hierarchy "EIGHT_BIT_REG:PC_REG"
Warning (10036): Verilog HDL or VHDL warning at EIGHT_BIT_REG.vhd(30): object "d_qBar" assigned a value but never read
Info (12128): Elaborating entity "enARdFF_2" for hierarchy "EIGHT_BIT_REG:PC_REG|enARdFF_2:bit7"
Info (12128): Elaborating entity "PC_Adder" for hierarchy "PC_Adder:PC_INC"
Info (12128): Elaborating entity "oneBitAdder" for hierarchy "PC_Adder:PC_INC|oneBitAdder:SingleBitAdd"
Info (12128): Elaborating entity "instruction_mem" for hierarchy "instruction_mem:MEM_ROM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "instruction_mem:MEM_ROM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "instruction_mem:MEM_ROM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "instruction_mem:MEM_ROM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "instruction_mem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uts3.tdf
    Info (12023): Found entity 1: altsyncram_uts3
Info (12128): Elaborating entity "altsyncram_uts3" for hierarchy "instruction_mem:MEM_ROM|altsyncram:altsyncram_component|altsyncram_uts3:auto_generated"
Info (12128): Elaborating entity "EIGHT_BIT_TWO_TO_ONE" for hierarchy "EIGHT_BIT_TWO_TO_ONE:BR_MUX"
Info (12128): Elaborating entity "ONE_BIT_SELECT" for hierarchy "EIGHT_BIT_TWO_TO_ONE:BR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX"
Info (12128): Elaborating entity "IF_ID_Reg" for hierarchy "IF_ID_Reg:IF_ID"
Warning (10036): Verilog HDL or VHDL warning at IF_ID_Reg.vhd(35): object "d_qBar" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at IF_ID_Reg.vhd(38): object "PCinc" assigned a value but never read
Info (12128): Elaborating entity "REG_FILE" for hierarchy "REG_FILE:REGISTER_FILE"
Info (12128): Elaborating entity "EIGHT_BIT_32_TO_1" for hierarchy "REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1"
Info (12128): Elaborating entity "EIGHT_BIT_SIXTEEN_TO_ONE" for hierarchy "REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4"
Info (12128): Elaborating entity "EIGHT_BIT_FOUR_TO_ONE" for hierarchy "REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4"
Info (12128): Elaborating entity "ONE_BIT_1_TO_32" for hierarchy "REG_FILE:REGISTER_FILE|ONE_BIT_1_TO_32:SEL_WRITE"
Info (12128): Elaborating entity "equalTest" for hierarchy "equalTest:EQTEST"
Info (12128): Elaborating entity "FOUR_MULTIPLIER" for hierarchy "FOUR_MULTIPLIER:BR_MULT"
Info (12128): Elaborating entity "CONTROL_UNIT" for hierarchy "CONTROL_UNIT:CNTRL"
Info (12128): Elaborating entity "Hazard_Control_Unit" for hierarchy "Hazard_Control_Unit:HZRD_CNTRL"
Info (12128): Elaborating entity "equalTestFiveBit" for hierarchy "Hazard_Control_Unit:HZRD_CNTRL|equalTestFiveBit:Compare_IfIdRs_IdExRt"
Info (12128): Elaborating entity "ID_EX_BUFFER" for hierarchy "ID_EX_BUFFER:ID_EX"
Warning (10036): Verilog HDL or VHDL warning at ID_EX_BUFFER.vhd(51): object "d_qBar" assigned a value but never read
Info (12128): Elaborating entity "MAIN_ALU" for hierarchy "MAIN_ALU:MAINALU"
Warning (10036): Verilog HDL or VHDL warning at MAIN_ALU.vhd(34): object "SET_INV_TEMP" assigned a value but never read
Info (12128): Elaborating entity "ONE_BIT_ALU" for hierarchy "MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALU0"
Info (12128): Elaborating entity "ONE_BIT_2_TO_1" for hierarchy "MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALU0|ONE_BIT_2_TO_1:MUXA"
Info (12128): Elaborating entity "ONE_BIT_4_TO_1" for hierarchy "MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALU0|ONE_BIT_4_TO_1:MUX"
Info (12128): Elaborating entity "ALU_CONTROL" for hierarchy "ALU_CONTROL:ALU_CONTRL"
Info (12128): Elaborating entity "Forwarding_Unit" for hierarchy "Forwarding_Unit:FWD_UNIT"
Info (12128): Elaborating entity "FIVE_BIT_TWO_TO_ONE" for hierarchy "FIVE_BIT_TWO_TO_ONE:DST_MUX"
Info (12128): Elaborating entity "Ex_Mem_Buffer" for hierarchy "Ex_Mem_Buffer:EX_MEM"
Warning (10036): Verilog HDL or VHDL warning at Ex_Mem_Buffer.vhd(38): object "d_qBar" assigned a value but never read
Info (12128): Elaborating entity "data_mem" for hierarchy "data_mem:MEM_RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_mem:MEM_RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "data_mem:MEM_RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "data_mem:MEM_RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "data_mem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_72t3.tdf
    Info (12023): Found entity 1: altsyncram_72t3
Info (12128): Elaborating entity "altsyncram_72t3" for hierarchy "data_mem:MEM_RAM|altsyncram:altsyncram_component|altsyncram_72t3:auto_generated"
Info (12128): Elaborating entity "Mem_Wb_Buffer" for hierarchy "Mem_Wb_Buffer:MEM_WB"
Warning (10036): Verilog HDL or VHDL warning at Mem_Wb_Buffer.vhd(34): object "d_qBar" assigned a value but never read
Info (12128): Elaborating entity "clockInverter" for hierarchy "clockInverter:CLK_INV"
Info (12128): Elaborating entity "EIGHT_BIT_EIGHT_TO_ONE" for hierarchy "EIGHT_BIT_EIGHT_TO_ONE:HLMUX"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1040 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 44 output pins
    Info (21061): Implemented 951 logic cells
    Info (21064): Implemented 40 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4861 megabytes
    Info: Processing ended: Fri Apr 05 11:17:36 2019
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:28


