INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'yobuwen' on host 'yobuwen' (Linux_x86_64 version 4.15.0-126-generic) on Mon Mar 08 19:46:37 CST 2021
INFO: [HLS 200-10] On os Ubuntu 16.04.7 LTS
INFO: [HLS 200-10] In directory '/home/yobuwen/hello-one'
Sourcing Tcl script '/home/yobuwen/hello-one/vector_add/solution1/export.tcl'
INFO: [HLS 200-1510] Running: open_project vector_add 
INFO: [HLS 200-10] Opening project '/home/yobuwen/hello-one/vector_add'.
INFO: [HLS 200-1510] Running: set_top vector_add 
INFO: [HLS 200-1510] Running: add_files vector_add/vector_add.cpp 
INFO: [HLS 200-10] Adding design file 'vector_add/vector_add.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/yobuwen/hello-one/vector_add/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -vendor yobuwen -display_name vector_add 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Mar  8 19:47:02 2021...
INFO: [HLS 200-802] Generated output file vector_add/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 21.43 seconds. CPU system time: 1.99 seconds. Elapsed time: 25.04 seconds; current allocated memory: 204.498 MB.
