Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hakan/Documents/VHDL_Proje/project_7/project_7.srcs/sources_1/new/ornek_std_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ornek_std_logic
