

================================================================
== Vitis HLS Report for 'score_matrix'
================================================================
* Date:           Mon Dec 13 14:22:55 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        TRT
* Solution:       Not_Opt (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.300 us|  0.300 us|   31|   31|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP1_LOOP2  |       28|       28|        13|          2|          1|     9|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 2, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 16 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%m = alloca i32 1"   --->   Operation 17 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 19 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %score_m, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %score_m"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %queries, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %queries"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %keys_t, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %keys_t"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln11 = store i4 0, i4 %indvar_flatten" [transformer.cpp:11]   --->   Operation 26 'store' 'store_ln11' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln11 = store i2 0, i2 %m" [transformer.cpp:11]   --->   Operation 27 'store' 'store_ln11' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln11 = store i2 0, i2 %o" [transformer.cpp:11]   --->   Operation 28 'store' 'store_ln11' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln11 = br void" [transformer.cpp:11]   --->   Operation 29 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%m_1 = load i2 %m" [transformer.cpp:11]   --->   Operation 30 'load' 'm_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [transformer.cpp:11]   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i2 %m_1" [transformer.cpp:19]   --->   Operation 32 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %m_1, i2 0" [transformer.cpp:19]   --->   Operation 33 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.80ns)   --->   "%sub_ln19 = sub i4 %tmp, i4 %zext_ln19" [transformer.cpp:19]   --->   Operation 34 'sub' 'sub_ln19' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.72ns)   --->   "%icmp_ln11 = icmp_eq  i4 %indvar_flatten_load, i4 9" [transformer.cpp:11]   --->   Operation 36 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.80ns)   --->   "%add_ln11_3 = add i4 %indvar_flatten_load, i4 1" [transformer.cpp:11]   --->   Operation 37 'add' 'add_ln11_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %.split4, void" [transformer.cpp:11]   --->   Operation 38 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%o_load = load i2 %o" [transformer.cpp:12]   --->   Operation 39 'load' 'o_load' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.62ns)   --->   "%add_ln11 = add i2 %m_1, i2 1" [transformer.cpp:11]   --->   Operation 40 'add' 'add_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.39ns)   --->   "%icmp_ln12 = icmp_eq  i2 %o_load, i2 3" [transformer.cpp:12]   --->   Operation 41 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.34ns)   --->   "%select_ln11 = select i1 %icmp_ln12, i2 0, i2 %o_load" [transformer.cpp:11]   --->   Operation 42 'select' 'select_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i2 %add_ln11" [transformer.cpp:19]   --->   Operation 43 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %add_ln11, i2 0" [transformer.cpp:19]   --->   Operation 44 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.80ns)   --->   "%sub_ln19_1 = sub i4 %tmp_1, i4 %zext_ln19_1" [transformer.cpp:19]   --->   Operation 45 'sub' 'sub_ln19_1' <Predicate = (!icmp_ln11)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.34ns)   --->   "%select_ln11_1 = select i1 %icmp_ln12, i2 %add_ln11, i2 %m_1" [transformer.cpp:11]   --->   Operation 46 'select' 'select_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.18ns)   --->   "%select_ln11_2 = select i1 %icmp_ln12, i4 %sub_ln19_1, i4 %sub_ln19" [transformer.cpp:11]   --->   Operation 47 'select' 'select_ln11_2' <Predicate = (!icmp_ln11)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i4 %select_ln11_2" [transformer.cpp:19]   --->   Operation 48 'zext' 'zext_ln19_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%queries_addr = getelementptr i32 %queries, i64 0, i64 %zext_ln19_2" [transformer.cpp:19]   --->   Operation 49 'getelementptr' 'queries_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (0.73ns)   --->   "%queries_load = load i4 %queries_addr" [transformer.cpp:11]   --->   Operation 50 'load' 'queries_load' <Predicate = (!icmp_ln11)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 51 [1/1] (0.80ns)   --->   "%add_ln11_1 = add i4 %select_ln11_2, i4 1" [transformer.cpp:11]   --->   Operation 51 'add' 'add_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i4 %add_ln11_1" [transformer.cpp:19]   --->   Operation 52 'zext' 'zext_ln19_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%queries_addr_1 = getelementptr i32 %queries, i64 0, i64 %zext_ln19_3" [transformer.cpp:19]   --->   Operation 53 'getelementptr' 'queries_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (0.73ns)   --->   "%queries_load_1 = load i4 %queries_addr_1" [transformer.cpp:11]   --->   Operation 54 'load' 'queries_load_1' <Predicate = (!icmp_ln11)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%o_cast = zext i2 %select_ln11" [transformer.cpp:11]   --->   Operation 55 'zext' 'o_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i2 %select_ln11" [transformer.cpp:13]   --->   Operation 56 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%keys_t_addr = getelementptr i32 %keys_t, i64 0, i64 %o_cast" [transformer.cpp:19]   --->   Operation 57 'getelementptr' 'keys_t_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.71ns)   --->   "%add_ln19 = add i3 %zext_ln13_1, i3 3" [transformer.cpp:19]   --->   Operation 58 'add' 'add_ln19' <Predicate = (!icmp_ln11)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln19_5 = zext i3 %add_ln19" [transformer.cpp:19]   --->   Operation 59 'zext' 'zext_ln19_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%keys_t_addr_1 = getelementptr i32 %keys_t, i64 0, i64 %zext_ln19_5" [transformer.cpp:19]   --->   Operation 60 'getelementptr' 'keys_t_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (0.73ns)   --->   "%keys_t_load = load i4 %keys_t_addr" [transformer.cpp:19]   --->   Operation 61 'load' 'keys_t_load' <Predicate = (!icmp_ln11)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 62 [2/2] (0.73ns)   --->   "%keys_t_load_1 = load i4 %keys_t_addr_1" [transformer.cpp:19]   --->   Operation 62 'load' 'keys_t_load_1' <Predicate = (!icmp_ln11)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 63 [1/1] (0.62ns)   --->   "%add_ln12 = add i2 %select_ln11, i2 1" [transformer.cpp:12]   --->   Operation 63 'add' 'add_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.46ns)   --->   "%store_ln11 = store i4 %add_ln11_3, i4 %indvar_flatten" [transformer.cpp:11]   --->   Operation 64 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.46>
ST_1 : Operation 65 [1/1] (0.46ns)   --->   "%store_ln11 = store i2 %select_ln11_1, i2 %m" [transformer.cpp:11]   --->   Operation 65 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.46>
ST_1 : Operation 66 [1/1] (0.46ns)   --->   "%store_ln12 = store i2 %add_ln12, i2 %o" [transformer.cpp:12]   --->   Operation 66 'store' 'store_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 6.64>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i2 %select_ln11_1" [transformer.cpp:13]   --->   Operation 67 'zext' 'zext_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln11_1, i2 0" [transformer.cpp:13]   --->   Operation 68 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln13 = sub i4 %p_shl3_cast, i4 %zext_ln13" [transformer.cpp:13]   --->   Operation 69 'sub' 'sub_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [1/2] (0.73ns)   --->   "%queries_load = load i4 %queries_addr" [transformer.cpp:11]   --->   Operation 70 'load' 'queries_load' <Predicate = (!icmp_ln11)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%bitcast_ln11 = bitcast i32 %queries_load" [transformer.cpp:11]   --->   Operation 71 'bitcast' 'bitcast_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 72 [1/2] (0.73ns)   --->   "%queries_load_1 = load i4 %queries_addr_1" [transformer.cpp:11]   --->   Operation 72 'load' 'queries_load_1' <Predicate = (!icmp_ln11)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%bitcast_ln11_1 = bitcast i32 %queries_load_1" [transformer.cpp:11]   --->   Operation 73 'bitcast' 'bitcast_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.80ns)   --->   "%add_ln11_2 = add i4 %select_ln11_2, i4 2" [transformer.cpp:11]   --->   Operation 74 'add' 'add_ln11_2' <Predicate = (!icmp_ln11)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i4 %add_ln11_2" [transformer.cpp:19]   --->   Operation 75 'zext' 'zext_ln19_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%queries_addr_2 = getelementptr i32 %queries, i64 0, i64 %zext_ln19_4" [transformer.cpp:19]   --->   Operation 76 'getelementptr' 'queries_addr_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (0.73ns)   --->   "%queries_load_2 = load i4 %queries_addr_2" [transformer.cpp:11]   --->   Operation 77 'load' 'queries_load_2' <Predicate = (!icmp_ln11)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln13_2 = zext i2 %select_ln11" [transformer.cpp:13]   --->   Operation 78 'zext' 'zext_ln13_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%add_ln13 = add i4 %sub_ln13, i4 %zext_ln13_2" [transformer.cpp:13]   --->   Operation 79 'add' 'add_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.46> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (0.80ns)   --->   "%add_ln19_1 = add i4 %zext_ln13_2, i4 6" [transformer.cpp:19]   --->   Operation 80 'add' 'add_ln19_1' <Predicate = (!icmp_ln11)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln19_6 = zext i4 %add_ln19_1" [transformer.cpp:19]   --->   Operation 81 'zext' 'zext_ln19_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%keys_t_addr_2 = getelementptr i32 %keys_t, i64 0, i64 %zext_ln19_6" [transformer.cpp:19]   --->   Operation 82 'getelementptr' 'keys_t_addr_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 83 [1/2] (0.73ns)   --->   "%keys_t_load = load i4 %keys_t_addr" [transformer.cpp:19]   --->   Operation 83 'load' 'keys_t_load' <Predicate = (!icmp_ln11)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast i32 %keys_t_load" [transformer.cpp:19]   --->   Operation 84 'bitcast' 'bitcast_ln19_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 85 [2/2] (5.91ns)   --->   "%mul = fmul i32 %bitcast_ln11, i32 %bitcast_ln19_1" [transformer.cpp:19]   --->   Operation 85 'fmul' 'mul' <Predicate = (!icmp_ln11)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/2] (0.73ns)   --->   "%keys_t_load_1 = load i4 %keys_t_addr_1" [transformer.cpp:19]   --->   Operation 86 'load' 'keys_t_load_1' <Predicate = (!icmp_ln11)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln19_2 = bitcast i32 %keys_t_load_1" [transformer.cpp:19]   --->   Operation 87 'bitcast' 'bitcast_ln19_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (5.91ns)   --->   "%mul_1 = fmul i32 %bitcast_ln11_1, i32 %bitcast_ln19_2" [transformer.cpp:19]   --->   Operation 88 'fmul' 'mul_1' <Predicate = (!icmp_ln11)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [2/2] (0.73ns)   --->   "%keys_t_load_2 = load i4 %keys_t_addr_2" [transformer.cpp:19]   --->   Operation 89 'load' 'keys_t_load_2' <Predicate = (!icmp_ln11)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 6.64>
ST_3 : Operation 90 [1/2] (0.73ns)   --->   "%queries_load_2 = load i4 %queries_addr_2" [transformer.cpp:11]   --->   Operation 90 'load' 'queries_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln11_2 = bitcast i32 %queries_load_2" [transformer.cpp:11]   --->   Operation 91 'bitcast' 'bitcast_ln11_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/2] (5.91ns)   --->   "%mul = fmul i32 %bitcast_ln11, i32 %bitcast_ln19_1" [transformer.cpp:19]   --->   Operation 92 'fmul' 'mul' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/2] (5.91ns)   --->   "%mul_1 = fmul i32 %bitcast_ln11_1, i32 %bitcast_ln19_2" [transformer.cpp:19]   --->   Operation 93 'fmul' 'mul_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/2] (0.73ns)   --->   "%keys_t_load_2 = load i4 %keys_t_addr_2" [transformer.cpp:19]   --->   Operation 94 'load' 'keys_t_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%bitcast_ln19_3 = bitcast i32 %keys_t_load_2" [transformer.cpp:19]   --->   Operation 95 'bitcast' 'bitcast_ln19_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [2/2] (5.91ns)   --->   "%mul_2 = fmul i32 %bitcast_ln11_2, i32 %bitcast_ln19_3" [transformer.cpp:19]   --->   Operation 96 'fmul' 'mul_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 97 [3/3] (7.29ns)   --->   "%add = fadd i32 %mul, i32 0" [transformer.cpp:19]   --->   Operation 97 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/2] (5.91ns)   --->   "%mul_2 = fmul i32 %bitcast_ln11_2, i32 %bitcast_ln19_3" [transformer.cpp:19]   --->   Operation 98 'fmul' 'mul_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 99 [2/3] (7.29ns)   --->   "%add = fadd i32 %mul, i32 0" [transformer.cpp:19]   --->   Operation 99 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 100 [1/3] (7.29ns)   --->   "%add = fadd i32 %mul, i32 0" [transformer.cpp:19]   --->   Operation 100 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 101 [3/3] (7.29ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [transformer.cpp:19]   --->   Operation 101 'fadd' 'add_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 102 [2/3] (7.29ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [transformer.cpp:19]   --->   Operation 102 'fadd' 'add_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 103 [1/3] (7.29ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [transformer.cpp:19]   --->   Operation 103 'fadd' 'add_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.29>
ST_10 : Operation 104 [3/3] (7.29ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [transformer.cpp:19]   --->   Operation 104 'fadd' 'add_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.29>
ST_11 : Operation 105 [2/3] (7.29ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [transformer.cpp:19]   --->   Operation 105 'fadd' 'add_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [transformer.cpp:23]   --->   Operation 116 'ret' 'ret_ln23' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 106 [1/3] (7.29ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [transformer.cpp:19]   --->   Operation 106 'fadd' 'add_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.73>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP1_LOOP2_str"   --->   Operation 107 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 108 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 109 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i4 %add_ln13" [transformer.cpp:13]   --->   Operation 110 'zext' 'zext_ln13_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%score_m_addr = getelementptr i32 %score_m, i64 0, i64 %zext_ln13_3" [transformer.cpp:13]   --->   Operation 111 'getelementptr' 'score_m_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [transformer.cpp:12]   --->   Operation 112 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %add_2" [transformer.cpp:19]   --->   Operation 113 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.73ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i4 %score_m_addr" [transformer.cpp:19]   --->   Operation 114 'store' 'store_ln19' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 115 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.16ns
The critical path consists of the following:
	'alloca' operation ('m') [5]  (0 ns)
	'load' operation ('m', transformer.cpp:11) on local variable 'm' [19]  (0 ns)
	'add' operation ('add_ln11', transformer.cpp:11) [30]  (0.621 ns)
	'sub' operation ('sub_ln19_1', transformer.cpp:19) [37]  (0.809 ns)
	'select' operation ('select_ln11_2', transformer.cpp:11) [42]  (0.187 ns)
	'add' operation ('add_ln11_1', transformer.cpp:11) [47]  (0.809 ns)
	'getelementptr' operation ('queries_addr_1', transformer.cpp:19) [49]  (0 ns)
	'load' operation ('queries_load_1', transformer.cpp:11) on array 'queries' [50]  (0.73 ns)

 <State 2>: 6.64ns
The critical path consists of the following:
	'load' operation ('queries_load', transformer.cpp:11) on array 'queries' [45]  (0.73 ns)
	'fmul' operation ('mul', transformer.cpp:19) [74]  (5.91 ns)

 <State 3>: 6.64ns
The critical path consists of the following:
	'load' operation ('queries_load_2', transformer.cpp:11) on array 'queries' [55]  (0.73 ns)
	'fmul' operation ('mul_2', transformer.cpp:19) [82]  (5.91 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add', transformer.cpp:19) [75]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add', transformer.cpp:19) [75]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add', transformer.cpp:19) [75]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add_1', transformer.cpp:19) [79]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add_1', transformer.cpp:19) [79]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add_1', transformer.cpp:19) [79]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add_2', transformer.cpp:19) [83]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add_2', transformer.cpp:19) [83]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add_2', transformer.cpp:19) [83]  (7.3 ns)

 <State 13>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('score_m_addr', transformer.cpp:13) [63]  (0 ns)
	'store' operation ('store_ln19', transformer.cpp:19) of variable 'bitcast_ln19', transformer.cpp:19 on array 'score_m' [85]  (0.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
