{
  "creator": "Yosys 0.55+23 (git sha1 e57a2b944, aarch64-apple-darwin23.5-clang++ 18.1.8 -fPIC -O3)",
  "modules": {
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "top.v:1.1-27.10"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "enable": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "value": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44 ]
        }
      },
      "cells": {
        "$and$netlist.v:373$36": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": ""
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 45 ],
            "B": [ 46 ],
            "Y": [ 47 ]
          }
        },
        "$and$netlist.v:374$37": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": ""
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 47 ],
            "B": [ 48 ],
            "Y": [ 49 ]
          }
        },
        "$and$netlist.v:378$41": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": ""
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 50 ],
            "B": [ 51 ],
            "Y": [ 52 ]
          }
        },
        "$and$netlist.v:440$103": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.42-286.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 53 ],
            "B": [ 5 ],
            "Y": [ 54 ]
          }
        },
        "$and$netlist.v:441$104": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.42-286.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 55 ],
            "B": [ 6 ],
            "Y": [ 56 ]
          }
        },
        "$and$netlist.v:442$105": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.42-286.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 57 ],
            "B": [ 7 ],
            "Y": [ 58 ]
          }
        },
        "$and$netlist.v:443$106": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.42-286.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 59 ],
            "B": [ 8 ],
            "Y": [ 60 ]
          }
        },
        "$and$netlist.v:444$107": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.42-286.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 61 ],
            "B": [ 9 ],
            "Y": [ 62 ]
          }
        },
        "$and$netlist.v:445$108": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.42-286.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 63 ],
            "B": [ 10 ],
            "Y": [ 64 ]
          }
        },
        "$and$netlist.v:446$109": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.42-286.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 65 ],
            "B": [ 11 ],
            "Y": [ 66 ]
          }
        },
        "$and$netlist.v:447$110": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.42-286.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 67 ],
            "B": [ 12 ],
            "Y": [ 68 ]
          }
        },
        "$and$netlist.v:448$111": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.42-286.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 69 ],
            "B": [ 13 ],
            "Y": [ 70 ]
          }
        },
        "$and$netlist.v:449$112": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.42-286.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 71 ],
            "B": [ 14 ],
            "Y": [ 72 ]
          }
        },
        "$and$netlist.v:450$113": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.42-286.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 73 ],
            "B": [ 15 ],
            "Y": [ 74 ]
          }
        },
        "$and$netlist.v:451$114": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.42-286.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 75 ],
            "B": [ 16 ],
            "Y": [ 76 ]
          }
        },
        "$and$netlist.v:452$115": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.42-286.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 77 ],
            "B": [ 17 ],
            "Y": [ 78 ]
          }
        },
        "$and$netlist.v:453$116": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.42-286.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 79 ],
            "B": [ 18 ],
            "Y": [ 80 ]
          }
        },
        "$and$netlist.v:454$117": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.42-286.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 81 ],
            "B": [ 19 ],
            "Y": [ 82 ]
          }
        },
        "$and$netlist.v:455$118": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.42-286.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 83 ],
            "B": [ 20 ],
            "Y": [ 84 ]
          }
        },
        "$and$netlist.v:456$119": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.42-286.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 37 ],
            "B": [ 21 ],
            "Y": [ 85 ]
          }
        },
        "$and$netlist.v:457$120": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.42-286.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 38 ],
            "B": [ 22 ],
            "Y": [ 86 ]
          }
        },
        "$and$netlist.v:458$121": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.42-286.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 39 ],
            "B": [ 23 ],
            "Y": [ 87 ]
          }
        },
        "$and$netlist.v:459$122": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.42-286.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 40 ],
            "B": [ 24 ],
            "Y": [ 88 ]
          }
        },
        "$and$netlist.v:460$123": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.42-286.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 41 ],
            "B": [ 25 ],
            "Y": [ 89 ]
          }
        },
        "$and$netlist.v:461$124": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.42-286.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 42 ],
            "B": [ 26 ],
            "Y": [ 90 ]
          }
        },
        "$and$netlist.v:462$125": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.42-286.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 43 ],
            "B": [ 27 ],
            "Y": [ 91 ]
          }
        },
        "$and$netlist.v:463$126": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 92 ],
            "B": [ 54 ],
            "Y": [ 93 ]
          }
        },
        "$and$netlist.v:464$127": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 94 ],
            "B": [ 58 ],
            "Y": [ 95 ]
          }
        },
        "$and$netlist.v:465$128": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 96 ],
            "B": [ 62 ],
            "Y": [ 97 ]
          }
        },
        "$and$netlist.v:466$129": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 98 ],
            "B": [ 66 ],
            "Y": [ 99 ]
          }
        },
        "$and$netlist.v:467$130": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 100 ],
            "B": [ 70 ],
            "Y": [ 101 ]
          }
        },
        "$and$netlist.v:468$131": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 102 ],
            "B": [ 74 ],
            "Y": [ 103 ]
          }
        },
        "$and$netlist.v:469$132": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 104 ],
            "B": [ 78 ],
            "Y": [ 105 ]
          }
        },
        "$and$netlist.v:470$133": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 106 ],
            "B": [ 82 ],
            "Y": [ 107 ]
          }
        },
        "$and$netlist.v:471$134": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 108 ],
            "B": [ 85 ],
            "Y": [ 109 ]
          }
        },
        "$and$netlist.v:472$135": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 110 ],
            "B": [ 87 ],
            "Y": [ 111 ]
          }
        },
        "$and$netlist.v:473$136": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 112 ],
            "B": [ 89 ],
            "Y": [ 113 ]
          }
        },
        "$and$netlist.v:474$137": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 114 ],
            "B": [ 115 ],
            "Y": [ 116 ]
          }
        },
        "$and$netlist.v:475$138": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 117 ],
            "B": [ 118 ],
            "Y": [ 119 ]
          }
        },
        "$and$netlist.v:476$139": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 120 ],
            "B": [ 121 ],
            "Y": [ 122 ]
          }
        },
        "$and$netlist.v:477$140": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 123 ],
            "B": [ 124 ],
            "Y": [ 125 ]
          }
        },
        "$and$netlist.v:478$141": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 126 ],
            "B": [ 127 ],
            "Y": [ 128 ]
          }
        },
        "$and$netlist.v:479$142": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 129 ],
            "B": [ 130 ],
            "Y": [ 131 ]
          }
        },
        "$and$netlist.v:480$143": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 132 ],
            "B": [ 133 ],
            "Y": [ 134 ]
          }
        },
        "$and$netlist.v:481$144": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 135 ],
            "B": [ 136 ],
            "Y": [ 137 ]
          }
        },
        "$and$netlist.v:482$145": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 94 ],
            "B": [ 138 ],
            "Y": [ 114 ]
          }
        },
        "$and$netlist.v:483$146": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 96 ],
            "B": [ 139 ],
            "Y": [ 140 ]
          }
        },
        "$and$netlist.v:484$147": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 98 ],
            "B": [ 141 ],
            "Y": [ 117 ]
          }
        },
        "$and$netlist.v:485$148": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 100 ],
            "B": [ 142 ],
            "Y": [ 143 ]
          }
        },
        "$and$netlist.v:486$149": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 102 ],
            "B": [ 144 ],
            "Y": [ 120 ]
          }
        },
        "$and$netlist.v:487$150": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 104 ],
            "B": [ 145 ],
            "Y": [ 146 ]
          }
        },
        "$and$netlist.v:488$151": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 106 ],
            "B": [ 147 ],
            "Y": [ 123 ]
          }
        },
        "$and$netlist.v:489$152": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 108 ],
            "B": [ 148 ],
            "Y": [ 149 ]
          }
        },
        "$and$netlist.v:490$153": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 110 ],
            "B": [ 150 ],
            "Y": [ 126 ]
          }
        },
        "$and$netlist.v:491$154": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 112 ],
            "B": [ 151 ],
            "Y": [ 152 ]
          }
        },
        "$and$netlist.v:492$155": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 117 ],
            "B": [ 140 ],
            "Y": [ 129 ]
          }
        },
        "$and$netlist.v:493$156": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 120 ],
            "B": [ 143 ],
            "Y": [ 153 ]
          }
        },
        "$and$netlist.v:494$157": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 123 ],
            "B": [ 146 ],
            "Y": [ 132 ]
          }
        },
        "$and$netlist.v:495$158": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 126 ],
            "B": [ 149 ],
            "Y": [ 154 ]
          }
        },
        "$and$netlist.v:496$159": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 132 ],
            "B": [ 153 ],
            "Y": [ 135 ]
          }
        },
        "$and$netlist.v:497$160": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 153 ],
            "B": [ 136 ],
            "Y": [ 155 ]
          }
        },
        "$and$netlist.v:498$161": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 154 ],
            "B": [ 156 ],
            "Y": [ 157 ]
          }
        },
        "$and$netlist.v:499$162": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 140 ],
            "B": [ 130 ],
            "Y": [ 158 ]
          }
        },
        "$and$netlist.v:500$163": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 143 ],
            "B": [ 136 ],
            "Y": [ 159 ]
          }
        },
        "$and$netlist.v:501$164": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 146 ],
            "B": [ 160 ],
            "Y": [ 161 ]
          }
        },
        "$and$netlist.v:502$165": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 149 ],
            "B": [ 156 ],
            "Y": [ 162 ]
          }
        },
        "$and$netlist.v:503$166": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 152 ],
            "B": [ 163 ],
            "Y": [ 164 ]
          }
        },
        "$and$netlist.v:504$167": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 138 ],
            "B": [ 115 ],
            "Y": [ 165 ]
          }
        },
        "$and$netlist.v:505$168": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 139 ],
            "B": [ 130 ],
            "Y": [ 166 ]
          }
        },
        "$and$netlist.v:506$169": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 141 ],
            "B": [ 167 ],
            "Y": [ 168 ]
          }
        },
        "$and$netlist.v:507$170": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 142 ],
            "B": [ 136 ],
            "Y": [ 169 ]
          }
        },
        "$and$netlist.v:508$171": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 144 ],
            "B": [ 170 ],
            "Y": [ 171 ]
          }
        },
        "$and$netlist.v:509$172": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 145 ],
            "B": [ 160 ],
            "Y": [ 172 ]
          }
        },
        "$and$netlist.v:510$173": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 147 ],
            "B": [ 173 ],
            "Y": [ 174 ]
          }
        },
        "$and$netlist.v:511$174": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 148 ],
            "B": [ 156 ],
            "Y": [ 175 ]
          }
        },
        "$and$netlist.v:512$175": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 150 ],
            "B": [ 176 ],
            "Y": [ 177 ]
          }
        },
        "$and$netlist.v:513$176": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 151 ],
            "B": [ 163 ],
            "Y": [ 178 ]
          }
        },
        "$and$netlist.v:514$177": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 179 ],
            "B": [ 180 ],
            "Y": [ 181 ]
          }
        },
        "$auto$ff.cc:266:slice$378": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 182 ],
            "EN": [ 52 ],
            "Q": [ 183 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$380": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 184 ],
            "EN": [ 52 ],
            "Q": [ 185 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$382": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 186 ],
            "EN": [ 52 ],
            "Q": [ 187 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$384": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 188 ],
            "EN": [ 49 ],
            "Q": [ 44 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$386": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 189 ],
            "EN": [ 49 ],
            "Q": [ 43 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$388": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 190 ],
            "EN": [ 49 ],
            "Q": [ 42 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$390": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 191 ],
            "EN": [ 49 ],
            "Q": [ 41 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$392": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 192 ],
            "EN": [ 49 ],
            "Q": [ 40 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$394": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 193 ],
            "EN": [ 49 ],
            "Q": [ 39 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$396": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 194 ],
            "EN": [ 49 ],
            "Q": [ 38 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$398": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 195 ],
            "EN": [ 49 ],
            "Q": [ 37 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$400": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 196 ],
            "EN": [ 49 ],
            "Q": [ 83 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$402": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 197 ],
            "EN": [ 49 ],
            "Q": [ 81 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$404": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 198 ],
            "EN": [ 49 ],
            "Q": [ 79 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$406": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 199 ],
            "EN": [ 49 ],
            "Q": [ 77 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$408": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 200 ],
            "EN": [ 49 ],
            "Q": [ 75 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$410": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 201 ],
            "EN": [ 49 ],
            "Q": [ 73 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$412": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 202 ],
            "EN": [ 49 ],
            "Q": [ 71 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$414": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 203 ],
            "EN": [ 49 ],
            "Q": [ 69 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$416": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 204 ],
            "EN": [ 49 ],
            "Q": [ 67 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$418": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 205 ],
            "EN": [ 49 ],
            "Q": [ 65 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$420": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 206 ],
            "EN": [ 49 ],
            "Q": [ 63 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$422": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 207 ],
            "EN": [ 49 ],
            "Q": [ 61 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$424": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 208 ],
            "EN": [ 49 ],
            "Q": [ 59 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$426": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 209 ],
            "EN": [ 49 ],
            "Q": [ 57 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$428": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 210 ],
            "EN": [ 49 ],
            "Q": [ 55 ],
            "SRST": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$430": {
          "hide_name": 1,
          "type": "$sdffe",
          "parameters": {
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "SRST_POLARITY": "00000000000000000000000000000001",
            "SRST_VALUE": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output",
            "SRST": "input"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 211 ],
            "EN": [ 49 ],
            "Q": [ 53 ],
            "SRST": [ 3 ]
          }
        },
        "$not$netlist.v:365$28": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "netlist.v:365.18-365.27"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 185 ],
            "Y": [ 212 ]
          }
        },
        "$not$netlist.v:366$29": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "netlist.v:366.18-366.27"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 187 ],
            "Y": [ 213 ]
          }
        },
        "$not$netlist.v:382$45": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:17.10-17.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 48 ],
            "Y": [ 214 ]
          }
        },
        "$not$netlist.v:383$46": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:19.19-19.29"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 46 ],
            "Y": [ 215 ]
          }
        },
        "$not$netlist.v:384$47": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:21.19-21.29"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 216 ],
            "Y": [ 45 ]
          }
        },
        "$or$netlist.v:367$30": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:19.19-19.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 213 ],
            "B": [ 185 ],
            "Y": [ 217 ]
          }
        },
        "$or$netlist.v:368$31": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:19.19-19.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 217 ],
            "B": [ 183 ],
            "Y": [ 218 ]
          }
        },
        "$or$netlist.v:369$32": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:19.19-19.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 218 ],
            "B": [ 183 ],
            "Y": [ 46 ]
          }
        },
        "$or$netlist.v:370$33": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:21.19-21.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 187 ],
            "B": [ 212 ],
            "Y": [ 219 ]
          }
        },
        "$or$netlist.v:371$34": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:21.19-21.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 219 ],
            "B": [ 183 ],
            "Y": [ 220 ]
          }
        },
        "$or$netlist.v:372$35": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:21.19-21.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 220 ],
            "B": [ 183 ],
            "Y": [ 216 ]
          }
        },
        "$or$netlist.v:375$38": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": ""
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 48 ],
            "Y": [ 50 ]
          }
        },
        "$or$netlist.v:376$39": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": ""
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 214 ],
            "B": [ 215 ],
            "Y": [ 221 ]
          }
        },
        "$or$netlist.v:377$40": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": ""
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 221 ],
            "B": [ 45 ],
            "Y": [ 51 ]
          }
        },
        "$or$netlist.v:379$42": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:17.10-17.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 187 ],
            "B": [ 185 ],
            "Y": [ 222 ]
          }
        },
        "$or$netlist.v:380$43": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:17.10-17.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 222 ],
            "B": [ 183 ],
            "Y": [ 223 ]
          }
        },
        "$or$netlist.v:381$44": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:17.10-17.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 223 ],
            "B": [ 183 ],
            "Y": [ 48 ]
          }
        },
        "$or$netlist.v:515$178": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 56 ],
            "B": [ 93 ],
            "Y": [ 115 ]
          }
        },
        "$or$netlist.v:516$179": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 95 ],
            "Y": [ 224 ]
          }
        },
        "$or$netlist.v:517$180": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 64 ],
            "B": [ 97 ],
            "Y": [ 118 ]
          }
        },
        "$or$netlist.v:518$181": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 68 ],
            "B": [ 99 ],
            "Y": [ 225 ]
          }
        },
        "$or$netlist.v:519$182": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 72 ],
            "B": [ 101 ],
            "Y": [ 121 ]
          }
        },
        "$or$netlist.v:520$183": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 103 ],
            "Y": [ 226 ]
          }
        },
        "$or$netlist.v:521$184": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 80 ],
            "B": [ 105 ],
            "Y": [ 124 ]
          }
        },
        "$or$netlist.v:522$185": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 84 ],
            "B": [ 107 ],
            "Y": [ 227 ]
          }
        },
        "$or$netlist.v:523$186": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 86 ],
            "B": [ 109 ],
            "Y": [ 127 ]
          }
        },
        "$or$netlist.v:524$187": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 88 ],
            "B": [ 111 ],
            "Y": [ 228 ]
          }
        },
        "$or$netlist.v:525$188": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 90 ],
            "B": [ 113 ],
            "Y": [ 229 ]
          }
        },
        "$or$netlist.v:526$189": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224 ],
            "B": [ 116 ],
            "Y": [ 130 ]
          }
        },
        "$or$netlist.v:527$190": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 225 ],
            "B": [ 119 ],
            "Y": [ 230 ]
          }
        },
        "$or$netlist.v:528$191": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 226 ],
            "B": [ 122 ],
            "Y": [ 133 ]
          }
        },
        "$or$netlist.v:529$192": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 227 ],
            "B": [ 125 ],
            "Y": [ 231 ]
          }
        },
        "$or$netlist.v:530$193": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 228 ],
            "B": [ 128 ],
            "Y": [ 232 ]
          }
        },
        "$or$netlist.v:531$194": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 230 ],
            "B": [ 131 ],
            "Y": [ 136 ]
          }
        },
        "$or$netlist.v:532$195": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 231 ],
            "B": [ 134 ],
            "Y": [ 233 ]
          }
        },
        "$or$netlist.v:533$196": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 233 ],
            "B": [ 137 ],
            "Y": [ 156 ]
          }
        },
        "$or$netlist.v:534$197": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.12-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 133 ],
            "B": [ 155 ],
            "Y": [ 160 ]
          }
        },
        "$or$netlist.v:535$198": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.12-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 232 ],
            "B": [ 157 ],
            "Y": [ 163 ]
          }
        },
        "$or$netlist.v:536$199": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.12-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 118 ],
            "B": [ 158 ],
            "Y": [ 167 ]
          }
        },
        "$or$netlist.v:537$200": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.12-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 121 ],
            "B": [ 159 ],
            "Y": [ 170 ]
          }
        },
        "$or$netlist.v:538$201": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.12-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 124 ],
            "B": [ 161 ],
            "Y": [ 173 ]
          }
        },
        "$or$netlist.v:539$202": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.12-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 127 ],
            "B": [ 162 ],
            "Y": [ 176 ]
          }
        },
        "$or$netlist.v:540$203": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.12-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 229 ],
            "B": [ 164 ],
            "Y": [ 180 ]
          }
        },
        "$or$netlist.v:541$204": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.12-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 58 ],
            "B": [ 165 ],
            "Y": [ 234 ]
          }
        },
        "$or$netlist.v:542$205": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.12-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 62 ],
            "B": [ 166 ],
            "Y": [ 235 ]
          }
        },
        "$or$netlist.v:543$206": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.12-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66 ],
            "B": [ 168 ],
            "Y": [ 236 ]
          }
        },
        "$or$netlist.v:544$207": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.12-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 70 ],
            "B": [ 169 ],
            "Y": [ 237 ]
          }
        },
        "$or$netlist.v:545$208": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.12-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 74 ],
            "B": [ 171 ],
            "Y": [ 238 ]
          }
        },
        "$or$netlist.v:546$209": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.12-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 78 ],
            "B": [ 172 ],
            "Y": [ 239 ]
          }
        },
        "$or$netlist.v:547$210": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.12-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 82 ],
            "B": [ 174 ],
            "Y": [ 240 ]
          }
        },
        "$or$netlist.v:548$211": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.12-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 85 ],
            "B": [ 175 ],
            "Y": [ 241 ]
          }
        },
        "$or$netlist.v:549$212": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.12-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 87 ],
            "B": [ 177 ],
            "Y": [ 242 ]
          }
        },
        "$or$netlist.v:550$213": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.12-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 89 ],
            "B": [ 178 ],
            "Y": [ 243 ]
          }
        },
        "$or$netlist.v:551$214": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.12-248.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 91 ],
            "B": [ 181 ],
            "Y": [ 244 ]
          }
        },
        "$ternary$netlist.v:385$48": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:21.19-21.29|top.v:21.16-24.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "x" ],
            "S": [ 216 ],
            "Y": [ 245 ]
          }
        },
        "$ternary$netlist.v:386$49": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:19.19-19.29|top.v:19.16-24.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 245 ],
            "S": [ 46 ],
            "Y": [ 246 ]
          }
        },
        "$ternary$netlist.v:387$50": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:19.19-19.29|top.v:19.16-24.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 245 ],
            "S": [ 46 ],
            "Y": [ 247 ]
          }
        },
        "$ternary$netlist.v:388$51": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:18.12-18.18|top.v:18.9-18.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "1" ],
            "S": [ 4 ],
            "Y": [ 248 ]
          }
        },
        "$ternary$netlist.v:389$52": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:18.12-18.18|top.v:18.9-18.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0" ],
            "S": [ 4 ],
            "Y": [ 249 ]
          }
        },
        "$ternary$netlist.v:390$53": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:17.10-17.20|top.v:17.7-24.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 248 ],
            "B": [ 247 ],
            "S": [ 48 ],
            "Y": [ 186 ]
          }
        },
        "$ternary$netlist.v:391$54": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:17.10-17.20|top.v:17.7-24.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 249 ],
            "B": [ 246 ],
            "S": [ 48 ],
            "Y": [ 184 ]
          }
        },
        "$ternary$netlist.v:392$55": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:17.10-17.20|top.v:17.7-24.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 249 ],
            "B": [ 247 ],
            "S": [ 48 ],
            "Y": [ 182 ]
          }
        },
        "$xor$netlist.v:393$56": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 92 ],
            "B": [ 54 ],
            "Y": [ 210 ]
          }
        },
        "$xor$netlist.v:394$57": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 138 ],
            "B": [ 115 ],
            "Y": [ 209 ]
          }
        },
        "$xor$netlist.v:395$58": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 94 ],
            "B": [ 234 ],
            "Y": [ 208 ]
          }
        },
        "$xor$netlist.v:396$59": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 139 ],
            "B": [ 130 ],
            "Y": [ 207 ]
          }
        },
        "$xor$netlist.v:397$60": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 96 ],
            "B": [ 235 ],
            "Y": [ 206 ]
          }
        },
        "$xor$netlist.v:398$61": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 141 ],
            "B": [ 167 ],
            "Y": [ 205 ]
          }
        },
        "$xor$netlist.v:399$62": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 98 ],
            "B": [ 236 ],
            "Y": [ 204 ]
          }
        },
        "$xor$netlist.v:400$63": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 142 ],
            "B": [ 136 ],
            "Y": [ 203 ]
          }
        },
        "$xor$netlist.v:401$64": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 100 ],
            "B": [ 237 ],
            "Y": [ 202 ]
          }
        },
        "$xor$netlist.v:402$65": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 144 ],
            "B": [ 170 ],
            "Y": [ 201 ]
          }
        },
        "$xor$netlist.v:403$66": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 102 ],
            "B": [ 238 ],
            "Y": [ 200 ]
          }
        },
        "$xor$netlist.v:404$67": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 145 ],
            "B": [ 160 ],
            "Y": [ 199 ]
          }
        },
        "$xor$netlist.v:405$68": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 104 ],
            "B": [ 239 ],
            "Y": [ 198 ]
          }
        },
        "$xor$netlist.v:406$69": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 147 ],
            "B": [ 173 ],
            "Y": [ 197 ]
          }
        },
        "$xor$netlist.v:407$70": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 106 ],
            "B": [ 240 ],
            "Y": [ 196 ]
          }
        },
        "$xor$netlist.v:408$71": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 148 ],
            "B": [ 156 ],
            "Y": [ 195 ]
          }
        },
        "$xor$netlist.v:409$72": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 108 ],
            "B": [ 241 ],
            "Y": [ 194 ]
          }
        },
        "$xor$netlist.v:410$73": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 150 ],
            "B": [ 176 ],
            "Y": [ 193 ]
          }
        },
        "$xor$netlist.v:411$74": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 110 ],
            "B": [ 242 ],
            "Y": [ 192 ]
          }
        },
        "$xor$netlist.v:412$75": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 151 ],
            "B": [ 163 ],
            "Y": [ 191 ]
          }
        },
        "$xor$netlist.v:413$76": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 112 ],
            "B": [ 243 ],
            "Y": [ 190 ]
          }
        },
        "$xor$netlist.v:414$77": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 179 ],
            "B": [ 180 ],
            "Y": [ 189 ]
          }
        },
        "$xor$netlist.v:415$78": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 250 ],
            "B": [ 244 ],
            "Y": [ 188 ]
          }
        },
        "$xor$netlist.v:416$79": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 53 ],
            "B": [ 5 ],
            "Y": [ 211 ]
          }
        },
        "$xor$netlist.v:417$80": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 55 ],
            "B": [ 6 ],
            "Y": [ 92 ]
          }
        },
        "$xor$netlist.v:418$81": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 57 ],
            "B": [ 7 ],
            "Y": [ 138 ]
          }
        },
        "$xor$netlist.v:419$82": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 59 ],
            "B": [ 8 ],
            "Y": [ 94 ]
          }
        },
        "$xor$netlist.v:420$83": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 61 ],
            "B": [ 9 ],
            "Y": [ 139 ]
          }
        },
        "$xor$netlist.v:421$84": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 63 ],
            "B": [ 10 ],
            "Y": [ 96 ]
          }
        },
        "$xor$netlist.v:422$85": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 65 ],
            "B": [ 11 ],
            "Y": [ 141 ]
          }
        },
        "$xor$netlist.v:423$86": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 67 ],
            "B": [ 12 ],
            "Y": [ 98 ]
          }
        },
        "$xor$netlist.v:424$87": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 69 ],
            "B": [ 13 ],
            "Y": [ 142 ]
          }
        },
        "$xor$netlist.v:425$88": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 71 ],
            "B": [ 14 ],
            "Y": [ 100 ]
          }
        },
        "$xor$netlist.v:426$89": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 73 ],
            "B": [ 15 ],
            "Y": [ 144 ]
          }
        },
        "$xor$netlist.v:427$90": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 75 ],
            "B": [ 16 ],
            "Y": [ 102 ]
          }
        },
        "$xor$netlist.v:428$91": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 77 ],
            "B": [ 17 ],
            "Y": [ 145 ]
          }
        },
        "$xor$netlist.v:429$92": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 79 ],
            "B": [ 18 ],
            "Y": [ 104 ]
          }
        },
        "$xor$netlist.v:430$93": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 81 ],
            "B": [ 19 ],
            "Y": [ 147 ]
          }
        },
        "$xor$netlist.v:431$94": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 83 ],
            "B": [ 20 ],
            "Y": [ 106 ]
          }
        },
        "$xor$netlist.v:432$95": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 37 ],
            "B": [ 21 ],
            "Y": [ 148 ]
          }
        },
        "$xor$netlist.v:433$96": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 38 ],
            "B": [ 22 ],
            "Y": [ 108 ]
          }
        },
        "$xor$netlist.v:434$97": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 39 ],
            "B": [ 23 ],
            "Y": [ 150 ]
          }
        },
        "$xor$netlist.v:435$98": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 40 ],
            "B": [ 24 ],
            "Y": [ 110 ]
          }
        },
        "$xor$netlist.v:436$99": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 41 ],
            "B": [ 25 ],
            "Y": [ 151 ]
          }
        },
        "$xor$netlist.v:437$100": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 42 ],
            "B": [ 26 ],
            "Y": [ 112 ]
          }
        },
        "$xor$netlist.v:438$101": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 43 ],
            "B": [ 27 ],
            "Y": [ 179 ]
          }
        },
        "$xor$netlist.v:439$102": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:288.13-288.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 44 ],
            "B": [ 28 ],
            "Y": [ 250 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "top.v:3.10-3.13"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "top.v:4.10-4.13"
          }
        },
        "_000_": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "netlist.v:6.8-6.13"
          }
        },
        "_001_": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "netlist.v:7.8-7.13"
          }
        },
        "_002_": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "netlist.v:8.8-8.13"
          }
        },
        "_003_": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "netlist.v:9.8-9.13"
          }
        },
        "_004_": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "netlist.v:10.8-10.13"
          }
        },
        "_005_": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "netlist.v:11.8-11.13"
          }
        },
        "_006_": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "netlist.v:12.8-12.13"
          }
        },
        "_007_": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "netlist.v:13.8-13.13"
          }
        },
        "_008_": {
          "hide_name": 0,
          "bits": [ 217, 183, 183, 183 ],
          "attributes": {
            "src": "netlist.v:14.14-14.19"
          }
        },
        "_009_": {
          "hide_name": 0,
          "bits": [ 218, 183 ],
          "attributes": {
            "src": "netlist.v:15.14-15.19"
          }
        },
        "_010_": {
          "hide_name": 0,
          "bits": [ 219, 183, 183, 183 ],
          "attributes": {
            "src": "netlist.v:16.14-16.19"
          }
        },
        "_011_": {
          "hide_name": 0,
          "bits": [ 220, 183 ],
          "attributes": {
            "src": "netlist.v:17.14-17.19"
          }
        },
        "_012_": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "netlist.v:18.8-18.13"
          }
        },
        "_013_": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "netlist.v:19.8-19.13"
          }
        },
        "_014_": {
          "hide_name": 0,
          "bits": [ 222, 183, 183, 183 ],
          "attributes": {
            "src": "netlist.v:20.14-20.19"
          }
        },
        "_015_": {
          "hide_name": 0,
          "bits": [ 223, 183 ],
          "attributes": {
            "src": "netlist.v:21.14-21.19"
          }
        },
        "_016_": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "netlist.v:22.8-22.13"
          }
        },
        "_017_": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "top.v:17.10-17.20"
          }
        },
        "_018_": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "top.v:19.19-19.29"
          }
        },
        "_019_": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "top.v:21.19-21.29"
          }
        },
        "_020_": {
          "hide_name": 0,
          "bits": [ 248, 249, 249, 249, 249, 249, 249, 249 ],
          "attributes": {
            "src": "netlist.v:29.14-29.19"
          }
        },
        "_021_": {
          "hide_name": 0,
          "bits": [ 186, 184, 182, 182, 182, 182, 182, 182 ],
          "attributes": {
            "src": "netlist.v:30.14-30.19"
          }
        },
        "_022_": {
          "hide_name": 0,
          "bits": [ 245, 245, 245, 245, 245, 245, 245, 245 ],
          "attributes": {
            "src": "netlist.v:31.14-31.19"
          }
        },
        "_023_": {
          "hide_name": 0,
          "bits": [ 247, 246, 247, 247, 247, 247, 247, 247 ],
          "attributes": {
            "src": "netlist.v:32.14-32.19"
          }
        },
        "_024_": {
          "hide_name": 0,
          "bits": [ 54, 115, 234, 130, 235, 167, 236, 136, 237, 170, 238, 160, 239, 173, 240, 156, 241, 176, 242, 163, 243, 180, 244, 251, 252, 253, 254, 255, 256, 257, 258, 259 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:274.23-274.25",
            "unused_bits": "23 24 25 26 27 28 29 30 31"
          }
        },
        "_025_": {
          "hide_name": 0,
          "bits": [ 211, 92, 138, 94, 139, 96, 141, 98, 142, 100, 144, 102, 145, 104, 147, 106, 148, 108, 150, 110, 151, 112, 179, 250, 260, 261, 262, 263, 264, 265, 266, 267 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:270.23-270.24",
            "unused_bits": "24 25 26 27 28 29 30 31"
          }
        },
        "_026_": {
          "hide_name": 0,
          "bits": [ 211, 210, 209, 208, 207, 206, 205, 204, 203, 202, 201, 200, 199, 198, 197, 196, 195, 194, 193, 192, 191, 190, 189, 188, 268, 269, 270, 271, 272, 273, 274, 275 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27",
            "unused_bits": "24 25 26 27 28 29 30 31"
          }
        },
        "_027_": {
          "hide_name": 0,
          "bits": [ 54, 56, 58, 60, 62, 64, 66, 68, 70, 72, 74, 76, 78, 80, 82, 84, 85, 86, 87, 88, 89, 90, 91, 276, 277, 278, 279, 280, 281, 282, 283, 284 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:214.23-214.24",
            "unused_bits": "23 24 25 26 27 28 29 30 31"
          }
        },
        "_028_": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "_029_": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "_030_": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "_031_": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "_032_": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "_033_": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "_034_": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "_035_": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "_036_": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "_037_": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "_038_": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "_039_": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "_040_": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "_041_": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "_042_": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "_043_": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "_044_": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "_045_": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "_046_": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "_047_": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "_048_": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "_049_": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "_050_": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "_051_": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "_052_": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "_053_": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "_054_": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "_055_": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "_056_": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "_057_": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "_058_": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "_059_": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "_060_": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "_061_": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "_062_": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "_063_": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "_064_": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "_065_": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "_066_": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "_067_": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "_068_": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "_069_": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "_070_": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "_071_": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "_072_": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "_073_": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "_074_": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "_075_": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "_076_": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "_077_": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "_078_": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "_079_": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "_080_": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "_081_": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "_082_": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "_083_": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "_084_": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "_085_": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "_086_": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "_087_": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "_088_": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "_089_": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "_090_": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "_091_": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "_092_": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "_093_": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "_094_": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "count": {
          "hide_name": 0,
          "bits": [ 53, 55, 57, 59, 61, 63, 65, 67, 69, 71, 73, 75, 77, 79, 81, 83, 37, 38, 39, 40, 41, 42, 43, 44, 285, 286, 287, 288, 289, 290, 291, 292 ],
          "attributes": {
            "src": "top.v:9.14-9.19",
            "unused_bits": "24 25 26 27 28 29 30 31"
          }
        },
        "count_reg[0]": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "netlist.v:203.7-203.20"
          }
        },
        "count_reg[10]": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "netlist.v:263.7-263.21"
          }
        },
        "count_reg[11]": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "netlist.v:269.7-269.21"
          }
        },
        "count_reg[12]": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "netlist.v:275.7-275.21"
          }
        },
        "count_reg[13]": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "netlist.v:281.7-281.21"
          }
        },
        "count_reg[14]": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "netlist.v:287.7-287.21"
          }
        },
        "count_reg[15]": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "netlist.v:293.7-293.21"
          }
        },
        "count_reg[16]": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "netlist.v:299.7-299.21"
          }
        },
        "count_reg[17]": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "netlist.v:305.7-305.21"
          }
        },
        "count_reg[18]": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "netlist.v:311.7-311.21"
          }
        },
        "count_reg[19]": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "netlist.v:317.7-317.21"
          }
        },
        "count_reg[1]": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "netlist.v:209.7-209.20"
          }
        },
        "count_reg[20]": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "netlist.v:323.7-323.21"
          }
        },
        "count_reg[21]": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "netlist.v:329.7-329.21"
          }
        },
        "count_reg[22]": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "netlist.v:335.7-335.21"
          }
        },
        "count_reg[23]": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "netlist.v:341.7-341.21"
          }
        },
        "count_reg[2]": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "netlist.v:215.7-215.20"
          }
        },
        "count_reg[3]": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "netlist.v:221.7-221.20"
          }
        },
        "count_reg[4]": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "netlist.v:227.7-227.20"
          }
        },
        "count_reg[5]": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "netlist.v:233.7-233.20"
          }
        },
        "count_reg[6]": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "netlist.v:239.7-239.20"
          }
        },
        "count_reg[7]": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "netlist.v:245.7-245.20"
          }
        },
        "count_reg[8]": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "netlist.v:251.7-251.20"
          }
        },
        "count_reg[9]": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "netlist.v:257.7-257.20"
          }
        },
        "enable": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "top.v:5.10-5.16"
          }
        },
        "led": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44 ],
          "attributes": {
            "src": "top.v:7.17-7.20"
          }
        },
        "state": {
          "hide_name": 0,
          "bits": [ 187, 185, 183, 183, 183, 183, 183, 183 ],
          "attributes": {
            "src": "top.v:10.13-10.18"
          }
        },
        "state_reg[0]": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "netlist.v:347.7-347.20"
          }
        },
        "state_reg[1]": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "netlist.v:353.7-353.20"
          }
        },
        "state_reg[6]": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "netlist.v:359.7-359.20"
          }
        },
        "value": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        }
      }
    }
  }
}
