// Seed: 2520044188
module module_0 ();
  always @(1'd0) begin
    $display(id_1, 1 - id_1, id_1, (1) + 1, (id_1));
  end
  logic [7:0] id_2;
  assign id_2[1'b0] = id_2;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  module_0();
  logic [7:0] id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  id_11 :
  assert property (@(id_8[1]) id_6)
  else id_11 = id_9;
  tri id_12 = 1;
endmodule
