{"Source Block": ["hdl/library/util_adc_pack/util_adc_pack.v@125:135@HdlIdDef", "\n  reg  [3:0]      enable_cnt;\n  reg  [2:0]      enable_cnt_0;\n  reg  [2:0]      enable_cnt_1;\n\n  reg  [(DATA_WIDTH * CHANNELS - 1):0]    packed_data = 0;\n  reg  [63:0]     temp_data_0 = 0;\n  reg  [63:0]     temp_data_1 = 0;\n  reg  [7:0]      path_enabled = 0;\n  reg  [7:0]      path_enabled_d1 = 0;\n  reg  [6:0]      counter_0 = 0;\n"], "Clone Blocks": [["hdl/library/util_adc_pack/util_adc_pack.v@127:137", "  reg  [2:0]      enable_cnt_0;\n  reg  [2:0]      enable_cnt_1;\n\n  reg  [(DATA_WIDTH * CHANNELS - 1):0]    packed_data = 0;\n  reg  [63:0]     temp_data_0 = 0;\n  reg  [63:0]     temp_data_1 = 0;\n  reg  [7:0]      path_enabled = 0;\n  reg  [7:0]      path_enabled_d1 = 0;\n  reg  [6:0]      counter_0 = 0;\n  reg  [7:0]      en1 = 0;\n  reg  [7:0]      en2 = 0;\n"], ["hdl/library/util_adc_pack/util_adc_pack.v@129:139", "\n  reg  [(DATA_WIDTH * CHANNELS - 1):0]    packed_data = 0;\n  reg  [63:0]     temp_data_0 = 0;\n  reg  [63:0]     temp_data_1 = 0;\n  reg  [7:0]      path_enabled = 0;\n  reg  [7:0]      path_enabled_d1 = 0;\n  reg  [6:0]      counter_0 = 0;\n  reg  [7:0]      en1 = 0;\n  reg  [7:0]      en2 = 0;\n  reg  [7:0]      en4 = 0;\n  reg  [(DATA_WIDTH * CHANNELS - 1):0]    ddata = 0;\n"], ["hdl/library/util_adc_pack/util_adc_pack.v@132:142", "  reg  [63:0]     temp_data_1 = 0;\n  reg  [7:0]      path_enabled = 0;\n  reg  [7:0]      path_enabled_d1 = 0;\n  reg  [6:0]      counter_0 = 0;\n  reg  [7:0]      en1 = 0;\n  reg  [7:0]      en2 = 0;\n  reg  [7:0]      en4 = 0;\n  reg  [(DATA_WIDTH * CHANNELS - 1):0]    ddata = 0;\n  reg             dvalid = 0;\n  reg             chan_valid = 0;\n  reg             chan_valid_d1 = 0;\n"], ["hdl/library/util_adc_pack/util_adc_pack.v@131:141", "  reg  [63:0]     temp_data_0 = 0;\n  reg  [63:0]     temp_data_1 = 0;\n  reg  [7:0]      path_enabled = 0;\n  reg  [7:0]      path_enabled_d1 = 0;\n  reg  [6:0]      counter_0 = 0;\n  reg  [7:0]      en1 = 0;\n  reg  [7:0]      en2 = 0;\n  reg  [7:0]      en4 = 0;\n  reg  [(DATA_WIDTH * CHANNELS - 1):0]    ddata = 0;\n  reg             dvalid = 0;\n  reg             chan_valid = 0;\n"], ["hdl/library/util_adc_pack/util_adc_pack.v@128:138", "  reg  [2:0]      enable_cnt_1;\n\n  reg  [(DATA_WIDTH * CHANNELS - 1):0]    packed_data = 0;\n  reg  [63:0]     temp_data_0 = 0;\n  reg  [63:0]     temp_data_1 = 0;\n  reg  [7:0]      path_enabled = 0;\n  reg  [7:0]      path_enabled_d1 = 0;\n  reg  [6:0]      counter_0 = 0;\n  reg  [7:0]      en1 = 0;\n  reg  [7:0]      en2 = 0;\n  reg  [7:0]      en4 = 0;\n"], ["hdl/library/util_adc_pack/util_adc_pack.v@126:136", "  reg  [3:0]      enable_cnt;\n  reg  [2:0]      enable_cnt_0;\n  reg  [2:0]      enable_cnt_1;\n\n  reg  [(DATA_WIDTH * CHANNELS - 1):0]    packed_data = 0;\n  reg  [63:0]     temp_data_0 = 0;\n  reg  [63:0]     temp_data_1 = 0;\n  reg  [7:0]      path_enabled = 0;\n  reg  [7:0]      path_enabled_d1 = 0;\n  reg  [6:0]      counter_0 = 0;\n  reg  [7:0]      en1 = 0;\n"], ["hdl/library/util_adc_pack/util_adc_pack.v@123:133", "  output          dvalid;\n  output          dsync;\n\n  reg  [3:0]      enable_cnt;\n  reg  [2:0]      enable_cnt_0;\n  reg  [2:0]      enable_cnt_1;\n\n  reg  [(DATA_WIDTH * CHANNELS - 1):0]    packed_data = 0;\n  reg  [63:0]     temp_data_0 = 0;\n  reg  [63:0]     temp_data_1 = 0;\n  reg  [7:0]      path_enabled = 0;\n"], ["hdl/library/util_adc_pack/util_adc_pack.v@130:140", "  reg  [(DATA_WIDTH * CHANNELS - 1):0]    packed_data = 0;\n  reg  [63:0]     temp_data_0 = 0;\n  reg  [63:0]     temp_data_1 = 0;\n  reg  [7:0]      path_enabled = 0;\n  reg  [7:0]      path_enabled_d1 = 0;\n  reg  [6:0]      counter_0 = 0;\n  reg  [7:0]      en1 = 0;\n  reg  [7:0]      en2 = 0;\n  reg  [7:0]      en4 = 0;\n  reg  [(DATA_WIDTH * CHANNELS - 1):0]    ddata = 0;\n  reg             dvalid = 0;\n"]], "Diff Content": {"Delete": [[130, "  reg  [(DATA_WIDTH * CHANNELS - 1):0]    packed_data = 0;\n"]], "Add": []}}