#set_property PACKAGE_PIN AP5      [get_ports "ADCIO_00"] ;# Bank  84 VCCO - VCC1V8   - IO_L12N_AD0N_84
#set_property IOSTANDARD  LVCMOS18 [get_ports "ADCIO_00"] ;# Bank  84 VCCO - VCC1V8   - IO_L12N_AD0N_84
set_property PACKAGE_PIN AR6      [get_ports "hmc_reset"] ;# Bank  84 VCCO - VCC1V8   - IO_L11N_AD1N_84
set_property IOSTANDARD  LVCMOS18 [get_ports "hmc_reset"] ;# Bank  84 VCCO - VCC1V8   - IO_L11N_AD1N_84
set_property PACKAGE_PIN AR7      [get_ports "spi_rx2_senb"] ;# Bank  84 VCCO - VCC1V8   - IO_L11P_AD1P_84
set_property IOSTANDARD  LVCMOS18 [get_ports "spi_rx2_senb"] ;# Bank  84 VCCO - VCC1V8   - IO_L11P_AD1P_84
set_property PACKAGE_PIN AV7      [get_ports "spi_rx3_senb"] ;# Bank  84 VCCO - VCC1V8   - IO_L10N_AD2N_84
set_property IOSTANDARD  LVCMOS18 [get_ports "spi_rx3_senb"] ;# Bank  84 VCCO - VCC1V8   - IO_L10N_AD2N_84
set_property PACKAGE_PIN AU7      [get_ports "spi_rx0_senb"] ;# Bank  84 VCCO - VCC1V8   - IO_L10P_AD2P_84
set_property IOSTANDARD  LVCMOS18 [get_ports "spi_rx0_senb"] ;# Bank  84 VCCO - VCC1V8   - IO_L10P_AD2P_84
set_property PACKAGE_PIN AV8      [get_ports "spi_rx1_senb"] ;# Bank  84 VCCO - VCC1V8   - IO_L9N_AD3N_84
set_property IOSTANDARD  LVCMOS18 [get_ports "spi_rx1_senb"] ;# Bank  84 VCCO - VCC1V8   - IO_L9N_AD3N_84
set_property PACKAGE_PIN AU8      [get_ports "spi_mosi"] ;# Bank  84 VCCO - VCC1V8   - IO_L9P_AD3P_84
set_property IOSTANDARD  LVCMOS18 [get_ports "spi_mosi"] ;# Bank  84 VCCO - VCC1V8   - IO_L9P_AD3P_84
set_property PACKAGE_PIN AU5      [get_ports "lmx_ce"] ;# Bank  84 VCCO - VCC1V8   - IO_L7N_HDGC_AD5N_84
set_property IOSTANDARD  LVCMOS18 [get_ports "lmx_ce"] ;# Bank  84 VCCO - VCC1V8   - IO_L7N_HDGC_AD5N_84
set_property PACKAGE_PIN AT5      [get_ports "spi_lmx_senb"] ;# Bank  84 VCCO - VCC1V8   - IO_L7P_HDGC_AD5P_84
set_property IOSTANDARD  LVCMOS18 [get_ports "spi_lmx_senb"] ;# Bank  84 VCCO - VCC1V8   - IO_L7P_HDGC_AD5P_84
set_property PACKAGE_PIN AU3      [get_ports "spi_clk"] ;# Bank  84 VCCO - VCC1V8   - IO_L6N_HDGC_AD6N_84
set_property IOSTANDARD  LVCMOS18 [get_ports "spi_clk"] ;# Bank  84 VCCO - VCC1V8   - IO_L6N_HDGC_AD6N_84
#set_property PACKAGE_PIN AU4      [get_ports "ADCIO_13"] ;# Bank  84 VCCO - VCC1V8   - IO_L6P_HDGC_AD6P_84
#set_property IOSTANDARD  LVCMOS18 [get_ports "ADCIO_13"] ;# Bank  84 VCCO - VCC1V8   - IO_L6P_HDGC_AD6P_84
#set_property PACKAGE_PIN AV5      [get_ports "ADCIO_14"] ;# Bank  84 VCCO - VCC1V8   - IO_L5N_HDGC_AD7N_84
#set_property IOSTANDARD  LVCMOS18 [get_ports "ADCIO_14"] ;# Bank  84 VCCO - VCC1V8   - IO_L5N_HDGC_AD7N_84
#set_property PACKAGE_PIN AV6      [get_ports "ADCIO_15"] ;# Bank  84 VCCO - VCC1V8   - IO_L5P_HDGC_AD7P_84
#set_property IOSTANDARD  LVCMOS18 [get_ports "ADCIO_15"] ;# Bank  84 VCCO - VCC1V8   - IO_L5P_HDGC_AD7P_84
#set_property PACKAGE_PIN AU1      [get_ports "ADCIO_16"] ;# Bank  84 VCCO - VCC1V8   - IO_L4N_AD8N_84
#set_property IOSTANDARD  LVCMOS18 [get_ports "ADCIO_16"] ;# Bank  84 VCCO - VCC1V8   - IO_L4N_AD8N_84
#set_property PACKAGE_PIN AU2      [get_ports "spi_ti_clk"] ;# Bank  84 VCCO - VCC1V8   - IO_L4P_AD8P_84
#set_property IOSTANDARD  LVCMOS18 [get_ports "spi_ti_clk"] ;# Bank  84 VCCO - VCC1V8   - IO_L4P_AD8P_84

set_property PACKAGE_PIN A7       [get_ports "spi_tx1_senb"] ;# Bank  87 VCCO - VCC1V8   - IO_L11P_AD9P_87
set_property IOSTANDARD  LVCMOS18 [get_ports "spi_tx1_senb"] ;# Bank  87 VCCO - VCC1V8   - IO_L11P_AD9P_87
set_property PACKAGE_PIN A5       [get_ports "spi_tx3_senb"] ;# Bank  87 VCCO - VCC1V8   - IO_L10N_AD10N_87
set_property IOSTANDARD  LVCMOS18 [get_ports "spi_tx3_senb"] ;# Bank  87 VCCO - VCC1V8   - IO_L10N_AD10N_87
set_property PACKAGE_PIN B5       [get_ports "spi_tx0_senb"] ;# Bank  87 VCCO - VCC1V8   - IO_L10P_AD10P_87
set_property IOSTANDARD  LVCMOS18 [get_ports "spi_tx0_senb"] ;# Bank  87 VCCO - VCC1V8   - IO_L10P_AD10P_87
set_property PACKAGE_PIN C5       [get_ports "spi_tx2_senb"] ;# Bank  87 VCCO - VCC1V8   - IO_L9N_AD11N_87
set_property IOSTANDARD  LVCMOS18 [get_ports "spi_tx2_senb"] ;# Bank  87 VCCO - VCC1V8   - IO_L9N_AD11N_87
#set_property PACKAGE_PIN D9       [get_ports "DACIO_13"] ;# Bank  87 VCCO - VCC1V8   - IO_L6P_HDGC_87
#set_property IOSTANDARD  LVCMOS18 [get_ports "DACIO_13"] ;# Bank  87 VCCO - VCC1V8   - IO_L6P_HDGC_87
#set_property PACKAGE_PIN C7       [get_ports "DACIO_14"] ;# Bank  87 VCCO - VCC1V8   - IO_L5N_HDGC_87
#set_property IOSTANDARD  LVCMOS18 [get_ports "DACIO_14"] ;# Bank  87 VCCO - VCC1V8   - IO_L5N_HDGC_87
#set_property PACKAGE_PIN C8       [get_ports "DACIO_15"] ;# Bank  87 VCCO - VCC1V8   - IO_L5P_HDGC_87
#set_property IOSTANDARD  LVCMOS18 [get_ports "DACIO_15"] ;# Bank  87 VCCO - VCC1V8   - IO_L5P_HDGC_87
#set_property PACKAGE_PIN C10      [get_ports "DACIO_16"] ;# Bank  87 VCCO - VCC1V8   - IO_L4N_AD12N_87
#set_property IOSTANDARD  LVCMOS18 [get_ports "DACIO_16"] ;# Bank  87 VCCO - VCC1V8   - IO_L4N_AD12N_87
#set_property PACKAGE_PIN D10      [get_ports "DACIO_17"] ;# Bank  87 VCCO - VCC1V8   - IO_L4P_AD12P_87
#set_property IOSTANDARD  LVCMOS18 [get_ports "DACIO_17"] ;# Bank  87 VCCO - VCC1V8   - IO_L4P_AD12P_87
set_property PACKAGE_PIN D6       [get_ports "spi_axi_error"] ;# Bank  87 VCCO - VCC1V8   - IO_L3N_AD13N_87
set_property IOSTANDARD  LVCMOS18 [get_ports "spi_axi_error"] ;# Bank  87 VCCO - VCC1V8   - IO_L3N_AD13N_87
#set_property PACKAGE_PIN E7       [get_ports "DACIO_19"] ;# Bank  87 VCCO - VCC1V8   - IO_L3P_AD13P_87
#set_property IOSTANDARD  LVCMOS18 [get_ports "DACIO_19"] ;# Bank  87 VCCO - VCC1V8   - IO_L3P_AD13P_87