Warning (10268): Verilog HDL information at maquina.v(20): always construct contains both blocking and non-blocking assignments File: C:/vs code_projetos/ISL/Trabalho-Pratico-02-Circuitos-Sequenciais/maquina.v Line: 20
