

================================================================
== Vivado HLS Report for 'nnet'
================================================================
* Date:           Wed Apr 25 19:19:56 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.22|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1255479|  1255479|  1255479|  1255479|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+--------+--------+--------+--------+---------+
        |                        |             |     Latency     |     Interval    | Pipeline|
        |        Instance        |    Module   |   min  |   max  |   min  |   max  |   Type  |
        +------------------------+-------------+--------+--------+--------+--------+---------+
        |grp_conv_layer2_fu_323  |conv_layer2  |  387137|  387137|  387137|  387137|   none  |
        |grp_conv_layer1_fu_335  |conv_layer1  |  505089|  505089|  505089|  505089|   none  |
        |grp_pool_layer1_fu_347  |pool_layer1  |   30033|   30033|   30033|   30033|   none  |
        |grp_pool_layer2_fu_355  |pool_layer2  |   11169|   11169|   11169|   11169|   none  |
        |grp_flatten_fu_363      |flatten      |    1237|    1237|    1237|    1237|   none  |
        +------------------------+-------------+--------+--------+--------+--------+---------+

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  276840|  276840|      2307|          -|          -|   120|    no    |
        | + Loop 1.1  |    2304|    2304|         4|          -|          -|   576|    no    |
        |- Loop 2     |   40572|   40572|       483|          -|          -|    84|    no    |
        | + Loop 2.1  |     480|     480|         4|          -|          -|   120|    no    |
        |- Loop 3     |    3390|    3390|       339|          -|          -|    10|    no    |
        | + Loop 3.1  |     336|     336|         4|          -|          -|    84|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      1|       0|    558|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      2|    1002|   2227|
|Memory           |      165|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    493|
|Register         |        -|      -|     508|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      169|      5|    1510|   3278|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       60|      2|       1|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+-----+-----+
    |        Instance        |    Module   | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------+-------------+---------+-------+-----+-----+
    |grp_conv_layer1_fu_335  |conv_layer1  |        3|      1|  318|  515|
    |grp_conv_layer2_fu_323  |conv_layer2  |        1|      1|  363|  609|
    |grp_flatten_fu_363      |flatten      |        0|      0|   60|  227|
    |grp_pool_layer1_fu_347  |pool_layer1  |        0|      0|  133|  451|
    |grp_pool_layer2_fu_355  |pool_layer2  |        0|      0|  128|  425|
    +------------------------+-------------+---------+-------+-----+-----+
    |Total                   |             |        4|      2| 1002| 2227|
    +------------------------+-------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |nnet_mul_mul_24s_hbi_U20  |nnet_mul_mul_24s_hbi  |  i0 * i1  |
    |nnet_mul_mul_24s_lbW_U19  |nnet_mul_mul_24s_lbW  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |fc_layer1_weights_V_U  |nnet_fc_layer1_weibs  |      144|  0|   0|  69120|   18|     1|      1244160|
    |fc_layer2_weights_V_U  |nnet_fc_layer2_wejbC  |       19|  0|   0|  10080|   19|     1|       191520|
    |fc_layer3_weights_V_U  |nnet_fc_layer3_wekbM  |        2|  0|   0|    840|   20|     1|        16800|
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                  |                      |      165|  0|   0|  80040|   57|     3|      1452480|
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |p_Val2_7_fu_699_p2     |     *    |      1|  0|  40|          24|          20|
    |i_3_fu_511_p2          |     +    |      0|  0|  15|           7|           1|
    |i_4_fu_621_p2          |     +    |      0|  0|  13|           4|           1|
    |i_fu_377_p2            |     +    |      0|  0|  15|           7|           1|
    |j_3_fu_532_p2          |     +    |      0|  0|  15|           7|           1|
    |j_4_fu_642_p2          |     +    |      0|  0|  15|           7|           1|
    |j_fu_398_p2            |     +    |      0|  0|  17|          10|           1|
    |next_mul_fu_543_p2     |     +    |      0|  0|  21|          14|           7|
    |p_Val2_2_fu_466_p2     |     +    |      0|  0|  51|          44|          44|
    |p_Val2_5_fu_576_p2     |     +    |      0|  0|  51|          44|          44|
    |p_Val2_8_fu_716_p2     |     +    |      0|  0|  51|          44|          44|
    |tmp_36_fu_439_p2       |     +    |      0|  0|  11|          18|          18|
    |tmp_38_fu_549_p2       |     +    |      0|  0|  21|          14|          14|
    |tmp_42_fu_677_p2       |     +    |      0|  0|  11|          11|          11|
    |tmp_43_fu_683_p2       |     +    |      0|  0|  11|          11|          11|
    |tmp_35_fu_433_p2       |     -    |      0|  0|  11|          18|          18|
    |exitcond5_i_fu_615_p2  |   icmp   |      0|  0|   9|           4|           4|
    |exitcond6_i_fu_505_p2  |   icmp   |      0|  0|  11|           7|           7|
    |exitcond7_i_fu_371_p2  |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_i1_fu_526_p2  |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_i2_fu_636_p2  |   icmp   |      0|  0|  11|           7|           7|
    |exitcond_i_fu_392_p2   |   icmp   |      0|  0|  13|          10|          10|
    |tmp_i_i1_fu_596_p2     |   icmp   |      0|  0|  18|          24|           1|
    |tmp_i_i2_fu_736_p2     |   icmp   |      0|  0|  18|          24|           1|
    |tmp_i_i_fu_486_p2      |   icmp   |      0|  0|  18|          24|           1|
    |a_V_i_i1_fu_602_p3     |  select  |      0|  0|  23|           1|          23|
    |a_V_i_i2_fu_742_p3     |  select  |      0|  0|  23|           1|          23|
    |a_V_i_i_fu_492_p3      |  select  |      0|  0|  23|           1|          23|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      1|  0| 558|         401|         347|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |  133|         29|    1|         29|
    |conv_layer1_out_V_address0  |   15|          3|   13|         39|
    |conv_layer1_out_V_ce0       |   15|          3|    1|          3|
    |conv_layer1_out_V_we0       |    9|          2|    1|          2|
    |conv_layer2_out_V_address0  |   15|          3|   12|         36|
    |conv_layer2_out_V_ce0       |   15|          3|    1|          3|
    |conv_layer2_out_V_we0       |    9|          2|    1|          2|
    |fc_layer1_out_V_address0    |   15|          3|    7|         21|
    |fc_layer1_out_V_d0          |   15|          3|   24|         72|
    |fc_layer2_out_V_address0    |   15|          3|    7|         21|
    |fc_layer2_out_V_d0          |   15|          3|   24|         72|
    |fc_layer3_out_V_d0          |   15|          3|   24|         72|
    |flatten_out_V_address0      |   15|          3|   10|         30|
    |flatten_out_V_ce0           |   15|          3|    1|          3|
    |flatten_out_V_we0           |    9|          2|    1|          2|
    |i_i1_reg_288                |    9|          2|    4|          8|
    |i_i8_reg_242                |    9|          2|    7|         14|
    |i_i_reg_207                 |    9|          2|    7|         14|
    |j_i1_reg_266                |    9|          2|    7|         14|
    |j_i2_reg_312                |    9|          2|    7|         14|
    |j_i_reg_231                 |    9|          2|   10|         20|
    |p_Val2_3_reg_253            |    9|          2|   24|         48|
    |p_Val2_6_reg_299            |    9|          2|   24|         48|
    |p_Val2_s_reg_218            |    9|          2|   24|         48|
    |phi_mul_reg_277             |    9|          2|   14|         28|
    |pool_layer1_out_V_address0  |   15|          3|   11|         33|
    |pool_layer1_out_V_ce0       |   15|          3|    1|          3|
    |pool_layer1_out_V_we0       |    9|          2|    1|          2|
    |pool_layer2_out_V_address0  |   15|          3|   10|         30|
    |pool_layer2_out_V_ce0       |   15|          3|    1|          3|
    |pool_layer2_out_V_we0       |    9|          2|    1|          2|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  493|        104|  281|        736|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  28|   0|   28|          0|
    |ap_reg_grp_conv_layer1_fu_335_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_conv_layer2_fu_323_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_flatten_fu_363_ap_start      |   1|   0|    1|          0|
    |ap_reg_grp_pool_layer1_fu_347_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_pool_layer2_fu_355_ap_start  |   1|   0|    1|          0|
    |fc_layer1_out_V_addr_reg_780            |   7|   0|    7|          0|
    |fc_layer1_out_V_load_reg_869            |  24|   0|   24|          0|
    |fc_layer1_weights_V_1_reg_803           |  18|   0|   18|          0|
    |fc_layer2_out_V_addr_reg_836            |   7|   0|    7|          0|
    |fc_layer2_out_V_load_reg_925            |  24|   0|   24|          0|
    |fc_layer2_weights_V_1_reg_864           |  19|   0|   19|          0|
    |fc_layer3_out_V_addr_reg_897            |   4|   0|    4|          0|
    |fc_layer3_weights_V_1_reg_920           |  20|   0|   20|          0|
    |flatten_out_V_load_reg_808              |  24|   0|   24|          0|
    |i_3_reg_826                             |   7|   0|    7|          0|
    |i_4_reg_887                             |   4|   0|    4|          0|
    |i_i1_reg_288                            |   4|   0|    4|          0|
    |i_i8_reg_242                            |   7|   0|    7|          0|
    |i_i_reg_207                             |   7|   0|    7|          0|
    |i_reg_770                               |   7|   0|    7|          0|
    |j_3_reg_844                             |   7|   0|    7|          0|
    |j_4_reg_905                             |   7|   0|    7|          0|
    |j_i1_reg_266                            |   7|   0|    7|          0|
    |j_i2_reg_312                            |   7|   0|    7|          0|
    |j_i_reg_231                             |  10|   0|   10|          0|
    |j_reg_788                               |  10|   0|   10|          0|
    |next_mul_reg_849                        |  14|   0|   14|          0|
    |p_Val2_1_reg_813                        |  41|   0|   41|          0|
    |p_Val2_3_reg_253                        |  24|   0|   24|          0|
    |p_Val2_4_reg_874                        |  42|   0|   42|          0|
    |p_Val2_6_reg_299                        |  24|   0|   24|          0|
    |p_Val2_7_reg_930                        |  43|   0|   43|          0|
    |p_Val2_s_reg_218                        |  24|   0|   24|          0|
    |phi_mul_reg_277                         |  14|   0|   14|          0|
    |tmp_i1_cast_reg_892                     |   4|   0|   11|          7|
    |tmp_i9_cast_reg_831                     |   7|   0|   14|          7|
    |tmp_i_cast_reg_775                      |   7|   0|   18|         11|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 508|   0|  533|         25|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |        nnet       | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |        nnet       | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |        nnet       | return value |
|ap_done                     | out |    1| ap_ctrl_hs |        nnet       | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |        nnet       | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |        nnet       | return value |
|conv_layer1_out_V_address0  | out |   13|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_ce0       | out |    1|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_we0       | out |    1|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_d0        | out |   24|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_q0        |  in |   24|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer2_out_V_address0  | out |   12|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_ce0       | out |    1|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_we0       | out |    1|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_d0        | out |   24|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_q0        |  in |   24|  ap_memory | conv_layer2_out_V |     array    |
|pool_layer1_out_V_address0  | out |   11|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_ce0       | out |    1|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_we0       | out |    1|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_d0        | out |   24|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_q0        |  in |   24|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer2_out_V_address0  | out |   10|  ap_memory | pool_layer2_out_V |     array    |
|pool_layer2_out_V_ce0       | out |    1|  ap_memory | pool_layer2_out_V |     array    |
|pool_layer2_out_V_we0       | out |    1|  ap_memory | pool_layer2_out_V |     array    |
|pool_layer2_out_V_d0        | out |   24|  ap_memory | pool_layer2_out_V |     array    |
|pool_layer2_out_V_q0        |  in |   24|  ap_memory | pool_layer2_out_V |     array    |
|flatten_out_V_address0      | out |   10|  ap_memory |   flatten_out_V   |     array    |
|flatten_out_V_ce0           | out |    1|  ap_memory |   flatten_out_V   |     array    |
|flatten_out_V_we0           | out |    1|  ap_memory |   flatten_out_V   |     array    |
|flatten_out_V_d0            | out |   24|  ap_memory |   flatten_out_V   |     array    |
|flatten_out_V_q0            |  in |   24|  ap_memory |   flatten_out_V   |     array    |
|fc_layer1_out_V_address0    | out |    7|  ap_memory |  fc_layer1_out_V  |     array    |
|fc_layer1_out_V_ce0         | out |    1|  ap_memory |  fc_layer1_out_V  |     array    |
|fc_layer1_out_V_we0         | out |    1|  ap_memory |  fc_layer1_out_V  |     array    |
|fc_layer1_out_V_d0          | out |   24|  ap_memory |  fc_layer1_out_V  |     array    |
|fc_layer1_out_V_q0          |  in |   24|  ap_memory |  fc_layer1_out_V  |     array    |
|fc_layer2_out_V_address0    | out |    7|  ap_memory |  fc_layer2_out_V  |     array    |
|fc_layer2_out_V_ce0         | out |    1|  ap_memory |  fc_layer2_out_V  |     array    |
|fc_layer2_out_V_we0         | out |    1|  ap_memory |  fc_layer2_out_V  |     array    |
|fc_layer2_out_V_d0          | out |   24|  ap_memory |  fc_layer2_out_V  |     array    |
|fc_layer2_out_V_q0          |  in |   24|  ap_memory |  fc_layer2_out_V  |     array    |
|fc_layer3_out_V_address0    | out |    4|  ap_memory |  fc_layer3_out_V  |     array    |
|fc_layer3_out_V_ce0         | out |    1|  ap_memory |  fc_layer3_out_V  |     array    |
|fc_layer3_out_V_we0         | out |    1|  ap_memory |  fc_layer3_out_V  |     array    |
|fc_layer3_out_V_d0          | out |   24|  ap_memory |  fc_layer3_out_V  |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / (!exitcond7_i)
	17  / (exitcond7_i)
12 --> 
	13  / (!exitcond_i)
	16  / (exitcond_i)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	12  / true
16 --> 
	11  / true
17 --> 
	18  / (!exitcond6_i)
	23  / (exitcond6_i)
18 --> 
	19  / (!exitcond_i1)
	22  / (exitcond_i1)
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	18  / true
22 --> 
	17  / true
23 --> 
	24  / (!exitcond5_i)
24 --> 
	25  / (!exitcond_i2)
	28  / (exitcond_i2)
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	24  / true
28 --> 
	23  / true

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 29 [2/2] (0.00ns)   --->   "call fastcc void @conv_layer1([6728 x i24]* %conv_layer1_out_V)" [nnet/solution1/nnet.cpp:154]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer1([6728 x i24]* %conv_layer1_out_V)" [nnet/solution1/nnet.cpp:154]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 3> : 0.00ns
ST_3 : Operation 31 [2/2] (0.00ns)   --->   "call fastcc void @pool_layer1([1568 x i24]* %pool_layer1_out_V, [6728 x i24]* %conv_layer1_out_V)" [nnet/solution1/nnet.cpp:155]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 32 [1/2] (0.00ns)   --->   "call fastcc void @pool_layer1([1568 x i24]* %pool_layer1_out_V, [6728 x i24]* %conv_layer1_out_V)" [nnet/solution1/nnet.cpp:155]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 5> : 0.00ns
ST_5 : Operation 33 [2/2] (0.00ns)   --->   "call fastcc void @conv_layer2([2704 x i24]* %conv_layer2_out_V, [1568 x i24]* %pool_layer1_out_V)" [nnet/solution1/nnet.cpp:158]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 6> : 0.00ns
ST_6 : Operation 34 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer2([2704 x i24]* %conv_layer2_out_V, [1568 x i24]* %pool_layer1_out_V)" [nnet/solution1/nnet.cpp:158]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 7> : 0.00ns
ST_7 : Operation 35 [2/2] (0.00ns)   --->   "call fastcc void @pool_layer2([576 x i24]* %pool_layer2_out_V, [2704 x i24]* %conv_layer2_out_V)" [nnet/solution1/nnet.cpp:159]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 0.00ns
ST_8 : Operation 36 [1/2] (0.00ns)   --->   "call fastcc void @pool_layer2([576 x i24]* %pool_layer2_out_V, [2704 x i24]* %conv_layer2_out_V)" [nnet/solution1/nnet.cpp:159]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 9> : 0.00ns
ST_9 : Operation 37 [2/2] (0.00ns)   --->   "call fastcc void @flatten([576 x i24]* %flatten_out_V, [576 x i24]* %pool_layer2_out_V)" [nnet/solution1/nnet.cpp:161]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 10> : 1.77ns
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6728 x i24]* %conv_layer1_out_V), !map !103"
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2704 x i24]* %conv_layer2_out_V), !map !110"
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1568 x i24]* %pool_layer1_out_V), !map !117"
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([576 x i24]* %pool_layer2_out_V), !map !123"
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([576 x i24]* %flatten_out_V), !map !129"
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([120 x i24]* %fc_layer1_out_V), !map !135"
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([84 x i24]* %fc_layer2_out_V), !map !141"
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i24]* %fc_layer3_out_V), !map !147"
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @nnet_str) nounwind"
ST_10 : Operation 47 [1/2] (0.00ns)   --->   "call fastcc void @flatten([576 x i24]* %flatten_out_V, [576 x i24]* %pool_layer2_out_V)" [nnet/solution1/nnet.cpp:161]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 48 [1/1] (1.76ns)   --->   "br label %1" [nnet/solution1/nnet.cpp:112->nnet/solution1/nnet.cpp:163]

 <State 11> : 1.87ns
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%i_i = phi i7 [ 0, %0 ], [ %i, %5 ]"
ST_11 : Operation 50 [1/1] (1.48ns)   --->   "%exitcond7_i = icmp eq i7 %i_i, -8" [nnet/solution1/nnet.cpp:112->nnet/solution1/nnet.cpp:163]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"
ST_11 : Operation 52 [1/1] (1.87ns)   --->   "%i = add i7 %i_i, 1" [nnet/solution1/nnet.cpp:112->nnet/solution1/nnet.cpp:163]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %exitcond7_i, label %fc_layer1.exit.preheader, label %2" [nnet/solution1/nnet.cpp:112->nnet/solution1/nnet.cpp:163]
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_i = zext i7 %i_i to i64" [nnet/solution1/nnet.cpp:114->nnet/solution1/nnet.cpp:163]
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i7 %i_i to i18" [nnet/solution1/nnet.cpp:114->nnet/solution1/nnet.cpp:163]
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%fc_layer1_out_V_addr = getelementptr [120 x i24]* %fc_layer1_out_V, i64 0, i64 %tmp_i" [nnet/solution1/nnet.cpp:114->nnet/solution1/nnet.cpp:163]
ST_11 : Operation 57 [1/1] (1.76ns)   --->   "br label %3" [nnet/solution1/nnet.cpp:115->nnet/solution1/nnet.cpp:163]
ST_11 : Operation 58 [1/1] (1.76ns)   --->   "br label %fc_layer1.exit" [nnet/solution1/nnet.cpp:126->nnet/solution1/nnet.cpp:164]

 <State 12> : 7.22ns
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i24 [ 0, %2 ], [ %tmp_44_i, %4 ]" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%j_i = phi i10 [ 0, %2 ], [ %j, %4 ]"
ST_12 : Operation 61 [1/1] (3.25ns)   --->   "store i24 %p_Val2_s, i24* %fc_layer1_out_V_addr, align 4" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>
ST_12 : Operation 62 [1/1] (1.77ns)   --->   "%exitcond_i = icmp eq i10 %j_i, -448" [nnet/solution1/nnet.cpp:115->nnet/solution1/nnet.cpp:163]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)"
ST_12 : Operation 64 [1/1] (1.95ns)   --->   "%j = add i10 %j_i, 1" [nnet/solution1/nnet.cpp:115->nnet/solution1/nnet.cpp:163]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %5, label %4" [nnet/solution1/nnet.cpp:115->nnet/solution1/nnet.cpp:163]
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_i_21 = zext i10 %j_i to i64" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %j_i, i7 0)" [nnet/solution1/nnet.cpp:115->nnet/solution1/nnet.cpp:163]
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i17 %tmp to i18" [nnet/solution1/nnet.cpp:115->nnet/solution1/nnet.cpp:163]
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_s = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %j_i, i3 0)" [nnet/solution1/nnet.cpp:115->nnet/solution1/nnet.cpp:163]
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i13 %tmp_s to i18" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]
ST_12 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_35 = sub i18 %p_shl_cast, %p_shl1_cast" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 72 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%tmp_36 = add i18 %tmp_35, %tmp_i_cast" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_53_cast = sext i18 %tmp_36 to i64" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_s = getelementptr [69120 x i18]* @fc_layer1_weights_V, i64 0, i64 %tmp_53_cast" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]
ST_12 : Operation 75 [2/2] (3.25ns)   --->   "%fc_layer1_weights_V_1 = load i18* %fc_layer1_weights_V_s, align 4" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 840> <ROM>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%flatten_out_V_addr = getelementptr [576 x i24]* %flatten_out_V, i64 0, i64 %tmp_i_21" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]
ST_12 : Operation 77 [2/2] (3.25ns)   --->   "%flatten_out_V_load = load i24* %flatten_out_V_addr, align 4" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>

 <State 13> : 3.25ns
ST_13 : Operation 78 [1/2] (3.25ns)   --->   "%fc_layer1_weights_V_1 = load i18* %fc_layer1_weights_V_s, align 4" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 840> <ROM>
ST_13 : Operation 79 [1/2] (3.25ns)   --->   "%flatten_out_V_load = load i24* %flatten_out_V_addr, align 4" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>

 <State 14> : 6.38ns
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i18 %fc_layer1_weights_V_1 to i41" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i24 %flatten_out_V_load to i41" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]
ST_14 : Operation 82 [1/1] (6.38ns)   --->   "%p_Val2_1 = mul i41 %OP2_V_cast, %OP1_V_cast" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 15> : 2.99ns
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_41_i = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %p_Val2_s, i20 0)" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_42_i_cast = sext i41 %p_Val2_1 to i44" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]
ST_15 : Operation 85 [1/1] (2.98ns)   --->   "%p_Val2_2 = add i44 %tmp_42_i_cast, %tmp_41_i" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_44_i = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_2, i32 20, i32 43)" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "br label %3" [nnet/solution1/nnet.cpp:115->nnet/solution1/nnet.cpp:163]

 <State 16> : 7.07ns
ST_16 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i24 %p_Val2_s to i23" [nnet/solution1/nnet.cpp:117->nnet/solution1/nnet.cpp:163]
ST_16 : Operation 89 [1/1] (2.45ns)   --->   "%tmp_i_i = icmp sgt i24 %p_Val2_s, 0" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet/solution1/nnet.cpp:118->nnet/solution1/nnet.cpp:163]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 90 [1/1] (1.37ns)   --->   "%a_V_i_i = select i1 %tmp_i_i, i23 %tmp_34, i23 0" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet/solution1/nnet.cpp:118->nnet/solution1/nnet.cpp:163]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 91 [1/1] (0.00ns)   --->   "%a_V_i_i_cast = zext i23 %a_V_i_i to i24" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet/solution1/nnet.cpp:118->nnet/solution1/nnet.cpp:163]
ST_16 : Operation 92 [1/1] (3.25ns)   --->   "store i24 %a_V_i_i_cast, i24* %fc_layer1_out_V_addr, align 4" [nnet/solution1/nnet.cpp:118->nnet/solution1/nnet.cpp:163]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>
ST_16 : Operation 93 [1/1] (0.00ns)   --->   "br label %1" [nnet/solution1/nnet.cpp:112->nnet/solution1/nnet.cpp:163]

 <State 17> : 1.87ns
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "%i_i8 = phi i7 [ %i_3, %9 ], [ 0, %fc_layer1.exit.preheader ]"
ST_17 : Operation 95 [1/1] (1.48ns)   --->   "%exitcond6_i = icmp eq i7 %i_i8, -44" [nnet/solution1/nnet.cpp:126->nnet/solution1/nnet.cpp:164]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 96 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"
ST_17 : Operation 97 [1/1] (1.87ns)   --->   "%i_3 = add i7 %i_i8, 1" [nnet/solution1/nnet.cpp:126->nnet/solution1/nnet.cpp:164]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %exitcond6_i, label %fc_layer2.exit.preheader, label %6" [nnet/solution1/nnet.cpp:126->nnet/solution1/nnet.cpp:164]
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_i9 = zext i7 %i_i8 to i64" [nnet/solution1/nnet.cpp:128->nnet/solution1/nnet.cpp:164]
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_i9_cast = zext i7 %i_i8 to i14" [nnet/solution1/nnet.cpp:128->nnet/solution1/nnet.cpp:164]
ST_17 : Operation 101 [1/1] (0.00ns)   --->   "%fc_layer2_out_V_addr = getelementptr [84 x i24]* %fc_layer2_out_V, i64 0, i64 %tmp_i9" [nnet/solution1/nnet.cpp:128->nnet/solution1/nnet.cpp:164]
ST_17 : Operation 102 [1/1] (1.76ns)   --->   "br label %7" [nnet/solution1/nnet.cpp:129->nnet/solution1/nnet.cpp:164]
ST_17 : Operation 103 [1/1] (1.76ns)   --->   "br label %fc_layer2.exit" [nnet/solution1/nnet.cpp:140->nnet/solution1/nnet.cpp:165]

 <State 18> : 5.29ns
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i24 [ 0, %6 ], [ %tmp_39_i, %8 ]" [nnet/solution1/nnet.cpp:130->nnet/solution1/nnet.cpp:164]
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%j_i1 = phi i7 [ 0, %6 ], [ %j_3, %8 ]"
ST_18 : Operation 106 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %6 ], [ %next_mul, %8 ]"
ST_18 : Operation 107 [1/1] (3.25ns)   --->   "store i24 %p_Val2_3, i24* %fc_layer2_out_V_addr, align 4" [nnet/solution1/nnet.cpp:130->nnet/solution1/nnet.cpp:164]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>
ST_18 : Operation 108 [1/1] (1.48ns)   --->   "%exitcond_i1 = icmp eq i7 %j_i1, -8" [nnet/solution1/nnet.cpp:129->nnet/solution1/nnet.cpp:164]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 109 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"
ST_18 : Operation 110 [1/1] (1.87ns)   --->   "%j_3 = add i7 %j_i1, 1" [nnet/solution1/nnet.cpp:129->nnet/solution1/nnet.cpp:164]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %exitcond_i1, label %9, label %8" [nnet/solution1/nnet.cpp:129->nnet/solution1/nnet.cpp:164]
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_i1 = zext i7 %j_i1 to i64" [nnet/solution1/nnet.cpp:130->nnet/solution1/nnet.cpp:164]
ST_18 : Operation 113 [1/1] (2.03ns)   --->   "%next_mul = add i14 %phi_mul, 84"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 114 [1/1] (2.03ns)   --->   "%tmp_38 = add i14 %phi_mul, %tmp_i9_cast" [nnet/solution1/nnet.cpp:130->nnet/solution1/nnet.cpp:164]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_55_cast = zext i14 %tmp_38 to i64" [nnet/solution1/nnet.cpp:130->nnet/solution1/nnet.cpp:164]
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%fc_layer2_weights_V_s = getelementptr [10080 x i19]* @fc_layer2_weights_V, i64 0, i64 %tmp_55_cast" [nnet/solution1/nnet.cpp:130->nnet/solution1/nnet.cpp:164]
ST_18 : Operation 117 [2/2] (3.25ns)   --->   "%fc_layer2_weights_V_1 = load i19* %fc_layer2_weights_V_s, align 4" [nnet/solution1/nnet.cpp:130->nnet/solution1/nnet.cpp:164]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 840> <ROM>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%fc_layer1_out_V_addr_1 = getelementptr [120 x i24]* %fc_layer1_out_V, i64 0, i64 %tmp_i1" [nnet/solution1/nnet.cpp:130->nnet/solution1/nnet.cpp:164]
ST_18 : Operation 119 [2/2] (3.25ns)   --->   "%fc_layer1_out_V_load = load i24* %fc_layer1_out_V_addr_1, align 4" [nnet/solution1/nnet.cpp:130->nnet/solution1/nnet.cpp:164]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>

 <State 19> : 3.25ns
ST_19 : Operation 120 [1/2] (3.25ns)   --->   "%fc_layer2_weights_V_1 = load i19* %fc_layer2_weights_V_s, align 4" [nnet/solution1/nnet.cpp:130->nnet/solution1/nnet.cpp:164]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 840> <ROM>
ST_19 : Operation 121 [1/2] (3.25ns)   --->   "%fc_layer1_out_V_load = load i24* %fc_layer1_out_V_addr_1, align 4" [nnet/solution1/nnet.cpp:130->nnet/solution1/nnet.cpp:164]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>

 <State 20> : 6.38ns
ST_20 : Operation 122 [1/1] (0.00ns)   --->   "%OP1_V_1_cast = sext i19 %fc_layer2_weights_V_1 to i42" [nnet/solution1/nnet.cpp:130->nnet/solution1/nnet.cpp:164]
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "%OP2_V_1_cast = sext i24 %fc_layer1_out_V_load to i42" [nnet/solution1/nnet.cpp:130->nnet/solution1/nnet.cpp:164]
ST_20 : Operation 124 [1/1] (6.38ns)   --->   "%p_Val2_4 = mul i42 %OP2_V_1_cast, %OP1_V_1_cast" [nnet/solution1/nnet.cpp:130->nnet/solution1/nnet.cpp:164]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 21> : 2.99ns
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_36_i = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %p_Val2_3, i20 0)" [nnet/solution1/nnet.cpp:130->nnet/solution1/nnet.cpp:164]
ST_21 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_37_i_cast = sext i42 %p_Val2_4 to i44" [nnet/solution1/nnet.cpp:130->nnet/solution1/nnet.cpp:164]
ST_21 : Operation 127 [1/1] (2.98ns)   --->   "%p_Val2_5 = add i44 %tmp_37_i_cast, %tmp_36_i" [nnet/solution1/nnet.cpp:130->nnet/solution1/nnet.cpp:164]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_39_i = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5, i32 20, i32 43)" [nnet/solution1/nnet.cpp:130->nnet/solution1/nnet.cpp:164]
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "br label %7" [nnet/solution1/nnet.cpp:129->nnet/solution1/nnet.cpp:164]

 <State 22> : 7.07ns
ST_22 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i24 %p_Val2_3 to i23" [nnet/solution1/nnet.cpp:131->nnet/solution1/nnet.cpp:164]
ST_22 : Operation 131 [1/1] (2.45ns)   --->   "%tmp_i_i1 = icmp sgt i24 %p_Val2_3, 0" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet/solution1/nnet.cpp:132->nnet/solution1/nnet.cpp:164]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 132 [1/1] (1.37ns)   --->   "%a_V_i_i1 = select i1 %tmp_i_i1, i23 %tmp_37, i23 0" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet/solution1/nnet.cpp:132->nnet/solution1/nnet.cpp:164]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%a_V_i_i1_cast = zext i23 %a_V_i_i1 to i24" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet/solution1/nnet.cpp:132->nnet/solution1/nnet.cpp:164]
ST_22 : Operation 134 [1/1] (3.25ns)   --->   "store i24 %a_V_i_i1_cast, i24* %fc_layer2_out_V_addr, align 4" [nnet/solution1/nnet.cpp:132->nnet/solution1/nnet.cpp:164]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "br label %fc_layer1.exit" [nnet/solution1/nnet.cpp:126->nnet/solution1/nnet.cpp:164]

 <State 23> : 1.77ns
ST_23 : Operation 136 [1/1] (0.00ns)   --->   "%i_i1 = phi i4 [ %i_4, %13 ], [ 0, %fc_layer2.exit.preheader ]"
ST_23 : Operation 137 [1/1] (1.30ns)   --->   "%exitcond5_i = icmp eq i4 %i_i1, -6" [nnet/solution1/nnet.cpp:140->nnet/solution1/nnet.cpp:165]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 138 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"
ST_23 : Operation 139 [1/1] (1.73ns)   --->   "%i_4 = add i4 %i_i1, 1" [nnet/solution1/nnet.cpp:140->nnet/solution1/nnet.cpp:165]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %exitcond5_i, label %fc_layer3.exit, label %10" [nnet/solution1/nnet.cpp:140->nnet/solution1/nnet.cpp:165]
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_i1_25 = zext i4 %i_i1 to i64" [nnet/solution1/nnet.cpp:142->nnet/solution1/nnet.cpp:165]
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_i1_cast = zext i4 %i_i1 to i11" [nnet/solution1/nnet.cpp:142->nnet/solution1/nnet.cpp:165]
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "%fc_layer3_out_V_addr = getelementptr [10 x i24]* %fc_layer3_out_V, i64 0, i64 %tmp_i1_25" [nnet/solution1/nnet.cpp:142->nnet/solution1/nnet.cpp:165]
ST_23 : Operation 144 [1/1] (1.76ns)   --->   "br label %11" [nnet/solution1/nnet.cpp:143->nnet/solution1/nnet.cpp:165]
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "ret void" [nnet/solution1/nnet.cpp:166]

 <State 24> : 7.01ns
ST_24 : Operation 146 [1/1] (0.00ns)   --->   "%p_Val2_6 = phi i24 [ 0, %10 ], [ %tmp_34_i, %12 ]" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]
ST_24 : Operation 147 [1/1] (0.00ns)   --->   "%j_i2 = phi i7 [ 0, %10 ], [ %j_4, %12 ]"
ST_24 : Operation 148 [1/1] (2.32ns)   --->   "store i24 %p_Val2_6, i24* %fc_layer3_out_V_addr, align 4" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>
ST_24 : Operation 149 [1/1] (1.48ns)   --->   "%exitcond_i2 = icmp eq i7 %j_i2, -44" [nnet/solution1/nnet.cpp:143->nnet/solution1/nnet.cpp:165]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 150 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"
ST_24 : Operation 151 [1/1] (1.87ns)   --->   "%j_4 = add i7 %j_i2, 1" [nnet/solution1/nnet.cpp:143->nnet/solution1/nnet.cpp:165]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %exitcond_i2, label %13, label %12" [nnet/solution1/nnet.cpp:143->nnet/solution1/nnet.cpp:165]
ST_24 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_i2 = zext i7 %j_i2 to i64" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]
ST_24 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_40 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %j_i2, i3 0)" [nnet/solution1/nnet.cpp:143->nnet/solution1/nnet.cpp:165]
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i10 %tmp_40 to i11" [nnet/solution1/nnet.cpp:143->nnet/solution1/nnet.cpp:165]
ST_24 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_41 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %j_i2, i1 false)" [nnet/solution1/nnet.cpp:143->nnet/solution1/nnet.cpp:165]
ST_24 : Operation 157 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i8 %tmp_41 to i11" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]
ST_24 : Operation 158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_42 = add i11 %p_shl3_cast, %p_shl2_cast" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 159 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%tmp_43 = add i11 %tmp_42, %tmp_i1_cast" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_59_cast = zext i11 %tmp_43 to i64" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "%fc_layer3_weights_V_s = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_59_cast" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]
ST_24 : Operation 162 [2/2] (3.25ns)   --->   "%fc_layer3_weights_V_1 = load i20* %fc_layer3_weights_V_s, align 4" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 840> <ROM>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%fc_layer2_out_V_addr_1 = getelementptr [84 x i24]* %fc_layer2_out_V, i64 0, i64 %tmp_i2" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]
ST_24 : Operation 164 [2/2] (3.25ns)   --->   "%fc_layer2_out_V_load = load i24* %fc_layer2_out_V_addr_1, align 4" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>

 <State 25> : 3.25ns
ST_25 : Operation 165 [1/2] (3.25ns)   --->   "%fc_layer3_weights_V_1 = load i20* %fc_layer3_weights_V_s, align 4" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 840> <ROM>
ST_25 : Operation 166 [1/2] (3.25ns)   --->   "%fc_layer2_out_V_load = load i24* %fc_layer2_out_V_addr_1, align 4" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>

 <State 26> : 6.54ns
ST_26 : Operation 167 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = sext i20 %fc_layer3_weights_V_1 to i43" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "%OP2_V_2_cast = sext i24 %fc_layer2_out_V_load to i43" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]
ST_26 : Operation 169 [1/1] (6.54ns)   --->   "%p_Val2_7 = mul i43 %OP2_V_2_cast, %OP1_V_2_cast" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 2.99ns
ST_27 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_31_i = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %p_Val2_6, i20 0)" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]
ST_27 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_32_i_cast = sext i43 %p_Val2_7 to i44" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]
ST_27 : Operation 172 [1/1] (2.98ns)   --->   "%p_Val2_8 = add i44 %tmp_32_i_cast, %tmp_31_i" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_34_i = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_8, i32 20, i32 43)" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]
ST_27 : Operation 174 [1/1] (0.00ns)   --->   "br label %11" [nnet/solution1/nnet.cpp:143->nnet/solution1/nnet.cpp:165]

 <State 28> : 6.14ns
ST_28 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i24 %p_Val2_6 to i23" [nnet/solution1/nnet.cpp:145->nnet/solution1/nnet.cpp:165]
ST_28 : Operation 176 [1/1] (2.45ns)   --->   "%tmp_i_i2 = icmp sgt i24 %p_Val2_6, 0" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet/solution1/nnet.cpp:146->nnet/solution1/nnet.cpp:165]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 177 [1/1] (1.37ns)   --->   "%a_V_i_i2 = select i1 %tmp_i_i2, i23 %tmp_39, i23 0" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet/solution1/nnet.cpp:146->nnet/solution1/nnet.cpp:165]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 178 [1/1] (0.00ns)   --->   "%a_V_i_i2_cast = zext i23 %a_V_i_i2 to i24" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet/solution1/nnet.cpp:146->nnet/solution1/nnet.cpp:165]
ST_28 : Operation 179 [1/1] (2.32ns)   --->   "store i24 %a_V_i_i2_cast, i24* %fc_layer3_out_V_addr, align 4" [nnet/solution1/nnet.cpp:146->nnet/solution1/nnet.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>
ST_28 : Operation 180 [1/1] (0.00ns)   --->   "br label %fc_layer2.exit" [nnet/solution1/nnet.cpp:140->nnet/solution1/nnet.cpp:165]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_layer1_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_layer2_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ pool_layer1_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ pool_layer2_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ flatten_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fc_layer1_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fc_layer2_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fc_layer3_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_layer1_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ image_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer1_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer2_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer3_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_30            (call             ) [ 00000000000000000000000000000]
StgValue_32            (call             ) [ 00000000000000000000000000000]
StgValue_34            (call             ) [ 00000000000000000000000000000]
StgValue_36            (call             ) [ 00000000000000000000000000000]
StgValue_38            (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_39            (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_40            (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_41            (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_42            (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_43            (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_44            (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_45            (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_46            (spectopmodule    ) [ 00000000000000000000000000000]
StgValue_47            (call             ) [ 00000000000000000000000000000]
StgValue_48            (br               ) [ 00000000001111111000000000000]
i_i                    (phi              ) [ 00000000000100000000000000000]
exitcond7_i            (icmp             ) [ 00000000000111111000000000000]
empty                  (speclooptripcount) [ 00000000000000000000000000000]
i                      (add              ) [ 00000000001111111000000000000]
StgValue_53            (br               ) [ 00000000000000000000000000000]
tmp_i                  (zext             ) [ 00000000000000000000000000000]
tmp_i_cast             (zext             ) [ 00000000000011110000000000000]
fc_layer1_out_V_addr   (getelementptr    ) [ 00000000000011111000000000000]
StgValue_57            (br               ) [ 00000000000111111000000000000]
StgValue_58            (br               ) [ 00000000000111111111111000000]
p_Val2_s               (phi              ) [ 00000000000011111000000000000]
j_i                    (phi              ) [ 00000000000010000000000000000]
StgValue_61            (store            ) [ 00000000000000000000000000000]
exitcond_i             (icmp             ) [ 00000000000111111000000000000]
empty_20               (speclooptripcount) [ 00000000000000000000000000000]
j                      (add              ) [ 00000000000111111000000000000]
StgValue_65            (br               ) [ 00000000000000000000000000000]
tmp_i_21               (zext             ) [ 00000000000000000000000000000]
tmp                    (bitconcatenate   ) [ 00000000000000000000000000000]
p_shl_cast             (zext             ) [ 00000000000000000000000000000]
tmp_s                  (bitconcatenate   ) [ 00000000000000000000000000000]
p_shl1_cast            (zext             ) [ 00000000000000000000000000000]
tmp_35                 (sub              ) [ 00000000000000000000000000000]
tmp_36                 (add              ) [ 00000000000000000000000000000]
tmp_53_cast            (sext             ) [ 00000000000000000000000000000]
fc_layer1_weights_V_s  (getelementptr    ) [ 00000000000001000000000000000]
flatten_out_V_addr     (getelementptr    ) [ 00000000000001000000000000000]
fc_layer1_weights_V_1  (load             ) [ 00000000000000100000000000000]
flatten_out_V_load     (load             ) [ 00000000000000100000000000000]
OP1_V_cast             (sext             ) [ 00000000000000000000000000000]
OP2_V_cast             (sext             ) [ 00000000000000000000000000000]
p_Val2_1               (mul              ) [ 00000000000000010000000000000]
tmp_41_i               (bitconcatenate   ) [ 00000000000000000000000000000]
tmp_42_i_cast          (sext             ) [ 00000000000000000000000000000]
p_Val2_2               (add              ) [ 00000000000000000000000000000]
tmp_44_i               (partselect       ) [ 00000000000111111000000000000]
StgValue_87            (br               ) [ 00000000000111111000000000000]
tmp_34                 (trunc            ) [ 00000000000000000000000000000]
tmp_i_i                (icmp             ) [ 00000000000000000000000000000]
a_V_i_i                (select           ) [ 00000000000000000000000000000]
a_V_i_i_cast           (zext             ) [ 00000000000000000000000000000]
StgValue_92            (store            ) [ 00000000000000000000000000000]
StgValue_93            (br               ) [ 00000000001111111000000000000]
i_i8                   (phi              ) [ 00000000000000000100000000000]
exitcond6_i            (icmp             ) [ 00000000000000000111111000000]
empty_22               (speclooptripcount) [ 00000000000000000000000000000]
i_3                    (add              ) [ 00000000000100000111111000000]
StgValue_98            (br               ) [ 00000000000000000000000000000]
tmp_i9                 (zext             ) [ 00000000000000000000000000000]
tmp_i9_cast            (zext             ) [ 00000000000000000011110000000]
fc_layer2_out_V_addr   (getelementptr    ) [ 00000000000000000011111000000]
StgValue_102           (br               ) [ 00000000000000000111111000000]
StgValue_103           (br               ) [ 00000000000000000111111111111]
p_Val2_3               (phi              ) [ 00000000000000000011111000000]
j_i1                   (phi              ) [ 00000000000000000010000000000]
phi_mul                (phi              ) [ 00000000000000000010000000000]
StgValue_107           (store            ) [ 00000000000000000000000000000]
exitcond_i1            (icmp             ) [ 00000000000000000111111000000]
empty_23               (speclooptripcount) [ 00000000000000000000000000000]
j_3                    (add              ) [ 00000000000000000111111000000]
StgValue_111           (br               ) [ 00000000000000000000000000000]
tmp_i1                 (zext             ) [ 00000000000000000000000000000]
next_mul               (add              ) [ 00000000000000000111111000000]
tmp_38                 (add              ) [ 00000000000000000000000000000]
tmp_55_cast            (zext             ) [ 00000000000000000000000000000]
fc_layer2_weights_V_s  (getelementptr    ) [ 00000000000000000001000000000]
fc_layer1_out_V_addr_1 (getelementptr    ) [ 00000000000000000001000000000]
fc_layer2_weights_V_1  (load             ) [ 00000000000000000000100000000]
fc_layer1_out_V_load   (load             ) [ 00000000000000000000100000000]
OP1_V_1_cast           (sext             ) [ 00000000000000000000000000000]
OP2_V_1_cast           (sext             ) [ 00000000000000000000000000000]
p_Val2_4               (mul              ) [ 00000000000000000000010000000]
tmp_36_i               (bitconcatenate   ) [ 00000000000000000000000000000]
tmp_37_i_cast          (sext             ) [ 00000000000000000000000000000]
p_Val2_5               (add              ) [ 00000000000000000000000000000]
tmp_39_i               (partselect       ) [ 00000000000000000111111000000]
StgValue_129           (br               ) [ 00000000000000000111111000000]
tmp_37                 (trunc            ) [ 00000000000000000000000000000]
tmp_i_i1               (icmp             ) [ 00000000000000000000000000000]
a_V_i_i1               (select           ) [ 00000000000000000000000000000]
a_V_i_i1_cast          (zext             ) [ 00000000000000000000000000000]
StgValue_134           (store            ) [ 00000000000000000000000000000]
StgValue_135           (br               ) [ 00000000000100000111111000000]
i_i1                   (phi              ) [ 00000000000000000000000100000]
exitcond5_i            (icmp             ) [ 00000000000000000000000111111]
empty_24               (speclooptripcount) [ 00000000000000000000000000000]
i_4                    (add              ) [ 00000000000000000100000111111]
StgValue_140           (br               ) [ 00000000000000000000000000000]
tmp_i1_25              (zext             ) [ 00000000000000000000000000000]
tmp_i1_cast            (zext             ) [ 00000000000000000000000011110]
fc_layer3_out_V_addr   (getelementptr    ) [ 00000000000000000000000011111]
StgValue_144           (br               ) [ 00000000000000000000000111111]
StgValue_145           (ret              ) [ 00000000000000000000000000000]
p_Val2_6               (phi              ) [ 00000000000000000000000011111]
j_i2                   (phi              ) [ 00000000000000000000000010000]
StgValue_148           (store            ) [ 00000000000000000000000000000]
exitcond_i2            (icmp             ) [ 00000000000000000000000111111]
empty_26               (speclooptripcount) [ 00000000000000000000000000000]
j_4                    (add              ) [ 00000000000000000000000111111]
StgValue_152           (br               ) [ 00000000000000000000000000000]
tmp_i2                 (zext             ) [ 00000000000000000000000000000]
tmp_40                 (bitconcatenate   ) [ 00000000000000000000000000000]
p_shl2_cast            (zext             ) [ 00000000000000000000000000000]
tmp_41                 (bitconcatenate   ) [ 00000000000000000000000000000]
p_shl3_cast            (zext             ) [ 00000000000000000000000000000]
tmp_42                 (add              ) [ 00000000000000000000000000000]
tmp_43                 (add              ) [ 00000000000000000000000000000]
tmp_59_cast            (zext             ) [ 00000000000000000000000000000]
fc_layer3_weights_V_s  (getelementptr    ) [ 00000000000000000000000001000]
fc_layer2_out_V_addr_1 (getelementptr    ) [ 00000000000000000000000001000]
fc_layer3_weights_V_1  (load             ) [ 00000000000000000000000000100]
fc_layer2_out_V_load   (load             ) [ 00000000000000000000000000100]
OP1_V_2_cast           (sext             ) [ 00000000000000000000000000000]
OP2_V_2_cast           (sext             ) [ 00000000000000000000000000000]
p_Val2_7               (mul              ) [ 00000000000000000000000000010]
tmp_31_i               (bitconcatenate   ) [ 00000000000000000000000000000]
tmp_32_i_cast          (sext             ) [ 00000000000000000000000000000]
p_Val2_8               (add              ) [ 00000000000000000000000000000]
tmp_34_i               (partselect       ) [ 00000000000000000000000111111]
StgValue_174           (br               ) [ 00000000000000000000000111111]
tmp_39                 (trunc            ) [ 00000000000000000000000000000]
tmp_i_i2               (icmp             ) [ 00000000000000000000000000000]
a_V_i_i2               (select           ) [ 00000000000000000000000000000]
a_V_i_i2_cast          (zext             ) [ 00000000000000000000000000000]
StgValue_179           (store            ) [ 00000000000000000000000000000]
StgValue_180           (br               ) [ 00000000000000000100000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_layer1_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_out_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_layer2_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_out_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pool_layer1_out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_layer1_out_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pool_layer2_out_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_layer2_out_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="flatten_out_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten_out_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fc_layer1_out_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_out_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fc_layer2_out_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer2_out_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fc_layer3_out_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer3_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_layer1_bias_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="image_V_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_layer1_weights_s">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_layer2_bias_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_layer2_weights_s">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="fc_layer1_weights_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="fc_layer2_weights_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer2_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="fc_layer3_weights_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer3_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_layer1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_layer2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnet_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i10.i7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i24.i20"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="fc_layer1_out_V_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="24" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="7" slack="0"/>
<pin id="114" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer1_out_V_addr/11 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="7" slack="0"/>
<pin id="119" dir="0" index="1" bw="24" slack="0"/>
<pin id="120" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_61/12 StgValue_92/16 fc_layer1_out_V_load/18 "/>
</bind>
</comp>

<comp id="121" class="1004" name="fc_layer1_weights_V_s_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="18" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="18" slack="0"/>
<pin id="125" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer1_weights_V_s/12 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="17" slack="0"/>
<pin id="130" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="131" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc_layer1_weights_V_1/12 "/>
</bind>
</comp>

<comp id="133" class="1004" name="flatten_out_V_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="24" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="10" slack="0"/>
<pin id="137" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flatten_out_V_addr/12 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="0"/>
<pin id="142" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="143" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flatten_out_V_load/12 "/>
</bind>
</comp>

<comp id="145" class="1004" name="fc_layer2_out_V_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="24" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="7" slack="0"/>
<pin id="149" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer2_out_V_addr/17 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="0" index="1" bw="24" slack="0"/>
<pin id="155" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_107/18 StgValue_134/22 fc_layer2_out_V_load/24 "/>
</bind>
</comp>

<comp id="156" class="1004" name="fc_layer2_weights_V_s_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="19" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="14" slack="0"/>
<pin id="160" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer2_weights_V_s/18 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="14" slack="0"/>
<pin id="165" dir="0" index="1" bw="19" slack="2147483647"/>
<pin id="166" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc_layer2_weights_V_1/18 "/>
</bind>
</comp>

<comp id="168" class="1004" name="fc_layer1_out_V_addr_1_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="24" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="7" slack="0"/>
<pin id="172" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer1_out_V_addr_1/18 "/>
</bind>
</comp>

<comp id="176" class="1004" name="fc_layer3_out_V_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="24" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer3_out_V_addr/23 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="1"/>
<pin id="185" dir="0" index="1" bw="24" slack="0"/>
<pin id="186" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_148/24 StgValue_179/28 "/>
</bind>
</comp>

<comp id="187" class="1004" name="fc_layer3_weights_V_s_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="20" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="11" slack="0"/>
<pin id="191" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer3_weights_V_s/24 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="0"/>
<pin id="196" dir="0" index="1" bw="20" slack="2147483647"/>
<pin id="197" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc_layer3_weights_V_1/24 "/>
</bind>
</comp>

<comp id="199" class="1004" name="fc_layer2_out_V_addr_1_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="24" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="7" slack="0"/>
<pin id="203" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer2_out_V_addr_1/24 "/>
</bind>
</comp>

<comp id="207" class="1005" name="i_i_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="1"/>
<pin id="209" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="i_i_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="7" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/11 "/>
</bind>
</comp>

<comp id="218" class="1005" name="p_Val2_s_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="24" slack="1"/>
<pin id="220" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_Val2_s_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="24" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/12 "/>
</bind>
</comp>

<comp id="231" class="1005" name="j_i_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="1"/>
<pin id="233" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="j_i_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="10" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/12 "/>
</bind>
</comp>

<comp id="242" class="1005" name="i_i8_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="1"/>
<pin id="244" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_i8 (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="i_i8_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="7" slack="0"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="1" slack="1"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i8/17 "/>
</bind>
</comp>

<comp id="253" class="1005" name="p_Val2_3_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="24" slack="1"/>
<pin id="255" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_Val2_3_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="24" slack="1"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_3/18 "/>
</bind>
</comp>

<comp id="266" class="1005" name="j_i1_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="1"/>
<pin id="268" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_i1 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="j_i1_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="7" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i1/18 "/>
</bind>
</comp>

<comp id="277" class="1005" name="phi_mul_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="14" slack="1"/>
<pin id="279" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="phi_mul_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="14" slack="0"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/18 "/>
</bind>
</comp>

<comp id="288" class="1005" name="i_i1_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="1"/>
<pin id="290" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_i1 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="i_i1_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="1" slack="1"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i1/23 "/>
</bind>
</comp>

<comp id="299" class="1005" name="p_Val2_6_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="24" slack="1"/>
<pin id="301" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="p_Val2_6_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="24" slack="1"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_6/24 "/>
</bind>
</comp>

<comp id="312" class="1005" name="j_i2_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="1"/>
<pin id="314" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_i2 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="j_i2_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="7" slack="0"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i2/24 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_conv_layer2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="0" slack="0"/>
<pin id="325" dir="0" index="1" bw="24" slack="0"/>
<pin id="326" dir="0" index="2" bw="24" slack="0"/>
<pin id="327" dir="0" index="3" bw="20" slack="0"/>
<pin id="328" dir="0" index="4" bw="19" slack="0"/>
<pin id="329" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_33/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_conv_layer1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="0" slack="0"/>
<pin id="337" dir="0" index="1" bw="24" slack="0"/>
<pin id="338" dir="0" index="2" bw="21" slack="0"/>
<pin id="339" dir="0" index="3" bw="20" slack="0"/>
<pin id="340" dir="0" index="4" bw="19" slack="0"/>
<pin id="341" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_29/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_pool_layer1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="0" slack="0"/>
<pin id="349" dir="0" index="1" bw="24" slack="0"/>
<pin id="350" dir="0" index="2" bw="24" slack="0"/>
<pin id="351" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_31/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_pool_layer2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="0" slack="0"/>
<pin id="357" dir="0" index="1" bw="24" slack="0"/>
<pin id="358" dir="0" index="2" bw="24" slack="0"/>
<pin id="359" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_35/7 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_flatten_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="0" slack="0"/>
<pin id="365" dir="0" index="1" bw="24" slack="0"/>
<pin id="366" dir="0" index="2" bw="24" slack="0"/>
<pin id="367" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_37/9 "/>
</bind>
</comp>

<comp id="371" class="1004" name="exitcond7_i_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="7" slack="0"/>
<pin id="373" dir="0" index="1" bw="7" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7_i/11 "/>
</bind>
</comp>

<comp id="377" class="1004" name="i_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="7" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/11 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_i_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="7" slack="0"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/11 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_i_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="7" slack="0"/>
<pin id="390" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/11 "/>
</bind>
</comp>

<comp id="392" class="1004" name="exitcond_i_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="10" slack="0"/>
<pin id="394" dir="0" index="1" bw="10" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/12 "/>
</bind>
</comp>

<comp id="398" class="1004" name="j_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="10" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/12 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_i_21_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="10" slack="0"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_21/12 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="17" slack="0"/>
<pin id="411" dir="0" index="1" bw="10" slack="0"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="417" class="1004" name="p_shl_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="17" slack="0"/>
<pin id="419" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/12 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_s_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="13" slack="0"/>
<pin id="423" dir="0" index="1" bw="10" slack="0"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_shl1_cast_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="13" slack="0"/>
<pin id="431" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/12 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_35_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="17" slack="0"/>
<pin id="435" dir="0" index="1" bw="13" slack="0"/>
<pin id="436" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_35/12 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_36_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="18" slack="0"/>
<pin id="441" dir="0" index="1" bw="7" slack="1"/>
<pin id="442" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36/12 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_53_cast_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="18" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_53_cast/12 "/>
</bind>
</comp>

<comp id="449" class="1004" name="OP1_V_cast_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="18" slack="1"/>
<pin id="451" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast/14 "/>
</bind>
</comp>

<comp id="452" class="1004" name="OP2_V_cast_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="24" slack="1"/>
<pin id="454" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_cast/14 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_41_i_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="44" slack="0"/>
<pin id="457" dir="0" index="1" bw="24" slack="3"/>
<pin id="458" dir="0" index="2" bw="1" slack="0"/>
<pin id="459" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_41_i/15 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_42_i_cast_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="41" slack="1"/>
<pin id="465" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_42_i_cast/15 "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_Val2_2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="41" slack="0"/>
<pin id="468" dir="0" index="1" bw="44" slack="0"/>
<pin id="469" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/15 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_44_i_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="24" slack="0"/>
<pin id="474" dir="0" index="1" bw="44" slack="0"/>
<pin id="475" dir="0" index="2" bw="6" slack="0"/>
<pin id="476" dir="0" index="3" bw="7" slack="0"/>
<pin id="477" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_44_i/15 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_34_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="24" slack="1"/>
<pin id="484" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_34/16 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_i_i_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="24" slack="1"/>
<pin id="488" dir="0" index="1" bw="24" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i/16 "/>
</bind>
</comp>

<comp id="492" class="1004" name="a_V_i_i_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="23" slack="0"/>
<pin id="495" dir="0" index="2" bw="23" slack="0"/>
<pin id="496" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_V_i_i/16 "/>
</bind>
</comp>

<comp id="500" class="1004" name="a_V_i_i_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="23" slack="0"/>
<pin id="502" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_V_i_i_cast/16 "/>
</bind>
</comp>

<comp id="505" class="1004" name="exitcond6_i_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="7" slack="0"/>
<pin id="507" dir="0" index="1" bw="7" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6_i/17 "/>
</bind>
</comp>

<comp id="511" class="1004" name="i_3_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="7" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/17 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_i9_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="7" slack="0"/>
<pin id="519" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i9/17 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_i9_cast_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="7" slack="0"/>
<pin id="524" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i9_cast/17 "/>
</bind>
</comp>

<comp id="526" class="1004" name="exitcond_i1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="7" slack="0"/>
<pin id="528" dir="0" index="1" bw="7" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/18 "/>
</bind>
</comp>

<comp id="532" class="1004" name="j_3_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/18 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_i1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="7" slack="0"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1/18 "/>
</bind>
</comp>

<comp id="543" class="1004" name="next_mul_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="14" slack="0"/>
<pin id="545" dir="0" index="1" bw="8" slack="0"/>
<pin id="546" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/18 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_38_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="14" slack="0"/>
<pin id="551" dir="0" index="1" bw="7" slack="1"/>
<pin id="552" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_38/18 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_55_cast_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="14" slack="0"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_55_cast/18 "/>
</bind>
</comp>

<comp id="559" class="1004" name="OP1_V_1_cast_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="19" slack="1"/>
<pin id="561" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1_cast/20 "/>
</bind>
</comp>

<comp id="562" class="1004" name="OP2_V_1_cast_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="24" slack="1"/>
<pin id="564" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1_cast/20 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_36_i_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="44" slack="0"/>
<pin id="567" dir="0" index="1" bw="24" slack="3"/>
<pin id="568" dir="0" index="2" bw="1" slack="0"/>
<pin id="569" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36_i/21 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_37_i_cast_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="42" slack="1"/>
<pin id="575" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_37_i_cast/21 "/>
</bind>
</comp>

<comp id="576" class="1004" name="p_Val2_5_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="42" slack="0"/>
<pin id="578" dir="0" index="1" bw="44" slack="0"/>
<pin id="579" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5/21 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_39_i_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="24" slack="0"/>
<pin id="584" dir="0" index="1" bw="44" slack="0"/>
<pin id="585" dir="0" index="2" bw="6" slack="0"/>
<pin id="586" dir="0" index="3" bw="7" slack="0"/>
<pin id="587" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39_i/21 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_37_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="24" slack="1"/>
<pin id="594" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_37/22 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_i_i1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="24" slack="1"/>
<pin id="598" dir="0" index="1" bw="24" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i1/22 "/>
</bind>
</comp>

<comp id="602" class="1004" name="a_V_i_i1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="23" slack="0"/>
<pin id="605" dir="0" index="2" bw="23" slack="0"/>
<pin id="606" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_V_i_i1/22 "/>
</bind>
</comp>

<comp id="610" class="1004" name="a_V_i_i1_cast_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="23" slack="0"/>
<pin id="612" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_V_i_i1_cast/22 "/>
</bind>
</comp>

<comp id="615" class="1004" name="exitcond5_i_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="4" slack="0"/>
<pin id="617" dir="0" index="1" bw="4" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5_i/23 "/>
</bind>
</comp>

<comp id="621" class="1004" name="i_4_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="4" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/23 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_i1_25_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="4" slack="0"/>
<pin id="629" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1_25/23 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_i1_cast_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="4" slack="0"/>
<pin id="634" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1_cast/23 "/>
</bind>
</comp>

<comp id="636" class="1004" name="exitcond_i2_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="7" slack="0"/>
<pin id="638" dir="0" index="1" bw="7" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i2/24 "/>
</bind>
</comp>

<comp id="642" class="1004" name="j_4_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="7" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/24 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_i2_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="7" slack="0"/>
<pin id="650" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i2/24 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_40_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="10" slack="0"/>
<pin id="655" dir="0" index="1" bw="7" slack="0"/>
<pin id="656" dir="0" index="2" bw="1" slack="0"/>
<pin id="657" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_40/24 "/>
</bind>
</comp>

<comp id="661" class="1004" name="p_shl2_cast_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="10" slack="0"/>
<pin id="663" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/24 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_41_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="0"/>
<pin id="667" dir="0" index="1" bw="7" slack="0"/>
<pin id="668" dir="0" index="2" bw="1" slack="0"/>
<pin id="669" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_41/24 "/>
</bind>
</comp>

<comp id="673" class="1004" name="p_shl3_cast_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="0"/>
<pin id="675" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/24 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_42_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="8" slack="0"/>
<pin id="679" dir="0" index="1" bw="10" slack="0"/>
<pin id="680" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42/24 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_43_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="11" slack="0"/>
<pin id="685" dir="0" index="1" bw="4" slack="1"/>
<pin id="686" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_43/24 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_59_cast_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="11" slack="0"/>
<pin id="690" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_59_cast/24 "/>
</bind>
</comp>

<comp id="693" class="1004" name="OP1_V_2_cast_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="20" slack="1"/>
<pin id="695" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_2_cast/26 "/>
</bind>
</comp>

<comp id="696" class="1004" name="OP2_V_2_cast_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="24" slack="1"/>
<pin id="698" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2_cast/26 "/>
</bind>
</comp>

<comp id="699" class="1004" name="p_Val2_7_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="24" slack="0"/>
<pin id="701" dir="0" index="1" bw="20" slack="0"/>
<pin id="702" dir="1" index="2" bw="43" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_7/26 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_31_i_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="44" slack="0"/>
<pin id="707" dir="0" index="1" bw="24" slack="3"/>
<pin id="708" dir="0" index="2" bw="1" slack="0"/>
<pin id="709" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31_i/27 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_32_i_cast_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="43" slack="1"/>
<pin id="715" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_i_cast/27 "/>
</bind>
</comp>

<comp id="716" class="1004" name="p_Val2_8_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="43" slack="0"/>
<pin id="718" dir="0" index="1" bw="44" slack="0"/>
<pin id="719" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8/27 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_34_i_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="24" slack="0"/>
<pin id="724" dir="0" index="1" bw="44" slack="0"/>
<pin id="725" dir="0" index="2" bw="6" slack="0"/>
<pin id="726" dir="0" index="3" bw="7" slack="0"/>
<pin id="727" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34_i/27 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_39_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="24" slack="1"/>
<pin id="734" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_39/28 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_i_i2_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="24" slack="1"/>
<pin id="738" dir="0" index="1" bw="24" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i2/28 "/>
</bind>
</comp>

<comp id="742" class="1004" name="a_V_i_i2_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="23" slack="0"/>
<pin id="745" dir="0" index="2" bw="23" slack="0"/>
<pin id="746" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_V_i_i2/28 "/>
</bind>
</comp>

<comp id="750" class="1004" name="a_V_i_i2_cast_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="23" slack="0"/>
<pin id="752" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_V_i_i2_cast/28 "/>
</bind>
</comp>

<comp id="755" class="1007" name="p_Val2_1_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="24" slack="0"/>
<pin id="757" dir="0" index="1" bw="18" slack="0"/>
<pin id="758" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/14 "/>
</bind>
</comp>

<comp id="761" class="1007" name="p_Val2_4_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="24" slack="0"/>
<pin id="763" dir="0" index="1" bw="19" slack="0"/>
<pin id="764" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_4/20 "/>
</bind>
</comp>

<comp id="770" class="1005" name="i_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="7" slack="0"/>
<pin id="772" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="775" class="1005" name="tmp_i_cast_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="18" slack="1"/>
<pin id="777" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_cast "/>
</bind>
</comp>

<comp id="780" class="1005" name="fc_layer1_out_V_addr_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="7" slack="1"/>
<pin id="782" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer1_out_V_addr "/>
</bind>
</comp>

<comp id="788" class="1005" name="j_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="10" slack="0"/>
<pin id="790" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="793" class="1005" name="fc_layer1_weights_V_s_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="17" slack="1"/>
<pin id="795" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer1_weights_V_s "/>
</bind>
</comp>

<comp id="798" class="1005" name="flatten_out_V_addr_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="10" slack="1"/>
<pin id="800" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="flatten_out_V_addr "/>
</bind>
</comp>

<comp id="803" class="1005" name="fc_layer1_weights_V_1_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="18" slack="1"/>
<pin id="805" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer1_weights_V_1 "/>
</bind>
</comp>

<comp id="808" class="1005" name="flatten_out_V_load_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="24" slack="1"/>
<pin id="810" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="flatten_out_V_load "/>
</bind>
</comp>

<comp id="813" class="1005" name="p_Val2_1_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="41" slack="1"/>
<pin id="815" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="818" class="1005" name="tmp_44_i_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="24" slack="1"/>
<pin id="820" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44_i "/>
</bind>
</comp>

<comp id="826" class="1005" name="i_3_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="7" slack="0"/>
<pin id="828" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="831" class="1005" name="tmp_i9_cast_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="14" slack="1"/>
<pin id="833" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i9_cast "/>
</bind>
</comp>

<comp id="836" class="1005" name="fc_layer2_out_V_addr_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="7" slack="1"/>
<pin id="838" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_out_V_addr "/>
</bind>
</comp>

<comp id="844" class="1005" name="j_3_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="7" slack="0"/>
<pin id="846" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="849" class="1005" name="next_mul_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="14" slack="0"/>
<pin id="851" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="854" class="1005" name="fc_layer2_weights_V_s_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="14" slack="1"/>
<pin id="856" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_weights_V_s "/>
</bind>
</comp>

<comp id="859" class="1005" name="fc_layer1_out_V_addr_1_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="7" slack="1"/>
<pin id="861" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer1_out_V_addr_1 "/>
</bind>
</comp>

<comp id="864" class="1005" name="fc_layer2_weights_V_1_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="19" slack="1"/>
<pin id="866" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_weights_V_1 "/>
</bind>
</comp>

<comp id="869" class="1005" name="fc_layer1_out_V_load_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="24" slack="1"/>
<pin id="871" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer1_out_V_load "/>
</bind>
</comp>

<comp id="874" class="1005" name="p_Val2_4_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="42" slack="1"/>
<pin id="876" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="879" class="1005" name="tmp_39_i_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="24" slack="1"/>
<pin id="881" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39_i "/>
</bind>
</comp>

<comp id="887" class="1005" name="i_4_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="4" slack="0"/>
<pin id="889" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="892" class="1005" name="tmp_i1_cast_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="11" slack="1"/>
<pin id="894" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1_cast "/>
</bind>
</comp>

<comp id="897" class="1005" name="fc_layer3_out_V_addr_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="4" slack="1"/>
<pin id="899" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer3_out_V_addr "/>
</bind>
</comp>

<comp id="905" class="1005" name="j_4_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="7" slack="0"/>
<pin id="907" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="910" class="1005" name="fc_layer3_weights_V_s_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="10" slack="1"/>
<pin id="912" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer3_weights_V_s "/>
</bind>
</comp>

<comp id="915" class="1005" name="fc_layer2_out_V_addr_1_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="7" slack="1"/>
<pin id="917" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_out_V_addr_1 "/>
</bind>
</comp>

<comp id="920" class="1005" name="fc_layer3_weights_V_1_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="20" slack="1"/>
<pin id="922" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer3_weights_V_1 "/>
</bind>
</comp>

<comp id="925" class="1005" name="fc_layer2_out_V_load_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="24" slack="1"/>
<pin id="927" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_out_V_load "/>
</bind>
</comp>

<comp id="930" class="1005" name="p_Val2_7_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="43" slack="1"/>
<pin id="932" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="935" class="1005" name="tmp_34_i_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="24" slack="1"/>
<pin id="937" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="58" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="58" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="58" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="144"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="58" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="58" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="156" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="58" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="168" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="58" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="58" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="187" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="12" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="58" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="199" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="210"><net_src comp="48" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="60" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="222" pin="4"/><net_sink comp="117" pin=1"/></net>

<net id="230"><net_src comp="222" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="234"><net_src comp="62" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="48" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="256"><net_src comp="60" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="257" pin="4"/><net_sink comp="152" pin=1"/></net>

<net id="265"><net_src comp="257" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="269"><net_src comp="48" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="92" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="96" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="302"><net_src comp="60" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="303" pin="4"/><net_sink comp="183" pin=1"/></net>

<net id="311"><net_src comp="303" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="315"><net_src comp="48" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="330"><net_src comp="36" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="2" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="4" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="333"><net_src comp="22" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="334"><net_src comp="24" pin="0"/><net_sink comp="323" pin=4"/></net>

<net id="342"><net_src comp="32" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="0" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="16" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="345"><net_src comp="18" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="346"><net_src comp="20" pin="0"/><net_sink comp="335" pin=4"/></net>

<net id="352"><net_src comp="34" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="4" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="0" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="360"><net_src comp="38" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="6" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="2" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="368"><net_src comp="40" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="8" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="6" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="375"><net_src comp="211" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="50" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="211" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="56" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="211" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="391"><net_src comp="211" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="235" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="64" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="235" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="68" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="235" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="414"><net_src comp="70" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="235" pin="4"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="48" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="420"><net_src comp="409" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="72" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="235" pin="4"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="74" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="432"><net_src comp="421" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="417" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="429" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="439" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="460"><net_src comp="76" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="218" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="78" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="470"><net_src comp="463" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="455" pin="3"/><net_sink comp="466" pin=1"/></net>

<net id="478"><net_src comp="80" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="466" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="82" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="481"><net_src comp="84" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="485"><net_src comp="218" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="218" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="60" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="482" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="86" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="503"><net_src comp="492" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="509"><net_src comp="246" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="88" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="246" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="56" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="246" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="525"><net_src comp="246" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="270" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="50" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="270" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="56" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="270" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="547"><net_src comp="281" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="94" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="281" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="549" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="570"><net_src comp="76" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="253" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="78" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="580"><net_src comp="573" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="565" pin="3"/><net_sink comp="576" pin=1"/></net>

<net id="588"><net_src comp="80" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="576" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="590"><net_src comp="82" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="591"><net_src comp="84" pin="0"/><net_sink comp="582" pin=3"/></net>

<net id="595"><net_src comp="253" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="600"><net_src comp="253" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="60" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="607"><net_src comp="596" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="592" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="86" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="613"><net_src comp="602" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="619"><net_src comp="292" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="98" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="292" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="102" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="292" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="635"><net_src comp="292" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="316" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="88" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="316" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="56" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="316" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="658"><net_src comp="104" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="316" pin="4"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="74" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="664"><net_src comp="653" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="670"><net_src comp="106" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="316" pin="4"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="108" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="676"><net_src comp="665" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="673" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="661" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="677" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="691"><net_src comp="683" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="703"><net_src comp="696" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="693" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="710"><net_src comp="76" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="299" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="712"><net_src comp="78" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="720"><net_src comp="713" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="705" pin="3"/><net_sink comp="716" pin=1"/></net>

<net id="728"><net_src comp="80" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="716" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="730"><net_src comp="82" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="731"><net_src comp="84" pin="0"/><net_sink comp="722" pin=3"/></net>

<net id="735"><net_src comp="299" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="740"><net_src comp="299" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="60" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="747"><net_src comp="736" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="732" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="749"><net_src comp="86" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="753"><net_src comp="742" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="759"><net_src comp="452" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="449" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="765"><net_src comp="562" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="559" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="773"><net_src comp="377" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="778"><net_src comp="388" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="783"><net_src comp="110" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="791"><net_src comp="398" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="796"><net_src comp="121" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="801"><net_src comp="133" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="806"><net_src comp="128" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="811"><net_src comp="140" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="816"><net_src comp="755" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="821"><net_src comp="472" pin="4"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="829"><net_src comp="511" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="834"><net_src comp="522" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="839"><net_src comp="145" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="847"><net_src comp="532" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="852"><net_src comp="543" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="857"><net_src comp="156" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="862"><net_src comp="168" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="867"><net_src comp="163" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="872"><net_src comp="117" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="877"><net_src comp="761" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="882"><net_src comp="582" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="890"><net_src comp="621" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="895"><net_src comp="632" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="900"><net_src comp="176" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="908"><net_src comp="642" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="913"><net_src comp="187" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="918"><net_src comp="199" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="923"><net_src comp="194" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="928"><net_src comp="152" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="933"><net_src comp="699" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="938"><net_src comp="722" pin="4"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="303" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_layer1_out_V | {1 2 }
	Port: conv_layer2_out_V | {5 6 }
	Port: pool_layer1_out_V | {3 4 }
	Port: pool_layer2_out_V | {7 8 }
	Port: flatten_out_V | {9 10 }
	Port: fc_layer1_out_V | {12 16 }
	Port: fc_layer2_out_V | {18 22 }
	Port: fc_layer3_out_V | {24 28 }
 - Input state : 
	Port: nnet : conv_layer1_out_V | {3 4 }
	Port: nnet : conv_layer2_out_V | {7 8 }
	Port: nnet : pool_layer1_out_V | {5 6 }
	Port: nnet : pool_layer2_out_V | {9 10 }
	Port: nnet : flatten_out_V | {12 13 }
	Port: nnet : fc_layer1_out_V | {18 19 }
	Port: nnet : fc_layer2_out_V | {24 25 }
	Port: nnet : conv_layer1_bias_V | {1 2 }
	Port: nnet : image_V_0 | {1 2 }
	Port: nnet : conv_layer1_weights_s | {1 2 }
	Port: nnet : conv_layer2_bias_V | {5 6 }
	Port: nnet : conv_layer2_weights_s | {5 6 }
	Port: nnet : fc_layer1_weights_V | {12 13 }
	Port: nnet : fc_layer2_weights_V | {18 19 }
	Port: nnet : fc_layer3_weights_V | {24 25 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		exitcond7_i : 1
		i : 1
		StgValue_53 : 2
		tmp_i : 1
		tmp_i_cast : 1
		fc_layer1_out_V_addr : 2
	State 12
		StgValue_61 : 1
		exitcond_i : 1
		j : 1
		StgValue_65 : 2
		tmp_i_21 : 1
		tmp : 1
		p_shl_cast : 2
		tmp_s : 1
		p_shl1_cast : 2
		tmp_35 : 3
		tmp_36 : 4
		tmp_53_cast : 5
		fc_layer1_weights_V_s : 6
		fc_layer1_weights_V_1 : 7
		flatten_out_V_addr : 2
		flatten_out_V_load : 3
	State 13
	State 14
		p_Val2_1 : 1
	State 15
		p_Val2_2 : 1
		tmp_44_i : 2
	State 16
		a_V_i_i : 1
		a_V_i_i_cast : 2
		StgValue_92 : 3
	State 17
		exitcond6_i : 1
		i_3 : 1
		StgValue_98 : 2
		tmp_i9 : 1
		tmp_i9_cast : 1
		fc_layer2_out_V_addr : 2
	State 18
		StgValue_107 : 1
		exitcond_i1 : 1
		j_3 : 1
		StgValue_111 : 2
		tmp_i1 : 1
		next_mul : 1
		tmp_38 : 1
		tmp_55_cast : 2
		fc_layer2_weights_V_s : 3
		fc_layer2_weights_V_1 : 4
		fc_layer1_out_V_addr_1 : 2
		fc_layer1_out_V_load : 3
	State 19
	State 20
		p_Val2_4 : 1
	State 21
		p_Val2_5 : 1
		tmp_39_i : 2
	State 22
		a_V_i_i1 : 1
		a_V_i_i1_cast : 2
		StgValue_134 : 3
	State 23
		exitcond5_i : 1
		i_4 : 1
		StgValue_140 : 2
		tmp_i1_25 : 1
		tmp_i1_cast : 1
		fc_layer3_out_V_addr : 2
	State 24
		StgValue_148 : 1
		exitcond_i2 : 1
		j_4 : 1
		StgValue_152 : 2
		tmp_i2 : 1
		tmp_40 : 1
		p_shl2_cast : 2
		tmp_41 : 1
		p_shl3_cast : 2
		tmp_42 : 3
		tmp_43 : 4
		tmp_59_cast : 5
		fc_layer3_weights_V_s : 6
		fc_layer3_weights_V_1 : 7
		fc_layer2_out_V_addr_1 : 2
		fc_layer2_out_V_load : 3
	State 25
	State 26
		p_Val2_7 : 1
	State 27
		p_Val2_8 : 1
		tmp_34_i : 2
	State 28
		a_V_i_i2 : 1
		a_V_i_i2_cast : 2
		StgValue_179 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|          | grp_conv_layer2_fu_323 |    1    |  14.152 |   402   |   523   |
|          | grp_conv_layer1_fu_335 |    1    |  14.152 |   348   |   456   |
|   call   | grp_pool_layer1_fu_347 |    0    |  7.1675 |   227   |   386   |
|          | grp_pool_layer2_fu_355 |    0    |  7.1675 |   214   |   353   |
|          |   grp_flatten_fu_363   |    0    |  1.769  |    79   |   175   |
|----------|------------------------|---------|---------|---------|---------|
|          |        i_fu_377        |    0    |    0    |    0    |    15   |
|          |        j_fu_398        |    0    |    0    |    0    |    17   |
|          |      tmp_36_fu_439     |    0    |    0    |    0    |    11   |
|          |     p_Val2_2_fu_466    |    0    |    0    |    0    |    51   |
|          |       i_3_fu_511       |    0    |    0    |    0    |    15   |
|          |       j_3_fu_532       |    0    |    0    |    0    |    15   |
|    add   |     next_mul_fu_543    |    0    |    0    |    0    |    21   |
|          |      tmp_38_fu_549     |    0    |    0    |    0    |    21   |
|          |     p_Val2_5_fu_576    |    0    |    0    |    0    |    51   |
|          |       i_4_fu_621       |    0    |    0    |    0    |    13   |
|          |       j_4_fu_642       |    0    |    0    |    0    |    15   |
|          |      tmp_42_fu_677     |    0    |    0    |    0    |    11   |
|          |      tmp_43_fu_683     |    0    |    0    |    0    |    11   |
|          |     p_Val2_8_fu_716    |    0    |    0    |    0    |    51   |
|----------|------------------------|---------|---------|---------|---------|
|          |   exitcond7_i_fu_371   |    0    |    0    |    0    |    11   |
|          |    exitcond_i_fu_392   |    0    |    0    |    0    |    13   |
|          |     tmp_i_i_fu_486     |    0    |    0    |    0    |    18   |
|          |   exitcond6_i_fu_505   |    0    |    0    |    0    |    11   |
|   icmp   |   exitcond_i1_fu_526   |    0    |    0    |    0    |    11   |
|          |     tmp_i_i1_fu_596    |    0    |    0    |    0    |    18   |
|          |   exitcond5_i_fu_615   |    0    |    0    |    0    |    9    |
|          |   exitcond_i2_fu_636   |    0    |    0    |    0    |    11   |
|          |     tmp_i_i2_fu_736    |    0    |    0    |    0    |    18   |
|----------|------------------------|---------|---------|---------|---------|
|          |     a_V_i_i_fu_492     |    0    |    0    |    0    |    23   |
|  select  |     a_V_i_i1_fu_602    |    0    |    0    |    0    |    23   |
|          |     a_V_i_i2_fu_742    |    0    |    0    |    0    |    23   |
|----------|------------------------|---------|---------|---------|---------|
|          |     p_Val2_7_fu_699    |    1    |    0    |    0    |    40   |
|    mul   |     p_Val2_1_fu_755    |    1    |    0    |    0    |    0    |
|          |     p_Val2_4_fu_761    |    1    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|    sub   |      tmp_35_fu_433     |    0    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|---------|
|          |      tmp_i_fu_383      |    0    |    0    |    0    |    0    |
|          |    tmp_i_cast_fu_388   |    0    |    0    |    0    |    0    |
|          |     tmp_i_21_fu_404    |    0    |    0    |    0    |    0    |
|          |    p_shl_cast_fu_417   |    0    |    0    |    0    |    0    |
|          |   p_shl1_cast_fu_429   |    0    |    0    |    0    |    0    |
|          |   a_V_i_i_cast_fu_500  |    0    |    0    |    0    |    0    |
|          |      tmp_i9_fu_517     |    0    |    0    |    0    |    0    |
|          |   tmp_i9_cast_fu_522   |    0    |    0    |    0    |    0    |
|   zext   |      tmp_i1_fu_538     |    0    |    0    |    0    |    0    |
|          |   tmp_55_cast_fu_554   |    0    |    0    |    0    |    0    |
|          |  a_V_i_i1_cast_fu_610  |    0    |    0    |    0    |    0    |
|          |    tmp_i1_25_fu_627    |    0    |    0    |    0    |    0    |
|          |   tmp_i1_cast_fu_632   |    0    |    0    |    0    |    0    |
|          |      tmp_i2_fu_648     |    0    |    0    |    0    |    0    |
|          |   p_shl2_cast_fu_661   |    0    |    0    |    0    |    0    |
|          |   p_shl3_cast_fu_673   |    0    |    0    |    0    |    0    |
|          |   tmp_59_cast_fu_688   |    0    |    0    |    0    |    0    |
|          |  a_V_i_i2_cast_fu_750  |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |       tmp_fu_409       |    0    |    0    |    0    |    0    |
|          |      tmp_s_fu_421      |    0    |    0    |    0    |    0    |
|          |     tmp_41_i_fu_455    |    0    |    0    |    0    |    0    |
|bitconcatenate|     tmp_36_i_fu_565    |    0    |    0    |    0    |    0    |
|          |      tmp_40_fu_653     |    0    |    0    |    0    |    0    |
|          |      tmp_41_fu_665     |    0    |    0    |    0    |    0    |
|          |     tmp_31_i_fu_705    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |   tmp_53_cast_fu_444   |    0    |    0    |    0    |    0    |
|          |    OP1_V_cast_fu_449   |    0    |    0    |    0    |    0    |
|          |    OP2_V_cast_fu_452   |    0    |    0    |    0    |    0    |
|          |  tmp_42_i_cast_fu_463  |    0    |    0    |    0    |    0    |
|   sext   |   OP1_V_1_cast_fu_559  |    0    |    0    |    0    |    0    |
|          |   OP2_V_1_cast_fu_562  |    0    |    0    |    0    |    0    |
|          |  tmp_37_i_cast_fu_573  |    0    |    0    |    0    |    0    |
|          |   OP1_V_2_cast_fu_693  |    0    |    0    |    0    |    0    |
|          |   OP2_V_2_cast_fu_696  |    0    |    0    |    0    |    0    |
|          |  tmp_32_i_cast_fu_713  |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |     tmp_44_i_fu_472    |    0    |    0    |    0    |    0    |
|partselect|     tmp_39_i_fu_582    |    0    |    0    |    0    |    0    |
|          |     tmp_34_i_fu_722    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |      tmp_34_fu_482     |    0    |    0    |    0    |    0    |
|   trunc  |      tmp_37_fu_592     |    0    |    0    |    0    |    0    |
|          |      tmp_39_fu_732     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    5    |  44.408 |   1270  |   2451  |
|----------|------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|  conv_layer1_bias_V |    0   |   21   |    3   |
|conv_layer1_weights_s|    1   |    0   |    0   |
|  conv_layer2_bias_V |    0   |   20   |    5   |
|conv_layer2_weights_s|    1   |    0   |    0   |
| fc_layer1_weights_V |   144  |    0   |    0   |
| fc_layer2_weights_V |   19   |    0   |    0   |
| fc_layer3_weights_V |    2   |    0   |    0   |
|      image_V_0      |    2   |    0   |    0   |
+---------------------+--------+--------+--------+
|        Total        |   169  |   41   |    8   |
+---------------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|fc_layer1_out_V_addr_1_reg_859|    7   |
| fc_layer1_out_V_addr_reg_780 |    7   |
| fc_layer1_out_V_load_reg_869 |   24   |
| fc_layer1_weights_V_1_reg_803|   18   |
| fc_layer1_weights_V_s_reg_793|   17   |
|fc_layer2_out_V_addr_1_reg_915|    7   |
| fc_layer2_out_V_addr_reg_836 |    7   |
| fc_layer2_out_V_load_reg_925 |   24   |
| fc_layer2_weights_V_1_reg_864|   19   |
| fc_layer2_weights_V_s_reg_854|   14   |
| fc_layer3_out_V_addr_reg_897 |    4   |
| fc_layer3_weights_V_1_reg_920|   20   |
| fc_layer3_weights_V_s_reg_910|   10   |
|  flatten_out_V_addr_reg_798  |   10   |
|  flatten_out_V_load_reg_808  |   24   |
|          i_3_reg_826         |    7   |
|          i_4_reg_887         |    4   |
|         i_i1_reg_288         |    4   |
|         i_i8_reg_242         |    7   |
|          i_i_reg_207         |    7   |
|           i_reg_770          |    7   |
|          j_3_reg_844         |    7   |
|          j_4_reg_905         |    7   |
|         j_i1_reg_266         |    7   |
|         j_i2_reg_312         |    7   |
|          j_i_reg_231         |   10   |
|           j_reg_788          |   10   |
|       next_mul_reg_849       |   14   |
|       p_Val2_1_reg_813       |   41   |
|       p_Val2_3_reg_253       |   24   |
|       p_Val2_4_reg_874       |   42   |
|       p_Val2_6_reg_299       |   24   |
|       p_Val2_7_reg_930       |   43   |
|       p_Val2_s_reg_218       |   24   |
|        phi_mul_reg_277       |   14   |
|       tmp_34_i_reg_935       |   24   |
|       tmp_39_i_reg_879       |   24   |
|       tmp_44_i_reg_818       |   24   |
|      tmp_i1_cast_reg_892     |   11   |
|      tmp_i9_cast_reg_831     |   14   |
|      tmp_i_cast_reg_775      |   18   |
+------------------------------+--------+
|             Total            |   637  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_117 |  p0  |   3  |   7  |   21   ||    15   |
| grp_access_fu_117 |  p1  |   2  |  24  |   48   ||    9    |
| grp_access_fu_128 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_140 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_152 |  p0  |   3  |   7  |   21   ||    15   |
| grp_access_fu_152 |  p1  |   2  |  24  |   48   ||    9    |
| grp_access_fu_163 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_183 |  p1  |   2  |  24  |   48   ||    9    |
| grp_access_fu_194 |  p0  |   2  |  10  |   20   ||    9    |
|  p_Val2_s_reg_218 |  p0  |   2  |  24  |   48   ||    9    |
|  p_Val2_3_reg_253 |  p0  |   2  |  24  |   48   ||    9    |
|  p_Val2_6_reg_299 |  p0  |   2  |  24  |   48   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   432  || 21.3195 ||   120   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |   44   |  1270  |  2451  |
|   Memory  |   169  |    -   |    -   |   41   |    8   |
|Multiplexer|    -   |    -   |   21   |    -   |   120  |
|  Register |    -   |    -   |    -   |   637  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   169  |    5   |   65   |  1948  |  2579  |
+-----------+--------+--------+--------+--------+--------+
