
STM32L4_UART_Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000049a0  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f8  08004b50  08004b50  00005b50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e48  08004e48  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004e48  08004e48  00005e48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004e50  08004e50  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e50  08004e50  00005e50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004e54  08004e54  00005e54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004e58  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000368  20000068  08004ec0  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003d0  08004ec0  000063d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c3d5  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f43  00000000  00000000  0001246d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000af0  00000000  00000000  000143b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000859  00000000  00000000  00014ea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028c34  00000000  00000000  000156f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d8e8  00000000  00000000  0003e32d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f77b2  00000000  00000000  0004bc15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001433c7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000030c4  00000000  00000000  0014340c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  001464d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000068 	.word	0x20000068
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08004b38 	.word	0x08004b38

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	08004b38 	.word	0x08004b38

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d0:	f000 fdb9 	bl	8001146 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005d4:	f000 f824 	bl	8000620 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005d8:	f000 f8f4 	bl	80007c4 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80005dc:	f000 f896 	bl	800070c <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 80005e0:	f000 f8c0 	bl	8000764 <MX_USART2_UART_Init>
  MX_CRC_Init();
 80005e4:	f000 f870 	bl	80006c8 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */

  /*If button is pressed, go to boot loader mode*/
  if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET)
 80005e8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005ec:	4809      	ldr	r0, [pc, #36]	@ (8000614 <main+0x48>)
 80005ee:	f001 fbe5 	bl	8001dbc <HAL_GPIO_ReadPin>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b01      	cmp	r3, #1
 80005f6:	d105      	bne.n	8000604 <main+0x38>
  {
	  printmsg("BL_DEBUG_MSG: Button pressed.. entering BL mode\n\r");
 80005f8:	4807      	ldr	r0, [pc, #28]	@ (8000618 <main+0x4c>)
 80005fa:	f000 f98f 	bl	800091c <printmsg>

	  /*Continuously check for user inputs to the boot loader*/
	  bootloader_uart_read_data();
 80005fe:	f000 f9d9 	bl	80009b4 <bootloader_uart_read_data>
 8000602:	e005      	b.n	8000610 <main+0x44>
  }else{

	  printmsg("BL_DEBUG_MSG: Button not pressed.. executing user application\n\r");
 8000604:	4805      	ldr	r0, [pc, #20]	@ (800061c <main+0x50>)
 8000606:	f000 f989 	bl	800091c <printmsg>

	  bootloader_jump_to_user_app();
 800060a:	f000 f9ad 	bl	8000968 <bootloader_jump_to_user_app>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800060e:	bf00      	nop
 8000610:	bf00      	nop
 8000612:	e7fd      	b.n	8000610 <main+0x44>
 8000614:	48000800 	.word	0x48000800
 8000618:	08004b50 	.word	0x08004b50
 800061c:	08004b84 	.word	0x08004b84

08000620 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b096      	sub	sp, #88	@ 0x58
 8000624:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000626:	f107 0314 	add.w	r3, r7, #20
 800062a:	2244      	movs	r2, #68	@ 0x44
 800062c:	2100      	movs	r1, #0
 800062e:	4618      	mov	r0, r3
 8000630:	f003 fe04 	bl	800423c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000634:	463b      	mov	r3, r7
 8000636:	2200      	movs	r2, #0
 8000638:	601a      	str	r2, [r3, #0]
 800063a:	605a      	str	r2, [r3, #4]
 800063c:	609a      	str	r2, [r3, #8]
 800063e:	60da      	str	r2, [r3, #12]
 8000640:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000642:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000646:	f001 fbf7 	bl	8001e38 <HAL_PWREx_ControlVoltageScaling>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d001      	beq.n	8000654 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000650:	f000 fbe9 	bl	8000e26 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000654:	2310      	movs	r3, #16
 8000656:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000658:	2301      	movs	r3, #1
 800065a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800065c:	2300      	movs	r3, #0
 800065e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000660:	2360      	movs	r3, #96	@ 0x60
 8000662:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000664:	2302      	movs	r3, #2
 8000666:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000668:	2301      	movs	r3, #1
 800066a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800066c:	2301      	movs	r3, #1
 800066e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000670:	2328      	movs	r3, #40	@ 0x28
 8000672:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000674:	2302      	movs	r3, #2
 8000676:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000678:	2302      	movs	r3, #2
 800067a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800067c:	2302      	movs	r3, #2
 800067e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000680:	f107 0314 	add.w	r3, r7, #20
 8000684:	4618      	mov	r0, r3
 8000686:	f001 fc3d 	bl	8001f04 <HAL_RCC_OscConfig>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000690:	f000 fbc9 	bl	8000e26 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000694:	230f      	movs	r3, #15
 8000696:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000698:	2303      	movs	r3, #3
 800069a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800069c:	2300      	movs	r3, #0
 800069e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006a6:	2300      	movs	r3, #0
 80006a8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006aa:	463b      	mov	r3, r7
 80006ac:	2104      	movs	r1, #4
 80006ae:	4618      	mov	r0, r3
 80006b0:	f002 f842 	bl	8002738 <HAL_RCC_ClockConfig>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006ba:	f000 fbb4 	bl	8000e26 <Error_Handler>
  }
}
 80006be:	bf00      	nop
 80006c0:	3758      	adds	r7, #88	@ 0x58
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
	...

080006c8 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80006cc:	4b0d      	ldr	r3, [pc, #52]	@ (8000704 <MX_CRC_Init+0x3c>)
 80006ce:	4a0e      	ldr	r2, [pc, #56]	@ (8000708 <MX_CRC_Init+0x40>)
 80006d0:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80006d2:	4b0c      	ldr	r3, [pc, #48]	@ (8000704 <MX_CRC_Init+0x3c>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80006d8:	4b0a      	ldr	r3, [pc, #40]	@ (8000704 <MX_CRC_Init+0x3c>)
 80006da:	2200      	movs	r2, #0
 80006dc:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80006de:	4b09      	ldr	r3, [pc, #36]	@ (8000704 <MX_CRC_Init+0x3c>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80006e4:	4b07      	ldr	r3, [pc, #28]	@ (8000704 <MX_CRC_Init+0x3c>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_WORDS;
 80006ea:	4b06      	ldr	r3, [pc, #24]	@ (8000704 <MX_CRC_Init+0x3c>)
 80006ec:	2203      	movs	r2, #3
 80006ee:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80006f0:	4804      	ldr	r0, [pc, #16]	@ (8000704 <MX_CRC_Init+0x3c>)
 80006f2:	f000 fe83 	bl	80013fc <HAL_CRC_Init>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 80006fc:	f000 fb93 	bl	8000e26 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000700:	bf00      	nop
 8000702:	bd80      	pop	{r7, pc}
 8000704:	20000084 	.word	0x20000084
 8000708:	40023000 	.word	0x40023000

0800070c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000710:	4b12      	ldr	r3, [pc, #72]	@ (800075c <MX_LPUART1_UART_Init+0x50>)
 8000712:	4a13      	ldr	r2, [pc, #76]	@ (8000760 <MX_LPUART1_UART_Init+0x54>)
 8000714:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000716:	4b11      	ldr	r3, [pc, #68]	@ (800075c <MX_LPUART1_UART_Init+0x50>)
 8000718:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800071c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800071e:	4b0f      	ldr	r3, [pc, #60]	@ (800075c <MX_LPUART1_UART_Init+0x50>)
 8000720:	2200      	movs	r2, #0
 8000722:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000724:	4b0d      	ldr	r3, [pc, #52]	@ (800075c <MX_LPUART1_UART_Init+0x50>)
 8000726:	2200      	movs	r2, #0
 8000728:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800072a:	4b0c      	ldr	r3, [pc, #48]	@ (800075c <MX_LPUART1_UART_Init+0x50>)
 800072c:	2200      	movs	r2, #0
 800072e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000730:	4b0a      	ldr	r3, [pc, #40]	@ (800075c <MX_LPUART1_UART_Init+0x50>)
 8000732:	220c      	movs	r2, #12
 8000734:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000736:	4b09      	ldr	r3, [pc, #36]	@ (800075c <MX_LPUART1_UART_Init+0x50>)
 8000738:	2200      	movs	r2, #0
 800073a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800073c:	4b07      	ldr	r3, [pc, #28]	@ (800075c <MX_LPUART1_UART_Init+0x50>)
 800073e:	2200      	movs	r2, #0
 8000740:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000742:	4b06      	ldr	r3, [pc, #24]	@ (800075c <MX_LPUART1_UART_Init+0x50>)
 8000744:	2200      	movs	r2, #0
 8000746:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000748:	4804      	ldr	r0, [pc, #16]	@ (800075c <MX_LPUART1_UART_Init+0x50>)
 800074a:	f002 fee3 	bl	8003514 <HAL_UART_Init>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d001      	beq.n	8000758 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8000754:	f000 fb67 	bl	8000e26 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000758:	bf00      	nop
 800075a:	bd80      	pop	{r7, pc}
 800075c:	200000a8 	.word	0x200000a8
 8000760:	40008000 	.word	0x40008000

08000764 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000768:	4b14      	ldr	r3, [pc, #80]	@ (80007bc <MX_USART2_UART_Init+0x58>)
 800076a:	4a15      	ldr	r2, [pc, #84]	@ (80007c0 <MX_USART2_UART_Init+0x5c>)
 800076c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800076e:	4b13      	ldr	r3, [pc, #76]	@ (80007bc <MX_USART2_UART_Init+0x58>)
 8000770:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000774:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000776:	4b11      	ldr	r3, [pc, #68]	@ (80007bc <MX_USART2_UART_Init+0x58>)
 8000778:	2200      	movs	r2, #0
 800077a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800077c:	4b0f      	ldr	r3, [pc, #60]	@ (80007bc <MX_USART2_UART_Init+0x58>)
 800077e:	2200      	movs	r2, #0
 8000780:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000782:	4b0e      	ldr	r3, [pc, #56]	@ (80007bc <MX_USART2_UART_Init+0x58>)
 8000784:	2200      	movs	r2, #0
 8000786:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000788:	4b0c      	ldr	r3, [pc, #48]	@ (80007bc <MX_USART2_UART_Init+0x58>)
 800078a:	220c      	movs	r2, #12
 800078c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800078e:	4b0b      	ldr	r3, [pc, #44]	@ (80007bc <MX_USART2_UART_Init+0x58>)
 8000790:	2200      	movs	r2, #0
 8000792:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000794:	4b09      	ldr	r3, [pc, #36]	@ (80007bc <MX_USART2_UART_Init+0x58>)
 8000796:	2200      	movs	r2, #0
 8000798:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800079a:	4b08      	ldr	r3, [pc, #32]	@ (80007bc <MX_USART2_UART_Init+0x58>)
 800079c:	2200      	movs	r2, #0
 800079e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007a0:	4b06      	ldr	r3, [pc, #24]	@ (80007bc <MX_USART2_UART_Init+0x58>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007a6:	4805      	ldr	r0, [pc, #20]	@ (80007bc <MX_USART2_UART_Init+0x58>)
 80007a8:	f002 feb4 	bl	8003514 <HAL_UART_Init>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80007b2:	f000 fb38 	bl	8000e26 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007b6:	bf00      	nop
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	20000130 	.word	0x20000130
 80007c0:	40004400 	.word	0x40004400

080007c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b08a      	sub	sp, #40	@ 0x28
 80007c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ca:	f107 0314 	add.w	r3, r7, #20
 80007ce:	2200      	movs	r2, #0
 80007d0:	601a      	str	r2, [r3, #0]
 80007d2:	605a      	str	r2, [r3, #4]
 80007d4:	609a      	str	r2, [r3, #8]
 80007d6:	60da      	str	r2, [r3, #12]
 80007d8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007da:	4b4c      	ldr	r3, [pc, #304]	@ (800090c <MX_GPIO_Init+0x148>)
 80007dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007de:	4a4b      	ldr	r2, [pc, #300]	@ (800090c <MX_GPIO_Init+0x148>)
 80007e0:	f043 0304 	orr.w	r3, r3, #4
 80007e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007e6:	4b49      	ldr	r3, [pc, #292]	@ (800090c <MX_GPIO_Init+0x148>)
 80007e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ea:	f003 0304 	and.w	r3, r3, #4
 80007ee:	613b      	str	r3, [r7, #16]
 80007f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007f2:	4b46      	ldr	r3, [pc, #280]	@ (800090c <MX_GPIO_Init+0x148>)
 80007f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007f6:	4a45      	ldr	r2, [pc, #276]	@ (800090c <MX_GPIO_Init+0x148>)
 80007f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007fe:	4b43      	ldr	r3, [pc, #268]	@ (800090c <MX_GPIO_Init+0x148>)
 8000800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000806:	60fb      	str	r3, [r7, #12]
 8000808:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800080a:	4b40      	ldr	r3, [pc, #256]	@ (800090c <MX_GPIO_Init+0x148>)
 800080c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800080e:	4a3f      	ldr	r2, [pc, #252]	@ (800090c <MX_GPIO_Init+0x148>)
 8000810:	f043 0301 	orr.w	r3, r3, #1
 8000814:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000816:	4b3d      	ldr	r3, [pc, #244]	@ (800090c <MX_GPIO_Init+0x148>)
 8000818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800081a:	f003 0301 	and.w	r3, r3, #1
 800081e:	60bb      	str	r3, [r7, #8]
 8000820:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000822:	4b3a      	ldr	r3, [pc, #232]	@ (800090c <MX_GPIO_Init+0x148>)
 8000824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000826:	4a39      	ldr	r2, [pc, #228]	@ (800090c <MX_GPIO_Init+0x148>)
 8000828:	f043 0302 	orr.w	r3, r3, #2
 800082c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800082e:	4b37      	ldr	r3, [pc, #220]	@ (800090c <MX_GPIO_Init+0x148>)
 8000830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000832:	f003 0302 	and.w	r3, r3, #2
 8000836:	607b      	str	r3, [r7, #4]
 8000838:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800083a:	4b34      	ldr	r3, [pc, #208]	@ (800090c <MX_GPIO_Init+0x148>)
 800083c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083e:	4a33      	ldr	r2, [pc, #204]	@ (800090c <MX_GPIO_Init+0x148>)
 8000840:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000844:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000846:	4b31      	ldr	r3, [pc, #196]	@ (800090c <MX_GPIO_Init+0x148>)
 8000848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800084a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800084e:	603b      	str	r3, [r7, #0]
 8000850:	683b      	ldr	r3, [r7, #0]
  HAL_PWREx_EnableVddIO2();
 8000852:	f001 fb47 	bl	8001ee4 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000856:	2200      	movs	r2, #0
 8000858:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 800085c:	482c      	ldr	r0, [pc, #176]	@ (8000910 <MX_GPIO_Init+0x14c>)
 800085e:	f001 fac5 	bl	8001dec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, USB_PowerSwitchOn_Pin|SMPS_V1_Pin|SMPS_EN_Pin|SMPS_SW_Pin, GPIO_PIN_RESET);
 8000862:	2200      	movs	r2, #0
 8000864:	f44f 5131 	mov.w	r1, #11328	@ 0x2c40
 8000868:	482a      	ldr	r0, [pc, #168]	@ (8000914 <MX_GPIO_Init+0x150>)
 800086a:	f001 fabf 	bl	8001dec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800086e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000872:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000874:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000878:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087a:	2300      	movs	r3, #0
 800087c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800087e:	f107 0314 	add.w	r3, r7, #20
 8000882:	4619      	mov	r1, r3
 8000884:	4824      	ldr	r0, [pc, #144]	@ (8000918 <MX_GPIO_Init+0x154>)
 8000886:	f001 f907 	bl	8001a98 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 800088a:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 800088e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000890:	2301      	movs	r3, #1
 8000892:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000894:	2300      	movs	r3, #0
 8000896:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000898:	2300      	movs	r3, #0
 800089a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800089c:	f107 0314 	add.w	r3, r7, #20
 80008a0:	4619      	mov	r1, r3
 80008a2:	481b      	ldr	r0, [pc, #108]	@ (8000910 <MX_GPIO_Init+0x14c>)
 80008a4:	f001 f8f8 	bl	8001a98 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OverCurrent_Pin SMPS_PG_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin|SMPS_PG_Pin;
 80008a8:	f44f 5381 	mov.w	r3, #4128	@ 0x1020
 80008ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008ae:	2300      	movs	r3, #0
 80008b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b2:	2300      	movs	r3, #0
 80008b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80008b6:	f107 0314 	add.w	r3, r7, #20
 80008ba:	4619      	mov	r1, r3
 80008bc:	4815      	ldr	r0, [pc, #84]	@ (8000914 <MX_GPIO_Init+0x150>)
 80008be:	f001 f8eb 	bl	8001a98 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_PowerSwitchOn_Pin SMPS_V1_Pin SMPS_EN_Pin SMPS_SW_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin|SMPS_V1_Pin|SMPS_EN_Pin|SMPS_SW_Pin;
 80008c2:	f44f 5331 	mov.w	r3, #11328	@ 0x2c40
 80008c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c8:	2301      	movs	r3, #1
 80008ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008cc:	2300      	movs	r3, #0
 80008ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d0:	2300      	movs	r3, #0
 80008d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80008d4:	f107 0314 	add.w	r3, r7, #20
 80008d8:	4619      	mov	r1, r3
 80008da:	480e      	ldr	r0, [pc, #56]	@ (8000914 <MX_GPIO_Init+0x150>)
 80008dc:	f001 f8dc 	bl	8001a98 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80008e0:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80008e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e6:	2302      	movs	r3, #2
 80008e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ea:	2300      	movs	r3, #0
 80008ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008ee:	2303      	movs	r3, #3
 80008f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80008f2:	230a      	movs	r3, #10
 80008f4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008f6:	f107 0314 	add.w	r3, r7, #20
 80008fa:	4619      	mov	r1, r3
 80008fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000900:	f001 f8ca 	bl	8001a98 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000904:	bf00      	nop
 8000906:	3728      	adds	r7, #40	@ 0x28
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	40021000 	.word	0x40021000
 8000910:	48000400 	.word	0x48000400
 8000914:	48001800 	.word	0x48001800
 8000918:	48000800 	.word	0x48000800

0800091c <printmsg>:

/* USER CODE BEGIN 4 */

void printmsg(char *format, ...){/* The ... (ellipsis) means that more arguments can follow */
 800091c:	b40f      	push	{r0, r1, r2, r3}
 800091e:	b580      	push	{r7, lr}
 8000920:	b096      	sub	sp, #88	@ 0x58
 8000922:	af00      	add	r7, sp, #0
#ifdef BL_DEBUG_MSG_EN

	char str[80];
	/*Extract the argument list using C VA APIs*/
	va_list args;
	va_start(args, format);
 8000924:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000928:	607b      	str	r3, [r7, #4]
	vsprintf(str, format, args);
 800092a:	f107 0308 	add.w	r3, r7, #8
 800092e:	687a      	ldr	r2, [r7, #4]
 8000930:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8000932:	4618      	mov	r0, r3
 8000934:	f003 fc78 	bl	8004228 <vsiprintf>
	HAL_UART_Transmit(D_UART, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
 8000938:	f107 0308 	add.w	r3, r7, #8
 800093c:	4618      	mov	r0, r3
 800093e:	f7ff fc57 	bl	80001f0 <strlen>
 8000942:	4603      	mov	r3, r0
 8000944:	b29a      	uxth	r2, r3
 8000946:	f107 0108 	add.w	r1, r7, #8
 800094a:	f04f 33ff 	mov.w	r3, #4294967295
 800094e:	4805      	ldr	r0, [pc, #20]	@ (8000964 <printmsg+0x48>)
 8000950:	f002 fe2e 	bl	80035b0 <HAL_UART_Transmit>
	va_end(args);
#endif
}
 8000954:	bf00      	nop
 8000956:	3758      	adds	r7, #88	@ 0x58
 8000958:	46bd      	mov	sp, r7
 800095a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800095e:	b004      	add	sp, #16
 8000960:	4770      	bx	lr
 8000962:	bf00      	nop
 8000964:	200000a8 	.word	0x200000a8

08000968 <bootloader_jump_to_user_app>:

void bootloader_jump_to_user_app()
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b084      	sub	sp, #16
 800096c:	af00      	add	r7, sp, #0
	 * 2. Redirects interrupts by re-mapping VTOR.
	 * 3. Fetches the applicationâ€™s Reset_Handler address.
	 * 4. Calls it, effectively jumping to the user application.
	 */

	printmsg("BL_DEBUG_MSG:bootloader_jump_to_user_app\n");
 800096e:	480d      	ldr	r0, [pc, #52]	@ (80009a4 <bootloader_jump_to_user_app+0x3c>)
 8000970:	f7ff ffd4 	bl	800091c <printmsg>

	/*The first byte at address of the FLASH area holds the value of MSP and next byte holds the Reset Handler
	 * according to ARM-Cortex Architecture */

	/*1. Configure the Main Stack Pointer (MSP) by reading the value form the flash base address of desired sector*/
	uint32_t msp_value = *(volatile uint32_t*)FLASH_FIRMWARE1;
 8000974:	4b0c      	ldr	r3, [pc, #48]	@ (80009a8 <bootloader_jump_to_user_app+0x40>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	60fb      	str	r3, [r7, #12]
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	f383 8808 	msr	MSP, r3
}
 8000984:	bf00      	nop

	/* Set MSP function from CMSIS*/
	__set_MSP(msp_value);

	/* Re-map vector table to user application base address */
	SCB->VTOR = FLASH_FIRMWARE1; /* System Control Block - Vector Table Offset Register */
 8000986:	4b09      	ldr	r3, [pc, #36]	@ (80009ac <bootloader_jump_to_user_app+0x44>)
 8000988:	4a07      	ldr	r2, [pc, #28]	@ (80009a8 <bootloader_jump_to_user_app+0x40>)
 800098a:	609a      	str	r2, [r3, #8]

	/* 2. Now fetch the reset handler address of the user application
	 * from the location FLASH_SECTOR2_BASE_ADDRESS + 4 (32bits)*/
	void (*app_reset_handler)(void); /*A function pointer to hold the address of reset handler*/
	uint32_t resethandler_address = *(volatile uint32_t*)(FLASH_FIRMWARE1 + 4);
 800098c:	4b08      	ldr	r3, [pc, #32]	@ (80009b0 <bootloader_jump_to_user_app+0x48>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	60bb      	str	r3, [r7, #8]
	app_reset_handler = (void*) resethandler_address;
 8000992:	68bb      	ldr	r3, [r7, #8]
 8000994:	607b      	str	r3, [r7, #4]

	/*3. Jumping to the reset handler of user application - Now this address will be loaded into the Program Counter*/
	app_reset_handler();
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	4798      	blx	r3

}
 800099a:	bf00      	nop
 800099c:	3710      	adds	r7, #16
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	08004bc4 	.word	0x08004bc4
 80009a8:	08008000 	.word	0x08008000
 80009ac:	e000ed00 	.word	0xe000ed00
 80009b0:	08008004 	.word	0x08008004

080009b4 <bootloader_uart_read_data>:

void bootloader_uart_read_data()
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
	uint8_t rcv_len = 0;
 80009ba:	2300      	movs	r3, #0
 80009bc:	71fb      	strb	r3, [r7, #7]

	while(1)
	{
		memset(bl_rx_buffer, 0, BL_RX_LEN);
 80009be:	22c8      	movs	r2, #200	@ 0xc8
 80009c0:	2100      	movs	r1, #0
 80009c2:	482d      	ldr	r0, [pc, #180]	@ (8000a78 <bootloader_uart_read_data+0xc4>)
 80009c4:	f003 fc3a 	bl	800423c <memset>

		/*First read only one byte, which is the length. Then read the other bytes from UART */
		HAL_UART_Receive(C_UART, (uint8_t*)&bl_rx_buffer, 1, HAL_MAX_DELAY);
 80009c8:	f04f 33ff 	mov.w	r3, #4294967295
 80009cc:	2201      	movs	r2, #1
 80009ce:	492a      	ldr	r1, [pc, #168]	@ (8000a78 <bootloader_uart_read_data+0xc4>)
 80009d0:	482a      	ldr	r0, [pc, #168]	@ (8000a7c <bootloader_uart_read_data+0xc8>)
 80009d2:	f002 fe76 	bl	80036c2 <HAL_UART_Receive>
		rcv_len = bl_rx_buffer[0];
 80009d6:	4b28      	ldr	r3, [pc, #160]	@ (8000a78 <bootloader_uart_read_data+0xc4>)
 80009d8:	781b      	ldrb	r3, [r3, #0]
 80009da:	71fb      	strb	r3, [r7, #7]
		/*Receive the command*/
		HAL_UART_Receive(C_UART, (uint8_t*)&bl_rx_buffer[1], rcv_len, HAL_MAX_DELAY);
 80009dc:	79fb      	ldrb	r3, [r7, #7]
 80009de:	b29a      	uxth	r2, r3
 80009e0:	f04f 33ff 	mov.w	r3, #4294967295
 80009e4:	4926      	ldr	r1, [pc, #152]	@ (8000a80 <bootloader_uart_read_data+0xcc>)
 80009e6:	4825      	ldr	r0, [pc, #148]	@ (8000a7c <bootloader_uart_read_data+0xc8>)
 80009e8:	f002 fe6b 	bl	80036c2 <HAL_UART_Receive>

		switch(bl_rx_buffer[1]) /* To check for command codes */
 80009ec:	4b22      	ldr	r3, [pc, #136]	@ (8000a78 <bootloader_uart_read_data+0xc4>)
 80009ee:	785b      	ldrb	r3, [r3, #1]
 80009f0:	3b51      	subs	r3, #81	@ 0x51
 80009f2:	2b0b      	cmp	r3, #11
 80009f4:	d83a      	bhi.n	8000a6c <bootloader_uart_read_data+0xb8>
 80009f6:	a201      	add	r2, pc, #4	@ (adr r2, 80009fc <bootloader_uart_read_data+0x48>)
 80009f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009fc:	08000a2d 	.word	0x08000a2d
 8000a00:	08000a35 	.word	0x08000a35
 8000a04:	08000a3d 	.word	0x08000a3d
 8000a08:	08000a45 	.word	0x08000a45
 8000a0c:	08000a6d 	.word	0x08000a6d
 8000a10:	08000a4d 	.word	0x08000a4d
 8000a14:	08000a55 	.word	0x08000a55
 8000a18:	08000a5d 	.word	0x08000a5d
 8000a1c:	08000a6d 	.word	0x08000a6d
 8000a20:	08000a6d 	.word	0x08000a6d
 8000a24:	08000a6d 	.word	0x08000a6d
 8000a28:	08000a65 	.word	0x08000a65
		{
		case BL_GET_VER:
			bootloader_handle_getver_cmd(bl_rx_buffer);
 8000a2c:	4812      	ldr	r0, [pc, #72]	@ (8000a78 <bootloader_uart_read_data+0xc4>)
 8000a2e:	f000 f82b 	bl	8000a88 <bootloader_handle_getver_cmd>
			break;
 8000a32:	e01f      	b.n	8000a74 <bootloader_uart_read_data+0xc0>
		case BL_GET_HELP:
			bootloader_handle_gethelp_cmd(bl_rx_buffer);
 8000a34:	4810      	ldr	r0, [pc, #64]	@ (8000a78 <bootloader_uart_read_data+0xc4>)
 8000a36:	f000 f86b 	bl	8000b10 <bootloader_handle_gethelp_cmd>
			break;
 8000a3a:	e01b      	b.n	8000a74 <bootloader_uart_read_data+0xc0>
		case BL_GET_CID:
			bootloader_handle_getcid_cmd(bl_rx_buffer);
 8000a3c:	480e      	ldr	r0, [pc, #56]	@ (8000a78 <bootloader_uart_read_data+0xc4>)
 8000a3e:	f000 f89f 	bl	8000b80 <bootloader_handle_getcid_cmd>
			break;
 8000a42:	e017      	b.n	8000a74 <bootloader_uart_read_data+0xc0>
		case BL_GET_RDP_STATUS:
			bootloader_handle_getrdp_cmd(bl_rx_buffer);
 8000a44:	480c      	ldr	r0, [pc, #48]	@ (8000a78 <bootloader_uart_read_data+0xc4>)
 8000a46:	f000 f8e1 	bl	8000c0c <bootloader_handle_getrdp_cmd>
			break;
 8000a4a:	e013      	b.n	8000a74 <bootloader_uart_read_data+0xc0>
		case BL_FLASH_ERASE:
			bootloader_handle_flash_erase_cmd(bl_rx_buffer);
 8000a4c:	480a      	ldr	r0, [pc, #40]	@ (8000a78 <bootloader_uart_read_data+0xc4>)
 8000a4e:	f000 f92d 	bl	8000cac <bootloader_handle_flash_erase_cmd>
			break;
 8000a52:	e00f      	b.n	8000a74 <bootloader_uart_read_data+0xc0>
		case BL_MEM_WRITE:
			bootloader_handle_mem_write_cmd(bl_rx_buffer);
 8000a54:	4808      	ldr	r0, [pc, #32]	@ (8000a78 <bootloader_uart_read_data+0xc4>)
 8000a56:	f000 f91f 	bl	8000c98 <bootloader_handle_mem_write_cmd>
			break;
 8000a5a:	e00b      	b.n	8000a74 <bootloader_uart_read_data+0xc0>
		case BL_EN_RW_PROTECT:
			bootloader_handle_en_rw_protect(bl_rx_buffer);
 8000a5c:	4806      	ldr	r0, [pc, #24]	@ (8000a78 <bootloader_uart_read_data+0xc4>)
 8000a5e:	f000 f92f 	bl	8000cc0 <bootloader_handle_en_rw_protect>
			break;
 8000a62:	e007      	b.n	8000a74 <bootloader_uart_read_data+0xc0>
		case BL_DIS_R_W_PROTECT:
			bootloader_handle_dis_rw_protect(bl_rx_buffer);
 8000a64:	4804      	ldr	r0, [pc, #16]	@ (8000a78 <bootloader_uart_read_data+0xc4>)
 8000a66:	f000 f935 	bl	8000cd4 <bootloader_handle_dis_rw_protect>
			break;
 8000a6a:	e003      	b.n	8000a74 <bootloader_uart_read_data+0xc0>
		default:
			printmsg("BL_DEBUG_MSG:Invalid command code received from host \n");
 8000a6c:	4805      	ldr	r0, [pc, #20]	@ (8000a84 <bootloader_uart_read_data+0xd0>)
 8000a6e:	f7ff ff55 	bl	800091c <printmsg>
			break;
 8000a72:	bf00      	nop
		memset(bl_rx_buffer, 0, BL_RX_LEN);
 8000a74:	e7a3      	b.n	80009be <bootloader_uart_read_data+0xa>
 8000a76:	bf00      	nop
 8000a78:	200001b8 	.word	0x200001b8
 8000a7c:	20000130 	.word	0x20000130
 8000a80:	200001b9 	.word	0x200001b9
 8000a84:	08004bf0 	.word	0x08004bf0

08000a88 <bootloader_handle_getver_cmd>:
}

/******************* Boot loader handler functions *******************/

void bootloader_handle_getver_cmd(uint8_t *bl_rx_buffer)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b086      	sub	sp, #24
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
    /* Handle "Get Version" command */
	uint8_t bl_version;

	uint32_t command_packet_len = bl_rx_buffer[0] + 1; /*Length to follow + First byte*/
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	3301      	adds	r3, #1
 8000a96:	617b      	str	r3, [r7, #20]

	/*Extract the 4 bytes of CRC32 sent by the host*/
	uint32_t host_crc = *((uint32_t*)(bl_rx_buffer + command_packet_len - 4)); /* CRC is always 32 bits (4 bytes) here */
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	3b04      	subs	r3, #4
 8000a9c:	687a      	ldr	r2, [r7, #4]
 8000a9e:	4413      	add	r3, r2
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	613b      	str	r3, [r7, #16]

	/*Verify checksum*/
	printmsg("BL_DEBUG_MSG: bootloader_handle_getver_cmd\n\r");
 8000aa4:	4816      	ldr	r0, [pc, #88]	@ (8000b00 <bootloader_handle_getver_cmd+0x78>)
 8000aa6:	f7ff ff39 	bl	800091c <printmsg>
	if(! bootloader_verify_crc(&bl_rx_buffer[0], command_packet_len - 4, host_crc))
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	3b04      	subs	r3, #4
 8000aae:	693a      	ldr	r2, [r7, #16]
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	6878      	ldr	r0, [r7, #4]
 8000ab4:	f000 f942 	bl	8000d3c <bootloader_verify_crc>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d117      	bne.n	8000aee <bootloader_handle_getver_cmd+0x66>
	{
		/*Checksum is correct*/
		printmsg("BL_DEBUG_MSG: Checksum success...!\n");
 8000abe:	4811      	ldr	r0, [pc, #68]	@ (8000b04 <bootloader_handle_getver_cmd+0x7c>)
 8000ac0:	f7ff ff2c 	bl	800091c <printmsg>
		bootloader_send_ack(1);
 8000ac4:	2001      	movs	r0, #1
 8000ac6:	f000 f921 	bl	8000d0c <bootloader_send_ack>
		bl_version = get_bootloader_version();
 8000aca:	f000 f97f 	bl	8000dcc <get_bootloader_version>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	73fb      	strb	r3, [r7, #15]
		printmsg("BL_DEBUG_MSG: BL_VER: %d &#x\n", bl_version, bl_version);
 8000ad2:	7bfb      	ldrb	r3, [r7, #15]
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	7bfb      	ldrb	r3, [r7, #15]
 8000ad8:	461a      	mov	r2, r3
 8000ada:	480b      	ldr	r0, [pc, #44]	@ (8000b08 <bootloader_handle_getver_cmd+0x80>)
 8000adc:	f7ff ff1e 	bl	800091c <printmsg>
		bootloader_uart_write_data(&bl_version, 1); /* Sends data back to the HOST */
 8000ae0:	f107 030f 	add.w	r3, r7, #15
 8000ae4:	2101      	movs	r1, #1
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f000 f95c 	bl	8000da4 <bootloader_uart_write_data>
		printmsg("BL_DEBUG_MSG: Checksum failed...!\n");
		bootloader_send_nack();

	}

}
 8000aec:	e004      	b.n	8000af8 <bootloader_handle_getver_cmd+0x70>
		printmsg("BL_DEBUG_MSG: Checksum failed...!\n");
 8000aee:	4807      	ldr	r0, [pc, #28]	@ (8000b0c <bootloader_handle_getver_cmd+0x84>)
 8000af0:	f7ff ff14 	bl	800091c <printmsg>
		bootloader_send_nack();
 8000af4:	f000 f8f8 	bl	8000ce8 <bootloader_send_nack>
}
 8000af8:	bf00      	nop
 8000afa:	3718      	adds	r7, #24
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	08004c28 	.word	0x08004c28
 8000b04:	08004c58 	.word	0x08004c58
 8000b08:	08004c7c 	.word	0x08004c7c
 8000b0c:	08004c9c 	.word	0x08004c9c

08000b10 <bootloader_handle_gethelp_cmd>:

void bootloader_handle_gethelp_cmd(uint8_t *bl_rx_buffer)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b084      	sub	sp, #16
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
    /* Handle "Get Help" command */
	printmsg("BL_DEBUG_MSG:bootloader_handle_gethelp_cmd\n");
 8000b18:	4815      	ldr	r0, [pc, #84]	@ (8000b70 <bootloader_handle_gethelp_cmd+0x60>)
 8000b1a:	f7ff feff 	bl	800091c <printmsg>

	uint32_t command_packet_len = bl_rx_buffer[0] + 1;
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	3301      	adds	r3, #1
 8000b24:	60fb      	str	r3, [r7, #12]

	uint32_t host_crc = *((uint32_t*)(bl_rx_buffer + command_packet_len - 4));
 8000b26:	68fb      	ldr	r3, [r7, #12]
 8000b28:	3b04      	subs	r3, #4
 8000b2a:	687a      	ldr	r2, [r7, #4]
 8000b2c:	4413      	add	r3, r2
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	60bb      	str	r3, [r7, #8]

	if(! bootloader_verify_crc(&bl_rx_buffer[0], command_packet_len - 4, host_crc))
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	3b04      	subs	r3, #4
 8000b36:	68ba      	ldr	r2, [r7, #8]
 8000b38:	4619      	mov	r1, r3
 8000b3a:	6878      	ldr	r0, [r7, #4]
 8000b3c:	f000 f8fe 	bl	8000d3c <bootloader_verify_crc>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d10a      	bne.n	8000b5c <bootloader_handle_gethelp_cmd+0x4c>
	{
		printmsg("BL_DEBUG_MSG:checksum success !!\n");
 8000b46:	480b      	ldr	r0, [pc, #44]	@ (8000b74 <bootloader_handle_gethelp_cmd+0x64>)
 8000b48:	f7ff fee8 	bl	800091c <printmsg>
		bootloader_send_ack(sizeof(supported_commands));
 8000b4c:	200a      	movs	r0, #10
 8000b4e:	f000 f8dd 	bl	8000d0c <bootloader_send_ack>
		bootloader_uart_write_data(supported_commands, sizeof(supported_commands));
 8000b52:	210a      	movs	r1, #10
 8000b54:	4808      	ldr	r0, [pc, #32]	@ (8000b78 <bootloader_handle_gethelp_cmd+0x68>)
 8000b56:	f000 f925 	bl	8000da4 <bootloader_uart_write_data>

	}else{
		printmsg("BL_DEBUG_MSG:checksum fail !!\n");
		bootloader_send_nack();
	}
}
 8000b5a:	e004      	b.n	8000b66 <bootloader_handle_gethelp_cmd+0x56>
		printmsg("BL_DEBUG_MSG:checksum fail !!\n");
 8000b5c:	4807      	ldr	r0, [pc, #28]	@ (8000b7c <bootloader_handle_gethelp_cmd+0x6c>)
 8000b5e:	f7ff fedd 	bl	800091c <printmsg>
		bootloader_send_nack();
 8000b62:	f000 f8c1 	bl	8000ce8 <bootloader_send_nack>
}
 8000b66:	bf00      	nop
 8000b68:	3710      	adds	r7, #16
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	08004cc0 	.word	0x08004cc0
 8000b74:	08004cec 	.word	0x08004cec
 8000b78:	20000000 	.word	0x20000000
 8000b7c:	08004d10 	.word	0x08004d10

08000b80 <bootloader_handle_getcid_cmd>:

void bootloader_handle_getcid_cmd(uint8_t *bl_rx_buffer)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b086      	sub	sp, #24
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
    /* Handle "Get Chip ID" command */
	printmsg("BL_DEBUG_MSG:bootloader_handle_getcid_cmd\n");
 8000b88:	481c      	ldr	r0, [pc, #112]	@ (8000bfc <bootloader_handle_getcid_cmd+0x7c>)
 8000b8a:	f7ff fec7 	bl	800091c <printmsg>

	uint16_t bl_cid_num = 0;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	81fb      	strh	r3, [r7, #14]

	uint32_t command_packet_len = bl_rx_buffer[0] + 1;
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	781b      	ldrb	r3, [r3, #0]
 8000b96:	3301      	adds	r3, #1
 8000b98:	617b      	str	r3, [r7, #20]

	uint32_t host_crc = *((uint32_t*)(bl_rx_buffer + command_packet_len - 4));
 8000b9a:	697b      	ldr	r3, [r7, #20]
 8000b9c:	3b04      	subs	r3, #4
 8000b9e:	687a      	ldr	r2, [r7, #4]
 8000ba0:	4413      	add	r3, r2
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	613b      	str	r3, [r7, #16]

	if(! bootloader_verify_crc(&bl_rx_buffer[0], command_packet_len - 4, host_crc))
 8000ba6:	697b      	ldr	r3, [r7, #20]
 8000ba8:	3b04      	subs	r3, #4
 8000baa:	693a      	ldr	r2, [r7, #16]
 8000bac:	4619      	mov	r1, r3
 8000bae:	6878      	ldr	r0, [r7, #4]
 8000bb0:	f000 f8c4 	bl	8000d3c <bootloader_verify_crc>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d117      	bne.n	8000bea <bootloader_handle_getcid_cmd+0x6a>
	{
		printmsg("BL_DEBUG_MSG:checksum success !!\n");
 8000bba:	4811      	ldr	r0, [pc, #68]	@ (8000c00 <bootloader_handle_getcid_cmd+0x80>)
 8000bbc:	f7ff feae 	bl	800091c <printmsg>
		bootloader_send_ack(2);
 8000bc0:	2002      	movs	r0, #2
 8000bc2:	f000 f8a3 	bl	8000d0c <bootloader_send_ack>
		bl_cid_num = get_mcu_chip_id();
 8000bc6:	f000 f909 	bl	8000ddc <get_mcu_chip_id>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	81fb      	strh	r3, [r7, #14]
		printmsg("BL_DEBUG_MSG:MCU id : %d %#x !!\n",bl_cid_num, bl_cid_num);
 8000bce:	89fb      	ldrh	r3, [r7, #14]
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	89fb      	ldrh	r3, [r7, #14]
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	480b      	ldr	r0, [pc, #44]	@ (8000c04 <bootloader_handle_getcid_cmd+0x84>)
 8000bd8:	f7ff fea0 	bl	800091c <printmsg>
		bootloader_uart_write_data((uint8_t*)&bl_cid_num, 2);
 8000bdc:	f107 030e 	add.w	r3, r7, #14
 8000be0:	2102      	movs	r1, #2
 8000be2:	4618      	mov	r0, r3
 8000be4:	f000 f8de 	bl	8000da4 <bootloader_uart_write_data>
	}else{
		printmsg("BL_DEBUG_MSG:checksum fail !!\n");
		bootloader_send_nack();
	}
}
 8000be8:	e004      	b.n	8000bf4 <bootloader_handle_getcid_cmd+0x74>
		printmsg("BL_DEBUG_MSG:checksum fail !!\n");
 8000bea:	4807      	ldr	r0, [pc, #28]	@ (8000c08 <bootloader_handle_getcid_cmd+0x88>)
 8000bec:	f7ff fe96 	bl	800091c <printmsg>
		bootloader_send_nack();
 8000bf0:	f000 f87a 	bl	8000ce8 <bootloader_send_nack>
}
 8000bf4:	bf00      	nop
 8000bf6:	3718      	adds	r7, #24
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	08004d30 	.word	0x08004d30
 8000c00:	08004cec 	.word	0x08004cec
 8000c04:	08004d5c 	.word	0x08004d5c
 8000c08:	08004d10 	.word	0x08004d10

08000c0c <bootloader_handle_getrdp_cmd>:

void bootloader_handle_getrdp_cmd(uint8_t *bl_rx_buffer)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b086      	sub	sp, #24
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
    /* Handle "Get Read Protection Level" command */
	printmsg("BL_DEBUG_MSG:bootloader_handle_getrdp_cmd\n");
 8000c14:	481c      	ldr	r0, [pc, #112]	@ (8000c88 <bootloader_handle_getrdp_cmd+0x7c>)
 8000c16:	f7ff fe81 	bl	800091c <printmsg>

	uint8_t rdp_level = 0x00;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	73fb      	strb	r3, [r7, #15]

	//Total length of the command packet
	uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	3301      	adds	r3, #1
 8000c24:	617b      	str	r3, [r7, #20]

	//extract the CRC32 sent by the Host
	uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 8000c26:	697b      	ldr	r3, [r7, #20]
 8000c28:	3b04      	subs	r3, #4
 8000c2a:	687a      	ldr	r2, [r7, #4]
 8000c2c:	4413      	add	r3, r2
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	613b      	str	r3, [r7, #16]

	if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 8000c32:	697b      	ldr	r3, [r7, #20]
 8000c34:	3b04      	subs	r3, #4
 8000c36:	693a      	ldr	r2, [r7, #16]
 8000c38:	4619      	mov	r1, r3
 8000c3a:	6878      	ldr	r0, [r7, #4]
 8000c3c:	f000 f87e 	bl	8000d3c <bootloader_verify_crc>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d117      	bne.n	8000c76 <bootloader_handle_getrdp_cmd+0x6a>
	{
		printmsg("BL_DEBUG_MSG:checksum success !!\n");
 8000c46:	4811      	ldr	r0, [pc, #68]	@ (8000c8c <bootloader_handle_getrdp_cmd+0x80>)
 8000c48:	f7ff fe68 	bl	800091c <printmsg>
		bootloader_send_ack(1);
 8000c4c:	2001      	movs	r0, #1
 8000c4e:	f000 f85d 	bl	8000d0c <bootloader_send_ack>
		rdp_level = get_flash_rdp_level();
 8000c52:	f000 f8d5 	bl	8000e00 <get_flash_rdp_level>
 8000c56:	4603      	mov	r3, r0
 8000c58:	73fb      	strb	r3, [r7, #15]
		printmsg("BL_DEBUG_MSG:RDP level: %d %#x\n",rdp_level,rdp_level);
 8000c5a:	7bfb      	ldrb	r3, [r7, #15]
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	7bfb      	ldrb	r3, [r7, #15]
 8000c60:	461a      	mov	r2, r3
 8000c62:	480b      	ldr	r0, [pc, #44]	@ (8000c90 <bootloader_handle_getrdp_cmd+0x84>)
 8000c64:	f7ff fe5a 	bl	800091c <printmsg>
		bootloader_uart_write_data(&rdp_level, 1);
 8000c68:	f107 030f 	add.w	r3, r7, #15
 8000c6c:	2101      	movs	r1, #1
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f000 f898 	bl	8000da4 <bootloader_uart_write_data>

	}else{
		printmsg("BL_DEBUG_MSG:checksum fail !!\n");
		bootloader_send_nack();
	}
}
 8000c74:	e004      	b.n	8000c80 <bootloader_handle_getrdp_cmd+0x74>
		printmsg("BL_DEBUG_MSG:checksum fail !!\n");
 8000c76:	4807      	ldr	r0, [pc, #28]	@ (8000c94 <bootloader_handle_getrdp_cmd+0x88>)
 8000c78:	f7ff fe50 	bl	800091c <printmsg>
		bootloader_send_nack();
 8000c7c:	f000 f834 	bl	8000ce8 <bootloader_send_nack>
}
 8000c80:	bf00      	nop
 8000c82:	3718      	adds	r7, #24
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	08004d80 	.word	0x08004d80
 8000c8c:	08004cec 	.word	0x08004cec
 8000c90:	08004dac 	.word	0x08004dac
 8000c94:	08004d10 	.word	0x08004d10

08000c98 <bootloader_handle_mem_write_cmd>:
    /* Execute flash erase routine */
    return 0; // return appropriate status
}

void bootloader_handle_mem_write_cmd(uint8_t *bl_rx_buffer)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b083      	sub	sp, #12
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
    /* Handle "Memory Write" command */
}
 8000ca0:	bf00      	nop
 8000ca2:	370c      	adds	r7, #12
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr

08000cac <bootloader_handle_flash_erase_cmd>:

void bootloader_handle_flash_erase_cmd(uint8_t *bl_rx_buffer)
{
 8000cac:	b480      	push	{r7}
 8000cae:	b083      	sub	sp, #12
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
    /* Handle "Flash Erase" command */
}
 8000cb4:	bf00      	nop
 8000cb6:	370c      	adds	r7, #12
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbe:	4770      	bx	lr

08000cc0 <bootloader_handle_en_rw_protect>:

void bootloader_handle_en_rw_protect(uint8_t *bl_rx_buffer)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b083      	sub	sp, #12
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
    /* Handle "Enable Read/Write Protection" command */
}
 8000cc8:	bf00      	nop
 8000cca:	370c      	adds	r7, #12
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr

08000cd4 <bootloader_handle_dis_rw_protect>:

void bootloader_handle_dis_rw_protect(uint8_t *bl_rx_buffer)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b083      	sub	sp, #12
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
    /* Handle "Disable Read/Write Protection" command */
}
 8000cdc:	bf00      	nop
 8000cde:	370c      	adds	r7, #12
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce6:	4770      	bx	lr

08000ce8 <bootloader_send_nack>:
	bootloader_uart_write_data((uint8_t*)&active_bank, 1);
}


void bootloader_send_nack(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
	uint8_t nack = BL_NACK;
 8000cee:	237f      	movs	r3, #127	@ 0x7f
 8000cf0:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(C_UART, (uint8_t*)&nack, 1, HAL_MAX_DELAY);
 8000cf2:	1df9      	adds	r1, r7, #7
 8000cf4:	f04f 33ff 	mov.w	r3, #4294967295
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	4803      	ldr	r0, [pc, #12]	@ (8000d08 <bootloader_send_nack+0x20>)
 8000cfc:	f002 fc58 	bl	80035b0 <HAL_UART_Transmit>
}
 8000d00:	bf00      	nop
 8000d02:	3708      	adds	r7, #8
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	20000130 	.word	0x20000130

08000d0c <bootloader_send_ack>:

void bootloader_send_ack(uint8_t follow_len)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b084      	sub	sp, #16
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	4603      	mov	r3, r0
 8000d14:	71fb      	strb	r3, [r7, #7]
	/* 2 Bytes are sent, first byte is ACK and second is the length value */
	uint8_t ack_buf[2];
	ack_buf[0] = BL_ACK;
 8000d16:	23a5      	movs	r3, #165	@ 0xa5
 8000d18:	733b      	strb	r3, [r7, #12]
	ack_buf[1] = follow_len;
 8000d1a:	79fb      	ldrb	r3, [r7, #7]
 8000d1c:	737b      	strb	r3, [r7, #13]
	HAL_UART_Transmit(C_UART, (uint8_t*)&ack_buf, 2, HAL_MAX_DELAY);
 8000d1e:	f107 010c 	add.w	r1, r7, #12
 8000d22:	f04f 33ff 	mov.w	r3, #4294967295
 8000d26:	2202      	movs	r2, #2
 8000d28:	4803      	ldr	r0, [pc, #12]	@ (8000d38 <bootloader_send_ack+0x2c>)
 8000d2a:	f002 fc41 	bl	80035b0 <HAL_UART_Transmit>

}
 8000d2e:	bf00      	nop
 8000d30:	3710      	adds	r7, #16
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	20000130 	.word	0x20000130

08000d3c <bootloader_verify_crc>:

uint8_t bootloader_verify_crc(uint8_t *pData, uint32_t len, uint32_t crc_host)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b088      	sub	sp, #32
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	60f8      	str	r0, [r7, #12]
 8000d44:	60b9      	str	r1, [r7, #8]
 8000d46:	607a      	str	r2, [r7, #4]
	uint32_t uwCRCValue = 0xff;
 8000d48:	23ff      	movs	r3, #255	@ 0xff
 8000d4a:	61fb      	str	r3, [r7, #28]

	for(int i=0; i<len; i++)
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	61bb      	str	r3, [r7, #24]
 8000d50:	e00f      	b.n	8000d72 <bootloader_verify_crc+0x36>
	{
		uint32_t i_data = pData[i];
 8000d52:	69bb      	ldr	r3, [r7, #24]
 8000d54:	68fa      	ldr	r2, [r7, #12]
 8000d56:	4413      	add	r3, r2
 8000d58:	781b      	ldrb	r3, [r3, #0]
 8000d5a:	617b      	str	r3, [r7, #20]
		uwCRCValue = HAL_CRC_Accumulate(&hcrc, &i_data, 1);
 8000d5c:	f107 0314 	add.w	r3, r7, #20
 8000d60:	2201      	movs	r2, #1
 8000d62:	4619      	mov	r1, r3
 8000d64:	480e      	ldr	r0, [pc, #56]	@ (8000da0 <bootloader_verify_crc+0x64>)
 8000d66:	f000 fbad 	bl	80014c4 <HAL_CRC_Accumulate>
 8000d6a:	61f8      	str	r0, [r7, #28]
	for(int i=0; i<len; i++)
 8000d6c:	69bb      	ldr	r3, [r7, #24]
 8000d6e:	3301      	adds	r3, #1
 8000d70:	61bb      	str	r3, [r7, #24]
 8000d72:	69bb      	ldr	r3, [r7, #24]
 8000d74:	68ba      	ldr	r2, [r7, #8]
 8000d76:	429a      	cmp	r2, r3
 8000d78:	d8eb      	bhi.n	8000d52 <bootloader_verify_crc+0x16>
	}

	/* Reset CRC Calculation Unit */
	__HAL_CRC_DR_RESET(&hcrc);
 8000d7a:	4b09      	ldr	r3, [pc, #36]	@ (8000da0 <bootloader_verify_crc+0x64>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	689a      	ldr	r2, [r3, #8]
 8000d80:	4b07      	ldr	r3, [pc, #28]	@ (8000da0 <bootloader_verify_crc+0x64>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	f042 0201 	orr.w	r2, r2, #1
 8000d88:	609a      	str	r2, [r3, #8]

	if(uwCRCValue == crc_host)
 8000d8a:	69fa      	ldr	r2, [r7, #28]
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d101      	bne.n	8000d96 <bootloader_verify_crc+0x5a>
		return VERIFY_CRC_SUCCESS;
 8000d92:	2300      	movs	r3, #0
 8000d94:	e000      	b.n	8000d98 <bootloader_verify_crc+0x5c>
	return VERIFY_CRC_FAIL;
 8000d96:	2301      	movs	r3, #1

}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	3720      	adds	r7, #32
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	20000084 	.word	0x20000084

08000da4 <bootloader_uart_write_data>:

void bootloader_uart_write_data(uint8_t *pBuffer,uint32_t len)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
 8000dac:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(C_UART, pBuffer, len, HAL_MAX_DELAY);
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	b29a      	uxth	r2, r3
 8000db2:	f04f 33ff 	mov.w	r3, #4294967295
 8000db6:	6879      	ldr	r1, [r7, #4]
 8000db8:	4803      	ldr	r0, [pc, #12]	@ (8000dc8 <bootloader_uart_write_data+0x24>)
 8000dba:	f002 fbf9 	bl	80035b0 <HAL_UART_Transmit>
}
 8000dbe:	bf00      	nop
 8000dc0:	3708      	adds	r7, #8
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	20000130 	.word	0x20000130

08000dcc <get_bootloader_version>:

uint8_t get_bootloader_version()
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
	return (uint8_t)BL_VERSION;
 8000dd0:	2310      	movs	r3, #16
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr

08000ddc <get_mcu_chip_id>:

uint16_t get_mcu_chip_id(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b083      	sub	sp, #12
 8000de0:	af00      	add	r7, sp, #0
	   the user software. It is even accessible while the MCU is under system reset.
	 */

	uint16_t cid;
	/* Reading the register and masking the unnecessary bits */
	cid = (uint16_t)(DBGMCU->IDCODE) & 0x0FFF;
 8000de2:	4b06      	ldr	r3, [pc, #24]	@ (8000dfc <get_mcu_chip_id+0x20>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	b29b      	uxth	r3, r3
 8000de8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000dec:	80fb      	strh	r3, [r7, #6]
	return cid;
 8000dee:	88fb      	ldrh	r3, [r7, #6]
}
 8000df0:	4618      	mov	r0, r3
 8000df2:	370c      	adds	r7, #12
 8000df4:	46bd      	mov	sp, r7
 8000df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfa:	4770      	bx	lr
 8000dfc:	e0042000 	.word	0xe0042000

08000e00 <get_flash_rdp_level>:

uint8_t get_flash_rdp_level(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b08c      	sub	sp, #48	@ 0x30
 8000e04:	af00      	add	r7, sp, #0
	 *
	 * When decreased from 'Level 1 to Level 0', the FLASH goes into MASS ERASE.
	 *
	 * */
	/*HAL Implementation*/
	uint8_t rdp_status = 0;
 8000e06:	2300      	movs	r3, #0
 8000e08:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	FLASH_OBProgramInitTypeDef ob_handle;
	HAL_FLASHEx_OBGetConfig(&ob_handle);
 8000e0c:	1d3b      	adds	r3, r7, #4
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f000 fcf4 	bl	80017fc <HAL_FLASHEx_OBGetConfig>
	rdp_status = (uint8_t)ob_handle.RDPLevel;
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	return rdp_status;
 8000e1a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	3730      	adds	r7, #48	@ 0x30
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}

08000e26 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e26:	b480      	push	{r7}
 8000e28:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000e2a:	b672      	cpsid	i
}
 8000e2c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e2e:	bf00      	nop
 8000e30:	e7fd      	b.n	8000e2e <Error_Handler+0x8>
	...

08000e34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e3a:	4b0f      	ldr	r3, [pc, #60]	@ (8000e78 <HAL_MspInit+0x44>)
 8000e3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e3e:	4a0e      	ldr	r2, [pc, #56]	@ (8000e78 <HAL_MspInit+0x44>)
 8000e40:	f043 0301 	orr.w	r3, r3, #1
 8000e44:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e46:	4b0c      	ldr	r3, [pc, #48]	@ (8000e78 <HAL_MspInit+0x44>)
 8000e48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e4a:	f003 0301 	and.w	r3, r3, #1
 8000e4e:	607b      	str	r3, [r7, #4]
 8000e50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e52:	4b09      	ldr	r3, [pc, #36]	@ (8000e78 <HAL_MspInit+0x44>)
 8000e54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e56:	4a08      	ldr	r2, [pc, #32]	@ (8000e78 <HAL_MspInit+0x44>)
 8000e58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e5e:	4b06      	ldr	r3, [pc, #24]	@ (8000e78 <HAL_MspInit+0x44>)
 8000e60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e66:	603b      	str	r3, [r7, #0]
 8000e68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e6a:	bf00      	nop
 8000e6c:	370c      	adds	r7, #12
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop
 8000e78:	40021000 	.word	0x40021000

08000e7c <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b085      	sub	sp, #20
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a0a      	ldr	r2, [pc, #40]	@ (8000eb4 <HAL_CRC_MspInit+0x38>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d10b      	bne.n	8000ea6 <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000e8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000eb8 <HAL_CRC_MspInit+0x3c>)
 8000e90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e92:	4a09      	ldr	r2, [pc, #36]	@ (8000eb8 <HAL_CRC_MspInit+0x3c>)
 8000e94:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000e98:	6493      	str	r3, [r2, #72]	@ 0x48
 8000e9a:	4b07      	ldr	r3, [pc, #28]	@ (8000eb8 <HAL_CRC_MspInit+0x3c>)
 8000e9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e9e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000ea2:	60fb      	str	r3, [r7, #12]
 8000ea4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8000ea6:	bf00      	nop
 8000ea8:	3714      	adds	r7, #20
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop
 8000eb4:	40023000 	.word	0x40023000
 8000eb8:	40021000 	.word	0x40021000

08000ebc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b0ae      	sub	sp, #184	@ 0xb8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000ec8:	2200      	movs	r2, #0
 8000eca:	601a      	str	r2, [r3, #0]
 8000ecc:	605a      	str	r2, [r3, #4]
 8000ece:	609a      	str	r2, [r3, #8]
 8000ed0:	60da      	str	r2, [r3, #12]
 8000ed2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ed4:	f107 0318 	add.w	r3, r7, #24
 8000ed8:	228c      	movs	r2, #140	@ 0x8c
 8000eda:	2100      	movs	r1, #0
 8000edc:	4618      	mov	r0, r3
 8000ede:	f003 f9ad 	bl	800423c <memset>
  if(huart->Instance==LPUART1)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	4a43      	ldr	r2, [pc, #268]	@ (8000ff4 <HAL_UART_MspInit+0x138>)
 8000ee8:	4293      	cmp	r3, r2
 8000eea:	d13e      	bne.n	8000f6a <HAL_UART_MspInit+0xae>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000eec:	2320      	movs	r3, #32
 8000eee:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ef4:	f107 0318 	add.w	r3, r7, #24
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f001 fe41 	bl	8002b80 <HAL_RCCEx_PeriphCLKConfig>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d001      	beq.n	8000f08 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000f04:	f7ff ff8f 	bl	8000e26 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000f08:	4b3b      	ldr	r3, [pc, #236]	@ (8000ff8 <HAL_UART_MspInit+0x13c>)
 8000f0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f0c:	4a3a      	ldr	r2, [pc, #232]	@ (8000ff8 <HAL_UART_MspInit+0x13c>)
 8000f0e:	f043 0301 	orr.w	r3, r3, #1
 8000f12:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000f14:	4b38      	ldr	r3, [pc, #224]	@ (8000ff8 <HAL_UART_MspInit+0x13c>)
 8000f16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f18:	f003 0301 	and.w	r3, r3, #1
 8000f1c:	617b      	str	r3, [r7, #20]
 8000f1e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f20:	4b35      	ldr	r3, [pc, #212]	@ (8000ff8 <HAL_UART_MspInit+0x13c>)
 8000f22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f24:	4a34      	ldr	r2, [pc, #208]	@ (8000ff8 <HAL_UART_MspInit+0x13c>)
 8000f26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f2c:	4b32      	ldr	r3, [pc, #200]	@ (8000ff8 <HAL_UART_MspInit+0x13c>)
 8000f2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f34:	613b      	str	r3, [r7, #16]
 8000f36:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 8000f38:	f000 ffd4 	bl	8001ee4 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000f3c:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000f40:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f44:	2302      	movs	r3, #2
 8000f46:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f50:	2303      	movs	r3, #3
 8000f52:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000f56:	2308      	movs	r3, #8
 8000f58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f5c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f60:	4619      	mov	r1, r3
 8000f62:	4826      	ldr	r0, [pc, #152]	@ (8000ffc <HAL_UART_MspInit+0x140>)
 8000f64:	f000 fd98 	bl	8001a98 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8000f68:	e040      	b.n	8000fec <HAL_UART_MspInit+0x130>
  else if(huart->Instance==USART2)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	4a24      	ldr	r2, [pc, #144]	@ (8001000 <HAL_UART_MspInit+0x144>)
 8000f70:	4293      	cmp	r3, r2
 8000f72:	d13b      	bne.n	8000fec <HAL_UART_MspInit+0x130>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000f74:	2302      	movs	r3, #2
 8000f76:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f7c:	f107 0318 	add.w	r3, r7, #24
 8000f80:	4618      	mov	r0, r3
 8000f82:	f001 fdfd 	bl	8002b80 <HAL_RCCEx_PeriphCLKConfig>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 8000f8c:	f7ff ff4b 	bl	8000e26 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f90:	4b19      	ldr	r3, [pc, #100]	@ (8000ff8 <HAL_UART_MspInit+0x13c>)
 8000f92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f94:	4a18      	ldr	r2, [pc, #96]	@ (8000ff8 <HAL_UART_MspInit+0x13c>)
 8000f96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f9a:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f9c:	4b16      	ldr	r3, [pc, #88]	@ (8000ff8 <HAL_UART_MspInit+0x13c>)
 8000f9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fa0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fa4:	60fb      	str	r3, [r7, #12]
 8000fa6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa8:	4b13      	ldr	r3, [pc, #76]	@ (8000ff8 <HAL_UART_MspInit+0x13c>)
 8000faa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fac:	4a12      	ldr	r2, [pc, #72]	@ (8000ff8 <HAL_UART_MspInit+0x13c>)
 8000fae:	f043 0301 	orr.w	r3, r3, #1
 8000fb2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fb4:	4b10      	ldr	r3, [pc, #64]	@ (8000ff8 <HAL_UART_MspInit+0x13c>)
 8000fb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fb8:	f003 0301 	and.w	r3, r3, #1
 8000fbc:	60bb      	str	r3, [r7, #8]
 8000fbe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000fc0:	230c      	movs	r3, #12
 8000fc2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fd2:	2303      	movs	r3, #3
 8000fd4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000fd8:	2307      	movs	r3, #7
 8000fda:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fde:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fe8:	f000 fd56 	bl	8001a98 <HAL_GPIO_Init>
}
 8000fec:	bf00      	nop
 8000fee:	37b8      	adds	r7, #184	@ 0xb8
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	40008000 	.word	0x40008000
 8000ff8:	40021000 	.word	0x40021000
 8000ffc:	48001800 	.word	0x48001800
 8001000:	40004400 	.word	0x40004400

08001004 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001008:	bf00      	nop
 800100a:	e7fd      	b.n	8001008 <NMI_Handler+0x4>

0800100c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001010:	bf00      	nop
 8001012:	e7fd      	b.n	8001010 <HardFault_Handler+0x4>

08001014 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001018:	bf00      	nop
 800101a:	e7fd      	b.n	8001018 <MemManage_Handler+0x4>

0800101c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001020:	bf00      	nop
 8001022:	e7fd      	b.n	8001020 <BusFault_Handler+0x4>

08001024 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001028:	bf00      	nop
 800102a:	e7fd      	b.n	8001028 <UsageFault_Handler+0x4>

0800102c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001030:	bf00      	nop
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr

0800103a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800103a:	b480      	push	{r7}
 800103c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800103e:	bf00      	nop
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr

08001048 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800104c:	bf00      	nop
 800104e:	46bd      	mov	sp, r7
 8001050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001054:	4770      	bx	lr

08001056 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001056:	b580      	push	{r7, lr}
 8001058:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800105a:	f000 f8c9 	bl	80011f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800105e:	bf00      	nop
 8001060:	bd80      	pop	{r7, pc}
	...

08001064 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b086      	sub	sp, #24
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800106c:	4a14      	ldr	r2, [pc, #80]	@ (80010c0 <_sbrk+0x5c>)
 800106e:	4b15      	ldr	r3, [pc, #84]	@ (80010c4 <_sbrk+0x60>)
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001078:	4b13      	ldr	r3, [pc, #76]	@ (80010c8 <_sbrk+0x64>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d102      	bne.n	8001086 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001080:	4b11      	ldr	r3, [pc, #68]	@ (80010c8 <_sbrk+0x64>)
 8001082:	4a12      	ldr	r2, [pc, #72]	@ (80010cc <_sbrk+0x68>)
 8001084:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001086:	4b10      	ldr	r3, [pc, #64]	@ (80010c8 <_sbrk+0x64>)
 8001088:	681a      	ldr	r2, [r3, #0]
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4413      	add	r3, r2
 800108e:	693a      	ldr	r2, [r7, #16]
 8001090:	429a      	cmp	r2, r3
 8001092:	d207      	bcs.n	80010a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001094:	f003 f8da 	bl	800424c <__errno>
 8001098:	4603      	mov	r3, r0
 800109a:	220c      	movs	r2, #12
 800109c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800109e:	f04f 33ff 	mov.w	r3, #4294967295
 80010a2:	e009      	b.n	80010b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010a4:	4b08      	ldr	r3, [pc, #32]	@ (80010c8 <_sbrk+0x64>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010aa:	4b07      	ldr	r3, [pc, #28]	@ (80010c8 <_sbrk+0x64>)
 80010ac:	681a      	ldr	r2, [r3, #0]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	4413      	add	r3, r2
 80010b2:	4a05      	ldr	r2, [pc, #20]	@ (80010c8 <_sbrk+0x64>)
 80010b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010b6:	68fb      	ldr	r3, [r7, #12]
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	3718      	adds	r7, #24
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	20040000 	.word	0x20040000
 80010c4:	00000400 	.word	0x00000400
 80010c8:	20000280 	.word	0x20000280
 80010cc:	200003d0 	.word	0x200003d0

080010d0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80010d4:	4b06      	ldr	r3, [pc, #24]	@ (80010f0 <SystemInit+0x20>)
 80010d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010da:	4a05      	ldr	r2, [pc, #20]	@ (80010f0 <SystemInit+0x20>)
 80010dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80010e4:	bf00      	nop
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop
 80010f0:	e000ed00 	.word	0xe000ed00

080010f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80010f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800112c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80010f8:	f7ff ffea 	bl	80010d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010fc:	480c      	ldr	r0, [pc, #48]	@ (8001130 <LoopForever+0x6>)
  ldr r1, =_edata
 80010fe:	490d      	ldr	r1, [pc, #52]	@ (8001134 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001100:	4a0d      	ldr	r2, [pc, #52]	@ (8001138 <LoopForever+0xe>)
  movs r3, #0
 8001102:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001104:	e002      	b.n	800110c <LoopCopyDataInit>

08001106 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001106:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001108:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800110a:	3304      	adds	r3, #4

0800110c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800110c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800110e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001110:	d3f9      	bcc.n	8001106 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001112:	4a0a      	ldr	r2, [pc, #40]	@ (800113c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001114:	4c0a      	ldr	r4, [pc, #40]	@ (8001140 <LoopForever+0x16>)
  movs r3, #0
 8001116:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001118:	e001      	b.n	800111e <LoopFillZerobss>

0800111a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800111a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800111c:	3204      	adds	r2, #4

0800111e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800111e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001120:	d3fb      	bcc.n	800111a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001122:	f003 f899 	bl	8004258 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001126:	f7ff fa51 	bl	80005cc <main>

0800112a <LoopForever>:

LoopForever:
    b LoopForever
 800112a:	e7fe      	b.n	800112a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800112c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8001130:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001134:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001138:	08004e58 	.word	0x08004e58
  ldr r2, =_sbss
 800113c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001140:	200003d0 	.word	0x200003d0

08001144 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001144:	e7fe      	b.n	8001144 <ADC1_2_IRQHandler>

08001146 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001146:	b580      	push	{r7, lr}
 8001148:	b082      	sub	sp, #8
 800114a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800114c:	2300      	movs	r3, #0
 800114e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001150:	2003      	movs	r0, #3
 8001152:	f000 f91f 	bl	8001394 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001156:	2000      	movs	r0, #0
 8001158:	f000 f80e 	bl	8001178 <HAL_InitTick>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d002      	beq.n	8001168 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001162:	2301      	movs	r3, #1
 8001164:	71fb      	strb	r3, [r7, #7]
 8001166:	e001      	b.n	800116c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001168:	f7ff fe64 	bl	8000e34 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800116c:	79fb      	ldrb	r3, [r7, #7]
}
 800116e:	4618      	mov	r0, r3
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
	...

08001178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001180:	2300      	movs	r3, #0
 8001182:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001184:	4b17      	ldr	r3, [pc, #92]	@ (80011e4 <HAL_InitTick+0x6c>)
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d023      	beq.n	80011d4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800118c:	4b16      	ldr	r3, [pc, #88]	@ (80011e8 <HAL_InitTick+0x70>)
 800118e:	681a      	ldr	r2, [r3, #0]
 8001190:	4b14      	ldr	r3, [pc, #80]	@ (80011e4 <HAL_InitTick+0x6c>)
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	4619      	mov	r1, r3
 8001196:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800119a:	fbb3 f3f1 	udiv	r3, r3, r1
 800119e:	fbb2 f3f3 	udiv	r3, r2, r3
 80011a2:	4618      	mov	r0, r3
 80011a4:	f000 f91d 	bl	80013e2 <HAL_SYSTICK_Config>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d10f      	bne.n	80011ce <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	2b0f      	cmp	r3, #15
 80011b2:	d809      	bhi.n	80011c8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011b4:	2200      	movs	r2, #0
 80011b6:	6879      	ldr	r1, [r7, #4]
 80011b8:	f04f 30ff 	mov.w	r0, #4294967295
 80011bc:	f000 f8f5 	bl	80013aa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80011c0:	4a0a      	ldr	r2, [pc, #40]	@ (80011ec <HAL_InitTick+0x74>)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	6013      	str	r3, [r2, #0]
 80011c6:	e007      	b.n	80011d8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80011c8:	2301      	movs	r3, #1
 80011ca:	73fb      	strb	r3, [r7, #15]
 80011cc:	e004      	b.n	80011d8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80011ce:	2301      	movs	r3, #1
 80011d0:	73fb      	strb	r3, [r7, #15]
 80011d2:	e001      	b.n	80011d8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80011d4:	2301      	movs	r3, #1
 80011d6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80011d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3710      	adds	r7, #16
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	20000014 	.word	0x20000014
 80011e8:	2000000c 	.word	0x2000000c
 80011ec:	20000010 	.word	0x20000010

080011f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80011f4:	4b06      	ldr	r3, [pc, #24]	@ (8001210 <HAL_IncTick+0x20>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	461a      	mov	r2, r3
 80011fa:	4b06      	ldr	r3, [pc, #24]	@ (8001214 <HAL_IncTick+0x24>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4413      	add	r3, r2
 8001200:	4a04      	ldr	r2, [pc, #16]	@ (8001214 <HAL_IncTick+0x24>)
 8001202:	6013      	str	r3, [r2, #0]
}
 8001204:	bf00      	nop
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	20000014 	.word	0x20000014
 8001214:	20000284 	.word	0x20000284

08001218 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  return uwTick;
 800121c:	4b03      	ldr	r3, [pc, #12]	@ (800122c <HAL_GetTick+0x14>)
 800121e:	681b      	ldr	r3, [r3, #0]
}
 8001220:	4618      	mov	r0, r3
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	20000284 	.word	0x20000284

08001230 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001230:	b480      	push	{r7}
 8001232:	b085      	sub	sp, #20
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	f003 0307 	and.w	r3, r3, #7
 800123e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001240:	4b0c      	ldr	r3, [pc, #48]	@ (8001274 <__NVIC_SetPriorityGrouping+0x44>)
 8001242:	68db      	ldr	r3, [r3, #12]
 8001244:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001246:	68ba      	ldr	r2, [r7, #8]
 8001248:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800124c:	4013      	ands	r3, r2
 800124e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001258:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800125c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001260:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001262:	4a04      	ldr	r2, [pc, #16]	@ (8001274 <__NVIC_SetPriorityGrouping+0x44>)
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	60d3      	str	r3, [r2, #12]
}
 8001268:	bf00      	nop
 800126a:	3714      	adds	r7, #20
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr
 8001274:	e000ed00 	.word	0xe000ed00

08001278 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800127c:	4b04      	ldr	r3, [pc, #16]	@ (8001290 <__NVIC_GetPriorityGrouping+0x18>)
 800127e:	68db      	ldr	r3, [r3, #12]
 8001280:	0a1b      	lsrs	r3, r3, #8
 8001282:	f003 0307 	and.w	r3, r3, #7
}
 8001286:	4618      	mov	r0, r3
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr
 8001290:	e000ed00 	.word	0xe000ed00

08001294 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	4603      	mov	r3, r0
 800129c:	6039      	str	r1, [r7, #0]
 800129e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	db0a      	blt.n	80012be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	b2da      	uxtb	r2, r3
 80012ac:	490c      	ldr	r1, [pc, #48]	@ (80012e0 <__NVIC_SetPriority+0x4c>)
 80012ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b2:	0112      	lsls	r2, r2, #4
 80012b4:	b2d2      	uxtb	r2, r2
 80012b6:	440b      	add	r3, r1
 80012b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012bc:	e00a      	b.n	80012d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	b2da      	uxtb	r2, r3
 80012c2:	4908      	ldr	r1, [pc, #32]	@ (80012e4 <__NVIC_SetPriority+0x50>)
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	f003 030f 	and.w	r3, r3, #15
 80012ca:	3b04      	subs	r3, #4
 80012cc:	0112      	lsls	r2, r2, #4
 80012ce:	b2d2      	uxtb	r2, r2
 80012d0:	440b      	add	r3, r1
 80012d2:	761a      	strb	r2, [r3, #24]
}
 80012d4:	bf00      	nop
 80012d6:	370c      	adds	r7, #12
 80012d8:	46bd      	mov	sp, r7
 80012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012de:	4770      	bx	lr
 80012e0:	e000e100 	.word	0xe000e100
 80012e4:	e000ed00 	.word	0xe000ed00

080012e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b089      	sub	sp, #36	@ 0x24
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	60f8      	str	r0, [r7, #12]
 80012f0:	60b9      	str	r1, [r7, #8]
 80012f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	f003 0307 	and.w	r3, r3, #7
 80012fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012fc:	69fb      	ldr	r3, [r7, #28]
 80012fe:	f1c3 0307 	rsb	r3, r3, #7
 8001302:	2b04      	cmp	r3, #4
 8001304:	bf28      	it	cs
 8001306:	2304      	movcs	r3, #4
 8001308:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	3304      	adds	r3, #4
 800130e:	2b06      	cmp	r3, #6
 8001310:	d902      	bls.n	8001318 <NVIC_EncodePriority+0x30>
 8001312:	69fb      	ldr	r3, [r7, #28]
 8001314:	3b03      	subs	r3, #3
 8001316:	e000      	b.n	800131a <NVIC_EncodePriority+0x32>
 8001318:	2300      	movs	r3, #0
 800131a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800131c:	f04f 32ff 	mov.w	r2, #4294967295
 8001320:	69bb      	ldr	r3, [r7, #24]
 8001322:	fa02 f303 	lsl.w	r3, r2, r3
 8001326:	43da      	mvns	r2, r3
 8001328:	68bb      	ldr	r3, [r7, #8]
 800132a:	401a      	ands	r2, r3
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001330:	f04f 31ff 	mov.w	r1, #4294967295
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	fa01 f303 	lsl.w	r3, r1, r3
 800133a:	43d9      	mvns	r1, r3
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001340:	4313      	orrs	r3, r2
         );
}
 8001342:	4618      	mov	r0, r3
 8001344:	3724      	adds	r7, #36	@ 0x24
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr
	...

08001350 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	3b01      	subs	r3, #1
 800135c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001360:	d301      	bcc.n	8001366 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001362:	2301      	movs	r3, #1
 8001364:	e00f      	b.n	8001386 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001366:	4a0a      	ldr	r2, [pc, #40]	@ (8001390 <SysTick_Config+0x40>)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	3b01      	subs	r3, #1
 800136c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800136e:	210f      	movs	r1, #15
 8001370:	f04f 30ff 	mov.w	r0, #4294967295
 8001374:	f7ff ff8e 	bl	8001294 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001378:	4b05      	ldr	r3, [pc, #20]	@ (8001390 <SysTick_Config+0x40>)
 800137a:	2200      	movs	r2, #0
 800137c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800137e:	4b04      	ldr	r3, [pc, #16]	@ (8001390 <SysTick_Config+0x40>)
 8001380:	2207      	movs	r2, #7
 8001382:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001384:	2300      	movs	r3, #0
}
 8001386:	4618      	mov	r0, r3
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	e000e010 	.word	0xe000e010

08001394 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	f7ff ff47 	bl	8001230 <__NVIC_SetPriorityGrouping>
}
 80013a2:	bf00      	nop
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}

080013aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013aa:	b580      	push	{r7, lr}
 80013ac:	b086      	sub	sp, #24
 80013ae:	af00      	add	r7, sp, #0
 80013b0:	4603      	mov	r3, r0
 80013b2:	60b9      	str	r1, [r7, #8]
 80013b4:	607a      	str	r2, [r7, #4]
 80013b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80013b8:	2300      	movs	r3, #0
 80013ba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80013bc:	f7ff ff5c 	bl	8001278 <__NVIC_GetPriorityGrouping>
 80013c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013c2:	687a      	ldr	r2, [r7, #4]
 80013c4:	68b9      	ldr	r1, [r7, #8]
 80013c6:	6978      	ldr	r0, [r7, #20]
 80013c8:	f7ff ff8e 	bl	80012e8 <NVIC_EncodePriority>
 80013cc:	4602      	mov	r2, r0
 80013ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013d2:	4611      	mov	r1, r2
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7ff ff5d 	bl	8001294 <__NVIC_SetPriority>
}
 80013da:	bf00      	nop
 80013dc:	3718      	adds	r7, #24
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}

080013e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013e2:	b580      	push	{r7, lr}
 80013e4:	b082      	sub	sp, #8
 80013e6:	af00      	add	r7, sp, #0
 80013e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	f7ff ffb0 	bl	8001350 <SysTick_Config>
 80013f0:	4603      	mov	r3, r0
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
	...

080013fc <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d101      	bne.n	800140e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800140a:	2301      	movs	r3, #1
 800140c:	e054      	b.n	80014b8 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	7f5b      	ldrb	r3, [r3, #29]
 8001412:	b2db      	uxtb	r3, r3
 8001414:	2b00      	cmp	r3, #0
 8001416:	d105      	bne.n	8001424 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	2200      	movs	r2, #0
 800141c:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f7ff fd2c 	bl	8000e7c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2202      	movs	r2, #2
 8001428:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	791b      	ldrb	r3, [r3, #4]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d10c      	bne.n	800144c <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a22      	ldr	r2, [pc, #136]	@ (80014c0 <HAL_CRC_Init+0xc4>)
 8001438:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	689a      	ldr	r2, [r3, #8]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f022 0218 	bic.w	r2, r2, #24
 8001448:	609a      	str	r2, [r3, #8]
 800144a:	e00c      	b.n	8001466 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6899      	ldr	r1, [r3, #8]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	68db      	ldr	r3, [r3, #12]
 8001454:	461a      	mov	r2, r3
 8001456:	6878      	ldr	r0, [r7, #4]
 8001458:	f000 f942 	bl	80016e0 <HAL_CRCEx_Polynomial_Set>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e028      	b.n	80014b8 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	795b      	ldrb	r3, [r3, #5]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d105      	bne.n	800147a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f04f 32ff 	mov.w	r2, #4294967295
 8001476:	611a      	str	r2, [r3, #16]
 8001478:	e004      	b.n	8001484 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	687a      	ldr	r2, [r7, #4]
 8001480:	6912      	ldr	r2, [r2, #16]
 8001482:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	695a      	ldr	r2, [r3, #20]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	430a      	orrs	r2, r1
 8001498:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	689b      	ldr	r3, [r3, #8]
 80014a0:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	699a      	ldr	r2, [r3, #24]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	430a      	orrs	r2, r1
 80014ae:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2201      	movs	r2, #1
 80014b4:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 80014b6:	2300      	movs	r3, #0
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	04c11db7 	.word	0x04c11db7

080014c4 <HAL_CRC_Accumulate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b086      	sub	sp, #24
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	60f8      	str	r0, [r7, #12]
 80014cc:	60b9      	str	r1, [r7, #8]
 80014ce:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 80014d0:	2300      	movs	r3, #0
 80014d2:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	2202      	movs	r2, #2
 80014d8:	775a      	strb	r2, [r3, #29]

  switch (hcrc->InputDataFormat)
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	6a1b      	ldr	r3, [r3, #32]
 80014de:	2b03      	cmp	r3, #3
 80014e0:	d006      	beq.n	80014f0 <HAL_CRC_Accumulate+0x2c>
 80014e2:	2b03      	cmp	r3, #3
 80014e4:	d829      	bhi.n	800153a <HAL_CRC_Accumulate+0x76>
 80014e6:	2b01      	cmp	r3, #1
 80014e8:	d019      	beq.n	800151e <HAL_CRC_Accumulate+0x5a>
 80014ea:	2b02      	cmp	r3, #2
 80014ec:	d01e      	beq.n	800152c <HAL_CRC_Accumulate+0x68>

    case CRC_INPUTDATA_FORMAT_HALFWORDS:
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;
    default:
      break;
 80014ee:	e024      	b.n	800153a <HAL_CRC_Accumulate+0x76>
      for (index = 0U; index < BufferLength; index++)
 80014f0:	2300      	movs	r3, #0
 80014f2:	617b      	str	r3, [r7, #20]
 80014f4:	e00a      	b.n	800150c <HAL_CRC_Accumulate+0x48>
        hcrc->Instance->DR = pBuffer[index];
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	009b      	lsls	r3, r3, #2
 80014fa:	68ba      	ldr	r2, [r7, #8]
 80014fc:	441a      	add	r2, r3
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	6812      	ldr	r2, [r2, #0]
 8001504:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	3301      	adds	r3, #1
 800150a:	617b      	str	r3, [r7, #20]
 800150c:	697a      	ldr	r2, [r7, #20]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	429a      	cmp	r2, r3
 8001512:	d3f0      	bcc.n	80014f6 <HAL_CRC_Accumulate+0x32>
      temp = hcrc->Instance->DR;
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	613b      	str	r3, [r7, #16]
      break;
 800151c:	e00e      	b.n	800153c <HAL_CRC_Accumulate+0x78>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 800151e:	687a      	ldr	r2, [r7, #4]
 8001520:	68b9      	ldr	r1, [r7, #8]
 8001522:	68f8      	ldr	r0, [r7, #12]
 8001524:	f000 f812 	bl	800154c <CRC_Handle_8>
 8001528:	6138      	str	r0, [r7, #16]
      break;
 800152a:	e007      	b.n	800153c <HAL_CRC_Accumulate+0x78>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 800152c:	687a      	ldr	r2, [r7, #4]
 800152e:	68b9      	ldr	r1, [r7, #8]
 8001530:	68f8      	ldr	r0, [r7, #12]
 8001532:	f000 f89b 	bl	800166c <CRC_Handle_16>
 8001536:	6138      	str	r0, [r7, #16]
      break;
 8001538:	e000      	b.n	800153c <HAL_CRC_Accumulate+0x78>
      break;
 800153a:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	2201      	movs	r2, #1
 8001540:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 8001542:	693b      	ldr	r3, [r7, #16]
}
 8001544:	4618      	mov	r0, r3
 8001546:	3718      	adds	r7, #24
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}

0800154c <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 800154c:	b480      	push	{r7}
 800154e:	b089      	sub	sp, #36	@ 0x24
 8001550:	af00      	add	r7, sp, #0
 8001552:	60f8      	str	r0, [r7, #12]
 8001554:	60b9      	str	r1, [r7, #8]
 8001556:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8001558:	2300      	movs	r3, #0
 800155a:	61fb      	str	r3, [r7, #28]
 800155c:	e023      	b.n	80015a6 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800155e:	69fb      	ldr	r3, [r7, #28]
 8001560:	009b      	lsls	r3, r3, #2
 8001562:	68ba      	ldr	r2, [r7, #8]
 8001564:	4413      	add	r3, r2
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800156a:	69fb      	ldr	r3, [r7, #28]
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	3301      	adds	r3, #1
 8001570:	68b9      	ldr	r1, [r7, #8]
 8001572:	440b      	add	r3, r1
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8001578:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800157a:	69fb      	ldr	r3, [r7, #28]
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	3302      	adds	r3, #2
 8001580:	68b9      	ldr	r1, [r7, #8]
 8001582:	440b      	add	r3, r1
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8001588:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 800158a:	69fb      	ldr	r3, [r7, #28]
 800158c:	009b      	lsls	r3, r3, #2
 800158e:	3303      	adds	r3, #3
 8001590:	68b9      	ldr	r1, [r7, #8]
 8001592:	440b      	add	r3, r1
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800159c:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800159e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 80015a0:	69fb      	ldr	r3, [r7, #28]
 80015a2:	3301      	adds	r3, #1
 80015a4:	61fb      	str	r3, [r7, #28]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	089b      	lsrs	r3, r3, #2
 80015aa:	69fa      	ldr	r2, [r7, #28]
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d3d6      	bcc.n	800155e <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	f003 0303 	and.w	r3, r3, #3
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d04f      	beq.n	800165a <CRC_Handle_8+0x10e>
  {
    if ((BufferLength % 4U) == 1U)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	f003 0303 	and.w	r3, r3, #3
 80015c0:	2b01      	cmp	r3, #1
 80015c2:	d107      	bne.n	80015d4 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 80015c4:	69fb      	ldr	r3, [r7, #28]
 80015c6:	009b      	lsls	r3, r3, #2
 80015c8:	68ba      	ldr	r2, [r7, #8]
 80015ca:	4413      	add	r3, r2
 80015cc:	68fa      	ldr	r2, [r7, #12]
 80015ce:	6812      	ldr	r2, [r2, #0]
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	f003 0303 	and.w	r3, r3, #3
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d117      	bne.n	800160e <CRC_Handle_8+0xc2>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 80015de:	69fb      	ldr	r3, [r7, #28]
 80015e0:	009b      	lsls	r3, r3, #2
 80015e2:	68ba      	ldr	r2, [r7, #8]
 80015e4:	4413      	add	r3, r2
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	b21b      	sxth	r3, r3
 80015ea:	021b      	lsls	r3, r3, #8
 80015ec:	b21a      	sxth	r2, r3
 80015ee:	69fb      	ldr	r3, [r7, #28]
 80015f0:	009b      	lsls	r3, r3, #2
 80015f2:	3301      	adds	r3, #1
 80015f4:	68b9      	ldr	r1, [r7, #8]
 80015f6:	440b      	add	r3, r1
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	b21b      	sxth	r3, r3
 80015fc:	4313      	orrs	r3, r2
 80015fe:	b21b      	sxth	r3, r3
 8001600:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	8b7a      	ldrh	r2, [r7, #26]
 800160c:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	f003 0303 	and.w	r3, r3, #3
 8001614:	2b03      	cmp	r3, #3
 8001616:	d120      	bne.n	800165a <CRC_Handle_8+0x10e>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8001618:	69fb      	ldr	r3, [r7, #28]
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	68ba      	ldr	r2, [r7, #8]
 800161e:	4413      	add	r3, r2
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	b21b      	sxth	r3, r3
 8001624:	021b      	lsls	r3, r3, #8
 8001626:	b21a      	sxth	r2, r3
 8001628:	69fb      	ldr	r3, [r7, #28]
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	3301      	adds	r3, #1
 800162e:	68b9      	ldr	r1, [r7, #8]
 8001630:	440b      	add	r3, r1
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	b21b      	sxth	r3, r3
 8001636:	4313      	orrs	r3, r2
 8001638:	b21b      	sxth	r3, r3
 800163a:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	8b7a      	ldrh	r2, [r7, #26]
 8001646:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 8001648:	69fb      	ldr	r3, [r7, #28]
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	3302      	adds	r3, #2
 800164e:	68ba      	ldr	r2, [r7, #8]
 8001650:	4413      	add	r3, r2
 8001652:	68fa      	ldr	r2, [r7, #12]
 8001654:	6812      	ldr	r2, [r2, #0]
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	681b      	ldr	r3, [r3, #0]
}
 8001660:	4618      	mov	r0, r3
 8001662:	3724      	adds	r7, #36	@ 0x24
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr

0800166c <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 800166c:	b480      	push	{r7}
 800166e:	b087      	sub	sp, #28
 8001670:	af00      	add	r7, sp, #0
 8001672:	60f8      	str	r0, [r7, #12]
 8001674:	60b9      	str	r1, [r7, #8]
 8001676:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8001678:	2300      	movs	r3, #0
 800167a:	617b      	str	r3, [r7, #20]
 800167c:	e013      	b.n	80016a6 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	68ba      	ldr	r2, [r7, #8]
 8001684:	4413      	add	r3, r2
 8001686:	881b      	ldrh	r3, [r3, #0]
 8001688:	041a      	lsls	r2, r3, #16
 800168a:	697b      	ldr	r3, [r7, #20]
 800168c:	009b      	lsls	r3, r3, #2
 800168e:	3302      	adds	r3, #2
 8001690:	68b9      	ldr	r1, [r7, #8]
 8001692:	440b      	add	r3, r1
 8001694:	881b      	ldrh	r3, [r3, #0]
 8001696:	4619      	mov	r1, r3
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	430a      	orrs	r2, r1
 800169e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	3301      	adds	r3, #1
 80016a4:	617b      	str	r3, [r7, #20]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	085b      	lsrs	r3, r3, #1
 80016aa:	697a      	ldr	r2, [r7, #20]
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d3e6      	bcc.n	800167e <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	f003 0301 	and.w	r3, r3, #1
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d009      	beq.n	80016ce <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	009b      	lsls	r3, r3, #2
 80016c4:	68ba      	ldr	r2, [r7, #8]
 80016c6:	4413      	add	r3, r2
 80016c8:	881a      	ldrh	r2, [r3, #0]
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	681b      	ldr	r3, [r3, #0]
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	371c      	adds	r7, #28
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr

080016e0 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b087      	sub	sp, #28
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	60f8      	str	r0, [r7, #12]
 80016e8:	60b9      	str	r1, [r7, #8]
 80016ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80016ec:	2300      	movs	r3, #0
 80016ee:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80016f0:	231f      	movs	r3, #31
 80016f2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	f003 0301 	and.w	r3, r3, #1
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d102      	bne.n	8001704 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	75fb      	strb	r3, [r7, #23]
 8001702:	e063      	b.n	80017cc <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8001704:	bf00      	nop
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	1e5a      	subs	r2, r3, #1
 800170a:	613a      	str	r2, [r7, #16]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d009      	beq.n	8001724 <HAL_CRCEx_Polynomial_Set+0x44>
 8001710:	693b      	ldr	r3, [r7, #16]
 8001712:	f003 031f 	and.w	r3, r3, #31
 8001716:	68ba      	ldr	r2, [r7, #8]
 8001718:	fa22 f303 	lsr.w	r3, r2, r3
 800171c:	f003 0301 	and.w	r3, r3, #1
 8001720:	2b00      	cmp	r3, #0
 8001722:	d0f0      	beq.n	8001706 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2b18      	cmp	r3, #24
 8001728:	d846      	bhi.n	80017b8 <HAL_CRCEx_Polynomial_Set+0xd8>
 800172a:	a201      	add	r2, pc, #4	@ (adr r2, 8001730 <HAL_CRCEx_Polynomial_Set+0x50>)
 800172c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001730:	080017bf 	.word	0x080017bf
 8001734:	080017b9 	.word	0x080017b9
 8001738:	080017b9 	.word	0x080017b9
 800173c:	080017b9 	.word	0x080017b9
 8001740:	080017b9 	.word	0x080017b9
 8001744:	080017b9 	.word	0x080017b9
 8001748:	080017b9 	.word	0x080017b9
 800174c:	080017b9 	.word	0x080017b9
 8001750:	080017ad 	.word	0x080017ad
 8001754:	080017b9 	.word	0x080017b9
 8001758:	080017b9 	.word	0x080017b9
 800175c:	080017b9 	.word	0x080017b9
 8001760:	080017b9 	.word	0x080017b9
 8001764:	080017b9 	.word	0x080017b9
 8001768:	080017b9 	.word	0x080017b9
 800176c:	080017b9 	.word	0x080017b9
 8001770:	080017a1 	.word	0x080017a1
 8001774:	080017b9 	.word	0x080017b9
 8001778:	080017b9 	.word	0x080017b9
 800177c:	080017b9 	.word	0x080017b9
 8001780:	080017b9 	.word	0x080017b9
 8001784:	080017b9 	.word	0x080017b9
 8001788:	080017b9 	.word	0x080017b9
 800178c:	080017b9 	.word	0x080017b9
 8001790:	08001795 	.word	0x08001795
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8001794:	693b      	ldr	r3, [r7, #16]
 8001796:	2b06      	cmp	r3, #6
 8001798:	d913      	bls.n	80017c2 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 800179a:	2301      	movs	r3, #1
 800179c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800179e:	e010      	b.n	80017c2 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	2b07      	cmp	r3, #7
 80017a4:	d90f      	bls.n	80017c6 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80017aa:	e00c      	b.n	80017c6 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 80017ac:	693b      	ldr	r3, [r7, #16]
 80017ae:	2b0f      	cmp	r3, #15
 80017b0:	d90b      	bls.n	80017ca <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
 80017b4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80017b6:	e008      	b.n	80017ca <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 80017b8:	2301      	movs	r3, #1
 80017ba:	75fb      	strb	r3, [r7, #23]
        break;
 80017bc:	e006      	b.n	80017cc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80017be:	bf00      	nop
 80017c0:	e004      	b.n	80017cc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80017c2:	bf00      	nop
 80017c4:	e002      	b.n	80017cc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80017c6:	bf00      	nop
 80017c8:	e000      	b.n	80017cc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80017ca:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 80017cc:	7dfb      	ldrb	r3, [r7, #23]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d10d      	bne.n	80017ee <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	68ba      	ldr	r2, [r7, #8]
 80017d8:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	f023 0118 	bic.w	r1, r3, #24
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	687a      	ldr	r2, [r7, #4]
 80017ea:	430a      	orrs	r2, r1
 80017ec:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80017ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	371c      	adds	r7, #28
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr

080017fc <HAL_FLASHEx_OBGetConfig>:
  *         which area is requested for the WRP and PCROP, else no information will be returned
  *
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = (OPTIONBYTE_RDP | OPTIONBYTE_USER);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2206      	movs	r2, #6
 8001808:	601a      	str	r2, [r3, #0]

#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
  if((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB) ||
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d00b      	beq.n	800182a <HAL_FLASHEx_OBGetConfig+0x2e>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	2b01      	cmp	r3, #1
 8001818:	d007      	beq.n	800182a <HAL_FLASHEx_OBGetConfig+0x2e>
     (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAB))
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	685b      	ldr	r3, [r3, #4]
  if((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB) ||
 800181e:	2b02      	cmp	r3, #2
 8001820:	d003      	beq.n	800182a <HAL_FLASHEx_OBGetConfig+0x2e>
     (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAB))
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	2b04      	cmp	r3, #4
 8001828:	d10f      	bne.n	800184a <HAL_FLASHEx_OBGetConfig+0x4e>
#else
  if((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB))
#endif
  {
    pOBInit->OptionType |= OPTIONBYTE_WRP;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f043 0201 	orr.w	r2, r3, #1
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	601a      	str	r2, [r3, #0]
    /* Get write protection on the selected area */
    FLASH_OB_GetWRP(pOBInit->WRPArea, &(pOBInit->WRPStartOffset), &(pOBInit->WRPEndOffset));
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6858      	ldr	r0, [r3, #4]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	f103 0108 	add.w	r1, r3, #8
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	330c      	adds	r3, #12
 8001844:	461a      	mov	r2, r3
 8001846:	f000 f827 	bl	8001898 <FLASH_OB_GetWRP>
  }

  /* Get Read protection level */
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 800184a:	f000 f86f 	bl	800192c <FLASH_OB_GetRDP>
 800184e:	4602      	mov	r2, r0
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	611a      	str	r2, [r3, #16]

  /* Get the user option bytes */
  pOBInit->USERConfig = FLASH_OB_GetUser();
 8001854:	f000 f884 	bl	8001960 <FLASH_OB_GetUser>
 8001858:	4602      	mov	r2, r0
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	619a      	str	r2, [r3, #24]

#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
  if((pOBInit->PCROPConfig == FLASH_BANK_1) || (pOBInit->PCROPConfig == FLASH_BANK_2))
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	69db      	ldr	r3, [r3, #28]
 8001862:	2b01      	cmp	r3, #1
 8001864:	d003      	beq.n	800186e <HAL_FLASHEx_OBGetConfig+0x72>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	69db      	ldr	r3, [r3, #28]
 800186a:	2b02      	cmp	r3, #2
 800186c:	d110      	bne.n	8001890 <HAL_FLASHEx_OBGetConfig+0x94>
#else
  if(pOBInit->PCROPConfig == FLASH_BANK_1)
#endif
  {
    pOBInit->OptionType |= OPTIONBYTE_PCROP;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f043 0208 	orr.w	r2, r3, #8
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	601a      	str	r2, [r3, #0]
    /* Get the Proprietary code readout protection */
    FLASH_OB_GetPCROP(&(pOBInit->PCROPConfig), &(pOBInit->PCROPStartAddr), &(pOBInit->PCROPEndAddr));
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	f103 001c 	add.w	r0, r3, #28
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f103 0120 	add.w	r1, r3, #32
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	3324      	adds	r3, #36	@ 0x24
 800188a:	461a      	mov	r2, r3
 800188c:	f000 f87c 	bl	8001988 <FLASH_OB_GetPCROP>
  }
}
 8001890:	bf00      	nop
 8001892:	3708      	adds	r7, #8
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}

08001898 <FLASH_OB_GetWRP>:
  *                        the write protected area
  *
  * @retval None
  */
static void FLASH_OB_GetWRP(uint32_t WRPArea, uint32_t * WRPStartOffset, uint32_t * WRDPEndOffset)
{
 8001898:	b480      	push	{r7}
 800189a:	b085      	sub	sp, #20
 800189c:	af00      	add	r7, sp, #0
 800189e:	60f8      	str	r0, [r7, #12]
 80018a0:	60b9      	str	r1, [r7, #8]
 80018a2:	607a      	str	r2, [r7, #4]
  /* Get the configuration of the write protected area */
  if(WRPArea == OB_WRPAREA_BANK1_AREAA)
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d10b      	bne.n	80018c2 <FLASH_OB_GetWRP+0x2a>
  {
    *WRPStartOffset = READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_STRT);
 80018aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001928 <FLASH_OB_GetWRP+0x90>)
 80018ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018ae:	b2da      	uxtb	r2, r3
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	601a      	str	r2, [r3, #0]
    *WRDPEndOffset = (READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_END) >> 16);
 80018b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001928 <FLASH_OB_GetWRP+0x90>)
 80018b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018b8:	0c1b      	lsrs	r3, r3, #16
 80018ba:	b2da      	uxtb	r2, r3
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	601a      	str	r2, [r3, #0]
#endif
  else
  {
    /* Nothing to do */
  }
}
 80018c0:	e02b      	b.n	800191a <FLASH_OB_GetWRP+0x82>
  else if(WRPArea == OB_WRPAREA_BANK1_AREAB)
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d10b      	bne.n	80018e0 <FLASH_OB_GetWRP+0x48>
    *WRPStartOffset = READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_STRT);
 80018c8:	4b17      	ldr	r3, [pc, #92]	@ (8001928 <FLASH_OB_GetWRP+0x90>)
 80018ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018cc:	b2da      	uxtb	r2, r3
 80018ce:	68bb      	ldr	r3, [r7, #8]
 80018d0:	601a      	str	r2, [r3, #0]
    *WRDPEndOffset = (READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_END) >> 16);
 80018d2:	4b15      	ldr	r3, [pc, #84]	@ (8001928 <FLASH_OB_GetWRP+0x90>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d6:	0c1b      	lsrs	r3, r3, #16
 80018d8:	b2da      	uxtb	r2, r3
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	601a      	str	r2, [r3, #0]
}
 80018de:	e01c      	b.n	800191a <FLASH_OB_GetWRP+0x82>
  else if(WRPArea == OB_WRPAREA_BANK2_AREAA)
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d10b      	bne.n	80018fe <FLASH_OB_GetWRP+0x66>
    *WRPStartOffset = READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_STRT);
 80018e6:	4b10      	ldr	r3, [pc, #64]	@ (8001928 <FLASH_OB_GetWRP+0x90>)
 80018e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ea:	b2da      	uxtb	r2, r3
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	601a      	str	r2, [r3, #0]
    *WRDPEndOffset = (READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_END) >> 16);
 80018f0:	4b0d      	ldr	r3, [pc, #52]	@ (8001928 <FLASH_OB_GetWRP+0x90>)
 80018f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018f4:	0c1b      	lsrs	r3, r3, #16
 80018f6:	b2da      	uxtb	r2, r3
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	601a      	str	r2, [r3, #0]
}
 80018fc:	e00d      	b.n	800191a <FLASH_OB_GetWRP+0x82>
  else if(WRPArea == OB_WRPAREA_BANK2_AREAB)
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	2b04      	cmp	r3, #4
 8001902:	d10a      	bne.n	800191a <FLASH_OB_GetWRP+0x82>
    *WRPStartOffset = READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_STRT);
 8001904:	4b08      	ldr	r3, [pc, #32]	@ (8001928 <FLASH_OB_GetWRP+0x90>)
 8001906:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001908:	b2da      	uxtb	r2, r3
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	601a      	str	r2, [r3, #0]
    *WRDPEndOffset = (READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_END) >> 16);
 800190e:	4b06      	ldr	r3, [pc, #24]	@ (8001928 <FLASH_OB_GetWRP+0x90>)
 8001910:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001912:	0c1b      	lsrs	r3, r3, #16
 8001914:	b2da      	uxtb	r2, r3
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	601a      	str	r2, [r3, #0]
}
 800191a:	bf00      	nop
 800191c:	3714      	adds	r7, #20
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
 8001928:	40022000 	.word	0x40022000

0800192c <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0: No protection
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint32_t FLASH_OB_GetRDP(void)
{
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
  uint32_t rdp_level = READ_BIT(FLASH->OPTR, FLASH_OPTR_RDP);
 8001932:	4b0a      	ldr	r3, [pc, #40]	@ (800195c <FLASH_OB_GetRDP+0x30>)
 8001934:	6a1b      	ldr	r3, [r3, #32]
 8001936:	b2db      	uxtb	r3, r3
 8001938:	607b      	str	r3, [r7, #4]

  if ((rdp_level != OB_RDP_LEVEL_0) && (rdp_level != OB_RDP_LEVEL_2))
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2baa      	cmp	r3, #170	@ 0xaa
 800193e:	d004      	beq.n	800194a <FLASH_OB_GetRDP+0x1e>
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2bcc      	cmp	r3, #204	@ 0xcc
 8001944:	d001      	beq.n	800194a <FLASH_OB_GetRDP+0x1e>
  {
    return (OB_RDP_LEVEL_1);
 8001946:	23bb      	movs	r3, #187	@ 0xbb
 8001948:	e002      	b.n	8001950 <FLASH_OB_GetRDP+0x24>
  }
  else
  {
    return (READ_BIT(FLASH->OPTR, FLASH_OPTR_RDP));
 800194a:	4b04      	ldr	r3, [pc, #16]	@ (800195c <FLASH_OB_GetRDP+0x30>)
 800194c:	6a1b      	ldr	r3, [r3, #32]
 800194e:	b2db      	uxtb	r3, r3
  }
}
 8001950:	4618      	mov	r0, r3
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr
 800195c:	40022000 	.word	0x40022000

08001960 <FLASH_OB_GetUser>:
  *         BOR_LEV(Bit8-10), nRST_STOP(Bit12), nRST_STDBY(Bit13), nRST_SHDW(Bit14),
  *         IWDG_SW(Bit16), IWDG_STOP(Bit17), IWDG_STDBY(Bit18), WWDG_SW(Bit19),
  *         nBOOT1(Bit23), SRAM2_PE(Bit24), SRAM2_RST(Bit25), nSWBOOT0(Bit26) and nBOOT0(Bit27).
  */
static uint32_t FLASH_OB_GetUser(void)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
  uint32_t user_config = READ_REG(FLASH->OPTR);
 8001966:	4b07      	ldr	r3, [pc, #28]	@ (8001984 <FLASH_OB_GetUser+0x24>)
 8001968:	6a1b      	ldr	r3, [r3, #32]
 800196a:	607b      	str	r3, [r7, #4]
  CLEAR_BIT(user_config, FLASH_OPTR_RDP);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001972:	607b      	str	r3, [r7, #4]

  return user_config;
 8001974:	687b      	ldr	r3, [r7, #4]
}
 8001976:	4618      	mov	r0, r3
 8001978:	370c      	adds	r7, #12
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	40022000 	.word	0x40022000

08001988 <FLASH_OB_GetPCROP>:
  *                       the Proprietary code readout protection
  *
  * @retval None
  */
static void FLASH_OB_GetPCROP(uint32_t * PCROPConfig, uint32_t * PCROPStartAddr, uint32_t * PCROPEndAddr)
{
 8001988:	b480      	push	{r7}
 800198a:	b089      	sub	sp, #36	@ 0x24
 800198c:	af00      	add	r7, sp, #0
 800198e:	60f8      	str	r0, [r7, #12]
 8001990:	60b9      	str	r1, [r7, #8]
 8001992:	607a      	str	r2, [r7, #4]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
  /* Get the information about the bank swapping */
  if (READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE) == 0U)
 8001994:	4b3b      	ldr	r3, [pc, #236]	@ (8001a84 <FLASH_OB_GetPCROP+0xfc>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800199c:	2b00      	cmp	r3, #0
 800199e:	d115      	bne.n	80019cc <FLASH_OB_GetPCROP+0x44>
  {
    bank1_addr = FLASH_BASE;
 80019a0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80019a4:	61fb      	str	r3, [r7, #28]
    bank2_addr = FLASH_BASE + FLASH_BANK_SIZE;
 80019a6:	4b38      	ldr	r3, [pc, #224]	@ (8001a88 <FLASH_OB_GetPCROP+0x100>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	b29b      	uxth	r3, r3
 80019ac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d008      	beq.n	80019c6 <FLASH_OB_GetPCROP+0x3e>
 80019b4:	4b34      	ldr	r3, [pc, #208]	@ (8001a88 <FLASH_OB_GetPCROP+0x100>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	029b      	lsls	r3, r3, #10
 80019ba:	085a      	lsrs	r2, r3, #1
 80019bc:	4b33      	ldr	r3, [pc, #204]	@ (8001a8c <FLASH_OB_GetPCROP+0x104>)
 80019be:	4013      	ands	r3, r2
 80019c0:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 80019c4:	e000      	b.n	80019c8 <FLASH_OB_GetPCROP+0x40>
 80019c6:	4b32      	ldr	r3, [pc, #200]	@ (8001a90 <FLASH_OB_GetPCROP+0x108>)
 80019c8:	61bb      	str	r3, [r7, #24]
 80019ca:	e014      	b.n	80019f6 <FLASH_OB_GetPCROP+0x6e>
  }
  else
  {
    bank1_addr = FLASH_BASE + FLASH_BANK_SIZE;
 80019cc:	4b2e      	ldr	r3, [pc, #184]	@ (8001a88 <FLASH_OB_GetPCROP+0x100>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	b29b      	uxth	r3, r3
 80019d2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d008      	beq.n	80019ec <FLASH_OB_GetPCROP+0x64>
 80019da:	4b2b      	ldr	r3, [pc, #172]	@ (8001a88 <FLASH_OB_GetPCROP+0x100>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	029b      	lsls	r3, r3, #10
 80019e0:	085a      	lsrs	r2, r3, #1
 80019e2:	4b2a      	ldr	r3, [pc, #168]	@ (8001a8c <FLASH_OB_GetPCROP+0x104>)
 80019e4:	4013      	ands	r3, r2
 80019e6:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 80019ea:	e000      	b.n	80019ee <FLASH_OB_GetPCROP+0x66>
 80019ec:	4b28      	ldr	r3, [pc, #160]	@ (8001a90 <FLASH_OB_GetPCROP+0x108>)
 80019ee:	61fb      	str	r3, [r7, #28]
    bank2_addr = FLASH_BASE;
 80019f0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80019f4:	61bb      	str	r3, [r7, #24]
    }
  }
  else
#endif
  {
    if(((*PCROPConfig) & FLASH_BANK_BOTH) == FLASH_BANK_1)
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 0303 	and.w	r3, r3, #3
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d115      	bne.n	8001a2e <FLASH_OB_GetPCROP+0xa6>
    {
      reg_value       = (READ_REG(FLASH->PCROP1SR) & FLASH_PCROP1SR_PCROP1_STRT);
 8001a02:	4b24      	ldr	r3, [pc, #144]	@ (8001a94 <FLASH_OB_GetPCROP+0x10c>)
 8001a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a06:	b29b      	uxth	r3, r3
 8001a08:	617b      	str	r3, [r7, #20]
      *PCROPStartAddr = (reg_value << 3) + bank1_addr;
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	00da      	lsls	r2, r3, #3
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	441a      	add	r2, r3
 8001a12:	68bb      	ldr	r3, [r7, #8]
 8001a14:	601a      	str	r2, [r3, #0]

      reg_value     = (READ_REG(FLASH->PCROP1ER) & FLASH_PCROP1ER_PCROP1_END);
 8001a16:	4b1f      	ldr	r3, [pc, #124]	@ (8001a94 <FLASH_OB_GetPCROP+0x10c>)
 8001a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a1a:	b29b      	uxth	r3, r3
 8001a1c:	617b      	str	r3, [r7, #20]
      *PCROPEndAddr = (reg_value << 3) + bank1_addr + 0x7U;
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	00da      	lsls	r2, r3, #3
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	4413      	add	r3, r2
 8001a26:	1dda      	adds	r2, r3, #7
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	601a      	str	r2, [r3, #0]
 8001a2c:	e01a      	b.n	8001a64 <FLASH_OB_GetPCROP+0xdc>
    }
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    else if(((*PCROPConfig) & FLASH_BANK_BOTH) == FLASH_BANK_2)
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 0303 	and.w	r3, r3, #3
 8001a36:	2b02      	cmp	r3, #2
 8001a38:	d114      	bne.n	8001a64 <FLASH_OB_GetPCROP+0xdc>
    {
      reg_value       = (READ_REG(FLASH->PCROP2SR) & FLASH_PCROP2SR_PCROP2_STRT);
 8001a3a:	4b16      	ldr	r3, [pc, #88]	@ (8001a94 <FLASH_OB_GetPCROP+0x10c>)
 8001a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a3e:	b29b      	uxth	r3, r3
 8001a40:	617b      	str	r3, [r7, #20]
      *PCROPStartAddr = (reg_value << 3) + bank2_addr;
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	00da      	lsls	r2, r3, #3
 8001a46:	69bb      	ldr	r3, [r7, #24]
 8001a48:	441a      	add	r2, r3
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	601a      	str	r2, [r3, #0]

      reg_value     = (READ_REG(FLASH->PCROP2ER) & FLASH_PCROP2ER_PCROP2_END);
 8001a4e:	4b11      	ldr	r3, [pc, #68]	@ (8001a94 <FLASH_OB_GetPCROP+0x10c>)
 8001a50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a52:	b29b      	uxth	r3, r3
 8001a54:	617b      	str	r3, [r7, #20]
      *PCROPEndAddr = (reg_value << 3) + bank2_addr + 0x7U;
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	00da      	lsls	r2, r3, #3
 8001a5a:	69bb      	ldr	r3, [r7, #24]
 8001a5c:	4413      	add	r3, r2
 8001a5e:	1dda      	adds	r2, r3, #7
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	601a      	str	r2, [r3, #0]
    {
      /* Nothing to do */
    }
  }

  *PCROPConfig |= (READ_REG(FLASH->PCROP1ER) & FLASH_PCROP1ER_PCROP_RDP);
 8001a64:	4b0b      	ldr	r3, [pc, #44]	@ (8001a94 <FLASH_OB_GetPCROP+0x10c>)
 8001a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a68:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	431a      	orrs	r2, r3
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	601a      	str	r2, [r3, #0]
}
 8001a76:	bf00      	nop
 8001a78:	3724      	adds	r7, #36	@ 0x24
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
 8001a82:	bf00      	nop
 8001a84:	40010000 	.word	0x40010000
 8001a88:	1fff75e0 	.word	0x1fff75e0
 8001a8c:	01fffe00 	.word	0x01fffe00
 8001a90:	08080000 	.word	0x08080000
 8001a94:	40022000 	.word	0x40022000

08001a98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b087      	sub	sp, #28
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
 8001aa0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aa6:	e166      	b.n	8001d76 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	2101      	movs	r1, #1
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	f000 8158 	beq.w	8001d70 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f003 0303 	and.w	r3, r3, #3
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d005      	beq.n	8001ad8 <HAL_GPIO_Init+0x40>
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f003 0303 	and.w	r3, r3, #3
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	d130      	bne.n	8001b3a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	689b      	ldr	r3, [r3, #8]
 8001adc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	005b      	lsls	r3, r3, #1
 8001ae2:	2203      	movs	r2, #3
 8001ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae8:	43db      	mvns	r3, r3
 8001aea:	693a      	ldr	r2, [r7, #16]
 8001aec:	4013      	ands	r3, r2
 8001aee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	68da      	ldr	r2, [r3, #12]
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	005b      	lsls	r3, r3, #1
 8001af8:	fa02 f303 	lsl.w	r3, r2, r3
 8001afc:	693a      	ldr	r2, [r7, #16]
 8001afe:	4313      	orrs	r3, r2
 8001b00:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	693a      	ldr	r2, [r7, #16]
 8001b06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b0e:	2201      	movs	r2, #1
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	fa02 f303 	lsl.w	r3, r2, r3
 8001b16:	43db      	mvns	r3, r3
 8001b18:	693a      	ldr	r2, [r7, #16]
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	091b      	lsrs	r3, r3, #4
 8001b24:	f003 0201 	and.w	r2, r3, #1
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2e:	693a      	ldr	r2, [r7, #16]
 8001b30:	4313      	orrs	r3, r2
 8001b32:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	693a      	ldr	r2, [r7, #16]
 8001b38:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	f003 0303 	and.w	r3, r3, #3
 8001b42:	2b03      	cmp	r3, #3
 8001b44:	d017      	beq.n	8001b76 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	68db      	ldr	r3, [r3, #12]
 8001b4a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	005b      	lsls	r3, r3, #1
 8001b50:	2203      	movs	r2, #3
 8001b52:	fa02 f303 	lsl.w	r3, r2, r3
 8001b56:	43db      	mvns	r3, r3
 8001b58:	693a      	ldr	r2, [r7, #16]
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	689a      	ldr	r2, [r3, #8]
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	005b      	lsls	r3, r3, #1
 8001b66:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6a:	693a      	ldr	r2, [r7, #16]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	693a      	ldr	r2, [r7, #16]
 8001b74:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	f003 0303 	and.w	r3, r3, #3
 8001b7e:	2b02      	cmp	r3, #2
 8001b80:	d123      	bne.n	8001bca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	08da      	lsrs	r2, r3, #3
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	3208      	adds	r2, #8
 8001b8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b8e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	f003 0307 	and.w	r3, r3, #7
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	220f      	movs	r2, #15
 8001b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9e:	43db      	mvns	r3, r3
 8001ba0:	693a      	ldr	r2, [r7, #16]
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	691a      	ldr	r2, [r3, #16]
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	f003 0307 	and.w	r3, r3, #7
 8001bb0:	009b      	lsls	r3, r3, #2
 8001bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb6:	693a      	ldr	r2, [r7, #16]
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	08da      	lsrs	r2, r3, #3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	3208      	adds	r2, #8
 8001bc4:	6939      	ldr	r1, [r7, #16]
 8001bc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	005b      	lsls	r3, r3, #1
 8001bd4:	2203      	movs	r2, #3
 8001bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bda:	43db      	mvns	r3, r3
 8001bdc:	693a      	ldr	r2, [r7, #16]
 8001bde:	4013      	ands	r3, r2
 8001be0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	f003 0203 	and.w	r2, r3, #3
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	005b      	lsls	r3, r3, #1
 8001bee:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf2:	693a      	ldr	r2, [r7, #16]
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	f000 80b2 	beq.w	8001d70 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c0c:	4b61      	ldr	r3, [pc, #388]	@ (8001d94 <HAL_GPIO_Init+0x2fc>)
 8001c0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c10:	4a60      	ldr	r2, [pc, #384]	@ (8001d94 <HAL_GPIO_Init+0x2fc>)
 8001c12:	f043 0301 	orr.w	r3, r3, #1
 8001c16:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c18:	4b5e      	ldr	r3, [pc, #376]	@ (8001d94 <HAL_GPIO_Init+0x2fc>)
 8001c1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c1c:	f003 0301 	and.w	r3, r3, #1
 8001c20:	60bb      	str	r3, [r7, #8]
 8001c22:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c24:	4a5c      	ldr	r2, [pc, #368]	@ (8001d98 <HAL_GPIO_Init+0x300>)
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	089b      	lsrs	r3, r3, #2
 8001c2a:	3302      	adds	r3, #2
 8001c2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c30:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	f003 0303 	and.w	r3, r3, #3
 8001c38:	009b      	lsls	r3, r3, #2
 8001c3a:	220f      	movs	r2, #15
 8001c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c40:	43db      	mvns	r3, r3
 8001c42:	693a      	ldr	r2, [r7, #16]
 8001c44:	4013      	ands	r3, r2
 8001c46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001c4e:	d02b      	beq.n	8001ca8 <HAL_GPIO_Init+0x210>
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	4a52      	ldr	r2, [pc, #328]	@ (8001d9c <HAL_GPIO_Init+0x304>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d025      	beq.n	8001ca4 <HAL_GPIO_Init+0x20c>
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	4a51      	ldr	r2, [pc, #324]	@ (8001da0 <HAL_GPIO_Init+0x308>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d01f      	beq.n	8001ca0 <HAL_GPIO_Init+0x208>
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	4a50      	ldr	r2, [pc, #320]	@ (8001da4 <HAL_GPIO_Init+0x30c>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d019      	beq.n	8001c9c <HAL_GPIO_Init+0x204>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	4a4f      	ldr	r2, [pc, #316]	@ (8001da8 <HAL_GPIO_Init+0x310>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d013      	beq.n	8001c98 <HAL_GPIO_Init+0x200>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	4a4e      	ldr	r2, [pc, #312]	@ (8001dac <HAL_GPIO_Init+0x314>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d00d      	beq.n	8001c94 <HAL_GPIO_Init+0x1fc>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	4a4d      	ldr	r2, [pc, #308]	@ (8001db0 <HAL_GPIO_Init+0x318>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d007      	beq.n	8001c90 <HAL_GPIO_Init+0x1f8>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	4a4c      	ldr	r2, [pc, #304]	@ (8001db4 <HAL_GPIO_Init+0x31c>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d101      	bne.n	8001c8c <HAL_GPIO_Init+0x1f4>
 8001c88:	2307      	movs	r3, #7
 8001c8a:	e00e      	b.n	8001caa <HAL_GPIO_Init+0x212>
 8001c8c:	2308      	movs	r3, #8
 8001c8e:	e00c      	b.n	8001caa <HAL_GPIO_Init+0x212>
 8001c90:	2306      	movs	r3, #6
 8001c92:	e00a      	b.n	8001caa <HAL_GPIO_Init+0x212>
 8001c94:	2305      	movs	r3, #5
 8001c96:	e008      	b.n	8001caa <HAL_GPIO_Init+0x212>
 8001c98:	2304      	movs	r3, #4
 8001c9a:	e006      	b.n	8001caa <HAL_GPIO_Init+0x212>
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	e004      	b.n	8001caa <HAL_GPIO_Init+0x212>
 8001ca0:	2302      	movs	r3, #2
 8001ca2:	e002      	b.n	8001caa <HAL_GPIO_Init+0x212>
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	e000      	b.n	8001caa <HAL_GPIO_Init+0x212>
 8001ca8:	2300      	movs	r3, #0
 8001caa:	697a      	ldr	r2, [r7, #20]
 8001cac:	f002 0203 	and.w	r2, r2, #3
 8001cb0:	0092      	lsls	r2, r2, #2
 8001cb2:	4093      	lsls	r3, r2
 8001cb4:	693a      	ldr	r2, [r7, #16]
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001cba:	4937      	ldr	r1, [pc, #220]	@ (8001d98 <HAL_GPIO_Init+0x300>)
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	089b      	lsrs	r3, r3, #2
 8001cc0:	3302      	adds	r3, #2
 8001cc2:	693a      	ldr	r2, [r7, #16]
 8001cc4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001cc8:	4b3b      	ldr	r3, [pc, #236]	@ (8001db8 <HAL_GPIO_Init+0x320>)
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	43db      	mvns	r3, r3
 8001cd2:	693a      	ldr	r2, [r7, #16]
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d003      	beq.n	8001cec <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001ce4:	693a      	ldr	r2, [r7, #16]
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	4313      	orrs	r3, r2
 8001cea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001cec:	4a32      	ldr	r2, [pc, #200]	@ (8001db8 <HAL_GPIO_Init+0x320>)
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001cf2:	4b31      	ldr	r3, [pc, #196]	@ (8001db8 <HAL_GPIO_Init+0x320>)
 8001cf4:	68db      	ldr	r3, [r3, #12]
 8001cf6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	43db      	mvns	r3, r3
 8001cfc:	693a      	ldr	r2, [r7, #16]
 8001cfe:	4013      	ands	r3, r2
 8001d00:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d003      	beq.n	8001d16 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001d0e:	693a      	ldr	r2, [r7, #16]
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	4313      	orrs	r3, r2
 8001d14:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001d16:	4a28      	ldr	r2, [pc, #160]	@ (8001db8 <HAL_GPIO_Init+0x320>)
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001d1c:	4b26      	ldr	r3, [pc, #152]	@ (8001db8 <HAL_GPIO_Init+0x320>)
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	43db      	mvns	r3, r3
 8001d26:	693a      	ldr	r2, [r7, #16]
 8001d28:	4013      	ands	r3, r2
 8001d2a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d003      	beq.n	8001d40 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001d38:	693a      	ldr	r2, [r7, #16]
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001d40:	4a1d      	ldr	r2, [pc, #116]	@ (8001db8 <HAL_GPIO_Init+0x320>)
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001d46:	4b1c      	ldr	r3, [pc, #112]	@ (8001db8 <HAL_GPIO_Init+0x320>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	43db      	mvns	r3, r3
 8001d50:	693a      	ldr	r2, [r7, #16]
 8001d52:	4013      	ands	r3, r2
 8001d54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d003      	beq.n	8001d6a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001d62:	693a      	ldr	r2, [r7, #16]
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	4313      	orrs	r3, r2
 8001d68:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001d6a:	4a13      	ldr	r2, [pc, #76]	@ (8001db8 <HAL_GPIO_Init+0x320>)
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	3301      	adds	r3, #1
 8001d74:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	fa22 f303 	lsr.w	r3, r2, r3
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	f47f ae91 	bne.w	8001aa8 <HAL_GPIO_Init+0x10>
  }
}
 8001d86:	bf00      	nop
 8001d88:	bf00      	nop
 8001d8a:	371c      	adds	r7, #28
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr
 8001d94:	40021000 	.word	0x40021000
 8001d98:	40010000 	.word	0x40010000
 8001d9c:	48000400 	.word	0x48000400
 8001da0:	48000800 	.word	0x48000800
 8001da4:	48000c00 	.word	0x48000c00
 8001da8:	48001000 	.word	0x48001000
 8001dac:	48001400 	.word	0x48001400
 8001db0:	48001800 	.word	0x48001800
 8001db4:	48001c00 	.word	0x48001c00
 8001db8:	40010400 	.word	0x40010400

08001dbc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b085      	sub	sp, #20
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	460b      	mov	r3, r1
 8001dc6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	691a      	ldr	r2, [r3, #16]
 8001dcc:	887b      	ldrh	r3, [r7, #2]
 8001dce:	4013      	ands	r3, r2
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d002      	beq.n	8001dda <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	73fb      	strb	r3, [r7, #15]
 8001dd8:	e001      	b.n	8001dde <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001dde:	7bfb      	ldrb	r3, [r7, #15]
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	3714      	adds	r7, #20
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr

08001dec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b083      	sub	sp, #12
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
 8001df4:	460b      	mov	r3, r1
 8001df6:	807b      	strh	r3, [r7, #2]
 8001df8:	4613      	mov	r3, r2
 8001dfa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001dfc:	787b      	ldrb	r3, [r7, #1]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d003      	beq.n	8001e0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e02:	887a      	ldrh	r2, [r7, #2]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e08:	e002      	b.n	8001e10 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e0a:	887a      	ldrh	r2, [r7, #2]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001e10:	bf00      	nop
 8001e12:	370c      	adds	r7, #12
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr

08001e1c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001e20:	4b04      	ldr	r3, [pc, #16]	@ (8001e34 <HAL_PWREx_GetVoltageRange+0x18>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	40007000 	.word	0x40007000

08001e38 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b085      	sub	sp, #20
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e46:	d130      	bne.n	8001eaa <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e48:	4b23      	ldr	r3, [pc, #140]	@ (8001ed8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001e50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e54:	d038      	beq.n	8001ec8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e56:	4b20      	ldr	r3, [pc, #128]	@ (8001ed8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001e5e:	4a1e      	ldr	r2, [pc, #120]	@ (8001ed8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e60:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e64:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001e66:	4b1d      	ldr	r3, [pc, #116]	@ (8001edc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	2232      	movs	r2, #50	@ 0x32
 8001e6c:	fb02 f303 	mul.w	r3, r2, r3
 8001e70:	4a1b      	ldr	r2, [pc, #108]	@ (8001ee0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001e72:	fba2 2303 	umull	r2, r3, r2, r3
 8001e76:	0c9b      	lsrs	r3, r3, #18
 8001e78:	3301      	adds	r3, #1
 8001e7a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e7c:	e002      	b.n	8001e84 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	3b01      	subs	r3, #1
 8001e82:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e84:	4b14      	ldr	r3, [pc, #80]	@ (8001ed8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e86:	695b      	ldr	r3, [r3, #20]
 8001e88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e90:	d102      	bne.n	8001e98 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d1f2      	bne.n	8001e7e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e98:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e9a:	695b      	ldr	r3, [r3, #20]
 8001e9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ea0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ea4:	d110      	bne.n	8001ec8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001ea6:	2303      	movs	r3, #3
 8001ea8:	e00f      	b.n	8001eca <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001eaa:	4b0b      	ldr	r3, [pc, #44]	@ (8001ed8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001eb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001eb6:	d007      	beq.n	8001ec8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001eb8:	4b07      	ldr	r3, [pc, #28]	@ (8001ed8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001ec0:	4a05      	ldr	r2, [pc, #20]	@ (8001ed8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ec2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ec6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001ec8:	2300      	movs	r3, #0
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3714      	adds	r7, #20
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr
 8001ed6:	bf00      	nop
 8001ed8:	40007000 	.word	0x40007000
 8001edc:	2000000c 	.word	0x2000000c
 8001ee0:	431bde83 	.word	0x431bde83

08001ee4 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8001ee8:	4b05      	ldr	r3, [pc, #20]	@ (8001f00 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	4a04      	ldr	r2, [pc, #16]	@ (8001f00 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001eee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ef2:	6053      	str	r3, [r2, #4]
}
 8001ef4:	bf00      	nop
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	40007000 	.word	0x40007000

08001f04 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b088      	sub	sp, #32
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d102      	bne.n	8001f18 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	f000 bc08 	b.w	8002728 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f18:	4b96      	ldr	r3, [pc, #600]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	f003 030c 	and.w	r3, r3, #12
 8001f20:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f22:	4b94      	ldr	r3, [pc, #592]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 8001f24:	68db      	ldr	r3, [r3, #12]
 8001f26:	f003 0303 	and.w	r3, r3, #3
 8001f2a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 0310 	and.w	r3, r3, #16
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	f000 80e4 	beq.w	8002102 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001f3a:	69bb      	ldr	r3, [r7, #24]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d007      	beq.n	8001f50 <HAL_RCC_OscConfig+0x4c>
 8001f40:	69bb      	ldr	r3, [r7, #24]
 8001f42:	2b0c      	cmp	r3, #12
 8001f44:	f040 808b 	bne.w	800205e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	f040 8087 	bne.w	800205e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001f50:	4b88      	ldr	r3, [pc, #544]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f003 0302 	and.w	r3, r3, #2
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d005      	beq.n	8001f68 <HAL_RCC_OscConfig+0x64>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	699b      	ldr	r3, [r3, #24]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d101      	bne.n	8001f68 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001f64:	2301      	movs	r3, #1
 8001f66:	e3df      	b.n	8002728 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6a1a      	ldr	r2, [r3, #32]
 8001f6c:	4b81      	ldr	r3, [pc, #516]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 0308 	and.w	r3, r3, #8
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d004      	beq.n	8001f82 <HAL_RCC_OscConfig+0x7e>
 8001f78:	4b7e      	ldr	r3, [pc, #504]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001f80:	e005      	b.n	8001f8e <HAL_RCC_OscConfig+0x8a>
 8001f82:	4b7c      	ldr	r3, [pc, #496]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 8001f84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f88:	091b      	lsrs	r3, r3, #4
 8001f8a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d223      	bcs.n	8001fda <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6a1b      	ldr	r3, [r3, #32]
 8001f96:	4618      	mov	r0, r3
 8001f98:	f000 fd92 	bl	8002ac0 <RCC_SetFlashLatencyFromMSIRange>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d001      	beq.n	8001fa6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e3c0      	b.n	8002728 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001fa6:	4b73      	ldr	r3, [pc, #460]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a72      	ldr	r2, [pc, #456]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 8001fac:	f043 0308 	orr.w	r3, r3, #8
 8001fb0:	6013      	str	r3, [r2, #0]
 8001fb2:	4b70      	ldr	r3, [pc, #448]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6a1b      	ldr	r3, [r3, #32]
 8001fbe:	496d      	ldr	r1, [pc, #436]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001fc4:	4b6b      	ldr	r3, [pc, #428]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	69db      	ldr	r3, [r3, #28]
 8001fd0:	021b      	lsls	r3, r3, #8
 8001fd2:	4968      	ldr	r1, [pc, #416]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	604b      	str	r3, [r1, #4]
 8001fd8:	e025      	b.n	8002026 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001fda:	4b66      	ldr	r3, [pc, #408]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a65      	ldr	r2, [pc, #404]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 8001fe0:	f043 0308 	orr.w	r3, r3, #8
 8001fe4:	6013      	str	r3, [r2, #0]
 8001fe6:	4b63      	ldr	r3, [pc, #396]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6a1b      	ldr	r3, [r3, #32]
 8001ff2:	4960      	ldr	r1, [pc, #384]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ff8:	4b5e      	ldr	r3, [pc, #376]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	69db      	ldr	r3, [r3, #28]
 8002004:	021b      	lsls	r3, r3, #8
 8002006:	495b      	ldr	r1, [pc, #364]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 8002008:	4313      	orrs	r3, r2
 800200a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800200c:	69bb      	ldr	r3, [r7, #24]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d109      	bne.n	8002026 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6a1b      	ldr	r3, [r3, #32]
 8002016:	4618      	mov	r0, r3
 8002018:	f000 fd52 	bl	8002ac0 <RCC_SetFlashLatencyFromMSIRange>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e380      	b.n	8002728 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002026:	f000 fc87 	bl	8002938 <HAL_RCC_GetSysClockFreq>
 800202a:	4602      	mov	r2, r0
 800202c:	4b51      	ldr	r3, [pc, #324]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	091b      	lsrs	r3, r3, #4
 8002032:	f003 030f 	and.w	r3, r3, #15
 8002036:	4950      	ldr	r1, [pc, #320]	@ (8002178 <HAL_RCC_OscConfig+0x274>)
 8002038:	5ccb      	ldrb	r3, [r1, r3]
 800203a:	f003 031f 	and.w	r3, r3, #31
 800203e:	fa22 f303 	lsr.w	r3, r2, r3
 8002042:	4a4e      	ldr	r2, [pc, #312]	@ (800217c <HAL_RCC_OscConfig+0x278>)
 8002044:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002046:	4b4e      	ldr	r3, [pc, #312]	@ (8002180 <HAL_RCC_OscConfig+0x27c>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4618      	mov	r0, r3
 800204c:	f7ff f894 	bl	8001178 <HAL_InitTick>
 8002050:	4603      	mov	r3, r0
 8002052:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002054:	7bfb      	ldrb	r3, [r7, #15]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d052      	beq.n	8002100 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800205a:	7bfb      	ldrb	r3, [r7, #15]
 800205c:	e364      	b.n	8002728 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	699b      	ldr	r3, [r3, #24]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d032      	beq.n	80020cc <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002066:	4b43      	ldr	r3, [pc, #268]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a42      	ldr	r2, [pc, #264]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 800206c:	f043 0301 	orr.w	r3, r3, #1
 8002070:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002072:	f7ff f8d1 	bl	8001218 <HAL_GetTick>
 8002076:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002078:	e008      	b.n	800208c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800207a:	f7ff f8cd 	bl	8001218 <HAL_GetTick>
 800207e:	4602      	mov	r2, r0
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	1ad3      	subs	r3, r2, r3
 8002084:	2b02      	cmp	r3, #2
 8002086:	d901      	bls.n	800208c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002088:	2303      	movs	r3, #3
 800208a:	e34d      	b.n	8002728 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800208c:	4b39      	ldr	r3, [pc, #228]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f003 0302 	and.w	r3, r3, #2
 8002094:	2b00      	cmp	r3, #0
 8002096:	d0f0      	beq.n	800207a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002098:	4b36      	ldr	r3, [pc, #216]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a35      	ldr	r2, [pc, #212]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 800209e:	f043 0308 	orr.w	r3, r3, #8
 80020a2:	6013      	str	r3, [r2, #0]
 80020a4:	4b33      	ldr	r3, [pc, #204]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6a1b      	ldr	r3, [r3, #32]
 80020b0:	4930      	ldr	r1, [pc, #192]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 80020b2:	4313      	orrs	r3, r2
 80020b4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020b6:	4b2f      	ldr	r3, [pc, #188]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	69db      	ldr	r3, [r3, #28]
 80020c2:	021b      	lsls	r3, r3, #8
 80020c4:	492b      	ldr	r1, [pc, #172]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 80020c6:	4313      	orrs	r3, r2
 80020c8:	604b      	str	r3, [r1, #4]
 80020ca:	e01a      	b.n	8002102 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80020cc:	4b29      	ldr	r3, [pc, #164]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a28      	ldr	r2, [pc, #160]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 80020d2:	f023 0301 	bic.w	r3, r3, #1
 80020d6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80020d8:	f7ff f89e 	bl	8001218 <HAL_GetTick>
 80020dc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80020de:	e008      	b.n	80020f2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80020e0:	f7ff f89a 	bl	8001218 <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d901      	bls.n	80020f2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e31a      	b.n	8002728 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80020f2:	4b20      	ldr	r3, [pc, #128]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d1f0      	bne.n	80020e0 <HAL_RCC_OscConfig+0x1dc>
 80020fe:	e000      	b.n	8002102 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002100:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 0301 	and.w	r3, r3, #1
 800210a:	2b00      	cmp	r3, #0
 800210c:	d073      	beq.n	80021f6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800210e:	69bb      	ldr	r3, [r7, #24]
 8002110:	2b08      	cmp	r3, #8
 8002112:	d005      	beq.n	8002120 <HAL_RCC_OscConfig+0x21c>
 8002114:	69bb      	ldr	r3, [r7, #24]
 8002116:	2b0c      	cmp	r3, #12
 8002118:	d10e      	bne.n	8002138 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	2b03      	cmp	r3, #3
 800211e:	d10b      	bne.n	8002138 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002120:	4b14      	ldr	r3, [pc, #80]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002128:	2b00      	cmp	r3, #0
 800212a:	d063      	beq.n	80021f4 <HAL_RCC_OscConfig+0x2f0>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d15f      	bne.n	80021f4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	e2f7      	b.n	8002728 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002140:	d106      	bne.n	8002150 <HAL_RCC_OscConfig+0x24c>
 8002142:	4b0c      	ldr	r3, [pc, #48]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a0b      	ldr	r2, [pc, #44]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 8002148:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800214c:	6013      	str	r3, [r2, #0]
 800214e:	e025      	b.n	800219c <HAL_RCC_OscConfig+0x298>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002158:	d114      	bne.n	8002184 <HAL_RCC_OscConfig+0x280>
 800215a:	4b06      	ldr	r3, [pc, #24]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a05      	ldr	r2, [pc, #20]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 8002160:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002164:	6013      	str	r3, [r2, #0]
 8002166:	4b03      	ldr	r3, [pc, #12]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a02      	ldr	r2, [pc, #8]	@ (8002174 <HAL_RCC_OscConfig+0x270>)
 800216c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002170:	6013      	str	r3, [r2, #0]
 8002172:	e013      	b.n	800219c <HAL_RCC_OscConfig+0x298>
 8002174:	40021000 	.word	0x40021000
 8002178:	08004dcc 	.word	0x08004dcc
 800217c:	2000000c 	.word	0x2000000c
 8002180:	20000010 	.word	0x20000010
 8002184:	4ba0      	ldr	r3, [pc, #640]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a9f      	ldr	r2, [pc, #636]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 800218a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800218e:	6013      	str	r3, [r2, #0]
 8002190:	4b9d      	ldr	r3, [pc, #628]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a9c      	ldr	r2, [pc, #624]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 8002196:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800219a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d013      	beq.n	80021cc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021a4:	f7ff f838 	bl	8001218 <HAL_GetTick>
 80021a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021aa:	e008      	b.n	80021be <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021ac:	f7ff f834 	bl	8001218 <HAL_GetTick>
 80021b0:	4602      	mov	r2, r0
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	1ad3      	subs	r3, r2, r3
 80021b6:	2b64      	cmp	r3, #100	@ 0x64
 80021b8:	d901      	bls.n	80021be <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80021ba:	2303      	movs	r3, #3
 80021bc:	e2b4      	b.n	8002728 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021be:	4b92      	ldr	r3, [pc, #584]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d0f0      	beq.n	80021ac <HAL_RCC_OscConfig+0x2a8>
 80021ca:	e014      	b.n	80021f6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021cc:	f7ff f824 	bl	8001218 <HAL_GetTick>
 80021d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80021d2:	e008      	b.n	80021e6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021d4:	f7ff f820 	bl	8001218 <HAL_GetTick>
 80021d8:	4602      	mov	r2, r0
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	2b64      	cmp	r3, #100	@ 0x64
 80021e0:	d901      	bls.n	80021e6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80021e2:	2303      	movs	r3, #3
 80021e4:	e2a0      	b.n	8002728 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80021e6:	4b88      	ldr	r3, [pc, #544]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d1f0      	bne.n	80021d4 <HAL_RCC_OscConfig+0x2d0>
 80021f2:	e000      	b.n	80021f6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f003 0302 	and.w	r3, r3, #2
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d060      	beq.n	80022c4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002202:	69bb      	ldr	r3, [r7, #24]
 8002204:	2b04      	cmp	r3, #4
 8002206:	d005      	beq.n	8002214 <HAL_RCC_OscConfig+0x310>
 8002208:	69bb      	ldr	r3, [r7, #24]
 800220a:	2b0c      	cmp	r3, #12
 800220c:	d119      	bne.n	8002242 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	2b02      	cmp	r3, #2
 8002212:	d116      	bne.n	8002242 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002214:	4b7c      	ldr	r3, [pc, #496]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800221c:	2b00      	cmp	r3, #0
 800221e:	d005      	beq.n	800222c <HAL_RCC_OscConfig+0x328>
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d101      	bne.n	800222c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002228:	2301      	movs	r3, #1
 800222a:	e27d      	b.n	8002728 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800222c:	4b76      	ldr	r3, [pc, #472]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	691b      	ldr	r3, [r3, #16]
 8002238:	061b      	lsls	r3, r3, #24
 800223a:	4973      	ldr	r1, [pc, #460]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 800223c:	4313      	orrs	r3, r2
 800223e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002240:	e040      	b.n	80022c4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	68db      	ldr	r3, [r3, #12]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d023      	beq.n	8002292 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800224a:	4b6f      	ldr	r3, [pc, #444]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a6e      	ldr	r2, [pc, #440]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 8002250:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002254:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002256:	f7fe ffdf 	bl	8001218 <HAL_GetTick>
 800225a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800225c:	e008      	b.n	8002270 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800225e:	f7fe ffdb 	bl	8001218 <HAL_GetTick>
 8002262:	4602      	mov	r2, r0
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	1ad3      	subs	r3, r2, r3
 8002268:	2b02      	cmp	r3, #2
 800226a:	d901      	bls.n	8002270 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800226c:	2303      	movs	r3, #3
 800226e:	e25b      	b.n	8002728 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002270:	4b65      	ldr	r3, [pc, #404]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002278:	2b00      	cmp	r3, #0
 800227a:	d0f0      	beq.n	800225e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800227c:	4b62      	ldr	r3, [pc, #392]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	691b      	ldr	r3, [r3, #16]
 8002288:	061b      	lsls	r3, r3, #24
 800228a:	495f      	ldr	r1, [pc, #380]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 800228c:	4313      	orrs	r3, r2
 800228e:	604b      	str	r3, [r1, #4]
 8002290:	e018      	b.n	80022c4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002292:	4b5d      	ldr	r3, [pc, #372]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a5c      	ldr	r2, [pc, #368]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 8002298:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800229c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800229e:	f7fe ffbb 	bl	8001218 <HAL_GetTick>
 80022a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80022a4:	e008      	b.n	80022b8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022a6:	f7fe ffb7 	bl	8001218 <HAL_GetTick>
 80022aa:	4602      	mov	r2, r0
 80022ac:	693b      	ldr	r3, [r7, #16]
 80022ae:	1ad3      	subs	r3, r2, r3
 80022b0:	2b02      	cmp	r3, #2
 80022b2:	d901      	bls.n	80022b8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80022b4:	2303      	movs	r3, #3
 80022b6:	e237      	b.n	8002728 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80022b8:	4b53      	ldr	r3, [pc, #332]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d1f0      	bne.n	80022a6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f003 0308 	and.w	r3, r3, #8
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d03c      	beq.n	800234a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	695b      	ldr	r3, [r3, #20]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d01c      	beq.n	8002312 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022d8:	4b4b      	ldr	r3, [pc, #300]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 80022da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80022de:	4a4a      	ldr	r2, [pc, #296]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 80022e0:	f043 0301 	orr.w	r3, r3, #1
 80022e4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022e8:	f7fe ff96 	bl	8001218 <HAL_GetTick>
 80022ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80022ee:	e008      	b.n	8002302 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022f0:	f7fe ff92 	bl	8001218 <HAL_GetTick>
 80022f4:	4602      	mov	r2, r0
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	1ad3      	subs	r3, r2, r3
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d901      	bls.n	8002302 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80022fe:	2303      	movs	r3, #3
 8002300:	e212      	b.n	8002728 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002302:	4b41      	ldr	r3, [pc, #260]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 8002304:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002308:	f003 0302 	and.w	r3, r3, #2
 800230c:	2b00      	cmp	r3, #0
 800230e:	d0ef      	beq.n	80022f0 <HAL_RCC_OscConfig+0x3ec>
 8002310:	e01b      	b.n	800234a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002312:	4b3d      	ldr	r3, [pc, #244]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 8002314:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002318:	4a3b      	ldr	r2, [pc, #236]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 800231a:	f023 0301 	bic.w	r3, r3, #1
 800231e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002322:	f7fe ff79 	bl	8001218 <HAL_GetTick>
 8002326:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002328:	e008      	b.n	800233c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800232a:	f7fe ff75 	bl	8001218 <HAL_GetTick>
 800232e:	4602      	mov	r2, r0
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	1ad3      	subs	r3, r2, r3
 8002334:	2b02      	cmp	r3, #2
 8002336:	d901      	bls.n	800233c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002338:	2303      	movs	r3, #3
 800233a:	e1f5      	b.n	8002728 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800233c:	4b32      	ldr	r3, [pc, #200]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 800233e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002342:	f003 0302 	and.w	r3, r3, #2
 8002346:	2b00      	cmp	r3, #0
 8002348:	d1ef      	bne.n	800232a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0304 	and.w	r3, r3, #4
 8002352:	2b00      	cmp	r3, #0
 8002354:	f000 80a6 	beq.w	80024a4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002358:	2300      	movs	r3, #0
 800235a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800235c:	4b2a      	ldr	r3, [pc, #168]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 800235e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002360:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002364:	2b00      	cmp	r3, #0
 8002366:	d10d      	bne.n	8002384 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002368:	4b27      	ldr	r3, [pc, #156]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 800236a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800236c:	4a26      	ldr	r2, [pc, #152]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 800236e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002372:	6593      	str	r3, [r2, #88]	@ 0x58
 8002374:	4b24      	ldr	r3, [pc, #144]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 8002376:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002378:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800237c:	60bb      	str	r3, [r7, #8]
 800237e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002380:	2301      	movs	r3, #1
 8002382:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002384:	4b21      	ldr	r3, [pc, #132]	@ (800240c <HAL_RCC_OscConfig+0x508>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800238c:	2b00      	cmp	r3, #0
 800238e:	d118      	bne.n	80023c2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002390:	4b1e      	ldr	r3, [pc, #120]	@ (800240c <HAL_RCC_OscConfig+0x508>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a1d      	ldr	r2, [pc, #116]	@ (800240c <HAL_RCC_OscConfig+0x508>)
 8002396:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800239a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800239c:	f7fe ff3c 	bl	8001218 <HAL_GetTick>
 80023a0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023a2:	e008      	b.n	80023b6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023a4:	f7fe ff38 	bl	8001218 <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d901      	bls.n	80023b6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80023b2:	2303      	movs	r3, #3
 80023b4:	e1b8      	b.n	8002728 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023b6:	4b15      	ldr	r3, [pc, #84]	@ (800240c <HAL_RCC_OscConfig+0x508>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d0f0      	beq.n	80023a4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	2b01      	cmp	r3, #1
 80023c8:	d108      	bne.n	80023dc <HAL_RCC_OscConfig+0x4d8>
 80023ca:	4b0f      	ldr	r3, [pc, #60]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 80023cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 80023d2:	f043 0301 	orr.w	r3, r3, #1
 80023d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80023da:	e029      	b.n	8002430 <HAL_RCC_OscConfig+0x52c>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	2b05      	cmp	r3, #5
 80023e2:	d115      	bne.n	8002410 <HAL_RCC_OscConfig+0x50c>
 80023e4:	4b08      	ldr	r3, [pc, #32]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 80023e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023ea:	4a07      	ldr	r2, [pc, #28]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 80023ec:	f043 0304 	orr.w	r3, r3, #4
 80023f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80023f4:	4b04      	ldr	r3, [pc, #16]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 80023f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023fa:	4a03      	ldr	r2, [pc, #12]	@ (8002408 <HAL_RCC_OscConfig+0x504>)
 80023fc:	f043 0301 	orr.w	r3, r3, #1
 8002400:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002404:	e014      	b.n	8002430 <HAL_RCC_OscConfig+0x52c>
 8002406:	bf00      	nop
 8002408:	40021000 	.word	0x40021000
 800240c:	40007000 	.word	0x40007000
 8002410:	4b9d      	ldr	r3, [pc, #628]	@ (8002688 <HAL_RCC_OscConfig+0x784>)
 8002412:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002416:	4a9c      	ldr	r2, [pc, #624]	@ (8002688 <HAL_RCC_OscConfig+0x784>)
 8002418:	f023 0301 	bic.w	r3, r3, #1
 800241c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002420:	4b99      	ldr	r3, [pc, #612]	@ (8002688 <HAL_RCC_OscConfig+0x784>)
 8002422:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002426:	4a98      	ldr	r2, [pc, #608]	@ (8002688 <HAL_RCC_OscConfig+0x784>)
 8002428:	f023 0304 	bic.w	r3, r3, #4
 800242c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d016      	beq.n	8002466 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002438:	f7fe feee 	bl	8001218 <HAL_GetTick>
 800243c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800243e:	e00a      	b.n	8002456 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002440:	f7fe feea 	bl	8001218 <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800244e:	4293      	cmp	r3, r2
 8002450:	d901      	bls.n	8002456 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002452:	2303      	movs	r3, #3
 8002454:	e168      	b.n	8002728 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002456:	4b8c      	ldr	r3, [pc, #560]	@ (8002688 <HAL_RCC_OscConfig+0x784>)
 8002458:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800245c:	f003 0302 	and.w	r3, r3, #2
 8002460:	2b00      	cmp	r3, #0
 8002462:	d0ed      	beq.n	8002440 <HAL_RCC_OscConfig+0x53c>
 8002464:	e015      	b.n	8002492 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002466:	f7fe fed7 	bl	8001218 <HAL_GetTick>
 800246a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800246c:	e00a      	b.n	8002484 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800246e:	f7fe fed3 	bl	8001218 <HAL_GetTick>
 8002472:	4602      	mov	r2, r0
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	f241 3288 	movw	r2, #5000	@ 0x1388
 800247c:	4293      	cmp	r3, r2
 800247e:	d901      	bls.n	8002484 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002480:	2303      	movs	r3, #3
 8002482:	e151      	b.n	8002728 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002484:	4b80      	ldr	r3, [pc, #512]	@ (8002688 <HAL_RCC_OscConfig+0x784>)
 8002486:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800248a:	f003 0302 	and.w	r3, r3, #2
 800248e:	2b00      	cmp	r3, #0
 8002490:	d1ed      	bne.n	800246e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002492:	7ffb      	ldrb	r3, [r7, #31]
 8002494:	2b01      	cmp	r3, #1
 8002496:	d105      	bne.n	80024a4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002498:	4b7b      	ldr	r3, [pc, #492]	@ (8002688 <HAL_RCC_OscConfig+0x784>)
 800249a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800249c:	4a7a      	ldr	r2, [pc, #488]	@ (8002688 <HAL_RCC_OscConfig+0x784>)
 800249e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80024a2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 0320 	and.w	r3, r3, #32
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d03c      	beq.n	800252a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d01c      	beq.n	80024f2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80024b8:	4b73      	ldr	r3, [pc, #460]	@ (8002688 <HAL_RCC_OscConfig+0x784>)
 80024ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80024be:	4a72      	ldr	r2, [pc, #456]	@ (8002688 <HAL_RCC_OscConfig+0x784>)
 80024c0:	f043 0301 	orr.w	r3, r3, #1
 80024c4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024c8:	f7fe fea6 	bl	8001218 <HAL_GetTick>
 80024cc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80024ce:	e008      	b.n	80024e2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80024d0:	f7fe fea2 	bl	8001218 <HAL_GetTick>
 80024d4:	4602      	mov	r2, r0
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d901      	bls.n	80024e2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80024de:	2303      	movs	r3, #3
 80024e0:	e122      	b.n	8002728 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80024e2:	4b69      	ldr	r3, [pc, #420]	@ (8002688 <HAL_RCC_OscConfig+0x784>)
 80024e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80024e8:	f003 0302 	and.w	r3, r3, #2
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d0ef      	beq.n	80024d0 <HAL_RCC_OscConfig+0x5cc>
 80024f0:	e01b      	b.n	800252a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80024f2:	4b65      	ldr	r3, [pc, #404]	@ (8002688 <HAL_RCC_OscConfig+0x784>)
 80024f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80024f8:	4a63      	ldr	r2, [pc, #396]	@ (8002688 <HAL_RCC_OscConfig+0x784>)
 80024fa:	f023 0301 	bic.w	r3, r3, #1
 80024fe:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002502:	f7fe fe89 	bl	8001218 <HAL_GetTick>
 8002506:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002508:	e008      	b.n	800251c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800250a:	f7fe fe85 	bl	8001218 <HAL_GetTick>
 800250e:	4602      	mov	r2, r0
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	2b02      	cmp	r3, #2
 8002516:	d901      	bls.n	800251c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002518:	2303      	movs	r3, #3
 800251a:	e105      	b.n	8002728 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800251c:	4b5a      	ldr	r3, [pc, #360]	@ (8002688 <HAL_RCC_OscConfig+0x784>)
 800251e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002522:	f003 0302 	and.w	r3, r3, #2
 8002526:	2b00      	cmp	r3, #0
 8002528:	d1ef      	bne.n	800250a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800252e:	2b00      	cmp	r3, #0
 8002530:	f000 80f9 	beq.w	8002726 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002538:	2b02      	cmp	r3, #2
 800253a:	f040 80cf 	bne.w	80026dc <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800253e:	4b52      	ldr	r3, [pc, #328]	@ (8002688 <HAL_RCC_OscConfig+0x784>)
 8002540:	68db      	ldr	r3, [r3, #12]
 8002542:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	f003 0203 	and.w	r2, r3, #3
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800254e:	429a      	cmp	r2, r3
 8002550:	d12c      	bne.n	80025ac <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800255c:	3b01      	subs	r3, #1
 800255e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002560:	429a      	cmp	r2, r3
 8002562:	d123      	bne.n	80025ac <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800256e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002570:	429a      	cmp	r2, r3
 8002572:	d11b      	bne.n	80025ac <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800257e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002580:	429a      	cmp	r2, r3
 8002582:	d113      	bne.n	80025ac <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800258e:	085b      	lsrs	r3, r3, #1
 8002590:	3b01      	subs	r3, #1
 8002592:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002594:	429a      	cmp	r2, r3
 8002596:	d109      	bne.n	80025ac <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a2:	085b      	lsrs	r3, r3, #1
 80025a4:	3b01      	subs	r3, #1
 80025a6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80025a8:	429a      	cmp	r2, r3
 80025aa:	d071      	beq.n	8002690 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80025ac:	69bb      	ldr	r3, [r7, #24]
 80025ae:	2b0c      	cmp	r3, #12
 80025b0:	d068      	beq.n	8002684 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80025b2:	4b35      	ldr	r3, [pc, #212]	@ (8002688 <HAL_RCC_OscConfig+0x784>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d105      	bne.n	80025ca <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80025be:	4b32      	ldr	r3, [pc, #200]	@ (8002688 <HAL_RCC_OscConfig+0x784>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e0ac      	b.n	8002728 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80025ce:	4b2e      	ldr	r3, [pc, #184]	@ (8002688 <HAL_RCC_OscConfig+0x784>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a2d      	ldr	r2, [pc, #180]	@ (8002688 <HAL_RCC_OscConfig+0x784>)
 80025d4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80025d8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80025da:	f7fe fe1d 	bl	8001218 <HAL_GetTick>
 80025de:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025e0:	e008      	b.n	80025f4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025e2:	f7fe fe19 	bl	8001218 <HAL_GetTick>
 80025e6:	4602      	mov	r2, r0
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	1ad3      	subs	r3, r2, r3
 80025ec:	2b02      	cmp	r3, #2
 80025ee:	d901      	bls.n	80025f4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	e099      	b.n	8002728 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025f4:	4b24      	ldr	r3, [pc, #144]	@ (8002688 <HAL_RCC_OscConfig+0x784>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d1f0      	bne.n	80025e2 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002600:	4b21      	ldr	r3, [pc, #132]	@ (8002688 <HAL_RCC_OscConfig+0x784>)
 8002602:	68da      	ldr	r2, [r3, #12]
 8002604:	4b21      	ldr	r3, [pc, #132]	@ (800268c <HAL_RCC_OscConfig+0x788>)
 8002606:	4013      	ands	r3, r2
 8002608:	687a      	ldr	r2, [r7, #4]
 800260a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800260c:	687a      	ldr	r2, [r7, #4]
 800260e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002610:	3a01      	subs	r2, #1
 8002612:	0112      	lsls	r2, r2, #4
 8002614:	4311      	orrs	r1, r2
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800261a:	0212      	lsls	r2, r2, #8
 800261c:	4311      	orrs	r1, r2
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002622:	0852      	lsrs	r2, r2, #1
 8002624:	3a01      	subs	r2, #1
 8002626:	0552      	lsls	r2, r2, #21
 8002628:	4311      	orrs	r1, r2
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800262e:	0852      	lsrs	r2, r2, #1
 8002630:	3a01      	subs	r2, #1
 8002632:	0652      	lsls	r2, r2, #25
 8002634:	4311      	orrs	r1, r2
 8002636:	687a      	ldr	r2, [r7, #4]
 8002638:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800263a:	06d2      	lsls	r2, r2, #27
 800263c:	430a      	orrs	r2, r1
 800263e:	4912      	ldr	r1, [pc, #72]	@ (8002688 <HAL_RCC_OscConfig+0x784>)
 8002640:	4313      	orrs	r3, r2
 8002642:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002644:	4b10      	ldr	r3, [pc, #64]	@ (8002688 <HAL_RCC_OscConfig+0x784>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a0f      	ldr	r2, [pc, #60]	@ (8002688 <HAL_RCC_OscConfig+0x784>)
 800264a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800264e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002650:	4b0d      	ldr	r3, [pc, #52]	@ (8002688 <HAL_RCC_OscConfig+0x784>)
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	4a0c      	ldr	r2, [pc, #48]	@ (8002688 <HAL_RCC_OscConfig+0x784>)
 8002656:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800265a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800265c:	f7fe fddc 	bl	8001218 <HAL_GetTick>
 8002660:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002662:	e008      	b.n	8002676 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002664:	f7fe fdd8 	bl	8001218 <HAL_GetTick>
 8002668:	4602      	mov	r2, r0
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	2b02      	cmp	r3, #2
 8002670:	d901      	bls.n	8002676 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002672:	2303      	movs	r3, #3
 8002674:	e058      	b.n	8002728 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002676:	4b04      	ldr	r3, [pc, #16]	@ (8002688 <HAL_RCC_OscConfig+0x784>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d0f0      	beq.n	8002664 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002682:	e050      	b.n	8002726 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	e04f      	b.n	8002728 <HAL_RCC_OscConfig+0x824>
 8002688:	40021000 	.word	0x40021000
 800268c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002690:	4b27      	ldr	r3, [pc, #156]	@ (8002730 <HAL_RCC_OscConfig+0x82c>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002698:	2b00      	cmp	r3, #0
 800269a:	d144      	bne.n	8002726 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800269c:	4b24      	ldr	r3, [pc, #144]	@ (8002730 <HAL_RCC_OscConfig+0x82c>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a23      	ldr	r2, [pc, #140]	@ (8002730 <HAL_RCC_OscConfig+0x82c>)
 80026a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026a6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80026a8:	4b21      	ldr	r3, [pc, #132]	@ (8002730 <HAL_RCC_OscConfig+0x82c>)
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	4a20      	ldr	r2, [pc, #128]	@ (8002730 <HAL_RCC_OscConfig+0x82c>)
 80026ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026b2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80026b4:	f7fe fdb0 	bl	8001218 <HAL_GetTick>
 80026b8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026ba:	e008      	b.n	80026ce <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026bc:	f7fe fdac 	bl	8001218 <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d901      	bls.n	80026ce <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e02c      	b.n	8002728 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026ce:	4b18      	ldr	r3, [pc, #96]	@ (8002730 <HAL_RCC_OscConfig+0x82c>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d0f0      	beq.n	80026bc <HAL_RCC_OscConfig+0x7b8>
 80026da:	e024      	b.n	8002726 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	2b0c      	cmp	r3, #12
 80026e0:	d01f      	beq.n	8002722 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026e2:	4b13      	ldr	r3, [pc, #76]	@ (8002730 <HAL_RCC_OscConfig+0x82c>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a12      	ldr	r2, [pc, #72]	@ (8002730 <HAL_RCC_OscConfig+0x82c>)
 80026e8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80026ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ee:	f7fe fd93 	bl	8001218 <HAL_GetTick>
 80026f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026f4:	e008      	b.n	8002708 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026f6:	f7fe fd8f 	bl	8001218 <HAL_GetTick>
 80026fa:	4602      	mov	r2, r0
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	1ad3      	subs	r3, r2, r3
 8002700:	2b02      	cmp	r3, #2
 8002702:	d901      	bls.n	8002708 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002704:	2303      	movs	r3, #3
 8002706:	e00f      	b.n	8002728 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002708:	4b09      	ldr	r3, [pc, #36]	@ (8002730 <HAL_RCC_OscConfig+0x82c>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002710:	2b00      	cmp	r3, #0
 8002712:	d1f0      	bne.n	80026f6 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002714:	4b06      	ldr	r3, [pc, #24]	@ (8002730 <HAL_RCC_OscConfig+0x82c>)
 8002716:	68da      	ldr	r2, [r3, #12]
 8002718:	4905      	ldr	r1, [pc, #20]	@ (8002730 <HAL_RCC_OscConfig+0x82c>)
 800271a:	4b06      	ldr	r3, [pc, #24]	@ (8002734 <HAL_RCC_OscConfig+0x830>)
 800271c:	4013      	ands	r3, r2
 800271e:	60cb      	str	r3, [r1, #12]
 8002720:	e001      	b.n	8002726 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e000      	b.n	8002728 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002726:	2300      	movs	r3, #0
}
 8002728:	4618      	mov	r0, r3
 800272a:	3720      	adds	r7, #32
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}
 8002730:	40021000 	.word	0x40021000
 8002734:	feeefffc 	.word	0xfeeefffc

08002738 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d101      	bne.n	800274c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e0e7      	b.n	800291c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800274c:	4b75      	ldr	r3, [pc, #468]	@ (8002924 <HAL_RCC_ClockConfig+0x1ec>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 0307 	and.w	r3, r3, #7
 8002754:	683a      	ldr	r2, [r7, #0]
 8002756:	429a      	cmp	r2, r3
 8002758:	d910      	bls.n	800277c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800275a:	4b72      	ldr	r3, [pc, #456]	@ (8002924 <HAL_RCC_ClockConfig+0x1ec>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f023 0207 	bic.w	r2, r3, #7
 8002762:	4970      	ldr	r1, [pc, #448]	@ (8002924 <HAL_RCC_ClockConfig+0x1ec>)
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	4313      	orrs	r3, r2
 8002768:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800276a:	4b6e      	ldr	r3, [pc, #440]	@ (8002924 <HAL_RCC_ClockConfig+0x1ec>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 0307 	and.w	r3, r3, #7
 8002772:	683a      	ldr	r2, [r7, #0]
 8002774:	429a      	cmp	r2, r3
 8002776:	d001      	beq.n	800277c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	e0cf      	b.n	800291c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 0302 	and.w	r3, r3, #2
 8002784:	2b00      	cmp	r3, #0
 8002786:	d010      	beq.n	80027aa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	689a      	ldr	r2, [r3, #8]
 800278c:	4b66      	ldr	r3, [pc, #408]	@ (8002928 <HAL_RCC_ClockConfig+0x1f0>)
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002794:	429a      	cmp	r2, r3
 8002796:	d908      	bls.n	80027aa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002798:	4b63      	ldr	r3, [pc, #396]	@ (8002928 <HAL_RCC_ClockConfig+0x1f0>)
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	4960      	ldr	r1, [pc, #384]	@ (8002928 <HAL_RCC_ClockConfig+0x1f0>)
 80027a6:	4313      	orrs	r3, r2
 80027a8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 0301 	and.w	r3, r3, #1
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d04c      	beq.n	8002850 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	2b03      	cmp	r3, #3
 80027bc:	d107      	bne.n	80027ce <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027be:	4b5a      	ldr	r3, [pc, #360]	@ (8002928 <HAL_RCC_ClockConfig+0x1f0>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d121      	bne.n	800280e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e0a6      	b.n	800291c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	2b02      	cmp	r3, #2
 80027d4:	d107      	bne.n	80027e6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027d6:	4b54      	ldr	r3, [pc, #336]	@ (8002928 <HAL_RCC_ClockConfig+0x1f0>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d115      	bne.n	800280e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e09a      	b.n	800291c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d107      	bne.n	80027fe <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80027ee:	4b4e      	ldr	r3, [pc, #312]	@ (8002928 <HAL_RCC_ClockConfig+0x1f0>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 0302 	and.w	r3, r3, #2
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d109      	bne.n	800280e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e08e      	b.n	800291c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027fe:	4b4a      	ldr	r3, [pc, #296]	@ (8002928 <HAL_RCC_ClockConfig+0x1f0>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002806:	2b00      	cmp	r3, #0
 8002808:	d101      	bne.n	800280e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	e086      	b.n	800291c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800280e:	4b46      	ldr	r3, [pc, #280]	@ (8002928 <HAL_RCC_ClockConfig+0x1f0>)
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	f023 0203 	bic.w	r2, r3, #3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	4943      	ldr	r1, [pc, #268]	@ (8002928 <HAL_RCC_ClockConfig+0x1f0>)
 800281c:	4313      	orrs	r3, r2
 800281e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002820:	f7fe fcfa 	bl	8001218 <HAL_GetTick>
 8002824:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002826:	e00a      	b.n	800283e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002828:	f7fe fcf6 	bl	8001218 <HAL_GetTick>
 800282c:	4602      	mov	r2, r0
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	1ad3      	subs	r3, r2, r3
 8002832:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002836:	4293      	cmp	r3, r2
 8002838:	d901      	bls.n	800283e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800283a:	2303      	movs	r3, #3
 800283c:	e06e      	b.n	800291c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800283e:	4b3a      	ldr	r3, [pc, #232]	@ (8002928 <HAL_RCC_ClockConfig+0x1f0>)
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	f003 020c 	and.w	r2, r3, #12
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	429a      	cmp	r2, r3
 800284e:	d1eb      	bne.n	8002828 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 0302 	and.w	r3, r3, #2
 8002858:	2b00      	cmp	r3, #0
 800285a:	d010      	beq.n	800287e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	689a      	ldr	r2, [r3, #8]
 8002860:	4b31      	ldr	r3, [pc, #196]	@ (8002928 <HAL_RCC_ClockConfig+0x1f0>)
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002868:	429a      	cmp	r2, r3
 800286a:	d208      	bcs.n	800287e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800286c:	4b2e      	ldr	r3, [pc, #184]	@ (8002928 <HAL_RCC_ClockConfig+0x1f0>)
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	492b      	ldr	r1, [pc, #172]	@ (8002928 <HAL_RCC_ClockConfig+0x1f0>)
 800287a:	4313      	orrs	r3, r2
 800287c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800287e:	4b29      	ldr	r3, [pc, #164]	@ (8002924 <HAL_RCC_ClockConfig+0x1ec>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 0307 	and.w	r3, r3, #7
 8002886:	683a      	ldr	r2, [r7, #0]
 8002888:	429a      	cmp	r2, r3
 800288a:	d210      	bcs.n	80028ae <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800288c:	4b25      	ldr	r3, [pc, #148]	@ (8002924 <HAL_RCC_ClockConfig+0x1ec>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f023 0207 	bic.w	r2, r3, #7
 8002894:	4923      	ldr	r1, [pc, #140]	@ (8002924 <HAL_RCC_ClockConfig+0x1ec>)
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	4313      	orrs	r3, r2
 800289a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800289c:	4b21      	ldr	r3, [pc, #132]	@ (8002924 <HAL_RCC_ClockConfig+0x1ec>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f003 0307 	and.w	r3, r3, #7
 80028a4:	683a      	ldr	r2, [r7, #0]
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d001      	beq.n	80028ae <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e036      	b.n	800291c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f003 0304 	and.w	r3, r3, #4
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d008      	beq.n	80028cc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002928 <HAL_RCC_ClockConfig+0x1f0>)
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	68db      	ldr	r3, [r3, #12]
 80028c6:	4918      	ldr	r1, [pc, #96]	@ (8002928 <HAL_RCC_ClockConfig+0x1f0>)
 80028c8:	4313      	orrs	r3, r2
 80028ca:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0308 	and.w	r3, r3, #8
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d009      	beq.n	80028ec <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028d8:	4b13      	ldr	r3, [pc, #76]	@ (8002928 <HAL_RCC_ClockConfig+0x1f0>)
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	691b      	ldr	r3, [r3, #16]
 80028e4:	00db      	lsls	r3, r3, #3
 80028e6:	4910      	ldr	r1, [pc, #64]	@ (8002928 <HAL_RCC_ClockConfig+0x1f0>)
 80028e8:	4313      	orrs	r3, r2
 80028ea:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80028ec:	f000 f824 	bl	8002938 <HAL_RCC_GetSysClockFreq>
 80028f0:	4602      	mov	r2, r0
 80028f2:	4b0d      	ldr	r3, [pc, #52]	@ (8002928 <HAL_RCC_ClockConfig+0x1f0>)
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	091b      	lsrs	r3, r3, #4
 80028f8:	f003 030f 	and.w	r3, r3, #15
 80028fc:	490b      	ldr	r1, [pc, #44]	@ (800292c <HAL_RCC_ClockConfig+0x1f4>)
 80028fe:	5ccb      	ldrb	r3, [r1, r3]
 8002900:	f003 031f 	and.w	r3, r3, #31
 8002904:	fa22 f303 	lsr.w	r3, r2, r3
 8002908:	4a09      	ldr	r2, [pc, #36]	@ (8002930 <HAL_RCC_ClockConfig+0x1f8>)
 800290a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800290c:	4b09      	ldr	r3, [pc, #36]	@ (8002934 <HAL_RCC_ClockConfig+0x1fc>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4618      	mov	r0, r3
 8002912:	f7fe fc31 	bl	8001178 <HAL_InitTick>
 8002916:	4603      	mov	r3, r0
 8002918:	72fb      	strb	r3, [r7, #11]

  return status;
 800291a:	7afb      	ldrb	r3, [r7, #11]
}
 800291c:	4618      	mov	r0, r3
 800291e:	3710      	adds	r7, #16
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	40022000 	.word	0x40022000
 8002928:	40021000 	.word	0x40021000
 800292c:	08004dcc 	.word	0x08004dcc
 8002930:	2000000c 	.word	0x2000000c
 8002934:	20000010 	.word	0x20000010

08002938 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002938:	b480      	push	{r7}
 800293a:	b089      	sub	sp, #36	@ 0x24
 800293c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800293e:	2300      	movs	r3, #0
 8002940:	61fb      	str	r3, [r7, #28]
 8002942:	2300      	movs	r3, #0
 8002944:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002946:	4b3e      	ldr	r3, [pc, #248]	@ (8002a40 <HAL_RCC_GetSysClockFreq+0x108>)
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	f003 030c 	and.w	r3, r3, #12
 800294e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002950:	4b3b      	ldr	r3, [pc, #236]	@ (8002a40 <HAL_RCC_GetSysClockFreq+0x108>)
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	f003 0303 	and.w	r3, r3, #3
 8002958:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d005      	beq.n	800296c <HAL_RCC_GetSysClockFreq+0x34>
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	2b0c      	cmp	r3, #12
 8002964:	d121      	bne.n	80029aa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2b01      	cmp	r3, #1
 800296a:	d11e      	bne.n	80029aa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800296c:	4b34      	ldr	r3, [pc, #208]	@ (8002a40 <HAL_RCC_GetSysClockFreq+0x108>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f003 0308 	and.w	r3, r3, #8
 8002974:	2b00      	cmp	r3, #0
 8002976:	d107      	bne.n	8002988 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002978:	4b31      	ldr	r3, [pc, #196]	@ (8002a40 <HAL_RCC_GetSysClockFreq+0x108>)
 800297a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800297e:	0a1b      	lsrs	r3, r3, #8
 8002980:	f003 030f 	and.w	r3, r3, #15
 8002984:	61fb      	str	r3, [r7, #28]
 8002986:	e005      	b.n	8002994 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002988:	4b2d      	ldr	r3, [pc, #180]	@ (8002a40 <HAL_RCC_GetSysClockFreq+0x108>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	091b      	lsrs	r3, r3, #4
 800298e:	f003 030f 	and.w	r3, r3, #15
 8002992:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002994:	4a2b      	ldr	r2, [pc, #172]	@ (8002a44 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002996:	69fb      	ldr	r3, [r7, #28]
 8002998:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800299c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d10d      	bne.n	80029c0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80029a4:	69fb      	ldr	r3, [r7, #28]
 80029a6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80029a8:	e00a      	b.n	80029c0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	2b04      	cmp	r3, #4
 80029ae:	d102      	bne.n	80029b6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80029b0:	4b25      	ldr	r3, [pc, #148]	@ (8002a48 <HAL_RCC_GetSysClockFreq+0x110>)
 80029b2:	61bb      	str	r3, [r7, #24]
 80029b4:	e004      	b.n	80029c0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	2b08      	cmp	r3, #8
 80029ba:	d101      	bne.n	80029c0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80029bc:	4b23      	ldr	r3, [pc, #140]	@ (8002a4c <HAL_RCC_GetSysClockFreq+0x114>)
 80029be:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	2b0c      	cmp	r3, #12
 80029c4:	d134      	bne.n	8002a30 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80029c6:	4b1e      	ldr	r3, [pc, #120]	@ (8002a40 <HAL_RCC_GetSysClockFreq+0x108>)
 80029c8:	68db      	ldr	r3, [r3, #12]
 80029ca:	f003 0303 	and.w	r3, r3, #3
 80029ce:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d003      	beq.n	80029de <HAL_RCC_GetSysClockFreq+0xa6>
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	2b03      	cmp	r3, #3
 80029da:	d003      	beq.n	80029e4 <HAL_RCC_GetSysClockFreq+0xac>
 80029dc:	e005      	b.n	80029ea <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80029de:	4b1a      	ldr	r3, [pc, #104]	@ (8002a48 <HAL_RCC_GetSysClockFreq+0x110>)
 80029e0:	617b      	str	r3, [r7, #20]
      break;
 80029e2:	e005      	b.n	80029f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80029e4:	4b19      	ldr	r3, [pc, #100]	@ (8002a4c <HAL_RCC_GetSysClockFreq+0x114>)
 80029e6:	617b      	str	r3, [r7, #20]
      break;
 80029e8:	e002      	b.n	80029f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	617b      	str	r3, [r7, #20]
      break;
 80029ee:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80029f0:	4b13      	ldr	r3, [pc, #76]	@ (8002a40 <HAL_RCC_GetSysClockFreq+0x108>)
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	091b      	lsrs	r3, r3, #4
 80029f6:	f003 0307 	and.w	r3, r3, #7
 80029fa:	3301      	adds	r3, #1
 80029fc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80029fe:	4b10      	ldr	r3, [pc, #64]	@ (8002a40 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a00:	68db      	ldr	r3, [r3, #12]
 8002a02:	0a1b      	lsrs	r3, r3, #8
 8002a04:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a08:	697a      	ldr	r2, [r7, #20]
 8002a0a:	fb03 f202 	mul.w	r2, r3, r2
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a14:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002a16:	4b0a      	ldr	r3, [pc, #40]	@ (8002a40 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a18:	68db      	ldr	r3, [r3, #12]
 8002a1a:	0e5b      	lsrs	r3, r3, #25
 8002a1c:	f003 0303 	and.w	r3, r3, #3
 8002a20:	3301      	adds	r3, #1
 8002a22:	005b      	lsls	r3, r3, #1
 8002a24:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002a26:	697a      	ldr	r2, [r7, #20]
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a2e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002a30:	69bb      	ldr	r3, [r7, #24]
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	3724      	adds	r7, #36	@ 0x24
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop
 8002a40:	40021000 	.word	0x40021000
 8002a44:	08004de4 	.word	0x08004de4
 8002a48:	00f42400 	.word	0x00f42400
 8002a4c:	007a1200 	.word	0x007a1200

08002a50 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a50:	b480      	push	{r7}
 8002a52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a54:	4b03      	ldr	r3, [pc, #12]	@ (8002a64 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a56:	681b      	ldr	r3, [r3, #0]
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a60:	4770      	bx	lr
 8002a62:	bf00      	nop
 8002a64:	2000000c 	.word	0x2000000c

08002a68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002a6c:	f7ff fff0 	bl	8002a50 <HAL_RCC_GetHCLKFreq>
 8002a70:	4602      	mov	r2, r0
 8002a72:	4b06      	ldr	r3, [pc, #24]	@ (8002a8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	0a1b      	lsrs	r3, r3, #8
 8002a78:	f003 0307 	and.w	r3, r3, #7
 8002a7c:	4904      	ldr	r1, [pc, #16]	@ (8002a90 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a7e:	5ccb      	ldrb	r3, [r1, r3]
 8002a80:	f003 031f 	and.w	r3, r3, #31
 8002a84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	40021000 	.word	0x40021000
 8002a90:	08004ddc 	.word	0x08004ddc

08002a94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002a98:	f7ff ffda 	bl	8002a50 <HAL_RCC_GetHCLKFreq>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	4b06      	ldr	r3, [pc, #24]	@ (8002ab8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	0adb      	lsrs	r3, r3, #11
 8002aa4:	f003 0307 	and.w	r3, r3, #7
 8002aa8:	4904      	ldr	r1, [pc, #16]	@ (8002abc <HAL_RCC_GetPCLK2Freq+0x28>)
 8002aaa:	5ccb      	ldrb	r3, [r1, r3]
 8002aac:	f003 031f 	and.w	r3, r3, #31
 8002ab0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	40021000 	.word	0x40021000
 8002abc:	08004ddc 	.word	0x08004ddc

08002ac0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b086      	sub	sp, #24
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002ac8:	2300      	movs	r3, #0
 8002aca:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002acc:	4b2a      	ldr	r3, [pc, #168]	@ (8002b78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ace:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ad0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d003      	beq.n	8002ae0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002ad8:	f7ff f9a0 	bl	8001e1c <HAL_PWREx_GetVoltageRange>
 8002adc:	6178      	str	r0, [r7, #20]
 8002ade:	e014      	b.n	8002b0a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002ae0:	4b25      	ldr	r3, [pc, #148]	@ (8002b78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ae2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ae4:	4a24      	ldr	r2, [pc, #144]	@ (8002b78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ae6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002aea:	6593      	str	r3, [r2, #88]	@ 0x58
 8002aec:	4b22      	ldr	r3, [pc, #136]	@ (8002b78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002aee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002af0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002af4:	60fb      	str	r3, [r7, #12]
 8002af6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002af8:	f7ff f990 	bl	8001e1c <HAL_PWREx_GetVoltageRange>
 8002afc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002afe:	4b1e      	ldr	r3, [pc, #120]	@ (8002b78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b02:	4a1d      	ldr	r2, [pc, #116]	@ (8002b78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b04:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b08:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b10:	d10b      	bne.n	8002b2a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2b80      	cmp	r3, #128	@ 0x80
 8002b16:	d919      	bls.n	8002b4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2ba0      	cmp	r3, #160	@ 0xa0
 8002b1c:	d902      	bls.n	8002b24 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002b1e:	2302      	movs	r3, #2
 8002b20:	613b      	str	r3, [r7, #16]
 8002b22:	e013      	b.n	8002b4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002b24:	2301      	movs	r3, #1
 8002b26:	613b      	str	r3, [r7, #16]
 8002b28:	e010      	b.n	8002b4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2b80      	cmp	r3, #128	@ 0x80
 8002b2e:	d902      	bls.n	8002b36 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002b30:	2303      	movs	r3, #3
 8002b32:	613b      	str	r3, [r7, #16]
 8002b34:	e00a      	b.n	8002b4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2b80      	cmp	r3, #128	@ 0x80
 8002b3a:	d102      	bne.n	8002b42 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002b3c:	2302      	movs	r3, #2
 8002b3e:	613b      	str	r3, [r7, #16]
 8002b40:	e004      	b.n	8002b4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2b70      	cmp	r3, #112	@ 0x70
 8002b46:	d101      	bne.n	8002b4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002b48:	2301      	movs	r3, #1
 8002b4a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002b4c:	4b0b      	ldr	r3, [pc, #44]	@ (8002b7c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f023 0207 	bic.w	r2, r3, #7
 8002b54:	4909      	ldr	r1, [pc, #36]	@ (8002b7c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002b5c:	4b07      	ldr	r3, [pc, #28]	@ (8002b7c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 0307 	and.w	r3, r3, #7
 8002b64:	693a      	ldr	r2, [r7, #16]
 8002b66:	429a      	cmp	r2, r3
 8002b68:	d001      	beq.n	8002b6e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e000      	b.n	8002b70 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002b6e:	2300      	movs	r3, #0
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	3718      	adds	r7, #24
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	40021000 	.word	0x40021000
 8002b7c:	40022000 	.word	0x40022000

08002b80 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b086      	sub	sp, #24
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002b88:	2300      	movs	r3, #0
 8002b8a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d041      	beq.n	8002c20 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ba0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002ba4:	d02a      	beq.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002ba6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002baa:	d824      	bhi.n	8002bf6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002bac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002bb0:	d008      	beq.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002bb2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002bb6:	d81e      	bhi.n	8002bf6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d00a      	beq.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002bbc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002bc0:	d010      	beq.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002bc2:	e018      	b.n	8002bf6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002bc4:	4b86      	ldr	r3, [pc, #536]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bc6:	68db      	ldr	r3, [r3, #12]
 8002bc8:	4a85      	ldr	r2, [pc, #532]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bce:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002bd0:	e015      	b.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	3304      	adds	r3, #4
 8002bd6:	2100      	movs	r1, #0
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f000 facd 	bl	8003178 <RCCEx_PLLSAI1_Config>
 8002bde:	4603      	mov	r3, r0
 8002be0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002be2:	e00c      	b.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	3320      	adds	r3, #32
 8002be8:	2100      	movs	r1, #0
 8002bea:	4618      	mov	r0, r3
 8002bec:	f000 fbb6 	bl	800335c <RCCEx_PLLSAI2_Config>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002bf4:	e003      	b.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	74fb      	strb	r3, [r7, #19]
      break;
 8002bfa:	e000      	b.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002bfc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002bfe:	7cfb      	ldrb	r3, [r7, #19]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d10b      	bne.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002c04:	4b76      	ldr	r3, [pc, #472]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c0a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c12:	4973      	ldr	r1, [pc, #460]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c14:	4313      	orrs	r3, r2
 8002c16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002c1a:	e001      	b.n	8002c20 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c1c:	7cfb      	ldrb	r3, [r7, #19]
 8002c1e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d041      	beq.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c30:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002c34:	d02a      	beq.n	8002c8c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002c36:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002c3a:	d824      	bhi.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002c3c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002c40:	d008      	beq.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002c42:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002c46:	d81e      	bhi.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d00a      	beq.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002c4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c50:	d010      	beq.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002c52:	e018      	b.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002c54:	4b62      	ldr	r3, [pc, #392]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	4a61      	ldr	r2, [pc, #388]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c5e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c60:	e015      	b.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	3304      	adds	r3, #4
 8002c66:	2100      	movs	r1, #0
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f000 fa85 	bl	8003178 <RCCEx_PLLSAI1_Config>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c72:	e00c      	b.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	3320      	adds	r3, #32
 8002c78:	2100      	movs	r1, #0
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f000 fb6e 	bl	800335c <RCCEx_PLLSAI2_Config>
 8002c80:	4603      	mov	r3, r0
 8002c82:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c84:	e003      	b.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	74fb      	strb	r3, [r7, #19]
      break;
 8002c8a:	e000      	b.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002c8c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c8e:	7cfb      	ldrb	r3, [r7, #19]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d10b      	bne.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002c94:	4b52      	ldr	r3, [pc, #328]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c9a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ca2:	494f      	ldr	r1, [pc, #316]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002caa:	e001      	b.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cac:	7cfb      	ldrb	r3, [r7, #19]
 8002cae:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	f000 80a0 	beq.w	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002cc2:	4b47      	ldr	r3, [pc, #284]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d101      	bne.n	8002cd2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e000      	b.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d00d      	beq.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cd8:	4b41      	ldr	r3, [pc, #260]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cdc:	4a40      	ldr	r2, [pc, #256]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cde:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ce2:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ce4:	4b3e      	ldr	r3, [pc, #248]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ce6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ce8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cec:	60bb      	str	r3, [r7, #8]
 8002cee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002cf4:	4b3b      	ldr	r3, [pc, #236]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a3a      	ldr	r2, [pc, #232]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002cfa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cfe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002d00:	f7fe fa8a 	bl	8001218 <HAL_GetTick>
 8002d04:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002d06:	e009      	b.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d08:	f7fe fa86 	bl	8001218 <HAL_GetTick>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	1ad3      	subs	r3, r2, r3
 8002d12:	2b02      	cmp	r3, #2
 8002d14:	d902      	bls.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002d16:	2303      	movs	r3, #3
 8002d18:	74fb      	strb	r3, [r7, #19]
        break;
 8002d1a:	e005      	b.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002d1c:	4b31      	ldr	r3, [pc, #196]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d0ef      	beq.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002d28:	7cfb      	ldrb	r3, [r7, #19]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d15c      	bne.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002d2e:	4b2c      	ldr	r3, [pc, #176]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d34:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d38:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d01f      	beq.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d46:	697a      	ldr	r2, [r7, #20]
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d019      	beq.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002d4c:	4b24      	ldr	r3, [pc, #144]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d56:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002d58:	4b21      	ldr	r3, [pc, #132]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d5e:	4a20      	ldr	r2, [pc, #128]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002d68:	4b1d      	ldr	r3, [pc, #116]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d6e:	4a1c      	ldr	r2, [pc, #112]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002d78:	4a19      	ldr	r2, [pc, #100]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	f003 0301 	and.w	r3, r3, #1
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d016      	beq.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d8a:	f7fe fa45 	bl	8001218 <HAL_GetTick>
 8002d8e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d90:	e00b      	b.n	8002daa <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d92:	f7fe fa41 	bl	8001218 <HAL_GetTick>
 8002d96:	4602      	mov	r2, r0
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	1ad3      	subs	r3, r2, r3
 8002d9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d902      	bls.n	8002daa <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002da4:	2303      	movs	r3, #3
 8002da6:	74fb      	strb	r3, [r7, #19]
            break;
 8002da8:	e006      	b.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002daa:	4b0d      	ldr	r3, [pc, #52]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002db0:	f003 0302 	and.w	r3, r3, #2
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d0ec      	beq.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002db8:	7cfb      	ldrb	r3, [r7, #19]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d10c      	bne.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002dbe:	4b08      	ldr	r3, [pc, #32]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dc4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dce:	4904      	ldr	r1, [pc, #16]	@ (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002dd6:	e009      	b.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002dd8:	7cfb      	ldrb	r3, [r7, #19]
 8002dda:	74bb      	strb	r3, [r7, #18]
 8002ddc:	e006      	b.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002dde:	bf00      	nop
 8002de0:	40021000 	.word	0x40021000
 8002de4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002de8:	7cfb      	ldrb	r3, [r7, #19]
 8002dea:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002dec:	7c7b      	ldrb	r3, [r7, #17]
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d105      	bne.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002df2:	4ba6      	ldr	r3, [pc, #664]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002df4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002df6:	4aa5      	ldr	r2, [pc, #660]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002df8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002dfc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 0301 	and.w	r3, r3, #1
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d00a      	beq.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e0a:	4ba0      	ldr	r3, [pc, #640]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002e0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e10:	f023 0203 	bic.w	r2, r3, #3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e18:	499c      	ldr	r1, [pc, #624]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f003 0302 	and.w	r3, r3, #2
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d00a      	beq.n	8002e42 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002e2c:	4b97      	ldr	r3, [pc, #604]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002e2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e32:	f023 020c 	bic.w	r2, r3, #12
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e3a:	4994      	ldr	r1, [pc, #592]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f003 0304 	and.w	r3, r3, #4
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d00a      	beq.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002e4e:	4b8f      	ldr	r3, [pc, #572]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002e50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e54:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e5c:	498b      	ldr	r1, [pc, #556]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 0308 	and.w	r3, r3, #8
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d00a      	beq.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002e70:	4b86      	ldr	r3, [pc, #536]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002e72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e76:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e7e:	4983      	ldr	r1, [pc, #524]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002e80:	4313      	orrs	r3, r2
 8002e82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 0310 	and.w	r3, r3, #16
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d00a      	beq.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002e92:	4b7e      	ldr	r3, [pc, #504]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002e94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e98:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ea0:	497a      	ldr	r1, [pc, #488]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 0320 	and.w	r3, r3, #32
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d00a      	beq.n	8002eca <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002eb4:	4b75      	ldr	r3, [pc, #468]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002eb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002eba:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ec2:	4972      	ldr	r1, [pc, #456]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d00a      	beq.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002ed6:	4b6d      	ldr	r3, [pc, #436]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002ed8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002edc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ee4:	4969      	ldr	r1, [pc, #420]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d00a      	beq.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002ef8:	4b64      	ldr	r3, [pc, #400]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002efa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002efe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002f06:	4961      	ldr	r1, [pc, #388]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d00a      	beq.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002f1a:	4b5c      	ldr	r3, [pc, #368]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002f1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f20:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f28:	4958      	ldr	r1, [pc, #352]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d00a      	beq.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002f3c:	4b53      	ldr	r3, [pc, #332]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f42:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f4a:	4950      	ldr	r1, [pc, #320]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d00a      	beq.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002f5e:	4b4b      	ldr	r3, [pc, #300]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002f60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f64:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f6c:	4947      	ldr	r1, [pc, #284]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d00a      	beq.n	8002f96 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002f80:	4b42      	ldr	r3, [pc, #264]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002f82:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002f86:	f023 0203 	bic.w	r2, r3, #3
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f8e:	493f      	ldr	r1, [pc, #252]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002f90:	4313      	orrs	r3, r2
 8002f92:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d028      	beq.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002fa2:	4b3a      	ldr	r3, [pc, #232]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002fa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fa8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fb0:	4936      	ldr	r1, [pc, #216]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fbc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002fc0:	d106      	bne.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002fc2:	4b32      	ldr	r3, [pc, #200]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002fc4:	68db      	ldr	r3, [r3, #12]
 8002fc6:	4a31      	ldr	r2, [pc, #196]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002fc8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002fcc:	60d3      	str	r3, [r2, #12]
 8002fce:	e011      	b.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fd4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002fd8:	d10c      	bne.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	3304      	adds	r3, #4
 8002fde:	2101      	movs	r1, #1
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f000 f8c9 	bl	8003178 <RCCEx_PLLSAI1_Config>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002fea:	7cfb      	ldrb	r3, [r7, #19]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d001      	beq.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8002ff0:	7cfb      	ldrb	r3, [r7, #19]
 8002ff2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d028      	beq.n	8003052 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003000:	4b22      	ldr	r3, [pc, #136]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003002:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003006:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800300e:	491f      	ldr	r1, [pc, #124]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003010:	4313      	orrs	r3, r2
 8003012:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800301a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800301e:	d106      	bne.n	800302e <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003020:	4b1a      	ldr	r3, [pc, #104]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003022:	68db      	ldr	r3, [r3, #12]
 8003024:	4a19      	ldr	r2, [pc, #100]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003026:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800302a:	60d3      	str	r3, [r2, #12]
 800302c:	e011      	b.n	8003052 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003032:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003036:	d10c      	bne.n	8003052 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	3304      	adds	r3, #4
 800303c:	2101      	movs	r1, #1
 800303e:	4618      	mov	r0, r3
 8003040:	f000 f89a 	bl	8003178 <RCCEx_PLLSAI1_Config>
 8003044:	4603      	mov	r3, r0
 8003046:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003048:	7cfb      	ldrb	r3, [r7, #19]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d001      	beq.n	8003052 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 800304e:	7cfb      	ldrb	r3, [r7, #19]
 8003050:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800305a:	2b00      	cmp	r3, #0
 800305c:	d02a      	beq.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800305e:	4b0b      	ldr	r3, [pc, #44]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003060:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003064:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800306c:	4907      	ldr	r1, [pc, #28]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800306e:	4313      	orrs	r3, r2
 8003070:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003078:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800307c:	d108      	bne.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800307e:	4b03      	ldr	r3, [pc, #12]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003080:	68db      	ldr	r3, [r3, #12]
 8003082:	4a02      	ldr	r2, [pc, #8]	@ (800308c <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003084:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003088:	60d3      	str	r3, [r2, #12]
 800308a:	e013      	b.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x534>
 800308c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003094:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003098:	d10c      	bne.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	3304      	adds	r3, #4
 800309e:	2101      	movs	r1, #1
 80030a0:	4618      	mov	r0, r3
 80030a2:	f000 f869 	bl	8003178 <RCCEx_PLLSAI1_Config>
 80030a6:	4603      	mov	r3, r0
 80030a8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80030aa:	7cfb      	ldrb	r3, [r7, #19]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d001      	beq.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 80030b0:	7cfb      	ldrb	r3, [r7, #19]
 80030b2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d02f      	beq.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80030c0:	4b2c      	ldr	r3, [pc, #176]	@ (8003174 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80030c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030c6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80030ce:	4929      	ldr	r1, [pc, #164]	@ (8003174 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80030d0:	4313      	orrs	r3, r2
 80030d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80030da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80030de:	d10d      	bne.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	3304      	adds	r3, #4
 80030e4:	2102      	movs	r1, #2
 80030e6:	4618      	mov	r0, r3
 80030e8:	f000 f846 	bl	8003178 <RCCEx_PLLSAI1_Config>
 80030ec:	4603      	mov	r3, r0
 80030ee:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80030f0:	7cfb      	ldrb	r3, [r7, #19]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d014      	beq.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 80030f6:	7cfb      	ldrb	r3, [r7, #19]
 80030f8:	74bb      	strb	r3, [r7, #18]
 80030fa:	e011      	b.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003100:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003104:	d10c      	bne.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	3320      	adds	r3, #32
 800310a:	2102      	movs	r1, #2
 800310c:	4618      	mov	r0, r3
 800310e:	f000 f925 	bl	800335c <RCCEx_PLLSAI2_Config>
 8003112:	4603      	mov	r3, r0
 8003114:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003116:	7cfb      	ldrb	r3, [r7, #19]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d001      	beq.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800311c:	7cfb      	ldrb	r3, [r7, #19]
 800311e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003128:	2b00      	cmp	r3, #0
 800312a:	d00b      	beq.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800312c:	4b11      	ldr	r3, [pc, #68]	@ (8003174 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800312e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003132:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800313c:	490d      	ldr	r1, [pc, #52]	@ (8003174 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800313e:	4313      	orrs	r3, r2
 8003140:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800314c:	2b00      	cmp	r3, #0
 800314e:	d00b      	beq.n	8003168 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003150:	4b08      	ldr	r3, [pc, #32]	@ (8003174 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003152:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003156:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003160:	4904      	ldr	r1, [pc, #16]	@ (8003174 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003162:	4313      	orrs	r3, r2
 8003164:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003168:	7cbb      	ldrb	r3, [r7, #18]
}
 800316a:	4618      	mov	r0, r3
 800316c:	3718      	adds	r7, #24
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	40021000 	.word	0x40021000

08003178 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b084      	sub	sp, #16
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003182:	2300      	movs	r3, #0
 8003184:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003186:	4b74      	ldr	r3, [pc, #464]	@ (8003358 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003188:	68db      	ldr	r3, [r3, #12]
 800318a:	f003 0303 	and.w	r3, r3, #3
 800318e:	2b00      	cmp	r3, #0
 8003190:	d018      	beq.n	80031c4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003192:	4b71      	ldr	r3, [pc, #452]	@ (8003358 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003194:	68db      	ldr	r3, [r3, #12]
 8003196:	f003 0203 	and.w	r2, r3, #3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	429a      	cmp	r2, r3
 80031a0:	d10d      	bne.n	80031be <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
       ||
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d009      	beq.n	80031be <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80031aa:	4b6b      	ldr	r3, [pc, #428]	@ (8003358 <RCCEx_PLLSAI1_Config+0x1e0>)
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	091b      	lsrs	r3, r3, #4
 80031b0:	f003 0307 	and.w	r3, r3, #7
 80031b4:	1c5a      	adds	r2, r3, #1
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
       ||
 80031ba:	429a      	cmp	r2, r3
 80031bc:	d047      	beq.n	800324e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	73fb      	strb	r3, [r7, #15]
 80031c2:	e044      	b.n	800324e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2b03      	cmp	r3, #3
 80031ca:	d018      	beq.n	80031fe <RCCEx_PLLSAI1_Config+0x86>
 80031cc:	2b03      	cmp	r3, #3
 80031ce:	d825      	bhi.n	800321c <RCCEx_PLLSAI1_Config+0xa4>
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d002      	beq.n	80031da <RCCEx_PLLSAI1_Config+0x62>
 80031d4:	2b02      	cmp	r3, #2
 80031d6:	d009      	beq.n	80031ec <RCCEx_PLLSAI1_Config+0x74>
 80031d8:	e020      	b.n	800321c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80031da:	4b5f      	ldr	r3, [pc, #380]	@ (8003358 <RCCEx_PLLSAI1_Config+0x1e0>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 0302 	and.w	r3, r3, #2
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d11d      	bne.n	8003222 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031ea:	e01a      	b.n	8003222 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80031ec:	4b5a      	ldr	r3, [pc, #360]	@ (8003358 <RCCEx_PLLSAI1_Config+0x1e0>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d116      	bne.n	8003226 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031fc:	e013      	b.n	8003226 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80031fe:	4b56      	ldr	r3, [pc, #344]	@ (8003358 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003206:	2b00      	cmp	r3, #0
 8003208:	d10f      	bne.n	800322a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800320a:	4b53      	ldr	r3, [pc, #332]	@ (8003358 <RCCEx_PLLSAI1_Config+0x1e0>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003212:	2b00      	cmp	r3, #0
 8003214:	d109      	bne.n	800322a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800321a:	e006      	b.n	800322a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	73fb      	strb	r3, [r7, #15]
      break;
 8003220:	e004      	b.n	800322c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003222:	bf00      	nop
 8003224:	e002      	b.n	800322c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003226:	bf00      	nop
 8003228:	e000      	b.n	800322c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800322a:	bf00      	nop
    }

    if(status == HAL_OK)
 800322c:	7bfb      	ldrb	r3, [r7, #15]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d10d      	bne.n	800324e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003232:	4b49      	ldr	r3, [pc, #292]	@ (8003358 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003234:	68db      	ldr	r3, [r3, #12]
 8003236:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6819      	ldr	r1, [r3, #0]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	3b01      	subs	r3, #1
 8003244:	011b      	lsls	r3, r3, #4
 8003246:	430b      	orrs	r3, r1
 8003248:	4943      	ldr	r1, [pc, #268]	@ (8003358 <RCCEx_PLLSAI1_Config+0x1e0>)
 800324a:	4313      	orrs	r3, r2
 800324c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800324e:	7bfb      	ldrb	r3, [r7, #15]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d17c      	bne.n	800334e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003254:	4b40      	ldr	r3, [pc, #256]	@ (8003358 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a3f      	ldr	r2, [pc, #252]	@ (8003358 <RCCEx_PLLSAI1_Config+0x1e0>)
 800325a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800325e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003260:	f7fd ffda 	bl	8001218 <HAL_GetTick>
 8003264:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003266:	e009      	b.n	800327c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003268:	f7fd ffd6 	bl	8001218 <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	2b02      	cmp	r3, #2
 8003274:	d902      	bls.n	800327c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003276:	2303      	movs	r3, #3
 8003278:	73fb      	strb	r3, [r7, #15]
        break;
 800327a:	e005      	b.n	8003288 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800327c:	4b36      	ldr	r3, [pc, #216]	@ (8003358 <RCCEx_PLLSAI1_Config+0x1e0>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003284:	2b00      	cmp	r3, #0
 8003286:	d1ef      	bne.n	8003268 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003288:	7bfb      	ldrb	r3, [r7, #15]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d15f      	bne.n	800334e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d110      	bne.n	80032b6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003294:	4b30      	ldr	r3, [pc, #192]	@ (8003358 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003296:	691b      	ldr	r3, [r3, #16]
 8003298:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800329c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80032a0:	687a      	ldr	r2, [r7, #4]
 80032a2:	6892      	ldr	r2, [r2, #8]
 80032a4:	0211      	lsls	r1, r2, #8
 80032a6:	687a      	ldr	r2, [r7, #4]
 80032a8:	68d2      	ldr	r2, [r2, #12]
 80032aa:	06d2      	lsls	r2, r2, #27
 80032ac:	430a      	orrs	r2, r1
 80032ae:	492a      	ldr	r1, [pc, #168]	@ (8003358 <RCCEx_PLLSAI1_Config+0x1e0>)
 80032b0:	4313      	orrs	r3, r2
 80032b2:	610b      	str	r3, [r1, #16]
 80032b4:	e027      	b.n	8003306 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	2b01      	cmp	r3, #1
 80032ba:	d112      	bne.n	80032e2 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80032bc:	4b26      	ldr	r3, [pc, #152]	@ (8003358 <RCCEx_PLLSAI1_Config+0x1e0>)
 80032be:	691b      	ldr	r3, [r3, #16]
 80032c0:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80032c4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80032c8:	687a      	ldr	r2, [r7, #4]
 80032ca:	6892      	ldr	r2, [r2, #8]
 80032cc:	0211      	lsls	r1, r2, #8
 80032ce:	687a      	ldr	r2, [r7, #4]
 80032d0:	6912      	ldr	r2, [r2, #16]
 80032d2:	0852      	lsrs	r2, r2, #1
 80032d4:	3a01      	subs	r2, #1
 80032d6:	0552      	lsls	r2, r2, #21
 80032d8:	430a      	orrs	r2, r1
 80032da:	491f      	ldr	r1, [pc, #124]	@ (8003358 <RCCEx_PLLSAI1_Config+0x1e0>)
 80032dc:	4313      	orrs	r3, r2
 80032de:	610b      	str	r3, [r1, #16]
 80032e0:	e011      	b.n	8003306 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80032e2:	4b1d      	ldr	r3, [pc, #116]	@ (8003358 <RCCEx_PLLSAI1_Config+0x1e0>)
 80032e4:	691b      	ldr	r3, [r3, #16]
 80032e6:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80032ea:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80032ee:	687a      	ldr	r2, [r7, #4]
 80032f0:	6892      	ldr	r2, [r2, #8]
 80032f2:	0211      	lsls	r1, r2, #8
 80032f4:	687a      	ldr	r2, [r7, #4]
 80032f6:	6952      	ldr	r2, [r2, #20]
 80032f8:	0852      	lsrs	r2, r2, #1
 80032fa:	3a01      	subs	r2, #1
 80032fc:	0652      	lsls	r2, r2, #25
 80032fe:	430a      	orrs	r2, r1
 8003300:	4915      	ldr	r1, [pc, #84]	@ (8003358 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003302:	4313      	orrs	r3, r2
 8003304:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003306:	4b14      	ldr	r3, [pc, #80]	@ (8003358 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a13      	ldr	r2, [pc, #76]	@ (8003358 <RCCEx_PLLSAI1_Config+0x1e0>)
 800330c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003310:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003312:	f7fd ff81 	bl	8001218 <HAL_GetTick>
 8003316:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003318:	e009      	b.n	800332e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800331a:	f7fd ff7d 	bl	8001218 <HAL_GetTick>
 800331e:	4602      	mov	r2, r0
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	2b02      	cmp	r3, #2
 8003326:	d902      	bls.n	800332e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003328:	2303      	movs	r3, #3
 800332a:	73fb      	strb	r3, [r7, #15]
          break;
 800332c:	e005      	b.n	800333a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800332e:	4b0a      	ldr	r3, [pc, #40]	@ (8003358 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003336:	2b00      	cmp	r3, #0
 8003338:	d0ef      	beq.n	800331a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800333a:	7bfb      	ldrb	r3, [r7, #15]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d106      	bne.n	800334e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003340:	4b05      	ldr	r3, [pc, #20]	@ (8003358 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003342:	691a      	ldr	r2, [r3, #16]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	699b      	ldr	r3, [r3, #24]
 8003348:	4903      	ldr	r1, [pc, #12]	@ (8003358 <RCCEx_PLLSAI1_Config+0x1e0>)
 800334a:	4313      	orrs	r3, r2
 800334c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800334e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003350:	4618      	mov	r0, r3
 8003352:	3710      	adds	r7, #16
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}
 8003358:	40021000 	.word	0x40021000

0800335c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b084      	sub	sp, #16
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
 8003364:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003366:	2300      	movs	r3, #0
 8003368:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800336a:	4b69      	ldr	r3, [pc, #420]	@ (8003510 <RCCEx_PLLSAI2_Config+0x1b4>)
 800336c:	68db      	ldr	r3, [r3, #12]
 800336e:	f003 0303 	and.w	r3, r3, #3
 8003372:	2b00      	cmp	r3, #0
 8003374:	d018      	beq.n	80033a8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003376:	4b66      	ldr	r3, [pc, #408]	@ (8003510 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003378:	68db      	ldr	r3, [r3, #12]
 800337a:	f003 0203 	and.w	r2, r3, #3
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	429a      	cmp	r2, r3
 8003384:	d10d      	bne.n	80033a2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
       ||
 800338a:	2b00      	cmp	r3, #0
 800338c:	d009      	beq.n	80033a2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800338e:	4b60      	ldr	r3, [pc, #384]	@ (8003510 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003390:	68db      	ldr	r3, [r3, #12]
 8003392:	091b      	lsrs	r3, r3, #4
 8003394:	f003 0307 	and.w	r3, r3, #7
 8003398:	1c5a      	adds	r2, r3, #1
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	685b      	ldr	r3, [r3, #4]
       ||
 800339e:	429a      	cmp	r2, r3
 80033a0:	d047      	beq.n	8003432 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	73fb      	strb	r3, [r7, #15]
 80033a6:	e044      	b.n	8003432 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	2b03      	cmp	r3, #3
 80033ae:	d018      	beq.n	80033e2 <RCCEx_PLLSAI2_Config+0x86>
 80033b0:	2b03      	cmp	r3, #3
 80033b2:	d825      	bhi.n	8003400 <RCCEx_PLLSAI2_Config+0xa4>
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d002      	beq.n	80033be <RCCEx_PLLSAI2_Config+0x62>
 80033b8:	2b02      	cmp	r3, #2
 80033ba:	d009      	beq.n	80033d0 <RCCEx_PLLSAI2_Config+0x74>
 80033bc:	e020      	b.n	8003400 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80033be:	4b54      	ldr	r3, [pc, #336]	@ (8003510 <RCCEx_PLLSAI2_Config+0x1b4>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 0302 	and.w	r3, r3, #2
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d11d      	bne.n	8003406 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033ce:	e01a      	b.n	8003406 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80033d0:	4b4f      	ldr	r3, [pc, #316]	@ (8003510 <RCCEx_PLLSAI2_Config+0x1b4>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d116      	bne.n	800340a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033e0:	e013      	b.n	800340a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80033e2:	4b4b      	ldr	r3, [pc, #300]	@ (8003510 <RCCEx_PLLSAI2_Config+0x1b4>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d10f      	bne.n	800340e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80033ee:	4b48      	ldr	r3, [pc, #288]	@ (8003510 <RCCEx_PLLSAI2_Config+0x1b4>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d109      	bne.n	800340e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80033fe:	e006      	b.n	800340e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	73fb      	strb	r3, [r7, #15]
      break;
 8003404:	e004      	b.n	8003410 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003406:	bf00      	nop
 8003408:	e002      	b.n	8003410 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800340a:	bf00      	nop
 800340c:	e000      	b.n	8003410 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800340e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003410:	7bfb      	ldrb	r3, [r7, #15]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d10d      	bne.n	8003432 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003416:	4b3e      	ldr	r3, [pc, #248]	@ (8003510 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003418:	68db      	ldr	r3, [r3, #12]
 800341a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6819      	ldr	r1, [r3, #0]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	3b01      	subs	r3, #1
 8003428:	011b      	lsls	r3, r3, #4
 800342a:	430b      	orrs	r3, r1
 800342c:	4938      	ldr	r1, [pc, #224]	@ (8003510 <RCCEx_PLLSAI2_Config+0x1b4>)
 800342e:	4313      	orrs	r3, r2
 8003430:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003432:	7bfb      	ldrb	r3, [r7, #15]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d166      	bne.n	8003506 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003438:	4b35      	ldr	r3, [pc, #212]	@ (8003510 <RCCEx_PLLSAI2_Config+0x1b4>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a34      	ldr	r2, [pc, #208]	@ (8003510 <RCCEx_PLLSAI2_Config+0x1b4>)
 800343e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003442:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003444:	f7fd fee8 	bl	8001218 <HAL_GetTick>
 8003448:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800344a:	e009      	b.n	8003460 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800344c:	f7fd fee4 	bl	8001218 <HAL_GetTick>
 8003450:	4602      	mov	r2, r0
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	2b02      	cmp	r3, #2
 8003458:	d902      	bls.n	8003460 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	73fb      	strb	r3, [r7, #15]
        break;
 800345e:	e005      	b.n	800346c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003460:	4b2b      	ldr	r3, [pc, #172]	@ (8003510 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003468:	2b00      	cmp	r3, #0
 800346a:	d1ef      	bne.n	800344c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800346c:	7bfb      	ldrb	r3, [r7, #15]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d149      	bne.n	8003506 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d110      	bne.n	800349a <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003478:	4b25      	ldr	r3, [pc, #148]	@ (8003510 <RCCEx_PLLSAI2_Config+0x1b4>)
 800347a:	695b      	ldr	r3, [r3, #20]
 800347c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8003480:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003484:	687a      	ldr	r2, [r7, #4]
 8003486:	6892      	ldr	r2, [r2, #8]
 8003488:	0211      	lsls	r1, r2, #8
 800348a:	687a      	ldr	r2, [r7, #4]
 800348c:	68d2      	ldr	r2, [r2, #12]
 800348e:	06d2      	lsls	r2, r2, #27
 8003490:	430a      	orrs	r2, r1
 8003492:	491f      	ldr	r1, [pc, #124]	@ (8003510 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003494:	4313      	orrs	r3, r2
 8003496:	614b      	str	r3, [r1, #20]
 8003498:	e011      	b.n	80034be <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800349a:	4b1d      	ldr	r3, [pc, #116]	@ (8003510 <RCCEx_PLLSAI2_Config+0x1b4>)
 800349c:	695b      	ldr	r3, [r3, #20]
 800349e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80034a2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	6892      	ldr	r2, [r2, #8]
 80034aa:	0211      	lsls	r1, r2, #8
 80034ac:	687a      	ldr	r2, [r7, #4]
 80034ae:	6912      	ldr	r2, [r2, #16]
 80034b0:	0852      	lsrs	r2, r2, #1
 80034b2:	3a01      	subs	r2, #1
 80034b4:	0652      	lsls	r2, r2, #25
 80034b6:	430a      	orrs	r2, r1
 80034b8:	4915      	ldr	r1, [pc, #84]	@ (8003510 <RCCEx_PLLSAI2_Config+0x1b4>)
 80034ba:	4313      	orrs	r3, r2
 80034bc:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80034be:	4b14      	ldr	r3, [pc, #80]	@ (8003510 <RCCEx_PLLSAI2_Config+0x1b4>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a13      	ldr	r2, [pc, #76]	@ (8003510 <RCCEx_PLLSAI2_Config+0x1b4>)
 80034c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034c8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034ca:	f7fd fea5 	bl	8001218 <HAL_GetTick>
 80034ce:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80034d0:	e009      	b.n	80034e6 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80034d2:	f7fd fea1 	bl	8001218 <HAL_GetTick>
 80034d6:	4602      	mov	r2, r0
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	1ad3      	subs	r3, r2, r3
 80034dc:	2b02      	cmp	r3, #2
 80034de:	d902      	bls.n	80034e6 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 80034e0:	2303      	movs	r3, #3
 80034e2:	73fb      	strb	r3, [r7, #15]
          break;
 80034e4:	e005      	b.n	80034f2 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80034e6:	4b0a      	ldr	r3, [pc, #40]	@ (8003510 <RCCEx_PLLSAI2_Config+0x1b4>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d0ef      	beq.n	80034d2 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 80034f2:	7bfb      	ldrb	r3, [r7, #15]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d106      	bne.n	8003506 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80034f8:	4b05      	ldr	r3, [pc, #20]	@ (8003510 <RCCEx_PLLSAI2_Config+0x1b4>)
 80034fa:	695a      	ldr	r2, [r3, #20]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	695b      	ldr	r3, [r3, #20]
 8003500:	4903      	ldr	r1, [pc, #12]	@ (8003510 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003502:	4313      	orrs	r3, r2
 8003504:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003506:	7bfb      	ldrb	r3, [r7, #15]
}
 8003508:	4618      	mov	r0, r3
 800350a:	3710      	adds	r7, #16
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}
 8003510:	40021000 	.word	0x40021000

08003514 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b082      	sub	sp, #8
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d101      	bne.n	8003526 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e040      	b.n	80035a8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800352a:	2b00      	cmp	r3, #0
 800352c:	d106      	bne.n	800353c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2200      	movs	r2, #0
 8003532:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f7fd fcc0 	bl	8000ebc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2224      	movs	r2, #36	@ 0x24
 8003540:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f022 0201 	bic.w	r2, r2, #1
 8003550:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003556:	2b00      	cmp	r3, #0
 8003558:	d002      	beq.n	8003560 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f000 fc32 	bl	8003dc4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	f000 f977 	bl	8003854 <UART_SetConfig>
 8003566:	4603      	mov	r3, r0
 8003568:	2b01      	cmp	r3, #1
 800356a:	d101      	bne.n	8003570 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	e01b      	b.n	80035a8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	685a      	ldr	r2, [r3, #4]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800357e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	689a      	ldr	r2, [r3, #8]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800358e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f042 0201 	orr.w	r2, r2, #1
 800359e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	f000 fcb1 	bl	8003f08 <UART_CheckIdleState>
 80035a6:	4603      	mov	r3, r0
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	3708      	adds	r7, #8
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}

080035b0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b08a      	sub	sp, #40	@ 0x28
 80035b4:	af02      	add	r7, sp, #8
 80035b6:	60f8      	str	r0, [r7, #12]
 80035b8:	60b9      	str	r1, [r7, #8]
 80035ba:	603b      	str	r3, [r7, #0]
 80035bc:	4613      	mov	r3, r2
 80035be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80035c4:	2b20      	cmp	r3, #32
 80035c6:	d177      	bne.n	80036b8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d002      	beq.n	80035d4 <HAL_UART_Transmit+0x24>
 80035ce:	88fb      	ldrh	r3, [r7, #6]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d101      	bne.n	80035d8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	e070      	b.n	80036ba <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2200      	movs	r2, #0
 80035dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2221      	movs	r2, #33	@ 0x21
 80035e4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80035e6:	f7fd fe17 	bl	8001218 <HAL_GetTick>
 80035ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	88fa      	ldrh	r2, [r7, #6]
 80035f0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	88fa      	ldrh	r2, [r7, #6]
 80035f8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003604:	d108      	bne.n	8003618 <HAL_UART_Transmit+0x68>
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	691b      	ldr	r3, [r3, #16]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d104      	bne.n	8003618 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800360e:	2300      	movs	r3, #0
 8003610:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003612:	68bb      	ldr	r3, [r7, #8]
 8003614:	61bb      	str	r3, [r7, #24]
 8003616:	e003      	b.n	8003620 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800361c:	2300      	movs	r3, #0
 800361e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003620:	e02f      	b.n	8003682 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	9300      	str	r3, [sp, #0]
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	2200      	movs	r2, #0
 800362a:	2180      	movs	r1, #128	@ 0x80
 800362c:	68f8      	ldr	r0, [r7, #12]
 800362e:	f000 fd13 	bl	8004058 <UART_WaitOnFlagUntilTimeout>
 8003632:	4603      	mov	r3, r0
 8003634:	2b00      	cmp	r3, #0
 8003636:	d004      	beq.n	8003642 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2220      	movs	r2, #32
 800363c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800363e:	2303      	movs	r3, #3
 8003640:	e03b      	b.n	80036ba <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003642:	69fb      	ldr	r3, [r7, #28]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d10b      	bne.n	8003660 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003648:	69bb      	ldr	r3, [r7, #24]
 800364a:	881a      	ldrh	r2, [r3, #0]
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003654:	b292      	uxth	r2, r2
 8003656:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003658:	69bb      	ldr	r3, [r7, #24]
 800365a:	3302      	adds	r3, #2
 800365c:	61bb      	str	r3, [r7, #24]
 800365e:	e007      	b.n	8003670 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003660:	69fb      	ldr	r3, [r7, #28]
 8003662:	781a      	ldrb	r2, [r3, #0]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800366a:	69fb      	ldr	r3, [r7, #28]
 800366c:	3301      	adds	r3, #1
 800366e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003676:	b29b      	uxth	r3, r3
 8003678:	3b01      	subs	r3, #1
 800367a:	b29a      	uxth	r2, r3
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003688:	b29b      	uxth	r3, r3
 800368a:	2b00      	cmp	r3, #0
 800368c:	d1c9      	bne.n	8003622 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	9300      	str	r3, [sp, #0]
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	2200      	movs	r2, #0
 8003696:	2140      	movs	r1, #64	@ 0x40
 8003698:	68f8      	ldr	r0, [r7, #12]
 800369a:	f000 fcdd 	bl	8004058 <UART_WaitOnFlagUntilTimeout>
 800369e:	4603      	mov	r3, r0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d004      	beq.n	80036ae <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2220      	movs	r2, #32
 80036a8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80036aa:	2303      	movs	r3, #3
 80036ac:	e005      	b.n	80036ba <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2220      	movs	r2, #32
 80036b2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80036b4:	2300      	movs	r3, #0
 80036b6:	e000      	b.n	80036ba <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80036b8:	2302      	movs	r3, #2
  }
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	3720      	adds	r7, #32
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}

080036c2 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036c2:	b580      	push	{r7, lr}
 80036c4:	b08a      	sub	sp, #40	@ 0x28
 80036c6:	af02      	add	r7, sp, #8
 80036c8:	60f8      	str	r0, [r7, #12]
 80036ca:	60b9      	str	r1, [r7, #8]
 80036cc:	603b      	str	r3, [r7, #0]
 80036ce:	4613      	mov	r3, r2
 80036d0:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036d8:	2b20      	cmp	r3, #32
 80036da:	f040 80b6 	bne.w	800384a <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d002      	beq.n	80036ea <HAL_UART_Receive+0x28>
 80036e4:	88fb      	ldrh	r3, [r7, #6]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d101      	bne.n	80036ee <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e0ae      	b.n	800384c <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2200      	movs	r2, #0
 80036f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2222      	movs	r2, #34	@ 0x22
 80036fa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2200      	movs	r2, #0
 8003702:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003704:	f7fd fd88 	bl	8001218 <HAL_GetTick>
 8003708:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	88fa      	ldrh	r2, [r7, #6]
 800370e:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	88fa      	ldrh	r2, [r7, #6]
 8003716:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003722:	d10e      	bne.n	8003742 <HAL_UART_Receive+0x80>
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	691b      	ldr	r3, [r3, #16]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d105      	bne.n	8003738 <HAL_UART_Receive+0x76>
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8003732:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003736:	e02d      	b.n	8003794 <HAL_UART_Receive+0xd2>
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	22ff      	movs	r2, #255	@ 0xff
 800373c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003740:	e028      	b.n	8003794 <HAL_UART_Receive+0xd2>
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d10d      	bne.n	8003766 <HAL_UART_Receive+0xa4>
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	691b      	ldr	r3, [r3, #16]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d104      	bne.n	800375c <HAL_UART_Receive+0x9a>
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	22ff      	movs	r2, #255	@ 0xff
 8003756:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800375a:	e01b      	b.n	8003794 <HAL_UART_Receive+0xd2>
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	227f      	movs	r2, #127	@ 0x7f
 8003760:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003764:	e016      	b.n	8003794 <HAL_UART_Receive+0xd2>
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800376e:	d10d      	bne.n	800378c <HAL_UART_Receive+0xca>
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	691b      	ldr	r3, [r3, #16]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d104      	bne.n	8003782 <HAL_UART_Receive+0xc0>
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	227f      	movs	r2, #127	@ 0x7f
 800377c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003780:	e008      	b.n	8003794 <HAL_UART_Receive+0xd2>
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	223f      	movs	r2, #63	@ 0x3f
 8003786:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800378a:	e003      	b.n	8003794 <HAL_UART_Receive+0xd2>
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2200      	movs	r2, #0
 8003790:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800379a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037a4:	d108      	bne.n	80037b8 <HAL_UART_Receive+0xf6>
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	691b      	ldr	r3, [r3, #16]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d104      	bne.n	80037b8 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80037ae:	2300      	movs	r3, #0
 80037b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	61bb      	str	r3, [r7, #24]
 80037b6:	e003      	b.n	80037c0 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80037bc:	2300      	movs	r3, #0
 80037be:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80037c0:	e037      	b.n	8003832 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	9300      	str	r3, [sp, #0]
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	2200      	movs	r2, #0
 80037ca:	2120      	movs	r1, #32
 80037cc:	68f8      	ldr	r0, [r7, #12]
 80037ce:	f000 fc43 	bl	8004058 <UART_WaitOnFlagUntilTimeout>
 80037d2:	4603      	mov	r3, r0
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d005      	beq.n	80037e4 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2220      	movs	r2, #32
 80037dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 80037e0:	2303      	movs	r3, #3
 80037e2:	e033      	b.n	800384c <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d10c      	bne.n	8003804 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80037f0:	b29a      	uxth	r2, r3
 80037f2:	8a7b      	ldrh	r3, [r7, #18]
 80037f4:	4013      	ands	r3, r2
 80037f6:	b29a      	uxth	r2, r3
 80037f8:	69bb      	ldr	r3, [r7, #24]
 80037fa:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80037fc:	69bb      	ldr	r3, [r7, #24]
 80037fe:	3302      	adds	r3, #2
 8003800:	61bb      	str	r3, [r7, #24]
 8003802:	e00d      	b.n	8003820 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800380a:	b29b      	uxth	r3, r3
 800380c:	b2da      	uxtb	r2, r3
 800380e:	8a7b      	ldrh	r3, [r7, #18]
 8003810:	b2db      	uxtb	r3, r3
 8003812:	4013      	ands	r3, r2
 8003814:	b2da      	uxtb	r2, r3
 8003816:	69fb      	ldr	r3, [r7, #28]
 8003818:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	3301      	adds	r3, #1
 800381e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003826:	b29b      	uxth	r3, r3
 8003828:	3b01      	subs	r3, #1
 800382a:	b29a      	uxth	r2, r3
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003838:	b29b      	uxth	r3, r3
 800383a:	2b00      	cmp	r3, #0
 800383c:	d1c1      	bne.n	80037c2 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2220      	movs	r2, #32
 8003842:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8003846:	2300      	movs	r3, #0
 8003848:	e000      	b.n	800384c <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 800384a:	2302      	movs	r3, #2
  }
}
 800384c:	4618      	mov	r0, r3
 800384e:	3720      	adds	r7, #32
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}

08003854 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003854:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003858:	b08a      	sub	sp, #40	@ 0x28
 800385a:	af00      	add	r7, sp, #0
 800385c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800385e:	2300      	movs	r3, #0
 8003860:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	689a      	ldr	r2, [r3, #8]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	691b      	ldr	r3, [r3, #16]
 800386c:	431a      	orrs	r2, r3
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	695b      	ldr	r3, [r3, #20]
 8003872:	431a      	orrs	r2, r3
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	69db      	ldr	r3, [r3, #28]
 8003878:	4313      	orrs	r3, r2
 800387a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	4ba4      	ldr	r3, [pc, #656]	@ (8003b14 <UART_SetConfig+0x2c0>)
 8003884:	4013      	ands	r3, r2
 8003886:	68fa      	ldr	r2, [r7, #12]
 8003888:	6812      	ldr	r2, [r2, #0]
 800388a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800388c:	430b      	orrs	r3, r1
 800388e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	68da      	ldr	r2, [r3, #12]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	430a      	orrs	r2, r1
 80038a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	699b      	ldr	r3, [r3, #24]
 80038aa:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a99      	ldr	r2, [pc, #612]	@ (8003b18 <UART_SetConfig+0x2c4>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d004      	beq.n	80038c0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	6a1b      	ldr	r3, [r3, #32]
 80038ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038bc:	4313      	orrs	r3, r2
 80038be:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038d0:	430a      	orrs	r2, r1
 80038d2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a90      	ldr	r2, [pc, #576]	@ (8003b1c <UART_SetConfig+0x2c8>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d126      	bne.n	800392c <UART_SetConfig+0xd8>
 80038de:	4b90      	ldr	r3, [pc, #576]	@ (8003b20 <UART_SetConfig+0x2cc>)
 80038e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038e4:	f003 0303 	and.w	r3, r3, #3
 80038e8:	2b03      	cmp	r3, #3
 80038ea:	d81b      	bhi.n	8003924 <UART_SetConfig+0xd0>
 80038ec:	a201      	add	r2, pc, #4	@ (adr r2, 80038f4 <UART_SetConfig+0xa0>)
 80038ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038f2:	bf00      	nop
 80038f4:	08003905 	.word	0x08003905
 80038f8:	08003915 	.word	0x08003915
 80038fc:	0800390d 	.word	0x0800390d
 8003900:	0800391d 	.word	0x0800391d
 8003904:	2301      	movs	r3, #1
 8003906:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800390a:	e116      	b.n	8003b3a <UART_SetConfig+0x2e6>
 800390c:	2302      	movs	r3, #2
 800390e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003912:	e112      	b.n	8003b3a <UART_SetConfig+0x2e6>
 8003914:	2304      	movs	r3, #4
 8003916:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800391a:	e10e      	b.n	8003b3a <UART_SetConfig+0x2e6>
 800391c:	2308      	movs	r3, #8
 800391e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003922:	e10a      	b.n	8003b3a <UART_SetConfig+0x2e6>
 8003924:	2310      	movs	r3, #16
 8003926:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800392a:	e106      	b.n	8003b3a <UART_SetConfig+0x2e6>
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a7c      	ldr	r2, [pc, #496]	@ (8003b24 <UART_SetConfig+0x2d0>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d138      	bne.n	80039a8 <UART_SetConfig+0x154>
 8003936:	4b7a      	ldr	r3, [pc, #488]	@ (8003b20 <UART_SetConfig+0x2cc>)
 8003938:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800393c:	f003 030c 	and.w	r3, r3, #12
 8003940:	2b0c      	cmp	r3, #12
 8003942:	d82d      	bhi.n	80039a0 <UART_SetConfig+0x14c>
 8003944:	a201      	add	r2, pc, #4	@ (adr r2, 800394c <UART_SetConfig+0xf8>)
 8003946:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800394a:	bf00      	nop
 800394c:	08003981 	.word	0x08003981
 8003950:	080039a1 	.word	0x080039a1
 8003954:	080039a1 	.word	0x080039a1
 8003958:	080039a1 	.word	0x080039a1
 800395c:	08003991 	.word	0x08003991
 8003960:	080039a1 	.word	0x080039a1
 8003964:	080039a1 	.word	0x080039a1
 8003968:	080039a1 	.word	0x080039a1
 800396c:	08003989 	.word	0x08003989
 8003970:	080039a1 	.word	0x080039a1
 8003974:	080039a1 	.word	0x080039a1
 8003978:	080039a1 	.word	0x080039a1
 800397c:	08003999 	.word	0x08003999
 8003980:	2300      	movs	r3, #0
 8003982:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003986:	e0d8      	b.n	8003b3a <UART_SetConfig+0x2e6>
 8003988:	2302      	movs	r3, #2
 800398a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800398e:	e0d4      	b.n	8003b3a <UART_SetConfig+0x2e6>
 8003990:	2304      	movs	r3, #4
 8003992:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003996:	e0d0      	b.n	8003b3a <UART_SetConfig+0x2e6>
 8003998:	2308      	movs	r3, #8
 800399a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800399e:	e0cc      	b.n	8003b3a <UART_SetConfig+0x2e6>
 80039a0:	2310      	movs	r3, #16
 80039a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80039a6:	e0c8      	b.n	8003b3a <UART_SetConfig+0x2e6>
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a5e      	ldr	r2, [pc, #376]	@ (8003b28 <UART_SetConfig+0x2d4>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d125      	bne.n	80039fe <UART_SetConfig+0x1aa>
 80039b2:	4b5b      	ldr	r3, [pc, #364]	@ (8003b20 <UART_SetConfig+0x2cc>)
 80039b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039b8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80039bc:	2b30      	cmp	r3, #48	@ 0x30
 80039be:	d016      	beq.n	80039ee <UART_SetConfig+0x19a>
 80039c0:	2b30      	cmp	r3, #48	@ 0x30
 80039c2:	d818      	bhi.n	80039f6 <UART_SetConfig+0x1a2>
 80039c4:	2b20      	cmp	r3, #32
 80039c6:	d00a      	beq.n	80039de <UART_SetConfig+0x18a>
 80039c8:	2b20      	cmp	r3, #32
 80039ca:	d814      	bhi.n	80039f6 <UART_SetConfig+0x1a2>
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d002      	beq.n	80039d6 <UART_SetConfig+0x182>
 80039d0:	2b10      	cmp	r3, #16
 80039d2:	d008      	beq.n	80039e6 <UART_SetConfig+0x192>
 80039d4:	e00f      	b.n	80039f6 <UART_SetConfig+0x1a2>
 80039d6:	2300      	movs	r3, #0
 80039d8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80039dc:	e0ad      	b.n	8003b3a <UART_SetConfig+0x2e6>
 80039de:	2302      	movs	r3, #2
 80039e0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80039e4:	e0a9      	b.n	8003b3a <UART_SetConfig+0x2e6>
 80039e6:	2304      	movs	r3, #4
 80039e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80039ec:	e0a5      	b.n	8003b3a <UART_SetConfig+0x2e6>
 80039ee:	2308      	movs	r3, #8
 80039f0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80039f4:	e0a1      	b.n	8003b3a <UART_SetConfig+0x2e6>
 80039f6:	2310      	movs	r3, #16
 80039f8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80039fc:	e09d      	b.n	8003b3a <UART_SetConfig+0x2e6>
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a4a      	ldr	r2, [pc, #296]	@ (8003b2c <UART_SetConfig+0x2d8>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d125      	bne.n	8003a54 <UART_SetConfig+0x200>
 8003a08:	4b45      	ldr	r3, [pc, #276]	@ (8003b20 <UART_SetConfig+0x2cc>)
 8003a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a0e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003a12:	2bc0      	cmp	r3, #192	@ 0xc0
 8003a14:	d016      	beq.n	8003a44 <UART_SetConfig+0x1f0>
 8003a16:	2bc0      	cmp	r3, #192	@ 0xc0
 8003a18:	d818      	bhi.n	8003a4c <UART_SetConfig+0x1f8>
 8003a1a:	2b80      	cmp	r3, #128	@ 0x80
 8003a1c:	d00a      	beq.n	8003a34 <UART_SetConfig+0x1e0>
 8003a1e:	2b80      	cmp	r3, #128	@ 0x80
 8003a20:	d814      	bhi.n	8003a4c <UART_SetConfig+0x1f8>
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d002      	beq.n	8003a2c <UART_SetConfig+0x1d8>
 8003a26:	2b40      	cmp	r3, #64	@ 0x40
 8003a28:	d008      	beq.n	8003a3c <UART_SetConfig+0x1e8>
 8003a2a:	e00f      	b.n	8003a4c <UART_SetConfig+0x1f8>
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a32:	e082      	b.n	8003b3a <UART_SetConfig+0x2e6>
 8003a34:	2302      	movs	r3, #2
 8003a36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a3a:	e07e      	b.n	8003b3a <UART_SetConfig+0x2e6>
 8003a3c:	2304      	movs	r3, #4
 8003a3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a42:	e07a      	b.n	8003b3a <UART_SetConfig+0x2e6>
 8003a44:	2308      	movs	r3, #8
 8003a46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a4a:	e076      	b.n	8003b3a <UART_SetConfig+0x2e6>
 8003a4c:	2310      	movs	r3, #16
 8003a4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a52:	e072      	b.n	8003b3a <UART_SetConfig+0x2e6>
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a35      	ldr	r2, [pc, #212]	@ (8003b30 <UART_SetConfig+0x2dc>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d12a      	bne.n	8003ab4 <UART_SetConfig+0x260>
 8003a5e:	4b30      	ldr	r3, [pc, #192]	@ (8003b20 <UART_SetConfig+0x2cc>)
 8003a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a64:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a68:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a6c:	d01a      	beq.n	8003aa4 <UART_SetConfig+0x250>
 8003a6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a72:	d81b      	bhi.n	8003aac <UART_SetConfig+0x258>
 8003a74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a78:	d00c      	beq.n	8003a94 <UART_SetConfig+0x240>
 8003a7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a7e:	d815      	bhi.n	8003aac <UART_SetConfig+0x258>
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d003      	beq.n	8003a8c <UART_SetConfig+0x238>
 8003a84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a88:	d008      	beq.n	8003a9c <UART_SetConfig+0x248>
 8003a8a:	e00f      	b.n	8003aac <UART_SetConfig+0x258>
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a92:	e052      	b.n	8003b3a <UART_SetConfig+0x2e6>
 8003a94:	2302      	movs	r3, #2
 8003a96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a9a:	e04e      	b.n	8003b3a <UART_SetConfig+0x2e6>
 8003a9c:	2304      	movs	r3, #4
 8003a9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003aa2:	e04a      	b.n	8003b3a <UART_SetConfig+0x2e6>
 8003aa4:	2308      	movs	r3, #8
 8003aa6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003aaa:	e046      	b.n	8003b3a <UART_SetConfig+0x2e6>
 8003aac:	2310      	movs	r3, #16
 8003aae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ab2:	e042      	b.n	8003b3a <UART_SetConfig+0x2e6>
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a17      	ldr	r2, [pc, #92]	@ (8003b18 <UART_SetConfig+0x2c4>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d13a      	bne.n	8003b34 <UART_SetConfig+0x2e0>
 8003abe:	4b18      	ldr	r3, [pc, #96]	@ (8003b20 <UART_SetConfig+0x2cc>)
 8003ac0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ac4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003ac8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003acc:	d01a      	beq.n	8003b04 <UART_SetConfig+0x2b0>
 8003ace:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003ad2:	d81b      	bhi.n	8003b0c <UART_SetConfig+0x2b8>
 8003ad4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ad8:	d00c      	beq.n	8003af4 <UART_SetConfig+0x2a0>
 8003ada:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ade:	d815      	bhi.n	8003b0c <UART_SetConfig+0x2b8>
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d003      	beq.n	8003aec <UART_SetConfig+0x298>
 8003ae4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ae8:	d008      	beq.n	8003afc <UART_SetConfig+0x2a8>
 8003aea:	e00f      	b.n	8003b0c <UART_SetConfig+0x2b8>
 8003aec:	2300      	movs	r3, #0
 8003aee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003af2:	e022      	b.n	8003b3a <UART_SetConfig+0x2e6>
 8003af4:	2302      	movs	r3, #2
 8003af6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003afa:	e01e      	b.n	8003b3a <UART_SetConfig+0x2e6>
 8003afc:	2304      	movs	r3, #4
 8003afe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b02:	e01a      	b.n	8003b3a <UART_SetConfig+0x2e6>
 8003b04:	2308      	movs	r3, #8
 8003b06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b0a:	e016      	b.n	8003b3a <UART_SetConfig+0x2e6>
 8003b0c:	2310      	movs	r3, #16
 8003b0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b12:	e012      	b.n	8003b3a <UART_SetConfig+0x2e6>
 8003b14:	efff69f3 	.word	0xefff69f3
 8003b18:	40008000 	.word	0x40008000
 8003b1c:	40013800 	.word	0x40013800
 8003b20:	40021000 	.word	0x40021000
 8003b24:	40004400 	.word	0x40004400
 8003b28:	40004800 	.word	0x40004800
 8003b2c:	40004c00 	.word	0x40004c00
 8003b30:	40005000 	.word	0x40005000
 8003b34:	2310      	movs	r3, #16
 8003b36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a9f      	ldr	r2, [pc, #636]	@ (8003dbc <UART_SetConfig+0x568>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d17a      	bne.n	8003c3a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003b44:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003b48:	2b08      	cmp	r3, #8
 8003b4a:	d824      	bhi.n	8003b96 <UART_SetConfig+0x342>
 8003b4c:	a201      	add	r2, pc, #4	@ (adr r2, 8003b54 <UART_SetConfig+0x300>)
 8003b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b52:	bf00      	nop
 8003b54:	08003b79 	.word	0x08003b79
 8003b58:	08003b97 	.word	0x08003b97
 8003b5c:	08003b81 	.word	0x08003b81
 8003b60:	08003b97 	.word	0x08003b97
 8003b64:	08003b87 	.word	0x08003b87
 8003b68:	08003b97 	.word	0x08003b97
 8003b6c:	08003b97 	.word	0x08003b97
 8003b70:	08003b97 	.word	0x08003b97
 8003b74:	08003b8f 	.word	0x08003b8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b78:	f7fe ff76 	bl	8002a68 <HAL_RCC_GetPCLK1Freq>
 8003b7c:	61f8      	str	r0, [r7, #28]
        break;
 8003b7e:	e010      	b.n	8003ba2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b80:	4b8f      	ldr	r3, [pc, #572]	@ (8003dc0 <UART_SetConfig+0x56c>)
 8003b82:	61fb      	str	r3, [r7, #28]
        break;
 8003b84:	e00d      	b.n	8003ba2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b86:	f7fe fed7 	bl	8002938 <HAL_RCC_GetSysClockFreq>
 8003b8a:	61f8      	str	r0, [r7, #28]
        break;
 8003b8c:	e009      	b.n	8003ba2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b92:	61fb      	str	r3, [r7, #28]
        break;
 8003b94:	e005      	b.n	8003ba2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003b96:	2300      	movs	r3, #0
 8003b98:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003ba0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003ba2:	69fb      	ldr	r3, [r7, #28]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	f000 80fb 	beq.w	8003da0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	685a      	ldr	r2, [r3, #4]
 8003bae:	4613      	mov	r3, r2
 8003bb0:	005b      	lsls	r3, r3, #1
 8003bb2:	4413      	add	r3, r2
 8003bb4:	69fa      	ldr	r2, [r7, #28]
 8003bb6:	429a      	cmp	r2, r3
 8003bb8:	d305      	bcc.n	8003bc6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003bc0:	69fa      	ldr	r2, [r7, #28]
 8003bc2:	429a      	cmp	r2, r3
 8003bc4:	d903      	bls.n	8003bce <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003bcc:	e0e8      	b.n	8003da0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003bce:	69fb      	ldr	r3, [r7, #28]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	461c      	mov	r4, r3
 8003bd4:	4615      	mov	r5, r2
 8003bd6:	f04f 0200 	mov.w	r2, #0
 8003bda:	f04f 0300 	mov.w	r3, #0
 8003bde:	022b      	lsls	r3, r5, #8
 8003be0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003be4:	0222      	lsls	r2, r4, #8
 8003be6:	68f9      	ldr	r1, [r7, #12]
 8003be8:	6849      	ldr	r1, [r1, #4]
 8003bea:	0849      	lsrs	r1, r1, #1
 8003bec:	2000      	movs	r0, #0
 8003bee:	4688      	mov	r8, r1
 8003bf0:	4681      	mov	r9, r0
 8003bf2:	eb12 0a08 	adds.w	sl, r2, r8
 8003bf6:	eb43 0b09 	adc.w	fp, r3, r9
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	603b      	str	r3, [r7, #0]
 8003c02:	607a      	str	r2, [r7, #4]
 8003c04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003c08:	4650      	mov	r0, sl
 8003c0a:	4659      	mov	r1, fp
 8003c0c:	f7fc fb48 	bl	80002a0 <__aeabi_uldivmod>
 8003c10:	4602      	mov	r2, r0
 8003c12:	460b      	mov	r3, r1
 8003c14:	4613      	mov	r3, r2
 8003c16:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003c18:	69bb      	ldr	r3, [r7, #24]
 8003c1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003c1e:	d308      	bcc.n	8003c32 <UART_SetConfig+0x3de>
 8003c20:	69bb      	ldr	r3, [r7, #24]
 8003c22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c26:	d204      	bcs.n	8003c32 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	69ba      	ldr	r2, [r7, #24]
 8003c2e:	60da      	str	r2, [r3, #12]
 8003c30:	e0b6      	b.n	8003da0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003c38:	e0b2      	b.n	8003da0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	69db      	ldr	r3, [r3, #28]
 8003c3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c42:	d15e      	bne.n	8003d02 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003c44:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003c48:	2b08      	cmp	r3, #8
 8003c4a:	d828      	bhi.n	8003c9e <UART_SetConfig+0x44a>
 8003c4c:	a201      	add	r2, pc, #4	@ (adr r2, 8003c54 <UART_SetConfig+0x400>)
 8003c4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c52:	bf00      	nop
 8003c54:	08003c79 	.word	0x08003c79
 8003c58:	08003c81 	.word	0x08003c81
 8003c5c:	08003c89 	.word	0x08003c89
 8003c60:	08003c9f 	.word	0x08003c9f
 8003c64:	08003c8f 	.word	0x08003c8f
 8003c68:	08003c9f 	.word	0x08003c9f
 8003c6c:	08003c9f 	.word	0x08003c9f
 8003c70:	08003c9f 	.word	0x08003c9f
 8003c74:	08003c97 	.word	0x08003c97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c78:	f7fe fef6 	bl	8002a68 <HAL_RCC_GetPCLK1Freq>
 8003c7c:	61f8      	str	r0, [r7, #28]
        break;
 8003c7e:	e014      	b.n	8003caa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003c80:	f7fe ff08 	bl	8002a94 <HAL_RCC_GetPCLK2Freq>
 8003c84:	61f8      	str	r0, [r7, #28]
        break;
 8003c86:	e010      	b.n	8003caa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c88:	4b4d      	ldr	r3, [pc, #308]	@ (8003dc0 <UART_SetConfig+0x56c>)
 8003c8a:	61fb      	str	r3, [r7, #28]
        break;
 8003c8c:	e00d      	b.n	8003caa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c8e:	f7fe fe53 	bl	8002938 <HAL_RCC_GetSysClockFreq>
 8003c92:	61f8      	str	r0, [r7, #28]
        break;
 8003c94:	e009      	b.n	8003caa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c9a:	61fb      	str	r3, [r7, #28]
        break;
 8003c9c:	e005      	b.n	8003caa <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003ca8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003caa:	69fb      	ldr	r3, [r7, #28]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d077      	beq.n	8003da0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003cb0:	69fb      	ldr	r3, [r7, #28]
 8003cb2:	005a      	lsls	r2, r3, #1
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	085b      	lsrs	r3, r3, #1
 8003cba:	441a      	add	r2, r3
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cc4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003cc6:	69bb      	ldr	r3, [r7, #24]
 8003cc8:	2b0f      	cmp	r3, #15
 8003cca:	d916      	bls.n	8003cfa <UART_SetConfig+0x4a6>
 8003ccc:	69bb      	ldr	r3, [r7, #24]
 8003cce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cd2:	d212      	bcs.n	8003cfa <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003cd4:	69bb      	ldr	r3, [r7, #24]
 8003cd6:	b29b      	uxth	r3, r3
 8003cd8:	f023 030f 	bic.w	r3, r3, #15
 8003cdc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003cde:	69bb      	ldr	r3, [r7, #24]
 8003ce0:	085b      	lsrs	r3, r3, #1
 8003ce2:	b29b      	uxth	r3, r3
 8003ce4:	f003 0307 	and.w	r3, r3, #7
 8003ce8:	b29a      	uxth	r2, r3
 8003cea:	8afb      	ldrh	r3, [r7, #22]
 8003cec:	4313      	orrs	r3, r2
 8003cee:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	8afa      	ldrh	r2, [r7, #22]
 8003cf6:	60da      	str	r2, [r3, #12]
 8003cf8:	e052      	b.n	8003da0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003d00:	e04e      	b.n	8003da0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003d02:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003d06:	2b08      	cmp	r3, #8
 8003d08:	d827      	bhi.n	8003d5a <UART_SetConfig+0x506>
 8003d0a:	a201      	add	r2, pc, #4	@ (adr r2, 8003d10 <UART_SetConfig+0x4bc>)
 8003d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d10:	08003d35 	.word	0x08003d35
 8003d14:	08003d3d 	.word	0x08003d3d
 8003d18:	08003d45 	.word	0x08003d45
 8003d1c:	08003d5b 	.word	0x08003d5b
 8003d20:	08003d4b 	.word	0x08003d4b
 8003d24:	08003d5b 	.word	0x08003d5b
 8003d28:	08003d5b 	.word	0x08003d5b
 8003d2c:	08003d5b 	.word	0x08003d5b
 8003d30:	08003d53 	.word	0x08003d53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d34:	f7fe fe98 	bl	8002a68 <HAL_RCC_GetPCLK1Freq>
 8003d38:	61f8      	str	r0, [r7, #28]
        break;
 8003d3a:	e014      	b.n	8003d66 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d3c:	f7fe feaa 	bl	8002a94 <HAL_RCC_GetPCLK2Freq>
 8003d40:	61f8      	str	r0, [r7, #28]
        break;
 8003d42:	e010      	b.n	8003d66 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d44:	4b1e      	ldr	r3, [pc, #120]	@ (8003dc0 <UART_SetConfig+0x56c>)
 8003d46:	61fb      	str	r3, [r7, #28]
        break;
 8003d48:	e00d      	b.n	8003d66 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d4a:	f7fe fdf5 	bl	8002938 <HAL_RCC_GetSysClockFreq>
 8003d4e:	61f8      	str	r0, [r7, #28]
        break;
 8003d50:	e009      	b.n	8003d66 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003d56:	61fb      	str	r3, [r7, #28]
        break;
 8003d58:	e005      	b.n	8003d66 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003d64:	bf00      	nop
    }

    if (pclk != 0U)
 8003d66:	69fb      	ldr	r3, [r7, #28]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d019      	beq.n	8003da0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	085a      	lsrs	r2, r3, #1
 8003d72:	69fb      	ldr	r3, [r7, #28]
 8003d74:	441a      	add	r2, r3
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d7e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d80:	69bb      	ldr	r3, [r7, #24]
 8003d82:	2b0f      	cmp	r3, #15
 8003d84:	d909      	bls.n	8003d9a <UART_SetConfig+0x546>
 8003d86:	69bb      	ldr	r3, [r7, #24]
 8003d88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d8c:	d205      	bcs.n	8003d9a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003d8e:	69bb      	ldr	r3, [r7, #24]
 8003d90:	b29a      	uxth	r2, r3
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	60da      	str	r2, [r3, #12]
 8003d98:	e002      	b.n	8003da0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2200      	movs	r2, #0
 8003da4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	2200      	movs	r2, #0
 8003daa:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003dac:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3728      	adds	r7, #40	@ 0x28
 8003db4:	46bd      	mov	sp, r7
 8003db6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003dba:	bf00      	nop
 8003dbc:	40008000 	.word	0x40008000
 8003dc0:	00f42400 	.word	0x00f42400

08003dc4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b083      	sub	sp, #12
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd0:	f003 0308 	and.w	r3, r3, #8
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d00a      	beq.n	8003dee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	430a      	orrs	r2, r1
 8003dec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df2:	f003 0301 	and.w	r3, r3, #1
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d00a      	beq.n	8003e10 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	430a      	orrs	r2, r1
 8003e0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e14:	f003 0302 	and.w	r3, r3, #2
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d00a      	beq.n	8003e32 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	430a      	orrs	r2, r1
 8003e30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e36:	f003 0304 	and.w	r3, r3, #4
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d00a      	beq.n	8003e54 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	430a      	orrs	r2, r1
 8003e52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e58:	f003 0310 	and.w	r3, r3, #16
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d00a      	beq.n	8003e76 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	430a      	orrs	r2, r1
 8003e74:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e7a:	f003 0320 	and.w	r3, r3, #32
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d00a      	beq.n	8003e98 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	430a      	orrs	r2, r1
 8003e96:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d01a      	beq.n	8003eda <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	430a      	orrs	r2, r1
 8003eb8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ebe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003ec2:	d10a      	bne.n	8003eda <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	430a      	orrs	r2, r1
 8003ed8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ede:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d00a      	beq.n	8003efc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	430a      	orrs	r2, r1
 8003efa:	605a      	str	r2, [r3, #4]
  }
}
 8003efc:	bf00      	nop
 8003efe:	370c      	adds	r7, #12
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr

08003f08 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b098      	sub	sp, #96	@ 0x60
 8003f0c:	af02      	add	r7, sp, #8
 8003f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2200      	movs	r2, #0
 8003f14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003f18:	f7fd f97e 	bl	8001218 <HAL_GetTick>
 8003f1c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 0308 	and.w	r3, r3, #8
 8003f28:	2b08      	cmp	r3, #8
 8003f2a:	d12e      	bne.n	8003f8a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f2c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003f30:	9300      	str	r3, [sp, #0]
 8003f32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f34:	2200      	movs	r2, #0
 8003f36:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f000 f88c 	bl	8004058 <UART_WaitOnFlagUntilTimeout>
 8003f40:	4603      	mov	r3, r0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d021      	beq.n	8003f8a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f4e:	e853 3f00 	ldrex	r3, [r3]
 8003f52:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003f54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f56:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f5a:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	461a      	mov	r2, r3
 8003f62:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003f64:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f66:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f68:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003f6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003f6c:	e841 2300 	strex	r3, r2, [r1]
 8003f70:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003f72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d1e6      	bne.n	8003f46 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2220      	movs	r2, #32
 8003f7c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2200      	movs	r2, #0
 8003f82:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e062      	b.n	8004050 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f003 0304 	and.w	r3, r3, #4
 8003f94:	2b04      	cmp	r3, #4
 8003f96:	d149      	bne.n	800402c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f98:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003f9c:	9300      	str	r3, [sp, #0]
 8003f9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f000 f856 	bl	8004058 <UART_WaitOnFlagUntilTimeout>
 8003fac:	4603      	mov	r3, r0
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d03c      	beq.n	800402c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fba:	e853 3f00 	ldrex	r3, [r3]
 8003fbe:	623b      	str	r3, [r7, #32]
   return(result);
 8003fc0:	6a3b      	ldr	r3, [r7, #32]
 8003fc2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003fc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	461a      	mov	r2, r3
 8003fce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003fd0:	633b      	str	r3, [r7, #48]	@ 0x30
 8003fd2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fd4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003fd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003fd8:	e841 2300 	strex	r3, r2, [r1]
 8003fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d1e6      	bne.n	8003fb2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	3308      	adds	r3, #8
 8003fea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	e853 3f00 	ldrex	r3, [r3]
 8003ff2:	60fb      	str	r3, [r7, #12]
   return(result);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	f023 0301 	bic.w	r3, r3, #1
 8003ffa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	3308      	adds	r3, #8
 8004002:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004004:	61fa      	str	r2, [r7, #28]
 8004006:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004008:	69b9      	ldr	r1, [r7, #24]
 800400a:	69fa      	ldr	r2, [r7, #28]
 800400c:	e841 2300 	strex	r3, r2, [r1]
 8004010:	617b      	str	r3, [r7, #20]
   return(result);
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d1e5      	bne.n	8003fe4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2220      	movs	r2, #32
 800401c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2200      	movs	r2, #0
 8004024:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004028:	2303      	movs	r3, #3
 800402a:	e011      	b.n	8004050 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2220      	movs	r2, #32
 8004030:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2220      	movs	r2, #32
 8004036:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2200      	movs	r2, #0
 800403e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2200      	movs	r2, #0
 800404a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800404e:	2300      	movs	r3, #0
}
 8004050:	4618      	mov	r0, r3
 8004052:	3758      	adds	r7, #88	@ 0x58
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}

08004058 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b084      	sub	sp, #16
 800405c:	af00      	add	r7, sp, #0
 800405e:	60f8      	str	r0, [r7, #12]
 8004060:	60b9      	str	r1, [r7, #8]
 8004062:	603b      	str	r3, [r7, #0]
 8004064:	4613      	mov	r3, r2
 8004066:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004068:	e04f      	b.n	800410a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800406a:	69bb      	ldr	r3, [r7, #24]
 800406c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004070:	d04b      	beq.n	800410a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004072:	f7fd f8d1 	bl	8001218 <HAL_GetTick>
 8004076:	4602      	mov	r2, r0
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	1ad3      	subs	r3, r2, r3
 800407c:	69ba      	ldr	r2, [r7, #24]
 800407e:	429a      	cmp	r2, r3
 8004080:	d302      	bcc.n	8004088 <UART_WaitOnFlagUntilTimeout+0x30>
 8004082:	69bb      	ldr	r3, [r7, #24]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d101      	bne.n	800408c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004088:	2303      	movs	r3, #3
 800408a:	e04e      	b.n	800412a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0304 	and.w	r3, r3, #4
 8004096:	2b00      	cmp	r3, #0
 8004098:	d037      	beq.n	800410a <UART_WaitOnFlagUntilTimeout+0xb2>
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	2b80      	cmp	r3, #128	@ 0x80
 800409e:	d034      	beq.n	800410a <UART_WaitOnFlagUntilTimeout+0xb2>
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	2b40      	cmp	r3, #64	@ 0x40
 80040a4:	d031      	beq.n	800410a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	69db      	ldr	r3, [r3, #28]
 80040ac:	f003 0308 	and.w	r3, r3, #8
 80040b0:	2b08      	cmp	r3, #8
 80040b2:	d110      	bne.n	80040d6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	2208      	movs	r2, #8
 80040ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80040bc:	68f8      	ldr	r0, [r7, #12]
 80040be:	f000 f838 	bl	8004132 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2208      	movs	r2, #8
 80040c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	2200      	movs	r2, #0
 80040ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	e029      	b.n	800412a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	69db      	ldr	r3, [r3, #28]
 80040dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040e4:	d111      	bne.n	800410a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80040ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80040f0:	68f8      	ldr	r0, [r7, #12]
 80040f2:	f000 f81e 	bl	8004132 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2220      	movs	r2, #32
 80040fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2200      	movs	r2, #0
 8004102:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004106:	2303      	movs	r3, #3
 8004108:	e00f      	b.n	800412a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	69da      	ldr	r2, [r3, #28]
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	4013      	ands	r3, r2
 8004114:	68ba      	ldr	r2, [r7, #8]
 8004116:	429a      	cmp	r2, r3
 8004118:	bf0c      	ite	eq
 800411a:	2301      	moveq	r3, #1
 800411c:	2300      	movne	r3, #0
 800411e:	b2db      	uxtb	r3, r3
 8004120:	461a      	mov	r2, r3
 8004122:	79fb      	ldrb	r3, [r7, #7]
 8004124:	429a      	cmp	r2, r3
 8004126:	d0a0      	beq.n	800406a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004128:	2300      	movs	r3, #0
}
 800412a:	4618      	mov	r0, r3
 800412c:	3710      	adds	r7, #16
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}

08004132 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004132:	b480      	push	{r7}
 8004134:	b095      	sub	sp, #84	@ 0x54
 8004136:	af00      	add	r7, sp, #0
 8004138:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004140:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004142:	e853 3f00 	ldrex	r3, [r3]
 8004146:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800414a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800414e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	461a      	mov	r2, r3
 8004156:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004158:	643b      	str	r3, [r7, #64]	@ 0x40
 800415a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800415c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800415e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004160:	e841 2300 	strex	r3, r2, [r1]
 8004164:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004166:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004168:	2b00      	cmp	r3, #0
 800416a:	d1e6      	bne.n	800413a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	3308      	adds	r3, #8
 8004172:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004174:	6a3b      	ldr	r3, [r7, #32]
 8004176:	e853 3f00 	ldrex	r3, [r3]
 800417a:	61fb      	str	r3, [r7, #28]
   return(result);
 800417c:	69fb      	ldr	r3, [r7, #28]
 800417e:	f023 0301 	bic.w	r3, r3, #1
 8004182:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	3308      	adds	r3, #8
 800418a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800418c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800418e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004190:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004192:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004194:	e841 2300 	strex	r3, r2, [r1]
 8004198:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800419a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800419c:	2b00      	cmp	r3, #0
 800419e:	d1e5      	bne.n	800416c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d118      	bne.n	80041da <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	e853 3f00 	ldrex	r3, [r3]
 80041b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	f023 0310 	bic.w	r3, r3, #16
 80041bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	461a      	mov	r2, r3
 80041c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041c6:	61bb      	str	r3, [r7, #24]
 80041c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ca:	6979      	ldr	r1, [r7, #20]
 80041cc:	69ba      	ldr	r2, [r7, #24]
 80041ce:	e841 2300 	strex	r3, r2, [r1]
 80041d2:	613b      	str	r3, [r7, #16]
   return(result);
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d1e6      	bne.n	80041a8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2220      	movs	r2, #32
 80041de:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2200      	movs	r2, #0
 80041ec:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80041ee:	bf00      	nop
 80041f0:	3754      	adds	r7, #84	@ 0x54
 80041f2:	46bd      	mov	sp, r7
 80041f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f8:	4770      	bx	lr
	...

080041fc <_vsiprintf_r>:
 80041fc:	b510      	push	{r4, lr}
 80041fe:	b09a      	sub	sp, #104	@ 0x68
 8004200:	2400      	movs	r4, #0
 8004202:	9100      	str	r1, [sp, #0]
 8004204:	9104      	str	r1, [sp, #16]
 8004206:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800420a:	9105      	str	r1, [sp, #20]
 800420c:	9102      	str	r1, [sp, #8]
 800420e:	4905      	ldr	r1, [pc, #20]	@ (8004224 <_vsiprintf_r+0x28>)
 8004210:	9103      	str	r1, [sp, #12]
 8004212:	4669      	mov	r1, sp
 8004214:	9419      	str	r4, [sp, #100]	@ 0x64
 8004216:	f000 f999 	bl	800454c <_svfiprintf_r>
 800421a:	9b00      	ldr	r3, [sp, #0]
 800421c:	701c      	strb	r4, [r3, #0]
 800421e:	b01a      	add	sp, #104	@ 0x68
 8004220:	bd10      	pop	{r4, pc}
 8004222:	bf00      	nop
 8004224:	ffff0208 	.word	0xffff0208

08004228 <vsiprintf>:
 8004228:	4613      	mov	r3, r2
 800422a:	460a      	mov	r2, r1
 800422c:	4601      	mov	r1, r0
 800422e:	4802      	ldr	r0, [pc, #8]	@ (8004238 <vsiprintf+0x10>)
 8004230:	6800      	ldr	r0, [r0, #0]
 8004232:	f7ff bfe3 	b.w	80041fc <_vsiprintf_r>
 8004236:	bf00      	nop
 8004238:	20000018 	.word	0x20000018

0800423c <memset>:
 800423c:	4402      	add	r2, r0
 800423e:	4603      	mov	r3, r0
 8004240:	4293      	cmp	r3, r2
 8004242:	d100      	bne.n	8004246 <memset+0xa>
 8004244:	4770      	bx	lr
 8004246:	f803 1b01 	strb.w	r1, [r3], #1
 800424a:	e7f9      	b.n	8004240 <memset+0x4>

0800424c <__errno>:
 800424c:	4b01      	ldr	r3, [pc, #4]	@ (8004254 <__errno+0x8>)
 800424e:	6818      	ldr	r0, [r3, #0]
 8004250:	4770      	bx	lr
 8004252:	bf00      	nop
 8004254:	20000018 	.word	0x20000018

08004258 <__libc_init_array>:
 8004258:	b570      	push	{r4, r5, r6, lr}
 800425a:	4d0d      	ldr	r5, [pc, #52]	@ (8004290 <__libc_init_array+0x38>)
 800425c:	4c0d      	ldr	r4, [pc, #52]	@ (8004294 <__libc_init_array+0x3c>)
 800425e:	1b64      	subs	r4, r4, r5
 8004260:	10a4      	asrs	r4, r4, #2
 8004262:	2600      	movs	r6, #0
 8004264:	42a6      	cmp	r6, r4
 8004266:	d109      	bne.n	800427c <__libc_init_array+0x24>
 8004268:	4d0b      	ldr	r5, [pc, #44]	@ (8004298 <__libc_init_array+0x40>)
 800426a:	4c0c      	ldr	r4, [pc, #48]	@ (800429c <__libc_init_array+0x44>)
 800426c:	f000 fc64 	bl	8004b38 <_init>
 8004270:	1b64      	subs	r4, r4, r5
 8004272:	10a4      	asrs	r4, r4, #2
 8004274:	2600      	movs	r6, #0
 8004276:	42a6      	cmp	r6, r4
 8004278:	d105      	bne.n	8004286 <__libc_init_array+0x2e>
 800427a:	bd70      	pop	{r4, r5, r6, pc}
 800427c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004280:	4798      	blx	r3
 8004282:	3601      	adds	r6, #1
 8004284:	e7ee      	b.n	8004264 <__libc_init_array+0xc>
 8004286:	f855 3b04 	ldr.w	r3, [r5], #4
 800428a:	4798      	blx	r3
 800428c:	3601      	adds	r6, #1
 800428e:	e7f2      	b.n	8004276 <__libc_init_array+0x1e>
 8004290:	08004e50 	.word	0x08004e50
 8004294:	08004e50 	.word	0x08004e50
 8004298:	08004e50 	.word	0x08004e50
 800429c:	08004e54 	.word	0x08004e54

080042a0 <__retarget_lock_acquire_recursive>:
 80042a0:	4770      	bx	lr

080042a2 <__retarget_lock_release_recursive>:
 80042a2:	4770      	bx	lr

080042a4 <_free_r>:
 80042a4:	b538      	push	{r3, r4, r5, lr}
 80042a6:	4605      	mov	r5, r0
 80042a8:	2900      	cmp	r1, #0
 80042aa:	d041      	beq.n	8004330 <_free_r+0x8c>
 80042ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80042b0:	1f0c      	subs	r4, r1, #4
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	bfb8      	it	lt
 80042b6:	18e4      	addlt	r4, r4, r3
 80042b8:	f000 f8e0 	bl	800447c <__malloc_lock>
 80042bc:	4a1d      	ldr	r2, [pc, #116]	@ (8004334 <_free_r+0x90>)
 80042be:	6813      	ldr	r3, [r2, #0]
 80042c0:	b933      	cbnz	r3, 80042d0 <_free_r+0x2c>
 80042c2:	6063      	str	r3, [r4, #4]
 80042c4:	6014      	str	r4, [r2, #0]
 80042c6:	4628      	mov	r0, r5
 80042c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80042cc:	f000 b8dc 	b.w	8004488 <__malloc_unlock>
 80042d0:	42a3      	cmp	r3, r4
 80042d2:	d908      	bls.n	80042e6 <_free_r+0x42>
 80042d4:	6820      	ldr	r0, [r4, #0]
 80042d6:	1821      	adds	r1, r4, r0
 80042d8:	428b      	cmp	r3, r1
 80042da:	bf01      	itttt	eq
 80042dc:	6819      	ldreq	r1, [r3, #0]
 80042de:	685b      	ldreq	r3, [r3, #4]
 80042e0:	1809      	addeq	r1, r1, r0
 80042e2:	6021      	streq	r1, [r4, #0]
 80042e4:	e7ed      	b.n	80042c2 <_free_r+0x1e>
 80042e6:	461a      	mov	r2, r3
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	b10b      	cbz	r3, 80042f0 <_free_r+0x4c>
 80042ec:	42a3      	cmp	r3, r4
 80042ee:	d9fa      	bls.n	80042e6 <_free_r+0x42>
 80042f0:	6811      	ldr	r1, [r2, #0]
 80042f2:	1850      	adds	r0, r2, r1
 80042f4:	42a0      	cmp	r0, r4
 80042f6:	d10b      	bne.n	8004310 <_free_r+0x6c>
 80042f8:	6820      	ldr	r0, [r4, #0]
 80042fa:	4401      	add	r1, r0
 80042fc:	1850      	adds	r0, r2, r1
 80042fe:	4283      	cmp	r3, r0
 8004300:	6011      	str	r1, [r2, #0]
 8004302:	d1e0      	bne.n	80042c6 <_free_r+0x22>
 8004304:	6818      	ldr	r0, [r3, #0]
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	6053      	str	r3, [r2, #4]
 800430a:	4408      	add	r0, r1
 800430c:	6010      	str	r0, [r2, #0]
 800430e:	e7da      	b.n	80042c6 <_free_r+0x22>
 8004310:	d902      	bls.n	8004318 <_free_r+0x74>
 8004312:	230c      	movs	r3, #12
 8004314:	602b      	str	r3, [r5, #0]
 8004316:	e7d6      	b.n	80042c6 <_free_r+0x22>
 8004318:	6820      	ldr	r0, [r4, #0]
 800431a:	1821      	adds	r1, r4, r0
 800431c:	428b      	cmp	r3, r1
 800431e:	bf04      	itt	eq
 8004320:	6819      	ldreq	r1, [r3, #0]
 8004322:	685b      	ldreq	r3, [r3, #4]
 8004324:	6063      	str	r3, [r4, #4]
 8004326:	bf04      	itt	eq
 8004328:	1809      	addeq	r1, r1, r0
 800432a:	6021      	streq	r1, [r4, #0]
 800432c:	6054      	str	r4, [r2, #4]
 800432e:	e7ca      	b.n	80042c6 <_free_r+0x22>
 8004330:	bd38      	pop	{r3, r4, r5, pc}
 8004332:	bf00      	nop
 8004334:	200003cc 	.word	0x200003cc

08004338 <sbrk_aligned>:
 8004338:	b570      	push	{r4, r5, r6, lr}
 800433a:	4e0f      	ldr	r6, [pc, #60]	@ (8004378 <sbrk_aligned+0x40>)
 800433c:	460c      	mov	r4, r1
 800433e:	6831      	ldr	r1, [r6, #0]
 8004340:	4605      	mov	r5, r0
 8004342:	b911      	cbnz	r1, 800434a <sbrk_aligned+0x12>
 8004344:	f000 fba4 	bl	8004a90 <_sbrk_r>
 8004348:	6030      	str	r0, [r6, #0]
 800434a:	4621      	mov	r1, r4
 800434c:	4628      	mov	r0, r5
 800434e:	f000 fb9f 	bl	8004a90 <_sbrk_r>
 8004352:	1c43      	adds	r3, r0, #1
 8004354:	d103      	bne.n	800435e <sbrk_aligned+0x26>
 8004356:	f04f 34ff 	mov.w	r4, #4294967295
 800435a:	4620      	mov	r0, r4
 800435c:	bd70      	pop	{r4, r5, r6, pc}
 800435e:	1cc4      	adds	r4, r0, #3
 8004360:	f024 0403 	bic.w	r4, r4, #3
 8004364:	42a0      	cmp	r0, r4
 8004366:	d0f8      	beq.n	800435a <sbrk_aligned+0x22>
 8004368:	1a21      	subs	r1, r4, r0
 800436a:	4628      	mov	r0, r5
 800436c:	f000 fb90 	bl	8004a90 <_sbrk_r>
 8004370:	3001      	adds	r0, #1
 8004372:	d1f2      	bne.n	800435a <sbrk_aligned+0x22>
 8004374:	e7ef      	b.n	8004356 <sbrk_aligned+0x1e>
 8004376:	bf00      	nop
 8004378:	200003c8 	.word	0x200003c8

0800437c <_malloc_r>:
 800437c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004380:	1ccd      	adds	r5, r1, #3
 8004382:	f025 0503 	bic.w	r5, r5, #3
 8004386:	3508      	adds	r5, #8
 8004388:	2d0c      	cmp	r5, #12
 800438a:	bf38      	it	cc
 800438c:	250c      	movcc	r5, #12
 800438e:	2d00      	cmp	r5, #0
 8004390:	4606      	mov	r6, r0
 8004392:	db01      	blt.n	8004398 <_malloc_r+0x1c>
 8004394:	42a9      	cmp	r1, r5
 8004396:	d904      	bls.n	80043a2 <_malloc_r+0x26>
 8004398:	230c      	movs	r3, #12
 800439a:	6033      	str	r3, [r6, #0]
 800439c:	2000      	movs	r0, #0
 800439e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80043a2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004478 <_malloc_r+0xfc>
 80043a6:	f000 f869 	bl	800447c <__malloc_lock>
 80043aa:	f8d8 3000 	ldr.w	r3, [r8]
 80043ae:	461c      	mov	r4, r3
 80043b0:	bb44      	cbnz	r4, 8004404 <_malloc_r+0x88>
 80043b2:	4629      	mov	r1, r5
 80043b4:	4630      	mov	r0, r6
 80043b6:	f7ff ffbf 	bl	8004338 <sbrk_aligned>
 80043ba:	1c43      	adds	r3, r0, #1
 80043bc:	4604      	mov	r4, r0
 80043be:	d158      	bne.n	8004472 <_malloc_r+0xf6>
 80043c0:	f8d8 4000 	ldr.w	r4, [r8]
 80043c4:	4627      	mov	r7, r4
 80043c6:	2f00      	cmp	r7, #0
 80043c8:	d143      	bne.n	8004452 <_malloc_r+0xd6>
 80043ca:	2c00      	cmp	r4, #0
 80043cc:	d04b      	beq.n	8004466 <_malloc_r+0xea>
 80043ce:	6823      	ldr	r3, [r4, #0]
 80043d0:	4639      	mov	r1, r7
 80043d2:	4630      	mov	r0, r6
 80043d4:	eb04 0903 	add.w	r9, r4, r3
 80043d8:	f000 fb5a 	bl	8004a90 <_sbrk_r>
 80043dc:	4581      	cmp	r9, r0
 80043de:	d142      	bne.n	8004466 <_malloc_r+0xea>
 80043e0:	6821      	ldr	r1, [r4, #0]
 80043e2:	1a6d      	subs	r5, r5, r1
 80043e4:	4629      	mov	r1, r5
 80043e6:	4630      	mov	r0, r6
 80043e8:	f7ff ffa6 	bl	8004338 <sbrk_aligned>
 80043ec:	3001      	adds	r0, #1
 80043ee:	d03a      	beq.n	8004466 <_malloc_r+0xea>
 80043f0:	6823      	ldr	r3, [r4, #0]
 80043f2:	442b      	add	r3, r5
 80043f4:	6023      	str	r3, [r4, #0]
 80043f6:	f8d8 3000 	ldr.w	r3, [r8]
 80043fa:	685a      	ldr	r2, [r3, #4]
 80043fc:	bb62      	cbnz	r2, 8004458 <_malloc_r+0xdc>
 80043fe:	f8c8 7000 	str.w	r7, [r8]
 8004402:	e00f      	b.n	8004424 <_malloc_r+0xa8>
 8004404:	6822      	ldr	r2, [r4, #0]
 8004406:	1b52      	subs	r2, r2, r5
 8004408:	d420      	bmi.n	800444c <_malloc_r+0xd0>
 800440a:	2a0b      	cmp	r2, #11
 800440c:	d917      	bls.n	800443e <_malloc_r+0xc2>
 800440e:	1961      	adds	r1, r4, r5
 8004410:	42a3      	cmp	r3, r4
 8004412:	6025      	str	r5, [r4, #0]
 8004414:	bf18      	it	ne
 8004416:	6059      	strne	r1, [r3, #4]
 8004418:	6863      	ldr	r3, [r4, #4]
 800441a:	bf08      	it	eq
 800441c:	f8c8 1000 	streq.w	r1, [r8]
 8004420:	5162      	str	r2, [r4, r5]
 8004422:	604b      	str	r3, [r1, #4]
 8004424:	4630      	mov	r0, r6
 8004426:	f000 f82f 	bl	8004488 <__malloc_unlock>
 800442a:	f104 000b 	add.w	r0, r4, #11
 800442e:	1d23      	adds	r3, r4, #4
 8004430:	f020 0007 	bic.w	r0, r0, #7
 8004434:	1ac2      	subs	r2, r0, r3
 8004436:	bf1c      	itt	ne
 8004438:	1a1b      	subne	r3, r3, r0
 800443a:	50a3      	strne	r3, [r4, r2]
 800443c:	e7af      	b.n	800439e <_malloc_r+0x22>
 800443e:	6862      	ldr	r2, [r4, #4]
 8004440:	42a3      	cmp	r3, r4
 8004442:	bf0c      	ite	eq
 8004444:	f8c8 2000 	streq.w	r2, [r8]
 8004448:	605a      	strne	r2, [r3, #4]
 800444a:	e7eb      	b.n	8004424 <_malloc_r+0xa8>
 800444c:	4623      	mov	r3, r4
 800444e:	6864      	ldr	r4, [r4, #4]
 8004450:	e7ae      	b.n	80043b0 <_malloc_r+0x34>
 8004452:	463c      	mov	r4, r7
 8004454:	687f      	ldr	r7, [r7, #4]
 8004456:	e7b6      	b.n	80043c6 <_malloc_r+0x4a>
 8004458:	461a      	mov	r2, r3
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	42a3      	cmp	r3, r4
 800445e:	d1fb      	bne.n	8004458 <_malloc_r+0xdc>
 8004460:	2300      	movs	r3, #0
 8004462:	6053      	str	r3, [r2, #4]
 8004464:	e7de      	b.n	8004424 <_malloc_r+0xa8>
 8004466:	230c      	movs	r3, #12
 8004468:	6033      	str	r3, [r6, #0]
 800446a:	4630      	mov	r0, r6
 800446c:	f000 f80c 	bl	8004488 <__malloc_unlock>
 8004470:	e794      	b.n	800439c <_malloc_r+0x20>
 8004472:	6005      	str	r5, [r0, #0]
 8004474:	e7d6      	b.n	8004424 <_malloc_r+0xa8>
 8004476:	bf00      	nop
 8004478:	200003cc 	.word	0x200003cc

0800447c <__malloc_lock>:
 800447c:	4801      	ldr	r0, [pc, #4]	@ (8004484 <__malloc_lock+0x8>)
 800447e:	f7ff bf0f 	b.w	80042a0 <__retarget_lock_acquire_recursive>
 8004482:	bf00      	nop
 8004484:	200003c4 	.word	0x200003c4

08004488 <__malloc_unlock>:
 8004488:	4801      	ldr	r0, [pc, #4]	@ (8004490 <__malloc_unlock+0x8>)
 800448a:	f7ff bf0a 	b.w	80042a2 <__retarget_lock_release_recursive>
 800448e:	bf00      	nop
 8004490:	200003c4 	.word	0x200003c4

08004494 <__ssputs_r>:
 8004494:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004498:	688e      	ldr	r6, [r1, #8]
 800449a:	461f      	mov	r7, r3
 800449c:	42be      	cmp	r6, r7
 800449e:	680b      	ldr	r3, [r1, #0]
 80044a0:	4682      	mov	sl, r0
 80044a2:	460c      	mov	r4, r1
 80044a4:	4690      	mov	r8, r2
 80044a6:	d82d      	bhi.n	8004504 <__ssputs_r+0x70>
 80044a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80044ac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80044b0:	d026      	beq.n	8004500 <__ssputs_r+0x6c>
 80044b2:	6965      	ldr	r5, [r4, #20]
 80044b4:	6909      	ldr	r1, [r1, #16]
 80044b6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80044ba:	eba3 0901 	sub.w	r9, r3, r1
 80044be:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80044c2:	1c7b      	adds	r3, r7, #1
 80044c4:	444b      	add	r3, r9
 80044c6:	106d      	asrs	r5, r5, #1
 80044c8:	429d      	cmp	r5, r3
 80044ca:	bf38      	it	cc
 80044cc:	461d      	movcc	r5, r3
 80044ce:	0553      	lsls	r3, r2, #21
 80044d0:	d527      	bpl.n	8004522 <__ssputs_r+0x8e>
 80044d2:	4629      	mov	r1, r5
 80044d4:	f7ff ff52 	bl	800437c <_malloc_r>
 80044d8:	4606      	mov	r6, r0
 80044da:	b360      	cbz	r0, 8004536 <__ssputs_r+0xa2>
 80044dc:	6921      	ldr	r1, [r4, #16]
 80044de:	464a      	mov	r2, r9
 80044e0:	f000 fae6 	bl	8004ab0 <memcpy>
 80044e4:	89a3      	ldrh	r3, [r4, #12]
 80044e6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80044ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044ee:	81a3      	strh	r3, [r4, #12]
 80044f0:	6126      	str	r6, [r4, #16]
 80044f2:	6165      	str	r5, [r4, #20]
 80044f4:	444e      	add	r6, r9
 80044f6:	eba5 0509 	sub.w	r5, r5, r9
 80044fa:	6026      	str	r6, [r4, #0]
 80044fc:	60a5      	str	r5, [r4, #8]
 80044fe:	463e      	mov	r6, r7
 8004500:	42be      	cmp	r6, r7
 8004502:	d900      	bls.n	8004506 <__ssputs_r+0x72>
 8004504:	463e      	mov	r6, r7
 8004506:	6820      	ldr	r0, [r4, #0]
 8004508:	4632      	mov	r2, r6
 800450a:	4641      	mov	r1, r8
 800450c:	f000 faa6 	bl	8004a5c <memmove>
 8004510:	68a3      	ldr	r3, [r4, #8]
 8004512:	1b9b      	subs	r3, r3, r6
 8004514:	60a3      	str	r3, [r4, #8]
 8004516:	6823      	ldr	r3, [r4, #0]
 8004518:	4433      	add	r3, r6
 800451a:	6023      	str	r3, [r4, #0]
 800451c:	2000      	movs	r0, #0
 800451e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004522:	462a      	mov	r2, r5
 8004524:	f000 fad2 	bl	8004acc <_realloc_r>
 8004528:	4606      	mov	r6, r0
 800452a:	2800      	cmp	r0, #0
 800452c:	d1e0      	bne.n	80044f0 <__ssputs_r+0x5c>
 800452e:	6921      	ldr	r1, [r4, #16]
 8004530:	4650      	mov	r0, sl
 8004532:	f7ff feb7 	bl	80042a4 <_free_r>
 8004536:	230c      	movs	r3, #12
 8004538:	f8ca 3000 	str.w	r3, [sl]
 800453c:	89a3      	ldrh	r3, [r4, #12]
 800453e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004542:	81a3      	strh	r3, [r4, #12]
 8004544:	f04f 30ff 	mov.w	r0, #4294967295
 8004548:	e7e9      	b.n	800451e <__ssputs_r+0x8a>
	...

0800454c <_svfiprintf_r>:
 800454c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004550:	4698      	mov	r8, r3
 8004552:	898b      	ldrh	r3, [r1, #12]
 8004554:	061b      	lsls	r3, r3, #24
 8004556:	b09d      	sub	sp, #116	@ 0x74
 8004558:	4607      	mov	r7, r0
 800455a:	460d      	mov	r5, r1
 800455c:	4614      	mov	r4, r2
 800455e:	d510      	bpl.n	8004582 <_svfiprintf_r+0x36>
 8004560:	690b      	ldr	r3, [r1, #16]
 8004562:	b973      	cbnz	r3, 8004582 <_svfiprintf_r+0x36>
 8004564:	2140      	movs	r1, #64	@ 0x40
 8004566:	f7ff ff09 	bl	800437c <_malloc_r>
 800456a:	6028      	str	r0, [r5, #0]
 800456c:	6128      	str	r0, [r5, #16]
 800456e:	b930      	cbnz	r0, 800457e <_svfiprintf_r+0x32>
 8004570:	230c      	movs	r3, #12
 8004572:	603b      	str	r3, [r7, #0]
 8004574:	f04f 30ff 	mov.w	r0, #4294967295
 8004578:	b01d      	add	sp, #116	@ 0x74
 800457a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800457e:	2340      	movs	r3, #64	@ 0x40
 8004580:	616b      	str	r3, [r5, #20]
 8004582:	2300      	movs	r3, #0
 8004584:	9309      	str	r3, [sp, #36]	@ 0x24
 8004586:	2320      	movs	r3, #32
 8004588:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800458c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004590:	2330      	movs	r3, #48	@ 0x30
 8004592:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004730 <_svfiprintf_r+0x1e4>
 8004596:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800459a:	f04f 0901 	mov.w	r9, #1
 800459e:	4623      	mov	r3, r4
 80045a0:	469a      	mov	sl, r3
 80045a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80045a6:	b10a      	cbz	r2, 80045ac <_svfiprintf_r+0x60>
 80045a8:	2a25      	cmp	r2, #37	@ 0x25
 80045aa:	d1f9      	bne.n	80045a0 <_svfiprintf_r+0x54>
 80045ac:	ebba 0b04 	subs.w	fp, sl, r4
 80045b0:	d00b      	beq.n	80045ca <_svfiprintf_r+0x7e>
 80045b2:	465b      	mov	r3, fp
 80045b4:	4622      	mov	r2, r4
 80045b6:	4629      	mov	r1, r5
 80045b8:	4638      	mov	r0, r7
 80045ba:	f7ff ff6b 	bl	8004494 <__ssputs_r>
 80045be:	3001      	adds	r0, #1
 80045c0:	f000 80a7 	beq.w	8004712 <_svfiprintf_r+0x1c6>
 80045c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80045c6:	445a      	add	r2, fp
 80045c8:	9209      	str	r2, [sp, #36]	@ 0x24
 80045ca:	f89a 3000 	ldrb.w	r3, [sl]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	f000 809f 	beq.w	8004712 <_svfiprintf_r+0x1c6>
 80045d4:	2300      	movs	r3, #0
 80045d6:	f04f 32ff 	mov.w	r2, #4294967295
 80045da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80045de:	f10a 0a01 	add.w	sl, sl, #1
 80045e2:	9304      	str	r3, [sp, #16]
 80045e4:	9307      	str	r3, [sp, #28]
 80045e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80045ea:	931a      	str	r3, [sp, #104]	@ 0x68
 80045ec:	4654      	mov	r4, sl
 80045ee:	2205      	movs	r2, #5
 80045f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045f4:	484e      	ldr	r0, [pc, #312]	@ (8004730 <_svfiprintf_r+0x1e4>)
 80045f6:	f7fb fe03 	bl	8000200 <memchr>
 80045fa:	9a04      	ldr	r2, [sp, #16]
 80045fc:	b9d8      	cbnz	r0, 8004636 <_svfiprintf_r+0xea>
 80045fe:	06d0      	lsls	r0, r2, #27
 8004600:	bf44      	itt	mi
 8004602:	2320      	movmi	r3, #32
 8004604:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004608:	0711      	lsls	r1, r2, #28
 800460a:	bf44      	itt	mi
 800460c:	232b      	movmi	r3, #43	@ 0x2b
 800460e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004612:	f89a 3000 	ldrb.w	r3, [sl]
 8004616:	2b2a      	cmp	r3, #42	@ 0x2a
 8004618:	d015      	beq.n	8004646 <_svfiprintf_r+0xfa>
 800461a:	9a07      	ldr	r2, [sp, #28]
 800461c:	4654      	mov	r4, sl
 800461e:	2000      	movs	r0, #0
 8004620:	f04f 0c0a 	mov.w	ip, #10
 8004624:	4621      	mov	r1, r4
 8004626:	f811 3b01 	ldrb.w	r3, [r1], #1
 800462a:	3b30      	subs	r3, #48	@ 0x30
 800462c:	2b09      	cmp	r3, #9
 800462e:	d94b      	bls.n	80046c8 <_svfiprintf_r+0x17c>
 8004630:	b1b0      	cbz	r0, 8004660 <_svfiprintf_r+0x114>
 8004632:	9207      	str	r2, [sp, #28]
 8004634:	e014      	b.n	8004660 <_svfiprintf_r+0x114>
 8004636:	eba0 0308 	sub.w	r3, r0, r8
 800463a:	fa09 f303 	lsl.w	r3, r9, r3
 800463e:	4313      	orrs	r3, r2
 8004640:	9304      	str	r3, [sp, #16]
 8004642:	46a2      	mov	sl, r4
 8004644:	e7d2      	b.n	80045ec <_svfiprintf_r+0xa0>
 8004646:	9b03      	ldr	r3, [sp, #12]
 8004648:	1d19      	adds	r1, r3, #4
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	9103      	str	r1, [sp, #12]
 800464e:	2b00      	cmp	r3, #0
 8004650:	bfbb      	ittet	lt
 8004652:	425b      	neglt	r3, r3
 8004654:	f042 0202 	orrlt.w	r2, r2, #2
 8004658:	9307      	strge	r3, [sp, #28]
 800465a:	9307      	strlt	r3, [sp, #28]
 800465c:	bfb8      	it	lt
 800465e:	9204      	strlt	r2, [sp, #16]
 8004660:	7823      	ldrb	r3, [r4, #0]
 8004662:	2b2e      	cmp	r3, #46	@ 0x2e
 8004664:	d10a      	bne.n	800467c <_svfiprintf_r+0x130>
 8004666:	7863      	ldrb	r3, [r4, #1]
 8004668:	2b2a      	cmp	r3, #42	@ 0x2a
 800466a:	d132      	bne.n	80046d2 <_svfiprintf_r+0x186>
 800466c:	9b03      	ldr	r3, [sp, #12]
 800466e:	1d1a      	adds	r2, r3, #4
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	9203      	str	r2, [sp, #12]
 8004674:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004678:	3402      	adds	r4, #2
 800467a:	9305      	str	r3, [sp, #20]
 800467c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004740 <_svfiprintf_r+0x1f4>
 8004680:	7821      	ldrb	r1, [r4, #0]
 8004682:	2203      	movs	r2, #3
 8004684:	4650      	mov	r0, sl
 8004686:	f7fb fdbb 	bl	8000200 <memchr>
 800468a:	b138      	cbz	r0, 800469c <_svfiprintf_r+0x150>
 800468c:	9b04      	ldr	r3, [sp, #16]
 800468e:	eba0 000a 	sub.w	r0, r0, sl
 8004692:	2240      	movs	r2, #64	@ 0x40
 8004694:	4082      	lsls	r2, r0
 8004696:	4313      	orrs	r3, r2
 8004698:	3401      	adds	r4, #1
 800469a:	9304      	str	r3, [sp, #16]
 800469c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80046a0:	4824      	ldr	r0, [pc, #144]	@ (8004734 <_svfiprintf_r+0x1e8>)
 80046a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80046a6:	2206      	movs	r2, #6
 80046a8:	f7fb fdaa 	bl	8000200 <memchr>
 80046ac:	2800      	cmp	r0, #0
 80046ae:	d036      	beq.n	800471e <_svfiprintf_r+0x1d2>
 80046b0:	4b21      	ldr	r3, [pc, #132]	@ (8004738 <_svfiprintf_r+0x1ec>)
 80046b2:	bb1b      	cbnz	r3, 80046fc <_svfiprintf_r+0x1b0>
 80046b4:	9b03      	ldr	r3, [sp, #12]
 80046b6:	3307      	adds	r3, #7
 80046b8:	f023 0307 	bic.w	r3, r3, #7
 80046bc:	3308      	adds	r3, #8
 80046be:	9303      	str	r3, [sp, #12]
 80046c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046c2:	4433      	add	r3, r6
 80046c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80046c6:	e76a      	b.n	800459e <_svfiprintf_r+0x52>
 80046c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80046cc:	460c      	mov	r4, r1
 80046ce:	2001      	movs	r0, #1
 80046d0:	e7a8      	b.n	8004624 <_svfiprintf_r+0xd8>
 80046d2:	2300      	movs	r3, #0
 80046d4:	3401      	adds	r4, #1
 80046d6:	9305      	str	r3, [sp, #20]
 80046d8:	4619      	mov	r1, r3
 80046da:	f04f 0c0a 	mov.w	ip, #10
 80046de:	4620      	mov	r0, r4
 80046e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80046e4:	3a30      	subs	r2, #48	@ 0x30
 80046e6:	2a09      	cmp	r2, #9
 80046e8:	d903      	bls.n	80046f2 <_svfiprintf_r+0x1a6>
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d0c6      	beq.n	800467c <_svfiprintf_r+0x130>
 80046ee:	9105      	str	r1, [sp, #20]
 80046f0:	e7c4      	b.n	800467c <_svfiprintf_r+0x130>
 80046f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80046f6:	4604      	mov	r4, r0
 80046f8:	2301      	movs	r3, #1
 80046fa:	e7f0      	b.n	80046de <_svfiprintf_r+0x192>
 80046fc:	ab03      	add	r3, sp, #12
 80046fe:	9300      	str	r3, [sp, #0]
 8004700:	462a      	mov	r2, r5
 8004702:	4b0e      	ldr	r3, [pc, #56]	@ (800473c <_svfiprintf_r+0x1f0>)
 8004704:	a904      	add	r1, sp, #16
 8004706:	4638      	mov	r0, r7
 8004708:	f3af 8000 	nop.w
 800470c:	1c42      	adds	r2, r0, #1
 800470e:	4606      	mov	r6, r0
 8004710:	d1d6      	bne.n	80046c0 <_svfiprintf_r+0x174>
 8004712:	89ab      	ldrh	r3, [r5, #12]
 8004714:	065b      	lsls	r3, r3, #25
 8004716:	f53f af2d 	bmi.w	8004574 <_svfiprintf_r+0x28>
 800471a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800471c:	e72c      	b.n	8004578 <_svfiprintf_r+0x2c>
 800471e:	ab03      	add	r3, sp, #12
 8004720:	9300      	str	r3, [sp, #0]
 8004722:	462a      	mov	r2, r5
 8004724:	4b05      	ldr	r3, [pc, #20]	@ (800473c <_svfiprintf_r+0x1f0>)
 8004726:	a904      	add	r1, sp, #16
 8004728:	4638      	mov	r0, r7
 800472a:	f000 f879 	bl	8004820 <_printf_i>
 800472e:	e7ed      	b.n	800470c <_svfiprintf_r+0x1c0>
 8004730:	08004e14 	.word	0x08004e14
 8004734:	08004e1e 	.word	0x08004e1e
 8004738:	00000000 	.word	0x00000000
 800473c:	08004495 	.word	0x08004495
 8004740:	08004e1a 	.word	0x08004e1a

08004744 <_printf_common>:
 8004744:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004748:	4616      	mov	r6, r2
 800474a:	4698      	mov	r8, r3
 800474c:	688a      	ldr	r2, [r1, #8]
 800474e:	690b      	ldr	r3, [r1, #16]
 8004750:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004754:	4293      	cmp	r3, r2
 8004756:	bfb8      	it	lt
 8004758:	4613      	movlt	r3, r2
 800475a:	6033      	str	r3, [r6, #0]
 800475c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004760:	4607      	mov	r7, r0
 8004762:	460c      	mov	r4, r1
 8004764:	b10a      	cbz	r2, 800476a <_printf_common+0x26>
 8004766:	3301      	adds	r3, #1
 8004768:	6033      	str	r3, [r6, #0]
 800476a:	6823      	ldr	r3, [r4, #0]
 800476c:	0699      	lsls	r1, r3, #26
 800476e:	bf42      	ittt	mi
 8004770:	6833      	ldrmi	r3, [r6, #0]
 8004772:	3302      	addmi	r3, #2
 8004774:	6033      	strmi	r3, [r6, #0]
 8004776:	6825      	ldr	r5, [r4, #0]
 8004778:	f015 0506 	ands.w	r5, r5, #6
 800477c:	d106      	bne.n	800478c <_printf_common+0x48>
 800477e:	f104 0a19 	add.w	sl, r4, #25
 8004782:	68e3      	ldr	r3, [r4, #12]
 8004784:	6832      	ldr	r2, [r6, #0]
 8004786:	1a9b      	subs	r3, r3, r2
 8004788:	42ab      	cmp	r3, r5
 800478a:	dc26      	bgt.n	80047da <_printf_common+0x96>
 800478c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004790:	6822      	ldr	r2, [r4, #0]
 8004792:	3b00      	subs	r3, #0
 8004794:	bf18      	it	ne
 8004796:	2301      	movne	r3, #1
 8004798:	0692      	lsls	r2, r2, #26
 800479a:	d42b      	bmi.n	80047f4 <_printf_common+0xb0>
 800479c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80047a0:	4641      	mov	r1, r8
 80047a2:	4638      	mov	r0, r7
 80047a4:	47c8      	blx	r9
 80047a6:	3001      	adds	r0, #1
 80047a8:	d01e      	beq.n	80047e8 <_printf_common+0xa4>
 80047aa:	6823      	ldr	r3, [r4, #0]
 80047ac:	6922      	ldr	r2, [r4, #16]
 80047ae:	f003 0306 	and.w	r3, r3, #6
 80047b2:	2b04      	cmp	r3, #4
 80047b4:	bf02      	ittt	eq
 80047b6:	68e5      	ldreq	r5, [r4, #12]
 80047b8:	6833      	ldreq	r3, [r6, #0]
 80047ba:	1aed      	subeq	r5, r5, r3
 80047bc:	68a3      	ldr	r3, [r4, #8]
 80047be:	bf0c      	ite	eq
 80047c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80047c4:	2500      	movne	r5, #0
 80047c6:	4293      	cmp	r3, r2
 80047c8:	bfc4      	itt	gt
 80047ca:	1a9b      	subgt	r3, r3, r2
 80047cc:	18ed      	addgt	r5, r5, r3
 80047ce:	2600      	movs	r6, #0
 80047d0:	341a      	adds	r4, #26
 80047d2:	42b5      	cmp	r5, r6
 80047d4:	d11a      	bne.n	800480c <_printf_common+0xc8>
 80047d6:	2000      	movs	r0, #0
 80047d8:	e008      	b.n	80047ec <_printf_common+0xa8>
 80047da:	2301      	movs	r3, #1
 80047dc:	4652      	mov	r2, sl
 80047de:	4641      	mov	r1, r8
 80047e0:	4638      	mov	r0, r7
 80047e2:	47c8      	blx	r9
 80047e4:	3001      	adds	r0, #1
 80047e6:	d103      	bne.n	80047f0 <_printf_common+0xac>
 80047e8:	f04f 30ff 	mov.w	r0, #4294967295
 80047ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047f0:	3501      	adds	r5, #1
 80047f2:	e7c6      	b.n	8004782 <_printf_common+0x3e>
 80047f4:	18e1      	adds	r1, r4, r3
 80047f6:	1c5a      	adds	r2, r3, #1
 80047f8:	2030      	movs	r0, #48	@ 0x30
 80047fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80047fe:	4422      	add	r2, r4
 8004800:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004804:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004808:	3302      	adds	r3, #2
 800480a:	e7c7      	b.n	800479c <_printf_common+0x58>
 800480c:	2301      	movs	r3, #1
 800480e:	4622      	mov	r2, r4
 8004810:	4641      	mov	r1, r8
 8004812:	4638      	mov	r0, r7
 8004814:	47c8      	blx	r9
 8004816:	3001      	adds	r0, #1
 8004818:	d0e6      	beq.n	80047e8 <_printf_common+0xa4>
 800481a:	3601      	adds	r6, #1
 800481c:	e7d9      	b.n	80047d2 <_printf_common+0x8e>
	...

08004820 <_printf_i>:
 8004820:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004824:	7e0f      	ldrb	r7, [r1, #24]
 8004826:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004828:	2f78      	cmp	r7, #120	@ 0x78
 800482a:	4691      	mov	r9, r2
 800482c:	4680      	mov	r8, r0
 800482e:	460c      	mov	r4, r1
 8004830:	469a      	mov	sl, r3
 8004832:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004836:	d807      	bhi.n	8004848 <_printf_i+0x28>
 8004838:	2f62      	cmp	r7, #98	@ 0x62
 800483a:	d80a      	bhi.n	8004852 <_printf_i+0x32>
 800483c:	2f00      	cmp	r7, #0
 800483e:	f000 80d1 	beq.w	80049e4 <_printf_i+0x1c4>
 8004842:	2f58      	cmp	r7, #88	@ 0x58
 8004844:	f000 80b8 	beq.w	80049b8 <_printf_i+0x198>
 8004848:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800484c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004850:	e03a      	b.n	80048c8 <_printf_i+0xa8>
 8004852:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004856:	2b15      	cmp	r3, #21
 8004858:	d8f6      	bhi.n	8004848 <_printf_i+0x28>
 800485a:	a101      	add	r1, pc, #4	@ (adr r1, 8004860 <_printf_i+0x40>)
 800485c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004860:	080048b9 	.word	0x080048b9
 8004864:	080048cd 	.word	0x080048cd
 8004868:	08004849 	.word	0x08004849
 800486c:	08004849 	.word	0x08004849
 8004870:	08004849 	.word	0x08004849
 8004874:	08004849 	.word	0x08004849
 8004878:	080048cd 	.word	0x080048cd
 800487c:	08004849 	.word	0x08004849
 8004880:	08004849 	.word	0x08004849
 8004884:	08004849 	.word	0x08004849
 8004888:	08004849 	.word	0x08004849
 800488c:	080049cb 	.word	0x080049cb
 8004890:	080048f7 	.word	0x080048f7
 8004894:	08004985 	.word	0x08004985
 8004898:	08004849 	.word	0x08004849
 800489c:	08004849 	.word	0x08004849
 80048a0:	080049ed 	.word	0x080049ed
 80048a4:	08004849 	.word	0x08004849
 80048a8:	080048f7 	.word	0x080048f7
 80048ac:	08004849 	.word	0x08004849
 80048b0:	08004849 	.word	0x08004849
 80048b4:	0800498d 	.word	0x0800498d
 80048b8:	6833      	ldr	r3, [r6, #0]
 80048ba:	1d1a      	adds	r2, r3, #4
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	6032      	str	r2, [r6, #0]
 80048c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80048c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80048c8:	2301      	movs	r3, #1
 80048ca:	e09c      	b.n	8004a06 <_printf_i+0x1e6>
 80048cc:	6833      	ldr	r3, [r6, #0]
 80048ce:	6820      	ldr	r0, [r4, #0]
 80048d0:	1d19      	adds	r1, r3, #4
 80048d2:	6031      	str	r1, [r6, #0]
 80048d4:	0606      	lsls	r6, r0, #24
 80048d6:	d501      	bpl.n	80048dc <_printf_i+0xbc>
 80048d8:	681d      	ldr	r5, [r3, #0]
 80048da:	e003      	b.n	80048e4 <_printf_i+0xc4>
 80048dc:	0645      	lsls	r5, r0, #25
 80048de:	d5fb      	bpl.n	80048d8 <_printf_i+0xb8>
 80048e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80048e4:	2d00      	cmp	r5, #0
 80048e6:	da03      	bge.n	80048f0 <_printf_i+0xd0>
 80048e8:	232d      	movs	r3, #45	@ 0x2d
 80048ea:	426d      	negs	r5, r5
 80048ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80048f0:	4858      	ldr	r0, [pc, #352]	@ (8004a54 <_printf_i+0x234>)
 80048f2:	230a      	movs	r3, #10
 80048f4:	e011      	b.n	800491a <_printf_i+0xfa>
 80048f6:	6821      	ldr	r1, [r4, #0]
 80048f8:	6833      	ldr	r3, [r6, #0]
 80048fa:	0608      	lsls	r0, r1, #24
 80048fc:	f853 5b04 	ldr.w	r5, [r3], #4
 8004900:	d402      	bmi.n	8004908 <_printf_i+0xe8>
 8004902:	0649      	lsls	r1, r1, #25
 8004904:	bf48      	it	mi
 8004906:	b2ad      	uxthmi	r5, r5
 8004908:	2f6f      	cmp	r7, #111	@ 0x6f
 800490a:	4852      	ldr	r0, [pc, #328]	@ (8004a54 <_printf_i+0x234>)
 800490c:	6033      	str	r3, [r6, #0]
 800490e:	bf14      	ite	ne
 8004910:	230a      	movne	r3, #10
 8004912:	2308      	moveq	r3, #8
 8004914:	2100      	movs	r1, #0
 8004916:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800491a:	6866      	ldr	r6, [r4, #4]
 800491c:	60a6      	str	r6, [r4, #8]
 800491e:	2e00      	cmp	r6, #0
 8004920:	db05      	blt.n	800492e <_printf_i+0x10e>
 8004922:	6821      	ldr	r1, [r4, #0]
 8004924:	432e      	orrs	r6, r5
 8004926:	f021 0104 	bic.w	r1, r1, #4
 800492a:	6021      	str	r1, [r4, #0]
 800492c:	d04b      	beq.n	80049c6 <_printf_i+0x1a6>
 800492e:	4616      	mov	r6, r2
 8004930:	fbb5 f1f3 	udiv	r1, r5, r3
 8004934:	fb03 5711 	mls	r7, r3, r1, r5
 8004938:	5dc7      	ldrb	r7, [r0, r7]
 800493a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800493e:	462f      	mov	r7, r5
 8004940:	42bb      	cmp	r3, r7
 8004942:	460d      	mov	r5, r1
 8004944:	d9f4      	bls.n	8004930 <_printf_i+0x110>
 8004946:	2b08      	cmp	r3, #8
 8004948:	d10b      	bne.n	8004962 <_printf_i+0x142>
 800494a:	6823      	ldr	r3, [r4, #0]
 800494c:	07df      	lsls	r7, r3, #31
 800494e:	d508      	bpl.n	8004962 <_printf_i+0x142>
 8004950:	6923      	ldr	r3, [r4, #16]
 8004952:	6861      	ldr	r1, [r4, #4]
 8004954:	4299      	cmp	r1, r3
 8004956:	bfde      	ittt	le
 8004958:	2330      	movle	r3, #48	@ 0x30
 800495a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800495e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004962:	1b92      	subs	r2, r2, r6
 8004964:	6122      	str	r2, [r4, #16]
 8004966:	f8cd a000 	str.w	sl, [sp]
 800496a:	464b      	mov	r3, r9
 800496c:	aa03      	add	r2, sp, #12
 800496e:	4621      	mov	r1, r4
 8004970:	4640      	mov	r0, r8
 8004972:	f7ff fee7 	bl	8004744 <_printf_common>
 8004976:	3001      	adds	r0, #1
 8004978:	d14a      	bne.n	8004a10 <_printf_i+0x1f0>
 800497a:	f04f 30ff 	mov.w	r0, #4294967295
 800497e:	b004      	add	sp, #16
 8004980:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004984:	6823      	ldr	r3, [r4, #0]
 8004986:	f043 0320 	orr.w	r3, r3, #32
 800498a:	6023      	str	r3, [r4, #0]
 800498c:	4832      	ldr	r0, [pc, #200]	@ (8004a58 <_printf_i+0x238>)
 800498e:	2778      	movs	r7, #120	@ 0x78
 8004990:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004994:	6823      	ldr	r3, [r4, #0]
 8004996:	6831      	ldr	r1, [r6, #0]
 8004998:	061f      	lsls	r7, r3, #24
 800499a:	f851 5b04 	ldr.w	r5, [r1], #4
 800499e:	d402      	bmi.n	80049a6 <_printf_i+0x186>
 80049a0:	065f      	lsls	r7, r3, #25
 80049a2:	bf48      	it	mi
 80049a4:	b2ad      	uxthmi	r5, r5
 80049a6:	6031      	str	r1, [r6, #0]
 80049a8:	07d9      	lsls	r1, r3, #31
 80049aa:	bf44      	itt	mi
 80049ac:	f043 0320 	orrmi.w	r3, r3, #32
 80049b0:	6023      	strmi	r3, [r4, #0]
 80049b2:	b11d      	cbz	r5, 80049bc <_printf_i+0x19c>
 80049b4:	2310      	movs	r3, #16
 80049b6:	e7ad      	b.n	8004914 <_printf_i+0xf4>
 80049b8:	4826      	ldr	r0, [pc, #152]	@ (8004a54 <_printf_i+0x234>)
 80049ba:	e7e9      	b.n	8004990 <_printf_i+0x170>
 80049bc:	6823      	ldr	r3, [r4, #0]
 80049be:	f023 0320 	bic.w	r3, r3, #32
 80049c2:	6023      	str	r3, [r4, #0]
 80049c4:	e7f6      	b.n	80049b4 <_printf_i+0x194>
 80049c6:	4616      	mov	r6, r2
 80049c8:	e7bd      	b.n	8004946 <_printf_i+0x126>
 80049ca:	6833      	ldr	r3, [r6, #0]
 80049cc:	6825      	ldr	r5, [r4, #0]
 80049ce:	6961      	ldr	r1, [r4, #20]
 80049d0:	1d18      	adds	r0, r3, #4
 80049d2:	6030      	str	r0, [r6, #0]
 80049d4:	062e      	lsls	r6, r5, #24
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	d501      	bpl.n	80049de <_printf_i+0x1be>
 80049da:	6019      	str	r1, [r3, #0]
 80049dc:	e002      	b.n	80049e4 <_printf_i+0x1c4>
 80049de:	0668      	lsls	r0, r5, #25
 80049e0:	d5fb      	bpl.n	80049da <_printf_i+0x1ba>
 80049e2:	8019      	strh	r1, [r3, #0]
 80049e4:	2300      	movs	r3, #0
 80049e6:	6123      	str	r3, [r4, #16]
 80049e8:	4616      	mov	r6, r2
 80049ea:	e7bc      	b.n	8004966 <_printf_i+0x146>
 80049ec:	6833      	ldr	r3, [r6, #0]
 80049ee:	1d1a      	adds	r2, r3, #4
 80049f0:	6032      	str	r2, [r6, #0]
 80049f2:	681e      	ldr	r6, [r3, #0]
 80049f4:	6862      	ldr	r2, [r4, #4]
 80049f6:	2100      	movs	r1, #0
 80049f8:	4630      	mov	r0, r6
 80049fa:	f7fb fc01 	bl	8000200 <memchr>
 80049fe:	b108      	cbz	r0, 8004a04 <_printf_i+0x1e4>
 8004a00:	1b80      	subs	r0, r0, r6
 8004a02:	6060      	str	r0, [r4, #4]
 8004a04:	6863      	ldr	r3, [r4, #4]
 8004a06:	6123      	str	r3, [r4, #16]
 8004a08:	2300      	movs	r3, #0
 8004a0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a0e:	e7aa      	b.n	8004966 <_printf_i+0x146>
 8004a10:	6923      	ldr	r3, [r4, #16]
 8004a12:	4632      	mov	r2, r6
 8004a14:	4649      	mov	r1, r9
 8004a16:	4640      	mov	r0, r8
 8004a18:	47d0      	blx	sl
 8004a1a:	3001      	adds	r0, #1
 8004a1c:	d0ad      	beq.n	800497a <_printf_i+0x15a>
 8004a1e:	6823      	ldr	r3, [r4, #0]
 8004a20:	079b      	lsls	r3, r3, #30
 8004a22:	d413      	bmi.n	8004a4c <_printf_i+0x22c>
 8004a24:	68e0      	ldr	r0, [r4, #12]
 8004a26:	9b03      	ldr	r3, [sp, #12]
 8004a28:	4298      	cmp	r0, r3
 8004a2a:	bfb8      	it	lt
 8004a2c:	4618      	movlt	r0, r3
 8004a2e:	e7a6      	b.n	800497e <_printf_i+0x15e>
 8004a30:	2301      	movs	r3, #1
 8004a32:	4632      	mov	r2, r6
 8004a34:	4649      	mov	r1, r9
 8004a36:	4640      	mov	r0, r8
 8004a38:	47d0      	blx	sl
 8004a3a:	3001      	adds	r0, #1
 8004a3c:	d09d      	beq.n	800497a <_printf_i+0x15a>
 8004a3e:	3501      	adds	r5, #1
 8004a40:	68e3      	ldr	r3, [r4, #12]
 8004a42:	9903      	ldr	r1, [sp, #12]
 8004a44:	1a5b      	subs	r3, r3, r1
 8004a46:	42ab      	cmp	r3, r5
 8004a48:	dcf2      	bgt.n	8004a30 <_printf_i+0x210>
 8004a4a:	e7eb      	b.n	8004a24 <_printf_i+0x204>
 8004a4c:	2500      	movs	r5, #0
 8004a4e:	f104 0619 	add.w	r6, r4, #25
 8004a52:	e7f5      	b.n	8004a40 <_printf_i+0x220>
 8004a54:	08004e25 	.word	0x08004e25
 8004a58:	08004e36 	.word	0x08004e36

08004a5c <memmove>:
 8004a5c:	4288      	cmp	r0, r1
 8004a5e:	b510      	push	{r4, lr}
 8004a60:	eb01 0402 	add.w	r4, r1, r2
 8004a64:	d902      	bls.n	8004a6c <memmove+0x10>
 8004a66:	4284      	cmp	r4, r0
 8004a68:	4623      	mov	r3, r4
 8004a6a:	d807      	bhi.n	8004a7c <memmove+0x20>
 8004a6c:	1e43      	subs	r3, r0, #1
 8004a6e:	42a1      	cmp	r1, r4
 8004a70:	d008      	beq.n	8004a84 <memmove+0x28>
 8004a72:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004a76:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004a7a:	e7f8      	b.n	8004a6e <memmove+0x12>
 8004a7c:	4402      	add	r2, r0
 8004a7e:	4601      	mov	r1, r0
 8004a80:	428a      	cmp	r2, r1
 8004a82:	d100      	bne.n	8004a86 <memmove+0x2a>
 8004a84:	bd10      	pop	{r4, pc}
 8004a86:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004a8a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004a8e:	e7f7      	b.n	8004a80 <memmove+0x24>

08004a90 <_sbrk_r>:
 8004a90:	b538      	push	{r3, r4, r5, lr}
 8004a92:	4d06      	ldr	r5, [pc, #24]	@ (8004aac <_sbrk_r+0x1c>)
 8004a94:	2300      	movs	r3, #0
 8004a96:	4604      	mov	r4, r0
 8004a98:	4608      	mov	r0, r1
 8004a9a:	602b      	str	r3, [r5, #0]
 8004a9c:	f7fc fae2 	bl	8001064 <_sbrk>
 8004aa0:	1c43      	adds	r3, r0, #1
 8004aa2:	d102      	bne.n	8004aaa <_sbrk_r+0x1a>
 8004aa4:	682b      	ldr	r3, [r5, #0]
 8004aa6:	b103      	cbz	r3, 8004aaa <_sbrk_r+0x1a>
 8004aa8:	6023      	str	r3, [r4, #0]
 8004aaa:	bd38      	pop	{r3, r4, r5, pc}
 8004aac:	200003c0 	.word	0x200003c0

08004ab0 <memcpy>:
 8004ab0:	440a      	add	r2, r1
 8004ab2:	4291      	cmp	r1, r2
 8004ab4:	f100 33ff 	add.w	r3, r0, #4294967295
 8004ab8:	d100      	bne.n	8004abc <memcpy+0xc>
 8004aba:	4770      	bx	lr
 8004abc:	b510      	push	{r4, lr}
 8004abe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ac2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ac6:	4291      	cmp	r1, r2
 8004ac8:	d1f9      	bne.n	8004abe <memcpy+0xe>
 8004aca:	bd10      	pop	{r4, pc}

08004acc <_realloc_r>:
 8004acc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ad0:	4607      	mov	r7, r0
 8004ad2:	4614      	mov	r4, r2
 8004ad4:	460d      	mov	r5, r1
 8004ad6:	b921      	cbnz	r1, 8004ae2 <_realloc_r+0x16>
 8004ad8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004adc:	4611      	mov	r1, r2
 8004ade:	f7ff bc4d 	b.w	800437c <_malloc_r>
 8004ae2:	b92a      	cbnz	r2, 8004af0 <_realloc_r+0x24>
 8004ae4:	f7ff fbde 	bl	80042a4 <_free_r>
 8004ae8:	4625      	mov	r5, r4
 8004aea:	4628      	mov	r0, r5
 8004aec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004af0:	f000 f81a 	bl	8004b28 <_malloc_usable_size_r>
 8004af4:	4284      	cmp	r4, r0
 8004af6:	4606      	mov	r6, r0
 8004af8:	d802      	bhi.n	8004b00 <_realloc_r+0x34>
 8004afa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004afe:	d8f4      	bhi.n	8004aea <_realloc_r+0x1e>
 8004b00:	4621      	mov	r1, r4
 8004b02:	4638      	mov	r0, r7
 8004b04:	f7ff fc3a 	bl	800437c <_malloc_r>
 8004b08:	4680      	mov	r8, r0
 8004b0a:	b908      	cbnz	r0, 8004b10 <_realloc_r+0x44>
 8004b0c:	4645      	mov	r5, r8
 8004b0e:	e7ec      	b.n	8004aea <_realloc_r+0x1e>
 8004b10:	42b4      	cmp	r4, r6
 8004b12:	4622      	mov	r2, r4
 8004b14:	4629      	mov	r1, r5
 8004b16:	bf28      	it	cs
 8004b18:	4632      	movcs	r2, r6
 8004b1a:	f7ff ffc9 	bl	8004ab0 <memcpy>
 8004b1e:	4629      	mov	r1, r5
 8004b20:	4638      	mov	r0, r7
 8004b22:	f7ff fbbf 	bl	80042a4 <_free_r>
 8004b26:	e7f1      	b.n	8004b0c <_realloc_r+0x40>

08004b28 <_malloc_usable_size_r>:
 8004b28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b2c:	1f18      	subs	r0, r3, #4
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	bfbc      	itt	lt
 8004b32:	580b      	ldrlt	r3, [r1, r0]
 8004b34:	18c0      	addlt	r0, r0, r3
 8004b36:	4770      	bx	lr

08004b38 <_init>:
 8004b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b3a:	bf00      	nop
 8004b3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b3e:	bc08      	pop	{r3}
 8004b40:	469e      	mov	lr, r3
 8004b42:	4770      	bx	lr

08004b44 <_fini>:
 8004b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b46:	bf00      	nop
 8004b48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b4a:	bc08      	pop	{r3}
 8004b4c:	469e      	mov	lr, r3
 8004b4e:	4770      	bx	lr
