# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab4_mooreFSM.srcs/sources_1/new/FSM_Moore.vhd" \
"../../../../lab4_mooreFSM.srcs/sim_1/new/FSM_moore_TB.vhd" \

# Do not sort compile order
nosort
