#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55c17ee9e4d0 .scope module, "testbench" "testbench" 2 5;
 .timescale 0 0;
v0x55c17eeca560_0 .var "clk", 0 0;
v0x55c17eeca620_0 .var "operation", 6 0;
v0x55c17eeca730_0 .var "reset", 0 0;
v0x55c17eeca820_0 .var "rs1", 4 0;
v0x55c17eeca910_0 .var "rs2", 4 0;
v0x55c17eecaa70_0 .var "rw", 4 0;
v0x55c17eecab80_0 .var "write", 0 0;
v0x55c17eecac70_0 .net "zero_flag", 0 0, v0x55c17eec7fc0_0;  1 drivers
S_0x55c17ee9e660 .scope module, "datapath_inst" "datapath" 2 18, 3 15 0, S_0x55c17ee9e4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs1";
    .port_info 1 /INPUT 5 "rs2";
    .port_info 2 /INPUT 5 "rw";
    .port_info 3 /INPUT 7 "operation";
    .port_info 4 /INPUT 1 "write";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 1 "zero_flag";
v0x55c17eec9bc0_0 .net "clk", 0 0, v0x55c17eeca560_0;  1 drivers
v0x55c17eec9cb0_0 .net "operation", 6 0, v0x55c17eeca620_0;  1 drivers
v0x55c17eec9d80_0 .net "rd1", 31 0, L_0x55c17eedb150;  1 drivers
v0x55c17eec9e50_0 .net "rd2", 31 0, L_0x55c17eedb810;  1 drivers
v0x55c17eec9f40_0 .net "reset", 0 0, v0x55c17eeca730_0;  1 drivers
v0x55c17eeca030_0 .net "rs1", 4 0, v0x55c17eeca820_0;  1 drivers
v0x55c17eeca0d0_0 .net "rs2", 4 0, v0x55c17eeca910_0;  1 drivers
v0x55c17eeca170_0 .net "rw", 4 0, v0x55c17eecaa70_0;  1 drivers
v0x55c17eeca240_0 .net "rwd", 31 0, v0x55c17eec7ee0_0;  1 drivers
v0x55c17eeca2e0_0 .net "write", 0 0, v0x55c17eecab80_0;  1 drivers
v0x55c17eeca380_0 .net "zero_flag", 0 0, v0x55c17eec7fc0_0;  alias, 1 drivers
S_0x55c17ee94420 .scope module, "alu_inst" "alu" 3 45, 4 16 0, S_0x55c17ee9e660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ip1";
    .port_info 1 /INPUT 32 "ip2";
    .port_info 2 /INPUT 7 "operation";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero_flag";
v0x55c17ee94600_0 .net "ip1", 31 0, L_0x55c17eedb150;  alias, 1 drivers
v0x55c17eec7d40_0 .net "ip2", 31 0, L_0x55c17eedb810;  alias, 1 drivers
v0x55c17eec7e20_0 .net "operation", 6 0, v0x55c17eeca620_0;  alias, 1 drivers
v0x55c17eec7ee0_0 .var "result", 31 0;
v0x55c17eec7fc0_0 .var "zero_flag", 0 0;
E_0x55c17ee8f280 .event edge, v0x55c17eec7e20_0, v0x55c17ee94600_0, v0x55c17eec7d40_0, v0x55c17eec7ee0_0;
S_0x55c17eec8170 .scope module, "register_inst" "reg_file" 3 32, 5 14 0, S_0x55c17ee9e660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /OUTPUT 32 "rd1";
    .port_info 5 /OUTPUT 32 "rd2";
    .port_info 6 /INPUT 1 "write";
    .port_info 7 /INPUT 5 "rw";
    .port_info 8 /INPUT 32 "rwd";
v0x55c17eec84e0_0 .net *"_ivl_0", 31 0, L_0x55c17eecad60;  1 drivers
v0x55c17eec85e0_0 .net *"_ivl_10", 31 0, L_0x55c17eedafc0;  1 drivers
v0x55c17eec86c0_0 .net *"_ivl_12", 6 0, L_0x55c17eedb060;  1 drivers
L_0x7f0bae8490f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c17eec8780_0 .net *"_ivl_15", 1 0, L_0x7f0bae8490f0;  1 drivers
v0x55c17eec8860_0 .net *"_ivl_18", 31 0, L_0x55c17eedb2e0;  1 drivers
L_0x7f0bae849138 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c17eec8990_0 .net *"_ivl_21", 26 0, L_0x7f0bae849138;  1 drivers
L_0x7f0bae849180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c17eec8a70_0 .net/2u *"_ivl_22", 31 0, L_0x7f0bae849180;  1 drivers
v0x55c17eec8b50_0 .net *"_ivl_24", 0 0, L_0x55c17eedb460;  1 drivers
L_0x7f0bae8491c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c17eec8c10_0 .net/2u *"_ivl_26", 31 0, L_0x7f0bae8491c8;  1 drivers
v0x55c17eec8cf0_0 .net *"_ivl_28", 31 0, L_0x55c17eedb5a0;  1 drivers
L_0x7f0bae849018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c17eec8dd0_0 .net *"_ivl_3", 26 0, L_0x7f0bae849018;  1 drivers
v0x55c17eec8eb0_0 .net *"_ivl_30", 6 0, L_0x55c17eedb690;  1 drivers
L_0x7f0bae849210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c17eec8f90_0 .net *"_ivl_33", 1 0, L_0x7f0bae849210;  1 drivers
L_0x7f0bae849060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c17eec9070_0 .net/2u *"_ivl_4", 31 0, L_0x7f0bae849060;  1 drivers
v0x55c17eec9150_0 .net *"_ivl_6", 0 0, L_0x55c17eedae80;  1 drivers
L_0x7f0bae8490a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c17eec9210_0 .net/2u *"_ivl_8", 31 0, L_0x7f0bae8490a8;  1 drivers
v0x55c17eec92f0_0 .net "clk", 0 0, v0x55c17eeca560_0;  alias, 1 drivers
v0x55c17eec93b0 .array "r", 0 31, 31 0;
v0x55c17eec9470_0 .net "rd1", 31 0, L_0x55c17eedb150;  alias, 1 drivers
v0x55c17eec9530_0 .net "rd2", 31 0, L_0x55c17eedb810;  alias, 1 drivers
v0x55c17eec95d0_0 .net "reset", 0 0, v0x55c17eeca730_0;  alias, 1 drivers
v0x55c17eec9670_0 .net "rs1", 4 0, v0x55c17eeca820_0;  alias, 1 drivers
v0x55c17eec9750_0 .net "rs2", 4 0, v0x55c17eeca910_0;  alias, 1 drivers
v0x55c17eec9830_0 .net "rw", 4 0, v0x55c17eecaa70_0;  alias, 1 drivers
v0x55c17eec9910_0 .net "rwd", 31 0, v0x55c17eec7ee0_0;  alias, 1 drivers
v0x55c17eec9a00_0 .net "write", 0 0, v0x55c17eecab80_0;  alias, 1 drivers
E_0x55c17ee8f700 .event posedge, v0x55c17eec92f0_0;
E_0x55c17ee8f9c0 .event posedge, v0x55c17eec95d0_0;
L_0x55c17eecad60 .concat [ 5 27 0 0], v0x55c17eeca820_0, L_0x7f0bae849018;
L_0x55c17eedae80 .cmp/eq 32, L_0x55c17eecad60, L_0x7f0bae849060;
L_0x55c17eedafc0 .array/port v0x55c17eec93b0, L_0x55c17eedb060;
L_0x55c17eedb060 .concat [ 5 2 0 0], v0x55c17eeca820_0, L_0x7f0bae8490f0;
L_0x55c17eedb150 .functor MUXZ 32, L_0x55c17eedafc0, L_0x7f0bae8490a8, L_0x55c17eedae80, C4<>;
L_0x55c17eedb2e0 .concat [ 5 27 0 0], v0x55c17eeca910_0, L_0x7f0bae849138;
L_0x55c17eedb460 .cmp/eq 32, L_0x55c17eedb2e0, L_0x7f0bae849180;
L_0x55c17eedb5a0 .array/port v0x55c17eec93b0, L_0x55c17eedb690;
L_0x55c17eedb690 .concat [ 5 2 0 0], v0x55c17eeca910_0, L_0x7f0bae849210;
L_0x55c17eedb810 .functor MUXZ 32, L_0x55c17eedb5a0, L_0x7f0bae8491c8, L_0x55c17eedb460, C4<>;
    .scope S_0x55c17eec8170;
T_0 ;
    %wait E_0x55c17ee8f9c0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c17eec93b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c17eec93b0, 4, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55c17eec8170;
T_1 ;
    %wait E_0x55c17ee8f700;
    %load/vec4 v0x55c17eec9a00_0;
    %load/vec4 v0x55c17eec9830_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55c17eec9910_0;
    %load/vec4 v0x55c17eec9830_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55c17eec93b0, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c17ee94420;
T_2 ;
    %wait E_0x55c17ee8f280;
    %load/vec4 v0x55c17eec7e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 7;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 7;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 7;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 7;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 7;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0x55c17ee94600_0;
    %load/vec4 v0x55c17eec7d40_0;
    %add;
    %store/vec4 v0x55c17eec7ee0_0, 0, 32;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0x55c17ee94600_0;
    %load/vec4 v0x55c17eec7d40_0;
    %sub;
    %store/vec4 v0x55c17eec7ee0_0, 0, 32;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0x55c17ee94600_0;
    %load/vec4 v0x55c17eec7d40_0;
    %and;
    %store/vec4 v0x55c17eec7ee0_0, 0, 32;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0x55c17ee94600_0;
    %load/vec4 v0x55c17eec7d40_0;
    %or;
    %store/vec4 v0x55c17eec7ee0_0, 0, 32;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0x55c17ee94600_0;
    %load/vec4 v0x55c17eec7d40_0;
    %xor;
    %store/vec4 v0x55c17eec7ee0_0, 0, 32;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0x55c17ee94600_0;
    %load/vec4 v0x55c17eec7d40_0;
    %mul;
    %store/vec4 v0x55c17eec7ee0_0, 0, 32;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0x55c17ee94600_0;
    %load/vec4 v0x55c17eec7d40_0;
    %div/s;
    %store/vec4 v0x55c17eec7ee0_0, 0, 32;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0x55c17ee94600_0;
    %load/vec4 v0x55c17eec7d40_0;
    %div;
    %store/vec4 v0x55c17eec7ee0_0, 0, 32;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0x55c17ee94600_0;
    %load/vec4 v0x55c17eec7d40_0;
    %mod/s;
    %store/vec4 v0x55c17eec7ee0_0, 0, 32;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0x55c17ee94600_0;
    %load/vec4 v0x55c17eec7d40_0;
    %mod;
    %store/vec4 v0x55c17eec7ee0_0, 0, 32;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0x55c17ee94600_0;
    %ix/getv 4, v0x55c17eec7d40_0;
    %shiftl 4;
    %store/vec4 v0x55c17eec7ee0_0, 0, 32;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0x55c17ee94600_0;
    %load/vec4 v0x55c17eec7d40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %store/vec4 v0x55c17eec7ee0_0, 0, 32;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0x55c17ee94600_0;
    %ix/getv 4, v0x55c17eec7d40_0;
    %shiftr 4;
    %store/vec4 v0x55c17eec7ee0_0, 0, 32;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0x55c17ee94600_0;
    %ix/getv 4, v0x55c17eec7d40_0;
    %shiftr 4;
    %store/vec4 v0x55c17eec7ee0_0, 0, 32;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0x55c17ee94600_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55c17eec7ee0_0, 0, 32;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c17eec7ee0_0, 0, 32;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0x55c17eec7ee0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c17eec7fc0_0, 0, 1;
    %jmp T_2.20;
T_2.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c17eec7fc0_0, 0, 1;
T_2.20 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55c17ee9e4d0;
T_3 ;
    %vpi_call 2 33 "$dumpfile", "output.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55c17ee9e4d0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55c17ee9e4d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c17eeca560_0, 0, 1;
T_4.0 ;
    %delay 10, 0;
    %load/vec4 v0x55c17eeca560_0;
    %inv;
    %store/vec4 v0x55c17eeca560_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x55c17ee9e4d0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c17eeca730_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c17eeca730_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x55c17ee9e4d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c17eecab80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c17eecab80_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x55c17ee9e4d0;
T_7 ;
    %delay 25, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55c17eeca820_0, 0, 5;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x55c17eeca910_0, 0, 5;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55c17eeca620_0, 0, 7;
    %delay 25, 0;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x55c17eeca820_0, 0, 5;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x55c17eeca910_0, 0, 5;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0x55c17eeca620_0, 0, 7;
    %delay 25, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55c17eeca820_0, 0, 5;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x55c17eeca910_0, 0, 5;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x55c17eeca620_0, 0, 7;
    %delay 25, 0;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x55c17eeca820_0, 0, 5;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x55c17eeca910_0, 0, 5;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x55c17eeca620_0, 0, 7;
    %delay 25, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c17eeca820_0, 0, 5;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x55c17eeca910_0, 0, 5;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x55c17eeca620_0, 0, 7;
    %end;
    .thread T_7;
    .scope S_0x55c17ee9e4d0;
T_8 ;
    %delay 200, 0;
    %vpi_call 2 68 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "test_datapath.v";
    "./datapath.v";
    "././../ALU/alu.v";
    "././../REGISTERS/register_file.v";
