# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim work.tb_fpmul_pipeline 
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_fpmul_pipeline(fast)
# ** Warning: (vsim-PLI-3003) ../testbench/tb_fpmul_pipeline.v(63): [TOFD] - System task or function '$toggle_stop' is not defined.
#         Region: /tb_fpmul_pipeline
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.output_sink(behavior)
# ** Fatal: (vsim-3363) ../testbench/tb_fpmul_pipeline.v(31): The array length (10) of VHDL port 'data_in' does not match the width (32) of its Verilog connection (3rd connection).
#    Time: 0 ns  Iteration: 0  Instance: /tb_fpmul_pipeline/IN_GEN_OUT_SINK_Module File: ../testbench/Output_Sink.vhd Line: 15
# FATAL ERROR while loading design
# Error loading design
vlog -work /home/isa24/Lab_ISA/LAB2/sim/work -refresh
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Skipping entity clk_gen
# -- Skipping entity fpmul
# -- Skipping entity fpmul_stage1
# -- Skipping entity fpmul_stage2
# -- Skipping entity fpmul_stage3
# -- Skipping entity fpmul_stage4
# -- Skipping entity fpnormalize
# -- Skipping entity fpround
# -- Skipping entity output_sink
# -- Skipping entity packfp
# -- Skipping entity stimuli_generator
# -- Refreshing module tb_fpmul_pipeline
# -- Skipping entity unpackfp
vcom -work /home/isa24/Lab_ISA/LAB2/sim/work -refresh
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# -- Compiling entity fpmul
# -- Compiling architecture pipeline of fpmul
# -- Loading entity fpmul_stage1
# -- Loading entity fpmul_stage2
# -- Loading entity fpmul_stage3
# -- Loading entity fpmul_stage4
# -- Compiling architecture single_cycle of fpmul
# -- Loading entity fpmul
# -- Loading entity fpnormalize
# -- Loading entity fpround
# -- Loading entity packfp
# -- Loading entity unpackfp
# -- Compiling entity fpmul_stage1
# -- Compiling architecture struct of fpmul_stage1
# -- Compiling entity fpmul_stage2
# -- Compiling architecture struct of fpmul_stage2
# -- Compiling entity fpmul_stage3
# -- Compiling architecture struct of fpmul_stage3
# -- Compiling entity fpmul_stage4
# -- Compiling architecture struct of fpmul_stage4
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity output_sink
# -- Compiling architecture behavior of output_sink
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# -- Compiling entity stimuli_generator
# -- Compiling architecture behavior of stimuli_generator
# -- Skipping module tb_fpmul_pipeline
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
vcom -93 -work ./work /home/isa24/Lab_ISA/LAB2/testbench/Output_Sink.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity output_sink
# -- Compiling architecture behavior of output_sink
vlog -work ./work /home/isa24/Lab_ISA/LAB2/testbench/tb_fpmul_pipeline.v
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module tb_fpmul_pipeline
# 
# Top level modules:
# 	tb_fpmul_pipeline
restart
# No Design!
vsim work.tb_fpmul_pipeline
# vsim work.tb_fpmul_pipeline 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_fpmul_pipeline(fast)
# ** Warning: (vsim-PLI-3003) ../testbench/tb_fpmul_pipeline.v(63): [TOFD] - System task or function '$toggle_stop' is not defined.
#         Region: /tb_fpmul_pipeline
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.output_sink(behavior)
# Loading work.stimuli_generator(behavior)
# ** Fatal: (vsim-3363) ../testbench/tb_fpmul_pipeline.v(42): The array length (10) of VHDL port 'data_out' does not match the width (32) of its Verilog connection (3rd connection).
#    Time: 0 ns  Iteration: 0  Instance: /tb_fpmul_pipeline/IN_GEN_SINK_Module File: ../testbench/Stimuli_generator.vhd Line: 14
# FATAL ERROR while loading design
# Error loading design
vsim work.tb_fpmul_pipeline
# vsim work.tb_fpmul_pipeline 
# Loading work.tb_fpmul_pipeline(fast)
# ** Warning: (vsim-PLI-3003) ../testbench/tb_fpmul_pipeline.v(63): [TOFD] - System task or function '$toggle_stop' is not defined.
#         Region: /tb_fpmul_pipeline
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.output_sink(behavior)
# Loading work.stimuli_generator(behavior)
# ** Fatal: (vsim-3363) ../testbench/tb_fpmul_pipeline.v(42): The array length (10) of VHDL port 'data_out' does not match the width (32) of its Verilog connection (3rd connection).
#    Time: 0 ns  Iteration: 0  Instance: /tb_fpmul_pipeline/IN_GEN_SINK_Module File: ../testbench/Stimuli_generator.vhd Line: 14
# FATAL ERROR while loading design
# Error loading design
vcom -93 -work ./work /home/isa24/Lab_ISA/LAB2/testbench/Output_Sink.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity output_sink
# -- Compiling architecture behavior of output_sink
vcom -93 -work ./work /home/isa24/Lab_ISA/LAB2/testbench/Stimuli_generator.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity stimuli_generator
# -- Compiling architecture behavior of stimuli_generator
vsim work.tb_fpmul_pipeline
# vsim work.tb_fpmul_pipeline 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Error loading design
vsim work.tb_fpmul_pipeline
# vsim work.tb_fpmul_pipeline 
# Loading work.tb_fpmul_pipeline(fast)
# ** Warning: (vsim-PLI-3003) ../testbench/tb_fpmul_pipeline.v(63): [TOFD] - System task or function '$toggle_stop' is not defined.
#         Region: /tb_fpmul_pipeline
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.output_sink(behavior)
# Loading work.stimuli_generator(behavior)
# Loading work.fpmul(pipeline)#1
# Loading work.fpmul_stage1(struct)
# Loading work.unpackfp(unpackfp)
# Loading work.fpmul_stage2(struct)
# Loading work.fpmul_stage3(struct)#1
# Loading work.fpnormalize(fpnormalize)#1
# Loading work.fpround(fpround)#1
# Loading work.fpmul_stage4(struct)
# Loading work.packfp(packfp)
add wave sim:/tb_fpmul_pipeline/DUT/*
run 100u
# Invalid time value: 100u
run 100 us
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_fpmul_pipeline/DUT/i3/i11
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_fpmul_pipeline/DUT/i3/i11
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_fpmul_pipeline/DUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_fpmul_pipeline/DUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_fpmul_pipeline/DUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_fpmul_pipeline/DUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_fpmul_pipeline/DUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_fpmul_pipeline/DUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_fpmul_pipeline/DUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /tb_fpmul_pipeline/DUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /tb_fpmul_pipeline/DUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /tb_fpmul_pipeline/DUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /tb_fpmul_pipeline/DUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8 ns  Iteration: 3  Instance: /tb_fpmul_pipeline/DUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8 ns  Iteration: 3  Instance: /tb_fpmul_pipeline/DUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8 ns  Iteration: 3  Instance: /tb_fpmul_pipeline/DUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8 ns  Iteration: 3  Instance: /tb_fpmul_pipeline/DUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8 ns  Iteration: 3  Instance: /tb_fpmul_pipeline/DUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8 ns  Iteration: 3  Instance: /tb_fpmul_pipeline/DUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8 ns  Iteration: 4  Instance: /tb_fpmul_pipeline/DUT/i3/i11
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8 ns  Iteration: 4  Instance: /tb_fpmul_pipeline/DUT/i3/i11
quit
