#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000016d153a2880 .scope module, "MUX" "MUX" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "SLLSrcB";
    .port_info 1 /INPUT 5 "B";
    .port_info 2 /INPUT 5 "Instruction";
    .port_info 3 /OUTPUT 5 "out";
o0000016d153d6fd8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000016d153a3300_0 .net "B", 4 0, o0000016d153d6fd8;  0 drivers
o0000016d153d7008 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000016d153a2f70_0 .net "Instruction", 4 0, o0000016d153d7008;  0 drivers
o0000016d153d7038 .functor BUFZ 2, C4<zz>; HiZ drive
v0000016d153a2a10_0 .net "SLLSrcB", 1 0, o0000016d153d7038;  0 drivers
v0000016d153a2ab0_0 .var "out", 4 0;
E_0000016d153d68f0 .event anyedge, v0000016d153a2a10_0, v0000016d153a3300_0, v0000016d153a2f70_0;
    .scope S_0000016d153a2880;
T_0 ;
    %wait E_0000016d153d68f0;
    %load/vec4 v0000016d153a2a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016d153a2ab0_0, 0, 5;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0000016d153a3300_0;
    %store/vec4 v0000016d153a2ab0_0, 0, 5;
    %jmp T_0.4;
T_0.1 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000016d153a2ab0_0, 0, 5;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0000016d153a2f70_0;
    %store/vec4 v0000016d153a2ab0_0, 0, 5;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "mux_sllsrcb.v";
