Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 300dfdc5400c46ff9b3e0c33943ac0ac --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot APB_Slave_Interface_behav xil_defaultlib.APB_Slave_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port Dist_no [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:2437]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port target_proc_list2 [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:2442]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port Dist_no [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:2456]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port target_proc_list2 [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:2461]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port PPI_1 [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/APB_Slave_Interface.v:100]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port Dist_no [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:2419]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port target_proc_list1 [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:2424]
WARNING: [VRFC 10-1783] select index 33 into ICDICFR0 is out of bounds [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:2153]
WARNING: [VRFC 10-1783] select index 60 into SPI is out of bounds [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:2343]
WARNING: [VRFC 10-1783] select index 60 into SPI is out of bounds [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:2348]
WARNING: [VRFC 10-597] element index 35 into ICDIPTR0 is out of bounds [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:2442]
WARNING: [VRFC 10-1783] select index 4 into ICDIPTR_S is out of bounds [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:2461]
WARNING: [VRFC 10-597] element index 35 into ICDIPTR_S is out of bounds [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:2461]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Priority_Check
Compiling module xil_defaultlib.Interrupt_Controller_default
Compiling module xil_defaultlib.APB_Slave_Interface
Compiling module xil_defaultlib.glbl
Waiting for 3 sub-compilation(s) to finish...
Built simulation snapshot APB_Slave_Interface_behav
