(pcb /mnt/hdd/fsanches/devel/github_ArqueologiaDigital/PatinhoFeio_Painel_KICAD/painel_pcb1/painel_pcb1.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.1.9+dfsg1-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  142240 -162560  50800 -162560  50800 -43180  142240 -43180
            142240 -162560)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R2 67310 -53340 back 180 (PN R))
      (place R1 104140 -53340 back 180 (PN R))
    )
    (component Capacitor_THT:CP_Radial_D4.0mm_P2.00mm
      (place C4 87630 -52070 back 180 (PN CP1))
      (place C2 125730 -52070 back 180 (PN CP1))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm
      (place C3 81280 -53340 back 180 (PN C))
      (place C1 118110 -53340 back 180 (PN C))
    )
    (component "Package_DIP:DIP-16_W7.62mm_LongPads"
      (place U3 104140 -68580 back 90 (PN 74LS595))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x03_P2.54mm_Vertical
      (place J5 135890 -151130 back 180 (PN Conn_02x03_Counter_Clockwise))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x02_P2.54mm_Vertical
      (place J2 55880 -138430 back 0 (PN Conn_02x02_Counter_Clockwise))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x06_P2.54mm_Vertical
      (place J3 53340 -124460 back 180 (PN Conn_02x06_Counter_Clockwise))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x16_P2.54mm_Vertical
      (place J1 72390 -149860 back 90 (PN Conn_02x16_Counter_Clockwise))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x08_P2.54mm_Vertical
      (place J4 53340 -74930 back 180 (PN Conn_02x08_Counter_Clockwise))
    )
    (component "Package_DIP:DIP-24_W7.62mm_Socket_LongPads"
      (place U2 104140 -57150 back 90 (PN MAX7219))
    )
    (component Module:Arduino_UNO_R3
      (place A1 106680 -87630 back 0 (PN Arduino_UNO_R3))
    )
    (component "Package_DIP:DIP-24_W7.62mm_Socket_LongPads::1"
      (place U1 67310 -57150 back 90 (PN MAX7219))
    )
    (component LED_THT:LED_D3.0mm
      (place D38 137340 -101489 front 0 (PN LED))
      (place D37 53340 -101489 front 0 (PN LED))
      (place D36 137226 -158695 front 0 (PN LED))
      (place D35 129600 -158695 front 0 (PN LED))
      (place D34 121974 -158695 front 0 (PN LED))
      (place D33 114348 -158695 front 0 (PN LED))
      (place D32 106722 -158695 front 0 (PN LED))
      (place D31 99096 -158695 front 0 (PN LED))
      (place D30 91470 -158695 front 0 (PN LED))
      (place D29 83844 -158695 front 0 (PN LED))
      (place D28 76218 -158695 front 0 (PN LED))
      (place D27 68592 -158695 front 0 (PN LED))
      (place D26 60966 -158695 front 0 (PN LED))
      (place D25 53340 -158695 front 0 (PN LED))
      (place D24 137226 -81906 front 0 (PN LED))
      (place D23 129600 -81906 front 0 (PN LED))
      (place D22 121974 -81906 front 0 (PN LED))
      (place D21 114348 -81906 front 0 (PN LED))
      (place D20 106722 -81906 front 0 (PN LED))
      (place D19 99096 -81906 front 0 (PN LED))
      (place D18 91470 -81906 front 0 (PN LED))
      (place D17 83844 -81906 front 0 (PN LED))
      (place D16 76218 -81906 front 0 (PN LED))
      (place D15 68592 -81906 front 0 (PN LED))
      (place D14 60966 -81906 front 0 (PN LED))
      (place D13 53340 -81906 front 0 (PN LED))
      (place D12 137226 -46990 front 0 (PN LED))
      (place D11 129600 -46990 front 0 (PN LED))
      (place D10 121974 -46990 front 0 (PN LED))
      (place D9 114348 -46990 front 0 (PN LED))
      (place D8 106722 -46990 front 0 (PN LED))
      (place D7 99096 -46990 front 0 (PN LED))
      (place D6 91470 -46990 front 0 (PN LED))
      (place D5 83844 -46990 front 0 (PN LED))
      (place D4 76218 -46990 front 0 (PN LED))
      (place D3 68592 -46990 front 0 (PN LED))
      (place D2 60966 -46990 front 0 (PN LED))
      (place D1 53340 -46990 front 0 (PN LED))
    )
  )
  (library
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  11210 1500  -1050 1500))
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_D4.0mm_P2.00mm
      (outline (path signal 100  3000 0  2918.99 -563.465  2682.51 -1081.28  2309.72 -1511.5
            1830.83 -1819.26  1284.63 -1979.64  715.37 -1979.64  169.17 -1819.26
            -309.721 -1511.5  -682.507 -1081.28  -918.986 -563.465  -1000 0
            -918.986 563.465  -682.507 1081.28  -309.721 1511.5  169.17 1819.26
            715.37 1979.64  1284.63 1979.64  1830.83 1819.26  2309.72 1511.5
            2682.51 1081.28  2918.99 563.465  3000 0))
      (outline (path signal 120  3120 0  3041.39 -571.969  2811.37 -1101.52  2447.01 -1549.37
            1975.34 -1882.32  1431.33 -2075.66  855.326 -2115.06  290.055 -1997.59
            -222.562 -1731.98  -644.508 -1337.91  -944.488 -844.61  -1100.25 -288.673
            -1100.25 288.673  -944.488 844.61  -644.508 1337.91  -222.562 1731.98
            290.055 1997.59  855.326 2115.06  1431.33 2075.66  1975.34 1882.32
            2447.01 1549.37  2811.37 1101.52  3041.39 571.969  3120 0))
      (outline (path signal 50  3250 0  3173.33 -582.343  2948.56 -1125  2590.99 -1590.99
            2125 -1948.56  1582.34 -2173.33  1000 -2250  417.657 -2173.33
            -125 -1948.56  -590.99 -1590.99  -948.557 -1125  -1173.33 -582.343
            -1250 0  -1173.33 582.343  -948.557 1125  -590.99 1590.99  -125 1948.56
            417.657 2173.33  1000 2250  1582.34 2173.33  2125 1948.56  2590.99 1590.99
            2948.56 1125  3173.33 582.343  3250 0))
      (outline (path signal 100  -702.554 867.5  -302.554 867.5))
      (outline (path signal 100  -502.554 1067.5  -502.554 667.5))
      (outline (path signal 120  1000 2080  1000 -2080))
      (outline (path signal 120  1040 2080  1040 -2080))
      (outline (path signal 120  1080 2079  1080 -2079))
      (outline (path signal 120  1120 2077  1120 -2077))
      (outline (path signal 120  1160 2074  1160 -2074))
      (outline (path signal 120  1200 2071  1200 840))
      (outline (path signal 120  1200 -840  1200 -2071))
      (outline (path signal 120  1240 2067  1240 840))
      (outline (path signal 120  1240 -840  1240 -2067))
      (outline (path signal 120  1280 2062  1280 840))
      (outline (path signal 120  1280 -840  1280 -2062))
      (outline (path signal 120  1320 2056  1320 840))
      (outline (path signal 120  1320 -840  1320 -2056))
      (outline (path signal 120  1360 2050  1360 840))
      (outline (path signal 120  1360 -840  1360 -2050))
      (outline (path signal 120  1400 2042  1400 840))
      (outline (path signal 120  1400 -840  1400 -2042))
      (outline (path signal 120  1440 2034  1440 840))
      (outline (path signal 120  1440 -840  1440 -2034))
      (outline (path signal 120  1480 2025  1480 840))
      (outline (path signal 120  1480 -840  1480 -2025))
      (outline (path signal 120  1520 2016  1520 840))
      (outline (path signal 120  1520 -840  1520 -2016))
      (outline (path signal 120  1560 2005  1560 840))
      (outline (path signal 120  1560 -840  1560 -2005))
      (outline (path signal 120  1600 1994  1600 840))
      (outline (path signal 120  1600 -840  1600 -1994))
      (outline (path signal 120  1640 1982  1640 840))
      (outline (path signal 120  1640 -840  1640 -1982))
      (outline (path signal 120  1680 1968  1680 840))
      (outline (path signal 120  1680 -840  1680 -1968))
      (outline (path signal 120  1721 1954  1721 840))
      (outline (path signal 120  1721 -840  1721 -1954))
      (outline (path signal 120  1761 1940  1761 840))
      (outline (path signal 120  1761 -840  1761 -1940))
      (outline (path signal 120  1801 1924  1801 840))
      (outline (path signal 120  1801 -840  1801 -1924))
      (outline (path signal 120  1841 1907  1841 840))
      (outline (path signal 120  1841 -840  1841 -1907))
      (outline (path signal 120  1881 1889  1881 840))
      (outline (path signal 120  1881 -840  1881 -1889))
      (outline (path signal 120  1921 1870  1921 840))
      (outline (path signal 120  1921 -840  1921 -1870))
      (outline (path signal 120  1961 1851  1961 840))
      (outline (path signal 120  1961 -840  1961 -1851))
      (outline (path signal 120  2001 1830  2001 840))
      (outline (path signal 120  2001 -840  2001 -1830))
      (outline (path signal 120  2041 1808  2041 840))
      (outline (path signal 120  2041 -840  2041 -1808))
      (outline (path signal 120  2081 1785  2081 840))
      (outline (path signal 120  2081 -840  2081 -1785))
      (outline (path signal 120  2121 1760  2121 840))
      (outline (path signal 120  2121 -840  2121 -1760))
      (outline (path signal 120  2161 1735  2161 840))
      (outline (path signal 120  2161 -840  2161 -1735))
      (outline (path signal 120  2201 1708  2201 840))
      (outline (path signal 120  2201 -840  2201 -1708))
      (outline (path signal 120  2241 1680  2241 840))
      (outline (path signal 120  2241 -840  2241 -1680))
      (outline (path signal 120  2281 1650  2281 840))
      (outline (path signal 120  2281 -840  2281 -1650))
      (outline (path signal 120  2321 1619  2321 840))
      (outline (path signal 120  2321 -840  2321 -1619))
      (outline (path signal 120  2361 1587  2361 840))
      (outline (path signal 120  2361 -840  2361 -1587))
      (outline (path signal 120  2401 1552  2401 840))
      (outline (path signal 120  2401 -840  2401 -1552))
      (outline (path signal 120  2441 1516  2441 840))
      (outline (path signal 120  2441 -840  2441 -1516))
      (outline (path signal 120  2481 1478  2481 840))
      (outline (path signal 120  2481 -840  2481 -1478))
      (outline (path signal 120  2521 1438  2521 840))
      (outline (path signal 120  2521 -840  2521 -1438))
      (outline (path signal 120  2561 1396  2561 840))
      (outline (path signal 120  2561 -840  2561 -1396))
      (outline (path signal 120  2601 1351  2601 840))
      (outline (path signal 120  2601 -840  2601 -1351))
      (outline (path signal 120  2641 1304  2641 840))
      (outline (path signal 120  2641 -840  2641 -1304))
      (outline (path signal 120  2681 1254  2681 840))
      (outline (path signal 120  2681 -840  2681 -1254))
      (outline (path signal 120  2721 1200  2721 840))
      (outline (path signal 120  2721 -840  2721 -1200))
      (outline (path signal 120  2761 1142  2761 840))
      (outline (path signal 120  2761 -840  2761 -1142))
      (outline (path signal 120  2801 1080  2801 840))
      (outline (path signal 120  2801 -840  2801 -1080))
      (outline (path signal 120  2841 1013  2841 -1013))
      (outline (path signal 120  2881 940  2881 -940))
      (outline (path signal 120  2921 859  2921 -859))
      (outline (path signal 120  2961 768  2961 -768))
      (outline (path signal 120  3001 664  3001 -664))
      (outline (path signal 120  3041 537  3041 -537))
      (outline (path signal 120  3081 370  3081 -370))
      (outline (path signal 120  -1269.8 1195  -869.801 1195))
      (outline (path signal 120  -1069.8 1395  -1069.8 995))
      (pin Round[A]Pad_1200_um 2 2000 0)
      (pin Rect[A]Pad_1200x1200_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm
      (outline (path signal 100  -1250 1250  -1250 -1250))
      (outline (path signal 100  -1250 -1250  3750 -1250))
      (outline (path signal 100  3750 -1250  3750 1250))
      (outline (path signal 100  3750 1250  -1250 1250))
      (outline (path signal 120  -1370 1370  3870 1370))
      (outline (path signal 120  -1370 -1370  3870 -1370))
      (outline (path signal 120  -1370 1370  -1370 -1370))
      (outline (path signal 120  3870 1370  3870 -1370))
      (outline (path signal 50  -1500 1500  -1500 -1500))
      (outline (path signal 50  -1500 -1500  4000 -1500))
      (outline (path signal 50  4000 -1500  4000 1500))
      (outline (path signal 50  4000 1500  -1500 1500))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -19110))
      (outline (path signal 120  1560 -19110  6060 -19110))
      (outline (path signal 120  6060 -19110  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 50  -1450 1550  -1450 -19300))
      (outline (path signal 50  -1450 -19300  9100 -19300))
      (outline (path signal 50  9100 -19300  9100 1550))
      (outline (path signal 50  9100 1550  -1450 1550))
      (pin Oval[A]Pad_2400x1600_um 16 7620 0)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x03_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -6350))
      (outline (path signal 100  3810 -6350  -1270 -6350))
      (outline (path signal 100  -1270 -6350  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -6410  3870 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  3870 1330  3870 -6410))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  -1800 -6850  4350 -6850))
      (outline (path signal 50  4350 -6850  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x02_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -3810))
      (outline (path signal 100  3810 -3810  -1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -3870  3870 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  3870 1330  3870 -3870))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  4350 -4350))
      (outline (path signal 50  4350 -4350  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x06_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -13970))
      (outline (path signal 100  3810 -13970  -1270 -13970))
      (outline (path signal 100  -1270 -13970  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -14030  3870 -14030))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  3870 1330  3870 -14030))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 50  -1800 -14500  4350 -14500))
      (outline (path signal 50  4350 -14500  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x16_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -39370))
      (outline (path signal 100  3810 -39370  -1270 -39370))
      (outline (path signal 100  -1270 -39370  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -39430  3870 -39430))
      (outline (path signal 120  -1330 -1270  -1330 -39430))
      (outline (path signal 120  3870 1330  3870 -39430))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -39900))
      (outline (path signal 50  -1800 -39900  4350 -39900))
      (outline (path signal 50  4350 -39900  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x08_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -19050))
      (outline (path signal 100  3810 -19050  -1270 -19050))
      (outline (path signal 100  -1270 -19050  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -19110  3870 -19110))
      (outline (path signal 120  -1330 -1270  -1330 -19110))
      (outline (path signal 120  3870 1330  3870 -19110))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -19550))
      (outline (path signal 50  -1800 -19550  4350 -19550))
      (outline (path signal 50  4350 -19550  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Package_DIP:DIP-24_W7.62mm_Socket_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -29210))
      (outline (path signal 100  6985 -29210  635 -29210))
      (outline (path signal 100  635 -29210  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -29270))
      (outline (path signal 100  -1270 -29270  8890 -29270))
      (outline (path signal 100  8890 -29270  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -29270))
      (outline (path signal 120  1560 -29270  6060 -29270))
      (outline (path signal 120  6060 -29270  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  -1440 1390  -1440 -29330))
      (outline (path signal 120  -1440 -29330  9060 -29330))
      (outline (path signal 120  9060 -29330  9060 1390))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 50  -1550 1600  -1550 -29550))
      (outline (path signal 50  -1550 -29550  9150 -29550))
      (outline (path signal 50  9150 -29550  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Oval[A]Pad_2400x1600_um 24 7620 0)
      (pin Oval[A]Pad_2400x1600_um 12 0 -27940)
      (pin Oval[A]Pad_2400x1600_um 23 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 11 0 -25400)
      (pin Oval[A]Pad_2400x1600_um 22 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 21 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 20 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 19 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 18 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 17 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 16 7620 -20320)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -22860)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -25400)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -27940)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image Module:Arduino_UNO_R3
      (outline (path signal 50  38350 2790  38350 0))
      (outline (path signal 50  38350 0  40890 -2540))
      (outline (path signal 50  40890 -2540  40890 -35310))
      (outline (path signal 50  40890 -35310  38350 -37850))
      (outline (path signal 50  38350 -37850  38350 -49280))
      (outline (path signal 50  38350 -49280  36580 -51050))
      (outline (path signal 50  36580 -51050  -28190 -51050))
      (outline (path signal 50  -28190 -51050  -28190 -41530))
      (outline (path signal 50  -28190 -41530  -34540 -41530))
      (outline (path signal 50  -34540 -41530  -34540 -29590))
      (outline (path signal 50  -34540 -29590  -28190 -29590))
      (outline (path signal 50  -28190 -29590  -28190 -9780))
      (outline (path signal 50  -28190 -9780  -30100 -9780))
      (outline (path signal 50  -30100 -9780  -30100 -380))
      (outline (path signal 50  -30100 -380  -28190 -380))
      (outline (path signal 50  -28190 -380  -28190 2790))
      (outline (path signal 50  -28190 2790  38350 2790))
      (outline (path signal 120  40770 -35310  40770 -2540))
      (outline (path signal 120  40770 -2540  38230 0))
      (outline (path signal 120  38230 0  38230 2670))
      (outline (path signal 120  38230 2670  -28070 2670))
      (outline (path signal 120  -28070 2670  -28070 -510))
      (outline (path signal 120  -28070 -510  -29970 -510))
      (outline (path signal 120  -29970 -510  -29970 -9650))
      (outline (path signal 120  -29970 -9650  -28070 -9650))
      (outline (path signal 120  -28070 -9650  -28070 -29720))
      (outline (path signal 120  -28070 -29720  -34420 -29720))
      (outline (path signal 120  -34420 -29720  -34420 -41400))
      (outline (path signal 120  -34420 -41400  -28070 -41400))
      (outline (path signal 120  -28070 -41400  -28070 -50930))
      (outline (path signal 120  -28070 -50930  36580 -50930))
      (outline (path signal 120  36580 -50930  38230 -49280))
      (outline (path signal 120  38230 -49280  38230 -37850))
      (outline (path signal 120  38230 -37850  40770 -35310))
      (outline (path signal 100  -34290 -29840  -18410 -29840))
      (outline (path signal 100  -18410 -29840  -18410 -41270))
      (outline (path signal 100  -18410 -41270  -34290 -41270))
      (outline (path signal 100  -34290 -41270  -34290 -29840))
      (outline (path signal 100  -29840 -640  -16510 -640))
      (outline (path signal 100  -16510 -640  -16510 -9530))
      (outline (path signal 100  -16510 -9530  -29840 -9530))
      (outline (path signal 100  -29840 -9530  -29840 -640))
      (outline (path signal 100  38100 -37850  38100 -49280))
      (outline (path signal 100  40640 -2540  40640 -35310))
      (outline (path signal 100  40640 -35310  38100 -37850))
      (outline (path signal 100  38100 2540  38100 0))
      (outline (path signal 100  38100 0  40640 -2540))
      (outline (path signal 100  38100 -49280  36580 -50800))
      (outline (path signal 100  36580 -50800  -27940 -50800))
      (outline (path signal 100  -27940 -50800  -27940 2540))
      (outline (path signal 100  -27940 2540  38100 2540))
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 16 33020 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 15 35560 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 30 -4060 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 14 35560 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 29 -1520 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 13 33020 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 28 1020 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 12 30480 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 27 3560 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 11 27940 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 26 6100 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 10 25400 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 25 8640 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 9 22860 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 24 11180 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 23 13720 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 22 17780 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 21 20320 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 20 22860 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 19 25400 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 18 27940 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 2 2540 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 17 30480 -48260)
      (pin Rect[A]Pad_1600x1600_um (rotate 90) 1 0 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 31 -6600 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 32 -9140 -48260)
    )
    (image "Package_DIP:DIP-24_W7.62mm_Socket_LongPads::1"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -29550  9150 1600))
      (outline (path signal 50  -1550 -29550  9150 -29550))
      (outline (path signal 50  -1550 1600  -1550 -29550))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 120  9060 -29330  9060 1390))
      (outline (path signal 120  -1440 -29330  9060 -29330))
      (outline (path signal 120  -1440 1390  -1440 -29330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -29270  6060 1330))
      (outline (path signal 120  1560 -29270  6060 -29270))
      (outline (path signal 120  1560 1330  1560 -29270))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -29270  8890 1330))
      (outline (path signal 100  -1270 -29270  8890 -29270))
      (outline (path signal 100  -1270 1330  -1270 -29270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -29210  635 270))
      (outline (path signal 100  6985 -29210  635 -29210))
      (outline (path signal 100  6985 1270  6985 -29210))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 24 7620 0)
      (pin Oval[A]Pad_2400x1600_um 12 0 -27940)
      (pin Oval[A]Pad_2400x1600_um 23 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 11 0 -25400)
      (pin Oval[A]Pad_2400x1600_um 22 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 21 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 20 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 19 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 18 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 17 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 16 7620 -20320)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -22860)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -25400)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -27940)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image LED_THT:LED_D3.0mm
      (outline (path signal 50  3700 2250  -1150 2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 100  2770 0  2688.73 -487.049  2453.71 -921.319  2090.42 -1255.75
            1638.23 -1454.1  1146.13 -1494.88  667.457 -1373.66  254.078 -1103.59
            -49.211 -713.921  -209.542 -246.892  -209.542 246.892  -49.211 713.921
            254.078 1103.59  667.457 1373.66  1146.13 1494.88  1638.23 1454.1
            2090.42 1255.75  2453.71 921.319  2688.73 487.049  2770 0))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (padstack Round[A]Pad_1200_um
      (shape (circle F.Cu 1200))
      (shape (circle B.Cu 1200))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1200x1200_um
      (shape (rect F.Cu -600 -600 600 600))
      (shape (rect B.Cu -600 -600 600 600))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(U1-Pad24)"
      (pins U2-1 U1-24)
    )
    (net "Net-(A1-Pad1)"
      (pins A1-1)
    )
    (net DIG_1_7
      (pins J3-3 U1-8)
    )
    (net SEG_1_E
      (pins J3-5 U1-21 D29-1 D25-1 D17-1 D5-1 D1-1)
    )
    (net SEG_1_DP
      (pins J3-6 U1-22 D30-1 D26-1 D18-1 D6-1 D2-1)
    )
    (net SEG_1_B
      (pins J3-7 U1-16 D31-1 D27-1 D19-1 D7-1 D3-1)
    )
    (net SEG_1_A
      (pins J3-8 U1-14 D32-1 D28-1 D20-1 D8-1 D4-1)
    )
    (net DIG_1_3
      (pins U1-7 D36-2 D35-2 D34-2 D33-2 D32-2 D31-2 D30-2 D29-2)
    )
    (net SEG_1_F
      (pins J3-9 U1-15 D37-1 D33-1 D21-1 D13-1 D9-1)
    )
    (net SEG_1_G
      (pins J3-10 U1-17 D38-1 D34-1 D22-1 D14-1 D10-1)
    )
    (net SEG_1_D
      (pins J2-4 J3-11 U1-23 D35-1 D23-1 D15-1 D11-1)
    )
    (net SEG_1_C
      (pins J2-3 J3-12 U1-20 D36-1 D24-1 D16-1 D12-1)
    )
    (net DIG_1_1
      (pins U1-11 D16-2 D15-2 D14-2 D13-2 D4-2 D3-2 D2-2 D1-2)
    )
    (net DIG_1_2
      (pins U1-6 D24-2 D23-2 D22-2 D21-2 D20-2 D19-2 D18-2 D17-2)
    )
    (net DIG_1_0
      (pins U1-2 D12-2 D11-2 D10-2 D9-2 D8-2 D7-2 D6-2 D5-2)
    )
    (net DIG_1_5
      (pins J3-1 U1-10)
    )
    (net GND
      (pins C4-2 C3-2 C2-2 C1-2 U3-8 U3-13 J5-3 J3-4 J1-18 J1-17 J1-16 J1-15 U2-9
        U2-4 A1-29 A1-7 A1-6 U1-9 U1-4)
    )
    (net DIG_1_6
      (pins J3-2 U1-5)
    )
    (net DIG_1_4
      (pins J2-2 J2-1 U1-3 D38-2 D37-2 D28-2 D27-2 D26-2 D25-2)
    )
    (net CLOCK
      (pins U3-11 J5-5 J1-5 U2-13 A1-19 U1-13)
    )
    (net "Net-(U2-Pad24)"
      (pins U3-14 U2-24)
    )
    (net SEG_2_D
      (pins J4-15 U2-23)
    )
    (net DIG_2_1
      (pins J4-2 U2-11)
    )
    (net SEG_2_DP
      (pins J4-10 U2-22)
    )
    (net DIG_2_5
      (pins J4-6 U2-10)
    )
    (net SEG_2_E
      (pins J4-9 U2-21)
    )
    (net SEG_2_C
      (pins J4-16 U2-20)
    )
    (net DIG_2_7
      (pins J4-8 U2-8)
    )
    (net DIG_2_3
      (pins J4-4 U2-7)
    )
    (net DIG_2_2
      (pins J4-3 U2-6)
    )
    (net SEG_2_G
      (pins J4-14 U2-17)
    )
    (net DIG_2_6
      (pins J4-7 U2-5)
    )
    (net SEG_2_B
      (pins J4-11 U2-16)
    )
    (net SEG_2_F
      (pins J4-13 U2-15)
    )
    (net DIG_2_4
      (pins J4-5 U2-3)
    )
    (net SEG_2_A
      (pins J4-12 U2-14)
    )
    (net DIG_2_0
      (pins J4-1 U2-2)
    )
    (net D1
      (pins J1-2 A1-16)
    )
    (net D0
      (pins J1-1 A1-15)
    )
    (net AREF
      (pins J1-27 A1-30)
    )
    (net A5
      (pins J1-21 A1-14)
    )
    (net A4
      (pins J1-22 A1-13)
    )
    (net D13
      (pins J1-14 A1-28)
    )
    (net A3
      (pins J1-23 A1-12)
    )
    (net D12
      (pins J1-13 A1-27)
    )
    (net A2
      (pins J1-24 A1-11)
    )
    (net D11
      (pins J1-12 A1-26)
    )
    (net A1
      (pins J1-25 A1-10)
    )
    (net D10
      (pins J1-11 A1-25)
    )
    (net A0
      (pins J1-26 A1-9)
    )
    (net D9
      (pins J1-10 A1-24)
    )
    (net VIN
      (pins J1-30 A1-8)
    )
    (net D8
      (pins J1-9 A1-23)
    )
    (net D7
      (pins J1-8 A1-22)
    )
    (net D6
      (pins J1-7 A1-21)
    )
    (net +5V
      (pins R2-1 R1-1 C4-1 C3-1 C2-1 C1-1 U3-16 U3-10 J5-1 J1-32 U2-19 A1-5 U1-19)
    )
    (net D5
      (pins J1-6 A1-20)
    )
    (net +3V3
      (pins J5-2 J1-31 A1-4)
    )
    (net ~RESET
      (pins J1-29 A1-3)
    )
    (net D3
      (pins U3-12 J5-4 J1-4 U2-12 A1-18 U1-12)
    )
    (net IOREF
      (pins J1-28 A1-2)
    )
    (net D2
      (pins J1-3 A1-17 U1-1)
    )
    (net SDA
      (pins J1-20 A1-31)
    )
    (net SCL
      (pins J1-19 A1-32)
    )
    (net DATA_OUT
      (pins U3-9 J5-6)
    )
    (net "Net-(U3-Pad15)"
      (pins U3-15)
    )
    (net "Net-(U3-Pad7)"
      (pins U3-7)
    )
    (net "Net-(U3-Pad6)"
      (pins U3-6)
    )
    (net "Net-(U3-Pad5)"
      (pins U3-5)
    )
    (net "Net-(U3-Pad4)"
      (pins U3-4)
    )
    (net "Net-(U3-Pad3)"
      (pins U3-3)
    )
    (net "Net-(U3-Pad2)"
      (pins U3-2)
    )
    (net "Net-(U3-Pad1)"
      (pins U3-1)
    )
    (net "Net-(R1-Pad2)"
      (pins R1-2 U1-18)
    )
    (net "Net-(R2-Pad2)"
      (pins R2-2 U2-18)
    )
    (class kicad_default "" +3V3 +5V A0 A1 A2 A3 A4 A5 AREF CLOCK D0 D1 D10
      D11 D12 D13 D2 D3 D4 D5 D6 D7 D8 D9 DATA DATA_OUT DIG_0 DIG_1 DIG_1_0
      DIG_1_1 DIG_1_2 DIG_1_3 DIG_1_4 DIG_1_5 DIG_1_6 DIG_1_7 DIG_2 DIG_2_0
      DIG_2_1 DIG_2_2 DIG_2_3 DIG_2_4 DIG_2_5 DIG_2_6 DIG_2_7 DIG_3 DIG_4
      DIG_5 DIG_6 DIG_7 GND IOREF LOAD "Net-(A1-Pad1)" "Net-(A1-Pad10)" "Net-(A1-Pad11)"
      "Net-(A1-Pad12)" "Net-(A1-Pad13)" "Net-(A1-Pad14)" "Net-(A1-Pad15)"
      "Net-(A1-Pad16)" "Net-(A1-Pad17)" "Net-(A1-Pad18)" "Net-(A1-Pad19)"
      "Net-(A1-Pad2)" "Net-(A1-Pad20)" "Net-(A1-Pad21)" "Net-(A1-Pad22)" "Net-(A1-Pad23)"
      "Net-(A1-Pad24)" "Net-(A1-Pad25)" "Net-(A1-Pad26)" "Net-(A1-Pad27)"
      "Net-(A1-Pad28)" "Net-(A1-Pad29)" "Net-(A1-Pad3)" "Net-(A1-Pad30)" "Net-(A1-Pad31)"
      "Net-(A1-Pad32)" "Net-(A1-Pad4)" "Net-(A1-Pad5)" "Net-(A1-Pad6)" "Net-(A1-Pad7)"
      "Net-(A1-Pad8)" "Net-(A1-Pad9)" "Net-(R1-Pad2)" "Net-(R2-Pad2)" "Net-(U1-Pad1)"
      "Net-(U1-Pad12)" "Net-(U1-Pad13)" "Net-(U1-Pad18)" "Net-(U1-Pad19)"
      "Net-(U1-Pad24)" "Net-(U1-Pad4)" "Net-(U2-Pad18)" "Net-(U2-Pad19)" "Net-(U2-Pad24)"
      "Net-(U3-Pad1)" "Net-(U3-Pad15)" "Net-(U3-Pad2)" "Net-(U3-Pad3)" "Net-(U3-Pad4)"
      "Net-(U3-Pad5)" "Net-(U3-Pad6)" "Net-(U3-Pad7)" SCL SDA SEG_1_A SEG_1_B
      SEG_1_C SEG_1_D SEG_1_DP SEG_1_E SEG_1_F SEG_1_G SEG_2_A SEG_2_B SEG_2_C
      SEG_2_D SEG_2_DP SEG_2_E SEG_2_F SEG_2_G SEG_A SEG_B SEG_C SEG_D SEG_DP
      SEG_E SEG_F SEG_G VIN ~RESET
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
