==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversvideofbdevpxa168fb.c_set_pix_fmt_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:24 ; elapsed = 00:02:20 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21664 ; free virtual = 44508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:24 ; elapsed = 00:02:20 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21664 ; free virtual = 44508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:26 ; elapsed = 00:02:22 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21663 ; free virtual = 44508
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:26 ; elapsed = 00:02:22 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21664 ; free virtual = 44508
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:26 ; elapsed = 00:02:22 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21664 ; free virtual = 44508
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:26 ; elapsed = 00:02:22 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21664 ; free virtual = 44508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.85 seconds; current allocated memory: 115.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 115.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 115.938 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:27 ; elapsed = 00:02:22 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21662 ; free virtual = 44507
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.linuxdriversmediaplatformvicodecvicodec-codec.c_ifwht_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.linuxdriversmediaplatformvicodecvicodec-codec.c_ifwht_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.linuxdriversmediaplatformvicodecvicodec-codec.c_ifwht_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversvideofbdevpxa168fb.c_set_pix_fmt_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:01 ; elapsed = 00:09:30 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26955 ; free virtual = 37420
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:01 ; elapsed = 00:09:30 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26955 ; free virtual = 37420
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function 'set_pix_fmt' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversvideofbdevpxa168fb.c_set_pix_fmt_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:16 ; elapsed = 00:10:09 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26956 ; free virtual = 37420
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:16 ; elapsed = 00:10:09 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26956 ; free virtual = 37420
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:17 ; elapsed = 00:10:10 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26956 ; free virtual = 37420
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:17 ; elapsed = 00:10:10 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26956 ; free virtual = 37420
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:17 ; elapsed = 00:10:10 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26952 ; free virtual = 37416
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:17 ; elapsed = 00:10:11 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26952 ; free virtual = 37416
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'set_pix_fmt' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_pix_fmt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 111.93 seconds; current allocated memory: 121.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 121.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_pix_fmt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'set_pix_fmt/var_bits_per_pixel' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'set_pix_fmt/var_transp_offset' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'set_pix_fmt/var_transp_length' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'set_pix_fmt/var_blue_offset' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'set_pix_fmt/var_blue_length' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'set_pix_fmt/var_green_offset' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'set_pix_fmt/var_green_length' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'set_pix_fmt/var_red_offset' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'set_pix_fmt/var_red_length' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'set_pix_fmt/pix_fmt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'set_pix_fmt' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_pix_fmt'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 122.017 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:19 ; elapsed = 00:10:12 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26950 ; free virtual = 37416
INFO: [VHDL 208-304] Generating VHDL RTL for set_pix_fmt.
INFO: [VLOG 209-307] Generating Verilog RTL for set_pix_fmt.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file extr_.linuxdriversvideofbdevpxa168fb.c_set_pix_fmt_with_main.c; skipping it.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.linuxdriversvideofbdevrivariva_hw.c_nv10CalcArbitration_with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.linuxdriversvideofbdevrivariva_hw.c_nv10CalcArbitration_with_main.c/solution1'.
