`timescale 1ps / 1ps
module module_0 (
    input [id_1 : (  id_1  )] id_2,
    input id_3,
    output logic id_4,
    output logic [id_2 : id_3] id_5,
    input logic [id_5 : id_2] id_6,
    output id_7
);
  id_8 id_9 (
      .id_1(id_6),
      .id_4(id_7),
      .id_3(id_6)
  );
endmodule
