--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1763 paths analyzed, 138 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.398ns.
--------------------------------------------------------------------------------
Slack:                  32.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd4_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.267ns (Levels of Logic = 5)
  Clock Path Skew:      -0.096ns (0.628 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd4_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y49.AQ       Tcko                  0.430   tiles/M_selected_tile_q_FSM_FFd4_3
                                                       tiles/M_selected_tile_q_FSM_FFd4_1
    SLICE_X6Y45.B2       net (fanout=3)        1.225   tiles/M_selected_tile_q_FSM_FFd4_1
    SLICE_X6Y45.B        Tilo                  0.235   outdata_40
                                                       tiles/_n0379<12>1
    SLICE_X4Y49.A3       net (fanout=19)       1.186   _n0379[12]
    SLICE_X4Y49.A        Tilo                  0.254   tiles/M_selected_tile_q_FSM_FFd5
                                                       tiles/selector/Msub_n0036_Madd_xor<0>41
    SLICE_X8Y45.B3       net (fanout=6)        1.528   GND_4_o_GND_4_o_sub_13_OUT<2>1
    SLICE_X8Y45.B        Tilo                  0.254   GND_4_o_GND_4_o_sub_13_OUT<5>1
                                                       tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_xor<5>11
    SLICE_X6Y44.CX       net (fanout=2)        0.731   GND_4_o_GND_4_o_sub_13_OUT<5>1
    SLICE_X6Y44.CMUX     Tcxc                  0.192   R_inv4
                                                       R_inv21_SW0
    SLICE_X9Y45.B4       net (fanout=1)        0.859   N41
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.267ns (1.738ns logic, 5.529ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  32.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd5_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.086ns (Levels of Logic = 5)
  Clock Path Skew:      -0.096ns (0.628 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd5_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y48.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd5_4
                                                       tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X6Y45.B4       net (fanout=2)        0.949   tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X6Y45.B        Tilo                  0.235   outdata_40
                                                       tiles/_n0379<12>1
    SLICE_X4Y49.A3       net (fanout=19)       1.186   _n0379[12]
    SLICE_X4Y49.A        Tilo                  0.254   tiles/M_selected_tile_q_FSM_FFd5
                                                       tiles/selector/Msub_n0036_Madd_xor<0>41
    SLICE_X8Y45.B3       net (fanout=6)        1.528   GND_4_o_GND_4_o_sub_13_OUT<2>1
    SLICE_X8Y45.B        Tilo                  0.254   GND_4_o_GND_4_o_sub_13_OUT<5>1
                                                       tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_xor<5>11
    SLICE_X6Y44.CX       net (fanout=2)        0.731   GND_4_o_GND_4_o_sub_13_OUT<5>1
    SLICE_X6Y44.CMUX     Tcxc                  0.192   R_inv4
                                                       R_inv21_SW0
    SLICE_X9Y45.B4       net (fanout=1)        0.859   N41
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.086ns (1.833ns logic, 5.253ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  32.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd3_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.082ns (Levels of Logic = 5)
  Clock Path Skew:      -0.095ns (0.628 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd3_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.AQ       Tcko                  0.476   tiles/M_selected_tile_q_FSM_FFd3_3
                                                       tiles/M_selected_tile_q_FSM_FFd3_1
    SLICE_X6Y45.B3       net (fanout=2)        0.994   tiles/M_selected_tile_q_FSM_FFd3_1
    SLICE_X6Y45.B        Tilo                  0.235   outdata_40
                                                       tiles/_n0379<12>1
    SLICE_X4Y49.A3       net (fanout=19)       1.186   _n0379[12]
    SLICE_X4Y49.A        Tilo                  0.254   tiles/M_selected_tile_q_FSM_FFd5
                                                       tiles/selector/Msub_n0036_Madd_xor<0>41
    SLICE_X8Y45.B3       net (fanout=6)        1.528   GND_4_o_GND_4_o_sub_13_OUT<2>1
    SLICE_X8Y45.B        Tilo                  0.254   GND_4_o_GND_4_o_sub_13_OUT<5>1
                                                       tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_xor<5>11
    SLICE_X6Y44.CX       net (fanout=2)        0.731   GND_4_o_GND_4_o_sub_13_OUT<5>1
    SLICE_X6Y44.CMUX     Tcxc                  0.192   R_inv4
                                                       R_inv21_SW0
    SLICE_X9Y45.B4       net (fanout=1)        0.859   N41
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.082ns (1.784ns logic, 5.298ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  32.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd4_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.932ns (Levels of Logic = 5)
  Clock Path Skew:      -0.096ns (0.628 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd4_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y49.AQ       Tcko                  0.430   tiles/M_selected_tile_q_FSM_FFd4_3
                                                       tiles/M_selected_tile_q_FSM_FFd4_1
    SLICE_X6Y45.B2       net (fanout=3)        1.225   tiles/M_selected_tile_q_FSM_FFd4_1
    SLICE_X6Y45.B        Tilo                  0.235   outdata_40
                                                       tiles/_n0379<12>1
    SLICE_X5Y44.C1       net (fanout=19)       0.911   _n0379[12]
    SLICE_X5Y44.C        Tilo                  0.259   R_inv17
                                                       R_inv16_SW0
    SLICE_X5Y44.A3       net (fanout=1)        1.289   N147
    SLICE_X5Y44.A        Tilo                  0.259   R_inv17
                                                       R_inv16
    SLICE_X5Y44.B5       net (fanout=1)        0.440   R_inv16
    SLICE_X5Y44.B        Tilo                  0.259   R_inv17
                                                       R_inv19
    SLICE_X9Y45.B1       net (fanout=1)        1.252   R_inv19
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.932ns (1.815ns logic, 5.117ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  32.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd3_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.907ns (Levels of Logic = 5)
  Clock Path Skew:      -0.095ns (0.628 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd3_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.AQ       Tcko                  0.476   tiles/M_selected_tile_q_FSM_FFd3_3
                                                       tiles/M_selected_tile_q_FSM_FFd3_1
    SLICE_X7Y47.B2       net (fanout=2)        1.146   tiles/M_selected_tile_q_FSM_FFd3_1
    SLICE_X7Y47.B        Tilo                  0.259   tiles/_n0379[4]
                                                       tiles/M_selected_tile_q__n0379<4>1
    SLICE_X3Y47.A1       net (fanout=3)        1.312   tiles/_n0379[4]
    SLICE_X3Y47.A        Tilo                  0.259   tiles/_n0379[5]
                                                       tiles/selector/Msub_n0036_Madd_lut<0>51
    SLICE_X8Y45.B5       net (fanout=2)        1.046   tiles/selector/Msub_n0036_Madd_lut<0>5
    SLICE_X8Y45.B        Tilo                  0.254   GND_4_o_GND_4_o_sub_13_OUT<5>1
                                                       tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_xor<5>11
    SLICE_X6Y44.CX       net (fanout=2)        0.731   GND_4_o_GND_4_o_sub_13_OUT<5>1
    SLICE_X6Y44.CMUX     Tcxc                  0.192   R_inv4
                                                       R_inv21_SW0
    SLICE_X9Y45.B4       net (fanout=1)        0.859   N41
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.907ns (1.813ns logic, 5.094ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  33.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd5_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.751ns (Levels of Logic = 5)
  Clock Path Skew:      -0.096ns (0.628 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd5_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y48.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd5_4
                                                       tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X6Y45.B4       net (fanout=2)        0.949   tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X6Y45.B        Tilo                  0.235   outdata_40
                                                       tiles/_n0379<12>1
    SLICE_X5Y44.C1       net (fanout=19)       0.911   _n0379[12]
    SLICE_X5Y44.C        Tilo                  0.259   R_inv17
                                                       R_inv16_SW0
    SLICE_X5Y44.A3       net (fanout=1)        1.289   N147
    SLICE_X5Y44.A        Tilo                  0.259   R_inv17
                                                       R_inv16
    SLICE_X5Y44.B5       net (fanout=1)        0.440   R_inv16
    SLICE_X5Y44.B        Tilo                  0.259   R_inv17
                                                       R_inv19
    SLICE_X9Y45.B1       net (fanout=1)        1.252   R_inv19
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.751ns (1.910ns logic, 4.841ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  33.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.750ns (Levels of Logic = 5)
  Clock Path Skew:      -0.096ns (0.628 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.BQ       Tcko                  0.430   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X6Y45.B5       net (fanout=10)       0.708   tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X6Y45.B        Tilo                  0.235   outdata_40
                                                       tiles/_n0379<12>1
    SLICE_X4Y49.A3       net (fanout=19)       1.186   _n0379[12]
    SLICE_X4Y49.A        Tilo                  0.254   tiles/M_selected_tile_q_FSM_FFd5
                                                       tiles/selector/Msub_n0036_Madd_xor<0>41
    SLICE_X8Y45.B3       net (fanout=6)        1.528   GND_4_o_GND_4_o_sub_13_OUT<2>1
    SLICE_X8Y45.B        Tilo                  0.254   GND_4_o_GND_4_o_sub_13_OUT<5>1
                                                       tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_xor<5>11
    SLICE_X6Y44.CX       net (fanout=2)        0.731   GND_4_o_GND_4_o_sub_13_OUT<5>1
    SLICE_X6Y44.CMUX     Tcxc                  0.192   R_inv4
                                                       R_inv21_SW0
    SLICE_X9Y45.B4       net (fanout=1)        0.859   N41
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.750ns (1.738ns logic, 5.012ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  33.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd3_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.747ns (Levels of Logic = 5)
  Clock Path Skew:      -0.095ns (0.628 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd3_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.AQ       Tcko                  0.476   tiles/M_selected_tile_q_FSM_FFd3_3
                                                       tiles/M_selected_tile_q_FSM_FFd3_1
    SLICE_X6Y45.B3       net (fanout=2)        0.994   tiles/M_selected_tile_q_FSM_FFd3_1
    SLICE_X6Y45.B        Tilo                  0.235   outdata_40
                                                       tiles/_n0379<12>1
    SLICE_X5Y44.C1       net (fanout=19)       0.911   _n0379[12]
    SLICE_X5Y44.C        Tilo                  0.259   R_inv17
                                                       R_inv16_SW0
    SLICE_X5Y44.A3       net (fanout=1)        1.289   N147
    SLICE_X5Y44.A        Tilo                  0.259   R_inv17
                                                       R_inv16
    SLICE_X5Y44.B5       net (fanout=1)        0.440   R_inv16
    SLICE_X5Y44.B        Tilo                  0.259   R_inv17
                                                       R_inv19
    SLICE_X9Y45.B1       net (fanout=1)        1.252   R_inv19
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.747ns (1.861ns logic, 4.886ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  33.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd2_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.702ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd2_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.AQ       Tcko                  0.430   tiles/M_selected_tile_q_FSM_FFd2_3
                                                       tiles/M_selected_tile_q_FSM_FFd2_1
    SLICE_X6Y45.B6       net (fanout=5)        0.660   tiles/M_selected_tile_q_FSM_FFd2_1
    SLICE_X6Y45.B        Tilo                  0.235   outdata_40
                                                       tiles/_n0379<12>1
    SLICE_X4Y49.A3       net (fanout=19)       1.186   _n0379[12]
    SLICE_X4Y49.A        Tilo                  0.254   tiles/M_selected_tile_q_FSM_FFd5
                                                       tiles/selector/Msub_n0036_Madd_xor<0>41
    SLICE_X8Y45.B3       net (fanout=6)        1.528   GND_4_o_GND_4_o_sub_13_OUT<2>1
    SLICE_X8Y45.B        Tilo                  0.254   GND_4_o_GND_4_o_sub_13_OUT<5>1
                                                       tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_xor<5>11
    SLICE_X6Y44.CX       net (fanout=2)        0.731   GND_4_o_GND_4_o_sub_13_OUT<5>1
    SLICE_X6Y44.CMUX     Tcxc                  0.192   R_inv4
                                                       R_inv21_SW0
    SLICE_X9Y45.B4       net (fanout=1)        0.859   N41
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.702ns (1.738ns logic, 4.964ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  33.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd5_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.577ns (Levels of Logic = 5)
  Clock Path Skew:      -0.096ns (0.628 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd5_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y48.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd5_4
                                                       tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X7Y47.B1       net (fanout=2)        0.767   tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X7Y47.B        Tilo                  0.259   tiles/_n0379[4]
                                                       tiles/M_selected_tile_q__n0379<4>1
    SLICE_X3Y47.A1       net (fanout=3)        1.312   tiles/_n0379[4]
    SLICE_X3Y47.A        Tilo                  0.259   tiles/_n0379[5]
                                                       tiles/selector/Msub_n0036_Madd_lut<0>51
    SLICE_X8Y45.B5       net (fanout=2)        1.046   tiles/selector/Msub_n0036_Madd_lut<0>5
    SLICE_X8Y45.B        Tilo                  0.254   GND_4_o_GND_4_o_sub_13_OUT<5>1
                                                       tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_xor<5>11
    SLICE_X6Y44.CX       net (fanout=2)        0.731   GND_4_o_GND_4_o_sub_13_OUT<5>1
    SLICE_X6Y44.CMUX     Tcxc                  0.192   R_inv4
                                                       R_inv21_SW0
    SLICE_X9Y45.B4       net (fanout=1)        0.859   N41
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.577ns (1.862ns logic, 4.715ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  33.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd3_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.424ns (Levels of Logic = 4)
  Clock Path Skew:      -0.095ns (0.628 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd3_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.AQ       Tcko                  0.476   tiles/M_selected_tile_q_FSM_FFd3_3
                                                       tiles/M_selected_tile_q_FSM_FFd3_1
    SLICE_X7Y47.B2       net (fanout=2)        1.146   tiles/M_selected_tile_q_FSM_FFd3_1
    SLICE_X7Y47.B        Tilo                  0.259   tiles/_n0379[4]
                                                       tiles/M_selected_tile_q__n0379<4>1
    SLICE_X3Y47.A1       net (fanout=3)        1.312   tiles/_n0379[4]
    SLICE_X3Y47.A        Tilo                  0.259   tiles/_n0379[5]
                                                       tiles/selector/Msub_n0036_Madd_lut<0>51
    SLICE_X11Y45.B2      net (fanout=2)        1.582   tiles/selector/Msub_n0036_Madd_lut<0>5
    SLICE_X11Y45.B       Tilo                  0.259   GND_4_o_GND_4_o_sub_13_OUT<4>1
                                                       tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_xor<4>11
    SLICE_X9Y45.B3       net (fanout=1)        0.758   GND_4_o_GND_4_o_sub_13_OUT<4>1
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.424ns (1.626ns logic, 4.798ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  33.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.415ns (Levels of Logic = 5)
  Clock Path Skew:      -0.096ns (0.628 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.BQ       Tcko                  0.430   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X6Y45.B5       net (fanout=10)       0.708   tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X6Y45.B        Tilo                  0.235   outdata_40
                                                       tiles/_n0379<12>1
    SLICE_X5Y44.C1       net (fanout=19)       0.911   _n0379[12]
    SLICE_X5Y44.C        Tilo                  0.259   R_inv17
                                                       R_inv16_SW0
    SLICE_X5Y44.A3       net (fanout=1)        1.289   N147
    SLICE_X5Y44.A        Tilo                  0.259   R_inv17
                                                       R_inv16
    SLICE_X5Y44.B5       net (fanout=1)        0.440   R_inv16
    SLICE_X5Y44.B        Tilo                  0.259   R_inv17
                                                       R_inv19
    SLICE_X9Y45.B1       net (fanout=1)        1.252   R_inv19
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.415ns (1.815ns logic, 4.600ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  33.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd4_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.412ns (Levels of Logic = 4)
  Clock Path Skew:      -0.096ns (0.628 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd4_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y49.AQ       Tcko                  0.430   tiles/M_selected_tile_q_FSM_FFd4_3
                                                       tiles/M_selected_tile_q_FSM_FFd4_1
    SLICE_X6Y45.B2       net (fanout=3)        1.225   tiles/M_selected_tile_q_FSM_FFd4_1
    SLICE_X6Y45.B        Tilo                  0.235   outdata_40
                                                       tiles/_n0379<12>1
    SLICE_X4Y49.A3       net (fanout=19)       1.186   _n0379[12]
    SLICE_X4Y49.A        Tilo                  0.254   tiles/M_selected_tile_q_FSM_FFd5
                                                       tiles/selector/Msub_n0036_Madd_xor<0>41
    SLICE_X11Y45.B1      net (fanout=6)        1.692   GND_4_o_GND_4_o_sub_13_OUT<2>1
    SLICE_X11Y45.B       Tilo                  0.259   GND_4_o_GND_4_o_sub_13_OUT<4>1
                                                       tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_xor<4>11
    SLICE_X9Y45.B3       net (fanout=1)        0.758   GND_4_o_GND_4_o_sub_13_OUT<4>1
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.412ns (1.551ns logic, 4.861ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  33.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd4_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.381ns (Levels of Logic = 5)
  Clock Path Skew:      -0.096ns (0.628 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd4_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y49.AQ       Tcko                  0.430   tiles/M_selected_tile_q_FSM_FFd4_3
                                                       tiles/M_selected_tile_q_FSM_FFd4_1
    SLICE_X7Y47.B5       net (fanout=3)        0.666   tiles/M_selected_tile_q_FSM_FFd4_1
    SLICE_X7Y47.B        Tilo                  0.259   tiles/_n0379[4]
                                                       tiles/M_selected_tile_q__n0379<4>1
    SLICE_X3Y47.A1       net (fanout=3)        1.312   tiles/_n0379[4]
    SLICE_X3Y47.A        Tilo                  0.259   tiles/_n0379[5]
                                                       tiles/selector/Msub_n0036_Madd_lut<0>51
    SLICE_X8Y45.B5       net (fanout=2)        1.046   tiles/selector/Msub_n0036_Madd_lut<0>5
    SLICE_X8Y45.B        Tilo                  0.254   GND_4_o_GND_4_o_sub_13_OUT<5>1
                                                       tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_xor<5>11
    SLICE_X6Y44.CX       net (fanout=2)        0.731   GND_4_o_GND_4_o_sub_13_OUT<5>1
    SLICE_X6Y44.CMUX     Tcxc                  0.192   R_inv4
                                                       R_inv21_SW0
    SLICE_X9Y45.B4       net (fanout=1)        0.859   N41
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.381ns (1.767ns logic, 4.614ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  33.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.315ns (Levels of Logic = 5)
  Clock Path Skew:      -0.096ns (0.628 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.BQ       Tcko                  0.430   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y47.B3       net (fanout=10)       0.600   tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y47.B        Tilo                  0.259   tiles/_n0379[4]
                                                       tiles/M_selected_tile_q__n0379<4>1
    SLICE_X3Y47.A1       net (fanout=3)        1.312   tiles/_n0379[4]
    SLICE_X3Y47.A        Tilo                  0.259   tiles/_n0379[5]
                                                       tiles/selector/Msub_n0036_Madd_lut<0>51
    SLICE_X8Y45.B5       net (fanout=2)        1.046   tiles/selector/Msub_n0036_Madd_lut<0>5
    SLICE_X8Y45.B        Tilo                  0.254   GND_4_o_GND_4_o_sub_13_OUT<5>1
                                                       tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_xor<5>11
    SLICE_X6Y44.CX       net (fanout=2)        0.731   GND_4_o_GND_4_o_sub_13_OUT<5>1
    SLICE_X6Y44.CMUX     Tcxc                  0.192   R_inv4
                                                       R_inv21_SW0
    SLICE_X9Y45.B4       net (fanout=1)        0.859   N41
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.315ns (1.767ns logic, 4.548ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  33.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd2_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.367ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd2_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.AQ       Tcko                  0.430   tiles/M_selected_tile_q_FSM_FFd2_3
                                                       tiles/M_selected_tile_q_FSM_FFd2_1
    SLICE_X6Y45.B6       net (fanout=5)        0.660   tiles/M_selected_tile_q_FSM_FFd2_1
    SLICE_X6Y45.B        Tilo                  0.235   outdata_40
                                                       tiles/_n0379<12>1
    SLICE_X5Y44.C1       net (fanout=19)       0.911   _n0379[12]
    SLICE_X5Y44.C        Tilo                  0.259   R_inv17
                                                       R_inv16_SW0
    SLICE_X5Y44.A3       net (fanout=1)        1.289   N147
    SLICE_X5Y44.A        Tilo                  0.259   R_inv17
                                                       R_inv16
    SLICE_X5Y44.B5       net (fanout=1)        0.440   R_inv16
    SLICE_X5Y44.B        Tilo                  0.259   R_inv17
                                                       R_inv19
    SLICE_X9Y45.B1       net (fanout=1)        1.252   R_inv19
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.367ns (1.815ns logic, 4.552ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  33.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd5_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.231ns (Levels of Logic = 4)
  Clock Path Skew:      -0.096ns (0.628 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd5_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y48.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd5_4
                                                       tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X6Y45.B4       net (fanout=2)        0.949   tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X6Y45.B        Tilo                  0.235   outdata_40
                                                       tiles/_n0379<12>1
    SLICE_X4Y49.A3       net (fanout=19)       1.186   _n0379[12]
    SLICE_X4Y49.A        Tilo                  0.254   tiles/M_selected_tile_q_FSM_FFd5
                                                       tiles/selector/Msub_n0036_Madd_xor<0>41
    SLICE_X11Y45.B1      net (fanout=6)        1.692   GND_4_o_GND_4_o_sub_13_OUT<2>1
    SLICE_X11Y45.B       Tilo                  0.259   GND_4_o_GND_4_o_sub_13_OUT<4>1
                                                       tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_xor<4>11
    SLICE_X9Y45.B3       net (fanout=1)        0.758   GND_4_o_GND_4_o_sub_13_OUT<4>1
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.231ns (1.646ns logic, 4.585ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  33.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd3_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.227ns (Levels of Logic = 4)
  Clock Path Skew:      -0.095ns (0.628 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd3_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.AQ       Tcko                  0.476   tiles/M_selected_tile_q_FSM_FFd3_3
                                                       tiles/M_selected_tile_q_FSM_FFd3_1
    SLICE_X6Y45.B3       net (fanout=2)        0.994   tiles/M_selected_tile_q_FSM_FFd3_1
    SLICE_X6Y45.B        Tilo                  0.235   outdata_40
                                                       tiles/_n0379<12>1
    SLICE_X4Y49.A3       net (fanout=19)       1.186   _n0379[12]
    SLICE_X4Y49.A        Tilo                  0.254   tiles/M_selected_tile_q_FSM_FFd5
                                                       tiles/selector/Msub_n0036_Madd_xor<0>41
    SLICE_X11Y45.B1      net (fanout=6)        1.692   GND_4_o_GND_4_o_sub_13_OUT<2>1
    SLICE_X11Y45.B       Tilo                  0.259   GND_4_o_GND_4_o_sub_13_OUT<4>1
                                                       tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_xor<4>11
    SLICE_X9Y45.B3       net (fanout=1)        0.758   GND_4_o_GND_4_o_sub_13_OUT<4>1
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.227ns (1.597ns logic, 4.630ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  33.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd4_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.223ns (Levels of Logic = 4)
  Clock Path Skew:      -0.096ns (0.628 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd4_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y49.AQ       Tcko                  0.430   tiles/M_selected_tile_q_FSM_FFd4_3
                                                       tiles/M_selected_tile_q_FSM_FFd4_1
    SLICE_X6Y45.B2       net (fanout=3)        1.225   tiles/M_selected_tile_q_FSM_FFd4_1
    SLICE_X6Y45.B        Tilo                  0.235   outdata_40
                                                       tiles/_n0379<12>1
    SLICE_X8Y45.D1       net (fanout=19)       0.976   _n0379[12]
    SLICE_X8Y45.CMUX     Topdc                 0.456   GND_4_o_GND_4_o_sub_13_OUT<5>1
                                                       tiles/selector/Msub_n0036_Madd_xor<0>51_F
                                                       tiles/selector/Msub_n0036_Madd_xor<0>51
    SLICE_X6Y44.D2       net (fanout=6)        1.267   Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_lut[3]
    SLICE_X6Y44.CMUX     Topdc                 0.402   R_inv4
                                                       R_inv21_SW0_F
                                                       R_inv21_SW0
    SLICE_X9Y45.B4       net (fanout=1)        0.859   N41
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.223ns (1.896ns logic, 4.327ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  33.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd4_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.166ns (Levels of Logic = 4)
  Clock Path Skew:      -0.096ns (0.628 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd4_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y49.AQ       Tcko                  0.430   tiles/M_selected_tile_q_FSM_FFd4_3
                                                       tiles/M_selected_tile_q_FSM_FFd4_1
    SLICE_X6Y45.B2       net (fanout=3)        1.225   tiles/M_selected_tile_q_FSM_FFd4_1
    SLICE_X6Y45.B        Tilo                  0.235   outdata_40
                                                       tiles/_n0379<12>1
    SLICE_X4Y49.A3       net (fanout=19)       1.186   _n0379[12]
    SLICE_X4Y49.A        Tilo                  0.254   tiles/M_selected_tile_q_FSM_FFd5
                                                       tiles/selector/Msub_n0036_Madd_xor<0>41
    SLICE_X9Y44.B4       net (fanout=6)        1.290   GND_4_o_GND_4_o_sub_13_OUT<2>1
    SLICE_X9Y44.B        Tilo                  0.259   N141
                                                       R_inv15
    SLICE_X9Y45.B2       net (fanout=1)        0.914   R_inv15
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.166ns (1.551ns logic, 4.615ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  33.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd4_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.157ns (Levels of Logic = 4)
  Clock Path Skew:      -0.096ns (0.628 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd4_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y49.AQ       Tcko                  0.430   tiles/M_selected_tile_q_FSM_FFd4_3
                                                       tiles/M_selected_tile_q_FSM_FFd4_1
    SLICE_X6Y45.B2       net (fanout=3)        1.225   tiles/M_selected_tile_q_FSM_FFd4_1
    SLICE_X6Y45.B        Tilo                  0.235   outdata_40
                                                       tiles/_n0379<12>1
    SLICE_X4Y49.A3       net (fanout=19)       1.186   _n0379[12]
    SLICE_X4Y49.A        Tilo                  0.254   tiles/M_selected_tile_q_FSM_FFd5
                                                       tiles/selector/Msub_n0036_Madd_xor<0>41
    SLICE_X5Y44.B3       net (fanout=6)        0.943   GND_4_o_GND_4_o_sub_13_OUT<2>1
    SLICE_X5Y44.B        Tilo                  0.259   R_inv17
                                                       R_inv19
    SLICE_X9Y45.B1       net (fanout=1)        1.252   R_inv19
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.157ns (1.551ns logic, 4.606ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  33.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd3_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.146ns (Levels of Logic = 6)
  Clock Path Skew:      -0.095ns (0.628 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd3_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.AQ       Tcko                  0.476   tiles/M_selected_tile_q_FSM_FFd3_3
                                                       tiles/M_selected_tile_q_FSM_FFd3_1
    SLICE_X7Y47.B2       net (fanout=2)        1.146   tiles/M_selected_tile_q_FSM_FFd3_1
    SLICE_X7Y47.B        Tilo                  0.259   tiles/_n0379[4]
                                                       tiles/M_selected_tile_q__n0379<4>1
    SLICE_X7Y47.A5       net (fanout=3)        0.244   tiles/_n0379[4]
    SLICE_X7Y47.A        Tilo                  0.259   tiles/_n0379[4]
                                                       tiles/selector/Msub_n0036_Madd_lut<0>41
    SLICE_X8Y45.A6       net (fanout=1)        0.657   tiles/selector/Msub_n0036_Madd_lut<0>4
    SLICE_X8Y45.A        Tilo                  0.254   GND_4_o_GND_4_o_sub_13_OUT<5>1
                                                       tiles/selector/Msub_n0036_Madd_cy<0>51
    SLICE_X8Y45.B4       net (fanout=2)        0.442   tiles/selector/Msub_n0036_Madd_cy<0>4
    SLICE_X8Y45.B        Tilo                  0.254   GND_4_o_GND_4_o_sub_13_OUT<5>1
                                                       tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_xor<5>11
    SLICE_X6Y44.CX       net (fanout=2)        0.731   GND_4_o_GND_4_o_sub_13_OUT<5>1
    SLICE_X6Y44.CMUX     Tcxc                  0.192   R_inv4
                                                       R_inv21_SW0
    SLICE_X9Y45.B4       net (fanout=1)        0.859   N41
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.146ns (2.067ns logic, 4.079ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  33.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd5_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.094ns (Levels of Logic = 4)
  Clock Path Skew:      -0.096ns (0.628 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd5_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y48.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd5_4
                                                       tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X7Y47.B1       net (fanout=2)        0.767   tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X7Y47.B        Tilo                  0.259   tiles/_n0379[4]
                                                       tiles/M_selected_tile_q__n0379<4>1
    SLICE_X3Y47.A1       net (fanout=3)        1.312   tiles/_n0379[4]
    SLICE_X3Y47.A        Tilo                  0.259   tiles/_n0379[5]
                                                       tiles/selector/Msub_n0036_Madd_lut<0>51
    SLICE_X11Y45.B2      net (fanout=2)        1.582   tiles/selector/Msub_n0036_Madd_lut<0>5
    SLICE_X11Y45.B       Tilo                  0.259   GND_4_o_GND_4_o_sub_13_OUT<4>1
                                                       tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_xor<4>11
    SLICE_X9Y45.B3       net (fanout=1)        0.758   GND_4_o_GND_4_o_sub_13_OUT<4>1
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.094ns (1.675ns logic, 4.419ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  33.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd2_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.175ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd2_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.AQ       Tcko                  0.430   tiles/M_selected_tile_q_FSM_FFd2_3
                                                       tiles/M_selected_tile_q_FSM_FFd2_1
    SLICE_X7Y47.B6       net (fanout=5)        0.460   tiles/M_selected_tile_q_FSM_FFd2_1
    SLICE_X7Y47.B        Tilo                  0.259   tiles/_n0379[4]
                                                       tiles/M_selected_tile_q__n0379<4>1
    SLICE_X3Y47.A1       net (fanout=3)        1.312   tiles/_n0379[4]
    SLICE_X3Y47.A        Tilo                  0.259   tiles/_n0379[5]
                                                       tiles/selector/Msub_n0036_Madd_lut<0>51
    SLICE_X8Y45.B5       net (fanout=2)        1.046   tiles/selector/Msub_n0036_Madd_lut<0>5
    SLICE_X8Y45.B        Tilo                  0.254   GND_4_o_GND_4_o_sub_13_OUT<5>1
                                                       tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_xor<5>11
    SLICE_X6Y44.CX       net (fanout=2)        0.731   GND_4_o_GND_4_o_sub_13_OUT<5>1
    SLICE_X6Y44.CMUX     Tcxc                  0.192   R_inv4
                                                       R_inv21_SW0
    SLICE_X9Y45.B4       net (fanout=1)        0.859   N41
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.175ns (1.767ns logic, 4.408ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  33.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd4_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.058ns (Levels of Logic = 5)
  Clock Path Skew:      -0.096ns (0.628 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd4_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y49.AQ       Tcko                  0.430   tiles/M_selected_tile_q_FSM_FFd4_3
                                                       tiles/M_selected_tile_q_FSM_FFd4_1
    SLICE_X6Y45.B2       net (fanout=3)        1.225   tiles/M_selected_tile_q_FSM_FFd4_1
    SLICE_X6Y45.B        Tilo                  0.235   outdata_40
                                                       tiles/_n0379<12>1
    SLICE_X7Y43.B5       net (fanout=19)       0.515   _n0379[12]
    SLICE_X7Y43.B        Tilo                  0.259   tiles/selector/base/_n0215<20>1
                                                       R_inv12_SW0
    SLICE_X7Y43.A3       net (fanout=1)        0.564   N143
    SLICE_X7Y43.A        Tilo                  0.259   tiles/selector/base/_n0215<20>1
                                                       R_inv12
    SLICE_X9Y44.B1       net (fanout=1)        1.025   R_inv12
    SLICE_X9Y44.B        Tilo                  0.259   N141
                                                       R_inv15
    SLICE_X9Y45.B2       net (fanout=1)        0.914   R_inv15
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.058ns (1.815ns logic, 4.243ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  33.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd5_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.042ns (Levels of Logic = 4)
  Clock Path Skew:      -0.096ns (0.628 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd5_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y48.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd5_4
                                                       tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X6Y45.B4       net (fanout=2)        0.949   tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X6Y45.B        Tilo                  0.235   outdata_40
                                                       tiles/_n0379<12>1
    SLICE_X8Y45.D1       net (fanout=19)       0.976   _n0379[12]
    SLICE_X8Y45.CMUX     Topdc                 0.456   GND_4_o_GND_4_o_sub_13_OUT<5>1
                                                       tiles/selector/Msub_n0036_Madd_xor<0>51_F
                                                       tiles/selector/Msub_n0036_Madd_xor<0>51
    SLICE_X6Y44.D2       net (fanout=6)        1.267   Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_lut[3]
    SLICE_X6Y44.CMUX     Topdc                 0.402   R_inv4
                                                       R_inv21_SW0_F
                                                       R_inv21_SW0
    SLICE_X9Y45.B4       net (fanout=1)        0.859   N41
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.042ns (1.991ns logic, 4.051ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  33.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd3_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.038ns (Levels of Logic = 4)
  Clock Path Skew:      -0.095ns (0.628 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd3_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.AQ       Tcko                  0.476   tiles/M_selected_tile_q_FSM_FFd3_3
                                                       tiles/M_selected_tile_q_FSM_FFd3_1
    SLICE_X6Y45.B3       net (fanout=2)        0.994   tiles/M_selected_tile_q_FSM_FFd3_1
    SLICE_X6Y45.B        Tilo                  0.235   outdata_40
                                                       tiles/_n0379<12>1
    SLICE_X8Y45.D1       net (fanout=19)       0.976   _n0379[12]
    SLICE_X8Y45.CMUX     Topdc                 0.456   GND_4_o_GND_4_o_sub_13_OUT<5>1
                                                       tiles/selector/Msub_n0036_Madd_xor<0>51_F
                                                       tiles/selector/Msub_n0036_Madd_xor<0>51
    SLICE_X6Y44.D2       net (fanout=6)        1.267   Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_lut[3]
    SLICE_X6Y44.CMUX     Topdc                 0.402   R_inv4
                                                       R_inv21_SW0_F
                                                       R_inv21_SW0
    SLICE_X9Y45.B4       net (fanout=1)        0.859   N41
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.038ns (1.942ns logic, 4.096ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  33.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd4 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.035ns (Levels of Logic = 4)
  Clock Path Skew:      -0.096ns (0.628 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd4 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y49.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd5
                                                       tiles/M_selected_tile_q_FSM_FFd4
    SLICE_X4Y49.D1       net (fanout=29)       1.593   tiles/M_selected_tile_q_FSM_FFd4
    SLICE_X4Y49.D        Tilo                  0.254   tiles/M_selected_tile_q_FSM_FFd5
                                                       tiles/selector/Msub_n0036_Madd41
    SLICE_X8Y45.B1       net (fanout=1)        1.254   tiles/selector/Msub_n0036_Madd4
    SLICE_X8Y45.B        Tilo                  0.254   GND_4_o_GND_4_o_sub_13_OUT<5>1
                                                       tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_xor<5>11
    SLICE_X6Y44.CX       net (fanout=2)        0.731   GND_4_o_GND_4_o_sub_13_OUT<5>1
    SLICE_X6Y44.CMUX     Tcxc                  0.192   R_inv4
                                                       R_inv21_SW0
    SLICE_X9Y45.B4       net (fanout=1)        0.859   N41
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.035ns (1.598ns logic, 4.437ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  33.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd3_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.026ns (Levels of Logic = 5)
  Clock Path Skew:      -0.095ns (0.628 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd3_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.BQ       Tcko                  0.476   tiles/M_selected_tile_q_FSM_FFd3_3
                                                       tiles/M_selected_tile_q_FSM_FFd3_2
    SLICE_X2Y46.D1       net (fanout=15)       1.495   tiles/M_selected_tile_q_FSM_FFd3_2
    SLICE_X2Y46.D        Tilo                  0.235   tiles/_n0379[17]
                                                       tiles/M_selected_tile_q__n0379<17>1
    SLICE_X2Y46.B1       net (fanout=2)        0.549   tiles/_n0379[17]
    SLICE_X2Y46.B        Tilo                  0.235   tiles/_n0379[17]
                                                       tiles/selector/M_hvsync_CounterY[8]_GND_4_o_LessThan_8_o13_SW1
    SLICE_X2Y45.C2       net (fanout=3)        0.693   tiles/selector/N47
    SLICE_X2Y45.C        Tilo                  0.235   tiles/selector/N48
                                                       tiles/selector/BUS_0001_GND_4_o_AND_4_o8_SW0
    SLICE_X9Y45.A5       net (fanout=1)        1.333   N134
    SLICE_X9Y45.A        Tilo                  0.259   vga_B_OBUF
                                                       vga_R_rstpot_SW0
    SLICE_X9Y45.B6       net (fanout=1)        0.143   N132
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      6.026ns (1.813ns logic, 4.213ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  33.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd5_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.985ns (Levels of Logic = 4)
  Clock Path Skew:      -0.096ns (0.628 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd5_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y48.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd5_4
                                                       tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X6Y45.B4       net (fanout=2)        0.949   tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X6Y45.B        Tilo                  0.235   outdata_40
                                                       tiles/_n0379<12>1
    SLICE_X4Y49.A3       net (fanout=19)       1.186   _n0379[12]
    SLICE_X4Y49.A        Tilo                  0.254   tiles/M_selected_tile_q_FSM_FFd5
                                                       tiles/selector/Msub_n0036_Madd_xor<0>41
    SLICE_X9Y44.B4       net (fanout=6)        1.290   GND_4_o_GND_4_o_sub_13_OUT<2>1
    SLICE_X9Y44.B        Tilo                  0.259   N141
                                                       R_inv15
    SLICE_X9Y45.B2       net (fanout=1)        0.914   R_inv15
    SLICE_X9Y45.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      5.985ns (1.646ns logic, 4.339ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: io_led_0/CLK0
  Logical resource: io_led_0/CK0
  Location pin: OLOGIC_X12Y46.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: io_led_1/CLK0
  Logical resource: io_led_1/CK0
  Location pin: OLOGIC_X12Y47.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: io_led_2/CLK0
  Logical resource: io_led_2/CK0
  Location pin: OLOGIC_X12Y34.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: io_led_3/CLK0
  Logical resource: io_led_3/CK0
  Location pin: OLOGIC_X12Y35.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: io_led_4/CLK0
  Logical resource: io_led_4/CK0
  Location pin: OLOGIC_X12Y32.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: io_led_5/CLK0
  Logical resource: io_led_5/CK0
  Location pin: OLOGIC_X12Y33.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterY_3/CLK
  Logical resource: syncgen/CounterY_0/CK
  Location pin: SLICE_X4Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterY_3/CLK
  Logical resource: syncgen/CounterY_1/CK
  Location pin: SLICE_X4Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterY_3/CLK
  Logical resource: syncgen/CounterY_2/CK
  Location pin: SLICE_X4Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterY_3/CLK
  Logical resource: syncgen/CounterY_3/CK
  Location pin: SLICE_X4Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterY_7/CLK
  Logical resource: syncgen/CounterY_4/CK
  Location pin: SLICE_X4Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterY_7/CLK
  Logical resource: syncgen/CounterY_5/CK
  Location pin: SLICE_X4Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterY_7/CLK
  Logical resource: syncgen/CounterY_6/CK
  Location pin: SLICE_X4Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterY_7/CLK
  Logical resource: syncgen/CounterY_7/CK
  Location pin: SLICE_X4Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterY_8/CLK
  Logical resource: syncgen/CounterY_8/CK
  Location pin: SLICE_X4Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/M_selected_tile_q_FSM_FFd5_4/CLK
  Logical resource: tiles/M_selected_tile_q_FSM_FFd5_1/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/M_selected_tile_q_FSM_FFd5_4/CLK
  Logical resource: tiles/M_selected_tile_q_FSM_FFd5_3/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/M_selected_tile_q_FSM_FFd5_4/CLK
  Logical resource: tiles/M_selected_tile_q_FSM_FFd5_4/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/M_selected_tile_q_FSM_FFd5/CLK
  Logical resource: tiles/M_selected_tile_q_FSM_FFd4/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/M_selected_tile_q_FSM_FFd5/CLK
  Logical resource: tiles/M_selected_tile_q_FSM_FFd5/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterX_3/CLK
  Logical resource: syncgen/CounterX_0/CK
  Location pin: SLICE_X6Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterX_3/CLK
  Logical resource: syncgen/CounterX_1/CK
  Location pin: SLICE_X6Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterX_3/CLK
  Logical resource: syncgen/CounterX_2/CK
  Location pin: SLICE_X6Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterX_3/CLK
  Logical resource: syncgen/CounterX_3/CK
  Location pin: SLICE_X6Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterX_7/CLK
  Logical resource: syncgen/CounterX_4/CK
  Location pin: SLICE_X6Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterX_7/CLK
  Logical resource: syncgen/CounterX_5/CK
  Location pin: SLICE_X6Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterX_7/CLK
  Logical resource: syncgen/CounterX_6/CK
  Location pin: SLICE_X6Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterX_7/CLK
  Logical resource: syncgen/CounterX_7/CK
  Location pin: SLICE_X6Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CounterX_10/CLK
  Logical resource: syncgen/CounterX_8/CK
  Location pin: SLICE_X6Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.398|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1763 paths, 0 nets, and 663 connections

Design statistics:
   Minimum period:   7.398ns{1}   (Maximum frequency: 135.172MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 07 04:03:22 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 223 MB



