/* SPDX-License-Identifier: MIT
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_DCORE2_MME_QM_ARC_ACP_ENG_REGS_H_
#define ASIC_REG_DCORE2_MME_QM_ARC_ACP_ENG_REGS_H_

/*
 *****************************************
 *   DCORE2_MME_QM_ARC_ACP_ENG
 *   (Prototype: ARC_ACP_ENG)
 *****************************************
 */

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_0 0x44CF000

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_1 0x44CF004

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_2 0x44CF008

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_3 0x44CF00C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_4 0x44CF010

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_5 0x44CF014

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_6 0x44CF018

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_7 0x44CF01C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_8 0x44CF020

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_9 0x44CF024

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_10 0x44CF028

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_11 0x44CF02C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_12 0x44CF030

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_13 0x44CF034

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_14 0x44CF038

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_15 0x44CF03C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_16 0x44CF040

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_17 0x44CF044

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_18 0x44CF048

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_19 0x44CF04C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_20 0x44CF050

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_21 0x44CF054

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_22 0x44CF058

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_23 0x44CF05C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_24 0x44CF060

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_25 0x44CF064

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_26 0x44CF068

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_27 0x44CF06C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_28 0x44CF070

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_29 0x44CF074

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_30 0x44CF078

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_31 0x44CF07C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_32 0x44CF080

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_33 0x44CF084

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_34 0x44CF088

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_35 0x44CF08C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_36 0x44CF090

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_37 0x44CF094

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_38 0x44CF098

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_39 0x44CF09C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_40 0x44CF0A0

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_41 0x44CF0A4

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_42 0x44CF0A8

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_43 0x44CF0AC

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_44 0x44CF0B0

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_45 0x44CF0B4

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_46 0x44CF0B8

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_47 0x44CF0BC

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_48 0x44CF0C0

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_49 0x44CF0C4

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_50 0x44CF0C8

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_51 0x44CF0CC

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_52 0x44CF0D0

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_53 0x44CF0D4

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_54 0x44CF0D8

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_55 0x44CF0DC

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_56 0x44CF0E0

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_57 0x44CF0E4

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_58 0x44CF0E8

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_59 0x44CF0EC

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_60 0x44CF0F0

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_61 0x44CF0F4

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_62 0x44CF0F8

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PI_REG_63 0x44CF0FC

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_0 0x44CF100

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_1 0x44CF104

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_2 0x44CF108

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_3 0x44CF10C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_4 0x44CF110

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_5 0x44CF114

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_6 0x44CF118

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_7 0x44CF11C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_8 0x44CF120

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_9 0x44CF124

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_10 0x44CF128

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_11 0x44CF12C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_12 0x44CF130

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_13 0x44CF134

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_14 0x44CF138

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_15 0x44CF13C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_16 0x44CF140

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_17 0x44CF144

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_18 0x44CF148

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_19 0x44CF14C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_20 0x44CF150

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_21 0x44CF154

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_22 0x44CF158

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_23 0x44CF15C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_24 0x44CF160

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_25 0x44CF164

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_26 0x44CF168

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_27 0x44CF16C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_28 0x44CF170

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_29 0x44CF174

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_30 0x44CF178

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_31 0x44CF17C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_32 0x44CF180

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_33 0x44CF184

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_34 0x44CF188

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_35 0x44CF18C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_36 0x44CF190

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_37 0x44CF194

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_38 0x44CF198

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_39 0x44CF19C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_40 0x44CF1A0

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_41 0x44CF1A4

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_42 0x44CF1A8

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_43 0x44CF1AC

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_44 0x44CF1B0

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_45 0x44CF1B4

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_46 0x44CF1B8

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_47 0x44CF1BC

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_48 0x44CF1C0

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_49 0x44CF1C4

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_50 0x44CF1C8

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_51 0x44CF1CC

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_52 0x44CF1D0

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_53 0x44CF1D4

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_54 0x44CF1D8

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_55 0x44CF1DC

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_56 0x44CF1E0

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_57 0x44CF1E4

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_58 0x44CF1E8

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_59 0x44CF1EC

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_60 0x44CF1F0

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_61 0x44CF1F4

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_62 0x44CF1F8

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_CI_REG_63 0x44CF1FC

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_0 0x44CF200

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_1 0x44CF204

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_2 0x44CF208

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_3 0x44CF20C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_4 0x44CF210

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_5 0x44CF214

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_6 0x44CF218

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_7 0x44CF21C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_8 0x44CF220

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_9 0x44CF224

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_10 0x44CF228

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_11 0x44CF22C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_12 0x44CF230

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_13 0x44CF234

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_14 0x44CF238

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_15 0x44CF23C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_16 0x44CF240

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_17 0x44CF244

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_18 0x44CF248

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_19 0x44CF24C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_20 0x44CF250

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_21 0x44CF254

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_22 0x44CF258

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_23 0x44CF25C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_24 0x44CF260

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_25 0x44CF264

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_26 0x44CF268

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_27 0x44CF26C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_28 0x44CF270

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_29 0x44CF274

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_30 0x44CF278

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_31 0x44CF27C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_32 0x44CF280

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_33 0x44CF284

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_34 0x44CF288

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_35 0x44CF28C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_36 0x44CF290

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_37 0x44CF294

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_38 0x44CF298

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_39 0x44CF29C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_40 0x44CF2A0

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_41 0x44CF2A4

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_42 0x44CF2A8

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_43 0x44CF2AC

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_44 0x44CF2B0

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_45 0x44CF2B4

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_46 0x44CF2B8

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_47 0x44CF2BC

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_48 0x44CF2C0

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_49 0x44CF2C4

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_50 0x44CF2C8

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_51 0x44CF2CC

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_52 0x44CF2D0

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_53 0x44CF2D4

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_54 0x44CF2D8

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_55 0x44CF2DC

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_56 0x44CF2E0

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_57 0x44CF2E4

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_58 0x44CF2E8

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_59 0x44CF2EC

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_60 0x44CF2F0

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_61 0x44CF2F4

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_62 0x44CF2F8

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_PR_REG_63 0x44CF2FC

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_0 0x44CF300

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_1 0x44CF304

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_2 0x44CF308

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_3 0x44CF30C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_4 0x44CF310

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_5 0x44CF314

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_6 0x44CF318

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_7 0x44CF31C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_8 0x44CF320

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_9 0x44CF324

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_10 0x44CF328

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_11 0x44CF32C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_12 0x44CF330

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_13 0x44CF334

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_14 0x44CF338

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_15 0x44CF33C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_16 0x44CF340

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_17 0x44CF344

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_18 0x44CF348

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_19 0x44CF34C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_20 0x44CF350

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_21 0x44CF354

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_22 0x44CF358

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_23 0x44CF35C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_24 0x44CF360

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_25 0x44CF364

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_26 0x44CF368

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_27 0x44CF36C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_28 0x44CF370

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_29 0x44CF374

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_30 0x44CF378

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_31 0x44CF37C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_32 0x44CF380

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_33 0x44CF384

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_34 0x44CF388

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_35 0x44CF38C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_36 0x44CF390

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_37 0x44CF394

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_38 0x44CF398

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_39 0x44CF39C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_40 0x44CF3A0

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_41 0x44CF3A4

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_42 0x44CF3A8

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_43 0x44CF3AC

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_44 0x44CF3B0

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_45 0x44CF3B4

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_46 0x44CF3B8

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_47 0x44CF3BC

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_48 0x44CF3C0

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_49 0x44CF3C4

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_50 0x44CF3C8

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_51 0x44CF3CC

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_52 0x44CF3D0

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_53 0x44CF3D4

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_54 0x44CF3D8

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_55 0x44CF3DC

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_56 0x44CF3E0

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_57 0x44CF3E4

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_58 0x44CF3E8

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_59 0x44CF3EC

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_60 0x44CF3F0

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_61 0x44CF3F4

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_62 0x44CF3F8

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_MK_REG_63 0x44CF3FC

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_SELECTED_QUEUE_ID 0x44CF400

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_GRANTS_WEIGHT_PRIO_0 0x44CF404

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_GRANTS_WEIGHT_PRIO_1 0x44CF408

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_GRANTS_WEIGHT_PRIO_2 0x44CF40C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_GRANTS_COUNTER_PRIO_0 0x44CF410

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_GRANTS_COUNTER_PRIO_1 0x44CF414

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_GRANTS_COUNTER_PRIO_2 0x44CF418

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_DBG_PRIO_OUT_CNT_0 0x44CF41C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_DBG_PRIO_OUT_CNT_1 0x44CF420

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_DBG_PRIO_OUT_CNT_2 0x44CF424

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_DBG_PRIO_OUT_CNT_3 0x44CF428

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_DBG_PRIO_RD_CNT_0 0x44CF42C

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_DBG_PRIO_RD_CNT_1 0x44CF430

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_DBG_PRIO_RD_CNT_2 0x44CF434

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_DBG_PRIO_RD_CNT_3 0x44CF438

#define mmDCORE2_MME_QM_ARC_ACP_ENG_ACP_DBG_REG 0x44CF43C

#endif /* ASIC_REG_DCORE2_MME_QM_ARC_ACP_ENG_REGS_H_ */
