Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun May  4 19:47:14 2025
| Host         : Aditya running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        2           
TIMING-18  Warning           Missing input or output delay                       42          
TIMING-20  Warning           Non-clocked latch                                   1           
ULMTCS-1   Warning           Control Sets use limits recommend reduction         1           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7999)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16039)
5. checking no_input_delay (12)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7999)
---------------------------
 There are 7997 register/latch pins with no clock driven by root clock pin: pclk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vsync (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: photo_debounce_1/q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16039)
----------------------------------------------------
 There are 16039 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.504        0.000                      0                  228        0.055        0.000                      0                  228        3.000        0.000                       0                   117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100MHz            {0.000 5.000}      10.000          100.000         
clk_gen/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                  5.640        0.000                      0                  212        0.180        0.000                      0                  212        4.500        0.000                       0                   109  
clk_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                   37.424        0.000                       0                     4  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_100MHz                5.504        0.000                      0                   16        0.055        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_100MHz                              
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_100MHz          
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :            0  Failing Endpoints,  Worst Slack        5.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 photo_fsm/bram_data_latched_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/non_zero_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.890ns (21.495%)  route 3.250ns (78.505%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.558     5.066    photo_fsm/clk_100MHz
    SLICE_X56Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y57         FDRE (Prop_fdre_C_Q)         0.518     5.584 r  photo_fsm/bram_data_latched_reg[8]/Q
                         net (fo=1, routed)           0.708     6.292    photo_fsm/bram_data_latched[8]
    SLICE_X56Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.416 r  photo_fsm/non_zero_count[9]_i_6/O
                         net (fo=1, routed)           0.452     6.868    photo_fsm/non_zero_count[9]_i_6_n_0
    SLICE_X56Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.992 f  photo_fsm/non_zero_count[9]_i_3/O
                         net (fo=1, routed)           1.243     8.236    photo_fsm/non_zero_count[9]_i_3_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.360 r  photo_fsm/non_zero_count[9]_i_1/O
                         net (fo=10, routed)          0.847     9.206    photo_fsm/non_zero_count[9]_i_1_n_0
    SLICE_X63Y67         FDRE                                         r  photo_fsm/non_zero_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.501    14.830    photo_fsm/clk_100MHz
    SLICE_X63Y67         FDRE                                         r  photo_fsm/non_zero_count_reg[0]/C
                         clock pessimism              0.257    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X63Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.846    photo_fsm/non_zero_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 photo_fsm/bram_data_latched_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/non_zero_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.890ns (21.495%)  route 3.250ns (78.505%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.558     5.066    photo_fsm/clk_100MHz
    SLICE_X56Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y57         FDRE (Prop_fdre_C_Q)         0.518     5.584 r  photo_fsm/bram_data_latched_reg[8]/Q
                         net (fo=1, routed)           0.708     6.292    photo_fsm/bram_data_latched[8]
    SLICE_X56Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.416 r  photo_fsm/non_zero_count[9]_i_6/O
                         net (fo=1, routed)           0.452     6.868    photo_fsm/non_zero_count[9]_i_6_n_0
    SLICE_X56Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.992 f  photo_fsm/non_zero_count[9]_i_3/O
                         net (fo=1, routed)           1.243     8.236    photo_fsm/non_zero_count[9]_i_3_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.360 r  photo_fsm/non_zero_count[9]_i_1/O
                         net (fo=10, routed)          0.847     9.206    photo_fsm/non_zero_count[9]_i_1_n_0
    SLICE_X63Y67         FDRE                                         r  photo_fsm/non_zero_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.501    14.830    photo_fsm/clk_100MHz
    SLICE_X63Y67         FDRE                                         r  photo_fsm/non_zero_count_reg[6]/C
                         clock pessimism              0.257    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X63Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.846    photo_fsm/non_zero_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 photo_fsm/bram_data_latched_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/non_zero_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.890ns (21.495%)  route 3.251ns (78.505%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.558     5.066    photo_fsm/clk_100MHz
    SLICE_X56Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y57         FDRE (Prop_fdre_C_Q)         0.518     5.584 r  photo_fsm/bram_data_latched_reg[8]/Q
                         net (fo=1, routed)           0.708     6.292    photo_fsm/bram_data_latched[8]
    SLICE_X56Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.416 r  photo_fsm/non_zero_count[9]_i_6/O
                         net (fo=1, routed)           0.452     6.868    photo_fsm/non_zero_count[9]_i_6_n_0
    SLICE_X56Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.992 f  photo_fsm/non_zero_count[9]_i_3/O
                         net (fo=1, routed)           1.243     8.236    photo_fsm/non_zero_count[9]_i_3_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.360 r  photo_fsm/non_zero_count[9]_i_1/O
                         net (fo=10, routed)          0.847     9.206    photo_fsm/non_zero_count[9]_i_1_n_0
    SLICE_X65Y66         FDRE                                         r  photo_fsm/non_zero_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.502    14.831    photo_fsm/clk_100MHz
    SLICE_X65Y66         FDRE                                         r  photo_fsm/non_zero_count_reg[5]/C
                         clock pessimism              0.257    15.088    
                         clock uncertainty           -0.035    15.052    
    SLICE_X65Y66         FDRE (Setup_fdre_C_CE)      -0.205    14.847    photo_fsm/non_zero_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 photo_fsm/bram_data_latched_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/non_zero_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.890ns (21.557%)  route 3.239ns (78.443%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.558     5.066    photo_fsm/clk_100MHz
    SLICE_X56Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y57         FDRE (Prop_fdre_C_Q)         0.518     5.584 r  photo_fsm/bram_data_latched_reg[8]/Q
                         net (fo=1, routed)           0.708     6.292    photo_fsm/bram_data_latched[8]
    SLICE_X56Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.416 r  photo_fsm/non_zero_count[9]_i_6/O
                         net (fo=1, routed)           0.452     6.868    photo_fsm/non_zero_count[9]_i_6_n_0
    SLICE_X56Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.992 f  photo_fsm/non_zero_count[9]_i_3/O
                         net (fo=1, routed)           1.243     8.236    photo_fsm/non_zero_count[9]_i_3_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.360 r  photo_fsm/non_zero_count[9]_i_1/O
                         net (fo=10, routed)          0.835     9.194    photo_fsm/non_zero_count[9]_i_1_n_0
    SLICE_X62Y67         FDRE                                         r  photo_fsm/non_zero_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.501    14.830    photo_fsm/clk_100MHz
    SLICE_X62Y67         FDRE                                         r  photo_fsm/non_zero_count_reg[7]/C
                         clock pessimism              0.257    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X62Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.846    photo_fsm/non_zero_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 photo_fsm/bram_data_latched_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/non_zero_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.890ns (21.557%)  route 3.239ns (78.443%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.558     5.066    photo_fsm/clk_100MHz
    SLICE_X56Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y57         FDRE (Prop_fdre_C_Q)         0.518     5.584 r  photo_fsm/bram_data_latched_reg[8]/Q
                         net (fo=1, routed)           0.708     6.292    photo_fsm/bram_data_latched[8]
    SLICE_X56Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.416 r  photo_fsm/non_zero_count[9]_i_6/O
                         net (fo=1, routed)           0.452     6.868    photo_fsm/non_zero_count[9]_i_6_n_0
    SLICE_X56Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.992 f  photo_fsm/non_zero_count[9]_i_3/O
                         net (fo=1, routed)           1.243     8.236    photo_fsm/non_zero_count[9]_i_3_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.360 r  photo_fsm/non_zero_count[9]_i_1/O
                         net (fo=10, routed)          0.835     9.194    photo_fsm/non_zero_count[9]_i_1_n_0
    SLICE_X62Y67         FDRE                                         r  photo_fsm/non_zero_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.501    14.830    photo_fsm/clk_100MHz
    SLICE_X62Y67         FDRE                                         r  photo_fsm/non_zero_count_reg[8]/C
                         clock pessimism              0.257    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X62Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.846    photo_fsm/non_zero_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 photo_fsm/bram_data_latched_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/non_zero_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.890ns (21.557%)  route 3.239ns (78.443%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.558     5.066    photo_fsm/clk_100MHz
    SLICE_X56Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y57         FDRE (Prop_fdre_C_Q)         0.518     5.584 r  photo_fsm/bram_data_latched_reg[8]/Q
                         net (fo=1, routed)           0.708     6.292    photo_fsm/bram_data_latched[8]
    SLICE_X56Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.416 r  photo_fsm/non_zero_count[9]_i_6/O
                         net (fo=1, routed)           0.452     6.868    photo_fsm/non_zero_count[9]_i_6_n_0
    SLICE_X56Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.992 f  photo_fsm/non_zero_count[9]_i_3/O
                         net (fo=1, routed)           1.243     8.236    photo_fsm/non_zero_count[9]_i_3_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.360 r  photo_fsm/non_zero_count[9]_i_1/O
                         net (fo=10, routed)          0.835     9.194    photo_fsm/non_zero_count[9]_i_1_n_0
    SLICE_X62Y67         FDRE                                         r  photo_fsm/non_zero_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.501    14.830    photo_fsm/clk_100MHz
    SLICE_X62Y67         FDRE                                         r  photo_fsm/non_zero_count_reg[9]/C
                         clock pessimism              0.257    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X62Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.846    photo_fsm/non_zero_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 photo_fsm/clear_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/clear_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 1.226ns (32.334%)  route 2.566ns (67.666%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.626     5.134    photo_fsm/clk_100MHz
    SLICE_X62Y53         FDRE                                         r  photo_fsm/clear_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.419     5.553 f  photo_fsm/clear_addr_reg[9]/Q
                         net (fo=2, routed)           0.875     6.428    photo_fsm/clear_addr_reg_n_0_[9]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.296     6.724 r  photo_fsm/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.580     7.304    photo_fsm/FSM_sequential_state[2]_i_3_n_0
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.150     7.454 r  photo_fsm/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.612     8.066    photo_fsm/FSM_sequential_state[2]_i_2_n_0
    SLICE_X60Y54         LUT5 (Prop_lut5_I0_O)        0.361     8.427 r  photo_fsm/clear_addr[9]_i_2/O
                         net (fo=10, routed)          0.499     8.926    photo_fsm/clear_addr[9]_i_2_n_0
    SLICE_X62Y53         FDRE                                         r  photo_fsm/clear_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.509    14.838    photo_fsm/clk_100MHz
    SLICE_X62Y53         FDRE                                         r  photo_fsm/clear_addr_reg[6]/C
                         clock pessimism              0.296    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X62Y53         FDRE (Setup_fdre_C_CE)      -0.412    14.686    photo_fsm/clear_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 photo_fsm/clear_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/clear_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 1.226ns (32.334%)  route 2.566ns (67.666%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.626     5.134    photo_fsm/clk_100MHz
    SLICE_X62Y53         FDRE                                         r  photo_fsm/clear_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.419     5.553 f  photo_fsm/clear_addr_reg[9]/Q
                         net (fo=2, routed)           0.875     6.428    photo_fsm/clear_addr_reg_n_0_[9]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.296     6.724 r  photo_fsm/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.580     7.304    photo_fsm/FSM_sequential_state[2]_i_3_n_0
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.150     7.454 r  photo_fsm/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.612     8.066    photo_fsm/FSM_sequential_state[2]_i_2_n_0
    SLICE_X60Y54         LUT5 (Prop_lut5_I0_O)        0.361     8.427 r  photo_fsm/clear_addr[9]_i_2/O
                         net (fo=10, routed)          0.499     8.926    photo_fsm/clear_addr[9]_i_2_n_0
    SLICE_X62Y53         FDRE                                         r  photo_fsm/clear_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.509    14.838    photo_fsm/clk_100MHz
    SLICE_X62Y53         FDRE                                         r  photo_fsm/clear_addr_reg[7]/C
                         clock pessimism              0.296    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X62Y53         FDRE (Setup_fdre_C_CE)      -0.412    14.686    photo_fsm/clear_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 photo_fsm/clear_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/clear_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 1.226ns (32.334%)  route 2.566ns (67.666%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.626     5.134    photo_fsm/clk_100MHz
    SLICE_X62Y53         FDRE                                         r  photo_fsm/clear_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.419     5.553 f  photo_fsm/clear_addr_reg[9]/Q
                         net (fo=2, routed)           0.875     6.428    photo_fsm/clear_addr_reg_n_0_[9]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.296     6.724 r  photo_fsm/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.580     7.304    photo_fsm/FSM_sequential_state[2]_i_3_n_0
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.150     7.454 r  photo_fsm/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.612     8.066    photo_fsm/FSM_sequential_state[2]_i_2_n_0
    SLICE_X60Y54         LUT5 (Prop_lut5_I0_O)        0.361     8.427 r  photo_fsm/clear_addr[9]_i_2/O
                         net (fo=10, routed)          0.499     8.926    photo_fsm/clear_addr[9]_i_2_n_0
    SLICE_X62Y53         FDRE                                         r  photo_fsm/clear_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.509    14.838    photo_fsm/clk_100MHz
    SLICE_X62Y53         FDRE                                         r  photo_fsm/clear_addr_reg[8]/C
                         clock pessimism              0.296    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X62Y53         FDRE (Setup_fdre_C_CE)      -0.412    14.686    photo_fsm/clear_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 photo_fsm/clear_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/clear_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 1.226ns (32.334%)  route 2.566ns (67.666%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.626     5.134    photo_fsm/clk_100MHz
    SLICE_X62Y53         FDRE                                         r  photo_fsm/clear_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.419     5.553 f  photo_fsm/clear_addr_reg[9]/Q
                         net (fo=2, routed)           0.875     6.428    photo_fsm/clear_addr_reg_n_0_[9]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.296     6.724 r  photo_fsm/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.580     7.304    photo_fsm/FSM_sequential_state[2]_i_3_n_0
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.150     7.454 r  photo_fsm/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.612     8.066    photo_fsm/FSM_sequential_state[2]_i_2_n_0
    SLICE_X60Y54         LUT5 (Prop_lut5_I0_O)        0.361     8.427 r  photo_fsm/clear_addr[9]_i_2/O
                         net (fo=10, routed)          0.499     8.926    photo_fsm/clear_addr[9]_i_2_n_0
    SLICE_X62Y53         FDRE                                         r  photo_fsm/clear_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.509    14.838    photo_fsm/clk_100MHz
    SLICE_X62Y53         FDRE                                         r  photo_fsm/clear_addr_reg[9]/C
                         clock pessimism              0.296    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X62Y53         FDRE (Setup_fdre_C_CE)      -0.412    14.686    photo_fsm/clear_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 photo_fsm/read_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.277%)  route 0.135ns (41.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.590     1.458    photo_fsm/clk_100MHz
    SLICE_X65Y62         FDRE                                         r  photo_fsm/read_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  photo_fsm/read_addr_reg[0]/Q
                         net (fo=8, routed)           0.135     1.735    photo_fsm/read_addr_reg_n_0_[0]
    SLICE_X64Y62         LUT5 (Prop_lut5_I2_O)        0.048     1.783 r  photo_fsm/read_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.783    photo_fsm/read_addr[3]_i_1_n_0
    SLICE_X64Y62         FDRE                                         r  photo_fsm/read_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.859     1.973    photo_fsm/clk_100MHz
    SLICE_X64Y62         FDRE                                         r  photo_fsm/read_addr_reg[3]/C
                         clock pessimism             -0.502     1.471    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.131     1.602    photo_fsm/read_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 photo_fsm/read_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.590     1.458    photo_fsm/clk_100MHz
    SLICE_X65Y62         FDRE                                         r  photo_fsm/read_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  photo_fsm/read_addr_reg[0]/Q
                         net (fo=8, routed)           0.135     1.735    photo_fsm/read_addr_reg_n_0_[0]
    SLICE_X64Y62         LUT4 (Prop_lut4_I2_O)        0.045     1.780 r  photo_fsm/read_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.780    photo_fsm/read_addr[2]_i_1_n_0
    SLICE_X64Y62         FDRE                                         r  photo_fsm/read_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.859     1.973    photo_fsm/clk_100MHz
    SLICE_X64Y62         FDRE                                         r  photo_fsm/read_addr_reg[2]/C
                         clock pessimism             -0.502     1.471    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.121     1.592    photo_fsm/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 photo_fsm/non_zero_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/non_zero_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.589     1.457    photo_fsm/clk_100MHz
    SLICE_X62Y65         FDRE                                         r  photo_fsm/non_zero_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  photo_fsm/non_zero_count_reg[3]/Q
                         net (fo=11, routed)          0.110     1.708    photo_fsm/non_zero_count_reg_n_0_[3]
    SLICE_X63Y65         LUT6 (Prop_lut6_I1_O)        0.045     1.753 r  photo_fsm/non_zero_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.753    photo_fsm/non_zero_count[4]_i_1_n_0
    SLICE_X63Y65         FDRE                                         r  photo_fsm/non_zero_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.857     1.971    photo_fsm/clk_100MHz
    SLICE_X63Y65         FDRE                                         r  photo_fsm/non_zero_count_reg[4]/C
                         clock pessimism             -0.501     1.470    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.092     1.562    photo_fsm/non_zero_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 photo_fsm/read_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.466%)  route 0.105ns (33.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.590     1.458    photo_fsm/clk_100MHz
    SLICE_X64Y62         FDRE                                         r  photo_fsm/read_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164     1.622 r  photo_fsm/read_addr_reg[2]/Q
                         net (fo=7, routed)           0.105     1.728    photo_fsm/read_addr_reg_n_0_[2]
    SLICE_X65Y62         LUT6 (Prop_lut6_I4_O)        0.045     1.773 r  photo_fsm/read_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.773    photo_fsm/read_addr[4]_i_1_n_0
    SLICE_X65Y62         FDRE                                         r  photo_fsm/read_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.859     1.973    photo_fsm/clk_100MHz
    SLICE_X65Y62         FDRE                                         r  photo_fsm/read_addr_reg[4]/C
                         clock pessimism             -0.502     1.471    
    SLICE_X65Y62         FDRE (Hold_fdre_C_D)         0.092     1.563    photo_fsm/read_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 photo_fsm/read_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.591     1.459    photo_fsm/clk_100MHz
    SLICE_X64Y61         FDRE                                         r  photo_fsm/read_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.623 r  photo_fsm/read_addr_reg[9]/Q
                         net (fo=3, routed)           0.126     1.749    photo_fsm/read_addr_reg_n_0_[9]
    SLICE_X64Y61         LUT6 (Prop_lut6_I0_O)        0.045     1.794 r  photo_fsm/read_addr[9]_i_2/O
                         net (fo=1, routed)           0.000     1.794    photo_fsm/read_addr[9]_i_2_n_0
    SLICE_X64Y61         FDRE                                         r  photo_fsm/read_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.861     1.975    photo_fsm/clk_100MHz
    SLICE_X64Y61         FDRE                                         r  photo_fsm/read_addr_reg[9]/C
                         clock pessimism             -0.516     1.459    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.121     1.580    photo_fsm/read_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 photo_fsm/clear_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/clear_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.592     1.460    photo_fsm/clk_100MHz
    SLICE_X60Y53         FDRE                                         r  photo_fsm/clear_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.164     1.624 r  photo_fsm/clear_addr_reg[0]/Q
                         net (fo=8, routed)           0.127     1.751    photo_fsm/clear_addr_reg_n_0_[0]
    SLICE_X61Y53         LUT5 (Prop_lut5_I2_O)        0.048     1.799 r  photo_fsm/clear_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.799    photo_fsm/clear_addr[4]_i_1_n_0
    SLICE_X61Y53         FDRE                                         r  photo_fsm/clear_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.861     1.975    photo_fsm/clk_100MHz
    SLICE_X61Y53         FDRE                                         r  photo_fsm/clear_addr_reg[4]/C
                         clock pessimism             -0.502     1.473    
    SLICE_X61Y53         FDRE (Hold_fdre_C_D)         0.107     1.580    photo_fsm/clear_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 photo_debounce_2/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_debounce_2/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.839%)  route 0.085ns (27.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.592     1.460    photo_debounce_2/clk_100MHz
    SLICE_X65Y58         FDRE                                         r  photo_debounce_2/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.128     1.588 r  photo_debounce_2/ff1_reg/Q
                         net (fo=3, routed)           0.085     1.673    photo_debounce_2/ff1
    SLICE_X65Y58         LUT4 (Prop_lut4_I1_O)        0.099     1.772 r  photo_debounce_2/q_i_1__0/O
                         net (fo=1, routed)           0.000     1.772    photo_debounce_2/q_i_1__0_n_0
    SLICE_X65Y58         FDRE                                         r  photo_debounce_2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.862     1.976    photo_debounce_2/clk_100MHz
    SLICE_X65Y58         FDRE                                         r  photo_debounce_2/q_reg/C
                         clock pessimism             -0.516     1.460    
    SLICE_X65Y58         FDRE (Hold_fdre_C_D)         0.091     1.551    photo_debounce_2/q_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 photo_fsm/non_zero_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/non_zero_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.060%)  route 0.092ns (28.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.587     1.455    photo_fsm/clk_100MHz
    SLICE_X62Y67         FDRE                                         r  photo_fsm/non_zero_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128     1.583 r  photo_fsm/non_zero_count_reg[8]/Q
                         net (fo=6, routed)           0.092     1.676    photo_fsm/non_zero_count_reg_n_0_[8]
    SLICE_X62Y67         LUT6 (Prop_lut6_I1_O)        0.099     1.775 r  photo_fsm/non_zero_count[9]_i_2/O
                         net (fo=1, routed)           0.000     1.775    photo_fsm/non_zero_count[9]_i_2_n_0
    SLICE_X62Y67         FDRE                                         r  photo_fsm/non_zero_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.855     1.969    photo_fsm/clk_100MHz
    SLICE_X62Y67         FDRE                                         r  photo_fsm/non_zero_count_reg[9]/C
                         clock pessimism             -0.514     1.455    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.092     1.547    photo_fsm/non_zero_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 photo_fsm/clear_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/clear_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.592     1.460    photo_fsm/clk_100MHz
    SLICE_X60Y53         FDRE                                         r  photo_fsm/clear_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.164     1.624 r  photo_fsm/clear_addr_reg[0]/Q
                         net (fo=8, routed)           0.127     1.751    photo_fsm/clear_addr_reg_n_0_[0]
    SLICE_X61Y53         LUT3 (Prop_lut3_I1_O)        0.045     1.796 r  photo_fsm/clear_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.796    photo_fsm/clear_addr[2]_i_1_n_0
    SLICE_X61Y53         FDRE                                         r  photo_fsm/clear_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.861     1.975    photo_fsm/clk_100MHz
    SLICE_X61Y53         FDRE                                         r  photo_fsm/clear_addr_reg[2]/C
                         clock pessimism             -0.502     1.473    
    SLICE_X61Y53         FDRE (Hold_fdre_C_D)         0.091     1.564    photo_fsm/clear_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 photo_fsm/clear_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/clear_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.592     1.460    photo_fsm/clk_100MHz
    SLICE_X60Y53         FDRE                                         r  photo_fsm/clear_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.164     1.624 r  photo_fsm/clear_addr_reg[0]/Q
                         net (fo=8, routed)           0.128     1.752    photo_fsm/clear_addr_reg_n_0_[0]
    SLICE_X61Y53         LUT4 (Prop_lut4_I1_O)        0.045     1.797 r  photo_fsm/clear_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.797    photo_fsm/clear_addr[3]_i_1_n_0
    SLICE_X61Y53         FDRE                                         r  photo_fsm/clear_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.861     1.975    photo_fsm/clk_100MHz
    SLICE_X61Y53         FDRE                                         r  photo_fsm/clear_addr_reg[3]/C
                         clock pessimism             -0.502     1.473    
    SLICE_X61Y53         FDRE (Hold_fdre_C_D)         0.092     1.565    photo_fsm/clear_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y64   hex_pixel_left/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y66   hex_pixel_left/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y66   hex_pixel_left/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y67   hex_pixel_left/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y67   hex_pixel_left/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y67   hex_pixel_left/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y67   hex_pixel_left/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y68   hex_pixel_left/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y64   hex_pixel_left/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y64   hex_pixel_left/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y64   hex_pixel_left/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y66   hex_pixel_left/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y66   hex_pixel_left/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y66   hex_pixel_left/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y66   hex_pixel_left/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   hex_pixel_left/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   hex_pixel_left/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   hex_pixel_left/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   hex_pixel_left/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y64   hex_pixel_left/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y64   hex_pixel_left/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y66   hex_pixel_left/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y66   hex_pixel_left/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y66   hex_pixel_left/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y66   hex_pixel_left/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   hex_pixel_left/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   hex_pixel_left/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   hex_pixel_left/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   hex_pixel_left/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_gen/inst/clk_in1
  To Clock:  clk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y22     image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period  n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y22     image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_gen/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_100MHz

Setup :            0  Failing Endpoints,  Worst Slack        5.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.437ns  (logic 0.882ns (11.859%)  route 6.555ns (88.141%))
  Logic Levels:           0  
  Clock Path Skew:        3.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.600     1.600    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.882     2.482 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=2, routed)           6.555     9.038    photo_fsm/D[5]
    SLICE_X56Y56         FDRE                                         r  photo_fsm/bram_data_latched_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.443    14.772    photo_fsm/clk_100MHz
    SLICE_X56Y56         FDRE                                         r  photo_fsm/bram_data_latched_reg[5]/C
                         clock pessimism              0.000    14.772    
                         clock uncertainty           -0.202    14.570    
    SLICE_X56Y56         FDRE (Setup_fdre_C_D)       -0.028    14.542    photo_fsm/bram_data_latched_reg[5]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 0.882ns (12.865%)  route 5.974ns (87.135%))
  Logic Levels:           0  
  Clock Path Skew:        3.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.600     1.600    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.882     2.482 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[15]
                         net (fo=2, routed)           5.974     8.456    photo_fsm/D[15]
    SLICE_X57Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.442    14.771    photo_fsm/clk_100MHz
    SLICE_X57Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[15]/C
                         clock pessimism              0.000    14.771    
                         clock uncertainty           -0.202    14.569    
    SLICE_X57Y57         FDRE (Setup_fdre_C_D)       -0.058    14.511    photo_fsm/bram_data_latched_reg[15]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.253ns  (logic 0.882ns (14.105%)  route 5.371ns (85.895%))
  Logic Levels:           0  
  Clock Path Skew:        3.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.600     1.600    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.882     2.482 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=2, routed)           5.371     7.854    photo_fsm/D[4]
    SLICE_X56Y56         FDRE                                         r  photo_fsm/bram_data_latched_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.443    14.772    photo_fsm/clk_100MHz
    SLICE_X56Y56         FDRE                                         r  photo_fsm/bram_data_latched_reg[4]/C
                         clock pessimism              0.000    14.772    
                         clock uncertainty           -0.202    14.570    
    SLICE_X56Y56         FDRE (Setup_fdre_C_D)       -0.028    14.542    photo_fsm/bram_data_latched_reg[4]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                          -7.854    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 0.882ns (14.157%)  route 5.348ns (85.843%))
  Logic Levels:           0  
  Clock Path Skew:        3.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.600     1.600    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      0.882     2.482 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[13]
                         net (fo=2, routed)           5.348     7.831    photo_fsm/D[13]
    SLICE_X56Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.442    14.771    photo_fsm/clk_100MHz
    SLICE_X56Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[13]/C
                         clock pessimism              0.000    14.771    
                         clock uncertainty           -0.202    14.569    
    SLICE_X56Y57         FDRE (Setup_fdre_C_D)       -0.031    14.538    photo_fsm/bram_data_latched_reg[13]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.829ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 0.882ns (14.402%)  route 5.242ns (85.598%))
  Logic Levels:           0  
  Clock Path Skew:        3.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.600     1.600    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.882     2.482 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[6]
                         net (fo=2, routed)           5.242     7.725    photo_fsm/D[6]
    SLICE_X56Y56         FDRE                                         r  photo_fsm/bram_data_latched_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.443    14.772    photo_fsm/clk_100MHz
    SLICE_X56Y56         FDRE                                         r  photo_fsm/bram_data_latched_reg[6]/C
                         clock pessimism              0.000    14.772    
                         clock uncertainty           -0.202    14.570    
    SLICE_X56Y56         FDRE (Setup_fdre_C_D)       -0.016    14.554    photo_fsm/bram_data_latched_reg[6]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  6.829    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 0.882ns (14.518%)  route 5.193ns (85.482%))
  Logic Levels:           0  
  Clock Path Skew:        3.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.600     1.600    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.882     2.482 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[7]
                         net (fo=2, routed)           5.193     7.676    photo_fsm/D[7]
    SLICE_X56Y56         FDRE                                         r  photo_fsm/bram_data_latched_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.443    14.772    photo_fsm/clk_100MHz
    SLICE_X56Y56         FDRE                                         r  photo_fsm/bram_data_latched_reg[7]/C
                         clock pessimism              0.000    14.772    
                         clock uncertainty           -0.202    14.570    
    SLICE_X56Y56         FDRE (Setup_fdre_C_D)       -0.030    14.540    photo_fsm/bram_data_latched_reg[7]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             6.960ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 0.882ns (14.747%)  route 5.099ns (85.253%))
  Logic Levels:           0  
  Clock Path Skew:        3.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.600     1.600    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.882     2.482 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[8]
                         net (fo=2, routed)           5.099     7.581    photo_fsm/D[8]
    SLICE_X56Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.442    14.771    photo_fsm/clk_100MHz
    SLICE_X56Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[8]/C
                         clock pessimism              0.000    14.771    
                         clock uncertainty           -0.202    14.569    
    SLICE_X56Y57         FDRE (Setup_fdre_C_D)       -0.028    14.541    photo_fsm/bram_data_latched_reg[8]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  6.960    

Slack (MET) :             7.032ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 0.882ns (14.932%)  route 5.025ns (85.068%))
  Logic Levels:           0  
  Clock Path Skew:        3.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.600     1.600    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     2.482 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=2, routed)           5.025     7.507    photo_fsm/D[0]
    SLICE_X56Y55         FDRE                                         r  photo_fsm/bram_data_latched_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.443    14.772    photo_fsm/clk_100MHz
    SLICE_X56Y55         FDRE                                         r  photo_fsm/bram_data_latched_reg[0]/C
                         clock pessimism              0.000    14.772    
                         clock uncertainty           -0.202    14.570    
    SLICE_X56Y55         FDRE (Setup_fdre_C_D)       -0.031    14.539    photo_fsm/bram_data_latched_reg[0]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                  7.032    

Slack (MET) :             7.196ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 0.882ns (15.399%)  route 4.846ns (84.601%))
  Logic Levels:           0  
  Clock Path Skew:        3.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.600     1.600    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.882     2.482 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[14]
                         net (fo=2, routed)           4.846     7.328    photo_fsm/D[14]
    SLICE_X56Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.442    14.771    photo_fsm/clk_100MHz
    SLICE_X56Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[14]/C
                         clock pessimism              0.000    14.771    
                         clock uncertainty           -0.202    14.569    
    SLICE_X56Y57         FDRE (Setup_fdre_C_D)       -0.045    14.524    photo_fsm/bram_data_latched_reg[14]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -7.328    
  -------------------------------------------------------------------
                         slack                                  7.196    

Slack (MET) :             7.450ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 0.882ns (16.064%)  route 4.609ns (83.936%))
  Logic Levels:           0  
  Clock Path Skew:        3.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.600     1.600    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.882     2.482 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[9]
                         net (fo=2, routed)           4.609     7.091    photo_fsm/D[9]
    SLICE_X56Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.442    14.771    photo_fsm/clk_100MHz
    SLICE_X56Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[9]/C
                         clock pessimism              0.000    14.771    
                         clock uncertainty           -0.202    14.569    
    SLICE_X56Y57         FDRE (Setup_fdre_C_D)       -0.028    14.541    photo_fsm/bram_data_latched_reg[9]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                  7.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.468ns (11.590%)  route 3.570ns (88.410%))
  Logic Levels:           0  
  Clock Path Skew:        3.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.066ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.477     1.477    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.468     1.945 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[10]
                         net (fo=2, routed)           3.570     5.515    photo_fsm/D[10]
    SLICE_X57Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.558     5.066    photo_fsm/clk_100MHz
    SLICE_X57Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[10]/C
                         clock pessimism              0.000     5.066    
                         clock uncertainty            0.202     5.268    
    SLICE_X57Y57         FDRE (Hold_fdre_C_D)         0.192     5.460    photo_fsm/bram_data_latched_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.460    
                         arrival time                           5.515    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.468ns (11.495%)  route 3.603ns (88.505%))
  Logic Levels:           0  
  Clock Path Skew:        3.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.067ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.477     1.477    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.468     1.945 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           3.603     5.548    photo_fsm/D[1]
    SLICE_X56Y56         FDRE                                         r  photo_fsm/bram_data_latched_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.559     5.067    photo_fsm/clk_100MHz
    SLICE_X56Y56         FDRE                                         r  photo_fsm/bram_data_latched_reg[1]/C
                         clock pessimism              0.000     5.067    
                         clock uncertainty            0.202     5.269    
    SLICE_X56Y56         FDRE (Hold_fdre_C_D)         0.222     5.491    photo_fsm/bram_data_latched_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.491    
                         arrival time                           5.548    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.468ns (11.298%)  route 3.674ns (88.702%))
  Logic Levels:           0  
  Clock Path Skew:        3.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.066ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.477     1.477    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.468     1.945 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[12]
                         net (fo=2, routed)           3.674     5.619    photo_fsm/D[12]
    SLICE_X57Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.558     5.066    photo_fsm/clk_100MHz
    SLICE_X57Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[12]/C
                         clock pessimism              0.000     5.066    
                         clock uncertainty            0.202     5.268    
    SLICE_X57Y57         FDRE (Hold_fdre_C_D)         0.196     5.464    photo_fsm/bram_data_latched_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.464    
                         arrival time                           5.619    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.468ns (11.216%)  route 3.705ns (88.784%))
  Logic Levels:           0  
  Clock Path Skew:        3.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.067ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.477     1.477    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.468     1.945 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=2, routed)           3.705     5.650    photo_fsm/D[3]
    SLICE_X56Y56         FDRE                                         r  photo_fsm/bram_data_latched_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.559     5.067    photo_fsm/clk_100MHz
    SLICE_X56Y56         FDRE                                         r  photo_fsm/bram_data_latched_reg[3]/C
                         clock pessimism              0.000     5.067    
                         clock uncertainty            0.202     5.269    
    SLICE_X56Y56         FDRE (Hold_fdre_C_D)         0.220     5.489    photo_fsm/bram_data_latched_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.489    
                         arrival time                           5.650    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.468ns (11.135%)  route 3.735ns (88.865%))
  Logic Levels:           0  
  Clock Path Skew:        3.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.067ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.477     1.477    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.468     1.945 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=2, routed)           3.735     5.680    photo_fsm/D[2]
    SLICE_X56Y55         FDRE                                         r  photo_fsm/bram_data_latched_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.559     5.067    photo_fsm/clk_100MHz
    SLICE_X56Y55         FDRE                                         r  photo_fsm/bram_data_latched_reg[2]/C
                         clock pessimism              0.000     5.067    
                         clock uncertainty            0.202     5.269    
    SLICE_X56Y55         FDRE (Hold_fdre_C_D)         0.232     5.501    photo_fsm/bram_data_latched_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.501    
                         arrival time                           5.680    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 0.468ns (10.863%)  route 3.840ns (89.137%))
  Logic Levels:           0  
  Clock Path Skew:        3.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.066ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.477     1.477    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.468     1.945 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=2, routed)           3.840     5.785    photo_fsm/D[11]
    SLICE_X57Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.558     5.066    photo_fsm/clk_100MHz
    SLICE_X57Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[11]/C
                         clock pessimism              0.000     5.066    
                         clock uncertainty            0.202     5.268    
    SLICE_X57Y57         FDRE (Hold_fdre_C_D)         0.180     5.448    photo_fsm/bram_data_latched_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.448    
                         arrival time                           5.785    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 0.468ns (10.615%)  route 3.941ns (89.385%))
  Logic Levels:           0  
  Clock Path Skew:        3.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.066ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.477     1.477    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.468     1.945 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[9]
                         net (fo=2, routed)           3.941     5.886    photo_fsm/D[9]
    SLICE_X56Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.558     5.066    photo_fsm/clk_100MHz
    SLICE_X56Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[9]/C
                         clock pessimism              0.000     5.066    
                         clock uncertainty            0.202     5.268    
    SLICE_X56Y57         FDRE (Hold_fdre_C_D)         0.246     5.514    photo_fsm/bram_data_latched_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.514    
                         arrival time                           5.886    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 0.468ns (10.118%)  route 4.158ns (89.882%))
  Logic Levels:           0  
  Clock Path Skew:        3.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.066ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.477     1.477    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.468     1.945 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[14]
                         net (fo=2, routed)           4.158     6.103    photo_fsm/D[14]
    SLICE_X56Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.558     5.066    photo_fsm/clk_100MHz
    SLICE_X56Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[14]/C
                         clock pessimism              0.000     5.066    
                         clock uncertainty            0.202     5.268    
    SLICE_X56Y57         FDRE (Hold_fdre_C_D)         0.232     5.500    photo_fsm/bram_data_latched_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.500    
                         arrival time                           6.103    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 0.468ns (9.832%)  route 4.292ns (90.168%))
  Logic Levels:           0  
  Clock Path Skew:        3.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.067ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.477     1.477    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.468     1.945 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=2, routed)           4.292     6.237    photo_fsm/D[0]
    SLICE_X56Y55         FDRE                                         r  photo_fsm/bram_data_latched_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.559     5.067    photo_fsm/clk_100MHz
    SLICE_X56Y55         FDRE                                         r  photo_fsm/bram_data_latched_reg[0]/C
                         clock pessimism              0.000     5.067    
                         clock uncertainty            0.202     5.269    
    SLICE_X56Y55         FDRE (Hold_fdre_C_D)         0.243     5.512    photo_fsm/bram_data_latched_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.512    
                         arrival time                           6.237    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 0.468ns (9.608%)  route 4.403ns (90.392%))
  Logic Levels:           0  
  Clock Path Skew:        3.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.066ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.477     1.477    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.468     1.945 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[8]
                         net (fo=2, routed)           4.403     6.348    photo_fsm/D[8]
    SLICE_X56Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.558     5.066    photo_fsm/clk_100MHz
    SLICE_X56Y57         FDRE                                         r  photo_fsm/bram_data_latched_reg[8]/C
                         clock pessimism              0.000     5.066    
                         clock uncertainty            0.202     5.268    
    SLICE_X56Y57         FDRE (Hold_fdre_C_D)         0.246     5.514    photo_fsm/bram_data_latched_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.514    
                         arrival time                           6.348    
  -------------------------------------------------------------------
                         slack                                  0.834    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         16032 Endpoints
Min Delay         16032 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cam_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        73.857ns  (logic 34.434ns (46.623%)  route 39.423ns (53.378%))
  Logic Levels:           119  (CARRY4=91 FDRE=1 LUT1=1 LUT3=15 LUT4=3 LUT5=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE                         0.000     0.000 r  cam_inst/count_reg[2]/C
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[2]/Q
                         net (fo=111, routed)         4.106     4.624    cam_inst/count[2]
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124     4.748 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         0.868     5.616    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X48Y84         LUT5 (Prop_lut5_I1_O)        0.124     5.740 f  cam_inst/pixel_count[783][9]_i_2/O
                         net (fo=43, routed)          1.603     7.343    cam_inst/p_1_in[9]
    SLICE_X48Y62         LUT1 (Prop_lut1_I0_O)        0.124     7.467 r  cam_inst/bram_din_cam[15]_i_168/O
                         net (fo=1, routed)           0.000     7.467    cam_inst/bram_din_cam[15]_i_168_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.017 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          2.001    10.018    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X48Y55         LUT3 (Prop_lut3_I0_O)        0.124    10.142 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    10.142    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.692 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.692    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.806 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    10.806    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.920 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    10.920    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.191 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.214    12.405    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.373    12.778 r  cam_inst/bram_din_cam[15]_i_148/O
                         net (fo=1, routed)           0.000    12.778    cam_inst/bram_din_cam[15]_i_148_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.311 r  cam_inst/bram_din_cam_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.311    cam_inst/bram_din_cam_reg[15]_i_125_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.428 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    13.428    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.545 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.545    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.799 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          0.875    14.675    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X49Y59         LUT3 (Prop_lut3_I0_O)        0.367    15.042 r  cam_inst/bram_din_cam[15]_i_128/O
                         net (fo=1, routed)           0.000    15.042    cam_inst/bram_din_cam[15]_i_128_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.592 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    15.592    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.706 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    15.706    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.977 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.634    17.611    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X53Y57         LUT6 (Prop_lut6_I4_O)        0.373    17.984 r  cam_inst/bram_din_cam[15]_i_107/O
                         net (fo=1, routed)           0.000    17.984    cam_inst/bram_din_cam[15]_i_107_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.534 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    18.534    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.805 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.322    20.127    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.373    20.500 r  cam_inst/bram_din_cam[15]_i_96/O
                         net (fo=1, routed)           0.000    20.500    cam_inst/bram_din_cam[15]_i_96_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.050 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.050    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.164 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    21.164    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.435 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.286    22.722    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X49Y63         LUT3 (Prop_lut3_I0_O)        0.373    23.095 r  cam_inst/bram_din_cam[15]_i_80/O
                         net (fo=1, routed)           0.000    23.095    cam_inst/bram_din_cam[15]_i_80_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.645 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.645    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.759 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.759    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.030 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.538    25.568    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X51Y62         LUT5 (Prop_lut5_I3_O)        0.373    25.941 r  cam_inst/bram_din_cam[15]_i_66/O
                         net (fo=1, routed)           0.000    25.941    cam_inst/bram_din_cam[15]_i_66_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.342 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    26.342    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.456 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.456    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.570 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.570    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.841 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          1.035    27.875    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X50Y63         LUT6 (Prop_lut6_I4_O)        0.373    28.248 r  cam_inst/bram_din_cam[15]_i_49/O
                         net (fo=1, routed)           0.000    28.248    cam_inst/bram_din_cam[15]_i_49_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.761 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.761    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.878 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.878    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.132 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.174    30.306    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X52Y62         LUT3 (Prop_lut3_I0_O)        0.367    30.673 r  cam_inst/bram_din_cam[15]_i_38/O
                         net (fo=1, routed)           0.000    30.673    cam_inst/bram_din_cam[15]_i_38_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.206 r  cam_inst/bram_din_cam_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.206    cam_inst/bram_din_cam_reg[15]_i_15_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.323 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.323    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.440 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.440    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.694 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          1.511    33.205    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X53Y60         LUT4 (Prop_lut4_I2_O)        0.367    33.572 r  cam_inst/bram_din_cam[15]_i_34/O
                         net (fo=1, routed)           0.000    33.572    cam_inst/bram_din_cam[15]_i_34_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.970 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.970    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.084 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.084    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.198 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.198    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    34.491 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          1.445    35.936    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.373    36.309 r  cam_inst/bram_din_cam[14]_i_12/O
                         net (fo=1, routed)           0.000    36.309    cam_inst/bram_din_cam[14]_i_12_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.842 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.842    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.959 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.959    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    37.240 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.172    38.412    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X54Y58         LUT3 (Prop_lut3_I0_O)        0.367    38.779 r  cam_inst/bram_din_cam[13]_i_16/O
                         net (fo=1, routed)           0.000    38.779    cam_inst/bram_din_cam[13]_i_16_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.312 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.312    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.429 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.429    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.546 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.546    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    39.827 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.237    41.063    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X54Y64         LUT4 (Prop_lut4_I2_O)        0.367    41.430 r  cam_inst/bram_din_cam[12]_i_10/O
                         net (fo=1, routed)           0.000    41.430    cam_inst/bram_din_cam[12]_i_10_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.806 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.806    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.923 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.923    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    42.204 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.194    43.399    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X55Y63         LUT5 (Prop_lut5_I3_O)        0.367    43.766 r  cam_inst/bram_din_cam[11]_i_14/O
                         net (fo=1, routed)           0.000    43.766    cam_inst/bram_din_cam[11]_i_14_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.167 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.167    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.281 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.281    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.395 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.395    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    44.688 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          0.931    45.619    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X57Y63         LUT3 (Prop_lut3_I0_O)        0.373    45.992 r  cam_inst/bram_din_cam[10]_i_16/O
                         net (fo=1, routed)           0.000    45.992    cam_inst/bram_din_cam[10]_i_16_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.542 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.542    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.656 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    46.656    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.770 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.770    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    47.063 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.212    48.275    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X56Y63         LUT3 (Prop_lut3_I0_O)        0.373    48.648 r  cam_inst/bram_din_cam[9]_i_16/O
                         net (fo=1, routed)           0.000    48.648    cam_inst/bram_din_cam[9]_i_16_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.181 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.181    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.298 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.298    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.415 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.415    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    49.696 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          1.599    51.294    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X58Y61         LUT4 (Prop_lut4_I2_O)        0.367    51.661 r  cam_inst/bram_din_cam[8]_i_15/O
                         net (fo=1, routed)           0.000    51.661    cam_inst/bram_din_cam[8]_i_15_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    52.059 r  cam_inst/bram_din_cam_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.059    cam_inst/bram_din_cam_reg[8]_i_9_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.173 r  cam_inst/bram_din_cam_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.173    cam_inst/bram_din_cam_reg[8]_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.287 r  cam_inst/bram_din_cam_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.287    cam_inst/bram_din_cam_reg[8]_i_2_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    52.580 r  cam_inst/bram_din_cam_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          1.488    54.068    cam_inst/bram_din_cam_reg[8]_i_1_n_3
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.373    54.441 r  cam_inst/bram_din_cam[7]_i_13/O
                         net (fo=1, routed)           0.000    54.441    cam_inst/bram_din_cam[7]_i_13_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.973 r  cam_inst/bram_din_cam_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.973    cam_inst/bram_din_cam_reg[7]_i_4_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.087 r  cam_inst/bram_din_cam_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.087    cam_inst/bram_din_cam_reg[7]_i_2_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    55.380 r  cam_inst/bram_din_cam_reg[7]_i_1/CO[0]
                         net (fo=15, routed)          0.897    56.277    cam_inst/bram_din_cam_reg[7]_i_1_n_3
    SLICE_X60Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    57.121 r  cam_inst/bram_din_cam_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.121    cam_inst/bram_din_cam_reg[6]_i_9_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.238 r  cam_inst/bram_din_cam_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.238    cam_inst/bram_din_cam_reg[6]_i_4_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.355 r  cam_inst/bram_din_cam_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.355    cam_inst/bram_din_cam_reg[6]_i_2_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    57.636 r  cam_inst/bram_din_cam_reg[6]_i_1/CO[0]
                         net (fo=15, routed)          1.578    59.213    cam_inst/bram_din_cam_reg[6]_i_1_n_3
    SLICE_X57Y59         LUT3 (Prop_lut3_I0_O)        0.367    59.580 r  cam_inst/bram_din_cam[5]_i_16/O
                         net (fo=1, routed)           0.000    59.580    cam_inst/bram_din_cam[5]_i_16_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.130 r  cam_inst/bram_din_cam_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    60.130    cam_inst/bram_din_cam_reg[5]_i_9_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.244 r  cam_inst/bram_din_cam_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.244    cam_inst/bram_din_cam_reg[5]_i_4_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.358 r  cam_inst/bram_din_cam_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.358    cam_inst/bram_din_cam_reg[5]_i_2_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    60.651 r  cam_inst/bram_din_cam_reg[5]_i_1/CO[0]
                         net (fo=15, routed)          1.478    62.129    cam_inst/bram_din_cam_reg[5]_i_1_n_3
    SLICE_X56Y58         LUT3 (Prop_lut3_I0_O)        0.373    62.502 r  cam_inst/bram_din_cam[4]_i_16/O
                         net (fo=1, routed)           0.000    62.502    cam_inst/bram_din_cam[4]_i_16_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.035 r  cam_inst/bram_din_cam_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.035    cam_inst/bram_din_cam_reg[4]_i_9_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.152 r  cam_inst/bram_din_cam_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    63.152    cam_inst/bram_din_cam_reg[4]_i_4_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.269 r  cam_inst/bram_din_cam_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.269    cam_inst/bram_din_cam_reg[4]_i_2_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    63.550 r  cam_inst/bram_din_cam_reg[4]_i_1/CO[0]
                         net (fo=15, routed)          1.398    64.948    cam_inst/bram_din_cam_reg[4]_i_1_n_3
    SLICE_X58Y57         LUT3 (Prop_lut3_I0_O)        0.367    65.315 r  cam_inst/bram_din_cam[3]_i_16/O
                         net (fo=1, routed)           0.000    65.315    cam_inst/bram_din_cam[3]_i_16_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.865 r  cam_inst/bram_din_cam_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.865    cam_inst/bram_din_cam_reg[3]_i_9_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.979 r  cam_inst/bram_din_cam_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.979    cam_inst/bram_din_cam_reg[3]_i_4_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.093 r  cam_inst/bram_din_cam_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.093    cam_inst/bram_din_cam_reg[3]_i_2_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    66.386 r  cam_inst/bram_din_cam_reg[3]_i_1/CO[0]
                         net (fo=15, routed)          1.328    67.714    cam_inst/bram_din_cam_reg[3]_i_1_n_3
    SLICE_X61Y57         LUT5 (Prop_lut5_I3_O)        0.373    68.087 r  cam_inst/bram_din_cam[2]_i_14/O
                         net (fo=1, routed)           0.000    68.087    cam_inst/bram_din_cam[2]_i_14_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    68.488 r  cam_inst/bram_din_cam_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.488    cam_inst/bram_din_cam_reg[2]_i_9_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.602 r  cam_inst/bram_din_cam_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    68.602    cam_inst/bram_din_cam_reg[2]_i_4_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.716 r  cam_inst/bram_din_cam_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.716    cam_inst/bram_din_cam_reg[2]_i_2_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    69.009 r  cam_inst/bram_din_cam_reg[2]_i_1/CO[0]
                         net (fo=15, routed)          1.296    70.306    cam_inst/bram_din_cam_reg[2]_i_1_n_3
    SLICE_X60Y55         LUT3 (Prop_lut3_I0_O)        0.373    70.679 r  cam_inst/bram_din_cam[1]_i_16/O
                         net (fo=1, routed)           0.000    70.679    cam_inst/bram_din_cam[1]_i_16_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.212 r  cam_inst/bram_din_cam_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    71.212    cam_inst/bram_din_cam_reg[1]_i_9_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.329 r  cam_inst/bram_din_cam_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.329    cam_inst/bram_din_cam_reg[1]_i_4_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.446 r  cam_inst/bram_din_cam_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.446    cam_inst/bram_din_cam_reg[1]_i_2_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    71.727 r  cam_inst/bram_din_cam_reg[1]_i_1/CO[0]
                         net (fo=15, routed)          1.003    72.730    cam_inst/bram_din_cam_reg[1]_i_1_n_3
    SLICE_X61Y54         LUT3 (Prop_lut3_I0_O)        0.367    73.097 r  cam_inst/bram_din_cam[0]_i_16/O
                         net (fo=1, routed)           0.000    73.097    cam_inst/bram_din_cam[0]_i_16_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    73.629 r  cam_inst/bram_din_cam_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    73.629    cam_inst/bram_din_cam_reg[0]_i_7_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.743 r  cam_inst/bram_din_cam_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.743    cam_inst/bram_din_cam_reg[0]_i_2_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.857 r  cam_inst/bram_din_cam_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.857    cam_inst/bram_din_cam_reg[0]_i_1_n_0
    SLICE_X61Y56         FDRE                                         r  cam_inst/bram_din_cam_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        71.727ns  (logic 33.307ns (46.436%)  route 38.420ns (53.564%))
  Logic Levels:           115  (CARRY4=88 FDRE=1 LUT1=1 LUT3=14 LUT4=3 LUT5=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE                         0.000     0.000 r  cam_inst/count_reg[2]/C
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[2]/Q
                         net (fo=111, routed)         4.106     4.624    cam_inst/count[2]
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124     4.748 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         0.868     5.616    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X48Y84         LUT5 (Prop_lut5_I1_O)        0.124     5.740 f  cam_inst/pixel_count[783][9]_i_2/O
                         net (fo=43, routed)          1.603     7.343    cam_inst/p_1_in[9]
    SLICE_X48Y62         LUT1 (Prop_lut1_I0_O)        0.124     7.467 r  cam_inst/bram_din_cam[15]_i_168/O
                         net (fo=1, routed)           0.000     7.467    cam_inst/bram_din_cam[15]_i_168_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.017 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          2.001    10.018    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X48Y55         LUT3 (Prop_lut3_I0_O)        0.124    10.142 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    10.142    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.692 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.692    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.806 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    10.806    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.920 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    10.920    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.191 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.214    12.405    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.373    12.778 r  cam_inst/bram_din_cam[15]_i_148/O
                         net (fo=1, routed)           0.000    12.778    cam_inst/bram_din_cam[15]_i_148_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.311 r  cam_inst/bram_din_cam_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.311    cam_inst/bram_din_cam_reg[15]_i_125_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.428 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    13.428    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.545 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.545    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.799 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          0.875    14.675    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X49Y59         LUT3 (Prop_lut3_I0_O)        0.367    15.042 r  cam_inst/bram_din_cam[15]_i_128/O
                         net (fo=1, routed)           0.000    15.042    cam_inst/bram_din_cam[15]_i_128_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.592 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    15.592    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.706 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    15.706    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.977 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.634    17.611    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X53Y57         LUT6 (Prop_lut6_I4_O)        0.373    17.984 r  cam_inst/bram_din_cam[15]_i_107/O
                         net (fo=1, routed)           0.000    17.984    cam_inst/bram_din_cam[15]_i_107_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.534 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    18.534    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.805 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.322    20.127    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.373    20.500 r  cam_inst/bram_din_cam[15]_i_96/O
                         net (fo=1, routed)           0.000    20.500    cam_inst/bram_din_cam[15]_i_96_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.050 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.050    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.164 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    21.164    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.435 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.286    22.722    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X49Y63         LUT3 (Prop_lut3_I0_O)        0.373    23.095 r  cam_inst/bram_din_cam[15]_i_80/O
                         net (fo=1, routed)           0.000    23.095    cam_inst/bram_din_cam[15]_i_80_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.645 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.645    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.759 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.759    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.030 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.538    25.568    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X51Y62         LUT5 (Prop_lut5_I3_O)        0.373    25.941 r  cam_inst/bram_din_cam[15]_i_66/O
                         net (fo=1, routed)           0.000    25.941    cam_inst/bram_din_cam[15]_i_66_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.342 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    26.342    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.456 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.456    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.570 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.570    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.841 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          1.035    27.875    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X50Y63         LUT6 (Prop_lut6_I4_O)        0.373    28.248 r  cam_inst/bram_din_cam[15]_i_49/O
                         net (fo=1, routed)           0.000    28.248    cam_inst/bram_din_cam[15]_i_49_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.761 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.761    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.878 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.878    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.132 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.174    30.306    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X52Y62         LUT3 (Prop_lut3_I0_O)        0.367    30.673 r  cam_inst/bram_din_cam[15]_i_38/O
                         net (fo=1, routed)           0.000    30.673    cam_inst/bram_din_cam[15]_i_38_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.206 r  cam_inst/bram_din_cam_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.206    cam_inst/bram_din_cam_reg[15]_i_15_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.323 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.323    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.440 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.440    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.694 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          1.511    33.205    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X53Y60         LUT4 (Prop_lut4_I2_O)        0.367    33.572 r  cam_inst/bram_din_cam[15]_i_34/O
                         net (fo=1, routed)           0.000    33.572    cam_inst/bram_din_cam[15]_i_34_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.970 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.970    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.084 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.084    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.198 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.198    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    34.491 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          1.445    35.936    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.373    36.309 r  cam_inst/bram_din_cam[14]_i_12/O
                         net (fo=1, routed)           0.000    36.309    cam_inst/bram_din_cam[14]_i_12_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.842 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.842    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.959 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.959    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    37.240 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.172    38.412    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X54Y58         LUT3 (Prop_lut3_I0_O)        0.367    38.779 r  cam_inst/bram_din_cam[13]_i_16/O
                         net (fo=1, routed)           0.000    38.779    cam_inst/bram_din_cam[13]_i_16_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.312 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.312    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.429 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.429    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.546 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.546    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    39.827 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.237    41.063    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X54Y64         LUT4 (Prop_lut4_I2_O)        0.367    41.430 r  cam_inst/bram_din_cam[12]_i_10/O
                         net (fo=1, routed)           0.000    41.430    cam_inst/bram_din_cam[12]_i_10_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.806 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.806    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.923 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.923    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    42.204 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.194    43.399    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X55Y63         LUT5 (Prop_lut5_I3_O)        0.367    43.766 r  cam_inst/bram_din_cam[11]_i_14/O
                         net (fo=1, routed)           0.000    43.766    cam_inst/bram_din_cam[11]_i_14_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.167 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.167    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.281 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.281    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.395 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.395    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    44.688 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          0.931    45.619    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X57Y63         LUT3 (Prop_lut3_I0_O)        0.373    45.992 r  cam_inst/bram_din_cam[10]_i_16/O
                         net (fo=1, routed)           0.000    45.992    cam_inst/bram_din_cam[10]_i_16_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.542 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.542    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.656 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    46.656    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.770 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.770    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    47.063 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.212    48.275    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X56Y63         LUT3 (Prop_lut3_I0_O)        0.373    48.648 r  cam_inst/bram_din_cam[9]_i_16/O
                         net (fo=1, routed)           0.000    48.648    cam_inst/bram_din_cam[9]_i_16_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.181 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.181    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.298 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.298    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.415 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.415    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    49.696 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          1.599    51.294    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X58Y61         LUT4 (Prop_lut4_I2_O)        0.367    51.661 r  cam_inst/bram_din_cam[8]_i_15/O
                         net (fo=1, routed)           0.000    51.661    cam_inst/bram_din_cam[8]_i_15_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    52.059 r  cam_inst/bram_din_cam_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.059    cam_inst/bram_din_cam_reg[8]_i_9_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.173 r  cam_inst/bram_din_cam_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.173    cam_inst/bram_din_cam_reg[8]_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.287 r  cam_inst/bram_din_cam_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.287    cam_inst/bram_din_cam_reg[8]_i_2_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    52.580 r  cam_inst/bram_din_cam_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          1.488    54.068    cam_inst/bram_din_cam_reg[8]_i_1_n_3
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.373    54.441 r  cam_inst/bram_din_cam[7]_i_13/O
                         net (fo=1, routed)           0.000    54.441    cam_inst/bram_din_cam[7]_i_13_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.973 r  cam_inst/bram_din_cam_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.973    cam_inst/bram_din_cam_reg[7]_i_4_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.087 r  cam_inst/bram_din_cam_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.087    cam_inst/bram_din_cam_reg[7]_i_2_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    55.380 r  cam_inst/bram_din_cam_reg[7]_i_1/CO[0]
                         net (fo=15, routed)          0.897    56.277    cam_inst/bram_din_cam_reg[7]_i_1_n_3
    SLICE_X60Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    57.121 r  cam_inst/bram_din_cam_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.121    cam_inst/bram_din_cam_reg[6]_i_9_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.238 r  cam_inst/bram_din_cam_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.238    cam_inst/bram_din_cam_reg[6]_i_4_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.355 r  cam_inst/bram_din_cam_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.355    cam_inst/bram_din_cam_reg[6]_i_2_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    57.636 r  cam_inst/bram_din_cam_reg[6]_i_1/CO[0]
                         net (fo=15, routed)          1.578    59.213    cam_inst/bram_din_cam_reg[6]_i_1_n_3
    SLICE_X57Y59         LUT3 (Prop_lut3_I0_O)        0.367    59.580 r  cam_inst/bram_din_cam[5]_i_16/O
                         net (fo=1, routed)           0.000    59.580    cam_inst/bram_din_cam[5]_i_16_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.130 r  cam_inst/bram_din_cam_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    60.130    cam_inst/bram_din_cam_reg[5]_i_9_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.244 r  cam_inst/bram_din_cam_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.244    cam_inst/bram_din_cam_reg[5]_i_4_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.358 r  cam_inst/bram_din_cam_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.358    cam_inst/bram_din_cam_reg[5]_i_2_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    60.651 r  cam_inst/bram_din_cam_reg[5]_i_1/CO[0]
                         net (fo=15, routed)          1.478    62.129    cam_inst/bram_din_cam_reg[5]_i_1_n_3
    SLICE_X56Y58         LUT3 (Prop_lut3_I0_O)        0.373    62.502 r  cam_inst/bram_din_cam[4]_i_16/O
                         net (fo=1, routed)           0.000    62.502    cam_inst/bram_din_cam[4]_i_16_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.035 r  cam_inst/bram_din_cam_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.035    cam_inst/bram_din_cam_reg[4]_i_9_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.152 r  cam_inst/bram_din_cam_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    63.152    cam_inst/bram_din_cam_reg[4]_i_4_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.269 r  cam_inst/bram_din_cam_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.269    cam_inst/bram_din_cam_reg[4]_i_2_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    63.550 r  cam_inst/bram_din_cam_reg[4]_i_1/CO[0]
                         net (fo=15, routed)          1.398    64.948    cam_inst/bram_din_cam_reg[4]_i_1_n_3
    SLICE_X58Y57         LUT3 (Prop_lut3_I0_O)        0.367    65.315 r  cam_inst/bram_din_cam[3]_i_16/O
                         net (fo=1, routed)           0.000    65.315    cam_inst/bram_din_cam[3]_i_16_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.865 r  cam_inst/bram_din_cam_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.865    cam_inst/bram_din_cam_reg[3]_i_9_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.979 r  cam_inst/bram_din_cam_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.979    cam_inst/bram_din_cam_reg[3]_i_4_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.093 r  cam_inst/bram_din_cam_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.093    cam_inst/bram_din_cam_reg[3]_i_2_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    66.386 r  cam_inst/bram_din_cam_reg[3]_i_1/CO[0]
                         net (fo=15, routed)          1.328    67.714    cam_inst/bram_din_cam_reg[3]_i_1_n_3
    SLICE_X61Y57         LUT5 (Prop_lut5_I3_O)        0.373    68.087 r  cam_inst/bram_din_cam[2]_i_14/O
                         net (fo=1, routed)           0.000    68.087    cam_inst/bram_din_cam[2]_i_14_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    68.488 r  cam_inst/bram_din_cam_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.488    cam_inst/bram_din_cam_reg[2]_i_9_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.602 r  cam_inst/bram_din_cam_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    68.602    cam_inst/bram_din_cam_reg[2]_i_4_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.716 r  cam_inst/bram_din_cam_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.716    cam_inst/bram_din_cam_reg[2]_i_2_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    69.009 r  cam_inst/bram_din_cam_reg[2]_i_1/CO[0]
                         net (fo=15, routed)          1.296    70.306    cam_inst/bram_din_cam_reg[2]_i_1_n_3
    SLICE_X60Y55         LUT3 (Prop_lut3_I0_O)        0.373    70.679 r  cam_inst/bram_din_cam[1]_i_16/O
                         net (fo=1, routed)           0.000    70.679    cam_inst/bram_din_cam[1]_i_16_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.212 r  cam_inst/bram_din_cam_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    71.212    cam_inst/bram_din_cam_reg[1]_i_9_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.329 r  cam_inst/bram_din_cam_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.329    cam_inst/bram_din_cam_reg[1]_i_4_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.446 r  cam_inst/bram_din_cam_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.446    cam_inst/bram_din_cam_reg[1]_i_2_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    71.727 r  cam_inst/bram_din_cam_reg[1]_i_1/CO[0]
                         net (fo=15, routed)          0.000    71.727    cam_inst/bram_din_cam_reg[1]_i_1_n_3
    SLICE_X60Y58         FDRE                                         r  cam_inst/bram_din_cam_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        69.009ns  (logic 31.886ns (46.205%)  route 37.123ns (53.795%))
  Logic Levels:           110  (CARRY4=84 FDRE=1 LUT1=1 LUT3=13 LUT4=3 LUT5=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE                         0.000     0.000 r  cam_inst/count_reg[2]/C
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[2]/Q
                         net (fo=111, routed)         4.106     4.624    cam_inst/count[2]
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124     4.748 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         0.868     5.616    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X48Y84         LUT5 (Prop_lut5_I1_O)        0.124     5.740 f  cam_inst/pixel_count[783][9]_i_2/O
                         net (fo=43, routed)          1.603     7.343    cam_inst/p_1_in[9]
    SLICE_X48Y62         LUT1 (Prop_lut1_I0_O)        0.124     7.467 r  cam_inst/bram_din_cam[15]_i_168/O
                         net (fo=1, routed)           0.000     7.467    cam_inst/bram_din_cam[15]_i_168_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.017 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          2.001    10.018    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X48Y55         LUT3 (Prop_lut3_I0_O)        0.124    10.142 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    10.142    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.692 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.692    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.806 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    10.806    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.920 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    10.920    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.191 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.214    12.405    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.373    12.778 r  cam_inst/bram_din_cam[15]_i_148/O
                         net (fo=1, routed)           0.000    12.778    cam_inst/bram_din_cam[15]_i_148_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.311 r  cam_inst/bram_din_cam_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.311    cam_inst/bram_din_cam_reg[15]_i_125_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.428 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    13.428    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.545 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.545    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.799 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          0.875    14.675    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X49Y59         LUT3 (Prop_lut3_I0_O)        0.367    15.042 r  cam_inst/bram_din_cam[15]_i_128/O
                         net (fo=1, routed)           0.000    15.042    cam_inst/bram_din_cam[15]_i_128_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.592 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    15.592    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.706 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    15.706    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.977 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.634    17.611    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X53Y57         LUT6 (Prop_lut6_I4_O)        0.373    17.984 r  cam_inst/bram_din_cam[15]_i_107/O
                         net (fo=1, routed)           0.000    17.984    cam_inst/bram_din_cam[15]_i_107_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.534 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    18.534    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.805 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.322    20.127    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.373    20.500 r  cam_inst/bram_din_cam[15]_i_96/O
                         net (fo=1, routed)           0.000    20.500    cam_inst/bram_din_cam[15]_i_96_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.050 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.050    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.164 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    21.164    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.435 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.286    22.722    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X49Y63         LUT3 (Prop_lut3_I0_O)        0.373    23.095 r  cam_inst/bram_din_cam[15]_i_80/O
                         net (fo=1, routed)           0.000    23.095    cam_inst/bram_din_cam[15]_i_80_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.645 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.645    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.759 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.759    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.030 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.538    25.568    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X51Y62         LUT5 (Prop_lut5_I3_O)        0.373    25.941 r  cam_inst/bram_din_cam[15]_i_66/O
                         net (fo=1, routed)           0.000    25.941    cam_inst/bram_din_cam[15]_i_66_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.342 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    26.342    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.456 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.456    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.570 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.570    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.841 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          1.035    27.875    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X50Y63         LUT6 (Prop_lut6_I4_O)        0.373    28.248 r  cam_inst/bram_din_cam[15]_i_49/O
                         net (fo=1, routed)           0.000    28.248    cam_inst/bram_din_cam[15]_i_49_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.761 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.761    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.878 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.878    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.132 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.174    30.306    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X52Y62         LUT3 (Prop_lut3_I0_O)        0.367    30.673 r  cam_inst/bram_din_cam[15]_i_38/O
                         net (fo=1, routed)           0.000    30.673    cam_inst/bram_din_cam[15]_i_38_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.206 r  cam_inst/bram_din_cam_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.206    cam_inst/bram_din_cam_reg[15]_i_15_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.323 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.323    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.440 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.440    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.694 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          1.511    33.205    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X53Y60         LUT4 (Prop_lut4_I2_O)        0.367    33.572 r  cam_inst/bram_din_cam[15]_i_34/O
                         net (fo=1, routed)           0.000    33.572    cam_inst/bram_din_cam[15]_i_34_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.970 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.970    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.084 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.084    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.198 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.198    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    34.491 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          1.445    35.936    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.373    36.309 r  cam_inst/bram_din_cam[14]_i_12/O
                         net (fo=1, routed)           0.000    36.309    cam_inst/bram_din_cam[14]_i_12_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.842 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.842    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.959 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.959    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    37.240 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.172    38.412    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X54Y58         LUT3 (Prop_lut3_I0_O)        0.367    38.779 r  cam_inst/bram_din_cam[13]_i_16/O
                         net (fo=1, routed)           0.000    38.779    cam_inst/bram_din_cam[13]_i_16_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.312 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.312    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.429 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.429    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.546 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.546    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    39.827 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.237    41.063    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X54Y64         LUT4 (Prop_lut4_I2_O)        0.367    41.430 r  cam_inst/bram_din_cam[12]_i_10/O
                         net (fo=1, routed)           0.000    41.430    cam_inst/bram_din_cam[12]_i_10_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.806 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.806    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.923 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.923    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    42.204 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.194    43.399    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X55Y63         LUT5 (Prop_lut5_I3_O)        0.367    43.766 r  cam_inst/bram_din_cam[11]_i_14/O
                         net (fo=1, routed)           0.000    43.766    cam_inst/bram_din_cam[11]_i_14_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.167 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.167    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.281 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.281    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.395 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.395    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    44.688 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          0.931    45.619    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X57Y63         LUT3 (Prop_lut3_I0_O)        0.373    45.992 r  cam_inst/bram_din_cam[10]_i_16/O
                         net (fo=1, routed)           0.000    45.992    cam_inst/bram_din_cam[10]_i_16_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.542 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.542    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.656 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    46.656    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.770 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.770    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    47.063 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.212    48.275    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X56Y63         LUT3 (Prop_lut3_I0_O)        0.373    48.648 r  cam_inst/bram_din_cam[9]_i_16/O
                         net (fo=1, routed)           0.000    48.648    cam_inst/bram_din_cam[9]_i_16_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.181 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.181    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.298 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.298    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.415 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.415    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    49.696 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          1.599    51.294    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X58Y61         LUT4 (Prop_lut4_I2_O)        0.367    51.661 r  cam_inst/bram_din_cam[8]_i_15/O
                         net (fo=1, routed)           0.000    51.661    cam_inst/bram_din_cam[8]_i_15_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    52.059 r  cam_inst/bram_din_cam_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.059    cam_inst/bram_din_cam_reg[8]_i_9_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.173 r  cam_inst/bram_din_cam_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.173    cam_inst/bram_din_cam_reg[8]_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.287 r  cam_inst/bram_din_cam_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.287    cam_inst/bram_din_cam_reg[8]_i_2_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    52.580 r  cam_inst/bram_din_cam_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          1.488    54.068    cam_inst/bram_din_cam_reg[8]_i_1_n_3
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.373    54.441 r  cam_inst/bram_din_cam[7]_i_13/O
                         net (fo=1, routed)           0.000    54.441    cam_inst/bram_din_cam[7]_i_13_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.973 r  cam_inst/bram_din_cam_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.973    cam_inst/bram_din_cam_reg[7]_i_4_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.087 r  cam_inst/bram_din_cam_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.087    cam_inst/bram_din_cam_reg[7]_i_2_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    55.380 r  cam_inst/bram_din_cam_reg[7]_i_1/CO[0]
                         net (fo=15, routed)          0.897    56.277    cam_inst/bram_din_cam_reg[7]_i_1_n_3
    SLICE_X60Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    57.121 r  cam_inst/bram_din_cam_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.121    cam_inst/bram_din_cam_reg[6]_i_9_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.238 r  cam_inst/bram_din_cam_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.238    cam_inst/bram_din_cam_reg[6]_i_4_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.355 r  cam_inst/bram_din_cam_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.355    cam_inst/bram_din_cam_reg[6]_i_2_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    57.636 r  cam_inst/bram_din_cam_reg[6]_i_1/CO[0]
                         net (fo=15, routed)          1.578    59.213    cam_inst/bram_din_cam_reg[6]_i_1_n_3
    SLICE_X57Y59         LUT3 (Prop_lut3_I0_O)        0.367    59.580 r  cam_inst/bram_din_cam[5]_i_16/O
                         net (fo=1, routed)           0.000    59.580    cam_inst/bram_din_cam[5]_i_16_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.130 r  cam_inst/bram_din_cam_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    60.130    cam_inst/bram_din_cam_reg[5]_i_9_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.244 r  cam_inst/bram_din_cam_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.244    cam_inst/bram_din_cam_reg[5]_i_4_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.358 r  cam_inst/bram_din_cam_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.358    cam_inst/bram_din_cam_reg[5]_i_2_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    60.651 r  cam_inst/bram_din_cam_reg[5]_i_1/CO[0]
                         net (fo=15, routed)          1.478    62.129    cam_inst/bram_din_cam_reg[5]_i_1_n_3
    SLICE_X56Y58         LUT3 (Prop_lut3_I0_O)        0.373    62.502 r  cam_inst/bram_din_cam[4]_i_16/O
                         net (fo=1, routed)           0.000    62.502    cam_inst/bram_din_cam[4]_i_16_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.035 r  cam_inst/bram_din_cam_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.035    cam_inst/bram_din_cam_reg[4]_i_9_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.152 r  cam_inst/bram_din_cam_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    63.152    cam_inst/bram_din_cam_reg[4]_i_4_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.269 r  cam_inst/bram_din_cam_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.269    cam_inst/bram_din_cam_reg[4]_i_2_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    63.550 r  cam_inst/bram_din_cam_reg[4]_i_1/CO[0]
                         net (fo=15, routed)          1.398    64.948    cam_inst/bram_din_cam_reg[4]_i_1_n_3
    SLICE_X58Y57         LUT3 (Prop_lut3_I0_O)        0.367    65.315 r  cam_inst/bram_din_cam[3]_i_16/O
                         net (fo=1, routed)           0.000    65.315    cam_inst/bram_din_cam[3]_i_16_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.865 r  cam_inst/bram_din_cam_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.865    cam_inst/bram_din_cam_reg[3]_i_9_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.979 r  cam_inst/bram_din_cam_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.979    cam_inst/bram_din_cam_reg[3]_i_4_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.093 r  cam_inst/bram_din_cam_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.093    cam_inst/bram_din_cam_reg[3]_i_2_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    66.386 r  cam_inst/bram_din_cam_reg[3]_i_1/CO[0]
                         net (fo=15, routed)          1.328    67.714    cam_inst/bram_din_cam_reg[3]_i_1_n_3
    SLICE_X61Y57         LUT5 (Prop_lut5_I3_O)        0.373    68.087 r  cam_inst/bram_din_cam[2]_i_14/O
                         net (fo=1, routed)           0.000    68.087    cam_inst/bram_din_cam[2]_i_14_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    68.488 r  cam_inst/bram_din_cam_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.488    cam_inst/bram_din_cam_reg[2]_i_9_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.602 r  cam_inst/bram_din_cam_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    68.602    cam_inst/bram_din_cam_reg[2]_i_4_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.716 r  cam_inst/bram_din_cam_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.716    cam_inst/bram_din_cam_reg[2]_i_2_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    69.009 r  cam_inst/bram_din_cam_reg[2]_i_1/CO[0]
                         net (fo=15, routed)          0.000    69.009    cam_inst/bram_din_cam_reg[2]_i_1_n_3
    SLICE_X61Y60         FDRE                                         r  cam_inst/bram_din_cam_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        66.386ns  (logic 30.591ns (46.080%)  route 35.795ns (53.920%))
  Logic Levels:           105  (CARRY4=80 FDRE=1 LUT1=1 LUT3=13 LUT4=3 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE                         0.000     0.000 r  cam_inst/count_reg[2]/C
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[2]/Q
                         net (fo=111, routed)         4.106     4.624    cam_inst/count[2]
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124     4.748 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         0.868     5.616    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X48Y84         LUT5 (Prop_lut5_I1_O)        0.124     5.740 f  cam_inst/pixel_count[783][9]_i_2/O
                         net (fo=43, routed)          1.603     7.343    cam_inst/p_1_in[9]
    SLICE_X48Y62         LUT1 (Prop_lut1_I0_O)        0.124     7.467 r  cam_inst/bram_din_cam[15]_i_168/O
                         net (fo=1, routed)           0.000     7.467    cam_inst/bram_din_cam[15]_i_168_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.017 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          2.001    10.018    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X48Y55         LUT3 (Prop_lut3_I0_O)        0.124    10.142 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    10.142    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.692 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.692    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.806 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    10.806    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.920 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    10.920    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.191 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.214    12.405    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.373    12.778 r  cam_inst/bram_din_cam[15]_i_148/O
                         net (fo=1, routed)           0.000    12.778    cam_inst/bram_din_cam[15]_i_148_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.311 r  cam_inst/bram_din_cam_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.311    cam_inst/bram_din_cam_reg[15]_i_125_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.428 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    13.428    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.545 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.545    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.799 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          0.875    14.675    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X49Y59         LUT3 (Prop_lut3_I0_O)        0.367    15.042 r  cam_inst/bram_din_cam[15]_i_128/O
                         net (fo=1, routed)           0.000    15.042    cam_inst/bram_din_cam[15]_i_128_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.592 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    15.592    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.706 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    15.706    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.977 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.634    17.611    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X53Y57         LUT6 (Prop_lut6_I4_O)        0.373    17.984 r  cam_inst/bram_din_cam[15]_i_107/O
                         net (fo=1, routed)           0.000    17.984    cam_inst/bram_din_cam[15]_i_107_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.534 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    18.534    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.805 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.322    20.127    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.373    20.500 r  cam_inst/bram_din_cam[15]_i_96/O
                         net (fo=1, routed)           0.000    20.500    cam_inst/bram_din_cam[15]_i_96_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.050 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.050    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.164 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    21.164    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.435 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.286    22.722    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X49Y63         LUT3 (Prop_lut3_I0_O)        0.373    23.095 r  cam_inst/bram_din_cam[15]_i_80/O
                         net (fo=1, routed)           0.000    23.095    cam_inst/bram_din_cam[15]_i_80_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.645 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.645    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.759 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.759    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.030 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.538    25.568    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X51Y62         LUT5 (Prop_lut5_I3_O)        0.373    25.941 r  cam_inst/bram_din_cam[15]_i_66/O
                         net (fo=1, routed)           0.000    25.941    cam_inst/bram_din_cam[15]_i_66_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.342 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    26.342    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.456 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.456    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.570 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.570    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.841 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          1.035    27.875    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X50Y63         LUT6 (Prop_lut6_I4_O)        0.373    28.248 r  cam_inst/bram_din_cam[15]_i_49/O
                         net (fo=1, routed)           0.000    28.248    cam_inst/bram_din_cam[15]_i_49_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.761 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.761    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.878 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.878    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.132 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.174    30.306    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X52Y62         LUT3 (Prop_lut3_I0_O)        0.367    30.673 r  cam_inst/bram_din_cam[15]_i_38/O
                         net (fo=1, routed)           0.000    30.673    cam_inst/bram_din_cam[15]_i_38_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.206 r  cam_inst/bram_din_cam_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.206    cam_inst/bram_din_cam_reg[15]_i_15_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.323 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.323    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.440 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.440    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.694 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          1.511    33.205    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X53Y60         LUT4 (Prop_lut4_I2_O)        0.367    33.572 r  cam_inst/bram_din_cam[15]_i_34/O
                         net (fo=1, routed)           0.000    33.572    cam_inst/bram_din_cam[15]_i_34_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.970 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.970    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.084 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.084    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.198 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.198    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    34.491 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          1.445    35.936    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.373    36.309 r  cam_inst/bram_din_cam[14]_i_12/O
                         net (fo=1, routed)           0.000    36.309    cam_inst/bram_din_cam[14]_i_12_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.842 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.842    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.959 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.959    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    37.240 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.172    38.412    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X54Y58         LUT3 (Prop_lut3_I0_O)        0.367    38.779 r  cam_inst/bram_din_cam[13]_i_16/O
                         net (fo=1, routed)           0.000    38.779    cam_inst/bram_din_cam[13]_i_16_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.312 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.312    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.429 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.429    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.546 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.546    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    39.827 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.237    41.063    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X54Y64         LUT4 (Prop_lut4_I2_O)        0.367    41.430 r  cam_inst/bram_din_cam[12]_i_10/O
                         net (fo=1, routed)           0.000    41.430    cam_inst/bram_din_cam[12]_i_10_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.806 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.806    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.923 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.923    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    42.204 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.194    43.399    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X55Y63         LUT5 (Prop_lut5_I3_O)        0.367    43.766 r  cam_inst/bram_din_cam[11]_i_14/O
                         net (fo=1, routed)           0.000    43.766    cam_inst/bram_din_cam[11]_i_14_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.167 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.167    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.281 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.281    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.395 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.395    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    44.688 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          0.931    45.619    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X57Y63         LUT3 (Prop_lut3_I0_O)        0.373    45.992 r  cam_inst/bram_din_cam[10]_i_16/O
                         net (fo=1, routed)           0.000    45.992    cam_inst/bram_din_cam[10]_i_16_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.542 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.542    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.656 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    46.656    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.770 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.770    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    47.063 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.212    48.275    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X56Y63         LUT3 (Prop_lut3_I0_O)        0.373    48.648 r  cam_inst/bram_din_cam[9]_i_16/O
                         net (fo=1, routed)           0.000    48.648    cam_inst/bram_din_cam[9]_i_16_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.181 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.181    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.298 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.298    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.415 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.415    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    49.696 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          1.599    51.294    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X58Y61         LUT4 (Prop_lut4_I2_O)        0.367    51.661 r  cam_inst/bram_din_cam[8]_i_15/O
                         net (fo=1, routed)           0.000    51.661    cam_inst/bram_din_cam[8]_i_15_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    52.059 r  cam_inst/bram_din_cam_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.059    cam_inst/bram_din_cam_reg[8]_i_9_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.173 r  cam_inst/bram_din_cam_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.173    cam_inst/bram_din_cam_reg[8]_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.287 r  cam_inst/bram_din_cam_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.287    cam_inst/bram_din_cam_reg[8]_i_2_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    52.580 r  cam_inst/bram_din_cam_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          1.488    54.068    cam_inst/bram_din_cam_reg[8]_i_1_n_3
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.373    54.441 r  cam_inst/bram_din_cam[7]_i_13/O
                         net (fo=1, routed)           0.000    54.441    cam_inst/bram_din_cam[7]_i_13_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.973 r  cam_inst/bram_din_cam_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.973    cam_inst/bram_din_cam_reg[7]_i_4_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.087 r  cam_inst/bram_din_cam_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.087    cam_inst/bram_din_cam_reg[7]_i_2_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    55.380 r  cam_inst/bram_din_cam_reg[7]_i_1/CO[0]
                         net (fo=15, routed)          0.897    56.277    cam_inst/bram_din_cam_reg[7]_i_1_n_3
    SLICE_X60Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    57.121 r  cam_inst/bram_din_cam_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.121    cam_inst/bram_din_cam_reg[6]_i_9_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.238 r  cam_inst/bram_din_cam_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.238    cam_inst/bram_din_cam_reg[6]_i_4_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.355 r  cam_inst/bram_din_cam_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.355    cam_inst/bram_din_cam_reg[6]_i_2_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    57.636 r  cam_inst/bram_din_cam_reg[6]_i_1/CO[0]
                         net (fo=15, routed)          1.578    59.213    cam_inst/bram_din_cam_reg[6]_i_1_n_3
    SLICE_X57Y59         LUT3 (Prop_lut3_I0_O)        0.367    59.580 r  cam_inst/bram_din_cam[5]_i_16/O
                         net (fo=1, routed)           0.000    59.580    cam_inst/bram_din_cam[5]_i_16_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.130 r  cam_inst/bram_din_cam_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    60.130    cam_inst/bram_din_cam_reg[5]_i_9_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.244 r  cam_inst/bram_din_cam_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.244    cam_inst/bram_din_cam_reg[5]_i_4_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.358 r  cam_inst/bram_din_cam_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.358    cam_inst/bram_din_cam_reg[5]_i_2_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    60.651 r  cam_inst/bram_din_cam_reg[5]_i_1/CO[0]
                         net (fo=15, routed)          1.478    62.129    cam_inst/bram_din_cam_reg[5]_i_1_n_3
    SLICE_X56Y58         LUT3 (Prop_lut3_I0_O)        0.373    62.502 r  cam_inst/bram_din_cam[4]_i_16/O
                         net (fo=1, routed)           0.000    62.502    cam_inst/bram_din_cam[4]_i_16_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.035 r  cam_inst/bram_din_cam_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.035    cam_inst/bram_din_cam_reg[4]_i_9_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.152 r  cam_inst/bram_din_cam_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    63.152    cam_inst/bram_din_cam_reg[4]_i_4_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.269 r  cam_inst/bram_din_cam_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.269    cam_inst/bram_din_cam_reg[4]_i_2_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    63.550 r  cam_inst/bram_din_cam_reg[4]_i_1/CO[0]
                         net (fo=15, routed)          1.398    64.948    cam_inst/bram_din_cam_reg[4]_i_1_n_3
    SLICE_X58Y57         LUT3 (Prop_lut3_I0_O)        0.367    65.315 r  cam_inst/bram_din_cam[3]_i_16/O
                         net (fo=1, routed)           0.000    65.315    cam_inst/bram_din_cam[3]_i_16_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.865 r  cam_inst/bram_din_cam_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.865    cam_inst/bram_din_cam_reg[3]_i_9_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.979 r  cam_inst/bram_din_cam_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.979    cam_inst/bram_din_cam_reg[3]_i_4_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.093 r  cam_inst/bram_din_cam_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.093    cam_inst/bram_din_cam_reg[3]_i_2_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    66.386 r  cam_inst/bram_din_cam_reg[3]_i_1/CO[0]
                         net (fo=15, routed)          0.000    66.386    cam_inst/bram_din_cam_reg[3]_i_1_n_3
    SLICE_X58Y60         FDRE                                         r  cam_inst/bram_din_cam_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        63.550ns  (logic 29.153ns (45.874%)  route 34.397ns (54.126%))
  Logic Levels:           100  (CARRY4=76 FDRE=1 LUT1=1 LUT3=12 LUT4=3 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE                         0.000     0.000 r  cam_inst/count_reg[2]/C
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[2]/Q
                         net (fo=111, routed)         4.106     4.624    cam_inst/count[2]
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124     4.748 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         0.868     5.616    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X48Y84         LUT5 (Prop_lut5_I1_O)        0.124     5.740 f  cam_inst/pixel_count[783][9]_i_2/O
                         net (fo=43, routed)          1.603     7.343    cam_inst/p_1_in[9]
    SLICE_X48Y62         LUT1 (Prop_lut1_I0_O)        0.124     7.467 r  cam_inst/bram_din_cam[15]_i_168/O
                         net (fo=1, routed)           0.000     7.467    cam_inst/bram_din_cam[15]_i_168_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.017 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          2.001    10.018    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X48Y55         LUT3 (Prop_lut3_I0_O)        0.124    10.142 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    10.142    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.692 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.692    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.806 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    10.806    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.920 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    10.920    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.191 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.214    12.405    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.373    12.778 r  cam_inst/bram_din_cam[15]_i_148/O
                         net (fo=1, routed)           0.000    12.778    cam_inst/bram_din_cam[15]_i_148_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.311 r  cam_inst/bram_din_cam_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.311    cam_inst/bram_din_cam_reg[15]_i_125_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.428 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    13.428    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.545 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.545    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.799 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          0.875    14.675    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X49Y59         LUT3 (Prop_lut3_I0_O)        0.367    15.042 r  cam_inst/bram_din_cam[15]_i_128/O
                         net (fo=1, routed)           0.000    15.042    cam_inst/bram_din_cam[15]_i_128_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.592 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    15.592    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.706 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    15.706    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.977 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.634    17.611    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X53Y57         LUT6 (Prop_lut6_I4_O)        0.373    17.984 r  cam_inst/bram_din_cam[15]_i_107/O
                         net (fo=1, routed)           0.000    17.984    cam_inst/bram_din_cam[15]_i_107_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.534 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    18.534    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.805 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.322    20.127    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.373    20.500 r  cam_inst/bram_din_cam[15]_i_96/O
                         net (fo=1, routed)           0.000    20.500    cam_inst/bram_din_cam[15]_i_96_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.050 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.050    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.164 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    21.164    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.435 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.286    22.722    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X49Y63         LUT3 (Prop_lut3_I0_O)        0.373    23.095 r  cam_inst/bram_din_cam[15]_i_80/O
                         net (fo=1, routed)           0.000    23.095    cam_inst/bram_din_cam[15]_i_80_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.645 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.645    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.759 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.759    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.030 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.538    25.568    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X51Y62         LUT5 (Prop_lut5_I3_O)        0.373    25.941 r  cam_inst/bram_din_cam[15]_i_66/O
                         net (fo=1, routed)           0.000    25.941    cam_inst/bram_din_cam[15]_i_66_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.342 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    26.342    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.456 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.456    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.570 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.570    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.841 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          1.035    27.875    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X50Y63         LUT6 (Prop_lut6_I4_O)        0.373    28.248 r  cam_inst/bram_din_cam[15]_i_49/O
                         net (fo=1, routed)           0.000    28.248    cam_inst/bram_din_cam[15]_i_49_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.761 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.761    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.878 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.878    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.132 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.174    30.306    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X52Y62         LUT3 (Prop_lut3_I0_O)        0.367    30.673 r  cam_inst/bram_din_cam[15]_i_38/O
                         net (fo=1, routed)           0.000    30.673    cam_inst/bram_din_cam[15]_i_38_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.206 r  cam_inst/bram_din_cam_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.206    cam_inst/bram_din_cam_reg[15]_i_15_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.323 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.323    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.440 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.440    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.694 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          1.511    33.205    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X53Y60         LUT4 (Prop_lut4_I2_O)        0.367    33.572 r  cam_inst/bram_din_cam[15]_i_34/O
                         net (fo=1, routed)           0.000    33.572    cam_inst/bram_din_cam[15]_i_34_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.970 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.970    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.084 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.084    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.198 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.198    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    34.491 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          1.445    35.936    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.373    36.309 r  cam_inst/bram_din_cam[14]_i_12/O
                         net (fo=1, routed)           0.000    36.309    cam_inst/bram_din_cam[14]_i_12_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.842 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.842    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.959 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.959    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    37.240 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.172    38.412    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X54Y58         LUT3 (Prop_lut3_I0_O)        0.367    38.779 r  cam_inst/bram_din_cam[13]_i_16/O
                         net (fo=1, routed)           0.000    38.779    cam_inst/bram_din_cam[13]_i_16_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.312 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.312    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.429 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.429    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.546 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.546    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    39.827 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.237    41.063    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X54Y64         LUT4 (Prop_lut4_I2_O)        0.367    41.430 r  cam_inst/bram_din_cam[12]_i_10/O
                         net (fo=1, routed)           0.000    41.430    cam_inst/bram_din_cam[12]_i_10_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.806 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.806    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.923 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.923    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    42.204 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.194    43.399    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X55Y63         LUT5 (Prop_lut5_I3_O)        0.367    43.766 r  cam_inst/bram_din_cam[11]_i_14/O
                         net (fo=1, routed)           0.000    43.766    cam_inst/bram_din_cam[11]_i_14_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.167 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.167    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.281 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.281    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.395 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.395    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    44.688 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          0.931    45.619    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X57Y63         LUT3 (Prop_lut3_I0_O)        0.373    45.992 r  cam_inst/bram_din_cam[10]_i_16/O
                         net (fo=1, routed)           0.000    45.992    cam_inst/bram_din_cam[10]_i_16_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.542 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.542    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.656 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    46.656    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.770 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.770    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    47.063 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.212    48.275    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X56Y63         LUT3 (Prop_lut3_I0_O)        0.373    48.648 r  cam_inst/bram_din_cam[9]_i_16/O
                         net (fo=1, routed)           0.000    48.648    cam_inst/bram_din_cam[9]_i_16_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.181 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.181    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.298 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.298    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.415 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.415    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    49.696 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          1.599    51.294    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X58Y61         LUT4 (Prop_lut4_I2_O)        0.367    51.661 r  cam_inst/bram_din_cam[8]_i_15/O
                         net (fo=1, routed)           0.000    51.661    cam_inst/bram_din_cam[8]_i_15_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    52.059 r  cam_inst/bram_din_cam_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.059    cam_inst/bram_din_cam_reg[8]_i_9_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.173 r  cam_inst/bram_din_cam_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.173    cam_inst/bram_din_cam_reg[8]_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.287 r  cam_inst/bram_din_cam_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.287    cam_inst/bram_din_cam_reg[8]_i_2_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    52.580 r  cam_inst/bram_din_cam_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          1.488    54.068    cam_inst/bram_din_cam_reg[8]_i_1_n_3
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.373    54.441 r  cam_inst/bram_din_cam[7]_i_13/O
                         net (fo=1, routed)           0.000    54.441    cam_inst/bram_din_cam[7]_i_13_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.973 r  cam_inst/bram_din_cam_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.973    cam_inst/bram_din_cam_reg[7]_i_4_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.087 r  cam_inst/bram_din_cam_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.087    cam_inst/bram_din_cam_reg[7]_i_2_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    55.380 r  cam_inst/bram_din_cam_reg[7]_i_1/CO[0]
                         net (fo=15, routed)          0.897    56.277    cam_inst/bram_din_cam_reg[7]_i_1_n_3
    SLICE_X60Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    57.121 r  cam_inst/bram_din_cam_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.121    cam_inst/bram_din_cam_reg[6]_i_9_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.238 r  cam_inst/bram_din_cam_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.238    cam_inst/bram_din_cam_reg[6]_i_4_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.355 r  cam_inst/bram_din_cam_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.355    cam_inst/bram_din_cam_reg[6]_i_2_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    57.636 r  cam_inst/bram_din_cam_reg[6]_i_1/CO[0]
                         net (fo=15, routed)          1.578    59.213    cam_inst/bram_din_cam_reg[6]_i_1_n_3
    SLICE_X57Y59         LUT3 (Prop_lut3_I0_O)        0.367    59.580 r  cam_inst/bram_din_cam[5]_i_16/O
                         net (fo=1, routed)           0.000    59.580    cam_inst/bram_din_cam[5]_i_16_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.130 r  cam_inst/bram_din_cam_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    60.130    cam_inst/bram_din_cam_reg[5]_i_9_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.244 r  cam_inst/bram_din_cam_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.244    cam_inst/bram_din_cam_reg[5]_i_4_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.358 r  cam_inst/bram_din_cam_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.358    cam_inst/bram_din_cam_reg[5]_i_2_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    60.651 r  cam_inst/bram_din_cam_reg[5]_i_1/CO[0]
                         net (fo=15, routed)          1.478    62.129    cam_inst/bram_din_cam_reg[5]_i_1_n_3
    SLICE_X56Y58         LUT3 (Prop_lut3_I0_O)        0.373    62.502 r  cam_inst/bram_din_cam[4]_i_16/O
                         net (fo=1, routed)           0.000    62.502    cam_inst/bram_din_cam[4]_i_16_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.035 r  cam_inst/bram_din_cam_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.035    cam_inst/bram_din_cam_reg[4]_i_9_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.152 r  cam_inst/bram_din_cam_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    63.152    cam_inst/bram_din_cam_reg[4]_i_4_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.269 r  cam_inst/bram_din_cam_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.269    cam_inst/bram_din_cam_reg[4]_i_2_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    63.550 r  cam_inst/bram_din_cam_reg[4]_i_1/CO[0]
                         net (fo=15, routed)          0.000    63.550    cam_inst/bram_din_cam_reg[4]_i_1_n_3
    SLICE_X56Y61         FDRE                                         r  cam_inst/bram_din_cam_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.651ns  (logic 27.732ns (45.724%)  route 32.919ns (54.276%))
  Logic Levels:           95  (CARRY4=72 FDRE=1 LUT1=1 LUT3=11 LUT4=3 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE                         0.000     0.000 r  cam_inst/count_reg[2]/C
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[2]/Q
                         net (fo=111, routed)         4.106     4.624    cam_inst/count[2]
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124     4.748 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         0.868     5.616    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X48Y84         LUT5 (Prop_lut5_I1_O)        0.124     5.740 f  cam_inst/pixel_count[783][9]_i_2/O
                         net (fo=43, routed)          1.603     7.343    cam_inst/p_1_in[9]
    SLICE_X48Y62         LUT1 (Prop_lut1_I0_O)        0.124     7.467 r  cam_inst/bram_din_cam[15]_i_168/O
                         net (fo=1, routed)           0.000     7.467    cam_inst/bram_din_cam[15]_i_168_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.017 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          2.001    10.018    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X48Y55         LUT3 (Prop_lut3_I0_O)        0.124    10.142 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    10.142    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.692 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.692    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.806 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    10.806    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.920 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    10.920    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.191 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.214    12.405    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.373    12.778 r  cam_inst/bram_din_cam[15]_i_148/O
                         net (fo=1, routed)           0.000    12.778    cam_inst/bram_din_cam[15]_i_148_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.311 r  cam_inst/bram_din_cam_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.311    cam_inst/bram_din_cam_reg[15]_i_125_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.428 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    13.428    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.545 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.545    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.799 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          0.875    14.675    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X49Y59         LUT3 (Prop_lut3_I0_O)        0.367    15.042 r  cam_inst/bram_din_cam[15]_i_128/O
                         net (fo=1, routed)           0.000    15.042    cam_inst/bram_din_cam[15]_i_128_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.592 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    15.592    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.706 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    15.706    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.977 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.634    17.611    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X53Y57         LUT6 (Prop_lut6_I4_O)        0.373    17.984 r  cam_inst/bram_din_cam[15]_i_107/O
                         net (fo=1, routed)           0.000    17.984    cam_inst/bram_din_cam[15]_i_107_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.534 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    18.534    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.805 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.322    20.127    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.373    20.500 r  cam_inst/bram_din_cam[15]_i_96/O
                         net (fo=1, routed)           0.000    20.500    cam_inst/bram_din_cam[15]_i_96_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.050 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.050    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.164 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    21.164    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.435 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.286    22.722    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X49Y63         LUT3 (Prop_lut3_I0_O)        0.373    23.095 r  cam_inst/bram_din_cam[15]_i_80/O
                         net (fo=1, routed)           0.000    23.095    cam_inst/bram_din_cam[15]_i_80_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.645 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.645    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.759 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.759    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.030 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.538    25.568    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X51Y62         LUT5 (Prop_lut5_I3_O)        0.373    25.941 r  cam_inst/bram_din_cam[15]_i_66/O
                         net (fo=1, routed)           0.000    25.941    cam_inst/bram_din_cam[15]_i_66_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.342 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    26.342    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.456 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.456    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.570 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.570    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.841 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          1.035    27.875    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X50Y63         LUT6 (Prop_lut6_I4_O)        0.373    28.248 r  cam_inst/bram_din_cam[15]_i_49/O
                         net (fo=1, routed)           0.000    28.248    cam_inst/bram_din_cam[15]_i_49_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.761 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.761    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.878 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.878    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.132 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.174    30.306    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X52Y62         LUT3 (Prop_lut3_I0_O)        0.367    30.673 r  cam_inst/bram_din_cam[15]_i_38/O
                         net (fo=1, routed)           0.000    30.673    cam_inst/bram_din_cam[15]_i_38_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.206 r  cam_inst/bram_din_cam_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.206    cam_inst/bram_din_cam_reg[15]_i_15_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.323 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.323    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.440 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.440    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.694 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          1.511    33.205    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X53Y60         LUT4 (Prop_lut4_I2_O)        0.367    33.572 r  cam_inst/bram_din_cam[15]_i_34/O
                         net (fo=1, routed)           0.000    33.572    cam_inst/bram_din_cam[15]_i_34_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.970 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.970    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.084 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.084    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.198 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.198    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    34.491 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          1.445    35.936    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.373    36.309 r  cam_inst/bram_din_cam[14]_i_12/O
                         net (fo=1, routed)           0.000    36.309    cam_inst/bram_din_cam[14]_i_12_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.842 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.842    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.959 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.959    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    37.240 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.172    38.412    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X54Y58         LUT3 (Prop_lut3_I0_O)        0.367    38.779 r  cam_inst/bram_din_cam[13]_i_16/O
                         net (fo=1, routed)           0.000    38.779    cam_inst/bram_din_cam[13]_i_16_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.312 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.312    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.429 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.429    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.546 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.546    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    39.827 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.237    41.063    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X54Y64         LUT4 (Prop_lut4_I2_O)        0.367    41.430 r  cam_inst/bram_din_cam[12]_i_10/O
                         net (fo=1, routed)           0.000    41.430    cam_inst/bram_din_cam[12]_i_10_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.806 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.806    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.923 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.923    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    42.204 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.194    43.399    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X55Y63         LUT5 (Prop_lut5_I3_O)        0.367    43.766 r  cam_inst/bram_din_cam[11]_i_14/O
                         net (fo=1, routed)           0.000    43.766    cam_inst/bram_din_cam[11]_i_14_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.167 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.167    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.281 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.281    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.395 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.395    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    44.688 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          0.931    45.619    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X57Y63         LUT3 (Prop_lut3_I0_O)        0.373    45.992 r  cam_inst/bram_din_cam[10]_i_16/O
                         net (fo=1, routed)           0.000    45.992    cam_inst/bram_din_cam[10]_i_16_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.542 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.542    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.656 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    46.656    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.770 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.770    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    47.063 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.212    48.275    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X56Y63         LUT3 (Prop_lut3_I0_O)        0.373    48.648 r  cam_inst/bram_din_cam[9]_i_16/O
                         net (fo=1, routed)           0.000    48.648    cam_inst/bram_din_cam[9]_i_16_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.181 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.181    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.298 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.298    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.415 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.415    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    49.696 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          1.599    51.294    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X58Y61         LUT4 (Prop_lut4_I2_O)        0.367    51.661 r  cam_inst/bram_din_cam[8]_i_15/O
                         net (fo=1, routed)           0.000    51.661    cam_inst/bram_din_cam[8]_i_15_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    52.059 r  cam_inst/bram_din_cam_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.059    cam_inst/bram_din_cam_reg[8]_i_9_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.173 r  cam_inst/bram_din_cam_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.173    cam_inst/bram_din_cam_reg[8]_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.287 r  cam_inst/bram_din_cam_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.287    cam_inst/bram_din_cam_reg[8]_i_2_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    52.580 r  cam_inst/bram_din_cam_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          1.488    54.068    cam_inst/bram_din_cam_reg[8]_i_1_n_3
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.373    54.441 r  cam_inst/bram_din_cam[7]_i_13/O
                         net (fo=1, routed)           0.000    54.441    cam_inst/bram_din_cam[7]_i_13_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.973 r  cam_inst/bram_din_cam_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.973    cam_inst/bram_din_cam_reg[7]_i_4_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.087 r  cam_inst/bram_din_cam_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.087    cam_inst/bram_din_cam_reg[7]_i_2_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    55.380 r  cam_inst/bram_din_cam_reg[7]_i_1/CO[0]
                         net (fo=15, routed)          0.897    56.277    cam_inst/bram_din_cam_reg[7]_i_1_n_3
    SLICE_X60Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    57.121 r  cam_inst/bram_din_cam_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.121    cam_inst/bram_din_cam_reg[6]_i_9_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.238 r  cam_inst/bram_din_cam_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.238    cam_inst/bram_din_cam_reg[6]_i_4_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.355 r  cam_inst/bram_din_cam_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.355    cam_inst/bram_din_cam_reg[6]_i_2_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    57.636 r  cam_inst/bram_din_cam_reg[6]_i_1/CO[0]
                         net (fo=15, routed)          1.578    59.213    cam_inst/bram_din_cam_reg[6]_i_1_n_3
    SLICE_X57Y59         LUT3 (Prop_lut3_I0_O)        0.367    59.580 r  cam_inst/bram_din_cam[5]_i_16/O
                         net (fo=1, routed)           0.000    59.580    cam_inst/bram_din_cam[5]_i_16_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.130 r  cam_inst/bram_din_cam_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    60.130    cam_inst/bram_din_cam_reg[5]_i_9_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.244 r  cam_inst/bram_din_cam_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    60.244    cam_inst/bram_din_cam_reg[5]_i_4_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.358 r  cam_inst/bram_din_cam_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.358    cam_inst/bram_din_cam_reg[5]_i_2_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    60.651 r  cam_inst/bram_din_cam_reg[5]_i_1/CO[0]
                         net (fo=15, routed)          0.000    60.651    cam_inst/bram_din_cam_reg[5]_i_1_n_3
    SLICE_X57Y62         FDRE                                         r  cam_inst/bram_din_cam_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.636ns  (logic 26.294ns (45.621%)  route 31.342ns (54.379%))
  Logic Levels:           90  (CARRY4=68 FDRE=1 LUT1=1 LUT3=10 LUT4=3 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE                         0.000     0.000 r  cam_inst/count_reg[2]/C
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[2]/Q
                         net (fo=111, routed)         4.106     4.624    cam_inst/count[2]
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124     4.748 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         0.868     5.616    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X48Y84         LUT5 (Prop_lut5_I1_O)        0.124     5.740 f  cam_inst/pixel_count[783][9]_i_2/O
                         net (fo=43, routed)          1.603     7.343    cam_inst/p_1_in[9]
    SLICE_X48Y62         LUT1 (Prop_lut1_I0_O)        0.124     7.467 r  cam_inst/bram_din_cam[15]_i_168/O
                         net (fo=1, routed)           0.000     7.467    cam_inst/bram_din_cam[15]_i_168_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.017 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          2.001    10.018    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X48Y55         LUT3 (Prop_lut3_I0_O)        0.124    10.142 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    10.142    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.692 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.692    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.806 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    10.806    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.920 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    10.920    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.191 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.214    12.405    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.373    12.778 r  cam_inst/bram_din_cam[15]_i_148/O
                         net (fo=1, routed)           0.000    12.778    cam_inst/bram_din_cam[15]_i_148_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.311 r  cam_inst/bram_din_cam_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.311    cam_inst/bram_din_cam_reg[15]_i_125_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.428 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    13.428    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.545 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.545    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.799 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          0.875    14.675    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X49Y59         LUT3 (Prop_lut3_I0_O)        0.367    15.042 r  cam_inst/bram_din_cam[15]_i_128/O
                         net (fo=1, routed)           0.000    15.042    cam_inst/bram_din_cam[15]_i_128_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.592 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    15.592    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.706 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    15.706    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.977 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.634    17.611    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X53Y57         LUT6 (Prop_lut6_I4_O)        0.373    17.984 r  cam_inst/bram_din_cam[15]_i_107/O
                         net (fo=1, routed)           0.000    17.984    cam_inst/bram_din_cam[15]_i_107_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.534 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    18.534    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.805 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.322    20.127    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.373    20.500 r  cam_inst/bram_din_cam[15]_i_96/O
                         net (fo=1, routed)           0.000    20.500    cam_inst/bram_din_cam[15]_i_96_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.050 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.050    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.164 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    21.164    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.435 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.286    22.722    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X49Y63         LUT3 (Prop_lut3_I0_O)        0.373    23.095 r  cam_inst/bram_din_cam[15]_i_80/O
                         net (fo=1, routed)           0.000    23.095    cam_inst/bram_din_cam[15]_i_80_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.645 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.645    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.759 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.759    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.030 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.538    25.568    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X51Y62         LUT5 (Prop_lut5_I3_O)        0.373    25.941 r  cam_inst/bram_din_cam[15]_i_66/O
                         net (fo=1, routed)           0.000    25.941    cam_inst/bram_din_cam[15]_i_66_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.342 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    26.342    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.456 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.456    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.570 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.570    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.841 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          1.035    27.875    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X50Y63         LUT6 (Prop_lut6_I4_O)        0.373    28.248 r  cam_inst/bram_din_cam[15]_i_49/O
                         net (fo=1, routed)           0.000    28.248    cam_inst/bram_din_cam[15]_i_49_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.761 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.761    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.878 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.878    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.132 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.174    30.306    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X52Y62         LUT3 (Prop_lut3_I0_O)        0.367    30.673 r  cam_inst/bram_din_cam[15]_i_38/O
                         net (fo=1, routed)           0.000    30.673    cam_inst/bram_din_cam[15]_i_38_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.206 r  cam_inst/bram_din_cam_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.206    cam_inst/bram_din_cam_reg[15]_i_15_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.323 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.323    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.440 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.440    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.694 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          1.511    33.205    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X53Y60         LUT4 (Prop_lut4_I2_O)        0.367    33.572 r  cam_inst/bram_din_cam[15]_i_34/O
                         net (fo=1, routed)           0.000    33.572    cam_inst/bram_din_cam[15]_i_34_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.970 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.970    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.084 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.084    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.198 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.198    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    34.491 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          1.445    35.936    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.373    36.309 r  cam_inst/bram_din_cam[14]_i_12/O
                         net (fo=1, routed)           0.000    36.309    cam_inst/bram_din_cam[14]_i_12_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.842 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.842    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.959 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.959    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    37.240 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.172    38.412    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X54Y58         LUT3 (Prop_lut3_I0_O)        0.367    38.779 r  cam_inst/bram_din_cam[13]_i_16/O
                         net (fo=1, routed)           0.000    38.779    cam_inst/bram_din_cam[13]_i_16_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.312 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.312    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.429 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.429    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.546 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.546    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    39.827 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.237    41.063    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X54Y64         LUT4 (Prop_lut4_I2_O)        0.367    41.430 r  cam_inst/bram_din_cam[12]_i_10/O
                         net (fo=1, routed)           0.000    41.430    cam_inst/bram_din_cam[12]_i_10_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.806 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.806    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.923 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.923    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    42.204 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.194    43.399    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X55Y63         LUT5 (Prop_lut5_I3_O)        0.367    43.766 r  cam_inst/bram_din_cam[11]_i_14/O
                         net (fo=1, routed)           0.000    43.766    cam_inst/bram_din_cam[11]_i_14_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.167 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.167    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.281 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.281    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.395 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.395    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    44.688 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          0.931    45.619    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X57Y63         LUT3 (Prop_lut3_I0_O)        0.373    45.992 r  cam_inst/bram_din_cam[10]_i_16/O
                         net (fo=1, routed)           0.000    45.992    cam_inst/bram_din_cam[10]_i_16_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.542 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.542    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.656 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    46.656    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.770 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.770    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    47.063 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.212    48.275    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X56Y63         LUT3 (Prop_lut3_I0_O)        0.373    48.648 r  cam_inst/bram_din_cam[9]_i_16/O
                         net (fo=1, routed)           0.000    48.648    cam_inst/bram_din_cam[9]_i_16_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.181 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.181    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.298 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.298    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.415 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.415    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    49.696 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          1.599    51.294    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X58Y61         LUT4 (Prop_lut4_I2_O)        0.367    51.661 r  cam_inst/bram_din_cam[8]_i_15/O
                         net (fo=1, routed)           0.000    51.661    cam_inst/bram_din_cam[8]_i_15_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    52.059 r  cam_inst/bram_din_cam_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.059    cam_inst/bram_din_cam_reg[8]_i_9_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.173 r  cam_inst/bram_din_cam_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.173    cam_inst/bram_din_cam_reg[8]_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.287 r  cam_inst/bram_din_cam_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.287    cam_inst/bram_din_cam_reg[8]_i_2_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    52.580 r  cam_inst/bram_din_cam_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          1.488    54.068    cam_inst/bram_din_cam_reg[8]_i_1_n_3
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.373    54.441 r  cam_inst/bram_din_cam[7]_i_13/O
                         net (fo=1, routed)           0.000    54.441    cam_inst/bram_din_cam[7]_i_13_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.973 r  cam_inst/bram_din_cam_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.973    cam_inst/bram_din_cam_reg[7]_i_4_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.087 r  cam_inst/bram_din_cam_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.087    cam_inst/bram_din_cam_reg[7]_i_2_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    55.380 r  cam_inst/bram_din_cam_reg[7]_i_1/CO[0]
                         net (fo=15, routed)          0.897    56.277    cam_inst/bram_din_cam_reg[7]_i_1_n_3
    SLICE_X60Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    57.121 r  cam_inst/bram_din_cam_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.121    cam_inst/bram_din_cam_reg[6]_i_9_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.238 r  cam_inst/bram_din_cam_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.238    cam_inst/bram_din_cam_reg[6]_i_4_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.355 r  cam_inst/bram_din_cam_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.355    cam_inst/bram_din_cam_reg[6]_i_2_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    57.636 r  cam_inst/bram_din_cam_reg[6]_i_1/CO[0]
                         net (fo=15, routed)          0.000    57.636    cam_inst/bram_din_cam_reg[6]_i_1_n_3
    SLICE_X60Y63         FDRE                                         r  cam_inst/bram_din_cam_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.380ns  (logic 24.935ns (45.025%)  route 30.445ns (54.975%))
  Logic Levels:           86  (CARRY4=64 FDRE=1 LUT1=1 LUT3=10 LUT4=3 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE                         0.000     0.000 r  cam_inst/count_reg[2]/C
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[2]/Q
                         net (fo=111, routed)         4.106     4.624    cam_inst/count[2]
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124     4.748 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         0.868     5.616    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X48Y84         LUT5 (Prop_lut5_I1_O)        0.124     5.740 f  cam_inst/pixel_count[783][9]_i_2/O
                         net (fo=43, routed)          1.603     7.343    cam_inst/p_1_in[9]
    SLICE_X48Y62         LUT1 (Prop_lut1_I0_O)        0.124     7.467 r  cam_inst/bram_din_cam[15]_i_168/O
                         net (fo=1, routed)           0.000     7.467    cam_inst/bram_din_cam[15]_i_168_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.017 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          2.001    10.018    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X48Y55         LUT3 (Prop_lut3_I0_O)        0.124    10.142 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    10.142    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.692 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.692    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.806 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    10.806    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.920 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    10.920    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.191 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.214    12.405    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.373    12.778 r  cam_inst/bram_din_cam[15]_i_148/O
                         net (fo=1, routed)           0.000    12.778    cam_inst/bram_din_cam[15]_i_148_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.311 r  cam_inst/bram_din_cam_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.311    cam_inst/bram_din_cam_reg[15]_i_125_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.428 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    13.428    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.545 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.545    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.799 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          0.875    14.675    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X49Y59         LUT3 (Prop_lut3_I0_O)        0.367    15.042 r  cam_inst/bram_din_cam[15]_i_128/O
                         net (fo=1, routed)           0.000    15.042    cam_inst/bram_din_cam[15]_i_128_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.592 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    15.592    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.706 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    15.706    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.977 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.634    17.611    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X53Y57         LUT6 (Prop_lut6_I4_O)        0.373    17.984 r  cam_inst/bram_din_cam[15]_i_107/O
                         net (fo=1, routed)           0.000    17.984    cam_inst/bram_din_cam[15]_i_107_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.534 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    18.534    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.805 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.322    20.127    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.373    20.500 r  cam_inst/bram_din_cam[15]_i_96/O
                         net (fo=1, routed)           0.000    20.500    cam_inst/bram_din_cam[15]_i_96_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.050 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.050    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.164 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    21.164    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.435 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.286    22.722    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X49Y63         LUT3 (Prop_lut3_I0_O)        0.373    23.095 r  cam_inst/bram_din_cam[15]_i_80/O
                         net (fo=1, routed)           0.000    23.095    cam_inst/bram_din_cam[15]_i_80_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.645 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.645    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.759 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.759    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.030 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.538    25.568    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X51Y62         LUT5 (Prop_lut5_I3_O)        0.373    25.941 r  cam_inst/bram_din_cam[15]_i_66/O
                         net (fo=1, routed)           0.000    25.941    cam_inst/bram_din_cam[15]_i_66_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.342 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    26.342    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.456 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.456    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.570 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.570    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.841 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          1.035    27.875    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X50Y63         LUT6 (Prop_lut6_I4_O)        0.373    28.248 r  cam_inst/bram_din_cam[15]_i_49/O
                         net (fo=1, routed)           0.000    28.248    cam_inst/bram_din_cam[15]_i_49_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.761 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.761    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.878 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.878    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.132 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.174    30.306    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X52Y62         LUT3 (Prop_lut3_I0_O)        0.367    30.673 r  cam_inst/bram_din_cam[15]_i_38/O
                         net (fo=1, routed)           0.000    30.673    cam_inst/bram_din_cam[15]_i_38_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.206 r  cam_inst/bram_din_cam_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.206    cam_inst/bram_din_cam_reg[15]_i_15_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.323 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.323    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.440 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.440    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.694 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          1.511    33.205    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X53Y60         LUT4 (Prop_lut4_I2_O)        0.367    33.572 r  cam_inst/bram_din_cam[15]_i_34/O
                         net (fo=1, routed)           0.000    33.572    cam_inst/bram_din_cam[15]_i_34_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.970 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.970    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.084 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.084    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.198 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.198    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    34.491 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          1.445    35.936    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.373    36.309 r  cam_inst/bram_din_cam[14]_i_12/O
                         net (fo=1, routed)           0.000    36.309    cam_inst/bram_din_cam[14]_i_12_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.842 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.842    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.959 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.959    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    37.240 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.172    38.412    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X54Y58         LUT3 (Prop_lut3_I0_O)        0.367    38.779 r  cam_inst/bram_din_cam[13]_i_16/O
                         net (fo=1, routed)           0.000    38.779    cam_inst/bram_din_cam[13]_i_16_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.312 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.312    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.429 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.429    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.546 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.546    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    39.827 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.237    41.063    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X54Y64         LUT4 (Prop_lut4_I2_O)        0.367    41.430 r  cam_inst/bram_din_cam[12]_i_10/O
                         net (fo=1, routed)           0.000    41.430    cam_inst/bram_din_cam[12]_i_10_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.806 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.806    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.923 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.923    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    42.204 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.194    43.399    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X55Y63         LUT5 (Prop_lut5_I3_O)        0.367    43.766 r  cam_inst/bram_din_cam[11]_i_14/O
                         net (fo=1, routed)           0.000    43.766    cam_inst/bram_din_cam[11]_i_14_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.167 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.167    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.281 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.281    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.395 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.395    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    44.688 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          0.931    45.619    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X57Y63         LUT3 (Prop_lut3_I0_O)        0.373    45.992 r  cam_inst/bram_din_cam[10]_i_16/O
                         net (fo=1, routed)           0.000    45.992    cam_inst/bram_din_cam[10]_i_16_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.542 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.542    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.656 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    46.656    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.770 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.770    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    47.063 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.212    48.275    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X56Y63         LUT3 (Prop_lut3_I0_O)        0.373    48.648 r  cam_inst/bram_din_cam[9]_i_16/O
                         net (fo=1, routed)           0.000    48.648    cam_inst/bram_din_cam[9]_i_16_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.181 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.181    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.298 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.298    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.415 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.415    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    49.696 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          1.599    51.294    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X58Y61         LUT4 (Prop_lut4_I2_O)        0.367    51.661 r  cam_inst/bram_din_cam[8]_i_15/O
                         net (fo=1, routed)           0.000    51.661    cam_inst/bram_din_cam[8]_i_15_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    52.059 r  cam_inst/bram_din_cam_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.059    cam_inst/bram_din_cam_reg[8]_i_9_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.173 r  cam_inst/bram_din_cam_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.173    cam_inst/bram_din_cam_reg[8]_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.287 r  cam_inst/bram_din_cam_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.287    cam_inst/bram_din_cam_reg[8]_i_2_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    52.580 r  cam_inst/bram_din_cam_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          1.488    54.068    cam_inst/bram_din_cam_reg[8]_i_1_n_3
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.373    54.441 r  cam_inst/bram_din_cam[7]_i_13/O
                         net (fo=1, routed)           0.000    54.441    cam_inst/bram_din_cam[7]_i_13_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.973 r  cam_inst/bram_din_cam_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.973    cam_inst/bram_din_cam_reg[7]_i_4_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.087 r  cam_inst/bram_din_cam_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.087    cam_inst/bram_din_cam_reg[7]_i_2_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    55.380 r  cam_inst/bram_din_cam_reg[7]_i_1/CO[0]
                         net (fo=15, routed)          0.000    55.380    cam_inst/bram_din_cam_reg[7]_i_1_n_3
    SLICE_X61Y64         FDRE                                         r  cam_inst/bram_din_cam_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.580ns  (logic 23.623ns (44.927%)  route 28.957ns (55.073%))
  Logic Levels:           82  (CARRY4=61 FDRE=1 LUT1=1 LUT3=10 LUT4=3 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE                         0.000     0.000 r  cam_inst/count_reg[2]/C
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[2]/Q
                         net (fo=111, routed)         4.106     4.624    cam_inst/count[2]
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124     4.748 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         0.868     5.616    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X48Y84         LUT5 (Prop_lut5_I1_O)        0.124     5.740 f  cam_inst/pixel_count[783][9]_i_2/O
                         net (fo=43, routed)          1.603     7.343    cam_inst/p_1_in[9]
    SLICE_X48Y62         LUT1 (Prop_lut1_I0_O)        0.124     7.467 r  cam_inst/bram_din_cam[15]_i_168/O
                         net (fo=1, routed)           0.000     7.467    cam_inst/bram_din_cam[15]_i_168_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.017 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          2.001    10.018    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X48Y55         LUT3 (Prop_lut3_I0_O)        0.124    10.142 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    10.142    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.692 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.692    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.806 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    10.806    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.920 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    10.920    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.191 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.214    12.405    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.373    12.778 r  cam_inst/bram_din_cam[15]_i_148/O
                         net (fo=1, routed)           0.000    12.778    cam_inst/bram_din_cam[15]_i_148_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.311 r  cam_inst/bram_din_cam_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.311    cam_inst/bram_din_cam_reg[15]_i_125_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.428 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    13.428    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.545 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.545    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.799 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          0.875    14.675    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X49Y59         LUT3 (Prop_lut3_I0_O)        0.367    15.042 r  cam_inst/bram_din_cam[15]_i_128/O
                         net (fo=1, routed)           0.000    15.042    cam_inst/bram_din_cam[15]_i_128_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.592 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    15.592    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.706 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    15.706    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.977 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.634    17.611    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X53Y57         LUT6 (Prop_lut6_I4_O)        0.373    17.984 r  cam_inst/bram_din_cam[15]_i_107/O
                         net (fo=1, routed)           0.000    17.984    cam_inst/bram_din_cam[15]_i_107_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.534 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    18.534    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.805 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.322    20.127    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.373    20.500 r  cam_inst/bram_din_cam[15]_i_96/O
                         net (fo=1, routed)           0.000    20.500    cam_inst/bram_din_cam[15]_i_96_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.050 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.050    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.164 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    21.164    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.435 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.286    22.722    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X49Y63         LUT3 (Prop_lut3_I0_O)        0.373    23.095 r  cam_inst/bram_din_cam[15]_i_80/O
                         net (fo=1, routed)           0.000    23.095    cam_inst/bram_din_cam[15]_i_80_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.645 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.645    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.759 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.759    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.030 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.538    25.568    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X51Y62         LUT5 (Prop_lut5_I3_O)        0.373    25.941 r  cam_inst/bram_din_cam[15]_i_66/O
                         net (fo=1, routed)           0.000    25.941    cam_inst/bram_din_cam[15]_i_66_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.342 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    26.342    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.456 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.456    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.570 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.570    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.841 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          1.035    27.875    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X50Y63         LUT6 (Prop_lut6_I4_O)        0.373    28.248 r  cam_inst/bram_din_cam[15]_i_49/O
                         net (fo=1, routed)           0.000    28.248    cam_inst/bram_din_cam[15]_i_49_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.761 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.761    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.878 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.878    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.132 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.174    30.306    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X52Y62         LUT3 (Prop_lut3_I0_O)        0.367    30.673 r  cam_inst/bram_din_cam[15]_i_38/O
                         net (fo=1, routed)           0.000    30.673    cam_inst/bram_din_cam[15]_i_38_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.206 r  cam_inst/bram_din_cam_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.206    cam_inst/bram_din_cam_reg[15]_i_15_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.323 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.323    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.440 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.440    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.694 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          1.511    33.205    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X53Y60         LUT4 (Prop_lut4_I2_O)        0.367    33.572 r  cam_inst/bram_din_cam[15]_i_34/O
                         net (fo=1, routed)           0.000    33.572    cam_inst/bram_din_cam[15]_i_34_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.970 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.970    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.084 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.084    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.198 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.198    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    34.491 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          1.445    35.936    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.373    36.309 r  cam_inst/bram_din_cam[14]_i_12/O
                         net (fo=1, routed)           0.000    36.309    cam_inst/bram_din_cam[14]_i_12_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.842 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.842    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.959 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.959    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    37.240 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.172    38.412    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X54Y58         LUT3 (Prop_lut3_I0_O)        0.367    38.779 r  cam_inst/bram_din_cam[13]_i_16/O
                         net (fo=1, routed)           0.000    38.779    cam_inst/bram_din_cam[13]_i_16_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.312 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.312    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.429 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.429    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.546 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.546    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    39.827 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.237    41.063    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X54Y64         LUT4 (Prop_lut4_I2_O)        0.367    41.430 r  cam_inst/bram_din_cam[12]_i_10/O
                         net (fo=1, routed)           0.000    41.430    cam_inst/bram_din_cam[12]_i_10_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.806 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.806    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.923 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.923    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    42.204 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.194    43.399    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X55Y63         LUT5 (Prop_lut5_I3_O)        0.367    43.766 r  cam_inst/bram_din_cam[11]_i_14/O
                         net (fo=1, routed)           0.000    43.766    cam_inst/bram_din_cam[11]_i_14_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.167 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.167    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.281 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.281    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.395 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.395    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    44.688 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          0.931    45.619    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X57Y63         LUT3 (Prop_lut3_I0_O)        0.373    45.992 r  cam_inst/bram_din_cam[10]_i_16/O
                         net (fo=1, routed)           0.000    45.992    cam_inst/bram_din_cam[10]_i_16_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.542 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.542    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.656 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    46.656    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.770 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.770    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    47.063 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.212    48.275    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X56Y63         LUT3 (Prop_lut3_I0_O)        0.373    48.648 r  cam_inst/bram_din_cam[9]_i_16/O
                         net (fo=1, routed)           0.000    48.648    cam_inst/bram_din_cam[9]_i_16_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.181 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.181    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.298 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.298    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.415 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.415    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    49.696 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          1.599    51.294    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X58Y61         LUT4 (Prop_lut4_I2_O)        0.367    51.661 r  cam_inst/bram_din_cam[8]_i_15/O
                         net (fo=1, routed)           0.000    51.661    cam_inst/bram_din_cam[8]_i_15_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    52.059 r  cam_inst/bram_din_cam_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.059    cam_inst/bram_din_cam_reg[8]_i_9_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.173 r  cam_inst/bram_din_cam_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.173    cam_inst/bram_din_cam_reg[8]_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.287 r  cam_inst/bram_din_cam_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.287    cam_inst/bram_din_cam_reg[8]_i_2_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    52.580 r  cam_inst/bram_din_cam_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          0.000    52.580    cam_inst/bram_din_cam_reg[8]_i_1_n_3
    SLICE_X58Y64         FDRE                                         r  cam_inst/bram_din_cam_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.696ns  (logic 22.337ns (44.947%)  route 27.359ns (55.053%))
  Logic Levels:           77  (CARRY4=57 FDRE=1 LUT1=1 LUT3=10 LUT4=2 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE                         0.000     0.000 r  cam_inst/count_reg[2]/C
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[2]/Q
                         net (fo=111, routed)         4.106     4.624    cam_inst/count[2]
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124     4.748 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         0.868     5.616    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X48Y84         LUT5 (Prop_lut5_I1_O)        0.124     5.740 f  cam_inst/pixel_count[783][9]_i_2/O
                         net (fo=43, routed)          1.603     7.343    cam_inst/p_1_in[9]
    SLICE_X48Y62         LUT1 (Prop_lut1_I0_O)        0.124     7.467 r  cam_inst/bram_din_cam[15]_i_168/O
                         net (fo=1, routed)           0.000     7.467    cam_inst/bram_din_cam[15]_i_168_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.017 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          2.001    10.018    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X48Y55         LUT3 (Prop_lut3_I0_O)        0.124    10.142 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    10.142    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.692 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    10.692    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.806 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    10.806    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.920 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    10.920    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.191 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.214    12.405    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.373    12.778 r  cam_inst/bram_din_cam[15]_i_148/O
                         net (fo=1, routed)           0.000    12.778    cam_inst/bram_din_cam[15]_i_148_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.311 r  cam_inst/bram_din_cam_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.311    cam_inst/bram_din_cam_reg[15]_i_125_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.428 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    13.428    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.545 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.545    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.799 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          0.875    14.675    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X49Y59         LUT3 (Prop_lut3_I0_O)        0.367    15.042 r  cam_inst/bram_din_cam[15]_i_128/O
                         net (fo=1, routed)           0.000    15.042    cam_inst/bram_din_cam[15]_i_128_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.592 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    15.592    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.706 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    15.706    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.977 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.634    17.611    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X53Y57         LUT6 (Prop_lut6_I4_O)        0.373    17.984 r  cam_inst/bram_din_cam[15]_i_107/O
                         net (fo=1, routed)           0.000    17.984    cam_inst/bram_din_cam[15]_i_107_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.534 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    18.534    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.805 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.322    20.127    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.373    20.500 r  cam_inst/bram_din_cam[15]_i_96/O
                         net (fo=1, routed)           0.000    20.500    cam_inst/bram_din_cam[15]_i_96_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.050 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.050    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.164 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    21.164    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.435 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.286    22.722    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X49Y63         LUT3 (Prop_lut3_I0_O)        0.373    23.095 r  cam_inst/bram_din_cam[15]_i_80/O
                         net (fo=1, routed)           0.000    23.095    cam_inst/bram_din_cam[15]_i_80_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.645 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.645    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.759 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.759    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.030 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.538    25.568    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X51Y62         LUT5 (Prop_lut5_I3_O)        0.373    25.941 r  cam_inst/bram_din_cam[15]_i_66/O
                         net (fo=1, routed)           0.000    25.941    cam_inst/bram_din_cam[15]_i_66_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.342 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    26.342    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.456 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.456    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.570 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.570    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.841 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          1.035    27.875    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X50Y63         LUT6 (Prop_lut6_I4_O)        0.373    28.248 r  cam_inst/bram_din_cam[15]_i_49/O
                         net (fo=1, routed)           0.000    28.248    cam_inst/bram_din_cam[15]_i_49_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.761 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.761    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.878 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.878    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.132 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.174    30.306    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X52Y62         LUT3 (Prop_lut3_I0_O)        0.367    30.673 r  cam_inst/bram_din_cam[15]_i_38/O
                         net (fo=1, routed)           0.000    30.673    cam_inst/bram_din_cam[15]_i_38_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.206 r  cam_inst/bram_din_cam_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.206    cam_inst/bram_din_cam_reg[15]_i_15_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.323 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.323    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.440 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.440    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.694 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          1.511    33.205    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X53Y60         LUT4 (Prop_lut4_I2_O)        0.367    33.572 r  cam_inst/bram_din_cam[15]_i_34/O
                         net (fo=1, routed)           0.000    33.572    cam_inst/bram_din_cam[15]_i_34_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.970 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.970    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.084 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.084    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.198 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.198    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    34.491 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          1.445    35.936    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.373    36.309 r  cam_inst/bram_din_cam[14]_i_12/O
                         net (fo=1, routed)           0.000    36.309    cam_inst/bram_din_cam[14]_i_12_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.842 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.842    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.959 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.959    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    37.240 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.172    38.412    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X54Y58         LUT3 (Prop_lut3_I0_O)        0.367    38.779 r  cam_inst/bram_din_cam[13]_i_16/O
                         net (fo=1, routed)           0.000    38.779    cam_inst/bram_din_cam[13]_i_16_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.312 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.312    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.429 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.429    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.546 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.546    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    39.827 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.237    41.063    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X54Y64         LUT4 (Prop_lut4_I2_O)        0.367    41.430 r  cam_inst/bram_din_cam[12]_i_10/O
                         net (fo=1, routed)           0.000    41.430    cam_inst/bram_din_cam[12]_i_10_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.806 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.806    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.923 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.923    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    42.204 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.194    43.399    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X55Y63         LUT5 (Prop_lut5_I3_O)        0.367    43.766 r  cam_inst/bram_din_cam[11]_i_14/O
                         net (fo=1, routed)           0.000    43.766    cam_inst/bram_din_cam[11]_i_14_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.167 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.167    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.281 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.281    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.395 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.395    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    44.688 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          0.931    45.619    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X57Y63         LUT3 (Prop_lut3_I0_O)        0.373    45.992 r  cam_inst/bram_din_cam[10]_i_16/O
                         net (fo=1, routed)           0.000    45.992    cam_inst/bram_din_cam[10]_i_16_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.542 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.542    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.656 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    46.656    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.770 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.770    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    47.063 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.212    48.275    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X56Y63         LUT3 (Prop_lut3_I0_O)        0.373    48.648 r  cam_inst/bram_din_cam[9]_i_16/O
                         net (fo=1, routed)           0.000    48.648    cam_inst/bram_din_cam[9]_i_16_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.181 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.181    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.298 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.298    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.415 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.415    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    49.696 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          0.000    49.696    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X56Y66         FDRE                                         r  cam_inst/bram_din_cam_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cam_inst/bram_din_cam_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            latched_pixel_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.141ns (48.837%)  route 0.148ns (51.163%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE                         0.000     0.000 r  cam_inst/bram_din_cam_reg[8]/C
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cam_inst/bram_din_cam_reg[8]/Q
                         net (fo=1, routed)           0.148     0.289    bram_din_cam[8]
    SLICE_X58Y65         FDRE                                         r  latched_pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/drawY_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cam_inst/drawY_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.899%)  route 0.110ns (37.101%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDCE                         0.000     0.000 r  cam_inst/drawY_reg[7]/C
    SLICE_X36Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cam_inst/drawY_reg[7]/Q
                         net (fo=9, routed)           0.110     0.251    cam_inst/drawY_reg[7]
    SLICE_X37Y81         LUT4 (Prop_lut4_I1_O)        0.045     0.296 r  cam_inst/drawY[8]_i_1/O
                         net (fo=1, routed)           0.000     0.296    cam_inst/p_0_in__0[8]
    SLICE_X37Y81         FDCE                                         r  cam_inst/drawY_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/drawY_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cam_inst/drawY_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.190ns (63.394%)  route 0.110ns (36.606%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDCE                         0.000     0.000 r  cam_inst/drawY_reg[7]/C
    SLICE_X36Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cam_inst/drawY_reg[7]/Q
                         net (fo=9, routed)           0.110     0.251    cam_inst/drawY_reg[7]
    SLICE_X37Y81         LUT5 (Prop_lut5_I4_O)        0.049     0.300 r  cam_inst/drawY[9]_i_2/O
                         net (fo=1, routed)           0.000     0.300    cam_inst/p_0_in__0[9]
    SLICE_X37Y81         FDCE                                         r  cam_inst/drawY_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/bram_din_cam_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            latched_pixel_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.023%)  route 0.165ns (53.977%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE                         0.000     0.000 r  cam_inst/bram_din_cam_reg[7]/C
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cam_inst/bram_din_cam_reg[7]/Q
                         net (fo=1, routed)           0.165     0.306    bram_din_cam[7]
    SLICE_X58Y65         FDRE                                         r  latched_pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/bram_din_cam_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            latched_pixel_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE                         0.000     0.000 r  cam_inst/bram_din_cam_reg[11]/C
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cam_inst/bram_din_cam_reg[11]/Q
                         net (fo=1, routed)           0.166     0.307    bram_din_cam[11]
    SLICE_X54Y67         FDRE                                         r  latched_pixel_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/drawX_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cam_inst/drawX_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDCE                         0.000     0.000 r  cam_inst/drawX_reg[2]/C
    SLICE_X40Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cam_inst/drawX_reg[2]/Q
                         net (fo=6, routed)           0.121     0.262    cam_inst/drawX_reg__0[2]
    SLICE_X41Y81         LUT4 (Prop_lut4_I3_O)        0.045     0.307 r  cam_inst/drawX[3]_i_1/O
                         net (fo=1, routed)           0.000     0.307    cam_inst/p_0_in[3]
    SLICE_X41Y81         FDCE                                         r  cam_inst/drawX_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/drawX_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cam_inst/drawX_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.190ns (61.089%)  route 0.121ns (38.911%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDCE                         0.000     0.000 r  cam_inst/drawX_reg[2]/C
    SLICE_X40Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cam_inst/drawX_reg[2]/Q
                         net (fo=6, routed)           0.121     0.262    cam_inst/drawX_reg__0[2]
    SLICE_X41Y81         LUT5 (Prop_lut5_I4_O)        0.049     0.311 r  cam_inst/drawX[4]_i_1/O
                         net (fo=1, routed)           0.000     0.311    cam_inst/drawX[4]_i_1_n_0
    SLICE_X41Y81         FDCE                                         r  cam_inst/drawX_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/bram_din_cam_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            latched_pixel_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (44.993%)  route 0.172ns (55.007%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE                         0.000     0.000 r  cam_inst/bram_din_cam_reg[10]/C
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cam_inst/bram_din_cam_reg[10]/Q
                         net (fo=1, routed)           0.172     0.313    bram_din_cam[10]
    SLICE_X54Y67         FDRE                                         r  latched_pixel_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/bram_din_cam_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            latched_pixel_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.164ns (51.995%)  route 0.151ns (48.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDRE                         0.000     0.000 r  cam_inst/bram_din_cam_reg[13]/C
    SLICE_X54Y61         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cam_inst/bram_din_cam_reg[13]/Q
                         net (fo=1, routed)           0.151     0.315    bram_din_cam[13]
    SLICE_X54Y63         FDRE                                         r  latched_pixel_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/bram_din_cam_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            latched_pixel_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.164ns (50.610%)  route 0.160ns (49.390%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE                         0.000     0.000 r  cam_inst/bram_din_cam_reg[12]/C
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cam_inst/bram_din_cam_reg[12]/Q
                         net (fo=1, routed)           0.160     0.324    bram_din_cam[12]
    SLICE_X54Y67         FDRE                                         r  latched_pixel_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100MHz
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.523ns  (logic 3.942ns (46.246%)  route 4.582ns (53.754%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.614     5.122    hex_pixel_left/clk_100MHz
    SLICE_X60Y68         FDRE                                         r  hex_pixel_left/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.518     5.640 r  hex_pixel_left/counter_reg[16]/Q
                         net (fo=34, routed)          1.459     7.099    hex_pixel_left/p_0_in[1]
    SLICE_X53Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.223 r  hex_pixel_left/hex_seg_left_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.223    hex_pixel_left/hex_seg_left_OBUF[3]_inst_i_3_n_0
    SLICE_X53Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     7.440 r  hex_pixel_left/hex_seg_left_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.122    10.563    hex_seg_left_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         3.083    13.645 r  hex_seg_left_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.645    hex_seg_left[3]
    C5                                                                r  hex_seg_left[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.493ns  (logic 3.924ns (46.198%)  route 4.569ns (53.802%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.614     5.122    hex_pixel_left/clk_100MHz
    SLICE_X60Y68         FDRE                                         r  hex_pixel_left/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.518     5.640 r  hex_pixel_left/counter_reg[16]/Q
                         net (fo=34, routed)          1.637     7.277    hex_pixel_left/p_0_in[1]
    SLICE_X52Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.401 r  hex_pixel_left/hex_seg_left_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.401    hex_pixel_left/hex_seg_left_OBUF[0]_inst_i_2_n_0
    SLICE_X52Y66         MUXF7 (Prop_muxf7_I0_O)      0.209     7.610 r  hex_pixel_left/hex_seg_left_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.933    10.542    hex_seg_left_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.073    13.615 r  hex_seg_left_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.615    hex_seg_left[0]
    E6                                                                r  hex_seg_left[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.271ns  (logic 3.943ns (47.676%)  route 4.328ns (52.324%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.614     5.122    hex_pixel_left/clk_100MHz
    SLICE_X60Y68         FDRE                                         r  hex_pixel_left/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.518     5.640 r  hex_pixel_left/counter_reg[16]/Q
                         net (fo=34, routed)          1.536     7.176    hex_pixel_left/p_0_in[1]
    SLICE_X53Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.300 r  hex_pixel_left/hex_seg_left_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.300    hex_pixel_left/hex_seg_left_OBUF[2]_inst_i_3_n_0
    SLICE_X53Y65         MUXF7 (Prop_muxf7_I1_O)      0.217     7.517 r  hex_pixel_left/hex_seg_left_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.791    10.308    hex_seg_left_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         3.084    13.392 r  hex_seg_left_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.392    hex_seg_left[2]
    D5                                                                r  hex_seg_left[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.173ns  (logic 3.946ns (48.283%)  route 4.227ns (51.717%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.614     5.122    hex_pixel_left/clk_100MHz
    SLICE_X60Y68         FDRE                                         r  hex_pixel_left/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.518     5.640 r  hex_pixel_left/counter_reg[16]/Q
                         net (fo=34, routed)          1.608     7.248    hex_pixel_left/p_0_in[1]
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.372 r  hex_pixel_left/hex_seg_left_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.372    hex_pixel_left/hex_seg_left_OBUF[1]_inst_i_3_n_0
    SLICE_X52Y67         MUXF7 (Prop_muxf7_I1_O)      0.214     7.586 r  hex_pixel_left/hex_seg_left_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.619    10.205    hex_seg_left_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.090    13.295 r  hex_seg_left_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.295    hex_seg_left[1]
    B4                                                                r  hex_seg_left[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.142ns  (logic 3.906ns (47.971%)  route 4.236ns (52.029%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.614     5.122    hex_pixel_left/clk_100MHz
    SLICE_X60Y68         FDRE                                         r  hex_pixel_left/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.518     5.640 r  hex_pixel_left/counter_reg[16]/Q
                         net (fo=34, routed)          1.305     6.945    photo_fsm/p_0_in[1]
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.150     7.095 r  photo_fsm/hex_seg_right_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.587     7.681    photo_fsm/hex_seg_right_OBUF[6]_inst_i_3_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.332     8.013 r  photo_fsm/hex_seg_right_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.344    10.358    hex_seg_right_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    13.263 r  hex_seg_right_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.263    hex_seg_right[6]
    E5                                                                r  hex_seg_right[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photo_fsm/non_zero_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.988ns  (logic 4.132ns (51.722%)  route 3.856ns (48.278%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.617     5.125    photo_fsm/clk_100MHz
    SLICE_X62Y67         FDRE                                         r  photo_fsm/non_zero_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.419     5.544 r  photo_fsm/non_zero_count_reg[8]/Q
                         net (fo=6, routed)           1.119     6.663    photo_fsm/non_zero_count_reg_n_0_[8]
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.299     6.962 r  photo_fsm/hex_seg_right_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.665     7.627    photo_fsm/hex_seg_right_OBUF[3]_inst_i_4_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.751 r  photo_fsm/hex_seg_right_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.751    photo_fsm/hex_seg_right_OBUF[3]_inst_i_3_n_0
    SLICE_X63Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     7.968 r  photo_fsm/hex_seg_right_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.072    10.040    hex_seg_right_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         3.073    13.113 r  hex_seg_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.113    hex_seg_right[3]
    H4                                                                r  hex_seg_right[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.957ns  (logic 3.948ns (49.623%)  route 4.008ns (50.377%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.614     5.122    hex_pixel_left/clk_100MHz
    SLICE_X60Y68         FDRE                                         r  hex_pixel_left/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.518     5.640 r  hex_pixel_left/counter_reg[16]/Q
                         net (fo=34, routed)          1.380     7.020    hex_pixel_left/p_0_in[1]
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.144 r  hex_pixel_left/hex_seg_left_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.144    hex_pixel_left/hex_seg_left_OBUF[6]_inst_i_3_n_0
    SLICE_X53Y67         MUXF7 (Prop_muxf7_I1_O)      0.217     7.361 r  hex_pixel_left/hex_seg_left_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.628     9.989    hex_seg_left_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         3.089    13.079 r  hex_seg_left_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.079    hex_seg_left[6]
    C4                                                                r  hex_seg_left[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photo_fsm/non_zero_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.864ns  (logic 4.152ns (52.805%)  route 3.711ns (47.195%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.617     5.125    photo_fsm/clk_100MHz
    SLICE_X62Y67         FDRE                                         r  photo_fsm/non_zero_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.419     5.544 r  photo_fsm/non_zero_count_reg[8]/Q
                         net (fo=6, routed)           1.119     6.663    photo_fsm/non_zero_count_reg_n_0_[8]
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.299     6.962 r  photo_fsm/hex_seg_right_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.881     7.843    photo_fsm/hex_seg_right_OBUF[3]_inst_i_4_n_0
    SLICE_X62Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.967 r  photo_fsm/hex_seg_right_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.967    photo_fsm/hex_seg_right_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     8.184 r  photo_fsm/hex_seg_right_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.711     9.895    hex_seg_right_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         3.093    12.989 r  hex_seg_right_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.989    hex_seg_right[0]
    F3                                                                r  hex_seg_right[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photo_fsm/photo_taken_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.855ns  (logic 3.973ns (50.587%)  route 3.881ns (49.413%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.625     5.133    photo_fsm/clk_100MHz
    SLICE_X59Y54         FDRE                                         r  photo_fsm/photo_taken_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  photo_fsm/photo_taken_reg/Q
                         net (fo=1, routed)           3.881     9.470    LED_OBUF[2]
    D14                  OBUF (Prop_obuf_I_O)         3.517    12.987 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.987    LED[2]
    D14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.841ns  (logic 3.885ns (49.543%)  route 3.956ns (50.457%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.616     5.124    hex_pixel_left/clk_100MHz
    SLICE_X60Y67         FDRE                                         r  hex_pixel_left/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     5.642 r  hex_pixel_left/counter_reg[15]/Q
                         net (fo=19, routed)          1.156     6.797    hex_pixel_left/p_0_in[0]
    SLICE_X55Y67         MUXF7 (Prop_muxf7_S_O)       0.276     7.073 r  hex_pixel_left/hex_seg_left_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.801     9.874    hex_seg_left_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         3.091    12.965 r  hex_seg_left_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.965    hex_seg_left[4]
    D7                                                                r  hex_seg_left[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 photo_debounce_1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam_inst/photo_active_reg_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.681ns  (logic 0.189ns (27.759%)  route 0.492ns (72.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.591     1.459    photo_debounce_1/clk_100MHz
    SLICE_X59Y57         FDRE                                         r  photo_debounce_1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141     1.600 f  photo_debounce_1/q_reg/Q
                         net (fo=8, routed)           0.167     1.767    photo_debounce_1/take_photo
    SLICE_X59Y57         LUT2 (Prop_lut2_I0_O)        0.048     1.815 f  photo_debounce_1/photo_active_reg_LDC_i_1/O
                         net (fo=2, routed)           0.325     2.140    cam_inst/photo_active_reg_P_0
    SLICE_X54Y58         FDPE                                         f  cam_inst/photo_active_reg_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photo_debounce_1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam_inst/photo_active_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.794ns  (logic 0.186ns (23.435%)  route 0.608ns (76.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.591     1.459    photo_debounce_1/clk_100MHz
    SLICE_X59Y57         FDRE                                         r  photo_debounce_1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  photo_debounce_1/q_reg/Q
                         net (fo=8, routed)           0.345     1.946    photo_debounce_1/take_photo
    SLICE_X57Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.991 f  photo_debounce_1/photo_active_reg_LDC_i_2/O
                         net (fo=2, routed)           0.262     2.253    cam_inst/photo_active_reg_C_0
    SLICE_X54Y57         LDCE                                         f  cam_inst/photo_active_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photo_debounce_1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam_inst/photo_active_reg_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.858ns  (logic 0.186ns (21.680%)  route 0.672ns (78.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.591     1.459    photo_debounce_1/clk_100MHz
    SLICE_X59Y57         FDRE                                         r  photo_debounce_1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  photo_debounce_1/q_reg/Q
                         net (fo=8, routed)           0.345     1.946    photo_debounce_1/take_photo
    SLICE_X57Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.991 f  photo_debounce_1/photo_active_reg_LDC_i_2/O
                         net (fo=2, routed)           0.327     2.317    cam_inst/photo_active_reg_C_0
    SLICE_X55Y58         FDCE                                         f  cam_inst/photo_active_reg_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photo_fsm/non_zero_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.933ns  (logic 1.370ns (70.872%)  route 0.563ns (29.128%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.587     1.455    photo_fsm/clk_100MHz
    SLICE_X62Y67         FDRE                                         r  photo_fsm/non_zero_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128     1.583 f  photo_fsm/non_zero_count_reg[8]/Q
                         net (fo=6, routed)           0.214     1.797    photo_fsm/non_zero_count_reg_n_0_[8]
    SLICE_X63Y65         LUT6 (Prop_lut6_I3_O)        0.099     1.896 r  photo_fsm/hex_seg_right_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.349     2.245    hex_seg_right_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.143     3.388 r  hex_seg_right_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.388    hex_seg_right[2]
    J3                                                                r  hex_seg_right[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photo_fsm/non_zero_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.953ns  (logic 1.475ns (75.507%)  route 0.478ns (24.493%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.588     1.456    photo_fsm/clk_100MHz
    SLICE_X65Y66         FDRE                                         r  photo_fsm/non_zero_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  photo_fsm/non_zero_count_reg[5]/Q
                         net (fo=9, routed)           0.151     1.748    photo_fsm/non_zero_count_reg_n_0_[5]
    SLICE_X65Y65         LUT5 (Prop_lut5_I3_O)        0.045     1.793 r  photo_fsm/hex_seg_right_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.793    photo_fsm/hex_seg_right_OBUF[1]_inst_i_2_n_0
    SLICE_X65Y65         MUXF7 (Prop_muxf7_I0_O)      0.062     1.855 r  photo_fsm/hex_seg_right_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.183    hex_seg_right_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         1.227     3.409 r  hex_seg_right_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.409    hex_seg_right[1]
    G5                                                                r  hex_seg_right[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photo_fsm/non_zero_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.392ns (69.014%)  route 0.625ns (30.986%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.587     1.455    photo_fsm/clk_100MHz
    SLICE_X62Y67         FDRE                                         r  photo_fsm/non_zero_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128     1.583 r  photo_fsm/non_zero_count_reg[8]/Q
                         net (fo=6, routed)           0.217     1.800    photo_fsm/non_zero_count_reg_n_0_[8]
    SLICE_X63Y65         LUT6 (Prop_lut6_I3_O)        0.099     1.899 r  photo_fsm/hex_seg_right_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.408     2.307    hex_seg_right_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         1.165     3.473 r  hex_seg_right_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.473    hex_seg_right[5]
    H3                                                                r  hex_seg_right[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photo_fsm/non_zero_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.493ns (73.036%)  route 0.551ns (26.964%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.589     1.457    photo_fsm/clk_100MHz
    SLICE_X63Y65         FDRE                                         r  photo_fsm/non_zero_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  photo_fsm/non_zero_count_reg[4]/Q
                         net (fo=10, routed)          0.198     1.797    photo_fsm/non_zero_count_reg_n_0_[4]
    SLICE_X62Y66         LUT5 (Prop_lut5_I1_O)        0.045     1.842 r  photo_fsm/hex_seg_right_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.842    photo_fsm/hex_seg_right_OBUF[0]_inst_i_2_n_0
    SLICE_X62Y66         MUXF7 (Prop_muxf7_I0_O)      0.062     1.904 r  photo_fsm/hex_seg_right_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.353     2.257    hex_seg_right_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.245     3.502 r  hex_seg_right_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.502    hex_seg_right[0]
    F3                                                                r  hex_seg_right[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photo_fsm/non_zero_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.490ns (71.487%)  route 0.594ns (28.513%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.587     1.455    photo_fsm/clk_100MHz
    SLICE_X62Y67         FDRE                                         r  photo_fsm/non_zero_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141     1.596 f  photo_fsm/non_zero_count_reg[7]/Q
                         net (fo=10, routed)          0.153     1.750    photo_fsm/non_zero_count_reg_n_0_[7]
    SLICE_X65Y66         LUT5 (Prop_lut5_I4_O)        0.045     1.795 r  photo_fsm/hex_seg_right_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.795    photo_fsm/hex_seg_right_OBUF[4]_inst_i_2_n_0
    SLICE_X65Y66         MUXF7 (Prop_muxf7_I0_O)      0.062     1.857 r  photo_fsm/hex_seg_right_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.441     2.298    hex_seg_right_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.539 r  hex_seg_right_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.539    hex_seg_right[4]
    F4                                                                r  hex_seg_right[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_right[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.394ns (64.519%)  route 0.767ns (35.481%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.585     1.453    hex_pixel_left/clk_100MHz
    SLICE_X60Y68         FDRE                                         r  hex_pixel_left/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.164     1.617 r  hex_pixel_left/counter_reg[16]/Q
                         net (fo=34, routed)          0.397     2.015    hex_pixel_left/p_0_in[1]
    SLICE_X65Y65         LUT2 (Prop_lut2_I0_O)        0.045     2.060 r  hex_pixel_left/hex_grid_left_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.369     2.429    hex_grid_right_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         1.185     3.614 r  hex_grid_right_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.614    hex_grid_right[1]
    E3                                                                r  hex_grid_right[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.182ns  (logic 1.474ns (67.520%)  route 0.709ns (32.480%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.586     1.454    hex_pixel_left/clk_100MHz
    SLICE_X60Y67         FDRE                                         r  hex_pixel_left/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.164     1.618 r  hex_pixel_left/counter_reg[15]/Q
                         net (fo=19, routed)          0.219     1.837    photo_fsm/p_0_in[0]
    SLICE_X63Y66         MUXF7 (Prop_muxf7_S_O)       0.085     1.922 r  photo_fsm/hex_seg_right_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.490     2.412    hex_seg_right_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         1.225     3.637 r  hex_seg_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.637    hex_seg_right[3]
    H4                                                                r  hex_seg_right[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.179ns  (logic 3.593ns (43.927%)  route 4.586ns (56.073%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.575    21.575    clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    18.243 f  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    19.904    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.000 f  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           2.925    22.925    xclk_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.497    26.421 f  xclk_OBUF_inst/O
                         net (fo=0)                   0.000    26.421    xclk
    K16                                                               f  xclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.797ns  (logic 0.882ns (15.214%)  route 4.915ns (84.786%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.600     1.600    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     2.482 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=2, routed)           4.915     7.398    cam_inst/bram_dout[11]
    DSP48_X1Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.392ns  (logic 0.882ns (16.359%)  route 4.510ns (83.641%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.600     1.600    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.882     2.482 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[9]
                         net (fo=2, routed)           4.510     6.992    cam_inst/bram_dout[9]
    DSP48_X1Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.387ns  (logic 0.882ns (16.374%)  route 4.505ns (83.626%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.600     1.600    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.882     2.482 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[12]
                         net (fo=2, routed)           4.505     6.987    cam_inst/bram_dout[12]
    DSP48_X1Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.221ns  (logic 0.882ns (16.893%)  route 4.339ns (83.107%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.600     1.600    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.882     2.482 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[10]
                         net (fo=2, routed)           4.339     6.821    cam_inst/bram_dout[10]
    DSP48_X1Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.209ns  (logic 0.882ns (16.934%)  route 4.327ns (83.066%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.600     1.600    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.882     2.482 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[8]
                         net (fo=2, routed)           4.327     6.809    cam_inst/bram_dout[8]
    DSP48_X1Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.143ns  (logic 0.882ns (17.151%)  route 4.261ns (82.849%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.600     1.600    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     2.482 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=2, routed)           4.261     6.743    cam_inst/bram_dout[2]
    DSP48_X1Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.987ns  (logic 0.882ns (17.685%)  route 4.105ns (82.315%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.600     1.600    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      0.882     2.482 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[13]
                         net (fo=2, routed)           4.105     6.588    cam_inst/bram_dout[13]
    DSP48_X1Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.931ns  (logic 0.882ns (17.888%)  route 4.049ns (82.112%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.600     1.600    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.882     2.482 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[14]
                         net (fo=2, routed)           4.049     6.531    cam_inst/bram_dout[14]
    DSP48_X1Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.854ns  (logic 0.882ns (18.172%)  route 3.972ns (81.828%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.600     1.600    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.882     2.482 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=2, routed)           3.972     6.454    cam_inst/bram_dout[4]
    DSP48_X1Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[4]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.599ns  (logic 0.204ns (34.040%)  route 0.395ns (65.960%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.601     0.601    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.204     0.805 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           0.395     1.200    cam_inst/bram_dout[1]
    DSP48_X1Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[15]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.204ns (30.056%)  route 0.475ns (69.944%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.601     0.601    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.204     0.805 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[15]
                         net (fo=2, routed)           0.475     1.280    cam_inst/bram_dout[15]
    DSP48_X1Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.204ns (28.650%)  route 0.508ns (71.350%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.601     0.601    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.204     0.805 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=2, routed)           0.508     1.313    cam_inst/bram_dout[5]
    DSP48_X1Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.804ns  (logic 0.204ns (25.363%)  route 0.600ns (74.637%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.601     0.601    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.204     0.805 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=2, routed)           0.600     1.405    cam_inst/bram_dout[3]
    DSP48_X1Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.454ns  (logic 1.224ns (49.869%)  route 1.230ns (50.131%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.549     0.549    clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.744     0.744    xclk_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.198     1.942 r  xclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.942    xclk
    K16                                                               r  xclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.937ns  (logic 0.204ns (10.533%)  route 1.733ns (89.467%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.601     0.601    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.204     0.805 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[6]
                         net (fo=2, routed)           1.733     2.538    cam_inst/bram_dout[6]
    DSP48_X1Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 0.204ns (10.347%)  route 1.767ns (89.653%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.601     0.601    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.204     0.805 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[7]
                         net (fo=2, routed)           1.767     2.572    cam_inst/bram_dout[7]
    DSP48_X1Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 0.204ns (10.296%)  route 1.777ns (89.704%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.601     0.601    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.204     0.805 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=2, routed)           1.777     2.582    cam_inst/bram_dout[0]
    DSP48_X1Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 0.204ns (10.071%)  route 1.822ns (89.929%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.601     0.601    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.204     0.805 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=2, routed)           1.822     2.627    cam_inst/bram_dout[4]
    DSP48_X1Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 0.204ns (9.744%)  route 1.890ns (90.256%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.601     0.601    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.204     0.805 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=2, routed)           1.890     2.695    cam_inst/bram_dout[2]
    DSP48_X1Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[2]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.575     6.575    clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    clk_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.000 f  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    clk_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.549     0.549    clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    clk_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100MHz

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cam_inst/frame_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            photo_fsm/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.144ns  (logic 0.606ns (19.273%)  route 2.538ns (80.727%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE                         0.000     0.000 r  cam_inst/frame_done_reg/C
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cam_inst/frame_done_reg/Q
                         net (fo=4, routed)           2.538     2.994    photo_fsm/FSM_sequential_state_reg[1]_0[0]
    SLICE_X60Y54         LUT5 (Prop_lut5_I4_O)        0.150     3.144 r  photo_fsm/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.144    photo_fsm/FSM_sequential_state[2]_i_1_n_0
    SLICE_X60Y54         FDRE                                         r  photo_fsm/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.508     4.837    photo_fsm/clk_100MHz
    SLICE_X60Y54         FDRE                                         r  photo_fsm/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 cam_inst/frame_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            photo_fsm/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.118ns  (logic 0.580ns (18.600%)  route 2.538ns (81.400%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE                         0.000     0.000 r  cam_inst/frame_done_reg/C
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cam_inst/frame_done_reg/Q
                         net (fo=4, routed)           2.538     2.994    photo_fsm/FSM_sequential_state_reg[1]_0[0]
    SLICE_X60Y54         LUT5 (Prop_lut5_I4_O)        0.124     3.118 r  photo_fsm/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.118    photo_fsm/FSM_sequential_state[1]_i_1_n_0
    SLICE_X60Y54         FDRE                                         r  photo_fsm/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.508     4.837    photo_fsm/clk_100MHz
    SLICE_X60Y54         FDRE                                         r  photo_fsm/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 btn_photo
                            (input port)
  Destination:            photo_debounce_1/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.370ns  (logic 1.316ns (55.555%)  route 1.053ns (44.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btn_photo (IN)
                         net (fo=0)                   0.000     0.000    btn_photo
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  btn_photo_IBUF_inst/O
                         net (fo=1, routed)           1.053     2.370    photo_debounce_1/btn_photo_IBUF
    SLICE_X62Y57         FDRE                                         r  photo_debounce_1/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.508     4.837    photo_debounce_1/clk_100MHz
    SLICE_X62Y57         FDRE                                         r  photo_debounce_1/ff1_reg/C

Slack:                    inf
  Source:                 btn_read
                            (input port)
  Destination:            photo_debounce_2/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.283ns  (logic 1.322ns (57.885%)  route 0.961ns (42.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  btn_read (IN)
                         net (fo=0)                   0.000     0.000    btn_read
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  btn_read_IBUF_inst/O
                         net (fo=1, routed)           0.961     2.283    photo_debounce_2/btn_read_IBUF
    SLICE_X65Y58         FDRE                                         r  photo_debounce_2/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.508     4.837    photo_debounce_2/clk_100MHz
    SLICE_X65Y58         FDRE                                         r  photo_debounce_2/ff1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_read
                            (input port)
  Destination:            photo_debounce_2/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.399ns (51.690%)  route 0.372ns (48.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  btn_read (IN)
                         net (fo=0)                   0.000     0.000    btn_read
    J1                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  btn_read_IBUF_inst/O
                         net (fo=1, routed)           0.372     0.771    photo_debounce_2/btn_read_IBUF
    SLICE_X65Y58         FDRE                                         r  photo_debounce_2/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.862     1.976    photo_debounce_2/clk_100MHz
    SLICE_X65Y58         FDRE                                         r  photo_debounce_2/ff1_reg/C

Slack:                    inf
  Source:                 btn_photo
                            (input port)
  Destination:            photo_debounce_1/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.394ns (49.270%)  route 0.405ns (50.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btn_photo (IN)
                         net (fo=0)                   0.000     0.000    btn_photo
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  btn_photo_IBUF_inst/O
                         net (fo=1, routed)           0.405     0.799    photo_debounce_1/btn_photo_IBUF
    SLICE_X62Y57         FDRE                                         r  photo_debounce_1/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.862     1.976    photo_debounce_1/clk_100MHz
    SLICE_X62Y57         FDRE                                         r  photo_debounce_1/ff1_reg/C

Slack:                    inf
  Source:                 cam_inst/frame_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            photo_fsm/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.320ns  (logic 0.185ns (14.011%)  route 1.135ns (85.989%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE                         0.000     0.000 r  cam_inst/frame_done_reg/C
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  cam_inst/frame_done_reg/Q
                         net (fo=4, routed)           1.135     1.276    photo_fsm/FSM_sequential_state_reg[1]_0[0]
    SLICE_X60Y54         LUT5 (Prop_lut5_I4_O)        0.044     1.320 r  photo_fsm/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.320    photo_fsm/FSM_sequential_state[2]_i_1_n_0
    SLICE_X60Y54         FDRE                                         r  photo_fsm/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.861     1.975    photo_fsm/clk_100MHz
    SLICE_X60Y54         FDRE                                         r  photo_fsm/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 cam_inst/frame_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            photo_fsm/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.321ns  (logic 0.186ns (14.076%)  route 1.135ns (85.924%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE                         0.000     0.000 r  cam_inst/frame_done_reg/C
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cam_inst/frame_done_reg/Q
                         net (fo=4, routed)           1.135     1.276    photo_fsm/FSM_sequential_state_reg[1]_0[0]
    SLICE_X60Y54         LUT5 (Prop_lut5_I4_O)        0.045     1.321 r  photo_fsm/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.321    photo_fsm/FSM_sequential_state[1]_i_1_n_0
    SLICE_X60Y54         FDRE                                         r  photo_fsm/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.861     1.975    photo_fsm/clk_100MHz
    SLICE_X60Y54         FDRE                                         r  photo_fsm/FSM_sequential_state_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cam_inst/bram_addr_cam_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.287ns  (logic 0.456ns (35.428%)  route 0.831ns (64.572%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE                         0.000     0.000 r  cam_inst/bram_addr_cam_reg[0]/C
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cam_inst/bram_addr_cam_reg[0]/Q
                         net (fo=1, routed)           0.831     1.287    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.477     1.477    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_din_cam_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.206ns  (logic 0.456ns (37.802%)  route 0.750ns (62.198%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE                         0.000     0.000 r  cam_inst/bram_din_cam_reg[0]/C
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cam_inst/bram_din_cam_reg[0]/Q
                         net (fo=2, routed)           0.750     1.206    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.477     1.477    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_en_cam_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.050ns  (logic 0.456ns (43.439%)  route 0.594ns (56.561%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE                         0.000     0.000 r  cam_inst/bram_en_cam_reg/C
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cam_inst/bram_en_cam_reg/Q
                         net (fo=5, routed)           0.594     1.050    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.477     1.477    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_en_cam_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.050ns  (logic 0.456ns (43.439%)  route 0.594ns (56.561%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE                         0.000     0.000 r  cam_inst/bram_en_cam_reg/C
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cam_inst/bram_en_cam_reg/Q
                         net (fo=5, routed)           0.594     1.050    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.477     1.477    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_en_cam_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.858ns  (logic 0.456ns (53.167%)  route 0.402ns (46.833%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE                         0.000     0.000 r  cam_inst/bram_en_cam_reg/C
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cam_inst/bram_en_cam_reg/Q
                         net (fo=5, routed)           0.402     0.858    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.477     1.477    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_en_cam_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.858ns  (logic 0.456ns (53.167%)  route 0.402ns (46.833%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE                         0.000     0.000 r  cam_inst/bram_en_cam_reg/C
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cam_inst/bram_en_cam_reg/Q
                         net (fo=5, routed)           0.402     0.858    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.477     1.477    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cam_inst/bram_en_cam_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.756%)  route 0.197ns (58.244%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE                         0.000     0.000 r  cam_inst/bram_en_cam_reg/C
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cam_inst/bram_en_cam_reg/Q
                         net (fo=5, routed)           0.197     0.338    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.876     0.876    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_en_cam_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.756%)  route 0.197ns (58.244%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE                         0.000     0.000 r  cam_inst/bram_en_cam_reg/C
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cam_inst/bram_en_cam_reg/Q
                         net (fo=5, routed)           0.197     0.338    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.876     0.876    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_en_cam_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.184%)  route 0.260ns (64.816%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE                         0.000     0.000 r  cam_inst/bram_en_cam_reg/C
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cam_inst/bram_en_cam_reg/Q
                         net (fo=5, routed)           0.260     0.401    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.876     0.876    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_en_cam_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.184%)  route 0.260ns (64.816%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE                         0.000     0.000 r  cam_inst/bram_en_cam_reg/C
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cam_inst/bram_en_cam_reg/Q
                         net (fo=5, routed)           0.260     0.401    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.876     0.876    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_din_cam_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.176%)  route 0.342ns (70.824%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE                         0.000     0.000 r  cam_inst/bram_din_cam_reg[0]/C
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cam_inst/bram_din_cam_reg[0]/Q
                         net (fo=2, routed)           0.342     0.483    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.876     0.876    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_addr_cam_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.363%)  route 0.356ns (71.637%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE                         0.000     0.000 r  cam_inst/bram_addr_cam_reg[0]/C
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cam_inst/bram_addr_cam_reg[0]/Q
                         net (fo=1, routed)           0.356     0.497    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.876     0.876    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK





