$date
	Tue Mar 06 13:31:21 2018
$end
$version
	Icarus Verilog
$end
$timescale
	10ns
$end
$scope module Quad_tb $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 8 # counter [7:0] $end
$var reg 1 $ clk $end
$scope module quad1 $end
$var wire 1 $ clk $end
$var wire 1 % count_direction $end
$var wire 1 & count_enable $end
$var wire 1 ! quadA $end
$var wire 1 " quadB $end
$var reg 8 ' count [7:0] $end
$var reg 3 ( quadA_delayed [2:0] $end
$var reg 3 ) quadB_delayed [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx '
x&
x%
0$
bx #
z"
z!
$end
#5
bxz (
bxz )
1$
#10
0$
#15
bxzz )
bxzz (
1$
#20
0$
#25
bz (
bz )
1$
#30
0$
#35
1$
#40
0$
#45
1$
#50
0$
#55
1$
#60
0$
#65
1$
#70
0$
#75
1$
#80
0$
#85
1$
#90
0$
#95
1$
#100
0$
