A 5 u Ic_cell_template 5caba4092367.03.7f.00.00.01.00.3c.aa 2 4 10 0
V v 1 2 5caba6ed9d1f.03.7f.00.00.01.00.3c.aa
F f 1 "reg.iccel_1"
F o 0 ""
V v 2 2 5cad0ed9e4a7.03.7f.00.00.01.00.19.ce
F f 2 "reg.iccel_2"
F o 0 ""
O 2
R csduv 1 "$GENERIC13/process/generic13" 75 Ic_persist_process 51bf7c9f2c7e.03.93.22.28.46.00.31.23 4aef38f1eeca.03.93.22.28.e1.00.3f.b3
R csduv 2 "$VLSI/Project/reg/viewpoints/reg_SDL_HIER" 1 Eddm_design_viewpoint 5caba4092156.03.7f.00.00.01.01.3c.aa 5caba4092156.03.7f.00.00.01.00.3c.aa
R csduv 3 "$VLSI/Project/and/and" 3 Ic_cell_template 5cab934ad8b4.03.7f.00.00.01.00.25.4a 5ca3b1c7aa85.03.7f.00.00.01.00.11.3a
R csduv 4 "$VLSI/Project/DFFen/DFFen" 1 Ic_cell_template 5c9d336e6cf4.03.7f.00.00.01.00.34.e7 5c9d24226379.03.7f.00.00.01.00.34.e7
R csdni 5 "$GENERIC13/process/sdl_process_rules" 1 Mgc_file
R csduv 6 "$VLSI/Project/Mux81/Mux81" 1 Ic_cell_template 5ca4f0a7e9bc.03.7f.00.00.01.00.0a.2c 5ca4e96752a8.03.7f.00.00.01.00.0a.2c
R csduv 7 "$GENERIC13/process/vias/M3M4" 15 Ic_cell_template 4a60aad6d285.03.93.22.28.e1.00.3a.ee 4a561bb13417.03.93.22.28.e1.00.25.b6
R csduv 8 "$GENERIC13/process/vias/M4M5" 15 Ic_cell_template 4a561c1a8648.03.93.22.28.e1.00.26.11 4a561bdc32ae.03.93.22.28.e1.00.25.b6
R csduv 9 "$GENERIC13/process/vias/M5M6" 11 Ic_cell_template 4a561e0a8c79.03.93.22.28.e1.00.29.be 4a561db49214.03.93.22.28.e1.00.29.6f
O 1
R csduv 1 "$GENERIC13/process/generic13" 75 Ic_persist_process 51bf7c9f2c7e.03.93.22.28.46.00.31.23 4aef38f1eeca.03.93.22.28.e1.00.3f.b3
R csduv 2 "$VLSI/Project/reg/viewpoints/reg_SDL_HIER" 1 Eddm_design_viewpoint 5caba4092156.03.7f.00.00.01.01.3c.aa 5caba4092156.03.7f.00.00.01.00.3c.aa
R csduv 3 "$VLSI/Project/and/and" 3 Ic_cell_template 5cab934ad8b4.03.7f.00.00.01.00.25.4a 5ca3b1c7aa85.03.7f.00.00.01.00.11.3a
R csduv 4 "$VLSI/Project/DFFen/DFFen" 1 Ic_cell_template 5c9d336e6cf4.03.7f.00.00.01.00.34.e7 5c9d24226379.03.7f.00.00.01.00.34.e7
R csdni 5 "$GENERIC13/process/sdl_process_rules" 1 Mgc_file
