# IBM_PROLOG_BEGIN_TAG
# This is an automatically generated prolog.
#
# $Source: src/usr/diag/prdf/common/plat/pegasus/Membuf_regs_NEST.rule $
#
# OpenPOWER HostBoot Project
#
# Contributors Listed Below - COPYRIGHT 2012,2014
# [+] International Business Machines Corp.
#
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
# implied. See the License for the specific language governing
# permissions and limitations under the License.
#
# IBM_PROLOG_END_TAG

    ############################################################################
    # NEST Chiplet Registers
    ############################################################################

    register NEST_CHIPLET_CS_FIR
    {
        name        "TCN.XFIR";
        scomaddr    0x02040000;
        capture     group default;
        capture     group FirRegs;
    };

    register NEST_CHIPLET_RE_FIR
    {
        name        "TCN.RFIR";
        scomaddr    0x02040001;
        capture     group default;
        capture     group FirRegs;
    };

    register NEST_CHIPLET_FIR_MASK
    {
        name        "TCN.FIR_MASK";
        scomaddr    0x02040002;
        capture     group default;
        capture     group FirRegs;
    };

    ############################################################################
    # NEST Chiplet LFIR
    ############################################################################

    register NEST_LFIR
    {
        name        "TCN.LOCAL_FIR";
        scomaddr    0x0204000a;
        reset       (&, 0x0204000b);
        mask        (|, 0x0204000f);
        capture     group default;
        capture     group FirRegs;
    };

    register NEST_LFIR_MASK
    {
        name        "TCN.EPS.FIR.LOCAL_FIR_MASK";
        scomaddr    0x0204000d;
        capture     group default;
        capture     group FirRegs;
    };

    register NEST_LFIR_ACT0
    {
        name        "TCN.EPS.FIR.LOCAL_FIR_ACTION0";
        scomaddr    0x02040010;
        capture     type secondary;
        capture     group default;
        capture     group FirRegs;
        capture     req nonzero("NEST_LFIR");
    };

    register NEST_LFIR_ACT1
    {
        name        "TCN.EPS.FIR.LOCAL_FIR_ACTION1";
        scomaddr    0x02040011;
        capture     type secondary;
        capture     group default;
        capture     group FirRegs;
        capture     req nonzero("NEST_LFIR");
    };

    ############################################################################
    # NEST Chiplet DMIFIR
    ############################################################################

    register DMIFIR
    {
        name        "DMI.BUSCTL.SCOM.FIR_REG";
        scomaddr    0x02010400;
        reset       (&, 0x02010401);
        mask        (|, 0x02010405);
        capture     group default;
        capture     group FirRegs;
    };

    register DMIFIR_MASK
    {
        name        "DMI.BUSCTL.SCOM.FIR_MASK_REG";
        scomaddr    0x02010403;
        capture     group default;
        capture     group FirRegs;
    };

    register DMIFIR_ACT0
    {
        name        "DMI.BUSCTL.SCOM.FIR_ACTION0_REG";
        scomaddr    0x02010406;
        capture     type secondary;
        capture     group default;
        capture     group FirRegs;
        capture     req nonzero("DMIFIR");
    };

    register DMIFIR_ACT1
    {
        name        "DMI.BUSCTL.SCOM.FIR_ACTION1_REG";
        scomaddr    0x02010407;
        capture     type secondary;
        capture     group default;
        capture     group FirRegs;
        capture     req nonzero("DMIFIR");
    };

    ############################################################################
    # NEST Chiplet MBIFIR
    ############################################################################

    register MBIFIR
    {
        name        "MBU.MBI.MBI.SCOMFIR.MBIFIRQ";
        scomaddr    0x02010800;
        reset       (&, 0x02010801);
        mask        (|, 0x02010805);
        capture     group default;
        capture     group FirRegs;
    };

    register MBIFIR_MASK
    {
        name        "MBU.MBI.MBI.SCOMFIR.MBIFIRMASK";
        scomaddr    0x02010803;
        capture     group default;
        capture     group FirRegs;
    };

    register MBIFIR_ACT0
    {
        name        "MBU.MBI.MBI.SCOMFIR.MBIFIRACT0";
        scomaddr    0x02010806;
        capture     type secondary;
        capture     group default;
        capture     group FirRegs;
        capture     req nonzero("MBIFIR");
    };

    register MBIFIR_ACT1
    {
        name        "MBU.MBI.MBI.SCOMFIR.MBIFIRACT1";
        scomaddr    0x02010807;
        capture     type secondary;
        capture     group default;
        capture     group FirRegs;
        capture     req nonzero("MBIFIR");
    };

    ############################################################################
    # NEST Chiplet MBSFIR
    ############################################################################

    register MBSFIR
    {
        name        "MBU.MBS.MBS_FIR_REG";
        scomaddr    0x02011400;
        reset       (&, 0x02011401);
        mask        (|, 0x02011405);
        capture     group default;
        capture     group FirRegs;
    };

    register MBSFIR_AND
    {
        name        "MBU.MBS.MBS_FIR_REG AND";
        scomaddr    0x02011401;
        capture     group never;
        access      write_only;
    };

    register MBSFIR_MASK
    {
        name        "MBU.MBS.MBS_FIR_MASK_REG";
        scomaddr    0x02011403;
        capture     group default;
        capture     group FirRegs;
    };

    register MBSFIR_MASK_OR
    {
        name        "MBU.MBS.MBS_FIR_MASK_REG OR";
        scomaddr    0x02011405;
        capture     group never;
        access      write_only;
    };

    register MBSFIR_ACT0
    {
        name        "MBU.MBS.MBS_FIR_ACTION0_REG";
        scomaddr    0x02011406;
        capture     type secondary;
        capture     req nonzero("MBSFIR");
        capture     group default;
        capture     group FirRegs;
    };

    register MBSFIR_ACT1
    {
        name        "MBU.MBS.MBS_FIR_ACTION1_REG";
        scomaddr    0x02011407;
        capture     type secondary;
        capture     req nonzero("MBSFIR");
        capture     group default;
        capture     group FirRegs;
    };

    ############################################################################
    # NEST Chiplet MBA0_MBSECCFIR
    ############################################################################

    register MBA0_MBSECCFIR
    {
        name        "MBU.MBS.ECC01.MBECCFIR";
        scomaddr    0x02011440;
        reset       (&, 0x02011441);
        mask        (|, 0x02011445);
        capture     group default;
        capture     group FirRegs;
    };

    register MBA0_MBSECCFIR_AND
    {
        name        "MBU.MBS.ECC01.MBECCFIR_AND";
        scomaddr    0x02011441;
        capture     group never;
        access      write_only;
    };

    register MBA0_MBSECCFIR_MASK
    {
        name        "MBU.MBS.ECC01.MBECCFIR_MASK";
        scomaddr    0x02011443;
        capture     group default;
        capture     group FirRegs;
    };

    register MBA0_MBSECCFIR_MASK_AND
    {
        name        "MBU.MBS.ECC01.MBECCFIR_MASK_AND";
        scomaddr    0x02011444;
        capture     group never;
        access      write_only;
    };

    register MBA0_MBSECCFIR_MASK_OR
    {
        name        "MBU.MBS.ECC01.MBECCFIR_MASK_OR";
        scomaddr    0x02011445;
        capture     group never;
        access      write_only;
    };

    register MBA0_MBSECCFIR_ACT0
    {
        name        "MBU.MBS.ECC01.MBECCFIR_ACTION0";
        scomaddr    0x02011446;
        capture     type secondary;
        capture     group default;
        capture     group FirRegs;
        capture     req nonzero("MBA0_MBSECCFIR");
    };

    register MBA0_MBSECCFIR_ACT1
    {
        name        "MBU.MBS.ECC01.MBECCFIR_ACTION1";
        scomaddr    0x02011447;
        capture     type secondary;
        capture     group default;
        capture     group FirRegs;
        capture     req nonzero("MBA0_MBSECCFIR");
    };

    ############################################################################
    # NEST Chiplet MBA1_MBSECCFIR
    ############################################################################

    register MBA1_MBSECCFIR
    {
        name        "MBU.MBS.ECC23.MBECCFIR";
        scomaddr    0x02011480;
        reset       (&, 0x02011481);
        mask        (|, 0x02011485);
        capture     group default;
        capture     group FirRegs;
    };

    register MBA1_MBSECCFIR_AND
    {
        name        "MBU.MBS.ECC23.MBECCFIR_AND";
        scomaddr    0x02011481;
        capture     group never;
        access      write_only;
    };

    register MBA1_MBSECCFIR_MASK
    {
        name        "MBU.MBS.ECC23.MBECCFIR_MASK";
        scomaddr    0x02011483;
        capture     group default;
        capture     group FirRegs;
    };

    register MBA1_MBSECCFIR_MASK_AND
    {
        name        "MBU.MBS.ECC23.MBECCFIR_MASK_AND";
        scomaddr    0x02011484;
        capture     group never;
        access      write_only;
    };

    register MBA1_MBSECCFIR_MASK_OR
    {
        name        "MBU.MBS.ECC23.MBECCFIR_MASK_OR";
        scomaddr    0x02011485;
        capture     group never;
        access      write_only;
    };

    register MBA1_MBSECCFIR_ACT0
    {
        name        "MBU.MBS.ECC23.MBECCFIR_ACTION0";
        scomaddr    0x02011486;
        capture     type secondary;
        capture     group default;
        capture     group FirRegs;
        capture     req nonzero("MBA1_MBSECCFIR");
    };

    register MBA1_MBSECCFIR_ACT1
    {
        name        "MBU.MBS.ECC23.MBECCFIR_ACTION0";
        scomaddr    0x02011487;
        capture     type secondary;
        capture     group default;
        capture     group FirRegs;
        capture     req nonzero("MBA1_MBSECCFIR");
    };

    ############################################################################
    # NEST Chiplet MBA0_MCBISTFIR
    ############################################################################

    register MBA0_MCBISTFIR
    {
        name        "MBU.MBS.MCBISTS01.SCOMFIR.MBSFIRQ";
        scomaddr    0x02011600;
        reset       (&, 0x02011601);
        mask        (|, 0x02011605);
        capture     group default;
        capture     group FirRegs;
    };

    register MBA0_MCBISTFIR_MASK
    {
        name        "MBU.MBS.MCBISTS01.SCOMFIR.MBSFIRMASK";
        scomaddr    0x02011603;
        capture     group default;
        capture     group FirRegs;
    };

    register MBA0_MCBISTFIR_ACT0
    {
        name        "MBU.MBS.MCBISTS01.SCOMFIR.MBSFIRACTION0";
        scomaddr    0x02011606;
        capture     type secondary;
        capture     group default;
        capture     group FirRegs;
        capture     req nonzero("MBA0_MCBISTFIR");
    };

    register MBA0_MCBISTFIR_ACT1
    {
        name        "MBU.MBS.MCBISTS01.SCOMFIR.MBSFIRACTION1";
        scomaddr    0x02011607;
        capture     type secondary;
        capture     group default;
        capture     group FirRegs;
        capture     req nonzero("MBA0_MCBISTFIR");
    };

    ############################################################################
    # NEST Chiplet MBA1_MCBISTFIR
    ############################################################################

    register MBA1_MCBISTFIR
    {
        name        "MBU.MBS.MCBISTS23.SCOMFIR.MBSFIRQ";
        scomaddr    0x02011700;
        reset       (&, 0x02011701);
        mask        (|, 0x02011705);
        capture     group default;
        capture     group FirRegs;
    };

    register MBA1_MCBISTFIR_MASK
    {
        name        "MBU.MBS.MCBISTS23.SCOMFIR.MBSFIRMASK";
        scomaddr    0x02011703;
        capture     group default;
        capture     group FirRegs;
    };

    register MBA1_MCBISTFIR_ACT0
    {
        name        "MBU.MBS.MCBISTS23.SCOMFIR.MBSFIRACTION0";
        scomaddr    0x02011706;
        capture     type secondary;
        capture     group default;
        capture     group FirRegs;
        capture     req nonzero("MBA1_MCBISTFIR");
    };

    register MBA1_MCBISTFIR_ACT1
    {
        name        "MBU.MBS.MCBISTS23.SCOMFIR.MBSFIRACTION1";
        scomaddr    0x02011707;
        capture     type secondary;
        capture     group default;
        capture     group FirRegs;
        capture     req nonzero("MBA1_MCBISTFIR");
    };

    ############################################################################
    # NEST Chiplet NESTFBISTFIR
    ############################################################################

    # FIR not used. Capture for FFDC only.

    register NESTFBISTFIR
    {
        name        "FBIST.FBN.FBN_FIR_REG";
        scomaddr    0x02010880;
        capture     group default;
        capture     group FirRegs;
    };

    ############################################################################
    # NEST Chiplet SCACFIR
    ############################################################################

    register SCACFIR
    {
        name        "SCAC.SCAC_LFIR";
        scomaddr    0x020115c0;
        reset       (&, 0x020115c1);
        mask        (|, 0x020115c5);
        capture     group default;
        capture     group FirRegs;
    };

    register SCACFIR_MASK
    {
        name        "SCAC.SCAC_FIRMASK";
        scomaddr    0x020115c3;
        capture     group default;
        capture     group FirRegs;
    };

    register SCACFIR_ACT0
    {
        name        "SCAC.SCAC_FIRACTION0";
        scomaddr    0x020115c6;
        capture     type secondary;
        capture     group default;
        capture     group FirRegs;
        capture     req nonzero("SCACFIR");
    };

    register SCACFIR_ACT1
    {
        name        "SCAC.SCAC_FIRACTION1";
        scomaddr    0x020115c7;
        capture     type secondary;
        capture     group default;
        capture     group FirRegs;
        capture     req nonzero("SCACFIR");
    };

    ############################################################################
    # NEST Chiplet MBSSECUREFIR
    ############################################################################

    # This register is hardwired to channel failure (checkstop) and we cannot
    # mask or change the state of the action registers.
    register MBSSECUREFIR
    {
        name        "MBU.MBS.ARB.RXLT.MBSSIRQ";
        scomaddr    0x0201141e;
        reset       (&, 0x0201141f);
        capture     group default;
        capture     group FirRegs;
    };

    ############################################################################
    # Error Report Registers
    ############################################################################

    register NEST_ERROR_STATUS
    {
        name        "TCN.ERROR_STATUS";
        scomaddr    0x02030009;
        capture     group default;
        capture     group CerrRegs;
    };

    register MBIERPT
    {
        name        "MBU.MBI.MBI.MBIERPT0";
        scomaddr    0x0201080F;
        capture     group default;
        capture     group CerrRegs;
    };

    register MBSCERR1
    {
        name        "MBU.MBS.MBSCERR1Q";
        scomaddr    0x02011413;
        capture     group default;
        capture     group CerrRegs;
    };

    register MBSCERR2
    {
        name        "MBU.MBS.MBSCERR2Q";
        scomaddr    0x0201142C;
        capture     group default;
        capture     group CerrRegs;
    };

    register MBA0_MBSECCERRPT_0
    {
        name        "MBU.MBS.ECC01.MBSECCERR0";
        scomaddr    0x02011466;
        capture     group default;
        capture     group CerrRegs;
    };

    register MBA0_MBSECCERRPT_1
    {
        name        "MBU.MBS.ECC01.MBSECCERR1";
        scomaddr    0x02011467;
        capture     group default;
        capture     group CerrRegs;
    };
    register MBA1_MBSECCERRPT_0
    {
        name        "MBU.MBS.ECC23.MBSECCERR0";
        scomaddr    0x020114A6;
        capture     group default;
        capture     group CerrRegs;
    };

    register MBA1_MBSECCERRPT_1
    {
        name        "MBU.MBS.ECC23.MBSECCERR1";
        scomaddr    0x020114A7;
        capture     group default;
        capture     group CerrRegs;
    };

    register MBA0_MBXERRSTAT
    {
        name        "MBU.MBS.MCBISTS01.SCOMFIR.MBXERRSTATQ";
        scomaddr    0x0201168f;
        capture     group default;
        capture     group CerrRegs;
    };

    register MBA1_MBXERRSTAT
    {
        name        "MBU.MBS.MCBISTS23.SCOMFIR.MBXERRSTATQ";
        scomaddr    0x0201178f;
        capture     group default;
        capture     group CerrRegs;
    };

    register SENSORCACHEERRPT
    {
        name        "SCAC.SCAC_ERRRPT";
        scomaddr    0x020115D4;
        capture     group default;
        capture     group CerrRegs;
    };

    ############################################################################
    # Memory ECC Error Address Registers
    ############################################################################

    register MBA0_MBNCER
    {
        name        "MBA0: MBS Memory NCE Error Address Register";
        scomaddr    0x02011660;
        capture     group default;
    };

    register MBA0_MBRCER
    {
        name        "MBA0: MBS Memory RCE Error Address Register";
        scomaddr    0x02011661;
        capture     group default;
    };

    register MBA0_MBMPER
    {
        name        "MBA0: MBS Memory MPE Error Address Register";
        scomaddr    0x02011662;
        capture     group default;
    };

    register MBA0_MBUER
    {
        name        "MBA0: MBS Memory UE Error Address Register";
        scomaddr    0x02011663;
        capture     group default;
    };

    register MBA1_MBNCER
    {
        name        "MBA1: MBS Memory NCE Error Address Register";
        scomaddr    0x02011760;
        capture     group default;
    };

    register MBA1_MBRCER
    {
        name        "MBA1: MBS Memory RCE Error Address Register";
        scomaddr    0x02011761;
        capture     group default;
    };

    register MBA1_MBMPER
    {
        name        "MBA1: MBS Memory MPE Error Address Register";
        scomaddr    0x02011762;
        capture     group default;
    };

    register MBA1_MBUER
    {
        name        "MBA1: MBS Memory UE Error Address Register";
        scomaddr    0x02011763;
        capture     group default;
    };

    ############################################################################
    # NEST Chiplet memory maintenance error count registers
    ############################################################################

    register MBA0_MBSEC0
    {
        name        "MBU.MBS.MCBISTS01.SCOMFIR.MBSEC0Q";
        scomaddr    0x02011653;
        capture     group default;
    };

    register MBA0_MBSEC1
    {
        name        "MBU.MBS.MCBISTS01.SCOMFIR.MBSEC1Q";
        scomaddr    0x02011654;
        capture     group default;
    };

    register MBA1_MBSEC0
    {
        name        "MBU.MBS.MCBISTS23.SCOMFIR.MBSEC0Q";
        scomaddr    0x02011753;
        capture     group default;
    };

    register MBA1_MBSEC1
    {
        name        "MBU.MBS.MCBISTS23.SCOMFIR.MBSEC1Q";
        scomaddr    0x02011754;
        capture     group default;
    };

    ############################################################################
    # NEST Chiplet memory maintenance threshold control registers
    ############################################################################

    register MBA0_MBSTR
    {
        name        "MBU.MBS.MCBISTS01.SCOMFIR.MBSTRQ";
        scomaddr    0x02011655;
        capture     group default;
    };

    register MBA1_MBSTR
    {
        name        "MBU.MBS.MCBISTS23.SCOMFIR.MBSTRQ";
        scomaddr    0x02011755;
        capture     group default;
    };

    ############################################################################
    # NEST Chiplet memory maintenance symbol error control registers
    ############################################################################

    register MBA0_MBSSYMEC0
    {
        name        "MBU.MBS.MCBISTS01.SCOMFIR.MBSSYMEC0Q";
        scomaddr    0x02011656;
        capture     group default;
    };

    register MBA0_MBSSYMEC1
    {
        name        "MBU.MBS.MCBISTS01.SCOMFIR.MBSSYMEC1Q";
        scomaddr    0x02011657;
        capture     group default;
    };

    register MBA0_MBSSYMEC2
    {
        name        "MBU.MBS.MCBISTS01.SCOMFIR.MBSSYMEC2Q";
        scomaddr    0x02011658;
        capture     group default;
    };

    register MBA0_MBSSYMEC3
    {
        name        "MBU.MBS.MCBISTS01.SCOMFIR.MBSSYMEC3Q";
        scomaddr    0x02011659;
        capture     group default;
    };

    register MBA0_MBSSYMEC4
    {
        name        "MBU.MBS.MCBISTS01.SCOMFIR.MBSSYMEC4Q";
        scomaddr    0x0201165a;
        capture     group default;
    };

    register MBA0_MBSSYMEC5
    {
        name        "MBU.MBS.MCBISTS01.SCOMFIR.MBSSYMEC5Q";
        scomaddr    0x0201165b;
        capture     group default;
    };

    register MBA0_MBSSYMEC6
    {
        name        "MBU.MBS.MCBISTS01.SCOMFIR.MBSSYMEC6Q";
        scomaddr    0x0201165c;
        capture     group default;
    };

    register MBA0_MBSSYMEC7
    {
        name        "MBU.MBS.MCBISTS01.SCOMFIR.MBSSYMEC7Q";
        scomaddr    0x0201165d;
        capture     group default;
    };

    register MBA0_MBSSYMEC8
    {
        name        "MBU.MBS.MCBISTS01.SCOMFIR.MBSSYMEC8Q";
        scomaddr    0x0201165e;
        capture     group default;
    };

    register MBA1_MBSSYMEC0
    {
        name        "MBU.MBS.MCBISTS23.SCOMFIR.MBSSYMEC0Q";
        scomaddr    0x02011756;
        capture     group default;
    };

    register MBA1_MBSSYMEC1
    {
        name        "MBU.MBS.MCBISTS23.SCOMFIR.MBSSYMEC1Q";
        scomaddr    0x02011757;
        capture     group default;
    };

    register MBA1_MBSSYMEC2
    {
        name        "MBU.MBS.MCBISTS23.SCOMFIR.MBSSYMEC2Q";
        scomaddr    0x02011758;
        capture     group default;
    };

    register MBA1_MBSSYMEC3
    {
        name        "MBU.MBS.MCBISTS23.SCOMFIR.MBSSYMEC3Q";
        scomaddr    0x02011759;
        capture     group default;
    };

    register MBA1_MBSSYMEC4
    {
        name        "MBU.MBS.MCBISTS23.SCOMFIR.MBSSYMEC4Q";
        scomaddr    0x0201175a;
        capture     group default;
    };

    register MBA1_MBSSYMEC5
    {
        name        "MBU.MBS.MCBISTS23.SCOMFIR.MBSSYMEC5Q";
        scomaddr    0x0201175b;
        capture     group default;
    };

    register MBA1_MBSSYMEC6
    {
        name        "MBU.MBS.MCBISTS23.SCOMFIR.MBSSYMEC6Q";
        scomaddr    0x0201175c;
        capture     group default;
    };

    register MBA1_MBSSYMEC7
    {
        name        "MBU.MBS.MCBISTS23.SCOMFIR.MBSSYMEC7Q";
        scomaddr    0x0201175d;
        capture     group default;
    };

    register MBA1_MBSSYMEC8
    {
        name        "MBU.MBS.MCBISTS23.SCOMFIR.MBSSYMEC8Q";
        scomaddr    0x0201175e;
        capture     group default;
    };

    ############################################################################
    # NEST Chiplet memory fetch error vector registers
    ############################################################################

    register MBA0_MBSEVR
    {
        name        "MBU.MBS.MCBISTS01.SCOMFIR.MBSEVRQ";
        scomaddr    0x0201165f;
        capture     group default;
    };

    register MBA1_MBSEVR
    {
        name        "MBU.MBS.MCBISTS23.SCOMFIR.MBSEVRQ";
        scomaddr    0x0201175f;
        capture     group default;
    };

    ############################################################################
    #  MBA Address Translate Control Register
    ############################################################################

    register MBA0_MBAXCR
    {
        name        "MBU.MBS.ARB.RXLT.MBAXCR01Q";
        scomaddr    0x0201140B;
        capture     group default;
    };

    register MBA1_MBAXCR
    {
        name        "MBU.MBS.ARB.RXLT.MBAXCR23Q";
        scomaddr    0x0201140C;
        capture     group default;
    };

    ############################################################################
    #  MBS Address Translate Control Register
    ############################################################################

    register MBSXCR
    {
        name        "MBU.MBS.ARB.RXLT.MBSXCRQ";
        scomaddr    0x0201140A;
        capture     group never;
    };

    ############################################################################
    #  L4 cache trapped address.
    #  This is FFDC only register.
    ############################################################################

    register MBCELOG
    {
        name        "MBU.MBS.MBCELOGQ";
        scomaddr    0x02011416;
        capture     group L4CacheErr;
    };
