name: sambanova_chiplet

memories:

  register_file:
    size: 65536  # 64 KiB per PCU for local accumulation
    r_bw: 1024
    w_bw: 1024
    r_cost: 0.01
    w_cost: 0.01
    area: 50
    r_port: 1
    w_port: 1
    rw_port: 0
    latency: 1
    operands: [I2]
    ports:
      - fh: w_port_1
        tl: r_port_1
    served_dimensions: []

  accumulation_buffer:
    size: 65536  # 32 KiB for output partial sums (halved)
    r_bw: 1024
    w_bw: 1024
    r_cost: 0.02
    w_cost: 0.02
    area: 50
    r_port: 1
    w_port: 1
    rw_port: 0
    latency: 1
    operands: [O]
    ports:
      - fh: w_port_1
        tl: r_port_1
    served_dimensions: [D1, D2]

  onchip_sram:
    size: 272629760  # 260 MiB in bits (halved from 520 MiB)
    r_bw: 4096
    w_bw: 4096
    r_cost: 0.1
    w_cost: 0.1
    area: 500
    r_port: 1
    w_port: 1
    rw_port: 0
    latency: 1
    operands: [I1, I2, O]
    ports:
      - fh: w_port_1
        tl: r_port_1
    served_dimensions: [D1, D2]

operational_array:
  multiplier_energy: 0.02
  multiplier_area: 1
  dimensions: [D1, D2]
  sizes: [16, 32]  # 512 PCUs

dataflows:
  D1:
    - K, 16
  D2:
    - C, 32

# NOTE:
# - This models half the original SN40L socket capacity, assuming each socket is composed of two chiplets.
# - PCUs support both systolic (GEMM) and SIMD execution (element-wise/reduction).
