// Seed: 3493168658
module module_0 (
    input wor id_0,
    output uwire id_1,
    input supply1 id_2
);
  logic id_4;
  parameter id_5 = -1;
  assign module_1._id_3 = 0;
  wire id_6;
endmodule
module module_1 #(
    parameter id_3 = 32'd24,
    parameter id_8 = 32'd95
) (
    output tri0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input wand _id_3,
    input wor id_4,
    input wor id_5,
    input wor id_6,
    output tri0 id_7,
    output wire _id_8,
    input wire id_9
);
  assign id_2 = 1'b0;
  generate
    logic [id_3 : id_8] id_11;
  endgenerate
  module_0 modCall_1 (
      id_4,
      id_2,
      id_1
  );
endmodule
