// Seed: 2633358244
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_5 = id_5[1];
  module_2();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  integer id_4, id_5;
  module_0(
      id_4, id_4, id_5, id_4
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd8,
    parameter id_3 = 32'd53
);
  assign id_1 = id_1;
  defparam id_2.id_3 = id_3;
endmodule
