LGDT3305_FEC_PKT_ERR_1	,	V_142
ifbw	,	V_47
"set manual mode: 0x%04x\n"	,	L_15
nofecerr	,	V_116
cr_lock	,	V_118
mpeg_lock	,	V_110
LGDT3305_FEC_BLOCK_CTRL	,	V_72
msleep	,	F_11
cr_lock_state	,	V_108
LGDT3305_FEC_PKT_ERR_2	,	V_143
lgdt3305_read_status	,	F_33
lgdt3305_sleep	,	F_24
calculate_snr	,	F_34
len	,	V_13
spectral_inversion	,	V_104
"reg: 0x%04x\n"	,	L_3
lgdt3305_write_regs	,	F_8
usref_8vsb	,	V_65
state	,	V_2
LGDT3305_FEC_LOCK_STATUS	,	V_113
ARRAY_SIZE	,	F_27
"ifbw: 0x%04x\n"	,	L_13
set_params	,	V_101
nco1	,	V_74
read_reg	,	F_25
nco4	,	V_77
if_freq_khz	,	V_73
nco3	,	V_76
nco2	,	V_75
"QAM UNLOCK"	,	L_19
do_div	,	F_22
i2c_adapter	,	V_149
lgdt3305_init_data	,	V_95
"QAM 2ndLock"	,	L_21
GFP_KERNEL	,	V_150
"reg: 0x%04x, bit: %d, level: %d\n"	,	L_5
lgdt3305_tp_clock_mode	,	V_30
usref_qam64	,	V_66
""	,	L_18
"NOFECERR "	,	L_34
"%d KHz -&gt; [%02x%02x%02x%02x]\n"	,	L_16
lgdt3305_read_ber	,	F_39
lgdt3305_i2c_gate_ctrl	,	F_23
"SNRGOOD "	,	L_35
lgdt3305_set_reg_bit	,	F_6
FE_HAS_SYNC	,	V_124
LGDT3305_CR_CTR_FREQ_4	,	V_84
"(%d) %s\n"	,	L_25
lgdt3305_read_reg	,	F_5
LGDT3305_CR_CTR_FREQ_1	,	V_81
LGDT3305_CR_CTR_FREQ_2	,	V_82
LGDT3305_CR_CTR_FREQ_3	,	V_83
"writing %d registers...\n"	,	L_6
dvb_frontend_tune_settings	,	V_144
lgdt3304_init_data	,	V_94
"agcdelay: 0x%04x, rfbw: 0x%04x\n"	,	L_12
u8	,	T_2
c	,	V_127
cfg	,	V_10
lgdt3305_tp_clock_edge	,	V_27
i	,	V_23
regs	,	V_22
lgdt3305_mpeg_mode_polarity	,	F_13
"QAM FinalLock"	,	L_22
p	,	V_36
"mpeg lock  "	,	L_27
buf	,	V_6
lgdt3305_get_tune_settings	,	F_41
lgdt3305_spectral_inversion	,	F_20
config	,	V_148
"CLOCKQAM-INVALID!"	,	L_23
lg_err	,	F_4
modulation	,	V_39
"CLOCKVSB"	,	L_24
strength	,	V_138
current_frequency	,	V_103
LGDT3305_TP_CTRL_1	,	V_26
"SIGNALEXIST "	,	L_31
ber	,	V_140
frequency	,	V_98
lgdt3305_read_ucblocks	,	F_40
reg	,	V_3
demod_chip	,	V_50
lg_warn	,	F_47
"(%d, %d)\n"	,	L_17
ret	,	V_5
demodulator_priv	,	V_88
ops	,	V_99
i2c_adap	,	V_14
inlock	,	V_115
fe	,	V_86
lgdt3305_release	,	F_42
"error (addr %02x reg %04x error (ret == %i)\n"	,	L_4
lg_dbg	,	F_10
"viterbi lock"	,	L_29
LGDT3305_GEN_CONTROL	,	V_96
tuner_ops	,	V_100
agc_ref	,	V_44
"error (addr %02x %02x &lt;- %02x, err = %i)\n"	,	L_2
kzalloc	,	F_46
current_modulation	,	V_105
LGDT3305_EQ_MSE_1	,	V_133
LGDT3305_EQ_MSE_2	,	V_134
LGDT3305_EQ_MSE_3	,	V_135
LGDT3305_AGC_POWER_REF_2	,	V_69
i2c_addr	,	V_11
LGDT3305_AGC_POWER_REF_1	,	V_68
opermode	,	V_37
FE_HAS_CARRIER	,	V_122
lgdt3305_read_signal_strength	,	F_38
fe_status_t	,	T_4
"LGDT3305"	,	L_40
acqen	,	V_60
reg_buf	,	V_16
lgdt3305_soft_reset	,	F_9
read_snr	,	V_139
lgdt3305_read_cr_lock_status	,	F_31
usref_qam256	,	V_67
"val = %d\n"	,	L_10
lgdt3305_read_fec_lock_status	,	F_32
LGDT3305_IFBW_2	,	V_58
bit	,	V_18
LGDT3305_IFBW_1	,	V_57
dtv_property_cache	,	V_97
LGDT3305_GEN_STATUS	,	V_120
dvb_frontend_ops	,	V_153
"lockdten = %d, acqen = %d\n"	,	L_14
"noise = 0x%08x, snr = %d.%02d dB\n"	,	L_36
LGDT3305_CR_CTRL_7	,	V_71
enable	,	V_87
"LGDT3304"	,	L_39
qam_if_khz	,	V_80
val	,	V_4
lgdt3305_rfagc_loop	,	F_17
min_delay_ms	,	V_146
LGDT3305_AGC_DELAY_PT_1	,	V_53
lg_fail	,	F_7
viterbi_lock	,	V_112
snrgood	,	V_117
LGDT3305_AGC_DELAY_PT_2	,	V_54
fail	,	V_20
lockdten	,	V_59
"agc ref: 0x%04x\n"	,	L_11
agcdelay	,	V_49
lgdt3304_set_parameters	,	F_28
sync_lock	,	V_119
i2c_msg	,	V_7
status	,	V_114
lgdt3305_ops	,	V_154
LGDT3305	,	V_61
kfree	,	F_43
"edge = %d, valid = %d\n"	,	L_9
flags	,	V_12
lgdt3305_write_reg	,	F_1
lgdt3305_tp_valid_polarity	,	V_32
lgdt3305_set_filter_extension	,	F_15
LGDT3305_AGC_CTRL_4	,	V_62
valid	,	V_33
"(%d-%04x)\n"	,	L_37
LGDT3305_AGC_CTRL_1	,	V_63
FE_HAS_SIGNAL	,	V_121
noise	,	V_129
u16	,	T_1
tpclk_edge	,	V_29
LGDT3304	,	V_51
nco	,	V_78
i2c_transfer	,	F_3
lgdt3305_init	,	F_26
"reg: 0x%04x, val: 0x%02x\n"	,	L_1
dvb_frontend	,	V_85
"fec lock  "	,	L_28
lgdt3305_reg	,	V_21
gen_ctrl_4	,	V_92
"SYNCLOCK "	,	L_33
gen_ctrl_3	,	V_91
tpclk_mode	,	V_31
"INLOCK "	,	L_32
EINVAL	,	V_43
USE_PTMSE	,	F_37
snr	,	V_128
VSB_8	,	V_40
QAM_256	,	V_42
"\n"	,	L_7
mse	,	V_126
onoff	,	V_19
msg	,	V_8
rf_agc_loop	,	V_52
"%s%s%s%s%s\n"	,	L_30
lgdt3305_set_parameters	,	F_29
lgdt3305_passband_digital_agc	,	F_16
mode	,	V_25
edge	,	V_28
LGDT3305_CR_LOCK_STATUS	,	V_109
usref	,	V_64
LGDT3305_RFAGC_LOOP_FLTR_BW_2	,	V_56
LGDT3305_RFAGC_LOOP_FLTR_BW_1	,	V_55
u32	,	T_5
"unable to detect %s hardware\n"	,	L_38
lgdt3305_set_if	,	F_21
lgdt3305_attach	,	F_44
lgdt3305_set_modulation	,	F_14
locked	,	V_107
LGDT3305_GEN_CTRL_1	,	V_38
i2c_adapter_id	,	F_45
LGDT3305_GEN_CTRL_3	,	V_24
LGDT3305_GEN_CTRL_2	,	V_90
lgdt3305_get_frontend	,	F_30
dtv_frontend_properties	,	V_35
LGDT3305_GEN_CTRL_4	,	V_93
LGDT3305_CR_MSE_1	,	V_136
LGDT3305_CR_MSE_2	,	V_137
lgdt3305_read_snr	,	F_36
mpeg_mode	,	V_106
FE_HAS_VITERBI	,	V_123
EREMOTEIO	,	V_15
intlog10	,	F_35
"(%d)\n"	,	L_8
fe_tune_settings	,	V_145
rfbw	,	V_48
lgdt3305_agc_setup	,	F_18
ucblocks	,	V_141
I2C_M_RD	,	V_17
deny_i2c_rptr	,	V_89
FE_HAS_LOCK	,	V_125
inversion	,	V_70
LGDT3305_PT_MSE_3	,	V_132
LGDT3305_PT_MSE_2	,	V_131
LGDT3305_PT_MSE_1	,	V_130
lgdt3305_state	,	V_1
addr	,	V_9
LGDT3305_DGTL_AGC_REF_1	,	V_45
LGDT3305_DGTL_AGC_REF_2	,	V_46
lgdt3305_mpeg_mode	,	F_12
vsb_if_khz	,	V_79
"QAM 1stLock"	,	L_20
i2c_gate_ctrl	,	V_102
fec_lock	,	V_111
QAM_64	,	V_41
u64	,	T_3
lg_reg	,	F_2
tpvalid_polarity	,	V_34
lgdt3305_set_agc_power_ref	,	F_19
lgdt3304_ops	,	V_152
"(%d) %s%s%s\n"	,	L_26
frontend	,	V_151
lgdt3305_config	,	V_147
