X86_64 WW+RR+WR+WR+po+mfences+po+mfences
"PodWW Rfe MFencesRR Fre PodWR Fre MFencesWR Fre"
Cycle=Rfe MFencesRR Fre PodWR Fre MFencesWR Fre PodWW
Relax=
Safe=Rfe Fre PodWW PodWR MFencesWR MFencesRR
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:y=W,2:y=F,2:x=T
Com=Rf Fr Fr Fr
Orig=PodWW Rfe MFencesRR Fre PodWR Fre MFencesWR Fre
Align=
{
uint64_t y; uint64_t x; uint64_t 3:rax; uint64_t 2:rax; uint64_t 1:rbx; uint64_t 1:rax;

}
 P0          | P1            | P2            | P3            ;
 movq $2,(x) | movq (y),%rax | movq $2,(y)   | movq $1,(x)   ;
 movq $1,(y) | mfence        | movq (x),%rax | mfence        ;
             | movq (y),%rbx |               | movq (x),%rax ;
exists (x=2 /\ y=2 /\ 1:rax=1 /\ 1:rbx=1 /\ 2:rax=0 /\ 3:rax=1)
