<stg><name>fpcorrection503_Pipeline_VITIS_LOOP_91_1</name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %a_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %a_offset

]]></Node>
<StgValue><ssdm name="a_offset_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln88 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:1 %i_207 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_207"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %icmp_ln91 = icmp_eq  i4 %i_207, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:3 %add_ln91 = add i4 %i_207, i4 1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="4">
<![CDATA[
for.inc.split:3 %trunc_ln92 = trunc i4 %i_207

]]></Node>
<StgValue><ssdm name="trunc_ln92"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:4 %zext_ln92_7 = zext i3 %trunc_ln92

]]></Node>
<StgValue><ssdm name="zext_ln92_7"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc.split:5 %tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %a_offset_read, i3 %trunc_ln92

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:6 %zext_ln92_8 = zext i4 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln92_8"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:7 %a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln92_8

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:8 %a_load = load i4 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:9 %p503_1_addr = getelementptr i64 %p503_1, i32 0, i32 %zext_ln92_7

]]></Node>
<StgValue><ssdm name="p503_1_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:10 %p503_1_load = load i3 %p503_1_addr

]]></Node>
<StgValue><ssdm name="p503_1_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:26 %store_ln88 = store i4 %add_ln91, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:0 %borrow = phi i1 0, void %newFuncRoot, i1 %borrowReg, void %for.inc.split

]]></Node>
<StgValue><ssdm name="borrow"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln91 = br i1 %icmp_ln91, void %for.inc.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:8 %a_load = load i4 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:10 %p503_1_load = load i3 %p503_1_addr

]]></Node>
<StgValue><ssdm name="p503_1_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:11 %tempReg = sub i64 %a_load, i64 %p503_1_load

]]></Node>
<StgValue><ssdm name="tempReg"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end.exitStub:0 %write_ln92 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %borrow_out, i1 %borrow

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0">
<![CDATA[
for.end.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln88 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln88"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln88 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln88"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_94

]]></Node>
<StgValue><ssdm name="specloopname_ln91"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:12 %xor_ln105 = xor i64 %p503_1_load, i64 %a_load

]]></Node>
<StgValue><ssdm name="xor_ln105"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:13 %xor_ln105_84 = xor i64 %p503_1_load, i64 %tempReg

]]></Node>
<StgValue><ssdm name="xor_ln105_84"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:14 %or_ln105 = or i64 %xor_ln105_84, i64 %xor_ln105

]]></Node>
<StgValue><ssdm name="or_ln105"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:15 %xor_ln105_85 = xor i64 %a_load, i64 %or_ln105

]]></Node>
<StgValue><ssdm name="xor_ln105_85"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split:16 %tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_85, i32 63

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:17 %sub_ln95 = sub i64 0, i64 %tempReg

]]></Node>
<StgValue><ssdm name="sub_ln95"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %or_ln95 = or i64 %tempReg, i64 %sub_ln95

]]></Node>
<StgValue><ssdm name="or_ln95"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split:19 %tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln95, i32 63

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:20 %xor_ln92 = xor i1 %tmp_194, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:21 %and_ln92 = and i1 %borrow, i1 %xor_ln92

]]></Node>
<StgValue><ssdm name="and_ln92"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:22 %borrowReg = or i1 %and_ln92, i1 %tmp_193

]]></Node>
<StgValue><ssdm name="borrowReg"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="1">
<![CDATA[
for.inc.split:23 %zext_ln92 = zext i1 %borrow

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:24 %sub_ln92 = sub i64 %tempReg, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="sub_ln92"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.split:25 %store_ln92 = store i64 %sub_ln92, i4 %a_addr

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:27 %br_ln91 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="59" name="a_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a_offset"/></StgValue>
</port>
<port id="60" name="a" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="61" name="borrow_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="borrow_out"/></StgValue>
</port>
<port id="62" name="p503_1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="p503_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="64" from="StgValue_63" to="i" fromId="63" toId="6">
</dataflow>
<dataflow id="66" from="_ssdm_op_Read.ap_auto.i1" to="a_offset_read" fromId="65" toId="7">
</dataflow>
<dataflow id="67" from="a_offset" to="a_offset_read" fromId="59" toId="7">
</dataflow>
<dataflow id="69" from="StgValue_68" to="store_ln88" fromId="68" toId="8">
</dataflow>
<dataflow id="70" from="i" to="store_ln88" fromId="6" toId="8">
</dataflow>
<dataflow id="71" from="i" to="i_207" fromId="6" toId="10">
</dataflow>
<dataflow id="72" from="i_207" to="icmp_ln91" fromId="10" toId="11">
</dataflow>
<dataflow id="74" from="StgValue_73" to="icmp_ln91" fromId="73" toId="11">
</dataflow>
<dataflow id="75" from="i_207" to="add_ln91" fromId="10" toId="12">
</dataflow>
<dataflow id="77" from="StgValue_76" to="add_ln91" fromId="76" toId="12">
</dataflow>
<dataflow id="78" from="i_207" to="trunc_ln92" fromId="10" toId="13">
</dataflow>
<dataflow id="79" from="trunc_ln92" to="zext_ln92_7" fromId="13" toId="14">
</dataflow>
<dataflow id="81" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="tmp" fromId="80" toId="15">
</dataflow>
<dataflow id="82" from="a_offset_read" to="tmp" fromId="7" toId="15">
</dataflow>
<dataflow id="83" from="trunc_ln92" to="tmp" fromId="13" toId="15">
</dataflow>
<dataflow id="84" from="tmp" to="zext_ln92_8" fromId="15" toId="16">
</dataflow>
<dataflow id="85" from="a" to="a_addr" fromId="60" toId="17">
</dataflow>
<dataflow id="87" from="StgValue_86" to="a_addr" fromId="86" toId="17">
</dataflow>
<dataflow id="88" from="zext_ln92_8" to="a_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="89" from="a_addr" to="a_load" fromId="17" toId="18">
</dataflow>
<dataflow id="90" from="p503_1" to="p503_1_addr" fromId="62" toId="19">
</dataflow>
<dataflow id="91" from="StgValue_86" to="p503_1_addr" fromId="86" toId="19">
</dataflow>
<dataflow id="92" from="zext_ln92_7" to="p503_1_addr" fromId="14" toId="19">
</dataflow>
<dataflow id="93" from="p503_1_addr" to="p503_1_load" fromId="19" toId="20">
</dataflow>
<dataflow id="94" from="add_ln91" to="store_ln88" fromId="12" toId="21">
</dataflow>
<dataflow id="95" from="i" to="store_ln88" fromId="6" toId="21">
</dataflow>
<dataflow id="97" from="StgValue_96" to="borrow" fromId="96" toId="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="98" from="br_ln0" to="borrow" fromId="9" toId="22">
</dataflow>
<dataflow id="99" from="borrowReg" to="borrow" fromId="40" toId="22">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="100" from="br_ln91" to="borrow" fromId="44" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="101" from="icmp_ln91" to="br_ln91" fromId="11" toId="23">
</dataflow>
<dataflow id="102" from="a_addr" to="a_load" fromId="17" toId="24">
</dataflow>
<dataflow id="103" from="p503_1_addr" to="p503_1_load" fromId="19" toId="25">
</dataflow>
<dataflow id="104" from="a_load" to="tempReg" fromId="24" toId="26">
</dataflow>
<dataflow id="105" from="p503_1_load" to="tempReg" fromId="25" toId="26">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecPipeline" to="specpipeline_ln88" fromId="106" toId="27">
</dataflow>
<dataflow id="109" from="StgValue_108" to="specpipeline_ln88" fromId="108" toId="27">
</dataflow>
<dataflow id="110" from="StgValue_86" to="specpipeline_ln88" fromId="86" toId="27">
</dataflow>
<dataflow id="111" from="StgValue_86" to="specpipeline_ln88" fromId="86" toId="27">
</dataflow>
<dataflow id="112" from="StgValue_86" to="specpipeline_ln88" fromId="86" toId="27">
</dataflow>
<dataflow id="114" from="empty_44" to="specpipeline_ln88" fromId="113" toId="27">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln88" fromId="115" toId="28">
</dataflow>
<dataflow id="118" from="StgValue_117" to="speclooptripcount_ln88" fromId="117" toId="28">
</dataflow>
<dataflow id="119" from="StgValue_117" to="speclooptripcount_ln88" fromId="117" toId="28">
</dataflow>
<dataflow id="120" from="StgValue_117" to="speclooptripcount_ln88" fromId="117" toId="28">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecLoopName" to="specloopname_ln91" fromId="121" toId="29">
</dataflow>
<dataflow id="124" from="empty_94" to="specloopname_ln91" fromId="123" toId="29">
</dataflow>
<dataflow id="125" from="p503_1_load" to="xor_ln105" fromId="25" toId="30">
</dataflow>
<dataflow id="126" from="a_load" to="xor_ln105" fromId="24" toId="30">
</dataflow>
<dataflow id="127" from="p503_1_load" to="xor_ln105_84" fromId="25" toId="31">
</dataflow>
<dataflow id="128" from="tempReg" to="xor_ln105_84" fromId="26" toId="31">
</dataflow>
<dataflow id="129" from="xor_ln105_84" to="or_ln105" fromId="31" toId="32">
</dataflow>
<dataflow id="130" from="xor_ln105" to="or_ln105" fromId="30" toId="32">
</dataflow>
<dataflow id="131" from="a_load" to="xor_ln105_85" fromId="24" toId="33">
</dataflow>
<dataflow id="132" from="or_ln105" to="xor_ln105_85" fromId="32" toId="33">
</dataflow>
<dataflow id="134" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_193" fromId="133" toId="34">
</dataflow>
<dataflow id="135" from="xor_ln105_85" to="tmp_193" fromId="33" toId="34">
</dataflow>
<dataflow id="137" from="StgValue_136" to="tmp_193" fromId="136" toId="34">
</dataflow>
<dataflow id="139" from="StgValue_138" to="sub_ln95" fromId="138" toId="35">
</dataflow>
<dataflow id="140" from="tempReg" to="sub_ln95" fromId="26" toId="35">
</dataflow>
<dataflow id="141" from="tempReg" to="or_ln95" fromId="26" toId="36">
</dataflow>
<dataflow id="142" from="sub_ln95" to="or_ln95" fromId="35" toId="36">
</dataflow>
<dataflow id="143" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_194" fromId="133" toId="37">
</dataflow>
<dataflow id="144" from="or_ln95" to="tmp_194" fromId="36" toId="37">
</dataflow>
<dataflow id="145" from="StgValue_136" to="tmp_194" fromId="136" toId="37">
</dataflow>
<dataflow id="146" from="tmp_194" to="xor_ln92" fromId="37" toId="38">
</dataflow>
<dataflow id="148" from="StgValue_147" to="xor_ln92" fromId="147" toId="38">
</dataflow>
<dataflow id="149" from="borrow" to="and_ln92" fromId="22" toId="39">
</dataflow>
<dataflow id="150" from="xor_ln92" to="and_ln92" fromId="38" toId="39">
</dataflow>
<dataflow id="151" from="and_ln92" to="borrowReg" fromId="39" toId="40">
</dataflow>
<dataflow id="152" from="tmp_193" to="borrowReg" fromId="34" toId="40">
</dataflow>
<dataflow id="153" from="borrow" to="zext_ln92" fromId="22" toId="41">
</dataflow>
<dataflow id="154" from="tempReg" to="sub_ln92" fromId="26" toId="42">
</dataflow>
<dataflow id="155" from="zext_ln92" to="sub_ln92" fromId="41" toId="42">
</dataflow>
<dataflow id="156" from="sub_ln92" to="store_ln92" fromId="42" toId="43">
</dataflow>
<dataflow id="157" from="a_addr" to="store_ln92" fromId="17" toId="43">
</dataflow>
<dataflow id="159" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln92" fromId="158" toId="45">
</dataflow>
<dataflow id="160" from="borrow_out" to="write_ln92" fromId="61" toId="45">
</dataflow>
<dataflow id="161" from="borrow" to="write_ln92" fromId="22" toId="45">
</dataflow>
<dataflow id="162" from="icmp_ln91" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="163" from="icmp_ln91" to="StgValue_3" fromId="11" toId="3">
</dataflow>
<dataflow id="164" from="icmp_ln91" to="StgValue_4" fromId="11" toId="4">
</dataflow>
</dataflows>


</stg>
