<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<board_part board_name="zc706" board_revision="1.1" board_part="part0" schema_version="1.0" vendor="xilinx.com" version="1.0">

  <part_info part_name="xc7z045ffg900-2" jtag_position="1" silicon_version="1.0" />

  <board_info description="ZYNQ-7 ZC706 Evaluation Board" display_name="ZYNQ-7 ZC706 Evaluation Board" url="www.xilinx.com/zc706"/>

  <interfaces>
    <interface mode="master" name="ddr3_sdram" type="xilinx.com:interface:ddrx_rtl:1.0">
      <preset_file name="mig.prj"/>
    </interface>
    <interface mode="master" name="dip_switches_4bits" type="xilinx.com:interface:gpio_rtl:1.0">
      <port_maps>
        <port_map logical_port="TRI_I" physical_port="dip_switches_4bits_tri_i"/>
      </port_maps>
    </interface>
    <interface mode="master" name="gpio_sws_3bits" type="xilinx.com:interface:gpio_rtl:1.0">
      <port_maps>
        <port_map logical_port="TRI_I" physical_port="gpio_sws_3bits_tri_i"/>
      </port_maps>
    </interface>
    <interface mode="slave" name="jit_att_mgt_clk" type="xilinx.com:interface:diff_clock_rtl:1.0">
      <port_maps>
        <port_map logical_port="CLK_P" physical_port="jit_att_mgt_clkp"/>
        <port_map logical_port="CLK_N" physical_port="jit_att_mgt_clkn"/>
      </port_maps>
      <parameters>
        <parameter name="TYPE" value="ETH_MGT_CLK"/>
        <parameter name="frequency" value="125000000"/>
      </parameters>
    </interface>
    <interface mode="master" name="led_4bits" type="xilinx.com:interface:gpio_rtl:1.0">
      <port_maps>
        <port_map logical_port="TRI_O" physical_port="led_4bits_tri_o"/>
      </port_maps>
    </interface>
    <interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0">
      <preset_file name="ps7.tcl"/>
    </interface>
    <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0">
      <port_maps>
        <port_map logical_port="RESET" physical_port="reset"/>
      </port_maps>
      <parameters>
        <parameter name="RST_POLARITY" value="1"/>
      </parameters>
    </interface>
    <interface mode="master" name="sfp" type="xilinx.com:interface:sfp_rtl:1.0">
      <port_maps>
        <port_map logical_port="TXN" physical_port="sfp_txn"/>
        <port_map logical_port="TXP" physical_port="sfp_txp"/>
        <port_map logical_port="RXN" physical_port="sfp_rxn"/>
        <port_map logical_port="RXP" physical_port="sfp_rxp"/>
      </port_maps>
      <parameters>
        <parameter name="GT_LOC" value="GTXE2_CHANNEL_X0Y10"/>
      </parameters>
    </interface>
    <interface mode="master" name="sfp_sgmii" type="xilinx.com:interface:sgmii_rtl:1.0">
      <port_maps>
        <port_map logical_port="TXN" physical_port="sfp_sgmii_txn"/>
        <port_map logical_port="TXP" physical_port="sfp_sgmii_txp"/>
        <port_map logical_port="RXN" physical_port="sfp_sgmii_rxn"/>
        <port_map logical_port="RXP" physical_port="sfp_sgmii_rxp"/>
      </port_maps>
      <parameters>
        <parameter name="GT_LOC" value="GTXE2_CHANNEL_X0Y10"/>
      </parameters>
    </interface>
    <interface mode="slave" name="sma_mgt_clk" type="xilinx.com:interface:diff_clock_rtl:1.0">
      <port_maps>
        <port_map logical_port="CLK_P" physical_port="sma_mgt_clkp"/>
        <port_map logical_port="CLK_N" physical_port="sma_mgt_clkn"/>
      </port_maps>
      <parameters>
        <parameter name="TYPE" value="ETH_MGT_CLK"/>
        <parameter name="frequency" value="125000000"/>
      </parameters>
    </interface>
    <interface mode="master" name="sma_sfp" type="xilinx.com:interface:sfp_rtl:1.0">
      <port_maps>
        <port_map logical_port="TXN" physical_port="sma_sfp_txn"/>
        <port_map logical_port="TXP" physical_port="sma_sfp_txp"/>
        <port_map logical_port="RXN" physical_port="sma_sfp_rxn"/>
        <port_map logical_port="RXP" physical_port="sma_sfp_rxp"/>
      </port_maps>
      <parameters>
        <parameter name="GT_LOC" value="GTXE2_CHANNEL_X0Y9"/>
      </parameters>
    </interface>
    <interface mode="master" name="sma_sgmii" type="xilinx.com:interface:sgmii_rtl:1.0">
      <port_maps>
        <port_map logical_port="TXN" physical_port="sma_sgmii_txn"/>
        <port_map logical_port="TXP" physical_port="sma_sgmii_txp"/>
        <port_map logical_port="RXN" physical_port="sma_sgmii_rxn"/>
        <port_map logical_port="RXP" physical_port="sma_sgmii_rxp"/>
      </port_maps>
      <parameters>
        <parameter name="GT_LOC" value="GTXE2_CHANNEL_X0Y9"/>
      </parameters>
    </interface>
    <interface mode="slave" name="sys_diff_clock" type="xilinx.com:interface:diff_clock_rtl:1.0">
      <port_maps>
        <port_map logical_port="CLK_P" physical_port="clk_p"/>
        <port_map logical_port="CLK_N" physical_port="clk_n"/>
      </port_maps>
      <parameters>
        <parameter name="frequency" value="200000000"/>
      </parameters>
    </interface>
  </interfaces>

  <ports>
    <port dir="in" name="clk_n">
      <pins>
        <pin iostandard="LVDS" loc="G9"/>
      </pins>
    </port>
    <port dir="in" name="clk_p">
      <pins>
        <pin iostandard="LVDS" loc="H9"/>
      </pins>
    </port>
    <port dir="in" left="3" name="dip_switches_4bits_tri_i" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS25" loc="AB17"/>
        <pin index="1" iostandard="LVCMOS25" loc="AC16"/>
        <pin index="2" iostandard="LVCMOS25" loc="AC17"/>
        <pin index="3" iostandard="LVCMOS25" loc="AJ13"/>
      </pins>
    </port>
    <port dir="in" left="2" name="gpio_sws_3bits_tri_i" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS25" loc="AK25"/>
        <pin index="1" iostandard="LVCMOS15" loc="K15"/>
        <pin index="2" iostandard="LVCMOS25" loc="R27"/>
      </pins>
    </port>
    <port dir="in" name="jit_att_mgt_clkn">
      <pins>
        <pin loc="AC7"/>
      </pins>
    </port>
    <port dir="in" name="jit_att_mgt_clkp">
      <pins>
        <pin loc="AC8"/>
      </pins>
    </port>
    <port dir="out" left="3" name="led_4bits_tri_o" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS25" loc="Y21"/>
        <pin index="1" iostandard="LVCMOS15" loc="G2"/>
        <pin index="2" iostandard="LVCMOS25" loc="W21"/>
        <pin index="3" iostandard="LVCMOS15" loc="A17"/>
      </pins>
    </port>
    <port dir="in" name="reset">
      <pins>
        <pin iostandard="LVCMOS15" loc="A8"/>
      </pins>
    </port>
    <port dir="in" name="sfp_rxn">
      <pins>
        <pin loc="Y5"/>
      </pins>
    </port>
    <port dir="in" name="sfp_rxp">
      <pins>
        <pin loc="Y6"/>
      </pins>
    </port>
    <port dir="in" name="sfp_sgmii_rxn">
      <pins>
        <pin loc="Y5"/>
      </pins>
    </port>
    <port dir="in" name="sfp_sgmii_rxp">
      <pins>
        <pin loc="Y6"/>
      </pins>
    </port>
    <port dir="out" name="sfp_sgmii_txn">
      <pins>
        <pin loc="W3"/>
      </pins>
    </port>
    <port dir="out" name="sfp_sgmii_txp">
      <pins>
        <pin loc="W4"/>
      </pins>
    </port>
    <port dir="out" name="sfp_txn">
      <pins>
        <pin loc="W3"/>
      </pins>
    </port>
    <port dir="out" name="sfp_txp">
      <pins>
        <pin loc="W4"/>
      </pins>
    </port>
    <port dir="in" name="sma_mgt_clkn">
      <pins>
        <pin loc="W7"/>
      </pins>
    </port>
    <port dir="in" name="sma_mgt_clkp">
      <pins>
        <pin loc="W8"/>
      </pins>
    </port>
    <port dir="in" name="sma_sfp_rxn">
      <pins>
        <pin loc="AB5"/>
      </pins>
    </port>
    <port dir="in" name="sma_sfp_rxp">
      <pins>
        <pin loc="AB6"/>
      </pins>
    </port>
    <port dir="out" name="sma_sfp_txn">
      <pins>
        <pin loc="Y1"/>
      </pins>
    </port>
    <port dir="out" name="sma_sfp_txp">
      <pins>
        <pin loc="Y2"/>
      </pins>
    </port>
    <port dir="in" name="sma_sgmii_rxn">
      <pins>
        <pin loc="AB5"/>
      </pins>
    </port>
    <port dir="in" name="sma_sgmii_rxp">
      <pins>
        <pin loc="AB6"/>
      </pins>
    </port>
    <port dir="out" name="sma_sgmii_txn">
      <pins>
        <pin loc="Y1"/>
      </pins>
    </port>
    <port dir="out" name="sma_sgmii_txp">
      <pins>
        <pin loc="Y2"/>
      </pins>
    </port>
  </ports>

</board_part>
