// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module AXI4ToTL(
  input         clock,
                reset,
  output        auto_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_aw_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_aw_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_aw_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_ar_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_ar_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_ar_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_bits_user_amba_prot_bufferable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_user_amba_prot_modifiable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_user_amba_prot_readalloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_user_amba_prot_writealloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_user_amba_prot_privileged,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_user_amba_prot_secure,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_user_amba_prot_fetch,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        auto_in_aw_valid_0 = auto_in_aw_valid;
  wire        auto_in_aw_bits_id_0 = auto_in_aw_bits_id;
  wire [31:0] auto_in_aw_bits_addr_0 = auto_in_aw_bits_addr;
  wire [7:0]  auto_in_aw_bits_len_0 = auto_in_aw_bits_len;
  wire [2:0]  auto_in_aw_bits_size_0 = auto_in_aw_bits_size;
  wire [1:0]  auto_in_aw_bits_burst_0 = auto_in_aw_bits_burst;
  wire        auto_in_aw_bits_lock_0 = auto_in_aw_bits_lock;
  wire [3:0]  auto_in_aw_bits_cache_0 = auto_in_aw_bits_cache;
  wire [2:0]  auto_in_aw_bits_prot_0 = auto_in_aw_bits_prot;
  wire [3:0]  auto_in_aw_bits_qos_0 = auto_in_aw_bits_qos;
  wire        auto_in_w_valid_0 = auto_in_w_valid;
  wire [63:0] auto_in_w_bits_data_0 = auto_in_w_bits_data;
  wire [7:0]  auto_in_w_bits_strb_0 = auto_in_w_bits_strb;
  wire        auto_in_w_bits_last_0 = auto_in_w_bits_last;
  wire        auto_in_b_ready_0 = auto_in_b_ready;
  wire        auto_in_ar_valid_0 = auto_in_ar_valid;
  wire        auto_in_ar_bits_id_0 = auto_in_ar_bits_id;
  wire [31:0] auto_in_ar_bits_addr_0 = auto_in_ar_bits_addr;
  wire [7:0]  auto_in_ar_bits_len_0 = auto_in_ar_bits_len;
  wire [2:0]  auto_in_ar_bits_size_0 = auto_in_ar_bits_size;
  wire [1:0]  auto_in_ar_bits_burst_0 = auto_in_ar_bits_burst;
  wire        auto_in_ar_bits_lock_0 = auto_in_ar_bits_lock;
  wire [3:0]  auto_in_ar_bits_cache_0 = auto_in_ar_bits_cache;
  wire [2:0]  auto_in_ar_bits_prot_0 = auto_in_ar_bits_prot;
  wire [3:0]  auto_in_ar_bits_qos_0 = auto_in_ar_bits_qos;
  wire        auto_in_r_ready_0 = auto_in_r_ready;
  wire        auto_out_a_ready_0 = auto_out_a_ready;
  wire        auto_out_d_valid_0 = auto_out_d_valid;
  wire [2:0]  auto_out_d_bits_opcode_0 = auto_out_d_bits_opcode;
  wire [1:0]  auto_out_d_bits_param_0 = auto_out_d_bits_param;
  wire [3:0]  auto_out_d_bits_size_0 = auto_out_d_bits_size;
  wire [3:0]  auto_out_d_bits_source_0 = auto_out_d_bits_source;
  wire [2:0]  auto_out_d_bits_sink_0 = auto_out_d_bits_sink;
  wire        auto_out_d_bits_denied_0 = auto_out_d_bits_denied;
  wire [63:0] auto_out_d_bits_data_0 = auto_out_d_bits_data;
  wire        auto_out_d_bits_corrupt_0 = auto_out_d_bits_corrupt;
  wire        auto_out_a_bits_corrupt = 1'h0;
  wire        nodeOut_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        r_out_bits_corrupt = 1'h0;	// src/main/scala/amba/axi4/ToTL.scala:96:30
  wire        r_out_bits_a_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Edges.scala:454:17
  wire        r_out_bits_a_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Edges.scala:454:17
  wire        r_out_bits_a_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Edges.scala:454:17
  wire        r_out_bits_a_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Edges.scala:454:17
  wire        r_out_bits_a_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Edges.scala:454:17
  wire        r_out_bits_a_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Edges.scala:454:17
  wire        r_out_bits_a_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Edges.scala:454:17
  wire        r_out_bits_a_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:454:17
  wire        w_out_bits_corrupt = 1'h0;	// src/main/scala/amba/axi4/ToTL.scala:132:30
  wire        w_out_bits_a_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Edges.scala:492:17
  wire        w_out_bits_a_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Edges.scala:492:17
  wire        w_out_bits_a_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Edges.scala:492:17
  wire        w_out_bits_a_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Edges.scala:492:17
  wire        w_out_bits_a_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Edges.scala:492:17
  wire        w_out_bits_a_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Edges.scala:492:17
  wire        w_out_bits_a_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Edges.scala:492:17
  wire        w_out_bits_a_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:492:17
  wire        maskedBeats_0 = 1'h0;	// src/main/scala/tilelink/Arbiter.scala:82:69
  wire [2:0]  auto_out_a_bits_param = 3'h0;
  wire [2:0]  nodeOut_a_bits_param = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  r_out_bits_param = 3'h0;	// src/main/scala/amba/axi4/ToTL.scala:96:30
  wire [2:0]  r_out_bits_a_param = 3'h0;	// src/main/scala/tilelink/Edges.scala:454:17
  wire [2:0]  w_out_bits_param = 3'h0;	// src/main/scala/amba/axi4/ToTL.scala:132:30
  wire [2:0]  w_out_bits_a_param = 3'h0;	// src/main/scala/tilelink/Edges.scala:492:17
  wire [63:0] r_out_bits_data = 64'h0;	// src/main/scala/amba/axi4/ToTL.scala:96:30
  wire [63:0] r_out_bits_a_data = 64'h0;	// src/main/scala/tilelink/Edges.scala:454:17
  wire [2:0]  w_out_bits_opcode = 3'h1;	// src/main/scala/amba/axi4/ToTL.scala:132:30
  wire [2:0]  w_out_bits_a_opcode = 3'h1;	// src/main/scala/tilelink/Edges.scala:492:17
  wire [2:0]  r_out_bits_opcode = 3'h4;	// src/main/scala/amba/axi4/ToTL.scala:96:30
  wire [2:0]  r_out_bits_a_opcode = 3'h4;	// src/main/scala/tilelink/Edges.scala:454:17
  wire        nodeIn_aw_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_aw_valid = auto_in_aw_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_aw_bits_id = auto_in_aw_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_aw_bits_addr = auto_in_aw_bits_addr_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_aw_bits_len = auto_in_aw_bits_len_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_aw_bits_size = auto_in_aw_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_aw_bits_burst = auto_in_aw_bits_burst_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_aw_bits_lock = auto_in_aw_bits_lock_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_aw_bits_cache = auto_in_aw_bits_cache_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_aw_bits_prot = auto_in_aw_bits_prot_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_aw_bits_qos = auto_in_aw_bits_qos_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_w_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_w_valid = auto_in_w_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_w_bits_data = auto_in_w_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_w_bits_strb = auto_in_w_bits_strb_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_w_bits_last = auto_in_w_bits_last_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_b_ready = auto_in_b_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_b_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_b_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_ar_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_ar_valid = auto_in_ar_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_ar_bits_id = auto_in_ar_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_ar_bits_addr = auto_in_ar_bits_addr_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_ar_bits_len = auto_in_ar_bits_len_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_ar_bits_size = auto_in_ar_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_ar_bits_burst = auto_in_ar_bits_burst_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_ar_bits_lock = auto_in_ar_bits_lock_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_ar_bits_cache = auto_in_ar_bits_cache_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_ar_bits_prot = auto_in_ar_bits_prot_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeIn_ar_bits_qos = auto_in_ar_bits_qos_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_r_ready = auto_in_r_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_r_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_r_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_r_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_r_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_r_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeOut_a_ready = auto_out_a_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_valid = auto_out_d_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_d_bits_opcode = auto_out_d_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  nodeOut_d_bits_param = auto_out_d_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_d_bits_size = auto_out_d_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  nodeOut_d_bits_source = auto_out_d_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_d_bits_sink = auto_out_d_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_bits_denied = auto_out_d_bits_denied_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] nodeOut_d_bits_data = auto_out_d_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_bits_corrupt = auto_out_d_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_in_aw_ready_0 = nodeIn_aw_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        w_sel_shiftAmount = nodeIn_aw_bits_id;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_w_ready_0 = nodeIn_w_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] w_out_bits_a_data = nodeIn_w_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:492:17
  wire [7:0]  w_out_bits_a_mask = nodeIn_w_bits_strb;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:492:17
  wire        auto_in_b_valid_0 = nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        q_b_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        auto_in_b_bits_id_0 = nodeIn_b_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  q_b_bits_resp;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        b_sel_shiftAmount = nodeIn_b_bits_id;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_b_bits_resp_0 = nodeIn_b_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        r_out_ready;	// src/main/scala/amba/axi4/ToTL.scala:96:30
  wire        auto_in_ar_ready_0 = nodeIn_ar_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        r_out_valid = nodeIn_ar_valid;	// src/main/scala/amba/axi4/ToTL.scala:96:30, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        r_sel_shiftAmount = nodeIn_ar_bits_id;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_r_irr_ready = nodeIn_r_ready;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_r_irr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        auto_in_r_valid_0 = nodeIn_r_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_r_irr_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        auto_in_r_bits_id_0 = nodeIn_r_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_r_irr_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [63:0] auto_in_r_bits_data_0 = nodeIn_r_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_r_irr_bits_resp;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [1:0]  auto_in_r_bits_resp_0 = nodeIn_r_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_r_irr_bits_last;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire        auto_in_r_bits_last_0 = nodeIn_r_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_out_a_valid_0 = nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_a_bits_opcode_0 = nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  auto_out_a_bits_size_0 = nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  auto_out_a_bits_source_0 = nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] auto_out_a_bits_address_0 = nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_a_bits_user_amba_prot_bufferable_0 =
    nodeOut_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_a_bits_user_amba_prot_modifiable_0 =
    nodeOut_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_a_bits_user_amba_prot_readalloc_0 =
    nodeOut_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_a_bits_user_amba_prot_writealloc_0 =
    nodeOut_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_a_bits_user_amba_prot_privileged_0 =
    nodeOut_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_a_bits_user_amba_prot_secure_0 =
    nodeOut_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_a_bits_user_amba_prot_fetch_0 =
    nodeOut_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  auto_out_a_bits_mask_0 = nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] auto_out_a_bits_data_0 = nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_d_ready_0 = nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] ok_r_bits_data = nodeOut_d_bits_data;	// src/main/scala/amba/axi4/ToTL.scala:174:30, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeIn_ar_ready = r_out_ready;	// src/main/scala/amba/axi4/ToTL.scala:96:30, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  r_out_bits_a_size;	// src/main/scala/tilelink/Edges.scala:454:17
  wire [3:0]  r_out_bits_a_source;	// src/main/scala/tilelink/Edges.scala:454:17
  wire [31:0] r_out_bits_a_address;	// src/main/scala/tilelink/Edges.scala:454:17
  wire [7:0]  r_out_bits_a_mask;	// src/main/scala/tilelink/Edges.scala:454:17
  wire [22:0] _r_size1_T_1 = {7'h0, nodeIn_ar_bits_len, 8'hFF} << nodeIn_ar_bits_size;	// src/main/scala/amba/axi4/Bundles.scala:33:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [14:0] r_size1 = _r_size1_T_1[22:8];	// src/main/scala/amba/axi4/Bundles.scala:33:{21,30}
  wire [14:0] _GEN = ~r_size1;	// src/main/scala/amba/axi4/Bundles.scala:33:30, src/main/scala/util/package.scala:233:49
  wire [7:0]  r_size_hi = r_size1[14:7] & {1'h1, _GEN[14:8]};	// src/main/scala/amba/axi4/Bundles.scala:33:30, src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/util/package.scala:233:{47,49}
  wire [7:0]  r_size_lo = {r_size1[6:0], 1'h1} & _GEN[7:0];	// src/main/scala/amba/axi4/Bundles.scala:33:30, src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/util/package.scala:233:{47,49}
  wire [7:0]  _r_size_T_6 = r_size_hi | r_size_lo;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [3:0]  r_size_hi_1 = _r_size_T_6[7:4];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [3:0]  r_size_lo_1 = _r_size_T_6[3:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [3:0]  _r_size_T_8 = r_size_hi_1 | r_size_lo_1;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [1:0]  r_size_hi_2 = _r_size_T_8[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [1:0]  r_size_lo_2 = _r_size_T_8[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [3:0]  r_size =
    {|r_size_hi, |r_size_hi_1, |r_size_hi_2, r_size_hi_2[1] | r_size_lo_2[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}
  assign r_out_bits_a_size = r_size;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/tilelink/Edges.scala:454:17
  wire        _r_out_bits_legal_T_3 = r_size < 4'hD;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/diplomacy/Parameters.scala:92:38
  wire        _r_out_bits_legal_T_13 = r_size < 4'h7;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/diplomacy/Parameters.scala:92:38
  wire        r_ok =
    _r_out_bits_legal_T_3
    & {nodeIn_ar_bits_addr[31:14], ~(nodeIn_ar_bits_addr[13:12])} == 20'h0
    | _r_out_bits_legal_T_13
    & (nodeIn_ar_bits_addr[31:12] == 20'h0
       | {nodeIn_ar_bits_addr[31:17], ~(nodeIn_ar_bits_addr[16])} == 16'h0
       | {nodeIn_ar_bits_addr[31:26], nodeIn_ar_bits_addr[25:16] ^ 10'h200} == 16'h0
       | {nodeIn_ar_bits_addr[31:26], nodeIn_ar_bits_addr[25:12] ^ 14'h2010} == 20'h0
       | {nodeIn_ar_bits_addr[31:28], ~(nodeIn_ar_bits_addr[27:26])} == 6'h0
       | {nodeIn_ar_bits_addr[31:29], ~(nodeIn_ar_bits_addr[28])} == 4'h0
       | {nodeIn_ar_bits_addr[31:30], ~(nodeIn_ar_bits_addr[29])} == 3'h0
       | {nodeIn_ar_bits_addr[31], ~(nodeIn_ar_bits_addr[30])} == 2'h0
       | nodeIn_ar_bits_addr[31]);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:92:38, :137:{31,41,46,59}, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  wire [31:0] r_addr = r_ok ? nodeIn_ar_bits_addr : {29'h600, nodeIn_ar_bits_addr[2:0]};	// src/main/scala/amba/axi4/ToTL.scala:100:{23,72}, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Parameters.scala:673:26
  assign r_out_bits_a_address = r_addr;	// src/main/scala/amba/axi4/ToTL.scala:100:23, src/main/scala/tilelink/Edges.scala:454:17
  reg  [2:0]  r_count_0;	// src/main/scala/amba/axi4/ToTL.scala:101:28
  reg  [2:0]  r_count_1;	// src/main/scala/amba/axi4/ToTL.scala:101:28
  wire [2:0]  r_id_hi =
    {nodeIn_ar_bits_id, nodeIn_ar_bits_id ? r_count_1[1:0] : r_count_0[1:0]};	// src/main/scala/amba/axi4/ToTL.scala:101:28, :105:{12,50}, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  r_id = {r_id_hi, 1'h0};	// src/main/scala/amba/axi4/ToTL.scala:105:12
  assign r_out_bits_a_source = r_id;	// src/main/scala/amba/axi4/ToTL.scala:105:12, src/main/scala/tilelink/Edges.scala:454:17
  wire [9:0]  _GEN_0 = r_addr[25:16] ^ 10'h201;	// src/main/scala/amba/axi4/ToTL.scala:100:23, src/main/scala/diplomacy/Parameters.scala:137:31
  wire        r_out_bits_legal =
    _r_out_bits_legal_T_3 & {r_addr[31:27], r_addr[25], r_addr[16], ~(r_addr[13])} == 8'h0
    | _r_out_bits_legal_T_13
    & ({r_addr[31:27], r_addr[25], r_addr[16], r_addr[13]} == 8'h0
       | {r_addr[31:27], r_addr[25], ~(r_addr[16])} == 7'h0
       | {r_addr[31:27], ~(r_addr[25]), r_addr[16]} == 7'h0
       | {r_addr[31:27], _GEN_0[9], _GEN_0[0], r_addr[13]} == 8'h0
       | {r_addr[31:28], ~(r_addr[27])} == 5'h0 | {r_addr[31:29], ~(r_addr[28])} == 4'h0
       | {r_addr[31:30], ~(r_addr[29])} == 3'h0 | {r_addr[31], ~(r_addr[30])} == 2'h0
       | r_addr[31]);	// src/main/scala/amba/axi4/ToTL.scala:100:23, src/main/scala/diplomacy/Parameters.scala:92:38, :137:{31,41,46,59}, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  wire [3:0]  r_out_bits_size = r_out_bits_a_size;	// src/main/scala/amba/axi4/ToTL.scala:96:30, src/main/scala/tilelink/Edges.scala:454:17
  wire [3:0]  r_out_bits_source = r_out_bits_a_source;	// src/main/scala/amba/axi4/ToTL.scala:96:30, src/main/scala/tilelink/Edges.scala:454:17
  wire [31:0] r_out_bits_address = r_out_bits_a_address;	// src/main/scala/amba/axi4/ToTL.scala:96:30, src/main/scala/tilelink/Edges.scala:454:17
  wire [7:0]  r_out_bits_mask = r_out_bits_a_mask;	// src/main/scala/amba/axi4/ToTL.scala:96:30, src/main/scala/tilelink/Edges.scala:454:17
  wire [1:0]  r_out_bits_a_mask_sizeOH_shiftAmount = r_size[1:0];	// src/main/scala/chisel3/util/OneHot.scala:32:10, :64:49
  wire [3:0]  _r_out_bits_a_mask_sizeOH_T_1 =
    4'h1 << r_out_bits_a_mask_sizeOH_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [2:0]  r_out_bits_a_mask_sizeOH = {_r_out_bits_a_mask_sizeOH_T_1[2:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/util/Misc.scala:202:81
  wire        _r_out_bits_a_mask_T = r_size > 4'h2;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/util/Misc.scala:206:21
  wire        r_out_bits_a_mask_size = r_out_bits_a_mask_sizeOH[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire        r_out_bits_a_mask_bit = r_addr[2];	// src/main/scala/amba/axi4/ToTL.scala:100:23, src/main/scala/util/Misc.scala:210:26
  wire        r_out_bits_a_mask_eq_1 = r_out_bits_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        r_out_bits_a_mask_nbit = ~r_out_bits_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        r_out_bits_a_mask_eq = r_out_bits_a_mask_nbit;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        r_out_bits_a_mask_acc =
    _r_out_bits_a_mask_T | r_out_bits_a_mask_size & r_out_bits_a_mask_eq;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire        r_out_bits_a_mask_acc_1 =
    _r_out_bits_a_mask_T | r_out_bits_a_mask_size & r_out_bits_a_mask_eq_1;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire        r_out_bits_a_mask_size_1 = r_out_bits_a_mask_sizeOH[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire        r_out_bits_a_mask_bit_1 = r_addr[1];	// src/main/scala/amba/axi4/ToTL.scala:100:23, src/main/scala/util/Misc.scala:210:26
  wire        r_out_bits_a_mask_nbit_1 = ~r_out_bits_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        r_out_bits_a_mask_eq_2 = r_out_bits_a_mask_eq & r_out_bits_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        r_out_bits_a_mask_acc_2 =
    r_out_bits_a_mask_acc | r_out_bits_a_mask_size_1 & r_out_bits_a_mask_eq_2;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        r_out_bits_a_mask_eq_3 = r_out_bits_a_mask_eq & r_out_bits_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        r_out_bits_a_mask_acc_3 =
    r_out_bits_a_mask_acc | r_out_bits_a_mask_size_1 & r_out_bits_a_mask_eq_3;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        r_out_bits_a_mask_eq_4 = r_out_bits_a_mask_eq_1 & r_out_bits_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        r_out_bits_a_mask_acc_4 =
    r_out_bits_a_mask_acc_1 | r_out_bits_a_mask_size_1 & r_out_bits_a_mask_eq_4;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        r_out_bits_a_mask_eq_5 = r_out_bits_a_mask_eq_1 & r_out_bits_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        r_out_bits_a_mask_acc_5 =
    r_out_bits_a_mask_acc_1 | r_out_bits_a_mask_size_1 & r_out_bits_a_mask_eq_5;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        r_out_bits_a_mask_size_2 = r_out_bits_a_mask_sizeOH[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire        r_out_bits_a_mask_bit_2 = r_addr[0];	// src/main/scala/amba/axi4/ToTL.scala:100:23, src/main/scala/util/Misc.scala:210:26
  wire        r_out_bits_a_mask_nbit_2 = ~r_out_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        r_out_bits_a_mask_eq_6 = r_out_bits_a_mask_eq_2 & r_out_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        r_out_bits_a_mask_acc_6 =
    r_out_bits_a_mask_acc_2 | r_out_bits_a_mask_size_2 & r_out_bits_a_mask_eq_6;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        r_out_bits_a_mask_eq_7 = r_out_bits_a_mask_eq_2 & r_out_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        r_out_bits_a_mask_acc_7 =
    r_out_bits_a_mask_acc_2 | r_out_bits_a_mask_size_2 & r_out_bits_a_mask_eq_7;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        r_out_bits_a_mask_eq_8 = r_out_bits_a_mask_eq_3 & r_out_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        r_out_bits_a_mask_acc_8 =
    r_out_bits_a_mask_acc_3 | r_out_bits_a_mask_size_2 & r_out_bits_a_mask_eq_8;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        r_out_bits_a_mask_eq_9 = r_out_bits_a_mask_eq_3 & r_out_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        r_out_bits_a_mask_acc_9 =
    r_out_bits_a_mask_acc_3 | r_out_bits_a_mask_size_2 & r_out_bits_a_mask_eq_9;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        r_out_bits_a_mask_eq_10 = r_out_bits_a_mask_eq_4 & r_out_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        r_out_bits_a_mask_acc_10 =
    r_out_bits_a_mask_acc_4 | r_out_bits_a_mask_size_2 & r_out_bits_a_mask_eq_10;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        r_out_bits_a_mask_eq_11 = r_out_bits_a_mask_eq_4 & r_out_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        r_out_bits_a_mask_acc_11 =
    r_out_bits_a_mask_acc_4 | r_out_bits_a_mask_size_2 & r_out_bits_a_mask_eq_11;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        r_out_bits_a_mask_eq_12 = r_out_bits_a_mask_eq_5 & r_out_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        r_out_bits_a_mask_acc_12 =
    r_out_bits_a_mask_acc_5 | r_out_bits_a_mask_size_2 & r_out_bits_a_mask_eq_12;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        r_out_bits_a_mask_eq_13 = r_out_bits_a_mask_eq_5 & r_out_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        r_out_bits_a_mask_acc_13 =
    r_out_bits_a_mask_acc_5 | r_out_bits_a_mask_size_2 & r_out_bits_a_mask_eq_13;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]  r_out_bits_a_mask_lo_lo =
    {r_out_bits_a_mask_acc_7, r_out_bits_a_mask_acc_6};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]  r_out_bits_a_mask_lo_hi =
    {r_out_bits_a_mask_acc_9, r_out_bits_a_mask_acc_8};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]  r_out_bits_a_mask_lo = {r_out_bits_a_mask_lo_hi, r_out_bits_a_mask_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]  r_out_bits_a_mask_hi_lo =
    {r_out_bits_a_mask_acc_11, r_out_bits_a_mask_acc_10};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]  r_out_bits_a_mask_hi_hi =
    {r_out_bits_a_mask_acc_13, r_out_bits_a_mask_acc_12};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]  r_out_bits_a_mask_hi = {r_out_bits_a_mask_hi_hi, r_out_bits_a_mask_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  assign r_out_bits_a_mask = {r_out_bits_a_mask_hi, r_out_bits_a_mask_lo};	// src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:222:10
  wire        r_out_bits_user_amba_prot_privileged = nodeIn_ar_bits_prot[0];	// src/main/scala/amba/axi4/ToTL.scala:96:30, :118:45, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        r_out_bits_user_amba_prot_secure = ~(nodeIn_ar_bits_prot[1]);	// src/main/scala/amba/axi4/ToTL.scala:96:30, :119:{29,45}, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        r_out_bits_user_amba_prot_fetch = nodeIn_ar_bits_prot[2];	// src/main/scala/amba/axi4/ToTL.scala:96:30, :120:45, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        r_out_bits_user_amba_prot_bufferable = nodeIn_ar_bits_cache[0];	// src/main/scala/amba/axi4/ToTL.scala:96:30, :121:46, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        r_out_bits_user_amba_prot_modifiable = nodeIn_ar_bits_cache[1];	// src/main/scala/amba/axi4/ToTL.scala:96:30, :122:46, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        r_out_bits_user_amba_prot_readalloc = nodeIn_ar_bits_cache[2];	// src/main/scala/amba/axi4/ToTL.scala:96:30, :123:46, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        r_out_bits_user_amba_prot_writealloc = nodeIn_ar_bits_cache[3];	// src/main/scala/amba/axi4/ToTL.scala:96:30, :124:46, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  r_sel = 2'h1 << r_sel_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:{12,27}
  wire [3:0]  w_out_bits_a_size;	// src/main/scala/tilelink/Edges.scala:492:17
  wire [3:0]  w_out_bits_a_source;	// src/main/scala/tilelink/Edges.scala:492:17
  wire [31:0] w_out_bits_a_address;	// src/main/scala/tilelink/Edges.scala:492:17
  wire [22:0] _w_size1_T_1 = {7'h0, nodeIn_aw_bits_len, 8'hFF} << nodeIn_aw_bits_size;	// src/main/scala/amba/axi4/Bundles.scala:33:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [14:0] w_size1 = _w_size1_T_1[22:8];	// src/main/scala/amba/axi4/Bundles.scala:33:{21,30}
  wire [14:0] _GEN_1 = ~w_size1;	// src/main/scala/amba/axi4/Bundles.scala:33:30, src/main/scala/util/package.scala:233:49
  wire [7:0]  w_size_hi = w_size1[14:7] & {1'h1, _GEN_1[14:8]};	// src/main/scala/amba/axi4/Bundles.scala:33:30, src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/util/package.scala:233:{47,49}
  wire [7:0]  w_size_lo = {w_size1[6:0], 1'h1} & _GEN_1[7:0];	// src/main/scala/amba/axi4/Bundles.scala:33:30, src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/util/package.scala:233:{47,49}
  wire [7:0]  _w_size_T_6 = w_size_hi | w_size_lo;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [3:0]  w_size_hi_1 = _w_size_T_6[7:4];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [3:0]  w_size_lo_1 = _w_size_T_6[3:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [3:0]  _w_size_T_8 = w_size_hi_1 | w_size_lo_1;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [1:0]  w_size_hi_2 = _w_size_T_8[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [1:0]  w_size_lo_2 = _w_size_T_8[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [3:0]  w_size =
    {|w_size_hi, |w_size_hi_1, |w_size_hi_2, w_size_hi_2[1] | w_size_lo_2[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}
  assign w_out_bits_a_size = w_size;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/tilelink/Edges.scala:492:17
  wire        _w_out_bits_legal_T_3 = w_size < 4'hD;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/diplomacy/Parameters.scala:92:38
  wire        _w_out_bits_legal_T_13 = w_size < 4'h7;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/diplomacy/Parameters.scala:92:38
  wire        _w_out_bits_legal_T_54 = w_size < 4'h9;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/diplomacy/Parameters.scala:92:38
  wire        w_ok =
    _w_out_bits_legal_T_3
    & {nodeIn_aw_bits_addr[31:14], ~(nodeIn_aw_bits_addr[13:12])} == 20'h0
    | _w_out_bits_legal_T_13
    & (nodeIn_aw_bits_addr[31:12] == 20'h0
       | {nodeIn_aw_bits_addr[31:26], nodeIn_aw_bits_addr[25:16] ^ 10'h200} == 16'h0
       | {nodeIn_aw_bits_addr[31:26], nodeIn_aw_bits_addr[25:12] ^ 14'h2010} == 20'h0
       | {nodeIn_aw_bits_addr[31:28], ~(nodeIn_aw_bits_addr[27:26])} == 6'h0
       | nodeIn_aw_bits_addr[31]) | _w_out_bits_legal_T_54
    & ({nodeIn_aw_bits_addr[31:29], ~(nodeIn_aw_bits_addr[28])} == 4'h0
       | {nodeIn_aw_bits_addr[31:30], ~(nodeIn_aw_bits_addr[29])} == 3'h0
       | {nodeIn_aw_bits_addr[31], ~(nodeIn_aw_bits_addr[30])} == 2'h0);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:92:38, :137:{31,41,46,59}, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  wire [31:0] w_addr = w_ok ? nodeIn_aw_bits_addr : {29'h600, nodeIn_aw_bits_addr[2:0]};	// src/main/scala/amba/axi4/ToTL.scala:136:{23,72}, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Parameters.scala:673:26
  assign w_out_bits_a_address = w_addr;	// src/main/scala/amba/axi4/ToTL.scala:136:23, src/main/scala/tilelink/Edges.scala:492:17
  reg  [2:0]  w_count_0;	// src/main/scala/amba/axi4/ToTL.scala:137:28
  reg  [2:0]  w_count_1;	// src/main/scala/amba/axi4/ToTL.scala:137:28
  wire [2:0]  w_id_hi =
    {nodeIn_aw_bits_id, nodeIn_aw_bits_id ? w_count_1[1:0] : w_count_0[1:0]};	// src/main/scala/amba/axi4/ToTL.scala:137:28, :141:{12,50}, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  w_id = {w_id_hi, 1'h1};	// src/main/scala/amba/axi4/ToTL.scala:141:12
  wire        w_out_ready;	// src/main/scala/amba/axi4/ToTL.scala:132:30
  assign w_out_bits_a_source = w_id;	// src/main/scala/amba/axi4/ToTL.scala:141:12, src/main/scala/tilelink/Edges.scala:492:17
  assign nodeIn_aw_ready = w_out_ready & nodeIn_w_valid & nodeIn_w_bits_last;	// src/main/scala/amba/axi4/ToTL.scala:132:30, :146:{34,48}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeIn_w_ready = w_out_ready & nodeIn_aw_valid;	// src/main/scala/amba/axi4/ToTL.scala:132:30, :147:34, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        w_out_valid = nodeIn_aw_valid & nodeIn_w_valid;	// src/main/scala/amba/axi4/ToTL.scala:132:30, :148:34, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [9:0]  _GEN_2 = w_addr[25:16] ^ 10'h201;	// src/main/scala/amba/axi4/ToTL.scala:136:23, src/main/scala/diplomacy/Parameters.scala:137:31
  wire        w_out_bits_legal =
    _w_out_bits_legal_T_3 & {w_addr[31:27], w_addr[25], w_addr[16], ~(w_addr[13])} == 8'h0
    | _w_out_bits_legal_T_13
    & ({w_addr[31:27], w_addr[25], w_addr[16], w_addr[13]} == 8'h0
       | {w_addr[31:27], ~(w_addr[25]), w_addr[16]} == 7'h0
       | {w_addr[31:27], _GEN_2[9], _GEN_2[0], w_addr[13]} == 8'h0
       | {w_addr[31:28], ~(w_addr[27])} == 5'h0 | w_addr[31]) | _w_out_bits_legal_T_54
    & ({w_addr[31:29], ~(w_addr[28])} == 4'h0 | {w_addr[31:30], ~(w_addr[29])} == 3'h0
       | {w_addr[31], ~(w_addr[30])} == 2'h0);	// src/main/scala/amba/axi4/ToTL.scala:136:23, src/main/scala/diplomacy/Parameters.scala:92:38, :137:{31,41,46,59}, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  wire [3:0]  w_out_bits_size = w_out_bits_a_size;	// src/main/scala/amba/axi4/ToTL.scala:132:30, src/main/scala/tilelink/Edges.scala:492:17
  wire [3:0]  w_out_bits_source = w_out_bits_a_source;	// src/main/scala/amba/axi4/ToTL.scala:132:30, src/main/scala/tilelink/Edges.scala:492:17
  wire [31:0] w_out_bits_address = w_out_bits_a_address;	// src/main/scala/amba/axi4/ToTL.scala:132:30, src/main/scala/tilelink/Edges.scala:492:17
  wire [7:0]  w_out_bits_mask = w_out_bits_a_mask;	// src/main/scala/amba/axi4/ToTL.scala:132:30, src/main/scala/tilelink/Edges.scala:492:17
  wire [63:0] w_out_bits_data = w_out_bits_a_data;	// src/main/scala/amba/axi4/ToTL.scala:132:30, src/main/scala/tilelink/Edges.scala:492:17
  wire        w_out_bits_user_amba_prot_privileged = nodeIn_aw_bits_prot[0];	// src/main/scala/amba/axi4/ToTL.scala:132:30, :157:45, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        w_out_bits_user_amba_prot_secure = ~(nodeIn_aw_bits_prot[1]);	// src/main/scala/amba/axi4/ToTL.scala:132:30, :158:{29,45}, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        w_out_bits_user_amba_prot_fetch = nodeIn_aw_bits_prot[2];	// src/main/scala/amba/axi4/ToTL.scala:132:30, :159:45, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        w_out_bits_user_amba_prot_bufferable = nodeIn_aw_bits_cache[0];	// src/main/scala/amba/axi4/ToTL.scala:132:30, :160:46, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        w_out_bits_user_amba_prot_modifiable = nodeIn_aw_bits_cache[1];	// src/main/scala/amba/axi4/ToTL.scala:132:30, :161:46, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        w_out_bits_user_amba_prot_readalloc = nodeIn_aw_bits_cache[2];	// src/main/scala/amba/axi4/ToTL.scala:132:30, :162:46, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        w_out_bits_user_amba_prot_writealloc = nodeIn_aw_bits_cache[3];	// src/main/scala/amba/axi4/ToTL.scala:132:30, :163:46, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  w_sel = 2'h1 << w_sel_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:{12,27}
  reg  [7:0]  beatsLeft;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle = beatsLeft == 8'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch = idle & nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:61:28, :62:24
  wire [1:0]  readys_valid = {w_out_valid, r_out_valid};	// src/main/scala/amba/axi4/ToTL.scala:96:30, :132:30, src/main/scala/tilelink/Arbiter.scala:21:23, :68:51
  reg  [1:0]  readys_mask;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [3:0]  readys_filter = {readys_valid & ~readys_mask, readys_valid};	// src/main/scala/tilelink/Arbiter.scala:21:23, :23:23, :24:{21,28,30}
  wire [3:0]  readys_unready =
    {readys_mask[1],
     readys_filter[3] | readys_mask[0],
     readys_filter[2:1] | readys_filter[3:2]};	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:21, :25:58, src/main/scala/util/package.scala:254:{43,48}
  wire [1:0]  readys_readys = ~(readys_unready[3:2] & readys_unready[1:0]);	// src/main/scala/tilelink/Arbiter.scala:25:58, :26:{18,29,39,48}
  wire        readys_0 = readys_readys[0];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_1 = readys_readys[1];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        winner_0 = readys_0 & r_out_valid;	// src/main/scala/amba/axi4/ToTL.scala:96:30, src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}
  wire        winner_1 = readys_1 & w_out_valid;	// src/main/scala/amba/axi4/ToTL.scala:132:30, src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}
  wire        prefixOR_1 = winner_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _nodeOut_a_valid_T = r_out_valid | w_out_valid;	// src/main/scala/amba/axi4/ToTL.scala:96:30, :132:30, src/main/scala/tilelink/Arbiter.scala:79:31
  `ifndef SYNTHESIS	// src/main/scala/amba/axi4/ToTL.scala:108:14
    always @(posedge clock) begin	// src/main/scala/amba/axi4/ToTL.scala:108:14
      automatic logic [29:0] _GEN_3 = 30'h7FFF << r_size;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/util/package.scala:235:71
      automatic logic [29:0] _GEN_4 = 30'h7FFF << w_size;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/util/package.scala:235:71
      if (~reset & ~(~nodeIn_ar_valid | r_size1 == ~(_GEN_3[14:0]))) begin	// src/main/scala/amba/axi4/Bundles.scala:33:30, src/main/scala/amba/axi4/ToTL.scala:108:{14,15,28,39}, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:235:{46,71,76}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/ToTL.scala:108:14
          $error("Assertion failed\n    at ToTL.scala:108 assert (!in.ar.valid || r_size1 === UIntToOH1(r_size, beatCountBits)) // because aligned\n");	// src/main/scala/amba/axi4/ToTL.scala:108:14
        if (`STOP_COND_)	// src/main/scala/amba/axi4/ToTL.scala:108:14
          $fatal;	// src/main/scala/amba/axi4/ToTL.scala:108:14
      end
      if (~reset & ~(~nodeIn_aw_valid | w_size1 == ~(_GEN_4[14:0]))) begin	// src/main/scala/amba/axi4/Bundles.scala:33:30, src/main/scala/amba/axi4/ToTL.scala:108:14, :144:{14,15,28,39}, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:235:{46,71,76}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/ToTL.scala:144:14
          $error("Assertion failed\n    at ToTL.scala:144 assert (!in.aw.valid || w_size1 === UIntToOH1(w_size, beatCountBits)) // because aligned\n");	// src/main/scala/amba/axi4/ToTL.scala:144:14
        if (`STOP_COND_)	// src/main/scala/amba/axi4/ToTL.scala:144:14
          $fatal;	// src/main/scala/amba/axi4/ToTL.scala:144:14
      end
      if (~reset
          & ~(~nodeIn_aw_valid | nodeIn_aw_bits_len == 8'h0
              | nodeIn_aw_bits_size == 3'h3)) begin	// src/main/scala/amba/axi4/ToTL.scala:108:14, :144:15, :145:{14,28,46,54,73}, src/main/scala/diplomacy/Nodes.scala:1214:17
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/ToTL.scala:145:14
          $error("Assertion failed\n    at ToTL.scala:145 assert (!in.aw.valid || in.aw.bits.len === 0.U || in.aw.bits.size === log2Ceil(beatBytes).U) // because aligned\n");	// src/main/scala/amba/axi4/ToTL.scala:145:14
        if (`STOP_COND_)	// src/main/scala/amba/axi4/ToTL.scala:145:14
          $fatal;	// src/main/scala/amba/axi4/ToTL.scala:145:14
      end
      if (~reset & readys_valid != readys_valid) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :22:{12,19}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $error("Assertion failed\n    at Arbiter.scala:22 assert (valid === valids)\n");	// src/main/scala/tilelink/Arbiter.scala:22:12
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:22:12
      end
      if (~reset & ~(~prefixOR_1 | ~winner_1)) begin	// src/main/scala/amba/axi4/ToTL.scala:108:14, src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset & ~(~_nodeOut_a_valid_T | winner_0 | winner_1)) begin	// src/main/scala/amba/axi4/ToTL.scala:108:14, src/main/scala/tilelink/Arbiter.scala:71:27, :79:{14,15,31,36,54}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [7:0]  maskedBeats_1 = winner_1 ? nodeIn_aw_bits_len : 8'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:71:27, :82:69
  wire [7:0]  initBeats = maskedBeats_1;	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_0 = idle ? winner_0 : state_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_1 = idle ? winner_1 : state_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_0 = idle ? readys_0 : state_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_1 = idle ? readys_1 : state_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign r_out_ready = nodeOut_a_ready & allowed_0;	// src/main/scala/amba/axi4/ToTL.scala:96:30, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31
  assign w_out_ready = nodeOut_a_ready & allowed_1;	// src/main/scala/amba/axi4/ToTL.scala:132:30, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31
  assign nodeOut_a_valid =
    idle ? _nodeOut_a_valid_T : state_0 & r_out_valid | state_1 & w_out_valid;	// src/main/scala/amba/axi4/ToTL.scala:96:30, :132:30, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:24
  assign nodeOut_a_bits_data = muxState_1 ? w_out_bits_data : 64'h0;	// src/main/scala/amba/axi4/ToTL.scala:132:30, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign nodeOut_a_bits_mask =
    (muxState_0 ? r_out_bits_mask : 8'h0) | (muxState_1 ? w_out_bits_mask : 8'h0);	// src/main/scala/amba/axi4/ToTL.scala:96:30, :132:30, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign nodeOut_a_bits_user_amba_prot_fetch =
    muxState_0 & r_out_bits_user_amba_prot_fetch | muxState_1
    & w_out_bits_user_amba_prot_fetch;	// src/main/scala/amba/axi4/ToTL.scala:96:30, :132:30, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign nodeOut_a_bits_user_amba_prot_secure =
    muxState_0 & r_out_bits_user_amba_prot_secure | muxState_1
    & w_out_bits_user_amba_prot_secure;	// src/main/scala/amba/axi4/ToTL.scala:96:30, :132:30, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign nodeOut_a_bits_user_amba_prot_privileged =
    muxState_0 & r_out_bits_user_amba_prot_privileged | muxState_1
    & w_out_bits_user_amba_prot_privileged;	// src/main/scala/amba/axi4/ToTL.scala:96:30, :132:30, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign nodeOut_a_bits_user_amba_prot_writealloc =
    muxState_0 & r_out_bits_user_amba_prot_writealloc | muxState_1
    & w_out_bits_user_amba_prot_writealloc;	// src/main/scala/amba/axi4/ToTL.scala:96:30, :132:30, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign nodeOut_a_bits_user_amba_prot_readalloc =
    muxState_0 & r_out_bits_user_amba_prot_readalloc | muxState_1
    & w_out_bits_user_amba_prot_readalloc;	// src/main/scala/amba/axi4/ToTL.scala:96:30, :132:30, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign nodeOut_a_bits_user_amba_prot_modifiable =
    muxState_0 & r_out_bits_user_amba_prot_modifiable | muxState_1
    & w_out_bits_user_amba_prot_modifiable;	// src/main/scala/amba/axi4/ToTL.scala:96:30, :132:30, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign nodeOut_a_bits_user_amba_prot_bufferable =
    muxState_0 & r_out_bits_user_amba_prot_bufferable | muxState_1
    & w_out_bits_user_amba_prot_bufferable;	// src/main/scala/amba/axi4/ToTL.scala:96:30, :132:30, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign nodeOut_a_bits_address =
    (muxState_0 ? r_out_bits_address : 32'h0) | (muxState_1 ? w_out_bits_address : 32'h0);	// src/main/scala/amba/axi4/ToTL.scala:96:30, :132:30, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign nodeOut_a_bits_source =
    (muxState_0 ? r_out_bits_source : 4'h0) | (muxState_1 ? w_out_bits_source : 4'h0);	// src/main/scala/amba/axi4/ToTL.scala:96:30, :132:30, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign nodeOut_a_bits_size =
    (muxState_0 ? r_out_bits_size : 4'h0) | (muxState_1 ? w_out_bits_size : 4'h0);	// src/main/scala/amba/axi4/ToTL.scala:96:30, :132:30, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign nodeOut_a_bits_opcode = {muxState_0, 1'h0, muxState_1};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  wire [1:0]  d_resp;	// src/main/scala/amba/axi4/ToTL.scala:176:23
  wire        d_last;	// src/main/scala/tilelink/Edges.scala:233:33
  assign d_resp = {nodeOut_d_bits_denied | nodeOut_d_bits_corrupt, 1'h0};	// src/main/scala/amba/axi4/ToTL.scala:176:{23,42}, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  ok_b_bits_resp = d_resp;	// src/main/scala/amba/axi4/ToTL.scala:173:30, :176:23
  wire [1:0]  ok_r_bits_resp = d_resp;	// src/main/scala/amba/axi4/ToTL.scala:174:30, :176:23
  wire        d_hasData = nodeOut_d_bits_opcode[0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:107:36
  wire        d_last_beats1_opdata = nodeOut_d_bits_opcode[0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:107:36
  wire        _d_last_T = nodeOut_d_ready & nodeOut_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [26:0] _d_last_beats1_decode_T_1 = 27'hFFF << nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:235:71
  wire [8:0]  d_last_beats1_decode = ~(_d_last_beats1_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire [8:0]  d_last_beats1 = d_last_beats1_opdata ? d_last_beats1_decode : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14
  reg  [8:0]  d_last_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [8:0]  d_last_counter1 = d_last_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire        d_last_first = d_last_counter == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  assign d_last = d_last_counter == 9'h1 | d_last_beats1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire        ok_r_bits_last = d_last;	// src/main/scala/amba/axi4/ToTL.scala:174:30, src/main/scala/tilelink/Edges.scala:233:33
  wire        d_last_done = d_last & _d_last_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [8:0]  d_last_count = d_last_beats1 & ~d_last_counter1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire        ok_b_ready;	// src/main/scala/amba/axi4/ToTL.scala:173:30
  wire        ok_r_ready;	// src/main/scala/amba/axi4/ToTL.scala:174:30
  assign nodeOut_d_ready = d_hasData ? ok_r_ready : ok_b_ready;	// src/main/scala/amba/axi4/ToTL.scala:173:30, :174:30, :180:25, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:107:36
  wire        ok_r_valid = nodeOut_d_valid & d_hasData;	// src/main/scala/amba/axi4/ToTL.scala:174:30, :181:33, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:107:36
  wire        ok_b_valid = nodeOut_d_valid & ~d_hasData;	// src/main/scala/amba/axi4/ToTL.scala:173:30, :182:{33,36}, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:107:36
  wire        ok_b_bits_id = nodeOut_d_bits_source[3];	// src/main/scala/amba/axi4/ToTL.scala:173:30, :184:43, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        ok_r_bits_id = nodeOut_d_bits_source[3];	// src/main/scala/amba/axi4/ToTL.scala:174:30, :184:43, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeIn_r_valid = nodeIn_r_irr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeIn_r_bits_id = nodeIn_r_irr_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeIn_r_bits_data = nodeIn_r_irr_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeIn_r_bits_resp = nodeIn_r_irr_bits_resp;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeIn_r_bits_last = nodeIn_r_irr_bits_last;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeIn_b_bits_id = q_b_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeIn_b_bits_resp = q_b_bits_resp;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1214:17
  reg  [2:0]  b_count_0;	// src/main/scala/amba/axi4/ToTL.scala:202:28
  reg  [2:0]  b_count_1;	// src/main/scala/amba/axi4/ToTL.scala:202:28
  wire        b_allow =
    (nodeIn_b_bits_id
       ? b_count_1
       : b_count_0) != (nodeIn_b_bits_id ? w_count_1 : w_count_0);	// src/main/scala/amba/axi4/ToTL.scala:137:28, :202:28, :203:43, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  b_sel = 2'h1 << b_sel_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:{12,27}
  wire        q_b_valid;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  assign nodeIn_b_valid = q_b_valid & b_allow;	// src/main/scala/amba/axi4/ToTL.scala:203:43, :211:31, src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        q_b_ready = nodeIn_b_ready & b_allow;	// src/main/scala/amba/axi4/ToTL.scala:203:43, :212:31, src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1214:17
  always @(posedge clock) begin
    if (reset) begin
      r_count_0 <= 3'h0;	// src/main/scala/amba/axi4/ToTL.scala:101:28
      r_count_1 <= 3'h0;	// src/main/scala/amba/axi4/ToTL.scala:101:28
      w_count_0 <= 3'h0;	// src/main/scala/amba/axi4/ToTL.scala:137:28
      w_count_1 <= 3'h0;	// src/main/scala/amba/axi4/ToTL.scala:137:28
      beatsLeft <= 8'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask <= 2'h3;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      d_last_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      b_count_0 <= 3'h0;	// src/main/scala/amba/axi4/ToTL.scala:202:28
      b_count_1 <= 3'h0;	// src/main/scala/amba/axi4/ToTL.scala:202:28
    end
    else begin
      automatic logic _GEN_5 = nodeIn_ar_ready & nodeIn_ar_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
      automatic logic _GEN_6 = nodeIn_aw_ready & nodeIn_aw_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
      automatic logic _GEN_7 = nodeIn_b_ready & nodeIn_b_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
      if (_GEN_5 & r_sel[0])	// src/main/scala/amba/axi4/ToTL.scala:128:14, :129:26, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27
        r_count_0 <= r_count_0 + 3'h1;	// src/main/scala/amba/axi4/ToTL.scala:101:28, :129:41
      if (_GEN_5 & r_sel[1])	// src/main/scala/amba/axi4/ToTL.scala:128:14, :129:26, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27
        r_count_1 <= r_count_1 + 3'h1;	// src/main/scala/amba/axi4/ToTL.scala:101:28, :129:41
      if (_GEN_6 & w_sel[0])	// src/main/scala/amba/axi4/ToTL.scala:167:14, :168:26, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27
        w_count_0 <= w_count_0 + 3'h1;	// src/main/scala/amba/axi4/ToTL.scala:137:28, :168:41
      if (_GEN_6 & w_sel[1])	// src/main/scala/amba/axi4/ToTL.scala:167:14, :168:26, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27
        w_count_1 <= w_count_1 + 3'h1;	// src/main/scala/amba/axi4/ToTL.scala:137:28, :168:41
      if (latch)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft <= initBeats;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft <= beatsLeft - {7'h0, nodeOut_a_ready & nodeOut_a_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52
      if (latch & (|readys_valid)) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :27:{18,27}, :62:24
        automatic logic [1:0] _readys_mask_T = readys_readys & readys_valid;	// src/main/scala/tilelink/Arbiter.scala:21:23, :26:18, :28:29
        readys_mask <= _readys_mask_T | {_readys_mask_T[0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, :28:29, src/main/scala/util/package.scala:245:{43,53}
      end
      state_0 <= muxState_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_1 <= muxState_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (_d_last_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (d_last_first)	// src/main/scala/tilelink/Edges.scala:232:25
          d_last_counter <= d_last_beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_last_counter <= d_last_counter1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_GEN_7 & b_sel[0])	// src/main/scala/amba/axi4/ToTL.scala:206:14, :207:25, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27
        b_count_0 <= b_count_0 + 3'h1;	// src/main/scala/amba/axi4/ToTL.scala:202:28, :207:40
      if (_GEN_7 & b_sel[1])	// src/main/scala/amba/axi4/ToTL.scala:206:14, :207:25, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27
        b_count_1 <= b_count_1 + 3'h1;	// src/main/scala/amba/axi4/ToTL.scala:202:28, :207:40
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:1];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;
        end
        r_count_0 = _RANDOM[1'h0][2:0];	// src/main/scala/amba/axi4/ToTL.scala:101:28
        r_count_1 = _RANDOM[1'h0][5:3];	// src/main/scala/amba/axi4/ToTL.scala:101:28
        w_count_0 = _RANDOM[1'h0][8:6];	// src/main/scala/amba/axi4/ToTL.scala:101:28, :137:28
        w_count_1 = _RANDOM[1'h0][11:9];	// src/main/scala/amba/axi4/ToTL.scala:101:28, :137:28
        beatsLeft = _RANDOM[1'h0][19:12];	// src/main/scala/amba/axi4/ToTL.scala:101:28, src/main/scala/tilelink/Arbiter.scala:60:30
        readys_mask = _RANDOM[1'h0][21:20];	// src/main/scala/amba/axi4/ToTL.scala:101:28, src/main/scala/tilelink/Arbiter.scala:23:23
        state_0 = _RANDOM[1'h0][22];	// src/main/scala/amba/axi4/ToTL.scala:101:28, src/main/scala/tilelink/Arbiter.scala:88:26
        state_1 = _RANDOM[1'h0][23];	// src/main/scala/amba/axi4/ToTL.scala:101:28, src/main/scala/tilelink/Arbiter.scala:88:26
        d_last_counter = {_RANDOM[1'h0][31:24], _RANDOM[1'h1][0]};	// src/main/scala/amba/axi4/ToTL.scala:101:28, src/main/scala/tilelink/Edges.scala:230:27
        b_count_0 = _RANDOM[1'h1][3:1];	// src/main/scala/amba/axi4/ToTL.scala:202:28, src/main/scala/tilelink/Edges.scala:230:27
        b_count_1 = _RANDOM[1'h1][6:4];	// src/main/scala/amba/axi4/ToTL.scala:202:28, src/main/scala/tilelink/Edges.scala:230:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue_59 nodeIn_r_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (ok_r_ready),
    .io_enq_valid     (ok_r_valid),	// src/main/scala/amba/axi4/ToTL.scala:174:30
    .io_enq_bits_id   (ok_r_bits_id),	// src/main/scala/amba/axi4/ToTL.scala:174:30
    .io_enq_bits_data (ok_r_bits_data),	// src/main/scala/amba/axi4/ToTL.scala:174:30
    .io_enq_bits_resp (ok_r_bits_resp),	// src/main/scala/amba/axi4/ToTL.scala:174:30
    .io_enq_bits_last (ok_r_bits_last),	// src/main/scala/amba/axi4/ToTL.scala:174:30
    .io_deq_ready     (nodeIn_r_irr_ready),	// src/main/scala/chisel3/util/Decoupled.scala:415:19
    .io_deq_valid     (nodeIn_r_irr_valid),
    .io_deq_bits_id   (nodeIn_r_irr_bits_id),
    .io_deq_bits_data (nodeIn_r_irr_bits_data),
    .io_deq_bits_resp (nodeIn_r_irr_bits_resp),
    .io_deq_bits_last (nodeIn_r_irr_bits_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_60 q_b_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (ok_b_ready),
    .io_enq_valid     (ok_b_valid),	// src/main/scala/amba/axi4/ToTL.scala:173:30
    .io_enq_bits_id   (ok_b_bits_id),	// src/main/scala/amba/axi4/ToTL.scala:173:30
    .io_enq_bits_resp (ok_b_bits_resp),	// src/main/scala/amba/axi4/ToTL.scala:173:30
    .io_deq_ready     (q_b_ready),	// src/main/scala/chisel3/util/Decoupled.scala:415:19
    .io_deq_valid     (q_b_valid),
    .io_deq_bits_id   (q_b_bits_id),
    .io_deq_bits_resp (q_b_bits_resp)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_aw_ready = auto_in_aw_ready_0;
  assign auto_in_w_ready = auto_in_w_ready_0;
  assign auto_in_b_valid = auto_in_b_valid_0;
  assign auto_in_b_bits_id = auto_in_b_bits_id_0;
  assign auto_in_b_bits_resp = auto_in_b_bits_resp_0;
  assign auto_in_ar_ready = auto_in_ar_ready_0;
  assign auto_in_r_valid = auto_in_r_valid_0;
  assign auto_in_r_bits_id = auto_in_r_bits_id_0;
  assign auto_in_r_bits_data = auto_in_r_bits_data_0;
  assign auto_in_r_bits_resp = auto_in_r_bits_resp_0;
  assign auto_in_r_bits_last = auto_in_r_bits_last_0;
  assign auto_out_a_valid = auto_out_a_valid_0;
  assign auto_out_a_bits_opcode = auto_out_a_bits_opcode_0;
  assign auto_out_a_bits_size = auto_out_a_bits_size_0;
  assign auto_out_a_bits_source = auto_out_a_bits_source_0;
  assign auto_out_a_bits_address = auto_out_a_bits_address_0;
  assign auto_out_a_bits_user_amba_prot_bufferable =
    auto_out_a_bits_user_amba_prot_bufferable_0;
  assign auto_out_a_bits_user_amba_prot_modifiable =
    auto_out_a_bits_user_amba_prot_modifiable_0;
  assign auto_out_a_bits_user_amba_prot_readalloc =
    auto_out_a_bits_user_amba_prot_readalloc_0;
  assign auto_out_a_bits_user_amba_prot_writealloc =
    auto_out_a_bits_user_amba_prot_writealloc_0;
  assign auto_out_a_bits_user_amba_prot_privileged =
    auto_out_a_bits_user_amba_prot_privileged_0;
  assign auto_out_a_bits_user_amba_prot_secure = auto_out_a_bits_user_amba_prot_secure_0;
  assign auto_out_a_bits_user_amba_prot_fetch = auto_out_a_bits_user_amba_prot_fetch_0;
  assign auto_out_a_bits_mask = auto_out_a_bits_mask_0;
  assign auto_out_a_bits_data = auto_out_a_bits_data_0;
  assign auto_out_d_ready = auto_out_d_ready_0;
endmodule

