--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TopBlock.twx TopBlock.ncd -o TopBlock.twr TopBlock.pcf
-ucf UCF.ucf

Design file:              TopBlock.ncd
Physical constraint file: TopBlock.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Btn1        |    1.609(R)|      SLOW  |   -0.919(R)|      SLOW  |clk_BUFGP         |   0.000|
Btn2        |    1.940(R)|      SLOW  |   -1.059(R)|      FAST  |clk_BUFGP         |   0.000|
clr         |    2.699(R)|      SLOW  |   -1.479(R)|      FAST  |clk_BUFGP         |   0.000|
mRxD        |    0.655(R)|      FAST  |    0.201(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
Enable7Seg<0>|         9.292(R)|      SLOW  |         4.993(R)|      FAST  |clk_BUFGP         |   0.000|
Enable7Seg<1>|         9.243(R)|      SLOW  |         4.970(R)|      FAST  |clk_BUFGP         |   0.000|
Enable7Seg<2>|         9.163(R)|      SLOW  |         4.999(R)|      FAST  |clk_BUFGP         |   0.000|
Enable7Seg<3>|         9.134(R)|      SLOW  |         4.978(R)|      FAST  |clk_BUFGP         |   0.000|
JA<0>        |         8.626(R)|      SLOW  |         4.842(R)|      FAST  |clk_BUFGP         |   0.000|
Leds7Seg<0>  |         9.993(R)|      SLOW  |         5.166(R)|      FAST  |clk_BUFGP         |   0.000|
Leds7Seg<1>  |         9.828(R)|      SLOW  |         4.747(R)|      FAST  |clk_BUFGP         |   0.000|
Leds7Seg<2>  |        10.353(R)|      SLOW  |         5.093(R)|      FAST  |clk_BUFGP         |   0.000|
Leds7Seg<3>  |        10.753(R)|      SLOW  |         5.181(R)|      FAST  |clk_BUFGP         |   0.000|
Leds7Seg<4>  |         9.996(R)|      SLOW  |         5.043(R)|      FAST  |clk_BUFGP         |   0.000|
Leds7Seg<5>  |        10.016(R)|      SLOW  |         5.019(R)|      FAST  |clk_BUFGP         |   0.000|
Leds7Seg<6>  |        10.304(R)|      SLOW  |         5.124(R)|      FAST  |clk_BUFGP         |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.380|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 04 11:41:35 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 240 MB



