<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Adder4.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Adder4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Adder4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Adder4.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder4.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Adder4.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Adder4.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Adder4.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Adder4Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Adder4Test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Adder4_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Adder4_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FullAdderTest_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="HalfAdderTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1428364459" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1428364459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428367990" xil_pn:in_ck="4295899538967698908" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1428367990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Adder4.v"/>
      <outfile xil_pn:name="Adder4Test.v"/>
      <outfile xil_pn:name="FullAdder.v"/>
      <outfile xil_pn:name="FullAdderTest.v"/>
      <outfile xil_pn:name="HalfAdder.v"/>
      <outfile xil_pn:name="HalfAdderTest.v"/>
    </transform>
    <transform xil_pn:end_ts="1428365886" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4701422677801788341" xil_pn:start_ts="1428365886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428365886" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-276662801048540663" xil_pn:start_ts="1428365886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428365886" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2069278936468783784" xil_pn:start_ts="1428365886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428367990" xil_pn:in_ck="4295899538967698908" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1428367990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Adder4.v"/>
      <outfile xil_pn:name="Adder4Test.v"/>
      <outfile xil_pn:name="FullAdder.v"/>
      <outfile xil_pn:name="FullAdderTest.v"/>
      <outfile xil_pn:name="HalfAdder.v"/>
      <outfile xil_pn:name="HalfAdderTest.v"/>
    </transform>
    <transform xil_pn:end_ts="1428367992" xil_pn:in_ck="4295899538967698908" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2798588409484438123" xil_pn:start_ts="1428367990">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1428367900" xil_pn:in_ck="-8968200916044730641" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-9148296235987192872" xil_pn:start_ts="1428367899">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="Adder4Test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1428366255" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1428366255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428366255" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="9058946765437979401" xil_pn:start_ts="1428366255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428366255" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2069278936468783784" xil_pn:start_ts="1428366255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428366255" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1428366255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428366255" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="818659968554058891" xil_pn:start_ts="1428366255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428366255" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1428366255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428366255" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3234462214299045858" xil_pn:start_ts="1428366255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428366265" xil_pn:in_ck="-1741601843034715250" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-738059372148600537" xil_pn:start_ts="1428366255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="Adder4.lso"/>
      <outfile xil_pn:name="Adder4.ngc"/>
      <outfile xil_pn:name="Adder4.ngr"/>
      <outfile xil_pn:name="Adder4.prj"/>
      <outfile xil_pn:name="Adder4.stx"/>
      <outfile xil_pn:name="Adder4.syr"/>
      <outfile xil_pn:name="Adder4.xst"/>
      <outfile xil_pn:name="Adder4_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
