

================================================================
== Vivado HLS Report for 'yuv2rgb'
================================================================
* Date:           Sun Aug  2 04:09:24 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        yuv_filter.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 10.723 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+--------+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |      Interval     | Pipeline|
    |   min   |    max   |    min   |    max    |   min  |    max   |   Type  |
    +---------+----------+----------+-----------+--------+----------+---------+
    |   320401|  19664641| 3.436 ms | 0.211 sec |  320401|  19664641|   none  |
    +---------+----------+----------+-----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+----------+--------------+-----------+-----------+------------+----------+
        |                   |  Latency (cycles)  |   Iteration  |  Initiation Interval  |    Trip    |          |
        |     Loop Name     |   min   |    max   |    Latency   |  achieved |   target  |    Count   | Pipelined|
        +-------------------+---------+----------+--------------+-----------+-----------+------------+----------+
        |- YUV2RGB_LOOP_X   |   320400|  19664640| 1602 ~ 10242 |          -|          -| 200 ~ 1920 |    no    |
        | + YUV2RGB_LOOP_Y  |     1600|     10240|             8|          -|          -| 200 ~ 1280 |    no    |
        +-------------------+---------+----------+--------------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_height_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_height_read)" [yuv_filter.c:64]   --->   Operation 11 'read' 'in_height_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_width_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_width_read)" [yuv_filter.c:64]   --->   Operation 12 'read' 'in_width_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %1" [yuv_filter.c:85]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%x_0 = phi i16 [ 0, %0 ], [ %x, %YUV2RGB_LOOP_X_end ]"   --->   Operation 14 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.42ns)   --->   "%icmp_ln85 = icmp eq i16 %x_0, %in_width_read_1" [yuv_filter.c:85]   --->   Operation 15 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (2.07ns)   --->   "%x = add i16 %x_0, 1" [yuv_filter.c:85]   --->   Operation 16 'add' 'x' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %3, label %YUV2RGB_LOOP_X_begin" [yuv_filter.c:85]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind" [yuv_filter.c:85]   --->   Operation 18 'specloopname' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str3)" [yuv_filter.c:85]   --->   Operation 19 'specregionbegin' 'tmp' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 200, i32 1920, i32 1060, [1 x i8]* @p_str1) nounwind" [yuv_filter.c:86]   --->   Operation 20 'speclooptripcount' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i16 %x_0 to i13" [yuv_filter.c:90]   --->   Operation 21 'trunc' 'trunc_ln90' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln90_cast = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %trunc_ln90, i10 0)" [yuv_filter.c:90]   --->   Operation 22 'bitconcatenate' 'zext_ln90_cast' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln90_1 = trunc i16 %x_0 to i15" [yuv_filter.c:90]   --->   Operation 23 'trunc' 'trunc_ln90_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln90_2_cast = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %trunc_ln90_1, i8 0)" [yuv_filter.c:90]   --->   Operation 24 'bitconcatenate' 'zext_ln90_2_cast' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.28ns)   --->   "%add_ln90 = add i23 %zext_ln90_cast, %zext_ln90_2_cast" [yuv_filter.c:90]   --->   Operation 25 'add' 'add_ln90' <Predicate = (!icmp_ln85)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %2" [yuv_filter.c:88]   --->   Operation 26 'br' <Predicate = (!icmp_ln85)> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16 } undef, i16 %in_width_read_1, 0" [yuv_filter.c:104]   --->   Operation 27 'insertvalue' 'mrv' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16 } %mrv, i16 %in_height_read_1, 1" [yuv_filter.c:104]   --->   Operation 28 'insertvalue' 'mrv_1' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret { i16, i16 } %mrv_1" [yuv_filter.c:104]   --->   Operation 29 'ret' <Predicate = (icmp_ln85)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.53>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%y_0 = phi i16 [ 0, %YUV2RGB_LOOP_X_begin ], [ %y, %YUV2RGB_LOOP_Y ]"   --->   Operation 30 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.42ns)   --->   "%icmp_ln88 = icmp eq i16 %y_0, %in_height_read_1" [yuv_filter.c:88]   --->   Operation 31 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (2.07ns)   --->   "%y = add i16 %y_0, 1" [yuv_filter.c:88]   --->   Operation 32 'add' 'y' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln88, label %YUV2RGB_LOOP_X_end, label %YUV2RGB_LOOP_Y" [yuv_filter.c:88]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i16 %y_0 to i23" [yuv_filter.c:90]   --->   Operation 34 'zext' 'zext_ln90' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.28ns)   --->   "%add_ln90_1 = add i23 %zext_ln90, %add_ln90" [yuv_filter.c:90]   --->   Operation 35 'add' 'add_ln90_1' <Predicate = (!icmp_ln88)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i23 %add_ln90_1 to i64" [yuv_filter.c:90]   --->   Operation 36 'zext' 'zext_ln90_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%in_channels_ch1_addr = getelementptr [2457600 x i8]* %in_channels_ch1, i64 0, i64 %zext_ln90_1" [yuv_filter.c:90]   --->   Operation 37 'getelementptr' 'in_channels_ch1_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 38 [4/4] (3.25ns)   --->   "%Y = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:90]   --->   Operation 38 'load' 'Y' <Predicate = (!icmp_ln88)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str3, i32 %tmp)" [yuv_filter.c:103]   --->   Operation 39 'specregionend' 'empty_16' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %1" [yuv_filter.c:85]   --->   Operation 40 'br' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%in_channels_ch2_addr = getelementptr [2457600 x i8]* %in_channels_ch2, i64 0, i64 %zext_ln90_1" [yuv_filter.c:91]   --->   Operation 41 'getelementptr' 'in_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%in_channels_ch3_addr = getelementptr [2457600 x i8]* %in_channels_ch3, i64 0, i64 %zext_ln90_1" [yuv_filter.c:92]   --->   Operation 42 'getelementptr' 'in_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [3/4] (3.25ns)   --->   "%Y = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:90]   --->   Operation 43 'load' 'Y' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 44 [4/4] (3.25ns)   --->   "%U = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:91]   --->   Operation 44 'load' 'U' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 45 [4/4] (3.25ns)   --->   "%V = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:92]   --->   Operation 45 'load' 'V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 46 [2/4] (3.25ns)   --->   "%Y = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:90]   --->   Operation 46 'load' 'Y' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 47 [3/4] (3.25ns)   --->   "%U = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:91]   --->   Operation 47 'load' 'U' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 48 [3/4] (3.25ns)   --->   "%V = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:92]   --->   Operation 48 'load' 'V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 49 [1/4] (3.25ns)   --->   "%Y = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:90]   --->   Operation 49 'load' 'Y' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 50 [2/4] (3.25ns)   --->   "%U = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:91]   --->   Operation 50 'load' 'U' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 51 [2/4] (3.25ns)   --->   "%V = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:92]   --->   Operation 51 'load' 'V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 7 <SV = 6> <Delay = 8.59>
ST_7 : Operation 52 [1/4] (3.25ns)   --->   "%U = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:91]   --->   Operation 52 'load' 'U' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_7 : Operation 53 [1/4] (3.25ns)   --->   "%V = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:92]   --->   Operation 53 'load' 'V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i8 %Y to i9" [yuv_filter.c:93]   --->   Operation 54 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (1.91ns)   --->   "%C = add i9 -16, %zext_ln93" [yuv_filter.c:93]   --->   Operation 55 'add' 'C' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.99ns)   --->   "%D = xor i8 %U, -128" [yuv_filter.c:94]   --->   Operation 56 'xor' 'D' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.99ns)   --->   "%E = xor i8 %V, -128" [yuv_filter.c:95]   --->   Operation 57 'xor' 'E' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i9 %C to i18" [yuv_filter.c:96]   --->   Operation 58 'sext' 'sext_ln96' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (3.36ns) (grouped into DSP with root node add_ln96)   --->   "%mul_ln96 = mul i18 298, %sext_ln96" [yuv_filter.c:96]   --->   Operation 59 'mul' 'mul_ln96' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i8 %E to i17" [yuv_filter.c:97]   --->   Operation 60 'sext' 'sext_ln97' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln96 = add i18 128, %mul_ln96" [yuv_filter.c:96]   --->   Operation 61 'add' 'add_ln96' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 62 [1/1] (4.35ns)   --->   "%mul_ln97_1 = mul i17 -208, %sext_ln97" [yuv_filter.c:97]   --->   Operation 62 'mul' 'mul_ln97_1' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.7>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln96_1 = sext i8 %E to i18" [yuv_filter.c:96]   --->   Operation 63 'sext' 'sext_ln96_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (3.36ns) (grouped into DSP with root node add_ln96_1)   --->   "%mul_ln96_1 = mul i18 409, %sext_ln96_1" [yuv_filter.c:96]   --->   Operation 64 'mul' 'mul_ln96_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 65 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln96_1 = add i18 %add_ln96, %mul_ln96_1" [yuv_filter.c:96]   --->   Operation 65 'add' 'add_ln96_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_1 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %add_ln96_1, i32 16, i32 17)" [yuv_filter.c:96]   --->   Operation 66 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.95ns)   --->   "%icmp_ln96 = icmp eq i2 %tmp_1, 1" [yuv_filter.c:96]   --->   Operation 67 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln96_1, i32 17)" [yuv_filter.c:96]   --->   Operation 68 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %add_ln96_1, i32 8, i32 15)" [yuv_filter.c:96]   --->   Operation 69 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%select_ln96 = select i1 %icmp_ln96, i8 -1, i8 0" [yuv_filter.c:96]   --->   Operation 70 'select' 'select_ln96' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%or_ln96 = or i1 %icmp_ln96, %tmp_3" [yuv_filter.c:96]   --->   Operation 71 'or' 'or_ln96' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (1.24ns) (out node of the LUT)   --->   "%R = select i1 %or_ln96, i8 %select_ln96, i8 %trunc_ln" [yuv_filter.c:96]   --->   Operation 72 'select' 'R' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln97_1 = sext i8 %D to i16" [yuv_filter.c:97]   --->   Operation 73 'sext' 'sext_ln97_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (3.36ns) (grouped into DSP with root node add_ln97)   --->   "%mul_ln97 = mul i16 -100, %sext_ln97_1" [yuv_filter.c:97]   --->   Operation 74 'mul' 'mul_ln97' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 75 [1/1] (0.00ns) (grouped into DSP with root node add_ln97)   --->   "%sext_ln97_4 = sext i16 %mul_ln97 to i17" [yuv_filter.c:97]   --->   Operation 75 'sext' 'sext_ln97_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln97 = add i17 %sext_ln97_4, %mul_ln97_1" [yuv_filter.c:97]   --->   Operation 76 'add' 'add_ln97' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln97_2 = sext i17 %add_ln97 to i18" [yuv_filter.c:97]   --->   Operation 77 'sext' 'sext_ln97_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (2.13ns)   --->   "%add_ln97_1 = add i18 %sext_ln97_2, %add_ln96" [yuv_filter.c:97]   --->   Operation 78 'add' 'add_ln97_1' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_4 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %add_ln97_1, i32 16, i32 17)" [yuv_filter.c:97]   --->   Operation 79 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.95ns)   --->   "%icmp_ln97 = icmp eq i2 %tmp_4, 1" [yuv_filter.c:97]   --->   Operation 80 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln97_1, i32 17)" [yuv_filter.c:97]   --->   Operation 81 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%trunc_ln3 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %add_ln97_1, i32 8, i32 15)" [yuv_filter.c:97]   --->   Operation 82 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%select_ln97 = select i1 %icmp_ln97, i8 -1, i8 0" [yuv_filter.c:97]   --->   Operation 83 'select' 'select_ln97' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%or_ln97 = or i1 %icmp_ln97, %tmp_5" [yuv_filter.c:97]   --->   Operation 84 'or' 'or_ln97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (1.24ns) (out node of the LUT)   --->   "%G = select i1 %or_ln97, i8 %select_ln97, i8 %trunc_ln3" [yuv_filter.c:97]   --->   Operation 85 'select' 'G' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %D, i9 0)" [yuv_filter.c:98]   --->   Operation 86 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i17 %shl_ln to i19" [yuv_filter.c:98]   --->   Operation 87 'sext' 'sext_ln98' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln98_1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %D, i2 0)" [yuv_filter.c:98]   --->   Operation 88 'bitconcatenate' 'shl_ln98_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln98_1 = sext i10 %shl_ln98_1 to i18" [yuv_filter.c:98]   --->   Operation 89 'sext' 'sext_ln98_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (2.13ns)   --->   "%add_ln98_1 = add i18 %sext_ln98_1, %add_ln96" [yuv_filter.c:98]   --->   Operation 90 'add' 'add_ln98_1' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln98_2 = sext i18 %add_ln98_1 to i19" [yuv_filter.c:98]   --->   Operation 91 'sext' 'sext_ln98_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (2.13ns)   --->   "%add_ln98 = add i19 %sext_ln98_2, %sext_ln98" [yuv_filter.c:98]   --->   Operation 92 'add' 'add_ln98' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_6 = call i3 @_ssdm_op_PartSelect.i3.i19.i32.i32(i19 %add_ln98, i32 16, i32 18)" [yuv_filter.c:98]   --->   Operation 93 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (1.13ns)   --->   "%icmp_ln98 = icmp sgt i3 %tmp_6, 0" [yuv_filter.c:98]   --->   Operation 94 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %add_ln98, i32 18)" [yuv_filter.c:98]   --->   Operation 95 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%trunc_ln4 = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %add_ln98, i32 8, i32 15)" [yuv_filter.c:98]   --->   Operation 96 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%select_ln98 = select i1 %icmp_ln98, i8 -1, i8 0" [yuv_filter.c:98]   --->   Operation 97 'select' 'select_ln98' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%or_ln98 = or i1 %icmp_ln98, %tmp_7" [yuv_filter.c:98]   --->   Operation 98 'or' 'or_ln98' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (1.24ns) (out node of the LUT)   --->   "%B = select i1 %or_ln98, i8 %select_ln98, i8 %trunc_ln4" [yuv_filter.c:98]   --->   Operation 99 'select' 'B' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%out_channels_ch1_add = getelementptr [2457600 x i8]* %out_channels_ch1, i64 0, i64 %zext_ln90_1" [yuv_filter.c:99]   --->   Operation 100 'getelementptr' 'out_channels_ch1_add' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%out_channels_ch2_add = getelementptr [2457600 x i8]* %out_channels_ch2, i64 0, i64 %zext_ln90_1" [yuv_filter.c:100]   --->   Operation 101 'getelementptr' 'out_channels_ch2_add' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%out_channels_ch3_add = getelementptr [2457600 x i8]* %out_channels_ch3, i64 0, i64 %zext_ln90_1" [yuv_filter.c:101]   --->   Operation 102 'getelementptr' 'out_channels_ch3_add' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [2/2] (3.25ns)   --->   "store i8 %R, i8* %out_channels_ch1_add, align 1" [yuv_filter.c:99]   --->   Operation 103 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 104 [2/2] (3.25ns)   --->   "store i8 %G, i8* %out_channels_ch2_add, align 1" [yuv_filter.c:100]   --->   Operation 104 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 105 [2/2] (3.25ns)   --->   "store i8 %B, i8* %out_channels_ch3_add, align 1" [yuv_filter.c:101]   --->   Operation 105 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind" [yuv_filter.c:88]   --->   Operation 106 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str4)" [yuv_filter.c:88]   --->   Operation 107 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 200, i32 1280, i32 740, [1 x i8]* @p_str1) nounwind" [yuv_filter.c:89]   --->   Operation 108 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/2] (3.25ns)   --->   "store i8 %R, i8* %out_channels_ch1_add, align 1" [yuv_filter.c:99]   --->   Operation 109 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_10 : Operation 110 [1/2] (3.25ns)   --->   "store i8 %G, i8* %out_channels_ch2_add, align 1" [yuv_filter.c:100]   --->   Operation 110 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_10 : Operation 111 [1/2] (3.25ns)   --->   "store i8 %B, i8* %out_channels_ch3_add, align 1" [yuv_filter.c:101]   --->   Operation 111 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str4, i32 %tmp_2)" [yuv_filter.c:102]   --->   Operation 112 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "br label %2" [yuv_filter.c:88]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x') with incoming values : ('x', yuv_filter.c:85) [13]  (1.77 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', yuv_filter.c:85) [13]  (0 ns)
	'icmp' operation ('icmp_ln85', yuv_filter.c:85) [14]  (2.43 ns)

 <State 3>: 5.54ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', yuv_filter.c:88) [28]  (0 ns)
	'add' operation ('add_ln90_1', yuv_filter.c:90) [37]  (2.28 ns)
	'getelementptr' operation ('in_channels_ch1_addr', yuv_filter.c:90) [39]  (0 ns)
	'load' operation ('Y', yuv_filter.c:90) on array 'in_channels_ch1' [45]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('in_channels_ch2_addr', yuv_filter.c:91) [40]  (0 ns)
	'load' operation ('U', yuv_filter.c:91) on array 'in_channels_ch2' [46]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('Y', yuv_filter.c:90) on array 'in_channels_ch1' [45]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('Y', yuv_filter.c:90) on array 'in_channels_ch1' [45]  (3.25 ns)

 <State 7>: 8.59ns
The critical path consists of the following:
	'load' operation ('V', yuv_filter.c:92) on array 'in_channels_ch3' [47]  (3.25 ns)
	'xor' operation ('E', yuv_filter.c:95) [51]  (0.99 ns)
	'mul' operation ('mul_ln97_1', yuv_filter.c:97) [69]  (4.35 ns)

 <State 8>: 10.7ns
The critical path consists of the following:
	'mul' operation of DSP[70] ('mul_ln97', yuv_filter.c:97) [67]  (3.36 ns)
	'add' operation of DSP[70] ('add_ln97', yuv_filter.c:97) [70]  (3.02 ns)
	'add' operation ('add_ln97_1', yuv_filter.c:97) [72]  (2.14 ns)
	'icmp' operation ('icmp_ln97', yuv_filter.c:97) [74]  (0.959 ns)
	'select' operation ('select_ln97', yuv_filter.c:97) [77]  (0 ns)
	'select' operation ('G', yuv_filter.c:97) [79]  (1.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('out_channels_ch1_add', yuv_filter.c:99) [42]  (0 ns)
	'store' operation ('store_ln99', yuv_filter.c:99) of variable 'R', yuv_filter.c:96 on array 'out_channels_ch1' [94]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln99', yuv_filter.c:99) of variable 'R', yuv_filter.c:96 on array 'out_channels_ch1' [94]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
