============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Aug 08 2020  07:22:42 pm
  Module:                 bound_flasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-18 ps) Setup Check with Pin LED_reg[8]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     136                  
     Required Time:=    1064                  
      Launch Clock:-       0                  
         Data Path:-    1082                  
             Slack:=     -18                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)      20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8        5 21.9    67   303     303    (-,-) 
  fopt4310/Y            -       A->Y  F     BUFX12          2 11.7    37    86     389    (-,-) 
  g4180__9315/Y         -       B1->Y R     AOI22X4         1  9.9   123    73     462    (-,-) 
  g4254__6131/Y         -       A->Y  F     NAND2X8         1 10.0    82    89     550    (-,-) 
  g4152__7410/Y         -       B->Y  R     NOR2X8          1 10.0    69    61     611    (-,-) 
  g4146__9945/Y         -       B->Y  F     NAND2X8         1  9.8    74    64     675    (-,-) 
  g4139__7482/Y         -       A->Y  R     NOR2X8          2 12.0    78    70     746    (-,-) 
  g4135__6131/Y         -       B->Y  R     CLKAND2X12      2 13.3    40    99     844    (-,-) 
  g4131__3680/Y         -       B->Y  F     NOR2X8          1 18.1    63    44     888    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20      15 75.1    69    58     946    (-,-) 
  g4109__6260/Y         -       B1->Y F     AOI22X4         1  5.4   114    68    1014    (-,-) 
  g4085__1705/Y         -       B0->Y R     OAI21X2         1  4.6   109    68    1082    (-,-) 
  LED_reg[8]/D          -       -     R     DFFRHQX8        1    -     -     0    1082    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 2: VIOLATED (-18 ps) Setup Check with Pin LED_reg[6]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     136                  
     Required Time:=    1064                  
      Launch Clock:-       0                  
         Data Path:-    1082                  
             Slack:=     -18                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)      20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8        5 21.9    67   303     303    (-,-) 
  fopt4310/Y            -       A->Y  F     BUFX12          2 11.7    37    86     389    (-,-) 
  g4180__9315/Y         -       B1->Y R     AOI22X4         1  9.9   123    73     462    (-,-) 
  g4254__6131/Y         -       A->Y  F     NAND2X8         1 10.0    82    89     550    (-,-) 
  g4152__7410/Y         -       B->Y  R     NOR2X8          1 10.0    69    61     611    (-,-) 
  g4146__9945/Y         -       B->Y  F     NAND2X8         1  9.8    74    64     675    (-,-) 
  g4139__7482/Y         -       A->Y  R     NOR2X8          2 12.0    78    70     746    (-,-) 
  g4135__6131/Y         -       B->Y  R     CLKAND2X12      2 13.3    40    99     844    (-,-) 
  g4131__3680/Y         -       B->Y  F     NOR2X8          1 18.1    63    44     888    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20      15 75.1    69    58     946    (-,-) 
  g4107__2398/Y         -       B1->Y F     AOI22X4         1  5.4   114    68    1014    (-,-) 
  g4087__7098/Y         -       B0->Y R     OAI21X2         1  4.6   109    68    1082    (-,-) 
  LED_reg[6]/D          -       -     R     DFFRHQX8        1    -     -     0    1082    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 3: VIOLATED (-17 ps) Setup Check with Pin LED_reg[13]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     136                  
     Required Time:=    1064                  
      Launch Clock:-       0                  
         Data Path:-    1082                  
             Slack:=     -17                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)      20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8        5 21.9    67   303     303    (-,-) 
  fopt4310/Y            -       A->Y  F     BUFX12          2 11.7    37    86     389    (-,-) 
  g4180__9315/Y         -       B1->Y R     AOI22X4         1  9.9   123    73     462    (-,-) 
  g4254__6131/Y         -       A->Y  F     NAND2X8         1 10.0    82    89     550    (-,-) 
  g4152__7410/Y         -       B->Y  R     NOR2X8          1 10.0    69    61     611    (-,-) 
  g4146__9945/Y         -       B->Y  F     NAND2X8         1  9.8    74    64     675    (-,-) 
  g4139__7482/Y         -       A->Y  R     NOR2X8          2 12.0    78    70     746    (-,-) 
  g4135__6131/Y         -       B->Y  R     CLKAND2X12      2 13.3    40    99     844    (-,-) 
  g4131__3680/Y         -       B->Y  F     NOR2X8          1 18.1    63    44     888    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20      15 75.1    69    58     946    (-,-) 
  g4114__7482/Y         -       B1->Y F     AOI22X4         1  5.4   114    68    1014    (-,-) 
  g4096__8428/Y         -       B0->Y R     OAI21X2         1  4.6   109    68    1082    (-,-) 
  LED_reg[13]/D         -       -     R     DFFRHQX4        1    -     -     0    1082    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 4: VIOLATED (-17 ps) Setup Check with Pin LED_reg[4]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     136                  
     Required Time:=    1064                  
      Launch Clock:-       0                  
         Data Path:-    1082                  
             Slack:=     -17                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)      20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8        5 21.9    67   303     303    (-,-) 
  fopt4310/Y            -       A->Y  F     BUFX12          2 11.7    37    86     389    (-,-) 
  g4180__9315/Y         -       B1->Y R     AOI22X4         1  9.9   123    73     462    (-,-) 
  g4254__6131/Y         -       A->Y  F     NAND2X8         1 10.0    82    89     550    (-,-) 
  g4152__7410/Y         -       B->Y  R     NOR2X8          1 10.0    69    61     611    (-,-) 
  g4146__9945/Y         -       B->Y  F     NAND2X8         1  9.8    74    64     675    (-,-) 
  g4139__7482/Y         -       A->Y  R     NOR2X8          2 12.0    78    70     746    (-,-) 
  g4135__6131/Y         -       B->Y  R     CLKAND2X12      2 13.3    40    99     844    (-,-) 
  g4131__3680/Y         -       B->Y  F     NOR2X8          1 18.1    63    44     888    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20      15 75.1    69    58     946    (-,-) 
  g4105__6417/Y         -       B1->Y F     AOI22X4         1  5.4   114    68    1014    (-,-) 
  g4094__6260/Y         -       B0->Y R     OAI21X2         1  4.6   109    68    1082    (-,-) 
  LED_reg[4]/D          -       -     R     DFFRHQX4        1    -     -     0    1082    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 5: VIOLATED (-17 ps) Setup Check with Pin LED_reg[2]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     136                  
     Required Time:=    1064                  
      Launch Clock:-       0                  
         Data Path:-    1082                  
             Slack:=     -17                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)      20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8        5 21.9    67   303     303    (-,-) 
  fopt4310/Y            -       A->Y  F     BUFX12          2 11.7    37    86     389    (-,-) 
  g4180__9315/Y         -       B1->Y R     AOI22X4         1  9.9   123    73     462    (-,-) 
  g4254__6131/Y         -       A->Y  F     NAND2X8         1 10.0    82    89     550    (-,-) 
  g4152__7410/Y         -       B->Y  R     NOR2X8          1 10.0    69    61     611    (-,-) 
  g4146__9945/Y         -       B->Y  F     NAND2X8         1  9.8    74    64     675    (-,-) 
  g4139__7482/Y         -       A->Y  R     NOR2X8          2 12.0    78    70     746    (-,-) 
  g4135__6131/Y         -       B->Y  R     CLKAND2X12      2 13.3    40    99     844    (-,-) 
  g4131__3680/Y         -       B->Y  F     NOR2X8          1 18.1    63    44     888    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20      15 75.1    69    58     946    (-,-) 
  g4118__9945/Y         -       B1->Y F     AOI22X4         1  5.4   114    68    1014    (-,-) 
  g4098__2398/Y         -       B0->Y R     OAI21X2         1  4.6   109    68    1082    (-,-) 
  LED_reg[2]/D          -       -     R     DFFRHQX4        1    -     -     0    1082    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 6: VIOLATED (-17 ps) Setup Check with Pin LED_reg[12]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     136                  
     Required Time:=    1064                  
      Launch Clock:-       0                  
         Data Path:-    1082                  
             Slack:=     -17                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)      20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8        5 21.9    67   303     303    (-,-) 
  fopt4310/Y            -       A->Y  F     BUFX12          2 11.7    37    86     389    (-,-) 
  g4180__9315/Y         -       B1->Y R     AOI22X4         1  9.9   123    73     462    (-,-) 
  g4254__6131/Y         -       A->Y  F     NAND2X8         1 10.0    82    89     550    (-,-) 
  g4152__7410/Y         -       B->Y  R     NOR2X8          1 10.0    69    61     611    (-,-) 
  g4146__9945/Y         -       B->Y  F     NAND2X8         1  9.8    74    64     675    (-,-) 
  g4139__7482/Y         -       A->Y  R     NOR2X8          2 12.0    78    70     746    (-,-) 
  g4135__6131/Y         -       B->Y  R     CLKAND2X12      2 13.3    40    99     844    (-,-) 
  g4131__3680/Y         -       B->Y  F     NOR2X8          1 18.1    63    44     888    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20      15 75.1    69    58     946    (-,-) 
  g4113__9315/Y         -       B1->Y F     AOI22X4         1  5.4   114    68    1014    (-,-) 
  g4095__4319/Y         -       B0->Y R     OAI21X2         1  4.6   109    68    1082    (-,-) 
  LED_reg[12]/D         -       -     R     DFFRHQX4        1    -     -     0    1082    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 7: VIOLATED (-17 ps) Setup Check with Pin LED_reg[1]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     136                  
     Required Time:=    1064                  
      Launch Clock:-       0                  
         Data Path:-    1082                  
             Slack:=     -17                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)      20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8        5 21.9    67   303     303    (-,-) 
  fopt4310/Y            -       A->Y  F     BUFX12          2 11.7    37    86     389    (-,-) 
  g4180__9315/Y         -       B1->Y R     AOI22X4         1  9.9   123    73     462    (-,-) 
  g4254__6131/Y         -       A->Y  F     NAND2X8         1 10.0    82    89     550    (-,-) 
  g4152__7410/Y         -       B->Y  R     NOR2X8          1 10.0    69    61     611    (-,-) 
  g4146__9945/Y         -       B->Y  F     NAND2X8         1  9.8    74    64     675    (-,-) 
  g4139__7482/Y         -       A->Y  R     NOR2X8          2 12.0    78    70     746    (-,-) 
  g4135__6131/Y         -       B->Y  R     CLKAND2X12      2 13.3    40    99     844    (-,-) 
  g4131__3680/Y         -       B->Y  F     NOR2X8          1 18.1    63    44     888    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20      15 75.1    69    58     946    (-,-) 
  g4117__4733/Y         -       B1->Y F     AOI22X4         1  5.4   114    68    1014    (-,-) 
  g4097__5526/Y         -       B0->Y R     OAI21X2         1  4.6   109    68    1082    (-,-) 
  LED_reg[1]/D          -       -     R     DFFRHQX4        1    -     -     0    1082    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 8: VIOLATED (-17 ps) Setup Check with Pin LED_reg[10]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     136                  
     Required Time:=    1064                  
      Launch Clock:-       0                  
         Data Path:-    1082                  
             Slack:=     -17                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)      20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8        5 21.9    67   303     303    (-,-) 
  fopt4310/Y            -       A->Y  F     BUFX12          2 11.7    37    86     389    (-,-) 
  g4180__9315/Y         -       B1->Y R     AOI22X4         1  9.9   123    73     462    (-,-) 
  g4254__6131/Y         -       A->Y  F     NAND2X8         1 10.0    82    89     550    (-,-) 
  g4152__7410/Y         -       B->Y  R     NOR2X8          1 10.0    69    61     611    (-,-) 
  g4146__9945/Y         -       B->Y  F     NAND2X8         1  9.8    74    64     675    (-,-) 
  g4139__7482/Y         -       A->Y  R     NOR2X8          2 12.0    78    70     746    (-,-) 
  g4135__6131/Y         -       B->Y  R     CLKAND2X12      2 13.3    40    99     844    (-,-) 
  g4131__3680/Y         -       B->Y  F     NOR2X8          1 18.1    63    44     888    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20      15 75.1    69    58     946    (-,-) 
  g4119__2883/Y         -       B1->Y F     AOI22X4         1  5.4   114    68    1014    (-,-) 
  g4083__2802/Y         -       B0->Y R     OAI21X2         1  4.6   109    68    1082    (-,-) 
  LED_reg[10]/D         -       -     R     DFFRHQX4        1    -     -     0    1082    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 9: VIOLATED (-17 ps) Setup Check with Pin LED_reg[0]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     136                  
     Required Time:=    1064                  
      Launch Clock:-       0                  
         Data Path:-    1081                  
             Slack:=     -17                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)      20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8        5 21.9    67   303     303    (-,-) 
  fopt4310/Y            -       A->Y  F     BUFX12          2 11.7    37    86     389    (-,-) 
  g4180__9315/Y         -       B1->Y R     AOI22X4         1  9.9   123    73     462    (-,-) 
  g4254__6131/Y         -       A->Y  F     NAND2X8         1 10.0    82    89     550    (-,-) 
  g4152__7410/Y         -       B->Y  R     NOR2X8          1 10.0    69    61     611    (-,-) 
  g4146__9945/Y         -       B->Y  F     NAND2X8         1  9.8    74    64     675    (-,-) 
  g4139__7482/Y         -       A->Y  R     NOR2X8          2 12.0    78    70     746    (-,-) 
  g4135__6131/Y         -       B->Y  R     CLKAND2X12      2 13.3    40    99     844    (-,-) 
  g4131__3680/Y         -       B->Y  F     NOR2X8          1 18.1    63    44     888    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20      15 75.1    69    58     946    (-,-) 
  g4104__7410/Y         -       A1->Y F     AOI21X4         1  5.4    88    78    1024    (-,-) 
  g4100__1617/Y         -       B0->Y R     OAI21X2         1  4.6   109    58    1081    (-,-) 
  LED_reg[0]/D          -       -     R     DFFRHQX4        1    -     -     0    1081    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 10: VIOLATED (-9 ps) Setup Check with Pin LED_reg[11]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     126                  
     Required Time:=    1074                  
      Launch Clock:-       0                  
         Data Path:-    1083                  
             Slack:=      -9                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)      20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8        5 21.9    67   303     303    (-,-) 
  fopt4310/Y            -       A->Y  F     BUFX12          2 11.7    37    86     389    (-,-) 
  g4180__9315/Y         -       B1->Y R     AOI22X4         1  9.9   123    73     462    (-,-) 
  g4254__6131/Y         -       A->Y  F     NAND2X8         1 10.0    82    89     550    (-,-) 
  g4152__7410/Y         -       B->Y  R     NOR2X8          1 10.0    69    61     611    (-,-) 
  g4146__9945/Y         -       B->Y  F     NAND2X8         1  9.8    74    64     675    (-,-) 
  g4139__7482/Y         -       A->Y  R     NOR2X8          2 12.0    78    70     746    (-,-) 
  g4135__6131/Y         -       B->Y  R     CLKAND2X12      2 13.3    40    99     844    (-,-) 
  g4131__3680/Y         -       B->Y  F     NOR2X8          1 18.1    63    44     888    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20      15 75.1    69    58     946    (-,-) 
  g4112__6161/Y         -       B1->Y F     AOI22X4         1  6.8   125    74    1020    (-,-) 
  g4092__6783/Y         -       B0->Y R     OAI21X4         1  4.6    78    63    1083    (-,-) 
  LED_reg[11]/D         -       -     R     DFFRHQX4        1    -     -     0    1083    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 11: VIOLATED (-9 ps) Setup Check with Pin LED_reg[3]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     126                  
     Required Time:=    1074                  
      Launch Clock:-       0                  
         Data Path:-    1083                  
             Slack:=      -9                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)      20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8        5 21.9    67   303     303    (-,-) 
  fopt4310/Y            -       A->Y  F     BUFX12          2 11.7    37    86     389    (-,-) 
  g4180__9315/Y         -       B1->Y R     AOI22X4         1  9.9   123    73     462    (-,-) 
  g4254__6131/Y         -       A->Y  F     NAND2X8         1 10.0    82    89     550    (-,-) 
  g4152__7410/Y         -       B->Y  R     NOR2X8          1 10.0    69    61     611    (-,-) 
  g4146__9945/Y         -       B->Y  F     NAND2X8         1  9.8    74    64     675    (-,-) 
  g4139__7482/Y         -       A->Y  R     NOR2X8          2 12.0    78    70     746    (-,-) 
  g4135__6131/Y         -       B->Y  R     CLKAND2X12      2 13.3    40    99     844    (-,-) 
  g4131__3680/Y         -       B->Y  F     NOR2X8          1 18.1    63    44     888    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20      15 75.1    69    58     946    (-,-) 
  g4111__2346/Y         -       B1->Y F     AOI22X4         1  6.8   125    74    1020    (-,-) 
  g4099__5122/Y         -       B0->Y R     OAI21X4         1  4.6    78    63    1083    (-,-) 
  LED_reg[3]/D          -       -     R     DFFRHQX8        1    -     -     0    1083    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 12: VIOLATED (-8 ps) Setup Check with Pin LED_reg[7]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     126                  
     Required Time:=    1074                  
      Launch Clock:-       0                  
         Data Path:-    1083                  
             Slack:=      -8                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)      20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8        5 21.9    67   303     303    (-,-) 
  fopt4310/Y            -       A->Y  F     BUFX12          2 11.7    37    86     389    (-,-) 
  g4180__9315/Y         -       B1->Y R     AOI22X4         1  9.9   123    73     462    (-,-) 
  g4254__6131/Y         -       A->Y  F     NAND2X8         1 10.0    82    89     550    (-,-) 
  g4152__7410/Y         -       B->Y  R     NOR2X8          1 10.0    69    61     611    (-,-) 
  g4146__9945/Y         -       B->Y  F     NAND2X8         1  9.8    74    64     675    (-,-) 
  g4139__7482/Y         -       A->Y  R     NOR2X8          2 12.0    78    70     746    (-,-) 
  g4135__6131/Y         -       B->Y  R     CLKAND2X12      2 13.3    40    99     844    (-,-) 
  g4131__3680/Y         -       B->Y  F     NOR2X8          1 18.1    63    44     888    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20      15 75.1    69    58     946    (-,-) 
  g4108__5107/Y         -       B1->Y F     AOI22X4         1  6.8   125    74    1020    (-,-) 
  g4088__6131/Y         -       B0->Y R     OAI21X4         1  4.6    77    63    1083    (-,-) 
  LED_reg[7]/D          -       -     R     DFFRHQX4        1    -     -     0    1083    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 13: VIOLATED (-8 ps) Setup Check with Pin LED_reg[5]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     126                  
     Required Time:=    1074                  
      Launch Clock:-       0                  
         Data Path:-    1083                  
             Slack:=      -8                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)      20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8        5 21.9    67   303     303    (-,-) 
  fopt4310/Y            -       A->Y  F     BUFX12          2 11.7    37    86     389    (-,-) 
  g4180__9315/Y         -       B1->Y R     AOI22X4         1  9.9   123    73     462    (-,-) 
  g4254__6131/Y         -       A->Y  F     NAND2X8         1 10.0    82    89     550    (-,-) 
  g4152__7410/Y         -       B->Y  R     NOR2X8          1 10.0    69    61     611    (-,-) 
  g4146__9945/Y         -       B->Y  F     NAND2X8         1  9.8    74    64     675    (-,-) 
  g4139__7482/Y         -       A->Y  R     NOR2X8          2 12.0    78    70     746    (-,-) 
  g4135__6131/Y         -       B->Y  R     CLKAND2X12      2 13.3    40    99     844    (-,-) 
  g4131__3680/Y         -       B->Y  F     NOR2X8          1 18.1    63    44     888    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20      15 75.1    69    58     946    (-,-) 
  g4106__5477/Y         -       B1->Y F     AOI22X4         1  6.8   125    74    1020    (-,-) 
  g4086__8246/Y         -       B0->Y R     OAI21X4         1  4.6    77    63    1083    (-,-) 
  LED_reg[5]/D          -       -     R     DFFRHQX8        1    -     -     0    1083    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 14: VIOLATED (-8 ps) Setup Check with Pin LED_reg[14]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     126                  
     Required Time:=    1074                  
      Launch Clock:-       0                  
         Data Path:-    1083                  
             Slack:=      -8                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)      20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8        5 21.9    67   303     303    (-,-) 
  fopt4310/Y            -       A->Y  F     BUFX12          2 11.7    37    86     389    (-,-) 
  g4180__9315/Y         -       B1->Y R     AOI22X4         1  9.9   123    73     462    (-,-) 
  g4254__6131/Y         -       A->Y  F     NAND2X8         1 10.0    82    89     550    (-,-) 
  g4152__7410/Y         -       B->Y  R     NOR2X8          1 10.0    69    61     611    (-,-) 
  g4146__9945/Y         -       B->Y  F     NAND2X8         1  9.8    74    64     675    (-,-) 
  g4139__7482/Y         -       A->Y  R     NOR2X8          2 12.0    78    70     746    (-,-) 
  g4135__6131/Y         -       B->Y  R     CLKAND2X12      2 13.3    40    99     844    (-,-) 
  g4131__3680/Y         -       B->Y  F     NOR2X8          1 18.1    63    44     888    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20      15 75.1    69    58     946    (-,-) 
  g4115__5115/Y         -       B1->Y F     AOI22X4         1  6.8   125    74    1020    (-,-) 
  g4093__5107/Y         -       B0->Y R     OAI21X4         1  4.6    77    63    1083    (-,-) 
  LED_reg[14]/D         -       -     R     DFFRHQX8        1    -     -     0    1083    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 15: VIOLATED (-8 ps) Setup Check with Pin LED_reg[9]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     126                  
     Required Time:=    1074                  
      Launch Clock:-       0                  
         Data Path:-    1083                  
             Slack:=      -8                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)      20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8        5 21.9    67   303     303    (-,-) 
  fopt4310/Y            -       A->Y  F     BUFX12          2 11.7    37    86     389    (-,-) 
  g4180__9315/Y         -       B1->Y R     AOI22X4         1  9.9   123    73     462    (-,-) 
  g4254__6131/Y         -       A->Y  F     NAND2X8         1 10.0    82    89     550    (-,-) 
  g4152__7410/Y         -       B->Y  R     NOR2X8          1 10.0    69    61     611    (-,-) 
  g4146__9945/Y         -       B->Y  F     NAND2X8         1  9.8    74    64     675    (-,-) 
  g4139__7482/Y         -       A->Y  R     NOR2X8          2 12.0    78    70     746    (-,-) 
  g4135__6131/Y         -       B->Y  R     CLKAND2X12      2 13.3    40    99     844    (-,-) 
  g4131__3680/Y         -       B->Y  F     NOR2X8          1 18.1    63    44     888    (-,-) 
  g4127/Y               -       A->Y  R     CLKINVX20      15 75.1    69    58     946    (-,-) 
  g4102__1666/Y         -       B1->Y F     AOI22X4         1  6.8   125    74    1020    (-,-) 
  g4084__3680/Y         -       B0->Y R     OAI21X4         1  4.6    77    63    1083    (-,-) 
  LED_reg[9]/D          -       -     R     DFFRHQX8        1    -     -     0    1083    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 16: MET (7 ps) Setup Check with Pin min_max_key_reg[1]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) min_max_key_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     127                  
     Required Time:=    1073                  
      Launch Clock:-       0                  
         Data Path:-    1066                  
             Slack:=       7                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  LED_reg[0]/CK        -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[0]/Q         -       CK->Q R     DFFRHQX4       4 21.2   107   299     299    (-,-) 
  g4182__8428/Y        -       A->Y  F     NAND2X4        1  8.5   100    96     396    (-,-) 
  g4169__6131/Y        -       B->Y  R     NOR2X6         1 10.0    82    73     468    (-,-) 
  g4166__6783/Y        -       B->Y  F     NAND2X8        2 10.3    78    69     538    (-,-) 
  g4145__1666/Y        -       A1->Y R     AOI21X4        1 10.0   110    93     631    (-,-) 
  g4140__6161/Y        -       B->Y  F     NAND2X8        2 12.7    91    84     714    (-,-) 
  g4136__5115/Y        -       B->Y  R     NOR2X8         4 18.0   100    79     793    (-,-) 
  g4124__8246/Y        -       B->Y  F     NAND2X1        1  7.0   254   169     962    (-,-) 
  g4304__5115/Y        -       B0->Y R     OAI2BB1X4      1  4.6    80   104    1066    (-,-) 
  min_max_key_reg[1]/D -       -     R     DFFRHQX8       1    -     -     0    1066    (-,-) 
#---------------------------------------------------------------------------------------------



Path 17: MET (13 ps) Setup Check with Pin state_reg[0]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     114                  
     Required Time:=    1086                  
      Launch Clock:-       0                  
         Data Path:-    1073                  
             Slack:=      13                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)      20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFRHQX8        5 21.9    67   303     303    (-,-) 
  fopt4310/Y            -       A->Y  F     BUFX12          2 11.7    37    86     389    (-,-) 
  g4180__9315/Y         -       B1->Y R     AOI22X4         1  9.9   123    73     462    (-,-) 
  g4254__6131/Y         -       A->Y  F     NAND2X8         1 10.0    82    89     550    (-,-) 
  g4152__7410/Y         -       B->Y  R     NOR2X8          1 10.0    69    61     611    (-,-) 
  g4146__9945/Y         -       B->Y  F     NAND2X8         1  9.8    74    64     675    (-,-) 
  g4139__7482/Y         -       A->Y  R     NOR2X8          2 12.0    78    70     746    (-,-) 
  g4135__6131/Y         -       B->Y  R     CLKAND2X12      2 13.3    40    99     844    (-,-) 
  g4133/Y               -       A->Y  F     INVX2           2  9.4    87    61     905    (-,-) 
  g4122__8428/Y         -       A1->Y F     AO21X1          1  4.6    99   168    1073    (-,-) 
  state_reg[0]/D        -       -     F     DFFSRHQX4       1    -     -     0    1073    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 18: MET (13 ps) Setup Check with Pin LED_reg[15]/CK->D
          Group: clk
     Startpoint: (R) FLICK
          Clock: (R) clk
       Endpoint: (R) LED_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     126                  
     Required Time:=    1074                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     461                  
             Slack:=      13                  

Exceptions/Constraints:
  input_delay             600             bound_flasher_gate.s_line_6 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  FLICK          -       -     R     (arrival)       1 10.0     0     0     600    (-,-) 
  g4189__5477/Y  -       B->Y  F     NAND2X8         2 14.8    93    53     653    (-,-) 
  g4138__4733/Y  -       B->Y  R     NOR2X6          1  7.2    68    63     716    (-,-) 
  g4137__1881/Y  -       B->Y  R     CLKAND2X12      4 16.0    43    98     814    (-,-) 
  g4129__5122/Y  -       B->Y  F     NOR2X6          1 10.0    52    40     854    (-,-) 
  g4123__5526/Y  -       B->Y  R     NOR2X8          1 18.1   102    66     920    (-,-) 
  g4121/Y        -       A->Y  F     CLKINVX20      16 67.4    74    75     994    (-,-) 
  g4101__1881/Y  -       A1->Y R     OAI21X4         1  4.6    77    67    1061    (-,-) 
  LED_reg[15]/D  -       -     R     DFFRHQX4        1    -     -     0    1061    (-,-) 
#----------------------------------------------------------------------------------------



Path 19: MET (16 ps) Setup Check with Pin state_reg[1]/CK->D
          Group: clk
     Startpoint: (R) FLICK
          Clock: (R) clk
       Endpoint: (R) state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     121                  
     Required Time:=    1079                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     463                  
             Slack:=      16                  

Exceptions/Constraints:
  input_delay             600             bound_flasher_gate.s_line_6 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  FLICK          -       -      R     (arrival)       1 10.0     0     0     600    (-,-) 
  g4189__5477/Y  -       B->Y   F     NAND2X8         2 14.8    93    53     653    (-,-) 
  g4138__4733/Y  -       B->Y   R     NOR2X6          1  7.2    68    63     716    (-,-) 
  g4137__1881/Y  -       B->Y   R     CLKAND2X12      4 16.0    43    98     814    (-,-) 
  g4130__6783/Y  -       C->Y   R     OR3X4           3 10.0    60   101     915    (-,-) 
  g4302__1881/Y  -       A1N->Y R     OAI2BB1X4       1  4.6    60   148    1063    (-,-) 
  state_reg[1]/D -       -      R     DFFRHQX4        1    -     -     0    1063    (-,-) 
#-----------------------------------------------------------------------------------------



Path 20: MET (83 ps) Setup Check with Pin min_max_key_reg[0]/CK->SI
          Group: clk
     Startpoint: (R) FLICK
          Clock: (R) clk
       Endpoint: (R) min_max_key_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     202                  
     Required Time:=     998                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     315                  
             Slack:=      83                  

Exceptions/Constraints:
  input_delay             600             bound_flasher_gate.s_line_6 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  FLICK                 -       -     R     (arrival)       1 10.0     0     0     600    (-,-) 
  g4189__5477/Y         -       B->Y  F     NAND2X8         2 14.8    93    53     653    (-,-) 
  g4138__4733/Y         -       B->Y  R     NOR2X6          1  7.2    68    63     716    (-,-) 
  g4137__1881/Y         -       B->Y  R     CLKAND2X12      4 16.0    43    98     814    (-,-) 
  g4130__6783/Y         -       C->Y  R     OR3X4           3 10.0    60   101     915    (-,-) 
  min_max_key_reg[0]/SI -       -     R     SDFFRHQX4       3    -     -     0     915    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 21: MET (134 ps) Late External Delay Assertion at pin LED[13]
          Group: clk
     Startpoint: (R) LED_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) LED[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=     134                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_2_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[13]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[13]/Q  -       CK->Q R     DFFRHQX4       4 20.5   104   298     298    (-,-) 
  fopt4283/Y     -       A->Y  R     BUFX6          2 10.1    42    98     396    (-,-) 
  fopt4282/Y     -       A->Y  R     BUFX6          2  7.2    35    71     466    (-,-) 
  LED[13]        -       -     R     (port)         -    -     -     0     466    (-,-) 
#---------------------------------------------------------------------------------------



Path 22: MET (138 ps) Late External Delay Assertion at pin LED[4]
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) LED[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     462                  
             Slack:=     138                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_11_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[4]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[4]/Q   -       CK->Q R     DFFRHQX4       2 11.5    73   281     281    (-,-) 
  fopt4266/Y     -       A->Y  F     CLKINVX4       2 11.7    63    59     339    (-,-) 
  fopt4265/Y     -       A->Y  R     CLKINVX4       2 10.4    52    48     387    (-,-) 
  fopt4264/Y     -       A->Y  R     BUFX6          2  7.2    35    74     462    (-,-) 
  LED[4]         -       -     R     (port)         -    -     -     0     462    (-,-) 
#---------------------------------------------------------------------------------------



Path 23: MET (151 ps) Late External Delay Assertion at pin LED[7]
          Group: clk
     Startpoint: (R) LED_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) LED[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     449                  
             Slack:=     151                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_8_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[7]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[7]/Q   -       CK->Q R     DFFRHQX4       2 14.5    83   286     286    (-,-) 
  fopt4300/Y     -       A->Y  F     CLKINVX6       2 14.1    57    58     345    (-,-) 
  fopt4299/Y     -       A->Y  R     CLKINVX8       2 10.4    34    36     381    (-,-) 
  fopt4298/Y     -       A->Y  R     BUFX6          2  7.2    35    68     449    (-,-) 
  LED[7]         -       -     R     (port)         -    -     -     0     449    (-,-) 
#---------------------------------------------------------------------------------------



Path 24: MET (166 ps) Late External Delay Assertion at pin LED[12]
          Group: clk
     Startpoint: (R) LED_reg[12]/CK
          Clock: (R) clk
       Endpoint: (R) LED[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     434                  
             Slack:=     166                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_3_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[12]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[12]/Q  -       CK->Q R     DFFRHQX4       3 21.0   106   299     299    (-,-) 
  fopt4278/Y     -       A->Y  F     CLKINVX3       2 10.4    76    76     375    (-,-) 
  fopt4277/Y     -       A->Y  R     CLKINVX2       2  7.2    64    60     434    (-,-) 
  LED[12]        -       -     R     (port)         -    -     -     0     434    (-,-) 
#---------------------------------------------------------------------------------------



Path 25: MET (166 ps) Late External Delay Assertion at pin LED[0]
          Group: clk
     Startpoint: (R) LED_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) LED[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     434                  
             Slack:=     166                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_15_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[0]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[0]/Q   -       CK->Q R     DFFRHQX4       4 21.2   107   299     299    (-,-) 
  fopt4257/Y     -       A->Y  F     CLKINVX3       2 10.2    74    76     375    (-,-) 
  fopt4256/Y     -       A->Y  R     CLKINVX2       2  7.2    64    59     434    (-,-) 
  LED[0]         -       -     R     (port)         -    -     -     0     434    (-,-) 
#---------------------------------------------------------------------------------------



Path 26: MET (174 ps) Late External Delay Assertion at pin LED[2]
          Group: clk
     Startpoint: (R) LED_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) LED[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=     174                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_13_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[2]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[2]/Q   -       CK->Q R     DFFRHQX4       4 25.7   123   308     308    (-,-) 
  fopt4288/Y     -       A->Y  F     CLKINVX6       2 10.2    54    67     375    (-,-) 
  fopt4287/Y     -       A->Y  R     CLKINVX2       2  7.2    63    52     426    (-,-) 
  LED[2]         -       -     R     (port)         -    -     -     0     426    (-,-) 
#---------------------------------------------------------------------------------------



Path 27: MET (193 ps) Setup Check with Pin min_max_key_reg[0]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) min_max_key_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     214                  
     Required Time:=     986                  
      Launch Clock:-       0                  
         Data Path:-     793                  
             Slack:=     193                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  LED_reg[0]/CK        -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[0]/Q         -       CK->Q R     DFFRHQX4       4 21.2   107   299     299    (-,-) 
  g4182__8428/Y        -       A->Y  F     NAND2X4        1  8.5   100    96     396    (-,-) 
  g4169__6131/Y        -       B->Y  R     NOR2X6         1 10.0    82    73     468    (-,-) 
  g4166__6783/Y        -       B->Y  F     NAND2X8        2 10.3    78    69     538    (-,-) 
  g4145__1666/Y        -       A1->Y R     AOI21X4        1 10.0   110    93     631    (-,-) 
  g4140__6161/Y        -       B->Y  F     NAND2X8        2 12.7    91    84     714    (-,-) 
  g4136__5115/Y        -       B->Y  R     NOR2X8         4 18.0   100    79     793    (-,-) 
  min_max_key_reg[0]/D -       -     R     SDFFRHQX4      4    -     -     0     793    (-,-) 
#---------------------------------------------------------------------------------------------



Path 28: MET (197 ps) Late External Delay Assertion at pin LED[9]
          Group: clk
     Startpoint: (R) LED_reg[9]/CK
          Clock: (R) clk
       Endpoint: (R) LED[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=     197                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_6_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[9]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[9]/Q   -       CK->Q R     DFFRHQX8       3 21.6    70   310     310    (-,-) 
  fopt4314/Y     -       A->Y  F     CLKINVX8       2 11.9    41    46     356    (-,-) 
  fopt4313/Y     -       A->Y  R     CLKINVX2       2  7.2    62    47     403    (-,-) 
  LED[9]         -       -     R     (port)         -    -     -     0     403    (-,-) 
#---------------------------------------------------------------------------------------



Path 29: MET (199 ps) Late External Delay Assertion at pin LED[15]
          Group: clk
     Startpoint: (R) LED_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) LED[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     401                  
             Slack:=     199                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[15]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[15]/Q  -       CK->Q R     DFFRHQX4       3 16.7    91   291     291    (-,-) 
  fopt4274/Y     -       A->Y  F     CLKINVX4       2  8.7    53    59     350    (-,-) 
  fopt4273/Y     -       A->Y  R     CLKINVX2       2  7.2    63    51     401    (-,-) 
  LED[15]        -       -     R     (port)         -    -     -     0     401    (-,-) 
#---------------------------------------------------------------------------------------



Path 30: MET (205 ps) Late External Delay Assertion at pin LED[1]
          Group: clk
     Startpoint: (R) LED_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     395                  
             Slack:=     205                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_14_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[1]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[1]/Q   -       CK->Q R     DFFRHQX4       2 13.0    78   284     284    (-,-) 
  fopt4261/Y     -       A->Y  F     INVX6          3 15.1    59    58     342    (-,-) 
  fopt4260/Y     -       A->Y  R     CLKINVX2       2  7.2    63    53     395    (-,-) 
  LED[1]         -       -     R     (port)         -    -     -     0     395    (-,-) 
#---------------------------------------------------------------------------------------



Path 31: MET (205 ps) Late External Delay Assertion at pin LED[10]
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     395                  
             Slack:=     205                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_5_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q R     DFFRHQX4       2 15.7    88   289     289    (-,-) 
  fopt4270/Y     -       A->Y  F     CLKINVX8       3 15.3    51    55     344    (-,-) 
  fopt4269/Y     -       A->Y  R     CLKINVX2       2  7.2    62    50     395    (-,-) 
  LED[10]        -       -     R     (port)         -    -     -     0     395    (-,-) 
#---------------------------------------------------------------------------------------



Path 32: MET (207 ps) Late External Delay Assertion at pin LED[14]
          Group: clk
     Startpoint: (R) LED_reg[14]/CK
          Clock: (R) clk
       Endpoint: (R) LED[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     393                  
             Slack:=     207                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_1_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[14]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[14]/Q  -       CK->Q R     DFFRHQX8       4 22.6    72   311     311    (-,-) 
  fopt4292/Y     -       A->Y  R     BUFX6          2  7.2    35    82     393    (-,-) 
  LED[14]        -       -     R     (port)         -    -     -     0     393    (-,-) 
#---------------------------------------------------------------------------------------



Path 33: MET (278 ps) Late External Delay Assertion at pin LED[8]
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (R) LED[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=     278                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_7_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[8]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[8]/Q   -       CK->Q R     DFFRHQX8       7 33.1    90   322     322    (-,-) 
  LED[8]         -       -     R     (port)         -    -     -     0     322    (-,-) 
#---------------------------------------------------------------------------------------



Path 34: MET (280 ps) Late External Delay Assertion at pin LED[6]
          Group: clk
     Startpoint: (R) LED_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) LED[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=     280                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_9_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[6]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[6]/Q   -       CK->Q R     DFFRHQX8       7 31.6    88   320     320    (-,-) 
  LED[6]         -       -     R     (port)         -    -     -     0     320    (-,-) 
#---------------------------------------------------------------------------------------



Path 35: MET (284 ps) Late External Delay Assertion at pin LED[5]
          Group: clk
     Startpoint: (R) LED_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) LED[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     316                  
             Slack:=     284                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_10_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[5]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[5]/Q   -       CK->Q R     DFFRHQX8       6 27.2    80   316     316    (-,-) 
  LED[5]         -       -     R     (port)         -    -     -     0     316    (-,-) 
#---------------------------------------------------------------------------------------



Path 36: MET (290 ps) Late External Delay Assertion at pin LED[3]
          Group: clk
     Startpoint: (R) LED_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) LED[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=     290                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_12_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[3]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[3]/Q   -       CK->Q R     DFFRHQX8       5 21.9    71   310     310    (-,-) 
  LED[3]         -       -     R     (port)         -    -     -     0     310    (-,-) 
#---------------------------------------------------------------------------------------



Path 37: MET (313 ps) Late External Delay Assertion at pin LED[11]
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     287                  
             Slack:=     313                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_4_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q R     DFFRHQX4       4 14.8    84   287     287    (-,-) 
  LED[11]        -       -     R     (port)         -    -     -     0     287    (-,-) 
#---------------------------------------------------------------------------------------



Path 38: MET (671 ps) Setup Check with Pin min_max_key_reg[0]/CK->SE
          Group: clk
     Startpoint: (R) min_max_key_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) min_max_key_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     241                  
     Required Time:=     959                  
      Launch Clock:-       0                  
         Data Path:-     288                  
             Slack:=     671                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[0]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[0]/Q  -       CK->Q F     SDFFRHQX4      4 15.7    83   288     288    (-,-) 
  min_max_key_reg[0]/SE -       -     F     SDFFRHQX4      4    -     -     0     288    (-,-) 
#----------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

