Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: pomiarT.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pomiarT.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pomiarT"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : pomiarT
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika-Cyfrowa/lab7_pomiarT/ver1/vhdl1.vhd" in Library work.
Architecture behaviour of Entity binary_bcd is up to date.
Compiling vhdl file "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika-Cyfrowa/lab7_pomiarT/ver1/debounce.vhd" in Library work.
Architecture behav of Entity debounce is up to date.
Compiling vhdl file "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika-Cyfrowa/lab7_pomiarT/ver1/sel5x32_1x32v2.vhd" in Library work.
Architecture behav_sel5x32_1x32 of Entity sel5x32_1x32 is up to date.
Compiling vhdl file "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika-Cyfrowa/lab7_pomiarT/ver1/led4_driver.vhd" in Library work.
Architecture behavioral of Entity led4_driver is up to date.
Compiling vhdl file "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika-Cyfrowa/lab7_pomiarT/ver1/sig_gen_01Hz.vhd" in Library work.
Architecture behav_sig_gen_100hz of Entity sig_gen_100hz is up to date.
Compiling vhdl file "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika-Cyfrowa/lab7_pomiarT/ver1/selpos.vhd" in Library work.
Architecture behav_selpos of Entity selpos is up to date.
Compiling vhdl file "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika-Cyfrowa/lab7_pomiarT/ver1/pomiarT.vhf" in Library work.
Architecture behavioral of Entity cc16ce_mxilinx_pomiart is up to date.
Architecture behavioral of Entity pomiart is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <pomiarT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <binary_bcd> in library <work> (architecture <behaviour>) with generics.
	N = 32

Analyzing hierarchy for entity <debounce> in library <work> (architecture <behav>).

Analyzing hierarchy for entity <CC16CE_MXILINX_pomiarT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sel5x32_1x32> in library <work> (architecture <behav_sel5x32_1x32>).

Analyzing hierarchy for entity <led4_driver> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sig_gen_100Hz> in library <work> (architecture <behav_sig_gen_100hz>) with generics.
	Fclk = 50000000

Analyzing hierarchy for entity <selpos> in library <work> (architecture <behav_selpos>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <pomiarT> in library <work> (Architecture <behavioral>).
    Set user-defined property "LOC =  B8" for signal <clk> in unit <pomiarT>.
    Set user-defined property "LOC =  E18" for signal <memory> in unit <pomiarT>.
    Set user-defined property "LOC =  H13" for signal <memoryswitch> in unit <pomiarT>.
    Set user-defined property "LOC =  D18" for signal <reset> in unit <pomiarT>.
    Set user-defined property "LOC =  G18" for signal <segswitch> in unit <pomiarT>.
    Set user-defined property "LOC =  B18" for signal <startstop> in unit <pomiarT>.
    Set user-defined property "LOC =  F15 C18 H17 F17" for signal <an> in unit <pomiarT>.
    Set user-defined property "LOC =  H14 J17 G14 D16 D17 F18 L18" for signal <sseg> in unit <pomiarT>.
WARNING:Xst:753 - "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika-Cyfrowa/lab7_pomiarT/ver1/pomiarT.vhf" line 641: Unconnected output port 'CEO' of component 'CC16CE_MXILINX_pomiarT'.
    Set user-defined property "HU_SET =  XLXI_12_0" for instance <XLXI_12> in unit <pomiarT>.
WARNING:Xst:753 - "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika-Cyfrowa/lab7_pomiarT/ver1/pomiarT.vhf" line 649: Unconnected output port 'CEO' of component 'CC16CE_MXILINX_pomiarT'.
WARNING:Xst:753 - "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika-Cyfrowa/lab7_pomiarT/ver1/pomiarT.vhf" line 649: Unconnected output port 'TC' of component 'CC16CE_MXILINX_pomiarT'.
    Set user-defined property "HU_SET =  XLXI_13_1" for instance <XLXI_13> in unit <pomiarT>.
Entity <pomiarT> analyzed. Unit <pomiarT> generated.

Analyzing generic Entity <binary_bcd> in library <work> (Architecture <behaviour>).
	N = 32
Entity <binary_bcd> analyzed. Unit <binary_bcd> generated.

Analyzing Entity <debounce> in library <work> (Architecture <behav>).
Entity <debounce> analyzed. Unit <debounce> generated.

Analyzing Entity <CC16CE_MXILINX_pomiarT> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <CC16CE_MXILINX_pomiarT>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <CC16CE_MXILINX_pomiarT>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <CC16CE_MXILINX_pomiarT>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <CC16CE_MXILINX_pomiarT>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <CC16CE_MXILINX_pomiarT>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <CC16CE_MXILINX_pomiarT>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <CC16CE_MXILINX_pomiarT>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <CC16CE_MXILINX_pomiarT>.
    Set user-defined property "INIT =  0" for instance <I_36_1095> in unit <CC16CE_MXILINX_pomiarT>.
    Set user-defined property "INIT =  0" for instance <I_36_1101> in unit <CC16CE_MXILINX_pomiarT>.
    Set user-defined property "INIT =  0" for instance <I_36_1102> in unit <CC16CE_MXILINX_pomiarT>.
    Set user-defined property "INIT =  0" for instance <I_36_1104> in unit <CC16CE_MXILINX_pomiarT>.
    Set user-defined property "INIT =  0" for instance <I_36_1113> in unit <CC16CE_MXILINX_pomiarT>.
    Set user-defined property "INIT =  0" for instance <I_36_1114> in unit <CC16CE_MXILINX_pomiarT>.
    Set user-defined property "INIT =  0" for instance <I_36_1116> in unit <CC16CE_MXILINX_pomiarT>.
    Set user-defined property "INIT =  0" for instance <I_36_1118> in unit <CC16CE_MXILINX_pomiarT>.
Entity <CC16CE_MXILINX_pomiarT> analyzed. Unit <CC16CE_MXILINX_pomiarT> generated.

Analyzing Entity <sel5x32_1x32> in library <work> (Architecture <behav_sel5x32_1x32>).
WARNING:Xst:819 - "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika-Cyfrowa/lab7_pomiarT/ver1/sel5x32_1x32v2.vhd" line 47: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <sel5x32_1x32> analyzed. Unit <sel5x32_1x32> generated.

Analyzing Entity <led4_driver> in library <work> (Architecture <behavioral>).
Entity <led4_driver> analyzed. Unit <led4_driver> generated.

Analyzing generic Entity <sig_gen_100Hz> in library <work> (Architecture <behav_sig_gen_100hz>).
	Fclk = 50000000
Entity <sig_gen_100Hz> analyzed. Unit <sig_gen_100Hz> generated.

Analyzing Entity <selpos> in library <work> (Architecture <behav_selpos>).
Entity <selpos> analyzed. Unit <selpos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <binary_bcd>.
    Related source file is "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika-Cyfrowa/lab7_pomiarT/ver1/vhdl1.vhd".
WARNING:Xst:646 - Signal <bcds_reg<39>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (falling_edge)       |
    | Power Up State     | start                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 40-bit register for signal <bcds>.
    Found 40-bit register for signal <bcds_out_reg>.
    Found 4-bit adder for signal <bcds_reg_11_8$add0000> created at line 84.
    Found 5-bit comparator greater for signal <bcds_reg_15$cmp_gt0000> created at line 82.
    Found 4-bit adder for signal <bcds_reg_15_12$add0000> created at line 82.
    Found 5-bit comparator greater for signal <bcds_reg_19$cmp_gt0000> created at line 80.
    Found 4-bit adder for signal <bcds_reg_19_16$add0000> created at line 80.
    Found 5-bit comparator greater for signal <bcds_reg_23$cmp_gt0000> created at line 78.
    Found 4-bit adder for signal <bcds_reg_23_20$add0000> created at line 78.
    Found 5-bit comparator greater for signal <bcds_reg_27$cmp_gt0000> created at line 76.
    Found 4-bit adder for signal <bcds_reg_27_24$add0000> created at line 76.
    Found 5-bit comparator greater for signal <bcds_reg_29$cmp_gt0000> created at line 74.
    Found 5-bit comparator greater for signal <bcds_reg_3$cmp_gt0000> created at line 88.
    Found 4-bit adder for signal <bcds_reg_31_28$add0000> created at line 74.
    Found 5-bit comparator greater for signal <bcds_reg_35$cmp_gt0000> created at line 72.
    Found 4-bit adder for signal <bcds_reg_35_32$add0000> created at line 72.
    Found 5-bit comparator greater for signal <bcds_reg_38$cmp_gt0000> created at line 70.
    Found 4-bit adder for signal <bcds_reg_39_36$add0000> created at line 70.
    Found 4-bit adder for signal <bcds_reg_3_0$add0000> created at line 88.
    Found 5-bit comparator greater for signal <bcds_reg_7$cmp_gt0000> created at line 86.
    Found 4-bit adder for signal <bcds_reg_7_4$add0000> created at line 86.
    Found 5-bit comparator greater for signal <bcds_reg_9$cmp_gt0000> created at line 84.
    Found 32-bit register for signal <binary>.
    Found 6-bit register for signal <shift_counter>.
    Found 6-bit adder for signal <shift_counter$addsub0000> created at line 63.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 118 D-type flip-flop(s).
	inferred  11 Adder/Subtractor(s).
	inferred  10 Comparator(s).
Unit <binary_bcd> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika-Cyfrowa/lab7_pomiarT/ver1/debounce.vhd".
    Found 3-bit register for signal <trigStore0>.
    Found 3-bit register for signal <trigStore1>.
    Found 3-bit register for signal <trigStore2>.
    Found 3-bit register for signal <trigStore3>.
    Found 3-bit register for signal <trigStore4>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <sel5x32_1x32>.
    Related source file is "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika-Cyfrowa/lab7_pomiarT/ver1/sel5x32_1x32v2.vhd".
    Found finite state machine <FSM_1> for signal <mt_count>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | mt_count$and0000          (positive)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <bin_out>.
    Found 32-bit 5-to-1 multiplexer for signal <bin_out$mux0001> created at line 85.
    Found 3-bit up counter for signal <nxt_count>.
    Found 32-bit register for signal <temp0>.
    Found 32-bit register for signal <temp1>.
    Found 32-bit register for signal <temp2>.
    Found 32-bit register for signal <temp3>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 160 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <sel5x32_1x32> synthesized.


Synthesizing Unit <led4_driver>.
    Related source file is "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika-Cyfrowa/lab7_pomiarT/ver1/led4_driver.vhd".
    Found 16x7-bit ROM for signal <seg>.
    Found 4-bit register for signal <one_hot>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 D-type flip-flop(s).
Unit <led4_driver> synthesized.


Synthesizing Unit <sig_gen_100Hz>.
    Related source file is "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika-Cyfrowa/lab7_pomiarT/ver1/sig_gen_01Hz.vhd".
    Found 1-bit register for signal <ce_en>.
    Found 1-bit register for signal <clk_sig>.
    Found 19-bit up counter for signal <count_sig>.
    Found 1-bit register for signal <en_sig>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <sig_gen_100Hz> synthesized.


Synthesizing Unit <selpos>.
    Related source file is "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika-Cyfrowa/lab7_pomiarT/ver1/selpos.vhd".
WARNING:Xst:647 - Input <bin9> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7x4-bit ROM for signal <lcd3$mux0001> created at line 58.
    Found 4-bit register for signal <lcd0>.
    Found 4-bit register for signal <lcd1>.
    Found 4-bit register for signal <lcd2>.
    Found 4-bit register for signal <lcd3>.
    Found 4-bit 7-to-1 multiplexer for signal <lcd0$mux0001> created at line 58.
    Found 4-bit 7-to-1 multiplexer for signal <lcd1$mux0001> created at line 58.
    Found 4-bit 7-to-1 multiplexer for signal <lcd2$mux0001> created at line 58.
    Found 3-bit up counter for signal <sw_count>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <selpos> synthesized.


Synthesizing Unit <CC16CE_MXILINX_pomiarT>.
    Related source file is "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika-Cyfrowa/lab7_pomiarT/ver1/pomiarT.vhf".
Unit <CC16CE_MXILINX_pomiarT> synthesized.


Synthesizing Unit <pomiarT>.
    Related source file is "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika-Cyfrowa/lab7_pomiarT/ver1/pomiarT.vhf".
Unit <pomiarT> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 7x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 11
 4-bit adder                                           : 10
 6-bit adder                                           : 1
# Counters                                             : 3
 19-bit up counter                                     : 1
 3-bit up counter                                      : 2
# Registers                                            : 32
 1-bit register                                        : 18
 32-bit register                                       : 6
 4-bit register                                        : 5
 40-bit register                                       : 2
 6-bit register                                        : 1
# Comparators                                          : 10
 5-bit comparator greater                              : 10
# Multiplexers                                         : 4
 32-bit 5-to-1 multiplexer                             : 1
 4-bit 7-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <XLXI_15/mt_count/FSM> on signal <mt_count[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_3/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 start | 00
 shift | 01
 done  | 11
-------------------
WARNING:Xst:1426 - The value init of the FF/Latch FFd4 hinder the constant cleaning in the block FSM.
   You should achieve better results by setting this init to 0.
WARNING:Xst:2677 - Node <bcds_out_reg_36> of sequential type is unconnected in block <XLXI_3>.
WARNING:Xst:2677 - Node <bcds_out_reg_37> of sequential type is unconnected in block <XLXI_3>.
WARNING:Xst:2677 - Node <bcds_out_reg_38> of sequential type is unconnected in block <XLXI_3>.
WARNING:Xst:2677 - Node <bcds_out_reg_39> of sequential type is unconnected in block <XLXI_3>.

Synthesizing (advanced) Unit <selpos>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_lcd3_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <selpos> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 7x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 11
 3-bit adder                                           : 1
 4-bit adder                                           : 9
 6-bit adder                                           : 1
# Counters                                             : 3
 19-bit up counter                                     : 1
 3-bit up counter                                      : 2
# Registers                                            : 348
 Flip-Flops                                            : 348
# Comparators                                          : 10
 5-bit comparator greater                              : 10
# Multiplexers                                         : 4
 32-bit 5-to-1 multiplexer                             : 1
 4-bit 7-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch FSM_FFd4 hinder the constant cleaning in the block FSM_1-parent.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <lcd3_3> has a constant value of 0 in block <selpos>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <pomiarT> ...

Optimizing unit <binary_bcd> ...

Optimizing unit <debounce> ...

Optimizing unit <sel5x32_1x32> ...

Optimizing unit <led4_driver> ...

Optimizing unit <sig_gen_100Hz> ...

Optimizing unit <selpos> ...

Optimizing unit <CC16CE_MXILINX_pomiarT> ...
WARNING:Xst:2677 - Node <XLXI_3/bcds_out_reg_39> of sequential type is unconnected in block <pomiarT>.
WARNING:Xst:2677 - Node <XLXI_3/bcds_out_reg_38> of sequential type is unconnected in block <pomiarT>.
WARNING:Xst:2677 - Node <XLXI_3/bcds_out_reg_37> of sequential type is unconnected in block <pomiarT>.
WARNING:Xst:2677 - Node <XLXI_3/bcds_out_reg_36> of sequential type is unconnected in block <pomiarT>.
WARNING:Xst:2677 - Node <XLXI_3/bcds_39> of sequential type is unconnected in block <pomiarT>.
WARNING:Xst:2677 - Node <XLXI_3/bcds_38> of sequential type is unconnected in block <pomiarT>.
WARNING:Xst:2677 - Node <XLXI_3/bcds_37> of sequential type is unconnected in block <pomiarT>.
WARNING:Xst:2677 - Node <XLXI_3/bcds_36> of sequential type is unconnected in block <pomiarT>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pomiarT, actual ratio is 6.
FlipFlop XLXI_3/state_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 371
 Flip-Flops                                            : 371

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : pomiarT.ngr
Top Level Output File Name         : pomiarT
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 621
#      AND2                        : 3
#      AND3                        : 2
#      GND                         : 3
#      INV                         : 8
#      LUT1                        : 62
#      LUT2                        : 40
#      LUT3                        : 150
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 138
#      LUT4_D                      : 5
#      LUT4_L                      : 29
#      MUXCY                       : 25
#      MUXCY_L                     : 30
#      MUXF5                       : 58
#      MUXF6                       : 12
#      VCC                         : 3
#      XORCY                       : 51
# FlipFlops/Latches                : 371
#      FD                          : 66
#      FD_1                        : 44
#      FDCE                        : 161
#      FDE                         : 5
#      FDE_1                       : 36
#      FDR                         : 20
#      FDR_1                       : 1
#      FDRE                        : 6
#      FDS_1                       : 32
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 5
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      288  out of   4656     6%  
 Number of Slice Flip Flops:            371  out of   9312     3%  
 Number of 4 input LUTs:                434  out of   9312     4%  
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 335   |
XLXI_18/clk_sig                    | NONE(XLXI_16/one_hot_3)| 4     |
XLXI_18/en_sig1                    | BUFG                   | 32    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
XLXN_27(XLXI_4/trig4_cmp_eq00001:O)| NONE(XLXI_12/I_36_1095)| 161   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.769ns (Maximum Frequency: 128.717MHz)
   Minimum input arrival time before clock: 1.946ns
   Maximum output required time after clock: 10.183ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.936ns (frequency: 144.167MHz)
  Total number of paths / destination ports: 3496 / 435
-------------------------------------------------------------------------
Delay:               6.936ns (Levels of Logic = 3)
  Source:            XLXI_3/shift_counter_2 (FF)
  Destination:       XLXI_3/binary_31 (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: XLXI_3/shift_counter_2 to XLXI_3/binary_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             5   0.591   0.808  XLXI_3/shift_counter_2 (XLXI_3/shift_counter_2)
     LUT3_D:I0->O          5   0.704   0.637  XLXI_3/state_cmp_eq0000_SW0 (N141)
     LUT4_D:I3->O         96   0.704   1.457  XLXI_3/N121 (XLXI_3/N12)
     LUT4:I0->O            1   0.704   0.420  XLXI_3/binary_mux0000<9>_SW0 (N79)
     FDS_1:S                   0.911          XLXI_3/binary_9
    ----------------------------------------
    Total                      6.936ns (3.614ns logic, 3.322ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_18/clk_sig'
  Clock period: 1.568ns (frequency: 637.755MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.568ns (Levels of Logic = 0)
  Source:            XLXI_16/one_hot_2 (FF)
  Destination:       XLXI_16/one_hot_3 (FF)
  Source Clock:      XLXI_18/clk_sig rising
  Destination Clock: XLXI_18/clk_sig rising

  Data Path: XLXI_16/one_hot_2 to XLXI_16/one_hot_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.591   0.669  XLXI_16/one_hot_2 (XLXI_16/one_hot_2)
     FD:D                      0.308          XLXI_16/one_hot_3
    ----------------------------------------
    Total                      1.568ns (0.899ns logic, 0.669ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_18/en_sig1'
  Clock period: 7.769ns (frequency: 128.717MHz)
  Total number of paths / destination ports: 528 / 48
-------------------------------------------------------------------------
Delay:               7.769ns (Levels of Logic = 20)
  Source:            XLXI_12/I_36_36 (FF)
  Destination:       XLXI_13/I_36_35 (FF)
  Source Clock:      XLXI_18/en_sig1 rising
  Destination Clock: XLXI_18/en_sig1 rising

  Data Path: XLXI_12/I_36_36 to XLXI_13/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.591   0.844  I_36_36 (Q<0>)
     LUT1:I0->O            1   0.704   0.000  I_36_4_rt (I_36_4_rt)
     MUXCY_L:S->LO         1   0.464   0.000  I_36_4 (C1)
     MUXCY_L:CI->LO        1   0.059   0.000  I_36_26 (C2)
     MUXCY_L:CI->LO        1   0.059   0.000  I_36_233 (C3)
     MUXCY_L:CI->LO        1   0.059   0.000  I_36_246 (C4)
     MUXCY_L:CI->LO        1   0.059   0.000  I_36_259 (C5)
     MUXCY_L:CI->LO        1   0.059   0.000  I_36_272 (C6)
     MUXCY_L:CI->LO        1   0.059   0.000  I_36_285 (C7)
     MUXCY_L:CI->LO        1   0.059   0.000  I_36_298 (C8)
     MUXCY_L:CI->LO        1   0.059   0.000  I_36_1147 (C9)
     MUXCY_L:CI->LO        1   0.059   0.000  I_36_1146 (C10)
     MUXCY_L:CI->LO        1   0.059   0.000  I_36_1145 (C11)
     MUXCY_L:CI->LO        1   0.059   0.000  I_36_1144 (C12)
     MUXCY_L:CI->LO        1   0.059   0.000  I_36_1143 (C13)
     MUXCY_L:CI->LO        1   0.059   0.000  I_36_1142 (C14)
     MUXCY_L:CI->LO        1   0.059   0.000  I_36_1141 (C15)
     MUXCY:CI->O           2   0.459   0.447  I_36_1140 (TC_1)
     AND2:I1->O            1   0.704   0.420  XLXI_1 (TC)
     end scope: 'XLXI_12'
     AND2:I1->O           17   0.704   1.051  XLXI_14 (XLXN_3)
     begin scope: 'XLXI_13'
     FDCE:CE                   0.555          I_36_35
    ----------------------------------------
    Total                      7.769ns (5.007ns logic, 2.762ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            segswitch (PAD)
  Destination:       XLXI_4/trigStore0_0 (FF)
  Destination Clock: clk rising

  Data Path: segswitch to XLXI_4/trigStore0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  segswitch_IBUF (segswitch_IBUF)
     FD:D                      0.308          XLXI_4/trigStore0_0
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_18/clk_sig'
  Total number of paths / destination ports: 424 / 11
-------------------------------------------------------------------------
Offset:              10.183ns (Levels of Logic = 5)
  Source:            XLXI_16/one_hot_3 (FF)
  Destination:       sseg<4> (PAD)
  Source Clock:      XLXI_18/clk_sig rising

  Data Path: XLXI_16/one_hot_3 to sseg<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.591   0.844  XLXI_16/one_hot_3 (XLXI_16/one_hot_3)
     LUT4:I0->O            4   0.704   0.762  XLXI_16/digit<0>41 (XLXI_16/N5)
     LUT4:I0->O            1   0.704   0.595  XLXI_16/digit<3>_SW0 (N2)
     LUT3:I0->O            7   0.704   0.883  XLXI_16/digit<3> (XLXI_16/digit<3>)
     LUT4:I0->O            1   0.704   0.420  XLXI_16/sseg<4>1 (sseg_4_OBUF)
     OBUF:I->O                 3.272          sseg_4_OBUF (sseg<4>)
    ----------------------------------------
    Total                     10.183ns (6.679ns logic, 3.504ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 105 / 7
-------------------------------------------------------------------------
Offset:              8.468ns (Levels of Logic = 4)
  Source:            XLXI_19/lcd1_1 (FF)
  Destination:       sseg<6> (PAD)
  Source Clock:      clk rising

  Data Path: XLXI_19/lcd1_1 to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  XLXI_19/lcd1_1 (XLXI_19/lcd1_1)
     LUT4:I0->O            1   0.704   0.595  XLXI_16/digit<1>4 (XLXI_16/digit<1>4)
     LUT2:I0->O            7   0.704   0.883  XLXI_16/digit<1>10 (XLXI_16/digit<1>)
     LUT4:I0->O            1   0.704   0.420  XLXI_16/sseg<2>1 (sseg_2_OBUF)
     OBUF:I->O                 3.272          sseg_2_OBUF (sseg<2>)
    ----------------------------------------
    Total                      8.468ns (5.975ns logic, 2.493ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.14 secs
 
--> 

Total memory usage is 358376 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    2 (   0 filtered)

