{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1455998415521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455998415522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 20 12:00:15 2016 " "Processing started: Sat Feb 20 12:00:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455998415522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1455998415522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PLL_ADF4158 -c PLL_ADF4158 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PLL_ADF4158 -c PLL_ADF4158" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1455998415522 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1455998416518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_adf4158.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_adf4158.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_ADF4158 " "Found entity 1: PLL_ADF4158" {  } { { "PLL_ADF4158.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/PLL_ADF4158/PLL_ADF4158.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455998416663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455998416663 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../PLL_13sp1/tb_PLL_ADF4158.v " "Can't analyze file -- file ../PLL_13sp1/tb_PLL_ADF4158.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1455998416663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pll_adf4158.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_pll_adf4158.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_testbench " "Found entity 1: pll_testbench" {  } { { "tb_PLL_ADF4158.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/PLL_ADF4158/tb_PLL_ADF4158.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455998416685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455998416685 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PLL_ADF4158 " "Elaborating entity \"PLL_ADF4158\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1455998416764 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PLL_ADF4158.v(33) " "Verilog HDL assignment warning at PLL_ADF4158.v(33): truncated value with size 32 to match size of target (3)" {  } { { "PLL_ADF4158.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/PLL_ADF4158/PLL_ADF4158.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1455998416764 "|PLL_ADF4158"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PLL_ADF4158.v(59) " "Verilog HDL assignment warning at PLL_ADF4158.v(59): truncated value with size 32 to match size of target (3)" {  } { { "PLL_ADF4158.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/PLL_ADF4158/PLL_ADF4158.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1455998416764 "|PLL_ADF4158"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 PLL_ADF4158.v(63) " "Verilog HDL assignment warning at PLL_ADF4158.v(63): truncated value with size 32 to match size of target (5)" {  } { { "PLL_ADF4158.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/PLL_ADF4158/PLL_ADF4158.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1455998416779 "|PLL_ADF4158"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "writeDataArray.data_a 0 PLL_ADF4158.v(21) " "Net \"writeDataArray.data_a\" at PLL_ADF4158.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "PLL_ADF4158.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/PLL_ADF4158/PLL_ADF4158.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1455998416786 "|PLL_ADF4158"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "writeDataArray.waddr_a 0 PLL_ADF4158.v(21) " "Net \"writeDataArray.waddr_a\" at PLL_ADF4158.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "PLL_ADF4158.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/PLL_ADF4158/PLL_ADF4158.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1455998416787 "|PLL_ADF4158"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "writeDataArray.we_a 0 PLL_ADF4158.v(21) " "Net \"writeDataArray.we_a\" at PLL_ADF4158.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "PLL_ADF4158.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/PLL_ADF4158/PLL_ADF4158.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1455998416787 "|PLL_ADF4158"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "writeDataArray " "RAM logic \"writeDataArray\" is uninferred due to inappropriate RAM size" {  } { { "PLL_ADF4158.v" "writeDataArray" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/PLL_ADF4158/PLL_ADF4158.v" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1455998417175 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1455998417175 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1455998418938 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1455998419313 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455998419313 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1455998419444 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1455998419444 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1455998419444 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1455998419444 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455998419554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 20 12:00:19 2016 " "Processing ended: Sat Feb 20 12:00:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455998419554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455998419554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455998419554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455998419554 ""}
