Running: E:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/ComputerArchitcture/P5/CPU/td_mips_isim_beh.exe -prj E:/ComputerArchitcture/P5/CPU/td_mips_beh.prj work.td_mips work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/ComputerArchitcture/P5/CPU/Splitter.v" into library work
Analyzing Verilog file "E:/ComputerArchitcture/P5/CPU/PC.v" into library work
Analyzing Verilog file "E:/ComputerArchitcture/P5/CPU/NPC.v" into library work
Analyzing Verilog file "E:/ComputerArchitcture/P5/CPU/M_W.v" into library work
Analyzing Verilog file "E:/ComputerArchitcture/P5/CPU/MUX4to1_32.v" into library work
Analyzing Verilog file "E:/ComputerArchitcture/P5/CPU/MUX3to1_32.v" into library work
Analyzing Verilog file "E:/ComputerArchitcture/P5/CPU/MUX2to1_5.v" into library work
Analyzing Verilog file "E:/ComputerArchitcture/P5/CPU/MUX2to1_32.v" into library work
Analyzing Verilog file "E:/ComputerArchitcture/P5/CPU/Make_TuseTnew.v" into library work
Analyzing Verilog file "E:/ComputerArchitcture/P5/CPU/IM.v" into library work
Analyzing Verilog file "E:/ComputerArchitcture/P5/CPU/Hazard.v" into library work
Analyzing Verilog file "E:/ComputerArchitcture/P5/CPU/GRF.v" into library work
Analyzing Verilog file "E:/ComputerArchitcture/P5/CPU/F_D.v" into library work
Analyzing Verilog file "E:/ComputerArchitcture/P5/CPU/E_M.v" into library work
Analyzing Verilog file "E:/ComputerArchitcture/P5/CPU/EXT.v" into library work
Analyzing Verilog file "E:/ComputerArchitcture/P5/CPU/D_E.v" into library work
Analyzing Verilog file "E:/ComputerArchitcture/P5/CPU/DM.v" into library work
Analyzing Verilog file "E:/ComputerArchitcture/P5/CPU/Control.v" into library work
Analyzing Verilog file "E:/ComputerArchitcture/P5/CPU/CMP.v" into library work
Analyzing Verilog file "E:/ComputerArchitcture/P5/CPU/ALU.v" into library work
Analyzing Verilog file "E:/ComputerArchitcture/P5/CPU/DataPath.v" into library work
Analyzing Verilog file "E:/ComputerArchitcture/P5/CPU/ControlPath.v" into library work
Analyzing Verilog file "E:/ComputerArchitcture/P5/CPU/mips.v" into library work
Analyzing Verilog file "E:/ComputerArchitcture/P5/CPU/td_mips.v" into library work
Analyzing Verilog file "E:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "E:/ComputerArchitcture/P5/CPU/ControlPath.v" Line 98: Port RegDst is not connected to this instance
WARNING:HDLCompiler:1016 - "E:/ComputerArchitcture/P5/CPU/ControlPath.v" Line 128: Port Jr_if is not connected to this instance
WARNING:HDLCompiler:1016 - "E:/ComputerArchitcture/P5/CPU/ControlPath.v" Line 156: Port Jr_if is not connected to this instance
WARNING:HDLCompiler:1016 - "E:/ComputerArchitcture/P5/CPU/ControlPath.v" Line 185: Port Jr_if is not connected to this instance
WARNING:HDLCompiler:1016 - "E:/ComputerArchitcture/P5/CPU/ControlPath.v" Line 202: Port Tnew_E is not connected to this instance
WARNING:HDLCompiler:1016 - "E:/ComputerArchitcture/P5/CPU/ControlPath.v" Line 212: Port Tuse_rs is not connected to this instance
WARNING:HDLCompiler:1016 - "E:/ComputerArchitcture/P5/CPU/ControlPath.v" Line 222: Port Tuse_rs is not connected to this instance
WARNING:HDLCompiler:1016 - "E:/ComputerArchitcture/P5/CPU/ControlPath.v" Line 232: Port Tuse_rs is not connected to this instance
Completed static elaboration
Compiling module PC
Compiling module IM
Compiling module F_D
Compiling module GRF
Compiling module MUX4to1_32
Compiling module CMP
Compiling module EXT
Compiling module NPC
Compiling module D_E
Compiling module MUX3to1_32
Compiling module MUX2to1_32
Compiling module ALU
Compiling module E_M
Compiling module DM
Compiling module M_W
Compiling module MUX3to1_5
Compiling module DataPath
Compiling module Splitter
Compiling module Control
Compiling module Make_TuseTnew
Compiling module Hazard
Compiling module ControlPath
Compiling module mips
Compiling module td_mips
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 10 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\td_mips_isim_beh.exe.sim\libPortability.dll".
Compiled 25 Verilog Units
Built simulation executable E:/ComputerArchitcture/P5/CPU/td_mips_isim_beh.exe
Fuse Memory Usage: 30872 KB
Fuse CPU Usage: 905 ms
