<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu5ev-sfvc784-2-i</Part>
        <TopModelName>clu</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.587</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_275_1>
                <Slack>7.30</Slack>
                <TripCount>12</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_275_1>
            <VITIS_LOOP_240_1>
                <Slack>7.30</Slack>
                <TripCount>8</TripCount>
                <Latency>
                    <range>
                        <min>24</min>
                        <max>3096</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>240</min>
                        <max>30960</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>3</min>
                        <max>387</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_240_1>
            <VITIS_LOOP_256_1>
                <Slack>7.30</Slack>
                <TripCount>10</TripCount>
                <Latency>
                    <range>
                        <min>20</min>
                        <max>-1</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>200</min>
                        <max>-10</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>2</min>
                        <max>-1</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_256_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>1</BRAM_18K>
            <DSP>2</DSP>
            <FF>7678</FF>
            <LUT>14914</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_EN_AWVALID</name>
            <Object>EN</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_EN_AWREADY</name>
            <Object>EN</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_EN_AWADDR</name>
            <Object>EN</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_EN_WVALID</name>
            <Object>EN</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_EN_WREADY</name>
            <Object>EN</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_EN_WDATA</name>
            <Object>EN</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_EN_WSTRB</name>
            <Object>EN</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_EN_ARVALID</name>
            <Object>EN</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_EN_ARREADY</name>
            <Object>EN</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_EN_ARADDR</name>
            <Object>EN</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_EN_RVALID</name>
            <Object>EN</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_EN_RREADY</name>
            <Object>EN</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_EN_RDATA</name>
            <Object>EN</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_EN_RRESP</name>
            <Object>EN</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_EN_BVALID</name>
            <Object>EN</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_EN_BREADY</name>
            <Object>EN</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_EN_BRESP</name>
            <Object>EN</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>clu</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>clu</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>clu</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_AWVALID</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_AWREADY</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_AWADDR</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_AWID</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_AWLEN</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_AWSIZE</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_AWBURST</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_AWLOCK</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_AWCACHE</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_AWPROT</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_AWQOS</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_AWREGION</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_AWUSER</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_WVALID</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_WREADY</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_WDATA</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_WSTRB</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_WLAST</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_WID</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_WUSER</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_ARVALID</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_ARREADY</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_ARADDR</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_ARID</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_ARLEN</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_ARSIZE</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_ARBURST</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_ARLOCK</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_ARCACHE</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_ARPROT</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_ARQOS</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_ARREGION</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_ARUSER</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_RVALID</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_RREADY</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_RDATA</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_RLAST</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_RID</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_RUSER</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_RRESP</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_BVALID</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_BREADY</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_BRESP</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_BID</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_clu_addr_BUSER</name>
            <Object>clu_addr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_AWVALID</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_AWREADY</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_AWADDR</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_AWID</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_AWLEN</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_AWSIZE</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_AWBURST</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_AWLOCK</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_AWCACHE</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_AWPROT</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_AWQOS</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_AWREGION</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_AWUSER</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_WVALID</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_WREADY</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_WDATA</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_WSTRB</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_WLAST</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_WID</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_WUSER</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_ARVALID</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_ARREADY</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_ARADDR</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_ARID</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_ARLEN</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_ARSIZE</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_ARBURST</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_ARLOCK</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_ARCACHE</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_ARPROT</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_ARQOS</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_ARREGION</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_ARUSER</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_RVALID</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_RREADY</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_RDATA</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_RLAST</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_RID</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_RUSER</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_RRESP</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_BVALID</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_BREADY</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_BRESP</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_BID</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ddr_BUSER</name>
            <Object>ps_ddr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>timestamp</name>
            <Object>timestamp</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>clu</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_uart_data_read_1_fu_302</InstName>
                    <ModuleName>uart_data_read_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>302</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ddr_write_1_fu_382</InstName>
                            <ModuleName>ddr_write_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>382</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ddr_write_1_Pipeline_1_fu_366</InstName>
                                    <ModuleName>ddr_write_1_Pipeline_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>366</ID>
                                    <BindInstances>empty_74_fu_109_p2 empty_75_fu_119_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ddr_write_1_Pipeline_2_fu_376</InstName>
                                    <ModuleName>ddr_write_1_Pipeline_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>376</ID>
                                    <BindInstances>empty_71_fu_118_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>ringbuffer_header_bytes_U empty_77_fu_422_p2 grp_fu_459_p0 mul_32s_9ns_32_1_1_U14 mul_3ns_9ns_11_1_1_U15 add_ln154_fu_499_p2 add_ln154_1_fu_509_p2 add_ln17_fu_541_p2 add_ln148_fu_594_p2 add_ln149_1_fu_606_p2 add_ln149_fu_514_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln176_fu_442_p2 mul_3ns_9ns_11_1_1_U28 add_ln192_fu_546_p2 add_ln193_fu_557_p2 add_ln194_fu_568_p2 add_ln195_fu_579_p2 add_ln196_fu_590_p2 add_ln197_fu_601_p2 add_ln206_fu_612_p2 add_ln207_1_fu_623_p2 add_ln200_fu_717_p2 add_ln203_fu_745_p2 add_ln204_fu_750_p2 add_ln205_fu_768_p2 add_ln207_fu_786_p2 sub_ln209_fu_793_p2 received_uart PL_Ctrl_fifo_index_U PL_Ctrl_first_time_U PL_Ctrl_first_timestamp_U uart_fifo_U PL_Header_pkt_len_bytes_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_single_lin_process_1_fu_332</InstName>
                    <ModuleName>single_lin_process_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>332</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_single_lin_process_1_Pipeline_VITIS_LOOP_176_1_fu_441</InstName>
                            <ModuleName>single_lin_process_1_Pipeline_VITIS_LOOP_176_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>441</ID>
                            <BindInstances>add_ln176_1_fu_115_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_write_lin_ddr_1_fu_450</InstName>
                            <ModuleName>write_lin_ddr_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>450</ID>
                            <BindInstances>ringbuffer_header_bytes_U empty_47_fu_376_p2 grp_fu_415_p0 sub_ln120_fu_471_p2 add_ln120_fu_481_p2 add_ln120_1_fu_491_p2 empty_50_fu_532_p2 add_ln17_fu_543_p2 empty_54_fu_598_p2 add_ln114_fu_631_p2 add_ln115_1_fu_643_p2 add_ln115_fu_507_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>lin_frame_U empty_67_fu_498_p2 add_ln81_fu_509_p2 add_ln81_1_fu_542_p2 grp_fu_460_p2 grp_fu_460_p2 add_ln176_fu_665_p2 add_ln193_fu_740_p2 received_lin PLIN_Ctrl_run_state_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_recvFrame_logic_1_fu_354</InstName>
                    <ModuleName>recvFrame_logic_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>354</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_recvFrame_logic_1_Pipeline_1_fu_537</InstName>
                            <ModuleName>recvFrame_logic_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>537</ID>
                            <BindInstances>empty_69_fu_58_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2_fu_543</InstName>
                            <ModuleName>recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>543</ID>
                            <BindInstances>add_ln221_fu_196_p2 sub_ln221_fu_210_p2 sub_ln221_1_fu_230_p2 add_ln220_fu_270_p2 add_ln222_fu_348_p2 add_ln223_fu_359_p2 add_ln224_fu_381_p2 add_ln225_fu_391_p2 add_ln226_fu_370_p2 Len_3_fu_296_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1_fu_553</InstName>
                            <ModuleName>recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>553</ID>
                            <BindInstances>DwIndex_2_fu_190_p2 add_ln208_fu_212_p2 add_ln207_fu_222_p2 add_ln209_fu_290_p2 add_ln210_fu_301_p2 add_ln211_fu_323_p2 add_ln212_fu_333_p2 add_ln213_fu_312_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_write_ddr_1_fu_563</InstName>
                            <ModuleName>write_ddr_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>563</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_write_ddr_1_Pipeline_1_fu_286</InstName>
                                    <ModuleName>write_ddr_1_Pipeline_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>286</ID>
                                    <BindInstances>empty_59_fu_99_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_write_ddr_1_Pipeline_2_fu_295</InstName>
                                    <ModuleName>write_ddr_1_Pipeline_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>295</ID>
                                    <BindInstances>empty_57_fu_118_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>ringbuffer_header_bytes_U empty_61_fu_341_p2 grp_fu_378_p0 mul_32s_8ns_32_1_1_U82 add_ln126_fu_411_p2 add_ln126_1_fu_421_p2 add_ln17_fu_443_p2 add_ln119_fu_496_p2 add_ln120_2_fu_508_p2 add_ln120_fu_426_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>can_frame_U add_ln150_2_fu_597_p2 add_ln150_fu_603_p2 add_ln150_1_fu_631_p2 add_ln173_fu_733_p2 add_ln173_1_fu_760_p2 id_can_fu_789_p2 add_ln196_fu_1234_p2 add115_fu_1245_p2 add_ln205_fu_1256_p2 add_ln205_1_fu_1317_p2 received_can add_ln233_fu_1289_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>uart_i_2_fu_409_p2 lin_nr_2_fu_441_p2 linbase_mod_fu_480_p2 add_ln275_fu_501_p2 canaddr_mod_fu_540_p2 add_ln248_fu_555_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>ddr_write_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>207</Best-caseLatency>
                    <Average-caseLatency>207</Average-caseLatency>
                    <Worst-caseLatency>207</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.070 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.070 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.070 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>207</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>204</TripCount>
                        <Latency>205</Latency>
                        <AbsoluteTimeLatency>2.050 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>21</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_74_fu_109_p2" SOURCE="" URAM="0" VARIABLE="empty_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_75_fu_119_p2" SOURCE="" URAM="0" VARIABLE="empty_75"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ddr_write_1_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_71_fu_118_p2" SOURCE="" URAM="0" VARIABLE="empty_71"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ddr_write_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>138</Best-caseLatency>
                    <Average-caseLatency>248</Average-caseLatency>
                    <Worst-caseLatency>358</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.380 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.480 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>138 ~ 358</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>28</TripCount>
                        <Latency>84</Latency>
                        <AbsoluteTimeLatency>0.840 us</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>908</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1714</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="ringbuffer_header_bytes_U" SOURCE="uart.c:129" URAM="0" VARIABLE="ringbuffer_header_bytes"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_77_fu_422_p2" SOURCE="" URAM="0" VARIABLE="empty_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_459_p0" SOURCE="uart.c:145" URAM="0" VARIABLE="add_ln145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_9ns_32_1_1_U14" SOURCE="uart.c:154" URAM="0" VARIABLE="mul_ln154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_9ns_11_1_1_U15" SOURCE="" URAM="0" VARIABLE="empty_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_fu_499_p2" SOURCE="uart.c:154" URAM="0" VARIABLE="add_ln154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_1_fu_509_p2" SOURCE="uart.c:154" URAM="0" VARIABLE="add_ln154_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_541_p2" SOURCE="clu.c:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_594_p2" SOURCE="uart.c:148" URAM="0" VARIABLE="add_ln148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_1_fu_606_p2" SOURCE="uart.c:149" URAM="0" VARIABLE="add_ln149_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_fu_514_p2" SOURCE="uart.c:149" URAM="0" VARIABLE="add_ln149"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>uart_data_read_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>73</Average-caseLatency>
                    <Worst-caseLatency>385</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.730 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.850 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 385</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1424</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3121</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_fu_442_p2" SOURCE="uart.c:176" URAM="0" VARIABLE="add_ln176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_9ns_11_1_1_U28" SOURCE="uart.c:188" URAM="0" VARIABLE="mul_ln188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_fu_546_p2" SOURCE="uart.c:192" URAM="0" VARIABLE="add_ln192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_557_p2" SOURCE="uart.c:193" URAM="0" VARIABLE="add_ln193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_fu_568_p2" SOURCE="uart.c:194" URAM="0" VARIABLE="add_ln194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln195_fu_579_p2" SOURCE="uart.c:195" URAM="0" VARIABLE="add_ln195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln196_fu_590_p2" SOURCE="uart.c:196" URAM="0" VARIABLE="add_ln196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_fu_601_p2" SOURCE="uart.c:197" URAM="0" VARIABLE="add_ln197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln206_fu_612_p2" SOURCE="uart.c:206" URAM="0" VARIABLE="add_ln206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln207_1_fu_623_p2" SOURCE="uart.c:207" URAM="0" VARIABLE="add_ln207_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln200_fu_717_p2" SOURCE="uart.c:200" URAM="0" VARIABLE="add_ln200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_fu_745_p2" SOURCE="uart.c:203" URAM="0" VARIABLE="add_ln203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_fu_750_p2" SOURCE="uart.c:204" URAM="0" VARIABLE="add_ln204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln205_fu_768_p2" SOURCE="uart.c:205" URAM="0" VARIABLE="add_ln205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln207_fu_786_p2" SOURCE="uart.c:207" URAM="0" VARIABLE="add_ln207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln209_fu_793_p2" SOURCE="uart.c:209" URAM="0" VARIABLE="sub_ln209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="received_uart" SOURCE="uart.c:211" URAM="0" VARIABLE="add_ln211"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="PL_Ctrl_fifo_index_U" SOURCE="" URAM="0" VARIABLE="PL_Ctrl_fifo_index"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="PL_Ctrl_first_time_U" SOURCE="" URAM="0" VARIABLE="PL_Ctrl_first_time"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="PL_Ctrl_first_timestamp_U" SOURCE="" URAM="0" VARIABLE="PL_Ctrl_first_timestamp"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="uart_fifo_U" SOURCE="" URAM="0" VARIABLE="uart_fifo"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="PL_Header_pkt_len_bytes_U" SOURCE="" URAM="0" VARIABLE="PL_Header_pkt_len_bytes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>single_lin_process_1_Pipeline_VITIS_LOOP_176_1</Name>
            <Loops>
                <VITIS_LOOP_176_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_176_1>
                        <Name>VITIS_LOOP_176_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>9 ~ ?</Latency>
                        <AbsoluteTimeLatency>90.000 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_176_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>166</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>119</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_1_fu_115_p2" SOURCE="dlin.c:176" URAM="0" VARIABLE="add_ln176_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_lin_ddr_1</Name>
            <Loops>
                <Loop1/>
                <Loop2/>
                <Loop3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>138</Best-caseLatency>
                    <Average-caseLatency>187</Average-caseLatency>
                    <Worst-caseLatency>235</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.380 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.870 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>138 ~ 235</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>28</TripCount>
                        <Latency>84</Latency>
                        <AbsoluteTimeLatency>0.840 us</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop1>
                    <Loop2>
                        <Name>Loop 2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>28</TripCount>
                        <Latency>84</Latency>
                        <AbsoluteTimeLatency>0.840 us</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop2>
                    <Loop3>
                        <Name>Loop 3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>853</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1321</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="ringbuffer_header_bytes_U" SOURCE="dlin.c:93" URAM="0" VARIABLE="ringbuffer_header_bytes"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_47_fu_376_p2" SOURCE="" URAM="0" VARIABLE="empty_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_415_p0" SOURCE="dlin.c:111" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_fu_471_p2" SOURCE="dlin.c:120" URAM="0" VARIABLE="sub_ln120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_481_p2" SOURCE="dlin.c:120" URAM="0" VARIABLE="add_ln120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_1_fu_491_p2" SOURCE="dlin.c:120" URAM="0" VARIABLE="add_ln120_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 2" OPTYPE="add" PRAGMA="" RTLNAME="empty_50_fu_532_p2" SOURCE="" URAM="0" VARIABLE="empty_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_543_p2" SOURCE="clu.c:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 3" OPTYPE="add" PRAGMA="" RTLNAME="empty_54_fu_598_p2" SOURCE="" URAM="0" VARIABLE="empty_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_631_p2" SOURCE="dlin.c:114" URAM="0" VARIABLE="add_ln114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_1_fu_643_p2" SOURCE="dlin.c:115" URAM="0" VARIABLE="add_ln115_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_507_p2" SOURCE="dlin.c:115" URAM="0" VARIABLE="add_ln115"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>single_lin_process_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.380 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>38 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>28</TripCount>
                        <Latency>28</Latency>
                        <AbsoluteTimeLatency>0.280 us</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>1547</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2523</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="lin_frame_U" SOURCE="dlin.c:138" URAM="0" VARIABLE="lin_frame"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_67_fu_498_p2" SOURCE="" URAM="0" VARIABLE="empty_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_509_p2" SOURCE="dlin.c:81" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_1_fu_542_p2" SOURCE="dlin.c:81" URAM="0" VARIABLE="add_ln81_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_460_p2" SOURCE="dlin.c:87" URAM="0" VARIABLE="add_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_460_p2" SOURCE="dlin.c:87" URAM="0" VARIABLE="add_ln87_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_fu_665_p2" SOURCE="dlin.c:176" URAM="0" VARIABLE="add_ln176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_740_p2" SOURCE="dlin.c:193" URAM="0" VARIABLE="add_ln193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="received_lin" SOURCE="dlin.c:200" URAM="0" VARIABLE="add_ln200"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="PLIN_Ctrl_run_state_U" SOURCE="" URAM="0" VARIABLE="PLIN_Ctrl_run_state"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>recvFrame_logic_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.494</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>94</Best-caseLatency>
                    <Average-caseLatency>94</Average-caseLatency>
                    <Worst-caseLatency>94</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.940 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.940 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.940 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>94</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>92</TripCount>
                        <Latency>92</Latency>
                        <AbsoluteTimeLatency>0.920 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_69_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_69"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2</Name>
            <Loops>
                <VITIS_LOOP_219_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_219_2>
                        <Name>VITIS_LOOP_219_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_219_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>277</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>631</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_219_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln221_fu_196_p2" SOURCE="can.c:221" URAM="0" VARIABLE="add_ln221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_219_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln221_fu_210_p2" SOURCE="can.c:221" URAM="0" VARIABLE="sub_ln221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_219_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln221_1_fu_230_p2" SOURCE="can.c:221" URAM="0" VARIABLE="sub_ln221_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_219_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_fu_270_p2" SOURCE="can.c:220" URAM="0" VARIABLE="add_ln220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_219_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln222_fu_348_p2" SOURCE="can.c:222" URAM="0" VARIABLE="add_ln222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_219_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_fu_359_p2" SOURCE="can.c:223" URAM="0" VARIABLE="add_ln223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_219_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_fu_381_p2" SOURCE="can.c:224" URAM="0" VARIABLE="add_ln224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_219_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_391_p2" SOURCE="can.c:225" URAM="0" VARIABLE="add_ln225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_219_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln226_fu_370_p2" SOURCE="can.c:226" URAM="0" VARIABLE="add_ln226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_219_2" OPTYPE="add" PRAGMA="" RTLNAME="Len_3_fu_296_p2" SOURCE="can.c:219" URAM="0" VARIABLE="Len_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1</Name>
            <Loops>
                <VITIS_LOOP_205_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12 ~ 42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_205_1>
                        <Name>VITIS_LOOP_205_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>10 ~ 40</Latency>
                        <AbsoluteTimeLatency>0.100 us ~ 0.400 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_205_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>193</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>411</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_205_1" OPTYPE="add" PRAGMA="" RTLNAME="DwIndex_2_fu_190_p2" SOURCE="can.c:214" URAM="0" VARIABLE="DwIndex_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_205_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln208_fu_212_p2" SOURCE="can.c:208" URAM="0" VARIABLE="add_ln208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_205_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln207_fu_222_p2" SOURCE="can.c:207" URAM="0" VARIABLE="add_ln207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_205_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln209_fu_290_p2" SOURCE="can.c:209" URAM="0" VARIABLE="add_ln209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_205_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_fu_301_p2" SOURCE="can.c:210" URAM="0" VARIABLE="add_ln210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_205_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln211_fu_323_p2" SOURCE="can.c:211" URAM="0" VARIABLE="add_ln211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_205_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln212_fu_333_p2" SOURCE="can.c:212" URAM="0" VARIABLE="add_ln212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_205_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln213_fu_312_p2" SOURCE="can.c:213" URAM="0" VARIABLE="add_ln213"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_ddr_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>95</Best-caseLatency>
                    <Average-caseLatency>95</Average-caseLatency>
                    <Worst-caseLatency>95</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.950 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.950 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.950 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>95</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>92</TripCount>
                        <Latency>93</Latency>
                        <AbsoluteTimeLatency>0.930 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>20</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_59_fu_99_p2" SOURCE="" URAM="0" VARIABLE="empty_59"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_ddr_1_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_57_fu_118_p2" SOURCE="" URAM="0" VARIABLE="empty_57"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_ddr_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>138</Best-caseLatency>
                    <Average-caseLatency>192</Average-caseLatency>
                    <Worst-caseLatency>246</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.380 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.920 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>138 ~ 246</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>28</TripCount>
                        <Latency>84</Latency>
                        <AbsoluteTimeLatency>0.840 us</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>896</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1644</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="ringbuffer_header_bytes_U" SOURCE="can.c:100" URAM="0" VARIABLE="ringbuffer_header_bytes"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_61_fu_341_p2" SOURCE="" URAM="0" VARIABLE="empty_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_378_p0" SOURCE="can.c:116" URAM="0" VARIABLE="add_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8ns_32_1_1_U82" SOURCE="can.c:126" URAM="0" VARIABLE="mul_ln126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_fu_411_p2" SOURCE="can.c:126" URAM="0" VARIABLE="add_ln126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_1_fu_421_p2" SOURCE="can.c:126" URAM="0" VARIABLE="add_ln126_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_443_p2" SOURCE="clu.c:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_496_p2" SOURCE="can.c:119" URAM="0" VARIABLE="add_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_2_fu_508_p2" SOURCE="can.c:120" URAM="0" VARIABLE="add_ln120_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_426_p2" SOURCE="can.c:120" URAM="0" VARIABLE="add_ln120"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>recvFrame_logic_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1865</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4465</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="can_frame_U" SOURCE="can.c:148" URAM="0" VARIABLE="can_frame"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_2_fu_597_p2" SOURCE="can.c:150" URAM="0" VARIABLE="add_ln150_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_fu_603_p2" SOURCE="can.c:150" URAM="0" VARIABLE="add_ln150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_1_fu_631_p2" SOURCE="can.c:150" URAM="0" VARIABLE="add_ln150_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_fu_733_p2" SOURCE="can.c:173" URAM="0" VARIABLE="add_ln173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_1_fu_760_p2" SOURCE="can.c:173" URAM="0" VARIABLE="add_ln173_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="id_can_fu_789_p2" SOURCE="can.c:179" URAM="0" VARIABLE="id_can"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln196_fu_1234_p2" SOURCE="can.c:196" URAM="0" VARIABLE="add_ln196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_1245_p2" SOURCE="can.c:150" URAM="0" VARIABLE="add115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln205_fu_1256_p2" SOURCE="can.c:205" URAM="0" VARIABLE="add_ln205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln205_1_fu_1317_p2" SOURCE="can.c:205" URAM="0" VARIABLE="add_ln205_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="received_can" SOURCE="can.c:230" URAM="0" VARIABLE="add_ln230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_fu_1289_p2" SOURCE="can.c:233" URAM="0" VARIABLE="add_ln233"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clu</Name>
            <Loops>
                <VITIS_LOOP_275_1/>
                <VITIS_LOOP_240_1/>
                <VITIS_LOOP_256_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_275_1>
                        <Name>VITIS_LOOP_275_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>12</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_recvFrame_logic_1_fu_354</Instance>
                        </InstanceList>
                    </VITIS_LOOP_275_1>
                    <VITIS_LOOP_240_1>
                        <Name>VITIS_LOOP_240_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>24 ~ 3096</Latency>
                        <AbsoluteTimeLatency>0.240 us ~ 30.960 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>3</min>
                                <max>387</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>3 ~ 387</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_uart_data_read_1_fu_302</Instance>
                        </InstanceList>
                    </VITIS_LOOP_240_1>
                    <VITIS_LOOP_256_1>
                        <Name>VITIS_LOOP_256_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>20 ~ ?</Latency>
                        <AbsoluteTimeLatency>0.200 us ~ ?</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>-1</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ ?</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_single_lin_process_1_fu_332</Instance>
                        </InstanceList>
                    </VITIS_LOOP_256_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7678</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>14914</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_240_1" OPTYPE="add" PRAGMA="" RTLNAME="uart_i_2_fu_409_p2" SOURCE="uart.c:240" URAM="0" VARIABLE="uart_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_256_1" OPTYPE="add" PRAGMA="" RTLNAME="lin_nr_2_fu_441_p2" SOURCE="dlin.c:256" URAM="0" VARIABLE="lin_nr_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_256_1" OPTYPE="add" PRAGMA="" RTLNAME="linbase_mod_fu_480_p2" SOURCE="dlin.c:217" URAM="0" VARIABLE="linbase_mod"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_275_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln275_fu_501_p2" SOURCE="can.c:275" URAM="0" VARIABLE="add_ln275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_275_1" OPTYPE="add" PRAGMA="" RTLNAME="canaddr_mod_fu_540_p2" SOURCE="can.c:247" URAM="0" VARIABLE="canaddr_mod"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_275_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln248_fu_555_p2" SOURCE="can.c:248" URAM="0" VARIABLE="add_ln248"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="can_ptr" index="0" direction="inout" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_clu_addr" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_EN" name="can_ptr_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_EN" name="can_ptr_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="uart_ptr" index="1" direction="inout" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_clu_addr" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_EN" name="uart_ptr_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_EN" name="uart_ptr_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="lin_ptr" index="2" direction="inout" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_clu_addr" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_EN" name="lin_ptr_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_EN" name="lin_ptr_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="received_can" index="3" direction="out" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_EN" name="received_can" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_EN" name="received_can_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="received_uart" index="4" direction="out" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_EN" name="received_uart" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_EN" name="received_uart_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="received_lin" index="5" direction="out" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_EN" name="received_lin" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_EN" name="received_lin_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="can_en" index="6" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_EN" name="can_en" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="uart_en" index="7" direction="in" srcType="char*" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_EN" name="uart_en" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="lin_en" index="8" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_EN" name="lin_en" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="can_ddr" index="9" direction="inout" srcType="*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_ps_ddr" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_EN" name="can_ddr_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_EN" name="can_ddr_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="uart_ddr" index="10" direction="inout" srcType="*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_ps_ddr" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_EN" name="uart_ddr_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_EN" name="uart_ddr_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="lin_ddr" index="11" direction="inout" srcType="*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_ps_ddr" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_EN" name="lin_ddr_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_EN" name="lin_ddr_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="timestamp" index="12" direction="in" srcType="long long int" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="timestamp" name="timestamp" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_EN" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_EN_" paramPrefix="C_S_AXI_EN_">
            <ports>
                <port>s_axi_EN_ARADDR</port>
                <port>s_axi_EN_ARREADY</port>
                <port>s_axi_EN_ARVALID</port>
                <port>s_axi_EN_AWADDR</port>
                <port>s_axi_EN_AWREADY</port>
                <port>s_axi_EN_AWVALID</port>
                <port>s_axi_EN_BREADY</port>
                <port>s_axi_EN_BRESP</port>
                <port>s_axi_EN_BVALID</port>
                <port>s_axi_EN_RDATA</port>
                <port>s_axi_EN_RREADY</port>
                <port>s_axi_EN_RRESP</port>
                <port>s_axi_EN_RVALID</port>
                <port>s_axi_EN_WDATA</port>
                <port>s_axi_EN_WREADY</port>
                <port>s_axi_EN_WSTRB</port>
                <port>s_axi_EN_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="can_ptr_1" access="W" description="Data signal of can_ptr" range="32">
                    <fields>
                        <field offset="0" width="32" name="can_ptr" access="W" description="Bit 31 to 0 of can_ptr"/>
                    </fields>
                </register>
                <register offset="0x14" name="can_ptr_2" access="W" description="Data signal of can_ptr" range="32">
                    <fields>
                        <field offset="0" width="32" name="can_ptr" access="W" description="Bit 63 to 32 of can_ptr"/>
                    </fields>
                </register>
                <register offset="0x1c" name="uart_ptr_1" access="W" description="Data signal of uart_ptr" range="32">
                    <fields>
                        <field offset="0" width="32" name="uart_ptr" access="W" description="Bit 31 to 0 of uart_ptr"/>
                    </fields>
                </register>
                <register offset="0x20" name="uart_ptr_2" access="W" description="Data signal of uart_ptr" range="32">
                    <fields>
                        <field offset="0" width="32" name="uart_ptr" access="W" description="Bit 63 to 32 of uart_ptr"/>
                    </fields>
                </register>
                <register offset="0x28" name="lin_ptr_1" access="W" description="Data signal of lin_ptr" range="32">
                    <fields>
                        <field offset="0" width="32" name="lin_ptr" access="W" description="Bit 31 to 0 of lin_ptr"/>
                    </fields>
                </register>
                <register offset="0x2c" name="lin_ptr_2" access="W" description="Data signal of lin_ptr" range="32">
                    <fields>
                        <field offset="0" width="32" name="lin_ptr" access="W" description="Bit 63 to 32 of lin_ptr"/>
                    </fields>
                </register>
                <register offset="0x34" name="received_can" access="R" description="Data signal of received_can" range="32">
                    <fields>
                        <field offset="0" width="32" name="received_can" access="R" description="Bit 31 to 0 of received_can"/>
                    </fields>
                </register>
                <register offset="0x38" name="received_can_ctrl" access="R" description="Control signal of received_can" range="32">
                    <fields>
                        <field offset="0" width="1" name="received_can_ap_vld" access="R" description="Control signal received_can_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x44" name="received_uart" access="R" description="Data signal of received_uart" range="32">
                    <fields>
                        <field offset="0" width="32" name="received_uart" access="R" description="Bit 31 to 0 of received_uart"/>
                    </fields>
                </register>
                <register offset="0x48" name="received_uart_ctrl" access="R" description="Control signal of received_uart" range="32">
                    <fields>
                        <field offset="0" width="1" name="received_uart_ap_vld" access="R" description="Control signal received_uart_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x54" name="received_lin" access="R" description="Data signal of received_lin" range="32">
                    <fields>
                        <field offset="0" width="32" name="received_lin" access="R" description="Bit 31 to 0 of received_lin"/>
                    </fields>
                </register>
                <register offset="0x58" name="received_lin_ctrl" access="R" description="Control signal of received_lin" range="32">
                    <fields>
                        <field offset="0" width="1" name="received_lin_ap_vld" access="R" description="Control signal received_lin_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x64" name="can_en" access="W" description="Data signal of can_en" range="32">
                    <fields>
                        <field offset="0" width="32" name="can_en" access="W" description="Bit 31 to 0 of can_en"/>
                    </fields>
                </register>
                <register offset="0x6c" name="uart_en" access="W" description="Data signal of uart_en" range="32">
                    <fields>
                        <field offset="0" width="8" name="uart_en" access="W" description="Bit 7 to 0 of uart_en"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x74" name="lin_en" access="W" description="Data signal of lin_en" range="32">
                    <fields>
                        <field offset="0" width="32" name="lin_en" access="W" description="Bit 31 to 0 of lin_en"/>
                    </fields>
                </register>
                <register offset="0x7c" name="can_ddr_1" access="W" description="Data signal of can_ddr" range="32">
                    <fields>
                        <field offset="0" width="32" name="can_ddr" access="W" description="Bit 31 to 0 of can_ddr"/>
                    </fields>
                </register>
                <register offset="0x80" name="can_ddr_2" access="W" description="Data signal of can_ddr" range="32">
                    <fields>
                        <field offset="0" width="32" name="can_ddr" access="W" description="Bit 63 to 32 of can_ddr"/>
                    </fields>
                </register>
                <register offset="0x88" name="uart_ddr_1" access="W" description="Data signal of uart_ddr" range="32">
                    <fields>
                        <field offset="0" width="32" name="uart_ddr" access="W" description="Bit 31 to 0 of uart_ddr"/>
                    </fields>
                </register>
                <register offset="0x8c" name="uart_ddr_2" access="W" description="Data signal of uart_ddr" range="32">
                    <fields>
                        <field offset="0" width="32" name="uart_ddr" access="W" description="Bit 63 to 32 of uart_ddr"/>
                    </fields>
                </register>
                <register offset="0x94" name="lin_ddr_1" access="W" description="Data signal of lin_ddr" range="32">
                    <fields>
                        <field offset="0" width="32" name="lin_ddr" access="W" description="Bit 31 to 0 of lin_ddr"/>
                    </fields>
                </register>
                <register offset="0x98" name="lin_ddr_2" access="W" description="Data signal of lin_ddr" range="32">
                    <fields>
                        <field offset="0" width="32" name="lin_ddr" access="W" description="Bit 63 to 32 of lin_ddr"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="can_ptr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="uart_ptr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="lin_ptr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="received_can"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68" argName="received_uart"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="84" argName="received_lin"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="can_en"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="108" argName="uart_en"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="116" argName="lin_en"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="124" argName="can_ddr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136" argName="uart_ddr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="148" argName="lin_ddr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_EN:m_axi_clu_addr:m_axi_ps_ddr</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_clu_addr" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_clu_addr_" paramPrefix="C_M_AXI_CLU_ADDR_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_clu_addr_ARADDR</port>
                <port>m_axi_clu_addr_ARBURST</port>
                <port>m_axi_clu_addr_ARCACHE</port>
                <port>m_axi_clu_addr_ARID</port>
                <port>m_axi_clu_addr_ARLEN</port>
                <port>m_axi_clu_addr_ARLOCK</port>
                <port>m_axi_clu_addr_ARPROT</port>
                <port>m_axi_clu_addr_ARQOS</port>
                <port>m_axi_clu_addr_ARREADY</port>
                <port>m_axi_clu_addr_ARREGION</port>
                <port>m_axi_clu_addr_ARSIZE</port>
                <port>m_axi_clu_addr_ARUSER</port>
                <port>m_axi_clu_addr_ARVALID</port>
                <port>m_axi_clu_addr_AWADDR</port>
                <port>m_axi_clu_addr_AWBURST</port>
                <port>m_axi_clu_addr_AWCACHE</port>
                <port>m_axi_clu_addr_AWID</port>
                <port>m_axi_clu_addr_AWLEN</port>
                <port>m_axi_clu_addr_AWLOCK</port>
                <port>m_axi_clu_addr_AWPROT</port>
                <port>m_axi_clu_addr_AWQOS</port>
                <port>m_axi_clu_addr_AWREADY</port>
                <port>m_axi_clu_addr_AWREGION</port>
                <port>m_axi_clu_addr_AWSIZE</port>
                <port>m_axi_clu_addr_AWUSER</port>
                <port>m_axi_clu_addr_AWVALID</port>
                <port>m_axi_clu_addr_BID</port>
                <port>m_axi_clu_addr_BREADY</port>
                <port>m_axi_clu_addr_BRESP</port>
                <port>m_axi_clu_addr_BUSER</port>
                <port>m_axi_clu_addr_BVALID</port>
                <port>m_axi_clu_addr_RDATA</port>
                <port>m_axi_clu_addr_RID</port>
                <port>m_axi_clu_addr_RLAST</port>
                <port>m_axi_clu_addr_RREADY</port>
                <port>m_axi_clu_addr_RRESP</port>
                <port>m_axi_clu_addr_RUSER</port>
                <port>m_axi_clu_addr_RVALID</port>
                <port>m_axi_clu_addr_WDATA</port>
                <port>m_axi_clu_addr_WID</port>
                <port>m_axi_clu_addr_WLAST</port>
                <port>m_axi_clu_addr_WREADY</port>
                <port>m_axi_clu_addr_WSTRB</port>
                <port>m_axi_clu_addr_WUSER</port>
                <port>m_axi_clu_addr_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="can_ptr"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="can_ptr"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="uart_ptr"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="uart_ptr"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="lin_ptr"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="lin_ptr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_ps_ddr" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_ps_ddr_" paramPrefix="C_M_AXI_PS_DDR_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_ps_ddr_ARADDR</port>
                <port>m_axi_ps_ddr_ARBURST</port>
                <port>m_axi_ps_ddr_ARCACHE</port>
                <port>m_axi_ps_ddr_ARID</port>
                <port>m_axi_ps_ddr_ARLEN</port>
                <port>m_axi_ps_ddr_ARLOCK</port>
                <port>m_axi_ps_ddr_ARPROT</port>
                <port>m_axi_ps_ddr_ARQOS</port>
                <port>m_axi_ps_ddr_ARREADY</port>
                <port>m_axi_ps_ddr_ARREGION</port>
                <port>m_axi_ps_ddr_ARSIZE</port>
                <port>m_axi_ps_ddr_ARUSER</port>
                <port>m_axi_ps_ddr_ARVALID</port>
                <port>m_axi_ps_ddr_AWADDR</port>
                <port>m_axi_ps_ddr_AWBURST</port>
                <port>m_axi_ps_ddr_AWCACHE</port>
                <port>m_axi_ps_ddr_AWID</port>
                <port>m_axi_ps_ddr_AWLEN</port>
                <port>m_axi_ps_ddr_AWLOCK</port>
                <port>m_axi_ps_ddr_AWPROT</port>
                <port>m_axi_ps_ddr_AWQOS</port>
                <port>m_axi_ps_ddr_AWREADY</port>
                <port>m_axi_ps_ddr_AWREGION</port>
                <port>m_axi_ps_ddr_AWSIZE</port>
                <port>m_axi_ps_ddr_AWUSER</port>
                <port>m_axi_ps_ddr_AWVALID</port>
                <port>m_axi_ps_ddr_BID</port>
                <port>m_axi_ps_ddr_BREADY</port>
                <port>m_axi_ps_ddr_BRESP</port>
                <port>m_axi_ps_ddr_BUSER</port>
                <port>m_axi_ps_ddr_BVALID</port>
                <port>m_axi_ps_ddr_RDATA</port>
                <port>m_axi_ps_ddr_RID</port>
                <port>m_axi_ps_ddr_RLAST</port>
                <port>m_axi_ps_ddr_RREADY</port>
                <port>m_axi_ps_ddr_RRESP</port>
                <port>m_axi_ps_ddr_RUSER</port>
                <port>m_axi_ps_ddr_RVALID</port>
                <port>m_axi_ps_ddr_WDATA</port>
                <port>m_axi_ps_ddr_WID</port>
                <port>m_axi_ps_ddr_WLAST</port>
                <port>m_axi_ps_ddr_WREADY</port>
                <port>m_axi_ps_ddr_WSTRB</port>
                <port>m_axi_ps_ddr_WUSER</port>
                <port>m_axi_ps_ddr_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="can_ddr"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="can_ddr"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="uart_ddr"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="uart_ddr"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="lin_ddr"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="lin_ddr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="timestamp" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="timestamp">DATA</portMap>
            </portMaps>
            <ports>
                <port>timestamp</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="timestamp"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_clu_addr">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_ps_ddr">8 -&gt; 8, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_EN">32, 8, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_EN">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_EN">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_EN">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_EN">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_EN">can_ptr_1, 0x10, 32, W, Data signal of can_ptr, </column>
                    <column name="s_axi_EN">can_ptr_2, 0x14, 32, W, Data signal of can_ptr, </column>
                    <column name="s_axi_EN">uart_ptr_1, 0x1c, 32, W, Data signal of uart_ptr, </column>
                    <column name="s_axi_EN">uart_ptr_2, 0x20, 32, W, Data signal of uart_ptr, </column>
                    <column name="s_axi_EN">lin_ptr_1, 0x28, 32, W, Data signal of lin_ptr, </column>
                    <column name="s_axi_EN">lin_ptr_2, 0x2c, 32, W, Data signal of lin_ptr, </column>
                    <column name="s_axi_EN">received_can, 0x34, 32, R, Data signal of received_can, </column>
                    <column name="s_axi_EN">received_can_ctrl, 0x38, 32, R, Control signal of received_can, 0=received_can_ap_vld</column>
                    <column name="s_axi_EN">received_uart, 0x44, 32, R, Data signal of received_uart, </column>
                    <column name="s_axi_EN">received_uart_ctrl, 0x48, 32, R, Control signal of received_uart, 0=received_uart_ap_vld</column>
                    <column name="s_axi_EN">received_lin, 0x54, 32, R, Data signal of received_lin, </column>
                    <column name="s_axi_EN">received_lin_ctrl, 0x58, 32, R, Control signal of received_lin, 0=received_lin_ap_vld</column>
                    <column name="s_axi_EN">can_en, 0x64, 32, W, Data signal of can_en, </column>
                    <column name="s_axi_EN">uart_en, 0x6c, 32, W, Data signal of uart_en, </column>
                    <column name="s_axi_EN">lin_en, 0x74, 32, W, Data signal of lin_en, </column>
                    <column name="s_axi_EN">can_ddr_1, 0x7c, 32, W, Data signal of can_ddr, </column>
                    <column name="s_axi_EN">can_ddr_2, 0x80, 32, W, Data signal of can_ddr, </column>
                    <column name="s_axi_EN">uart_ddr_1, 0x88, 32, W, Data signal of uart_ddr, </column>
                    <column name="s_axi_EN">uart_ddr_2, 0x8c, 32, W, Data signal of uart_ddr, </column>
                    <column name="s_axi_EN">lin_ddr_1, 0x94, 32, W, Data signal of lin_ddr, </column>
                    <column name="s_axi_EN">lin_ddr_2, 0x98, 32, W, Data signal of lin_ddr, </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="timestamp">ap_none, 64, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="can_ptr">inout, pointer</column>
                    <column name="uart_ptr">inout, pointer</column>
                    <column name="lin_ptr">inout, pointer</column>
                    <column name="received_can">out, pointer</column>
                    <column name="received_uart">out, pointer</column>
                    <column name="received_lin">out, pointer</column>
                    <column name="can_en">in, int*</column>
                    <column name="uart_en">in, char*</column>
                    <column name="lin_en">in, int*</column>
                    <column name="can_ddr">inout, pointer</column>
                    <column name="uart_ddr">inout, pointer</column>
                    <column name="lin_ddr">inout, pointer</column>
                    <column name="timestamp">in, long long int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="can_ptr">m_axi_clu_addr, interface, , </column>
                    <column name="can_ptr">s_axi_EN, register, offset, name=can_ptr_1 offset=0x10 range=32</column>
                    <column name="can_ptr">s_axi_EN, register, offset, name=can_ptr_2 offset=0x14 range=32</column>
                    <column name="uart_ptr">m_axi_clu_addr, interface, , </column>
                    <column name="uart_ptr">s_axi_EN, register, offset, name=uart_ptr_1 offset=0x1c range=32</column>
                    <column name="uart_ptr">s_axi_EN, register, offset, name=uart_ptr_2 offset=0x20 range=32</column>
                    <column name="lin_ptr">m_axi_clu_addr, interface, , </column>
                    <column name="lin_ptr">s_axi_EN, register, offset, name=lin_ptr_1 offset=0x28 range=32</column>
                    <column name="lin_ptr">s_axi_EN, register, offset, name=lin_ptr_2 offset=0x2c range=32</column>
                    <column name="received_can">s_axi_EN, register, , name=received_can offset=0x34 range=32</column>
                    <column name="received_can">s_axi_EN, register, , name=received_can_ctrl offset=0x38 range=32</column>
                    <column name="received_uart">s_axi_EN, register, , name=received_uart offset=0x44 range=32</column>
                    <column name="received_uart">s_axi_EN, register, , name=received_uart_ctrl offset=0x48 range=32</column>
                    <column name="received_lin">s_axi_EN, register, , name=received_lin offset=0x54 range=32</column>
                    <column name="received_lin">s_axi_EN, register, , name=received_lin_ctrl offset=0x58 range=32</column>
                    <column name="can_en">s_axi_EN, register, , name=can_en offset=0x64 range=32</column>
                    <column name="uart_en">s_axi_EN, register, , name=uart_en offset=0x6c range=32</column>
                    <column name="lin_en">s_axi_EN, register, , name=lin_en offset=0x74 range=32</column>
                    <column name="can_ddr">m_axi_ps_ddr, interface, , </column>
                    <column name="can_ddr">s_axi_EN, register, offset, name=can_ddr_1 offset=0x7c range=32</column>
                    <column name="can_ddr">s_axi_EN, register, offset, name=can_ddr_2 offset=0x80 range=32</column>
                    <column name="uart_ddr">m_axi_ps_ddr, interface, , </column>
                    <column name="uart_ddr">s_axi_EN, register, offset, name=uart_ddr_1 offset=0x88 range=32</column>
                    <column name="uart_ddr">s_axi_EN, register, offset, name=uart_ddr_2 offset=0x8c range=32</column>
                    <column name="lin_ddr">m_axi_ps_ddr, interface, , </column>
                    <column name="lin_ddr">s_axi_EN, register, offset, name=lin_ddr_1 offset=0x94 range=32</column>
                    <column name="lin_ddr">s_axi_EN, register, offset, name=lin_ddr_2 offset=0x98 range=32</column>
                    <column name="timestamp">timestamp, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_ps_ddr">anonymous, read, 28, 8, can.c:103:2</column>
                    <column name="m_axi_ps_ddr">anonymous, write, 92, 8, can.c:126:3</column>
                    <column name="m_axi_ps_ddr">anonymous, write, 4, 8, clu.c:17:2</column>
                    <column name="m_axi_ps_ddr">anonymous, read, 28, 8, uart.c:132:2</column>
                    <column name="m_axi_ps_ddr">anonymous, write, 204, 8, uart.c:154:3</column>
                    <column name="m_axi_ps_ddr">anonymous, read, 28, 8, dlin.c:98:2</column>
                    <column name="m_axi_ps_ddr">anonymous, write, 28, 8, dlin.c:120:3</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_ps_ddr">ddr_header, , Volatile or Atomic access cannot be transformed, 214-227, uart.c:149:21</column>
                    <column name="m_axi_clu_addr">uartbase, , Volatile or Atomic access cannot be transformed, 214-227, uart.c:200:25</column>
                    <column name="m_axi_clu_addr">uartbase, , Volatile or Atomic access cannot be transformed, 214-227, uart.c:176:16</column>
                    <column name="m_axi_ps_ddr">ddr_header, , Volatile or Atomic access cannot be transformed, 214-227, dlin.c:115:21</column>
                    <column name="m_axi_clu_addr">linbase, , Volatile or Atomic access cannot be transformed, 214-227, dlin.c:81:24</column>
                    <column name="m_axi_clu_addr">linbase, , Volatile or Atomic access cannot be transformed, 214-227, dlin.c:87:29</column>
                    <column name="m_axi_clu_addr">linbase, , Volatile or Atomic access cannot be transformed, 214-227, dlin.c:81:24</column>
                    <column name="m_axi_clu_addr">linbase, , Volatile or Atomic access cannot be transformed, 214-227, dlin.c:81:24</column>
                    <column name="m_axi_clu_addr">linbase, , Volatile or Atomic access cannot be transformed, 214-227, dlin.c:81:24</column>
                    <column name="m_axi_clu_addr">linbase, , Volatile or Atomic access cannot be transformed, 214-227, dlin.c:87:29</column>
                    <column name="m_axi_clu_addr">linbase, , Volatile or Atomic access cannot be transformed, 214-227, dlin.c:87:29</column>
                    <column name="m_axi_clu_addr">linbase, , Volatile or Atomic access cannot be transformed, 214-227, dlin.c:81:24</column>
                    <column name="m_axi_clu_addr">linbase, , Volatile or Atomic access cannot be transformed, 214-227, dlin.c:81:24</column>
                    <column name="m_axi_clu_addr">can_ptr, , Volatile or Atomic access cannot be transformed, 214-227, can.c:248:16</column>
                    <column name="m_axi_clu_addr">canbase, , Volatile or Atomic access cannot be transformed, 214-227, can.c:150:15</column>
                    <column name="m_axi_clu_addr">canbase, , Volatile or Atomic access cannot be transformed, 214-227, can.c:173:14</column>
                    <column name="m_axi_clu_addr">canbase, , Volatile or Atomic access cannot be transformed, 214-227, can.c:207:14</column>
                    <column name="m_axi_clu_addr">canbase, , Volatile or Atomic access cannot be transformed, 214-227, can.c:220:14</column>
                    <column name="m_axi_clu_addr">canbase, , Volatile or Atomic access cannot be transformed, 214-227, can.c:233:12</column>
                    <column name="m_axi_clu_addr">canbase, , Volatile or Atomic access cannot be transformed, 214-227, can.c:235:26</column>
                    <column name="m_axi_ps_ddr">ddr_header, , Volatile or Atomic access cannot be transformed, 214-227, can.c:120:21</column>
                    <column name="m_axi_ps_ddr">ddr_header, anonymous, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, clu.c:17:2</column>
                    <column name="m_axi_ps_ddr">ddr_header, anonymous, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, uart.c:154:3</column>
                    <column name="m_axi_ps_ddr">ddr_header, anonymous, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, uart.c:132:2</column>
                    <column name="m_axi_ps_ddr">ddr_header, anonymous, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, clu.c:17:2</column>
                    <column name="m_axi_ps_ddr">ddr_header, anonymous, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, dlin.c:120:3</column>
                    <column name="m_axi_ps_ddr">ddr_header, anonymous, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, dlin.c:98:2</column>
                    <column name="m_axi_ps_ddr">ddr_header, anonymous, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, clu.c:17:2</column>
                    <column name="m_axi_ps_ddr">ddr_header, anonymous, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, can.c:126:3</column>
                    <column name="m_axi_ps_ddr">ddr_header, anonymous, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, can.c:103:2</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="clu.c:29" status="invalid" parentFunction="clu" variable="timestamp" isDirective="0" options="port=timestamp register">
            <Msg msg_id="207-5546" msg_severity="WARNING" msg_body="'#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1'"/>
        </Pragma>
        <Pragma type="interface" location="clu.c:30" status="valid" parentFunction="clu" variable="return" isDirective="0" options="mode=s_axilite bundle=EN port=return"/>
        <Pragma type="interface" location="clu.c:33" status="valid" parentFunction="clu" variable="can_ptr" isDirective="0" options="mode=s_axilite bundle=EN port=can_ptr"/>
        <Pragma type="interface" location="clu.c:34" status="valid" parentFunction="clu" variable="can_ptr" isDirective="0" options="mode=m_axi bundle=clu_addr depth=1 port=can_ptr offset=slave"/>
        <Pragma type="interface" location="clu.c:35" status="valid" parentFunction="clu" variable="can_ddr" isDirective="0" options="mode=s_axilite bundle=EN port=can_ddr"/>
        <Pragma type="interface" location="clu.c:36" status="valid" parentFunction="clu" variable="can_ddr" isDirective="0" options="mode=m_axi bundle=ps_ddr depth=10 port=can_ddr offset=slave"/>
        <Pragma type="interface" location="clu.c:37" status="valid" parentFunction="clu" variable="can_en" isDirective="0" options="mode=s_axilite bundle=EN port=can_en"/>
        <Pragma type="interface" location="clu.c:38" status="valid" parentFunction="clu" variable="received_can" isDirective="0" options="mode=s_axilite bundle=EN port=received_can"/>
        <Pragma type="interface" location="clu.c:41" status="valid" parentFunction="clu" variable="uart_ptr" isDirective="0" options="mode=s_axilite bundle=EN port=uart_ptr"/>
        <Pragma type="interface" location="clu.c:42" status="valid" parentFunction="clu" variable="uart_ptr" isDirective="0" options="mode=m_axi bundle=clu_addr depth=1 port=uart_ptr offset=slave"/>
        <Pragma type="interface" location="clu.c:43" status="valid" parentFunction="clu" variable="uart_ddr" isDirective="0" options="mode=s_axilite bundle=EN port=uart_ddr"/>
        <Pragma type="interface" location="clu.c:44" status="valid" parentFunction="clu" variable="uart_ddr" isDirective="0" options="mode=m_axi bundle=ps_ddr depth=10 port=uart_ddr offset=slave"/>
        <Pragma type="interface" location="clu.c:45" status="valid" parentFunction="clu" variable="uart_en" isDirective="0" options="mode=s_axilite bundle=EN port=uart_en"/>
        <Pragma type="interface" location="clu.c:46" status="valid" parentFunction="clu" variable="received_uart" isDirective="0" options="mode=s_axilite bundle=EN port=received_uart"/>
        <Pragma type="interface" location="clu.c:49" status="valid" parentFunction="clu" variable="lin_ptr" isDirective="0" options="mode=s_axilite bundle=EN port=lin_ptr"/>
        <Pragma type="interface" location="clu.c:50" status="valid" parentFunction="clu" variable="lin_ptr" isDirective="0" options="mode=m_axi bundle=clu_addr depth=1 port=lin_ptr offset=slave"/>
        <Pragma type="interface" location="clu.c:51" status="valid" parentFunction="clu" variable="lin_ddr" isDirective="0" options="mode=s_axilite bundle=EN port=lin_ddr"/>
        <Pragma type="interface" location="clu.c:52" status="valid" parentFunction="clu" variable="lin_ddr" isDirective="0" options="mode=m_axi bundle=ps_ddr depth=10 port=lin_ddr offset=slave"/>
        <Pragma type="interface" location="clu.c:53" status="valid" parentFunction="clu" variable="lin_en" isDirective="0" options="mode=s_axilite bundle=EN port=lin_en"/>
        <Pragma type="interface" location="clu.c:54" status="valid" parentFunction="clu" variable="received_lin" isDirective="0" options="mode=s_axilite bundle=EN port=received_lin"/>
    </PragmaReport>
</profile>

