{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718411135012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718411135020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 14 17:25:34 2024 " "Processing started: Fri Jun 14 17:25:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718411135020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718411135020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718411135020 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718411135621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718411135621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH shuffle_memory_with_key.sv(6) " "Verilog HDL Declaration information at shuffle_memory_with_key.sv(6): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "shuffle_memory_with_key.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718411143243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shuffle_memory_with_key.sv 1 1 " "Found 1 design units, including 1 entities, in source file shuffle_memory_with_key.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shuffle_memory_with_key " "Found entity 1: shuffle_memory_with_key" {  } { { "shuffle_memory_with_key.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718411143244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718411143244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START s_memory_init.sv(8) " "Verilog HDL Declaration information at s_memory_init.sv(8): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "Our Code/s_memory_init.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/Our Code/s_memory_init.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718411143246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH s_memory_init.sv(10) " "Verilog HDL Declaration information at s_memory_init.sv(10): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "Our Code/s_memory_init.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/Our Code/s_memory_init.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718411143246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our code/s_memory_init.sv 1 1 " "Found 1 design units, including 1 entities, in source file our code/s_memory_init.sv" { { "Info" "ISGN_ENTITY_NAME" "1 s_memory_init " "Found entity 1: s_memory_init" {  } { { "Our Code/s_memory_init.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/Our Code/s_memory_init.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718411143247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718411143247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shared_s_access.sv 1 1 " "Found 1 design units, including 1 entities, in source file shared_s_access.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shared_s_access " "Found entity 1: shared_s_access" {  } { { "shared_s_access.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/shared_s_access.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718411143250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718411143250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.v" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/SevenSegmentDisplayDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718411143252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718411143252 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ksa.sv(44) " "Verilog HDL Module Instantiation warning at ksa.sv(44): ignored dangling comma in List of Port Connections" {  } { { "ksa.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv" 44 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718411143255 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ksa.sv(52) " "Verilog HDL Module Instantiation warning at ksa.sv(52): ignored dangling comma in List of Port Connections" {  } { { "ksa.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv" 52 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718411143255 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ksa.sv(60) " "Verilog HDL Module Instantiation warning at ksa.sv(60): ignored dangling comma in List of Port Connections" {  } { { "ksa.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv" 60 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718411143255 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ksa.sv(68) " "Verilog HDL Module Instantiation warning at ksa.sv(68): ignored dangling comma in List of Port Connections" {  } { { "ksa.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv" 68 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718411143255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_crack START_CRACK ksa.sv(35) " "Verilog HDL Declaration information at ksa.sv(35): object \"start_crack\" differs only in case from object \"START_CRACK\" in the same scope" {  } { { "ksa.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718411143255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa.sv 1 1 " "Found 1 design units, including 1 entities, in source file ksa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa " "Found entity 1: ksa" {  } { { "ksa.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718411143255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718411143255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file s_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_memory " "Found entity 1: s_memory" {  } { { "s_memory.v" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718411143258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718411143258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "decode_finish DECODE_FINISH decoder_core_control.sv(19) " "Verilog HDL Declaration information at decoder_core_control.sv(19): object \"decode_finish\" differs only in case from object \"DECODE_FINISH\" in the same scope" {  } { { "decoder_core_control.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decoder_core_control.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718411143261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_core_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_core_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_core_control " "Found entity 1: decoder_core_control" {  } { { "decoder_core_control.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decoder_core_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718411143262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718411143262 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 decode.sv(23) " "Verilog HDL Expression warning at decode.sv(23): truncated literal to match 5 bits" {  } { { "decode.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decode.sv" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1718411143264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH decode.sv(6) " "Verilog HDL Declaration information at decode.sv(6): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "decode.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decode.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718411143264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fail FAIL decode.sv(7) " "Verilog HDL Declaration information at decode.sv(7): object \"fail\" differs only in case from object \"FAIL\" in the same scope" {  } { { "decode.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decode.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718411143264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718411143265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718411143265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrypted_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file decrypted_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 decrypted_memory " "Found entity 1: decrypted_memory" {  } { { "decrypted_memory.v" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718411143267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718411143267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encrypted_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file encrypted_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 encrypted_memory " "Found entity 1: encrypted_memory" {  } { { "encrypted_memory.v" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718411143270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718411143270 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "rc4_decryptor.sv(149) " "Verilog HDL Module Instantiation warning at rc4_decryptor.sv(149): ignored dangling comma in List of Port Connections" {  } { { "rc4_decryptor.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor.sv" 149 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718411143272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc4_decryptor.sv 1 1 " "Found 1 design units, including 1 entities, in source file rc4_decryptor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rc4_decryptor " "Found entity 1: rc4_decryptor" {  } { { "rc4_decryptor.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718411143273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718411143273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory_01.v 1 1 " "Found 1 design units, including 1 entities, in source file s_memory_01.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_memory_01 " "Found entity 1: s_memory_01" {  } { { "s_memory_01.v" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory_01.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718411143276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718411143276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrypted_memory_01.v 1 1 " "Found 1 design units, including 1 entities, in source file decrypted_memory_01.v" { { "Info" "ISGN_ENTITY_NAME" "1 decrypted_memory_01 " "Found entity 1: decrypted_memory_01" {  } { { "decrypted_memory_01.v" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory_01.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718411143279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718411143279 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "rc4_decryptor_01.sv(152) " "Verilog HDL Module Instantiation warning at rc4_decryptor_01.sv(152): ignored dangling comma in List of Port Connections" {  } { { "rc4_decryptor_01.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_01.sv" 152 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718411143281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc4_decryptor_01.sv 1 1 " "Found 1 design units, including 1 entities, in source file rc4_decryptor_01.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rc4_decryptor_01 " "Found entity 1: rc4_decryptor_01" {  } { { "rc4_decryptor_01.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_01.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718411143282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718411143282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encrypted_memory_01.v 1 1 " "Found 1 design units, including 1 entities, in source file encrypted_memory_01.v" { { "Info" "ISGN_ENTITY_NAME" "1 encrypted_memory_01 " "Found entity 1: encrypted_memory_01" {  } { { "encrypted_memory_01.v" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory_01.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718411143285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718411143285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory_02.v 1 1 " "Found 1 design units, including 1 entities, in source file s_memory_02.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_memory_02 " "Found entity 1: s_memory_02" {  } { { "s_memory_02.v" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory_02.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718411143288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718411143288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrypted_memory_02.v 1 1 " "Found 1 design units, including 1 entities, in source file decrypted_memory_02.v" { { "Info" "ISGN_ENTITY_NAME" "1 decrypted_memory_02 " "Found entity 1: decrypted_memory_02" {  } { { "decrypted_memory_02.v" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory_02.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718411143291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718411143291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encrypted_memory_02.v 1 1 " "Found 1 design units, including 1 entities, in source file encrypted_memory_02.v" { { "Info" "ISGN_ENTITY_NAME" "1 encrypted_memory_02 " "Found entity 1: encrypted_memory_02" {  } { { "encrypted_memory_02.v" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory_02.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718411143294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718411143294 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "rc4_decryptor_02.sv(152) " "Verilog HDL Module Instantiation warning at rc4_decryptor_02.sv(152): ignored dangling comma in List of Port Connections" {  } { { "rc4_decryptor_02.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_02.sv" 152 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718411143296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc4_decryptor_02.sv 1 1 " "Found 1 design units, including 1 entities, in source file rc4_decryptor_02.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rc4_decryptor_02 " "Found entity 1: rc4_decryptor_02" {  } { { "rc4_decryptor_02.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_02.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718411143296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718411143296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory_03.v 1 1 " "Found 1 design units, including 1 entities, in source file s_memory_03.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_memory_03 " "Found entity 1: s_memory_03" {  } { { "s_memory_03.v" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory_03.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718411143299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718411143299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrypted_memory_03.v 1 1 " "Found 1 design units, including 1 entities, in source file decrypted_memory_03.v" { { "Info" "ISGN_ENTITY_NAME" "1 decrypted_memory_03 " "Found entity 1: decrypted_memory_03" {  } { { "decrypted_memory_03.v" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory_03.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718411143302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718411143302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encrypted_memory_03.v 1 1 " "Found 1 design units, including 1 entities, in source file encrypted_memory_03.v" { { "Info" "ISGN_ENTITY_NAME" "1 encrypted_memory_03 " "Found entity 1: encrypted_memory_03" {  } { { "encrypted_memory_03.v" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory_03.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718411143305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718411143305 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "rc4_decryptor_03.sv(149) " "Verilog HDL Module Instantiation warning at rc4_decryptor_03.sv(149): ignored dangling comma in List of Port Connections" {  } { { "rc4_decryptor_03.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_03.sv" 149 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718411143307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc4_decryptor_03.sv 1 1 " "Found 1 design units, including 1 entities, in source file rc4_decryptor_03.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rc4_decryptor_03 " "Found entity 1: rc4_decryptor_03" {  } { { "rc4_decryptor_03.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_03.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718411143308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718411143308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "secret_key rc4_decryptor_03.sv(73) " "Verilog HDL Implicit Net warning at rc4_decryptor_03.sv(73): created implicit net for \"secret_key\"" {  } { { "rc4_decryptor_03.sv" "" { Text "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_03.sv" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718411143308 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decoder_core_control " "Elaborating entity \"decoder_core_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718411143367 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718411143786 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4.map.smsg " "Generated suppressed messages file C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718411144003 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718411144123 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718411144123 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718411144159 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718411144159 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718411144159 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718411144159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718411144175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 14 17:25:44 2024 " "Processing ended: Fri Jun 14 17:25:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718411144175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718411144175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718411144175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718411144175 ""}
