[connectivity]
sp=vadd_1.in1:PLRAM[0]
sp=vadd_1.in2:DDR[0]
sp=vadd_1.out:PLRAM[1]
