
LTDC_Paint.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f3c  08000298  08000298  00010298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003f68  080071d8  080071d8  000171d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800b140  0800b140  0001b140  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800b144  0800b144  0001b144  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000138  20000000  0800b148  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001de0  20000138  0800b280  00020138  2**3
                  ALLOC
  7 ._user_heap_stack 00000c00  20001f18  0800b280  00021f18  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020138  2**0
                  CONTENTS, READONLY
  9 .debug_line   0001d23d  00000000  00000000  00020166  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   000463ac  00000000  00000000  0003d3a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00007515  00000000  00000000  0008374f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001a28  00000000  00000000  0008ac68  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00187257  00000000  00000000  0008c690  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000020a8  00000000  00000000  002138e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00015d7b  00000000  00000000  00215990  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0003eb27  00000000  00000000  0022b70b  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007b  00000000  00000000  0026a232  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004d4c  00000000  00000000  0026a2b0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	20000138 	.word	0x20000138
 80002b4:	00000000 	.word	0x00000000
 80002b8:	080071bc 	.word	0x080071bc

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	2000013c 	.word	0x2000013c
 80002d4:	080071bc 	.word	0x080071bc

080002d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80002d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000310 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80002dc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80002de:	e003      	b.n	80002e8 <LoopCopyDataInit>

080002e0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80002e0:	4b0c      	ldr	r3, [pc, #48]	; (8000314 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80002e2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80002e4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80002e6:	3104      	adds	r1, #4

080002e8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80002e8:	480b      	ldr	r0, [pc, #44]	; (8000318 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80002ea:	4b0c      	ldr	r3, [pc, #48]	; (800031c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80002ec:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80002ee:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80002f0:	d3f6      	bcc.n	80002e0 <CopyDataInit>
  ldr  r2, =_sbss
 80002f2:	4a0b      	ldr	r2, [pc, #44]	; (8000320 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80002f4:	e002      	b.n	80002fc <LoopFillZerobss>

080002f6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80002f6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80002f8:	f842 3b04 	str.w	r3, [r2], #4

080002fc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80002fc:	4b09      	ldr	r3, [pc, #36]	; (8000324 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80002fe:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000300:	d3f9      	bcc.n	80002f6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000302:	f002 fbcd 	bl	8002aa0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000306:	f006 f905 	bl	8006514 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800030a:	f000 f82d 	bl	8000368 <main>
  bx  lr    
 800030e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000310:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000314:	0800b148 	.word	0x0800b148
  ldr  r0, =_sdata
 8000318:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800031c:	20000138 	.word	0x20000138
  ldr  r2, =_sbss
 8000320:	20000138 	.word	0x20000138
  ldr  r3, = _ebss
 8000324:	20001f18 	.word	0x20001f18

08000328 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000328:	e7fe      	b.n	8000328 <ADC3_IRQHandler>
	...

0800032c <Aggiorna_Interfaccia>:
  * @param  None
  * @retval None
  */

static void Aggiorna_Interfaccia(void)
{
 800032c:	b510      	push	{r4, lr}
	/*Disegno il contenuto dei rettangoli.*/
	disegna_contenuto_barra_laterale(d_int.pan_barra_destra, d_int.pan_barra_alto, d_int.dim_barra_x, d_int.dim_barra_y, test_percentuale);
 800032e:	4b0c      	ldr	r3, [pc, #48]	; (8000360 <Aggiorna_Interfaccia+0x34>)
 8000330:	4c0c      	ldr	r4, [pc, #48]	; (8000364 <Aggiorna_Interfaccia+0x38>)
 8000332:	ed93 0b00 	vldr	d0, [r3]
 8000336:	e9d4 010c 	ldrd	r0, r1, [r4, #48]	; 0x30
 800033a:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	; 0x28
 800033e:	f005 fcd1 	bl	8005ce4 <disegna_contenuto_barra_laterale>
	//disegna_contenuto_barra_laterale(x_size-d_int.pan_barra_destra-d_int.dim_barra_x, d_int.pan_barra_alto, d_int.dim_barra_x, d_int.dim_barra_y,  d_int.spessore_bordo, (1.0-test_percentuale));

	aggiorna_indicatore_cerchio(d_int.centro_x_cerchio_centrale, d_int.centro_y_cerchio_centrale, d_int.angolo_precedente, d_int.angolo, d_int.raggio_cerchio_centrale, d_int.raggio_indicatore_cerchio);
 8000342:	6923      	ldr	r3, [r4, #16]
 8000344:	6862      	ldr	r2, [r4, #4]
 8000346:	ed94 1b08 	vldr	d1, [r4, #32]
 800034a:	ed94 0b06 	vldr	d0, [r4, #24]
 800034e:	e9d4 0102 	ldrd	r0, r1, [r4, #8]
 8000352:	f005 fc61 	bl	8005c18 <aggiorna_indicatore_cerchio>
	d_int.angolo_precedente = d_int.angolo;
 8000356:	e9d4 2308 	ldrd	r2, r3, [r4, #32]
 800035a:	e9c4 2306 	strd	r2, r3, [r4, #24]
}
 800035e:	bd10      	pop	{r4, pc}
 8000360:	20000158 	.word	0x20000158
 8000364:	20000e90 	.word	0x20000e90

08000368 <main>:
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b0a8      	sub	sp, #160	; 0xa0
static void MPU_Config(void)
{
MPU_Region_InitTypeDef MPU_InitStruct;

  /* Disable the MPU */
  HAL_MPU_Disable();
 800036c:	f002 fcc8 	bl	8002d00 <HAL_MPU_Disable>

  /* Configure the MPU attributes as WT for SDRAM */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000370:	2301      	movs	r3, #1
  MPU_InitStruct.BaseAddress = 0xD0000000;
 8000372:	f04f 4c50 	mov.w	ip, #3489660928	; 0xd0000000
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
  MPU_InitStruct.SubRegionDisable = 0x00;
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000376:	a815      	add	r0, sp, #84	; 0x54
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000378:	f8ad 3054 	strh.w	r3, [sp, #84]	; 0x54
  MPU_InitStruct.BaseAddress = 0xD0000000;
 800037c:	4bd2      	ldr	r3, [pc, #840]	; (80006c8 <main+0x360>)
 800037e:	e9cd c316 	strd	ip, r3, [sp, #88]	; 0x58
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000382:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000386:	9318      	str	r3, [sp, #96]	; 0x60
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000388:	f002 fcdc 	bl	8002d44 <HAL_MPU_ConfigRegion>

  /* Enable the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800038c:	2004      	movs	r0, #4
 800038e:	f002 fcc7 	bl	8002d20 <HAL_MPU_Enable>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000392:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000396:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800039a:	4bcc      	ldr	r3, [pc, #816]	; (80006cc <main+0x364>)
 800039c:	2100      	movs	r1, #0
 800039e:	f8c3 1250 	str.w	r1, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80003a2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80003a6:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80003aa:	695a      	ldr	r2, [r3, #20]
 80003ac:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80003b0:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80003b2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80003b6:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80003ba:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80003be:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 80003c2:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80003c6:	f643 76e0 	movw	r6, #16352	; 0x3fe0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80003ca:	f3c2 04c9 	ubfx	r4, r2, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80003ce:	f3c2 324e 	ubfx	r2, r2, #13, #15
 80003d2:	07a5      	lsls	r5, r4, #30
 80003d4:	0152      	lsls	r2, r2, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80003d6:	ea02 0c06 	and.w	ip, r2, r6
 80003da:	4628      	mov	r0, r5
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80003dc:	4621      	mov	r1, r4
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80003de:	ea40 070c 	orr.w	r7, r0, ip
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80003e2:	3901      	subs	r1, #1
 80003e4:	f100 4040 	add.w	r0, r0, #3221225472	; 0xc0000000
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80003e8:	f8c3 7260 	str.w	r7, [r3, #608]	; 0x260
      } while (ways-- != 0U);
 80003ec:	1c4f      	adds	r7, r1, #1
 80003ee:	d1f6      	bne.n	80003de <main+0x76>
 80003f0:	3a20      	subs	r2, #32
    } while(sets-- != 0U);
 80003f2:	f112 0f20 	cmn.w	r2, #32
 80003f6:	d1ee      	bne.n	80003d6 <main+0x6e>
 80003f8:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80003fc:	695a      	ldr	r2, [r3, #20]
 80003fe:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000402:	615a      	str	r2, [r3, #20]
 8000404:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000408:	f3bf 8f6f 	isb	sy
  HAL_Init();
 800040c:	f002 fbb0 	bl	8002b70 <HAL_Init>
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000410:	2002      	movs	r0, #2
 8000412:	f004 f807 	bl	8004424 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000416:	2300      	movs	r3, #0
 8000418:	930b      	str	r3, [sp, #44]	; 0x2c
 800041a:	4bad      	ldr	r3, [pc, #692]	; (80006d0 <main+0x368>)
 800041c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800041e:	f022 0201 	bic.w	r2, r2, #1
 8000422:	62da      	str	r2, [r3, #44]	; 0x2c
 8000424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000426:	f003 0301 	and.w	r3, r3, #1
 800042a:	930b      	str	r3, [sp, #44]	; 0x2c
 800042c:	4ba9      	ldr	r3, [pc, #676]	; (80006d4 <main+0x36c>)
 800042e:	699a      	ldr	r2, [r3, #24]
 8000430:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8000434:	619a      	str	r2, [r3, #24]
 8000436:	699a      	ldr	r2, [r3, #24]
 8000438:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 800043c:	920b      	str	r2, [sp, #44]	; 0x2c
 800043e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000440:	699a      	ldr	r2, [r3, #24]
 8000442:	0494      	lsls	r4, r2, #18
 8000444:	d5fc      	bpl.n	8000440 <main+0xd8>
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000446:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800044a:	2601      	movs	r6, #1
  RCC_OscInitStruct.PLL.PLLN = 160;
 800044c:	2005      	movs	r0, #5
 800044e:	22a0      	movs	r2, #160	; 0xa0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000450:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000452:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8000454:	2708      	movs	r7, #8
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000456:	9422      	str	r4, [sp, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000458:	9424      	str	r4, [sp, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800045a:	9523      	str	r5, [sp, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800045c:	9725      	str	r7, [sp, #148]	; 0x94
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800045e:	e9cd 6315 	strd	r6, r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.HSIState = RCC_HSI_OFF;
 8000462:	2300      	movs	r3, #0
  RCC_OscInitStruct.PLL.PLLN = 160;
 8000464:	e9cd 0220 	strd	r0, r2, [sp, #128]	; 0x80
  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000468:	a815      	add	r0, sp, #84	; 0x54
  RCC_OscInitStruct.HSIState = RCC_HSI_OFF;
 800046a:	9318      	str	r3, [sp, #96]	; 0x60
  RCC_OscInitStruct.CSIState = RCC_CSI_OFF;
 800046c:	931c      	str	r3, [sp, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800046e:	9327      	str	r3, [sp, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000470:	9326      	str	r3, [sp, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000472:	e9cd 441e 	strd	r4, r4, [sp, #120]	; 0x78
  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000476:	f003 fff9 	bl	800446c <HAL_RCC_OscConfig>
  if(ret != HAL_OK)
 800047a:	b118      	cbz	r0, 8000484 <main+0x11c>
  BSP_LED_On(LED3);
 800047c:	4620      	mov	r0, r4
 800047e:	f001 fa0f 	bl	80018a0 <BSP_LED_On>
 8000482:	e7fe      	b.n	8000482 <main+0x11a>
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000484:	213f      	movs	r1, #63	; 0x3f
 8000486:	2303      	movs	r3, #3
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000488:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800048c:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000490:	2340      	movs	r3, #64	; 0x40
  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 8000492:	4629      	mov	r1, r5
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000494:	e9cd 070f 	strd	r0, r7, [sp, #60]	; 0x3c
  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 8000498:	a80d      	add	r0, sp, #52	; 0x34
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800049a:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800049e:	e9cd 2313 	strd	r2, r3, [sp, #76]	; 0x4c
  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 80004a2:	f004 fb17 	bl	8004ad4 <HAL_RCC_ClockConfig>
  if(ret != HAL_OK)
 80004a6:	4605      	mov	r5, r0
 80004a8:	b118      	cbz	r0, 80004b2 <main+0x14a>
  BSP_LED_On(LED3);
 80004aa:	4620      	mov	r0, r4
 80004ac:	f001 f9f8 	bl	80018a0 <BSP_LED_On>
 80004b0:	e7fe      	b.n	80004b0 <main+0x148>
  __HAL_RCC_CSI_ENABLE() ;
 80004b2:	4b89      	ldr	r3, [pc, #548]	; (80006d8 <main+0x370>)
  BSP_LCD_GetXSize(0, &x_size);
 80004b4:	f8df 823c 	ldr.w	r8, [pc, #572]	; 80006f4 <main+0x38c>
  __HAL_RCC_CSI_ENABLE() ;
 80004b8:	681a      	ldr	r2, [r3, #0]
  configura_pulsante(&pulsante_U, x_size, y_size, 0, 0);
 80004ba:	4f88      	ldr	r7, [pc, #544]	; (80006dc <main+0x374>)
  __HAL_RCC_CSI_ENABLE() ;
 80004bc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80004c0:	601a      	str	r2, [r3, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE() ;
 80004c2:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 80004c6:	f042 0202 	orr.w	r2, r2, #2
 80004ca:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 80004ce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80004d2:	f003 0302 	and.w	r3, r3, #2
 80004d6:	930c      	str	r3, [sp, #48]	; 0x30
 80004d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  HAL_EnableCompensationCell();
 80004da:	f002 fba1 	bl	8002c20 <HAL_EnableCompensationCell>
  BSP_LED_Init(LED1);
 80004de:	4628      	mov	r0, r5
 80004e0:	f001 f98a 	bl	80017f8 <BSP_LED_Init>
  BSP_LED_Init(LED3);
 80004e4:	4620      	mov	r0, r4
 80004e6:	f001 f987 	bl	80017f8 <BSP_LED_Init>
  BSP_LCD_Init(0, LCD_ORIENTATION_LANDSCAPE);
 80004ea:	4631      	mov	r1, r6
 80004ec:	4628      	mov	r0, r5
  configura_dimensioni_interfaccia(&d_int, x_size, y_size);
 80004ee:	4c7c      	ldr	r4, [pc, #496]	; (80006e0 <main+0x378>)
  BSP_LCD_Init(0, LCD_ORIENTATION_LANDSCAPE);
 80004f0:	f002 f876 	bl	80025e0 <BSP_LCD_Init>
  UTIL_LCD_SetFuncDriver(&LCD_Driver);
 80004f4:	487b      	ldr	r0, [pc, #492]	; (80006e4 <main+0x37c>)
 80004f6:	f005 fd43 	bl	8005f80 <UTIL_LCD_SetFuncDriver>
  UTIL_LCD_SetLayer(0);
 80004fa:	4628      	mov	r0, r5
 80004fc:	f005 fd6e 	bl	8005fdc <UTIL_LCD_SetLayer>
  BSP_LCD_DisplayOn(0);
 8000500:	4628      	mov	r0, r5
 8000502:	f002 f879 	bl	80025f8 <BSP_LCD_DisplayOn>
  UTIL_LCD_Clear(UTIL_LCD_COLOR_WHITE);
 8000506:	f04f 30ff 	mov.w	r0, #4294967295
 800050a:	f005 ff89 	bl	8006420 <UTIL_LCD_Clear>
  BSP_LCD_GetXSize(0, &x_size);
 800050e:	f108 0108 	add.w	r1, r8, #8
 8000512:	4628      	mov	r0, r5
 8000514:	f001 fcc2 	bl	8001e9c <BSP_LCD_GetXSize>
  BSP_LCD_GetYSize(0, &y_size);
 8000518:	f108 010c 	add.w	r1, r8, #12
 800051c:	4628      	mov	r0, r5
 800051e:	f001 fcc7 	bl	8001eb0 <BSP_LCD_GetYSize>
  hTS.Width = x_size;
 8000522:	4971      	ldr	r1, [pc, #452]	; (80006e8 <main+0x380>)
 8000524:	f8d8 3008 	ldr.w	r3, [r8, #8]
  BSP_TS_Init(0, &hTS);
 8000528:	4628      	mov	r0, r5
  hTS.Accuracy = 0;
 800052a:	60cd      	str	r5, [r1, #12]
  hTS.Width = x_size;
 800052c:	600b      	str	r3, [r1, #0]
  hTS.Height = y_size;
 800052e:	f8d8 300c 	ldr.w	r3, [r8, #12]
  hTS.Orientation = TS_SWAP_NONE;
 8000532:	e9c1 3601 	strd	r3, r6, [r1, #4]
  BSP_TS_Init(0, &hTS);
 8000536:	f002 f9b3 	bl	80028a0 <BSP_TS_Init>
  configura_dimensioni_interfaccia(&d_int, x_size, y_size);
 800053a:	4620      	mov	r0, r4
  disegna_pulsante_controllo(pulsante_U);
 800053c:	f107 0610 	add.w	r6, r7, #16
  configura_dimensioni_interfaccia(&d_int, x_size, y_size);
 8000540:	e9d8 1202 	ldrd	r1, r2, [r8, #8]
 8000544:	f005 fb3c 	bl	8005bc0 <configura_dimensioni_interfaccia>
  configura_pulsante(&pulsante_U, x_size, y_size, 0, 0);
 8000548:	462b      	mov	r3, r5
 800054a:	9500      	str	r5, [sp, #0]
 800054c:	4638      	mov	r0, r7
 800054e:	e9d8 1202 	ldrd	r1, r2, [r8, #8]
 8000552:	f005 fbfd 	bl	8005d50 <configura_pulsante>
  strcpy( pulsante_U.etichetta, "U");
 8000556:	4965      	ldr	r1, [pc, #404]	; (80006ec <main+0x384>)
 8000558:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800055c:	f005 fffe 	bl	800655c <strcpy>
  pulsante_U.pos_y = 20;
 8000560:	2232      	movs	r2, #50	; 0x32
 8000562:	2314      	movs	r3, #20
  UTIL_LCD_SetLayer(0);
 8000564:	4628      	mov	r0, r5
  pulsante_U.pos_y = 20;
 8000566:	e9c7 2300 	strd	r2, r3, [r7]
  UTIL_LCD_SetLayer(0);
 800056a:	f005 fd37 	bl	8005fdc <UTIL_LCD_SetLayer>
  UTIL_LCD_Clear(COLORE_SFONDO);
 800056e:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000572:	f005 ff55 	bl	8006420 <UTIL_LCD_Clear>
  BSP_LCD_GetXSize(0, &x_size);
 8000576:	f108 0108 	add.w	r1, r8, #8
 800057a:	4628      	mov	r0, r5
 800057c:	f001 fc8e 	bl	8001e9c <BSP_LCD_GetXSize>
  BSP_LCD_GetYSize(0, &y_size);
 8000580:	f108 010c 	add.w	r1, r8, #12
 8000584:	4628      	mov	r0, r5
  disegna_pulsante_controllo(pulsante_U);
 8000586:	466d      	mov	r5, sp
  BSP_LCD_GetYSize(0, &y_size);
 8000588:	f001 fc92 	bl	8001eb0 <BSP_LCD_GetYSize>
  disegna_pulsante_controllo(pulsante_U);
 800058c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800058e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000590:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8000594:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8000598:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 800059c:	f005 fc38 	bl	8005e10 <disegna_pulsante_controllo>
  disegna_cerchio_centrale(d_int.centro_x_cerchio_centrale, d_int.centro_y_cerchio_centrale, d_int.raggio_cerchio_centrale);
 80005a0:	6862      	ldr	r2, [r4, #4]
 80005a2:	e9d4 0102 	ldrd	r0, r1, [r4, #8]
 80005a6:	f005 fb33 	bl	8005c10 <disegna_cerchio_centrale>
  disegna_frame_barra_laterale(d_int.pan_barra_destra, d_int.pan_barra_alto, d_int.dim_barra_x, d_int.dim_barra_y);
 80005aa:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	; 0x28
 80005ae:	e9d4 010c 	ldrd	r0, r1, [r4, #48]	; 0x30
 80005b2:	f005 fb8b 	bl	8005ccc <disegna_frame_barra_laterale>
  disegna_frame_barra_laterale(x_size-d_int.pan_barra_destra-d_int.dim_barra_x,d_int.pan_barra_alto, d_int.dim_barra_x, d_int.dim_barra_y);
 80005b6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80005b8:	f8d8 0008 	ldr.w	r0, [r8, #8]
 80005bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80005be:	1ac0      	subs	r0, r0, r3
 80005c0:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	; 0x28
			test_percentuale+=0.01;
 80005c4:	ed9f 9b3c 	vldr	d9, [pc, #240]	; 80006b8 <main+0x350>
  disegna_frame_barra_laterale(x_size-d_int.pan_barra_destra-d_int.dim_barra_x,d_int.pan_barra_alto, d_int.dim_barra_x, d_int.dim_barra_y);
 80005c8:	1a80      	subs	r0, r0, r2
 80005ca:	f005 fb7f 	bl	8005ccc <disegna_frame_barra_laterale>
  disegna_contenuto_barra_laterale(d_int.pan_barra_destra, d_int.pan_barra_alto, d_int.dim_barra_x, d_int.dim_barra_y, test_percentuale);
 80005ce:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	; 0x28
 80005d2:	e9d4 010c 	ldrd	r0, r1, [r4, #48]	; 0x30
 80005d6:	ed98 0b00 	vldr	d0, [r8]
 80005da:	f005 fb83 	bl	8005ce4 <disegna_contenuto_barra_laterale>
  disegna_contenuto_barra_laterale(x_size-d_int.pan_barra_destra-d_int.dim_barra_x, d_int.pan_barra_alto, d_int.dim_barra_x, d_int.dim_barra_y, test_percentuale);
 80005de:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80005e0:	f8d8 0008 	ldr.w	r0, [r8, #8]
 80005e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80005e6:	1ac0      	subs	r0, r0, r3
 80005e8:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	; 0x28
			d_int.angolo += 0.05;
 80005ec:	ed9f 8b34 	vldr	d8, [pc, #208]	; 80006c0 <main+0x358>
  disegna_contenuto_barra_laterale(x_size-d_int.pan_barra_destra-d_int.dim_barra_x, d_int.pan_barra_alto, d_int.dim_barra_x, d_int.dim_barra_y, test_percentuale);
 80005f0:	1a80      	subs	r0, r0, r2
 80005f2:	ed98 0b00 	vldr	d0, [r8]
 80005f6:	f005 fb75 	bl	8005ce4 <disegna_contenuto_barra_laterale>
  aggiorna_indicatore_cerchio(d_int.centro_x_cerchio_centrale, d_int.centro_y_cerchio_centrale, d_int.angolo_precedente, d_int.angolo, d_int.raggio_cerchio_centrale, d_int.raggio_indicatore_cerchio);
 80005fa:	6923      	ldr	r3, [r4, #16]
 80005fc:	6862      	ldr	r2, [r4, #4]
 80005fe:	ed94 1b08 	vldr	d1, [r4, #32]
 8000602:	ed94 0b06 	vldr	d0, [r4, #24]
 8000606:	e9d4 0102 	ldrd	r0, r1, [r4, #8]
 800060a:	f005 fb05 	bl	8005c18 <aggiorna_indicatore_cerchio>
  BSP_TS_GetState(0,&TS_State);
 800060e:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 80006f8 <main+0x390>
 8000612:	4649      	mov	r1, r9
 8000614:	2000      	movs	r0, #0
 8000616:	f002 f9e9 	bl	80029ec <BSP_TS_GetState>
  x = TS_State.TouchX;
 800061a:	f8d8 3014 	ldr.w	r3, [r8, #20]
  y = TS_State.TouchY;
 800061e:	f8d8 2018 	ldr.w	r2, [r8, #24]
  if ((TS_State.TouchDetected))
 8000622:	f8d8 1010 	ldr.w	r1, [r8, #16]
  x = TS_State.TouchX;
 8000626:	f8c8 301c 	str.w	r3, [r8, #28]
  y = TS_State.TouchY;
 800062a:	f8c8 2020 	str.w	r2, [r8, #32]
  if ((TS_State.TouchDetected))
 800062e:	2900      	cmp	r1, #0
 8000630:	d0ef      	beq.n	8000612 <main+0x2aa>
	  if (verifica_pressione_piu(pulsante_U,x ,y))
 8000632:	4e2f      	ldr	r6, [pc, #188]	; (80006f0 <main+0x388>)
 8000634:	466d      	mov	r5, sp
 8000636:	e9cd 3207 	strd	r3, r2, [sp, #28]
 800063a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800063c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800063e:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8000642:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8000646:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 800064a:	f005 fb9d 	bl	8005d88 <verifica_pressione_piu>
 800064e:	b168      	cbz	r0, 800066c <main+0x304>
			test_percentuale+=0.01;
 8000650:	ed98 7b00 	vldr	d7, [r8]
 8000654:	ee37 7b09 	vadd.f64	d7, d7, d9
 8000658:	ed88 7b00 	vstr	d7, [r8]
			d_int.angolo += 0.05;
 800065c:	ed94 7b08 	vldr	d7, [r4, #32]
 8000660:	ee37 7b08 	vadd.f64	d7, d7, d8
 8000664:	ed84 7b08 	vstr	d7, [r4, #32]
			Aggiorna_Interfaccia();
 8000668:	f7ff fe60 	bl	800032c <Aggiorna_Interfaccia>
	  if (verifica_pressione_meno(pulsante_U,x ,y))
 800066c:	f8d8 3020 	ldr.w	r3, [r8, #32]
 8000670:	466d      	mov	r5, sp
 8000672:	4e1f      	ldr	r6, [pc, #124]	; (80006f0 <main+0x388>)
 8000674:	9308      	str	r3, [sp, #32]
 8000676:	f8d8 301c 	ldr.w	r3, [r8, #28]
 800067a:	9307      	str	r3, [sp, #28]
 800067c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800067e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000680:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8000684:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8000688:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 800068c:	f005 fb9c 	bl	8005dc8 <verifica_pressione_meno>
 8000690:	2800      	cmp	r0, #0
 8000692:	d0be      	beq.n	8000612 <main+0x2aa>
			test_percentuale -=0.01;
 8000694:	ed98 7b00 	vldr	d7, [r8]
 8000698:	ee37 7b49 	vsub.f64	d7, d7, d9
 800069c:	ed88 7b00 	vstr	d7, [r8]
			d_int.angolo  -= 0.05;
 80006a0:	ed94 7b08 	vldr	d7, [r4, #32]
 80006a4:	ee37 7b48 	vsub.f64	d7, d7, d8
 80006a8:	ed84 7b08 	vstr	d7, [r4, #32]
			Aggiorna_Interfaccia();
 80006ac:	f7ff fe3e 	bl	800032c <Aggiorna_Interfaccia>
 80006b0:	e7ad      	b.n	800060e <main+0x2a6>
 80006b2:	bf00      	nop
 80006b4:	f3af 8000 	nop.w
 80006b8:	47ae147b 	.word	0x47ae147b
 80006bc:	3f847ae1 	.word	0x3f847ae1
 80006c0:	9999999a 	.word	0x9999999a
 80006c4:	3fa99999 	.word	0x3fa99999
 80006c8:	03000018 	.word	0x03000018
 80006cc:	e000ed00 	.word	0xe000ed00
 80006d0:	58000400 	.word	0x58000400
 80006d4:	58024800 	.word	0x58024800
 80006d8:	58024400 	.word	0x58024400
 80006dc:	2000130c 	.word	0x2000130c
 80006e0:	20000e90 	.word	0x20000e90
 80006e4:	0800724c 	.word	0x0800724c
 80006e8:	200012fc 	.word	0x200012fc
 80006ec:	0800af64 	.word	0x0800af64
 80006f0:	2000131c 	.word	0x2000131c
 80006f4:	20000158 	.word	0x20000158
 80006f8:	20000168 	.word	0x20000168

080006fc <MX_LTDC_ClockConfig>:
    periph_clk_init_struct.PLL3.PLL3R = 16;
 80006fc:	480c      	ldr	r0, [pc, #48]	; (8000730 <MX_LTDC_ClockConfig+0x34>)
 80006fe:	2310      	movs	r3, #16
    periph_clk_init_struct.PLL3.PLL3Q = 7;
 8000700:	2207      	movs	r2, #7
    periph_clk_init_struct.PLL3.PLL3N = 336;
 8000702:	f04f 0c19 	mov.w	ip, #25
    periph_clk_init_struct.PLL3.PLL3R = 16;
 8000706:	6583      	str	r3, [r0, #88]	; 0x58
    periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8000708:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
    periph_clk_init_struct.PLL3.PLL3Q = 7;
 800070c:	2102      	movs	r1, #2
    periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800070e:	6243      	str	r3, [r0, #36]	; 0x24
    periph_clk_init_struct.PLL3.PLL3N = 336;
 8000710:	f44f 73a8 	mov.w	r3, #336	; 0x150
    periph_clk_init_struct.PLL3.PLL3Q = 7;
 8000714:	e9c0 1214 	strd	r1, r2, [r0, #80]	; 0x50
    periph_clk_init_struct.PLL3.PLL3N = 336;
 8000718:	e9c0 c312 	strd	ip, r3, [r0, #72]	; 0x48
    periph_clk_init_struct.PLL3.PLL3VCOSEL = RCC_PLL3VCOMEDIUM;
 800071c:	f44f 7200 	mov.w	r2, #512	; 0x200
    periph_clk_init_struct.PLL3.PLL3FRACN = 0;
 8000720:	2300      	movs	r3, #0
 8000722:	6643      	str	r3, [r0, #100]	; 0x64
    periph_clk_init_struct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_0;
 8000724:	e9c0 3217 	strd	r3, r2, [r0, #92]	; 0x5c
   return  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 8000728:	3024      	adds	r0, #36	; 0x24
 800072a:	f004 bc1d 	b.w	8004f68 <HAL_RCCEx_PeriphCLKConfig>
 800072e:	bf00      	nop
 8000730:	20000158 	.word	0x20000158

08000734 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 8000734:	4770      	bx	lr

08000736 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000736:	e7fe      	b.n	8000736 <HardFault_Handler>

08000738 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000738:	e7fe      	b.n	8000738 <MemManage_Handler>

0800073a <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800073a:	e7fe      	b.n	800073a <BusFault_Handler>

0800073c <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800073c:	e7fe      	b.n	800073c <UsageFault_Handler>

0800073e <SVC_Handler>:
 800073e:	4770      	bx	lr

08000740 <DebugMon_Handler>:
 8000740:	4770      	bx	lr

08000742 <PendSV_Handler>:
 8000742:	4770      	bx	lr

08000744 <SysTick_Handler>:
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
  HAL_IncTick();
 8000744:	f002 ba42 	b.w	8002bcc <HAL_IncTick>

08000748 <OTG_HS_IRQHandler>:
void OTG_FS_IRQHandler(void)
#else
void OTG_HS_IRQHandler(void)
#endif
{
  HAL_HCD_IRQHandler(&hhcd);
 8000748:	4801      	ldr	r0, [pc, #4]	; (8000750 <OTG_HS_IRQHandler+0x8>)
 800074a:	f002 be47 	b.w	80033dc <HAL_HCD_IRQHandler>
 800074e:	bf00      	nop
 8000750:	20001a78 	.word	0x20001a78

08000754 <HAL_HCD_SOF_Callback>:
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
  USBH_LL_IncTimer (hhcd->pData);
 8000754:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8000758:	f005 bbd0 	b.w	8005efc <USBH_LL_IncTimer>

0800075c <HAL_HCD_Connect_Callback>:
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
  USBH_LL_Connect(hhcd->pData);
 800075c:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8000760:	f005 bbe2 	b.w	8005f28 <USBH_LL_Connect>

08000764 <HAL_HCD_Disconnect_Callback>:
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
  USBH_LL_Disconnect(hhcd->pData);
 8000764:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8000768:	f005 bbe8 	b.w	8005f3c <USBH_LL_Disconnect>

0800076c <HAL_HCD_PortEnabled_Callback>:
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
  USBH_LL_PortEnabled(hhcd->pData);
 800076c:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8000770:	f005 bbd2 	b.w	8005f18 <USBH_LL_PortEnabled>

08000774 <HAL_HCD_PortDisabled_Callback>:
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
  USBH_LL_PortDisabled(hhcd->pData);
 8000774:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8000778:	f005 bbd2 	b.w	8005f20 <USBH_LL_PortDisabled>

0800077c <HAL_HCD_HC_NotifyURBChange_Callback>:
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum,
                                         HCD_URBStateTypeDef urb_state)
{
  /* To be used with OS to sync URB state with the global state machine */
}
 800077c:	4770      	bx	lr

0800077e <USBH_LL_Stop>:
  * @brief  Stops the Low Level portion of the Host driver.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800077e:	b508      	push	{r3, lr}
  HAL_HCD_Stop(phost->pData);
 8000780:	f8d0 04d0 	ldr.w	r0, [r0, #1232]	; 0x4d0
 8000784:	f003 f92c 	bl	80039e0 <HAL_HCD_Stop>
  return USBH_OK; 
}
 8000788:	2000      	movs	r0, #0
 800078a:	bd08      	pop	{r3, pc}

0800078c <EXC7200_GetCapabilities>:
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  /* Store component's capabilities */
  Capabilities->MultiTouch = 0;
  Capabilities->Gesture    = 0;
 800078c:	2301      	movs	r3, #1
  Capabilities->MultiTouch = 0;
 800078e:	2000      	movs	r0, #0
  Capabilities->Gesture    = 0;
 8000790:	708b      	strb	r3, [r1, #2]
  Capabilities->MaxTouch   = EXC7200_MAX_NB_TOUCH;
  Capabilities->MaxXl      = EXC7200_MAX_X_LENGTH;
 8000792:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  Capabilities->MultiTouch = 0;
 8000796:	8008      	strh	r0, [r1, #0]
  Capabilities->MaxYl      = EXC7200_MAX_Y_LENGTH;
 8000798:	e9c1 3301 	strd	r3, r3, [r1, #4]
  
  return EXC7200_OK;
}
 800079c:	4770      	bx	lr

0800079e <EXC7200_Init>:
  *         from MCU to EXC7200 : ie I2C channel initialization (if required).
  * @param  pObj Component object pointer
  * @retval Component status
  */
int32_t EXC7200_Init(EXC7200_Object_t *pObj)
{
 800079e:	b510      	push	{r4, lr}
  int32_t ret = EXC7200_OK;
  
  if(pObj->IsInitialized == 0U)
 80007a0:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 80007a4:	4604      	mov	r4, r0
  if(pObj->IsInitialized == 0U)
 80007a6:	b933      	cbnz	r3, 80007b6 <EXC7200_Init+0x18>
  {    
    /* Initialize IO BUS layer */
    if(pObj->IO.Init() != EXC7200_OK)
 80007a8:	6803      	ldr	r3, [r0, #0]
 80007aa:	4798      	blx	r3
 80007ac:	b928      	cbnz	r0, 80007ba <EXC7200_Init+0x1c>
    {
      ret = EXC7200_ERROR;
    }
    else
    {
      pObj->IsInitialized = 1;
 80007ae:	2301      	movs	r3, #1
 80007b0:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    }
  }
  
  return ret;
}
 80007b4:	bd10      	pop	{r4, pc}
  int32_t ret = EXC7200_OK;
 80007b6:	2000      	movs	r0, #0
 80007b8:	e7fc      	b.n	80007b4 <EXC7200_Init+0x16>
      ret = EXC7200_ERROR;
 80007ba:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 80007be:	e7f9      	b.n	80007b4 <EXC7200_Init+0x16>

080007c0 <EXC7200_DeInit>:
  *         from MCU to EXC7200 : ie I2C channel initialization (if required).
  * @param  pObj Component object pointer
  * @retval Component status
  */
int32_t EXC7200_DeInit(EXC7200_Object_t *pObj)
{
 80007c0:	b510      	push	{r4, lr}
  int32_t ret = EXC7200_OK;
  
  if(pObj->IsInitialized == 1U)
 80007c2:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 80007c6:	4604      	mov	r4, r0
  if(pObj->IsInitialized == 1U)
 80007c8:	2b01      	cmp	r3, #1
 80007ca:	d105      	bne.n	80007d8 <EXC7200_DeInit+0x18>
  {
    if(pObj->IO.DeInit() != EXC7200_OK)
 80007cc:	6843      	ldr	r3, [r0, #4]
 80007ce:	4798      	blx	r3
 80007d0:	b920      	cbnz	r0, 80007dc <EXC7200_DeInit+0x1c>
    {
      ret = EXC7200_ERROR;
    }
    else
    {
      pObj->IsInitialized = 0;
 80007d2:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
    }
  }
  
  return ret;
}
 80007d6:	bd10      	pop	{r4, pc}
  int32_t ret = EXC7200_OK;
 80007d8:	2000      	movs	r0, #0
 80007da:	e7fc      	b.n	80007d6 <EXC7200_DeInit+0x16>
      ret = EXC7200_ERROR;
 80007dc:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 80007e0:	e7f9      	b.n	80007d6 <EXC7200_DeInit+0x16>

080007e2 <EXC7200_GestureConfig>:
  */
int32_t EXC7200_GestureConfig(EXC7200_Object_t *pObj, EXC7200_Gesture_Init_t *GestureInit)
{
  /* Feature not supported */
  return EXC7200_ERROR;  
}
 80007e2:	f04f 30ff 	mov.w	r0, #4294967295
 80007e6:	4770      	bx	lr

080007e8 <EXC7200_EnableIT>:
  */
int32_t EXC7200_EnableIT(EXC7200_Object_t *pObj)
{
  /* Feature not supported */
  return EXC7200_ERROR;
}
 80007e8:	f04f 30ff 	mov.w	r0, #4294967295
 80007ec:	4770      	bx	lr

080007ee <ReadRegWrap>:
  * @param  pData The target register value to be read
  * @param  Length buffer size to be read
  * @retval Component status.
  */
static int32_t ReadRegWrap(void *handle, uint8_t Reg, uint8_t* pData, uint16_t Length)
{
 80007ee:	b410      	push	{r4}
  EXC7200_Object_t *pObj = (EXC7200_Object_t *)handle;

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 80007f0:	6904      	ldr	r4, [r0, #16]
 80007f2:	8900      	ldrh	r0, [r0, #8]
 80007f4:	46a4      	mov	ip, r4
}
 80007f6:	f85d 4b04 	ldr.w	r4, [sp], #4
  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 80007fa:	4760      	bx	ip

080007fc <WriteRegWrap>:
  * @param  pData The target register value to be written
  * @param  Length buffer size to be written
  * @retval Component status.
  */
static int32_t WriteRegWrap(void *handle, uint8_t Reg, uint8_t* pData, uint16_t Length)
{
 80007fc:	b410      	push	{r4}
  EXC7200_Object_t *pObj = (EXC7200_Object_t *)handle;

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 80007fe:	68c4      	ldr	r4, [r0, #12]
 8000800:	8900      	ldrh	r0, [r0, #8]
 8000802:	46a4      	mov	ip, r4
}
 8000804:	f85d 4b04 	ldr.w	r4, [sp], #4
  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8000808:	4760      	bx	ip

0800080a <EXC7200_ReadID>:
{
 800080a:	b513      	push	{r0, r1, r4, lr}
  if(exc7200_read_reg(&pObj->Ctx, EXC7200_READ_REG, &data, 1) == EXC7200_OK)
 800080c:	2301      	movs	r3, #1
{
 800080e:	460c      	mov	r4, r1
  if(exc7200_read_reg(&pObj->Ctx, EXC7200_READ_REG, &data, 1) == EXC7200_OK)
 8000810:	f10d 0207 	add.w	r2, sp, #7
 8000814:	2109      	movs	r1, #9
 8000816:	3018      	adds	r0, #24
 8000818:	f000 f866 	bl	80008e8 <exc7200_read_reg>
 800081c:	b920      	cbnz	r0, 8000828 <EXC7200_ReadID+0x1e>
    *Id = EXC7200_ID; 
 800081e:	f44f 43e4 	mov.w	r3, #29184	; 0x7200
 8000822:	6023      	str	r3, [r4, #0]
}
 8000824:	b002      	add	sp, #8
 8000826:	bd10      	pop	{r4, pc}
  int32_t ret = EXC7200_ERROR;
 8000828:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 800082c:	e7fa      	b.n	8000824 <EXC7200_ReadID+0x1a>

0800082e <EXC7200_ClearIT>:
 800082e:	f04f 30ff 	mov.w	r0, #4294967295
 8000832:	4770      	bx	lr

08000834 <EXC7200_GetMultiTouchState>:
 8000834:	f04f 30ff 	mov.w	r0, #4294967295
 8000838:	4770      	bx	lr

0800083a <EXC7200_GetGesture>:
 800083a:	f04f 30ff 	mov.w	r0, #4294967295
 800083e:	4770      	bx	lr

08000840 <EXC7200_DisableIT>:
 8000840:	f04f 30ff 	mov.w	r0, #4294967295
 8000844:	4770      	bx	lr

08000846 <EXC7200_ITStatus>:
 8000846:	f04f 30ff 	mov.w	r0, #4294967295
 800084a:	4770      	bx	lr

0800084c <EXC7200_GetState>:
{
 800084c:	b530      	push	{r4, r5, lr}
  if(exc7200_read_reg(&pObj->Ctx, EXC7200_READ_REG, pData, Length) != EXC7200_OK)
 800084e:	f100 0518 	add.w	r5, r0, #24
{
 8000852:	b085      	sub	sp, #20
 8000854:	460c      	mov	r4, r1
  if(exc7200_read_reg(&pObj->Ctx, EXC7200_READ_REG, pData, Length) != EXC7200_OK)
 8000856:	230a      	movs	r3, #10
 8000858:	aa01      	add	r2, sp, #4
 800085a:	2109      	movs	r1, #9
 800085c:	4628      	mov	r0, r5
 800085e:	f000 f843 	bl	80008e8 <exc7200_read_reg>
 8000862:	bb08      	cbnz	r0, 80008a8 <EXC7200_GetState+0x5c>
    if(pData[1] == 0x83U)
 8000864:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8000868:	f1a3 0283 	sub.w	r2, r3, #131	; 0x83
 800086c:	4253      	negs	r3, r2
 800086e:	4153      	adcs	r3, r2
  State->TouchDetected = (uint32_t)EXC7200_DetectTouch(pObj, data, (uint32_t)sizeof(data));
 8000870:	6023      	str	r3, [r4, #0]
  if(exc7200_read_reg(&pObj->Ctx, EXC7200_READ_REG, pData, Length) != EXC7200_OK)
 8000872:	2109      	movs	r1, #9
  State->TouchX = (((data[3]&0x00ff) << 4) | ((data[2]&0x00f0) >> 4)) << 1;
 8000874:	f89d 3006 	ldrb.w	r3, [sp, #6]
  if(exc7200_read_reg(&pObj->Ctx, EXC7200_READ_REG, pData, Length) != EXC7200_OK)
 8000878:	4628      	mov	r0, r5
  State->TouchX = (((data[3]&0x00ff) << 4) | ((data[2]&0x00f0) >> 4)) << 1;
 800087a:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800087e:	091b      	lsrs	r3, r3, #4
 8000880:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  State->TouchY = (((data[5]&0x00ff) << 4) | ((data[4]&0x00f0) >> 4)) << 1;
 8000884:	f89d 2009 	ldrb.w	r2, [sp, #9]
  State->TouchX = (((data[3]&0x00ff) << 4) | ((data[2]&0x00f0) >> 4)) << 1;
 8000888:	005b      	lsls	r3, r3, #1
 800088a:	6063      	str	r3, [r4, #4]
  State->TouchY = (((data[5]&0x00ff) << 4) | ((data[4]&0x00f0) >> 4)) << 1;
 800088c:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8000890:	091b      	lsrs	r3, r3, #4
 8000892:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  if(exc7200_read_reg(&pObj->Ctx, EXC7200_READ_REG, pData, Length) != EXC7200_OK)
 8000896:	aa01      	add	r2, sp, #4
  State->TouchY = (((data[5]&0x00ff) << 4) | ((data[4]&0x00f0) >> 4)) << 1;
 8000898:	005b      	lsls	r3, r3, #1
 800089a:	60a3      	str	r3, [r4, #8]
  if(exc7200_read_reg(&pObj->Ctx, EXC7200_READ_REG, pData, Length) != EXC7200_OK)
 800089c:	230a      	movs	r3, #10
 800089e:	f000 f823 	bl	80008e8 <exc7200_read_reg>
}
 80008a2:	2000      	movs	r0, #0
 80008a4:	b005      	add	sp, #20
 80008a6:	bd30      	pop	{r4, r5, pc}
    ret = EXC7200_ERROR;
 80008a8:	f04f 33ff 	mov.w	r3, #4294967295
 80008ac:	e7e0      	b.n	8000870 <EXC7200_GetState+0x24>
	...

080008b0 <EXC7200_RegisterBusIO>:
  if (pObj == NULL)
 80008b0:	b190      	cbz	r0, 80008d8 <EXC7200_RegisterBusIO+0x28>
    pObj->IO.DeInit    = pIO->DeInit;
 80008b2:	684a      	ldr	r2, [r1, #4]
    pObj->IO.Init      = pIO->Init;
 80008b4:	680b      	ldr	r3, [r1, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 80008b6:	6042      	str	r2, [r0, #4]
    pObj->IO.Address   = pIO->Address;
 80008b8:	890a      	ldrh	r2, [r1, #8]
    pObj->IO.Init      = pIO->Init;
 80008ba:	6003      	str	r3, [r0, #0]
    pObj->IO.Address   = pIO->Address;
 80008bc:	8102      	strh	r2, [r0, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 80008be:	68ca      	ldr	r2, [r1, #12]
 80008c0:	60c2      	str	r2, [r0, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 80008c2:	690a      	ldr	r2, [r1, #16]
 80008c4:	6102      	str	r2, [r0, #16]
    pObj->IO.GetTick   = pIO->GetTick;
 80008c6:	694a      	ldr	r2, [r1, #20]
    pObj->Ctx.handle   = pObj;
 80008c8:	6200      	str	r0, [r0, #32]
    pObj->IO.GetTick   = pIO->GetTick;
 80008ca:	6142      	str	r2, [r0, #20]
    pObj->Ctx.ReadReg  = ReadRegWrap;
 80008cc:	4a04      	ldr	r2, [pc, #16]	; (80008e0 <EXC7200_RegisterBusIO+0x30>)
 80008ce:	61c2      	str	r2, [r0, #28]
    pObj->Ctx.WriteReg = WriteRegWrap;
 80008d0:	4a04      	ldr	r2, [pc, #16]	; (80008e4 <EXC7200_RegisterBusIO+0x34>)
 80008d2:	6182      	str	r2, [r0, #24]
    if(pObj->IO.Init != NULL)
 80008d4:	b103      	cbz	r3, 80008d8 <EXC7200_RegisterBusIO+0x28>
      ret = pObj->IO.Init();
 80008d6:	4718      	bx	r3
}
 80008d8:	f04f 30ff 	mov.w	r0, #4294967295
 80008dc:	4770      	bx	lr
 80008de:	bf00      	nop
 80008e0:	080007ef 	.word	0x080007ef
 80008e4:	080007fd 	.word	0x080007fd

080008e8 <exc7200_read_reg>:
  * @param  pdata Pointer to data buffer
  * @param  length Number of data to read  
  * @retval Component status
  */
int32_t exc7200_read_reg(exc7200_ctx_t *ctx, uint8_t reg, uint8_t* pdata, uint16_t length)
{
 80008e8:	b410      	push	{r4}
  return ctx->ReadReg(ctx->handle, reg, pdata, length);
 80008ea:	e9d0 4001 	ldrd	r4, r0, [r0, #4]
 80008ee:	46a4      	mov	ip, r4
}
 80008f0:	f85d 4b04 	ldr.w	r4, [sp], #4
  return ctx->ReadReg(ctx->handle, reg, pdata, length);
 80008f4:	4760      	bx	ip
	...

080008f8 <IS42S32800G_ClockEnable>:
  * @param  Ctx Component object pointer
  * @param  Interface Could be FMC_SDRAM_CMD_TARGET_BANK1 or FMC_SDRAM_CMD_TARGET_BANK2
  * @retval error status
  */
int32_t IS42S32800G_ClockEnable(SDRAM_HandleTypeDef *Ctx, uint32_t Interface)
{
 80008f8:	b508      	push	{r3, lr}
  Command.CommandMode            = IS42S32800G_CLK_ENABLE_CMD;
 80008fa:	2201      	movs	r2, #1
 80008fc:	4b07      	ldr	r3, [pc, #28]	; (800091c <IS42S32800G_ClockEnable+0x24>)
  Command.CommandTarget          = Interface;
 80008fe:	e9c3 2100 	strd	r2, r1, [r3]
  Command.AutoRefreshNumber      = 1;
 8000902:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8000904:	2200      	movs	r2, #0

  /* Send the command */
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800G_TIMEOUT) != HAL_OK)
 8000906:	4619      	mov	r1, r3
  Command.ModeRegisterDefinition = 0;
 8000908:	60da      	str	r2, [r3, #12]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800G_TIMEOUT) != HAL_OK)
 800090a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800090e:	f004 ffb3 	bl	8005878 <HAL_SDRAM_SendCommand>
 8000912:	3000      	adds	r0, #0
 8000914:	bf18      	it	ne
 8000916:	2001      	movne	r0, #1
  }
  else
  {
    return IS42S32800G_OK;
  }
}
 8000918:	4240      	negs	r0, r0
 800091a:	bd08      	pop	{r3, pc}
 800091c:	20000240 	.word	0x20000240

08000920 <IS42S32800G_Precharge>:
  * @param  Ctx Component object pointer
  * @param  Interface Could be FMC_SDRAM_CMD_TARGET_BANK1 or FMC_SDRAM_CMD_TARGET_BANK2
  * @retval error status
  */
int32_t IS42S32800G_Precharge(SDRAM_HandleTypeDef *Ctx, uint32_t Interface)
{
 8000920:	b508      	push	{r3, lr}
  Command.CommandMode            = IS42S32800G_PALL_CMD   ;
 8000922:	2202      	movs	r2, #2
 8000924:	4b08      	ldr	r3, [pc, #32]	; (8000948 <IS42S32800G_Precharge+0x28>)
  Command.CommandTarget          = Interface;
 8000926:	e9c3 2100 	strd	r2, r1, [r3]
  Command.AutoRefreshNumber      = 1;
  Command.ModeRegisterDefinition = 0;
 800092a:	2101      	movs	r1, #1
 800092c:	2200      	movs	r2, #0
 800092e:	e9c3 1202 	strd	r1, r2, [r3, #8]

  /* Send the command */
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800G_TIMEOUT) != HAL_OK)
 8000932:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000936:	4619      	mov	r1, r3
 8000938:	f004 ff9e 	bl	8005878 <HAL_SDRAM_SendCommand>
 800093c:	3000      	adds	r0, #0
 800093e:	bf18      	it	ne
 8000940:	2001      	movne	r0, #1
  }
  else
  {
    return IS42S32800G_OK;
  }
}
 8000942:	4240      	negs	r0, r0
 8000944:	bd08      	pop	{r3, pc}
 8000946:	bf00      	nop
 8000948:	20000240 	.word	0x20000240

0800094c <IS42S32800G_ModeRegConfig>:
  * @param  Ctx Component object pointer
  * @param  pRegMode : Pointer to Register Mode structure
  * @retval error status
  */
int32_t IS42S32800G_ModeRegConfig(SDRAM_HandleTypeDef *Ctx, IS42S32800G_Context_t *pRegMode)
{
 800094c:	460a      	mov	r2, r1
  uint32_t tmpmrd;

  /* Program the external memory mode register */
  tmpmrd = (uint32_t)pRegMode->BurstLength   |\
 800094e:	e9d1 3103 	ldrd	r3, r1, [r1, #12]
{
 8000952:	b510      	push	{r4, lr}
  tmpmrd = (uint32_t)pRegMode->BurstLength   |\
 8000954:	430b      	orrs	r3, r1
                     pRegMode->BurstType     |\
 8000956:	6951      	ldr	r1, [r2, #20]
                     pRegMode->CASLatency    |\
                     pRegMode->OperationMode |\
                     pRegMode->WriteBurstMode;

  Command.CommandMode            = IS42S32800G_LOAD_MODE_CMD;
 8000958:	2404      	movs	r4, #4
                     pRegMode->BurstType     |\
 800095a:	430b      	orrs	r3, r1
                     pRegMode->CASLatency    |\
 800095c:	6991      	ldr	r1, [r2, #24]
 800095e:	430b      	orrs	r3, r1
  tmpmrd = (uint32_t)pRegMode->BurstLength   |\
 8000960:	69d1      	ldr	r1, [r2, #28]
  Command.CommandTarget          = pRegMode->TargetBank;
 8000962:	6812      	ldr	r2, [r2, #0]
  tmpmrd = (uint32_t)pRegMode->BurstLength   |\
 8000964:	430b      	orrs	r3, r1
  Command.CommandMode            = IS42S32800G_LOAD_MODE_CMD;
 8000966:	4907      	ldr	r1, [pc, #28]	; (8000984 <IS42S32800G_ModeRegConfig+0x38>)
  Command.CommandTarget          = pRegMode->TargetBank;
 8000968:	604a      	str	r2, [r1, #4]
  Command.AutoRefreshNumber      = 1;
 800096a:	2201      	movs	r2, #1
  Command.CommandMode            = IS42S32800G_LOAD_MODE_CMD;
 800096c:	600c      	str	r4, [r1, #0]
  Command.ModeRegisterDefinition = tmpmrd;
 800096e:	e9c1 2302 	strd	r2, r3, [r1, #8]

  /* Send the command */
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800G_TIMEOUT) != HAL_OK)
 8000972:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000976:	f004 ff7f 	bl	8005878 <HAL_SDRAM_SendCommand>
 800097a:	3000      	adds	r0, #0
 800097c:	bf18      	it	ne
 800097e:	2001      	movne	r0, #1
  }
  else
  {
    return IS42S32800G_OK;
  }
}
 8000980:	4240      	negs	r0, r0
 8000982:	bd10      	pop	{r4, pc}
 8000984:	20000240 	.word	0x20000240

08000988 <IS42S32800G_RefreshMode>:
  * @param  RefreshMode Could be IS42S32800G_CMD_AUTOREFRESH_MODE or
  *                      IS42S32800G_CMD_SELFREFRESH_MODE
  * @retval error status
  */
int32_t IS42S32800G_RefreshMode(SDRAM_HandleTypeDef *Ctx, uint32_t Interface, uint32_t RefreshMode)
{
 8000988:	b508      	push	{r3, lr}
  Command.CommandMode            = RefreshMode;
 800098a:	4b08      	ldr	r3, [pc, #32]	; (80009ac <IS42S32800G_RefreshMode+0x24>)
  Command.CommandTarget          = Interface;
 800098c:	e9c3 2100 	strd	r2, r1, [r3]
  Command.AutoRefreshNumber      = 8;
  Command.ModeRegisterDefinition = 0;
 8000990:	2108      	movs	r1, #8
 8000992:	2200      	movs	r2, #0
 8000994:	e9c3 1202 	strd	r1, r2, [r3, #8]

  /* Send the command */
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800G_TIMEOUT) != HAL_OK)
 8000998:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800099c:	4619      	mov	r1, r3
 800099e:	f004 ff6b 	bl	8005878 <HAL_SDRAM_SendCommand>
 80009a2:	3000      	adds	r0, #0
 80009a4:	bf18      	it	ne
 80009a6:	2001      	movne	r0, #1
  }
  else
  {
    return IS42S32800G_OK;
  }
}
 80009a8:	4240      	negs	r0, r0
 80009aa:	bd08      	pop	{r3, pc}
 80009ac:	20000240 	.word	0x20000240

080009b0 <IS42S32800G_RefreshRate>:
  * @param  Ctx Component object pointer
  * @param  RefreshCount The refresh rate to be programmed
  * @retval error status
  */
int32_t IS42S32800G_RefreshRate(SDRAM_HandleTypeDef *Ctx, uint32_t RefreshCount)
{
 80009b0:	b508      	push	{r3, lr}
  /* Set the device refresh rate */
  if(HAL_SDRAM_ProgramRefreshRate(Ctx, RefreshCount) != HAL_OK)
 80009b2:	f004 ff80 	bl	80058b6 <HAL_SDRAM_ProgramRefreshRate>
 80009b6:	3000      	adds	r0, #0
 80009b8:	bf18      	it	ne
 80009ba:	2001      	movne	r0, #1
  }
  else
  {
    return IS42S32800G_OK;
  }
}
 80009bc:	4240      	negs	r0, r0
 80009be:	bd08      	pop	{r3, pc}

080009c0 <IS42S32800G_Init>:
{
 80009c0:	b570      	push	{r4, r5, r6, lr}
 80009c2:	460c      	mov	r4, r1
  if(IS42S32800G_ClockEnable(Ctx, pRegMode->TargetBank) == IS42S32800G_OK)
 80009c4:	6809      	ldr	r1, [r1, #0]
{
 80009c6:	4605      	mov	r5, r0
  if(IS42S32800G_ClockEnable(Ctx, pRegMode->TargetBank) == IS42S32800G_OK)
 80009c8:	f7ff ff96 	bl	80008f8 <IS42S32800G_ClockEnable>
 80009cc:	b110      	cbz	r0, 80009d4 <IS42S32800G_Init+0x14>
  int32_t ret = IS42S32800G_ERROR;
 80009ce:	f04f 30ff 	mov.w	r0, #4294967295
}
 80009d2:	bd70      	pop	{r4, r5, r6, pc}
  * @retval IS42S32800G_OK
  */
static int32_t IS42S32800G_Delay(uint32_t Delay)
{
  uint32_t tickstart;
  tickstart = HAL_GetTick();
 80009d4:	f002 f906 	bl	8002be4 <HAL_GetTick>
 80009d8:	4606      	mov	r6, r0
  while((HAL_GetTick() - tickstart) < Delay)
 80009da:	f002 f903 	bl	8002be4 <HAL_GetTick>
 80009de:	4286      	cmp	r6, r0
 80009e0:	d0fb      	beq.n	80009da <IS42S32800G_Init+0x1a>
    if(IS42S32800G_Precharge(Ctx, pRegMode->TargetBank) == IS42S32800G_OK)
 80009e2:	6821      	ldr	r1, [r4, #0]
 80009e4:	4628      	mov	r0, r5
 80009e6:	f7ff ff9b 	bl	8000920 <IS42S32800G_Precharge>
 80009ea:	2800      	cmp	r0, #0
 80009ec:	d1ef      	bne.n	80009ce <IS42S32800G_Init+0xe>
      if(IS42S32800G_RefreshMode(Ctx, pRegMode->TargetBank, pRegMode->RefreshMode) == IS42S32800G_OK)
 80009ee:	4628      	mov	r0, r5
 80009f0:	e9d4 1200 	ldrd	r1, r2, [r4]
 80009f4:	f7ff ffc8 	bl	8000988 <IS42S32800G_RefreshMode>
 80009f8:	2800      	cmp	r0, #0
 80009fa:	d1e8      	bne.n	80009ce <IS42S32800G_Init+0xe>
        if(IS42S32800G_ModeRegConfig(Ctx, pRegMode) == IS42S32800G_OK)
 80009fc:	4621      	mov	r1, r4
 80009fe:	4628      	mov	r0, r5
 8000a00:	f7ff ffa4 	bl	800094c <IS42S32800G_ModeRegConfig>
 8000a04:	2800      	cmp	r0, #0
 8000a06:	d1e2      	bne.n	80009ce <IS42S32800G_Init+0xe>
          if(IS42S32800G_RefreshRate(Ctx, pRegMode->RefreshRate) == IS42S32800G_OK)
 8000a08:	68a1      	ldr	r1, [r4, #8]
 8000a0a:	4628      	mov	r0, r5
 8000a0c:	f7ff ffd0 	bl	80009b0 <IS42S32800G_RefreshRate>
 8000a10:	3000      	adds	r0, #0
 8000a12:	bf18      	it	ne
 8000a14:	2001      	movne	r0, #1
 8000a16:	4240      	negs	r0, r0
  return ret;
 8000a18:	e7db      	b.n	80009d2 <IS42S32800G_Init+0x12>

08000a1a <MFXSTM32L152_DeInit>:
  * @param  pObj   Pointer to component object.
  * @retval Component status
  */
int32_t MFXSTM32L152_DeInit(MFXSTM32L152_Object_t *pObj)
{
  if(pObj->IsInitialized == 1U)
 8000a1a:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000a1e:	2b01      	cmp	r3, #1
  {
    pObj->IsInitialized = 0U;
 8000a20:	bf04      	itt	eq
 8000a22:	2300      	moveq	r3, #0
 8000a24:	f880 3024 	strbeq.w	r3, [r0, #36]	; 0x24
  }
  return MFXSTM32L152_OK;
}
 8000a28:	2000      	movs	r0, #0
 8000a2a:	4770      	bx	lr

08000a2c <MFXSTM32L152_WakeUp>:
{
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  return MFXSTM32L152_OK;
}
 8000a2c:	2000      	movs	r0, #0
 8000a2e:	4770      	bx	lr

08000a30 <MFXSTM32L152_IDD_GetValue>:
  * @param  DeviceAddr: Device address on communication Bus
  * @param  ReadValue: Pointer on value to be read
  * @retval Idd value in 10 nA.
  */
int32_t MFXSTM32L152_IDD_GetValue(MFXSTM32L152_Object_t *pObj, uint32_t *ReadValue)
{
 8000a30:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint8_t  data[3];

  pObj->IO.ReadReg(pObj->IO.Address, MFXSTM32L152_REG_ADR_IDD_VALUE_MSB, data, sizeof(data));
 8000a32:	2303      	movs	r3, #3
{
 8000a34:	460c      	mov	r4, r1
  pObj->IO.ReadReg(pObj->IO.Address, MFXSTM32L152_REG_ADR_IDD_VALUE_MSB, data, sizeof(data));
 8000a36:	6905      	ldr	r5, [r0, #16]
 8000a38:	aa01      	add	r2, sp, #4
 8000a3a:	2114      	movs	r1, #20
 8000a3c:	8900      	ldrh	r0, [r0, #8]
 8000a3e:	47a8      	blx	r5

  /* Recompose Idd current value */
  *ReadValue = ((uint32_t)data[0] << 16) | ((uint32_t)data[1] << 8) | (uint32_t)data[2];
 8000a40:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8000a44:	f89d 2004 	ldrb.w	r2, [sp, #4]

  return MFXSTM32L152_OK;
}
 8000a48:	2000      	movs	r0, #0
  *ReadValue = ((uint32_t)data[0] << 16) | ((uint32_t)data[1] << 8) | (uint32_t)data[2];
 8000a4a:	021b      	lsls	r3, r3, #8
 8000a4c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a50:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8000a54:	4313      	orrs	r3, r2
 8000a56:	6023      	str	r3, [r4, #0]
}
 8000a58:	b003      	add	sp, #12
 8000a5a:	bd30      	pop	{r4, r5, pc}

08000a5c <MFXSTM32L152_ReadRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length buffer size to be written
  * @retval error status
  */
static int32_t MFXSTM32L152_ReadRegWrap(void *handle, uint16_t Reg, uint8_t* pData, uint16_t Length)
{
 8000a5c:	b410      	push	{r4}
  MFXSTM32L152_Object_t *pObj = (MFXSTM32L152_Object_t *)handle;

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8000a5e:	6904      	ldr	r4, [r0, #16]
 8000a60:	8900      	ldrh	r0, [r0, #8]
 8000a62:	46a4      	mov	ip, r4
}
 8000a64:	f85d 4b04 	ldr.w	r4, [sp], #4
  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8000a68:	4760      	bx	ip

08000a6a <MFXSTM32L152_WriteRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length buffer size to be written
  * @retval error status
  */
static int32_t MFXSTM32L152_WriteRegWrap(void *handle, uint16_t Reg, uint8_t* pData, uint16_t Length)
{
 8000a6a:	b410      	push	{r4}
  MFXSTM32L152_Object_t *pObj = (MFXSTM32L152_Object_t *)handle;

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8000a6c:	68c4      	ldr	r4, [r0, #12]
 8000a6e:	8900      	ldrh	r0, [r0, #8]
 8000a70:	46a4      	mov	ip, r4
}
 8000a72:	f85d 4b04 	ldr.w	r4, [sp], #4
  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8000a76:	4760      	bx	ip

08000a78 <MFXSTM32L152_Reset>:
{
 8000a78:	b507      	push	{r0, r1, r2, lr}
  uint8_t tmp = MFXSTM32L152_SWRST;
 8000a7a:	2380      	movs	r3, #128	; 0x80
 8000a7c:	aa02      	add	r2, sp, #8
  if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_SYS_CTRL, &tmp, 1) != MFXSTM32L152_OK)
 8000a7e:	2140      	movs	r1, #64	; 0x40
 8000a80:	3018      	adds	r0, #24
  uint8_t tmp = MFXSTM32L152_SWRST;
 8000a82:	f802 3d01 	strb.w	r3, [r2, #-1]!
  if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_SYS_CTRL, &tmp, 1) != MFXSTM32L152_OK)
 8000a86:	2301      	movs	r3, #1
 8000a88:	f000 fdb3 	bl	80015f2 <mfxstm32l152_write_reg>
 8000a8c:	3000      	adds	r0, #0
 8000a8e:	bf18      	it	ne
 8000a90:	2001      	movne	r0, #1
}
 8000a92:	4240      	negs	r0, r0
 8000a94:	b003      	add	sp, #12
 8000a96:	f85d fb04 	ldr.w	pc, [sp], #4

08000a9a <MFXSTM32L152_LowPower>:
{
 8000a9a:	b507      	push	{r0, r1, r2, lr}
  uint8_t tmp = MFXSTM32L152_STANDBY;
 8000a9c:	2140      	movs	r1, #64	; 0x40
 8000a9e:	aa02      	add	r2, sp, #8
  if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_SYS_CTRL, &tmp, 1) != MFXSTM32L152_OK)
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	3018      	adds	r0, #24
  uint8_t tmp = MFXSTM32L152_STANDBY;
 8000aa4:	f802 1d01 	strb.w	r1, [r2, #-1]!
  if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_SYS_CTRL, &tmp, 1) != MFXSTM32L152_OK)
 8000aa8:	f000 fda3 	bl	80015f2 <mfxstm32l152_write_reg>
 8000aac:	3000      	adds	r0, #0
 8000aae:	bf18      	it	ne
 8000ab0:	2001      	movne	r0, #1
}
 8000ab2:	4240      	negs	r0, r0
 8000ab4:	b003      	add	sp, #12
 8000ab6:	f85d fb04 	ldr.w	pc, [sp], #4

08000aba <MFXSTM32L152_IO_ClearIT>:
{
 8000aba:	b513      	push	{r0, r1, r4, lr}
  pin_0_7   = (uint8_t)(IO_Pin & 0x0000ffU);
 8000abc:	b2cb      	uxtb	r3, r1
{
 8000abe:	4604      	mov	r4, r0
  pin_8_15  = (uint8_t)(IO_Pin >> 8);
 8000ac0:	0a0a      	lsrs	r2, r1, #8
  pin_16_23 = (uint8_t)(IO_Pin >> 16);
 8000ac2:	0c09      	lsrs	r1, r1, #16
  pin_0_7   = (uint8_t)(IO_Pin & 0x0000ffU);
 8000ac4:	f88d 3005 	strb.w	r3, [sp, #5]
  pin_8_15  = (uint8_t)(IO_Pin >> 8);
 8000ac8:	f88d 2006 	strb.w	r2, [sp, #6]
  pin_16_23 = (uint8_t)(IO_Pin >> 16);
 8000acc:	f88d 1007 	strb.w	r1, [sp, #7]
  if (pin_0_7 != 0U)
 8000ad0:	b9db      	cbnz	r3, 8000b0a <MFXSTM32L152_IO_ClearIT+0x50>
  if (pin_8_15 != 0U)
 8000ad2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8000ad6:	b143      	cbz	r3, 8000aea <MFXSTM32L152_IO_ClearIT+0x30>
    if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_GPI_ACK2, &pin_8_15, 1) != MFXSTM32L152_OK)
 8000ad8:	2301      	movs	r3, #1
 8000ada:	f10d 0206 	add.w	r2, sp, #6
 8000ade:	2155      	movs	r1, #85	; 0x55
 8000ae0:	f104 0018 	add.w	r0, r4, #24
 8000ae4:	f000 fd85 	bl	80015f2 <mfxstm32l152_write_reg>
 8000ae8:	b9c0      	cbnz	r0, 8000b1c <MFXSTM32L152_IO_ClearIT+0x62>
  if (pin_16_23 != 0U)
 8000aea:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8000aee:	b1b8      	cbz	r0, 8000b20 <MFXSTM32L152_IO_ClearIT+0x66>
    if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_GPI_ACK3, &pin_16_23, 1) != MFXSTM32L152_OK)
 8000af0:	2301      	movs	r3, #1
 8000af2:	f10d 0207 	add.w	r2, sp, #7
 8000af6:	2156      	movs	r1, #86	; 0x56
 8000af8:	f104 0018 	add.w	r0, r4, #24
 8000afc:	f000 fd79 	bl	80015f2 <mfxstm32l152_write_reg>
 8000b00:	3000      	adds	r0, #0
 8000b02:	bf18      	it	ne
 8000b04:	2001      	movne	r0, #1
 8000b06:	4240      	negs	r0, r0
 8000b08:	e00a      	b.n	8000b20 <MFXSTM32L152_IO_ClearIT+0x66>
    if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_GPI_ACK1, &pin_0_7, 1) != MFXSTM32L152_OK)
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	f10d 0205 	add.w	r2, sp, #5
 8000b10:	2154      	movs	r1, #84	; 0x54
 8000b12:	3018      	adds	r0, #24
 8000b14:	f000 fd6d 	bl	80015f2 <mfxstm32l152_write_reg>
 8000b18:	2800      	cmp	r0, #0
 8000b1a:	d0da      	beq.n	8000ad2 <MFXSTM32L152_IO_ClearIT+0x18>
      return MFXSTM32L152_ERROR;
 8000b1c:	f04f 30ff 	mov.w	r0, #4294967295
}
 8000b20:	b002      	add	sp, #8
 8000b22:	bd10      	pop	{r4, pc}

08000b24 <MFXSTM32L152_TS_GetXY>:
{
 8000b24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  pObj->IO.ReadReg(pObj->IO.Address, MFXSTM32L152_TS_XY_DATA, data_xy, sizeof(data_xy));
 8000b26:	2303      	movs	r3, #3
{
 8000b28:	4604      	mov	r4, r0
 8000b2a:	460e      	mov	r6, r1
 8000b2c:	4615      	mov	r5, r2
  pObj->IO.ReadReg(pObj->IO.Address, MFXSTM32L152_TS_XY_DATA, data_xy, sizeof(data_xy));
 8000b2e:	6907      	ldr	r7, [r0, #16]
 8000b30:	aa01      	add	r2, sp, #4
 8000b32:	2124      	movs	r1, #36	; 0x24
 8000b34:	8900      	ldrh	r0, [r0, #8]
 8000b36:	47b8      	blx	r7
  *X = ((uint16_t)data_xy[1]<<4U) + ((uint16_t)data_xy[0]>>4U);
 8000b38:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8000b3c:	f89d 1005 	ldrb.w	r1, [sp, #5]
  if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_TS_FIFO_TH, &tmp, 1) != MFXSTM32L152_OK)
 8000b40:	f104 0018 	add.w	r0, r4, #24
  *X = ((uint16_t)data_xy[1]<<4U) + ((uint16_t)data_xy[0]>>4U);
 8000b44:	091a      	lsrs	r2, r3, #4
  *Y = ((uint16_t)data_xy[2]<<4U) + ((uint16_t)data_xy[0]& 4U);
 8000b46:	f003 0304 	and.w	r3, r3, #4
  *X = ((uint16_t)data_xy[1]<<4U) + ((uint16_t)data_xy[0]>>4U);
 8000b4a:	eb02 1201 	add.w	r2, r2, r1, lsl #4
  if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_TS_FIFO_TH, &tmp, 1) != MFXSTM32L152_OK)
 8000b4e:	21a4      	movs	r1, #164	; 0xa4
  *X = ((uint16_t)data_xy[1]<<4U) + ((uint16_t)data_xy[0]>>4U);
 8000b50:	8032      	strh	r2, [r6, #0]
  *Y = ((uint16_t)data_xy[2]<<4U) + ((uint16_t)data_xy[0]& 4U);
 8000b52:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8000b56:	eb03 1302 	add.w	r3, r3, r2, lsl #4
  tmp = MFXSTM32L152_TS_CLEAR_FIFO;
 8000b5a:	aa02      	add	r2, sp, #8
  *Y = ((uint16_t)data_xy[2]<<4U) + ((uint16_t)data_xy[0]& 4U);
 8000b5c:	802b      	strh	r3, [r5, #0]
  tmp = MFXSTM32L152_TS_CLEAR_FIFO;
 8000b5e:	2380      	movs	r3, #128	; 0x80
 8000b60:	f802 3d05 	strb.w	r3, [r2, #-5]!
  if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_TS_FIFO_TH, &tmp, 1) != MFXSTM32L152_OK)
 8000b64:	2301      	movs	r3, #1
 8000b66:	f000 fd44 	bl	80015f2 <mfxstm32l152_write_reg>
 8000b6a:	3000      	adds	r0, #0
 8000b6c:	bf18      	it	ne
 8000b6e:	2001      	movne	r0, #1
}
 8000b70:	4240      	negs	r0, r0
 8000b72:	b003      	add	sp, #12
 8000b74:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000b76 <MFXSTM32L152_ReadID>:
{
 8000b76:	b537      	push	{r0, r1, r2, r4, r5, lr}
  pObj->IO.Init();
 8000b78:	4604      	mov	r4, r0
{
 8000b7a:	460d      	mov	r5, r1
  pObj->IO.Init();
 8000b7c:	f854 3b18 	ldr.w	r3, [r4], #24
 8000b80:	4798      	blx	r3
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_ID, &id, 1) != MFXSTM32L152_OK)
 8000b82:	2301      	movs	r3, #1
 8000b84:	f10d 0207 	add.w	r2, sp, #7
 8000b88:	2100      	movs	r1, #0
 8000b8a:	4620      	mov	r0, r4
 8000b8c:	f000 fd2a 	bl	80015e4 <mfxstm32l152_read_reg>
 8000b90:	b920      	cbnz	r0, 8000b9c <MFXSTM32L152_ReadID+0x26>
  *Id = id;
 8000b92:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000b96:	602b      	str	r3, [r5, #0]
}
 8000b98:	b003      	add	sp, #12
 8000b9a:	bd30      	pop	{r4, r5, pc}
    ret = MFXSTM32L152_ERROR;
 8000b9c:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 8000ba0:	e7fa      	b.n	8000b98 <MFXSTM32L152_ReadID+0x22>

08000ba2 <MFXSTM32L152_IO_Start>:
{
 8000ba2:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_SYS_CTRL, &mode, 1) != MFXSTM32L152_OK)
 8000ba4:	f100 0418 	add.w	r4, r0, #24
{
 8000ba8:	460d      	mov	r5, r1
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_SYS_CTRL, &mode, 1) != MFXSTM32L152_OK)
 8000baa:	2301      	movs	r3, #1
 8000bac:	f10d 0207 	add.w	r2, sp, #7
 8000bb0:	2140      	movs	r1, #64	; 0x40
 8000bb2:	4620      	mov	r0, r4
 8000bb4:	f000 fd16 	bl	80015e4 <mfxstm32l152_read_reg>
 8000bb8:	b9d8      	cbnz	r0, 8000bf2 <MFXSTM32L152_IO_Start+0x50>
    mode |= MFXSTM32L152_GPIO_EN;
 8000bba:	f89d 3007 	ldrb.w	r3, [sp, #7]
    if (IO_Pin > 0xFFFFU)
 8000bbe:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
    if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_SYS_CTRL, &mode, 1) != MFXSTM32L152_OK)
 8000bc2:	f10d 0207 	add.w	r2, sp, #7
 8000bc6:	f04f 0140 	mov.w	r1, #64	; 0x40
      mode &= ~MFXSTM32L152_ALTERNATE_GPIO_EN;
 8000bca:	bf34      	ite	cc
 8000bcc:	f023 0308 	biccc.w	r3, r3, #8
      mode |= MFXSTM32L152_ALTERNATE_GPIO_EN;
 8000bd0:	f043 0309 	orrcs.w	r3, r3, #9
    if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_SYS_CTRL, &mode, 1) != MFXSTM32L152_OK)
 8000bd4:	4620      	mov	r0, r4
      mode &= ~MFXSTM32L152_ALTERNATE_GPIO_EN;
 8000bd6:	bf38      	it	cc
 8000bd8:	f043 0301 	orrcc.w	r3, r3, #1
 8000bdc:	f88d 3007 	strb.w	r3, [sp, #7]
    if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_SYS_CTRL, &mode, 1) != MFXSTM32L152_OK)
 8000be0:	2301      	movs	r3, #1
 8000be2:	f000 fd06 	bl	80015f2 <mfxstm32l152_write_reg>
 8000be6:	3000      	adds	r0, #0
 8000be8:	bf18      	it	ne
 8000bea:	2001      	movne	r0, #1
 8000bec:	4240      	negs	r0, r0
}
 8000bee:	b003      	add	sp, #12
 8000bf0:	bd30      	pop	{r4, r5, pc}
    ret = MFXSTM32L152_ERROR;
 8000bf2:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 8000bf6:	e7fa      	b.n	8000bee <MFXSTM32L152_IO_Start+0x4c>

08000bf8 <MFXSTM32L152_reg24_setPinValue>:
{
 8000bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000bfc:	4698      	mov	r8, r3
 8000bfe:	b087      	sub	sp, #28
  pin_8_15  = (uint8_t)(PinPosition >> 8);
 8000c00:	0a13      	lsrs	r3, r2, #8
  if (pin_0_7 != 0U)
 8000c02:	f012 04ff 	ands.w	r4, r2, #255	; 0xff
  pin_16_23 = (uint8_t)(PinPosition >> 16);
 8000c06:	ea4f 4b12 	mov.w	fp, r2, lsr #16
{
 8000c0a:	4605      	mov	r5, r0
  pin_8_15  = (uint8_t)(PinPosition >> 8);
 8000c0c:	9300      	str	r3, [sp, #0]
{
 8000c0e:	460e      	mov	r6, r1
  pin_8_15  = (uint8_t)(PinPosition >> 8);
 8000c10:	f89d 3000 	ldrb.w	r3, [sp]
{
 8000c14:	4617      	mov	r7, r2
  pin_8_15  = (uint8_t)(PinPosition >> 8);
 8000c16:	9301      	str	r3, [sp, #4]
  pin_16_23 = (uint8_t)(PinPosition >> 16);
 8000c18:	fa5f f38b 	uxtb.w	r3, fp
 8000c1c:	9302      	str	r3, [sp, #8]
  if (pin_0_7 != 0U)
 8000c1e:	d01d      	beq.n	8000c5c <MFXSTM32L152_reg24_setPinValue+0x64>
    ret += mfxstm32l152_read_reg(&pObj->Ctx, RegisterAddr, &tmp, 1);
 8000c20:	f100 0918 	add.w	r9, r0, #24
 8000c24:	fa1f fa81 	uxth.w	sl, r1
 8000c28:	2301      	movs	r3, #1
 8000c2a:	f10d 0217 	add.w	r2, sp, #23
 8000c2e:	4651      	mov	r1, sl
 8000c30:	4648      	mov	r0, r9
 8000c32:	f000 fcd7 	bl	80015e4 <mfxstm32l152_read_reg>
 8000c36:	9003      	str	r0, [sp, #12]
 8000c38:	f89d 0017 	ldrb.w	r0, [sp, #23]
    if (PinValue != 0U)
 8000c3c:	f1b8 0f00 	cmp.w	r8, #0
 8000c40:	d051      	beq.n	8000ce6 <MFXSTM32L152_reg24_setPinValue+0xee>
      tmp |= (uint8_t)pin_0_7;
 8000c42:	4304      	orrs	r4, r0
 8000c44:	f88d 4017 	strb.w	r4, [sp, #23]
    ret += mfxstm32l152_write_reg(&pObj->Ctx, RegisterAddr, &tmp, 1);
 8000c48:	2301      	movs	r3, #1
 8000c4a:	f10d 0217 	add.w	r2, sp, #23
 8000c4e:	4651      	mov	r1, sl
 8000c50:	4648      	mov	r0, r9
 8000c52:	f000 fcce 	bl	80015f2 <mfxstm32l152_write_reg>
 8000c56:	9b03      	ldr	r3, [sp, #12]
 8000c58:	4403      	add	r3, r0
 8000c5a:	461c      	mov	r4, r3
  if (pin_8_15 != 0U)
 8000c5c:	9b01      	ldr	r3, [sp, #4]
 8000c5e:	b1eb      	cbz	r3, 8000c9c <MFXSTM32L152_reg24_setPinValue+0xa4>
    ret += mfxstm32l152_read_reg(&pObj->Ctx, ((uint16_t)RegisterAddr+1U), &tmp, 1);
 8000c60:	f105 0718 	add.w	r7, r5, #24
 8000c64:	f106 0901 	add.w	r9, r6, #1
 8000c68:	2301      	movs	r3, #1
 8000c6a:	f10d 0217 	add.w	r2, sp, #23
 8000c6e:	4649      	mov	r1, r9
 8000c70:	4638      	mov	r0, r7
 8000c72:	f000 fcb7 	bl	80015e4 <mfxstm32l152_read_reg>
 8000c76:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8000c7a:	4404      	add	r4, r0
    if (PinValue != 0U)
 8000c7c:	f1b8 0f00 	cmp.w	r8, #0
 8000c80:	d036      	beq.n	8000cf0 <MFXSTM32L152_reg24_setPinValue+0xf8>
      tmp |= (uint8_t)pin_8_15;
 8000c82:	9a01      	ldr	r2, [sp, #4]
 8000c84:	431a      	orrs	r2, r3
 8000c86:	4613      	mov	r3, r2
      tmp &= ~(uint8_t)pin_8_15;
 8000c88:	f88d 3017 	strb.w	r3, [sp, #23]
    ret += mfxstm32l152_write_reg(&pObj->Ctx, ((uint16_t)RegisterAddr+1U), &tmp, 1);
 8000c8c:	f10d 0217 	add.w	r2, sp, #23
 8000c90:	2301      	movs	r3, #1
 8000c92:	4649      	mov	r1, r9
 8000c94:	4638      	mov	r0, r7
 8000c96:	f000 fcac 	bl	80015f2 <mfxstm32l152_write_reg>
 8000c9a:	4404      	add	r4, r0
  if (pin_16_23 != 0U)
 8000c9c:	9b02      	ldr	r3, [sp, #8]
 8000c9e:	b1db      	cbz	r3, 8000cd8 <MFXSTM32L152_reg24_setPinValue+0xe0>
    ret += mfxstm32l152_read_reg(&pObj->Ctx, ((uint16_t)RegisterAddr+2U), &tmp, 1);
 8000ca0:	3518      	adds	r5, #24
 8000ca2:	3602      	adds	r6, #2
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	f10d 0217 	add.w	r2, sp, #23
 8000caa:	4631      	mov	r1, r6
 8000cac:	4628      	mov	r0, r5
 8000cae:	f000 fc99 	bl	80015e4 <mfxstm32l152_read_reg>
 8000cb2:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8000cb6:	4404      	add	r4, r0
    if (PinValue != 0U)
 8000cb8:	f1b8 0f00 	cmp.w	r8, #0
 8000cbc:	d01c      	beq.n	8000cf8 <MFXSTM32L152_reg24_setPinValue+0x100>
      tmp |= (uint8_t)pin_16_23;
 8000cbe:	9a02      	ldr	r2, [sp, #8]
 8000cc0:	431a      	orrs	r2, r3
 8000cc2:	4613      	mov	r3, r2
      tmp &= ~(uint8_t)pin_16_23;
 8000cc4:	f88d 3017 	strb.w	r3, [sp, #23]
    ret += mfxstm32l152_write_reg(&pObj->Ctx, ((uint16_t)RegisterAddr+2U), &tmp, 1);
 8000cc8:	f10d 0217 	add.w	r2, sp, #23
 8000ccc:	2301      	movs	r3, #1
 8000cce:	4631      	mov	r1, r6
 8000cd0:	4628      	mov	r0, r5
 8000cd2:	f000 fc8e 	bl	80015f2 <mfxstm32l152_write_reg>
 8000cd6:	4404      	add	r4, r0
  if(ret != MFXSTM32L152_OK)
 8000cd8:	3400      	adds	r4, #0
 8000cda:	bf18      	it	ne
 8000cdc:	2401      	movne	r4, #1
}
 8000cde:	4260      	negs	r0, r4
 8000ce0:	b007      	add	sp, #28
 8000ce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      tmp &= ~(uint8_t)pin_0_7;
 8000ce6:	ea20 0707 	bic.w	r7, r0, r7
 8000cea:	f88d 7017 	strb.w	r7, [sp, #23]
 8000cee:	e7ab      	b.n	8000c48 <MFXSTM32L152_reg24_setPinValue+0x50>
      tmp &= ~(uint8_t)pin_8_15;
 8000cf0:	9a00      	ldr	r2, [sp, #0]
 8000cf2:	ea23 0302 	bic.w	r3, r3, r2
 8000cf6:	e7c7      	b.n	8000c88 <MFXSTM32L152_reg24_setPinValue+0x90>
      tmp &= ~(uint8_t)pin_16_23;
 8000cf8:	ea23 030b 	bic.w	r3, r3, fp
 8000cfc:	e7e2      	b.n	8000cc4 <MFXSTM32L152_reg24_setPinValue+0xcc>

08000cfe <MFXSTM32L152_IO_ReadPin>:
{
 8000cfe:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_GPIO_STATE1, &tmpreg[0], 1) != MFXSTM32L152_OK)
 8000d00:	f100 0418 	add.w	r4, r0, #24
{
 8000d04:	460d      	mov	r5, r1
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_GPIO_STATE1, &tmpreg[0], 1) != MFXSTM32L152_OK)
 8000d06:	2301      	movs	r3, #1
 8000d08:	aa01      	add	r2, sp, #4
 8000d0a:	2110      	movs	r1, #16
 8000d0c:	4620      	mov	r0, r4
 8000d0e:	f000 fc69 	bl	80015e4 <mfxstm32l152_read_reg>
 8000d12:	b118      	cbz	r0, 8000d1c <MFXSTM32L152_IO_ReadPin+0x1e>
    return MFXSTM32L152_ERROR;
 8000d14:	f04f 30ff 	mov.w	r0, #4294967295
}
 8000d18:	b003      	add	sp, #12
 8000d1a:	bd30      	pop	{r4, r5, pc}
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_GPIO_STATE2, &tmpreg[1], 1) != MFXSTM32L152_OK)
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	f10d 0205 	add.w	r2, sp, #5
 8000d22:	2111      	movs	r1, #17
 8000d24:	4620      	mov	r0, r4
 8000d26:	f000 fc5d 	bl	80015e4 <mfxstm32l152_read_reg>
 8000d2a:	2800      	cmp	r0, #0
 8000d2c:	d1f2      	bne.n	8000d14 <MFXSTM32L152_IO_ReadPin+0x16>
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_GPIO_STATE3, &tmpreg[2], 1) != MFXSTM32L152_OK)
 8000d2e:	2301      	movs	r3, #1
 8000d30:	f10d 0206 	add.w	r2, sp, #6
 8000d34:	2112      	movs	r1, #18
 8000d36:	4620      	mov	r0, r4
 8000d38:	f000 fc54 	bl	80015e4 <mfxstm32l152_read_reg>
 8000d3c:	2800      	cmp	r0, #0
 8000d3e:	d1e9      	bne.n	8000d14 <MFXSTM32L152_IO_ReadPin+0x16>
  tmp = ((uint32_t)tmpreg[0] + ((uint32_t)tmpreg[1] << 8) + ((uint32_t)tmpreg[2] << 16));
 8000d40:	f89d 0006 	ldrb.w	r0, [sp, #6]
 8000d44:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8000d48:	0400      	lsls	r0, r0, #16
 8000d4a:	eb00 2003 	add.w	r0, r0, r3, lsl #8
 8000d4e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8000d52:	4418      	add	r0, r3
  tmp &= IO_Pin;
 8000d54:	4028      	ands	r0, r5
  return(int32_t)(tmp);
 8000d56:	e7df      	b.n	8000d18 <MFXSTM32L152_IO_ReadPin+0x1a>

08000d58 <MFXSTM32L152_IO_ITStatus>:
{
 8000d58:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING1, &tmpreg[0], 1) != MFXSTM32L152_OK)
 8000d5a:	f100 0418 	add.w	r4, r0, #24
{
 8000d5e:	460d      	mov	r5, r1
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING1, &tmpreg[0], 1) != MFXSTM32L152_OK)
 8000d60:	2301      	movs	r3, #1
 8000d62:	aa01      	add	r2, sp, #4
 8000d64:	210c      	movs	r1, #12
 8000d66:	4620      	mov	r0, r4
 8000d68:	f000 fc3c 	bl	80015e4 <mfxstm32l152_read_reg>
 8000d6c:	b118      	cbz	r0, 8000d76 <MFXSTM32L152_IO_ITStatus+0x1e>
    return MFXSTM32L152_ERROR;
 8000d6e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8000d72:	b003      	add	sp, #12
 8000d74:	bd30      	pop	{r4, r5, pc}
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING2, &tmpreg[1], 1) != MFXSTM32L152_OK)
 8000d76:	2301      	movs	r3, #1
 8000d78:	f10d 0205 	add.w	r2, sp, #5
 8000d7c:	210d      	movs	r1, #13
 8000d7e:	4620      	mov	r0, r4
 8000d80:	f000 fc30 	bl	80015e4 <mfxstm32l152_read_reg>
 8000d84:	2800      	cmp	r0, #0
 8000d86:	d1f2      	bne.n	8000d6e <MFXSTM32L152_IO_ITStatus+0x16>
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING3, &tmpreg[2], 1) != MFXSTM32L152_OK)
 8000d88:	2301      	movs	r3, #1
 8000d8a:	f10d 0206 	add.w	r2, sp, #6
 8000d8e:	210e      	movs	r1, #14
 8000d90:	4620      	mov	r0, r4
 8000d92:	f000 fc27 	bl	80015e4 <mfxstm32l152_read_reg>
 8000d96:	2800      	cmp	r0, #0
 8000d98:	d1e9      	bne.n	8000d6e <MFXSTM32L152_IO_ITStatus+0x16>
  tmp = (uint32_t)tmpreg[0] + ((uint32_t)tmpreg[1] << 8) + ((uint32_t)tmpreg[2] << 16);
 8000d9a:	f89d 0006 	ldrb.w	r0, [sp, #6]
 8000d9e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8000da2:	0400      	lsls	r0, r0, #16
 8000da4:	eb00 2003 	add.w	r0, r0, r3, lsl #8
 8000da8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8000dac:	4418      	add	r0, r3
  tmp &= IO_Pin;
 8000dae:	4028      	ands	r0, r5
  return(int32_t)tmp;
 8000db0:	e7df      	b.n	8000d72 <MFXSTM32L152_IO_ITStatus+0x1a>

08000db2 <MFXSTM32L152_TS_Start>:
{
 8000db2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_SYS_CTRL, &mode, 1) != MFXSTM32L152_OK)
 8000db6:	f100 0518 	add.w	r5, r0, #24
{
 8000dba:	4607      	mov	r7, r0
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_SYS_CTRL, &mode, 1) != MFXSTM32L152_OK)
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	f10d 0206 	add.w	r2, sp, #6
 8000dc2:	2140      	movs	r1, #64	; 0x40
 8000dc4:	4628      	mov	r0, r5
 8000dc6:	f000 fc0d 	bl	80015e4 <mfxstm32l152_read_reg>
 8000dca:	4680      	mov	r8, r0
 8000dcc:	2800      	cmp	r0, #0
 8000dce:	d157      	bne.n	8000e80 <MFXSTM32L152_TS_Start+0xce>
    mode |= MFXSTM32L152_TS_EN;
 8000dd0:	f89d 3006 	ldrb.w	r3, [sp, #6]
    ret = mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_SYS_CTRL, &mode, 1);
 8000dd4:	f10d 0206 	add.w	r2, sp, #6
 8000dd8:	2140      	movs	r1, #64	; 0x40
 8000dda:	4628      	mov	r0, r5
    mode |= MFXSTM32L152_TS_EN;
 8000ddc:	f043 0302 	orr.w	r3, r3, #2
    tmp = 0x32;
 8000de0:	ae02      	add	r6, sp, #8
    tmp = 0x01;
 8000de2:	f04f 0901 	mov.w	r9, #1
    mode |= MFXSTM32L152_TS_EN;
 8000de6:	f88d 3006 	strb.w	r3, [sp, #6]
    ret = mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_SYS_CTRL, &mode, 1);
 8000dea:	2301      	movs	r3, #1
 8000dec:	f000 fc01 	bl	80015f2 <mfxstm32l152_write_reg>
    tmp = 0x32;
 8000df0:	2332      	movs	r3, #50	; 0x32
    ret = mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_SYS_CTRL, &mode, 1);
 8000df2:	4604      	mov	r4, r0
    ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_TS_SETTLING, &tmp, 1);
 8000df4:	21a0      	movs	r1, #160	; 0xa0
    tmp = 0x32;
 8000df6:	f806 3d01 	strb.w	r3, [r6, #-1]!
    ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_TS_SETTLING, &tmp, 1);
 8000dfa:	4628      	mov	r0, r5
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	4632      	mov	r2, r6
 8000e00:	f000 fbf7 	bl	80015f2 <mfxstm32l152_write_reg>
    tmp = 0x05;
 8000e04:	2305      	movs	r3, #5
    ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_TS_SETTLING, &tmp, 1);
 8000e06:	4404      	add	r4, r0
    ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_TS_TOUCH_DET_DELAY, &tmp, 1);
 8000e08:	4632      	mov	r2, r6
    tmp = 0x05;
 8000e0a:	f88d 3007 	strb.w	r3, [sp, #7]
    ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_TS_TOUCH_DET_DELAY, &tmp, 1);
 8000e0e:	21a1      	movs	r1, #161	; 0xa1
 8000e10:	2301      	movs	r3, #1
 8000e12:	4628      	mov	r0, r5
 8000e14:	f000 fbed 	bl	80015f2 <mfxstm32l152_write_reg>
    tmp = 0x04;
 8000e18:	2304      	movs	r3, #4
    ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_TS_TOUCH_DET_DELAY, &tmp, 1);
 8000e1a:	4404      	add	r4, r0
    ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_TS_AVE, &tmp, 1);
 8000e1c:	4632      	mov	r2, r6
    tmp = 0x04;
 8000e1e:	f88d 3007 	strb.w	r3, [sp, #7]
    ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_TS_AVE, &tmp, 1);
 8000e22:	21a2      	movs	r1, #162	; 0xa2
 8000e24:	2301      	movs	r3, #1
 8000e26:	4628      	mov	r0, r5
 8000e28:	f000 fbe3 	bl	80015f2 <mfxstm32l152_write_reg>
    ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_TS_FIFO_TH, &tmp, 1);
 8000e2c:	464b      	mov	r3, r9
    ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_TS_AVE, &tmp, 1);
 8000e2e:	4404      	add	r4, r0
    ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_TS_FIFO_TH, &tmp, 1);
 8000e30:	4632      	mov	r2, r6
 8000e32:	21a4      	movs	r1, #164	; 0xa4
 8000e34:	4628      	mov	r0, r5
    tmp = 0x01;
 8000e36:	f88d 9007 	strb.w	r9, [sp, #7]
    ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_TS_FIFO_TH, &tmp, 1);
 8000e3a:	f000 fbda 	bl	80015f2 <mfxstm32l152_write_reg>
    tmp = MFXSTM32L152_TS_CLEAR_FIFO;
 8000e3e:	2380      	movs	r3, #128	; 0x80
    ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_TS_FIFO_TH, &tmp, 1);
 8000e40:	4404      	add	r4, r0
    ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_TS_FIFO_TH, &tmp, 1);
 8000e42:	4632      	mov	r2, r6
 8000e44:	21a4      	movs	r1, #164	; 0xa4
    tmp = MFXSTM32L152_TS_CLEAR_FIFO;
 8000e46:	f88d 3007 	strb.w	r3, [sp, #7]
    ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_TS_FIFO_TH, &tmp, 1);
 8000e4a:	4628      	mov	r0, r5
 8000e4c:	464b      	mov	r3, r9
 8000e4e:	f000 fbd0 	bl	80015f2 <mfxstm32l152_write_reg>
 8000e52:	4404      	add	r4, r0
    ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_TS_TRACK, &tmp, 1);
 8000e54:	464b      	mov	r3, r9
 8000e56:	4632      	mov	r2, r6
 8000e58:	21a3      	movs	r1, #163	; 0xa3
 8000e5a:	4628      	mov	r0, r5
    tmp = 0x00;
 8000e5c:	f88d 8007 	strb.w	r8, [sp, #7]
    ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_TS_TRACK, &tmp, 1);
 8000e60:	f000 fbc7 	bl	80015f2 <mfxstm32l152_write_reg>
 8000e64:	4404      	add	r4, r0
    ret += MFXSTM32L152_IO_ClearIT(pObj, 0xFFFFFF);
 8000e66:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8000e6a:	4638      	mov	r0, r7
 8000e6c:	f7ff fe25 	bl	8000aba <MFXSTM32L152_IO_ClearIT>
  if(ret != MFXSTM32L152_OK)
 8000e70:	42c4      	cmn	r4, r0
 8000e72:	bf14      	ite	ne
 8000e74:	f04f 30ff 	movne.w	r0, #4294967295
 8000e78:	2000      	moveq	r0, #0
}
 8000e7a:	b003      	add	sp, #12
 8000e7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    ret = MFXSTM32L152_ERROR;
 8000e80:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 8000e84:	e7f9      	b.n	8000e7a <MFXSTM32L152_TS_Start+0xc8>

08000e86 <MFXSTM32L152_TS_DetectTouch>:
{
 8000e86:	b513      	push	{r0, r1, r4, lr}
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_TS_FIFO_STA, &state, 1) != MFXSTM32L152_OK)
 8000e88:	f100 0418 	add.w	r4, r0, #24
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	f10d 0206 	add.w	r2, sp, #6
 8000e92:	2120      	movs	r1, #32
 8000e94:	4620      	mov	r0, r4
 8000e96:	f000 fba5 	bl	80015e4 <mfxstm32l152_read_reg>
 8000e9a:	b118      	cbz	r0, 8000ea4 <MFXSTM32L152_TS_DetectTouch+0x1e>
    ret = MFXSTM32L152_ERROR;
 8000e9c:	f04f 30ff 	mov.w	r0, #4294967295
}
 8000ea0:	b002      	add	sp, #8
 8000ea2:	bd10      	pop	{r4, pc}
    if(((state & MFXSTM32L152_TS_CTRL_STATUS) == MFXSTM32L152_TS_CTRL_STATUS) != 0U)
 8000ea4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8000ea8:	071b      	lsls	r3, r3, #28
 8000eaa:	d5f9      	bpl.n	8000ea0 <MFXSTM32L152_TS_DetectTouch+0x1a>
      if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_TS_FIFO_LEVEL, &fifo_level, 1) != MFXSTM32L152_OK)
 8000eac:	2301      	movs	r3, #1
 8000eae:	f10d 0207 	add.w	r2, sp, #7
 8000eb2:	2121      	movs	r1, #33	; 0x21
 8000eb4:	4620      	mov	r0, r4
 8000eb6:	f000 fb95 	bl	80015e4 <mfxstm32l152_read_reg>
 8000eba:	2800      	cmp	r0, #0
 8000ebc:	d1ee      	bne.n	8000e9c <MFXSTM32L152_TS_DetectTouch+0x16>
        if(fifo_level > 0U)
 8000ebe:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8000ec2:	3000      	adds	r0, #0
 8000ec4:	bf18      	it	ne
 8000ec6:	2001      	movne	r0, #1
  return ret;
 8000ec8:	e7ea      	b.n	8000ea0 <MFXSTM32L152_TS_DetectTouch+0x1a>

08000eca <MFXSTM32L152_IDD_Start>:
{
 8000eca:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint8_t mode = 0;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	ac02      	add	r4, sp, #8
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_CTRL, &mode, 1) != MFXSTM32L152_OK)
 8000ed0:	f100 0518 	add.w	r5, r0, #24
 8000ed4:	2180      	movs	r1, #128	; 0x80
  uint8_t mode = 0;
 8000ed6:	f804 3d01 	strb.w	r3, [r4, #-1]!
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_CTRL, &mode, 1) != MFXSTM32L152_OK)
 8000eda:	2301      	movs	r3, #1
 8000edc:	4622      	mov	r2, r4
 8000ede:	4628      	mov	r0, r5
 8000ee0:	f000 fb80 	bl	80015e4 <mfxstm32l152_read_reg>
 8000ee4:	b988      	cbnz	r0, 8000f0a <MFXSTM32L152_IDD_Start+0x40>
    mode |= MFXSTM32L152_IDD_CTRL_REQ;
 8000ee6:	f89d 3007 	ldrb.w	r3, [sp, #7]
    if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_CTRL, &mode, 1) != MFXSTM32L152_OK)
 8000eea:	4622      	mov	r2, r4
 8000eec:	2180      	movs	r1, #128	; 0x80
 8000eee:	4628      	mov	r0, r5
    mode |= MFXSTM32L152_IDD_CTRL_REQ;
 8000ef0:	f043 0301 	orr.w	r3, r3, #1
 8000ef4:	f88d 3007 	strb.w	r3, [sp, #7]
    if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_CTRL, &mode, 1) != MFXSTM32L152_OK)
 8000ef8:	2301      	movs	r3, #1
 8000efa:	f000 fb7a 	bl	80015f2 <mfxstm32l152_write_reg>
 8000efe:	3000      	adds	r0, #0
 8000f00:	bf18      	it	ne
 8000f02:	2001      	movne	r0, #1
 8000f04:	4240      	negs	r0, r0
}
 8000f06:	b003      	add	sp, #12
 8000f08:	bd30      	pop	{r4, r5, pc}
    ret = MFXSTM32L152_ERROR;
 8000f0a:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 8000f0e:	e7fa      	b.n	8000f06 <MFXSTM32L152_IDD_Start+0x3c>

08000f10 <MFXSTM32L152_IDD_Config>:
{
 8000f10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint8_t mode = 0;
 8000f12:	2300      	movs	r3, #0
 8000f14:	af02      	add	r7, sp, #8
  ret = mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_SYS_CTRL, &mode, 1);
 8000f16:	f100 0618 	add.w	r6, r0, #24
{
 8000f1a:	460d      	mov	r5, r1
  uint8_t mode = 0;
 8000f1c:	f807 3d01 	strb.w	r3, [r7, #-1]!
  ret = mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_SYS_CTRL, &mode, 1);
 8000f20:	2140      	movs	r1, #64	; 0x40
 8000f22:	2301      	movs	r3, #1
 8000f24:	463a      	mov	r2, r7
 8000f26:	4630      	mov	r0, r6
 8000f28:	f000 fb5c 	bl	80015e4 <mfxstm32l152_read_reg>
  if((mode & MFXSTM32L152_IDD_EN) != MFXSTM32L152_IDD_EN)
 8000f2c:	f89d 3007 	ldrb.w	r3, [sp, #7]
  ret = mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_SYS_CTRL, &mode, 1);
 8000f30:	4604      	mov	r4, r0
  if((mode & MFXSTM32L152_IDD_EN) != MFXSTM32L152_IDD_EN)
 8000f32:	075a      	lsls	r2, r3, #29
 8000f34:	d40a      	bmi.n	8000f4c <MFXSTM32L152_IDD_Config+0x3c>
    mode |= MFXSTM32L152_IDD_EN;
 8000f36:	f043 0304 	orr.w	r3, r3, #4
    ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_SYS_CTRL, &mode, 1);
 8000f3a:	463a      	mov	r2, r7
 8000f3c:	2140      	movs	r1, #64	; 0x40
 8000f3e:	4630      	mov	r0, r6
    mode |= MFXSTM32L152_IDD_EN;
 8000f40:	f88d 3007 	strb.w	r3, [sp, #7]
    ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_SYS_CTRL, &mode, 1);
 8000f44:	2301      	movs	r3, #1
 8000f46:	f000 fb54 	bl	80015f2 <mfxstm32l152_write_reg>
 8000f4a:	4404      	add	r4, r0
  value |= (MfxIddConfig->VrefMeasurement & MFXSTM32L152_IDD_CTRL_VREF_DIS);
 8000f4c:	7eab      	ldrb	r3, [r5, #26]
  value |= (MfxIddConfig->Calibration & MFXSTM32L152_IDD_CTRL_CAL_DIS);
 8000f4e:	af02      	add	r7, sp, #8
 8000f50:	7eea      	ldrb	r2, [r5, #27]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_CTRL, &value, 1);
 8000f52:	2180      	movs	r1, #128	; 0x80
  value |= (MfxIddConfig->VrefMeasurement & MFXSTM32L152_IDD_CTRL_VREF_DIS);
 8000f54:	f003 0340 	and.w	r3, r3, #64	; 0x40
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_CTRL, &value, 1);
 8000f58:	4630      	mov	r0, r6
  value |= (MfxIddConfig->Calibration & MFXSTM32L152_IDD_CTRL_CAL_DIS);
 8000f5a:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8000f5e:	4313      	orrs	r3, r2
  value =  ((MfxIddConfig->ShuntNbUsed << 1) & MFXSTM32L152_IDD_CTRL_SHUNT_NB);
 8000f60:	7e6a      	ldrb	r2, [r5, #25]
 8000f62:	0052      	lsls	r2, r2, #1
 8000f64:	f002 020e 	and.w	r2, r2, #14
  value |= (MfxIddConfig->Calibration & MFXSTM32L152_IDD_CTRL_CAL_DIS);
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	f807 3d02 	strb.w	r3, [r7, #-2]!
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_CTRL, &value, 1);
 8000f6e:	2301      	movs	r3, #1
 8000f70:	463a      	mov	r2, r7
 8000f72:	f000 fb3e 	bl	80015f2 <mfxstm32l152_write_reg>
  value = (MfxIddConfig->PreDelayUnit & MFXSTM32L152_IDD_PREDELAY_UNIT) |
 8000f76:	7f2b      	ldrb	r3, [r5, #28]
          (MfxIddConfig->PreDelayValue & MFXSTM32L152_IDD_PREDELAY_VALUE);
 8000f78:	7f6a      	ldrb	r2, [r5, #29]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_CTRL, &value, 1);
 8000f7a:	4404      	add	r4, r0
  value = (MfxIddConfig->PreDelayUnit & MFXSTM32L152_IDD_PREDELAY_UNIT) |
 8000f7c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_PRE_DELAY, &value, 1);
 8000f80:	2181      	movs	r1, #129	; 0x81
          (MfxIddConfig->PreDelayValue & MFXSTM32L152_IDD_PREDELAY_VALUE);
 8000f82:	f002 027f 	and.w	r2, r2, #127	; 0x7f
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_PRE_DELAY, &value, 1);
 8000f86:	4630      	mov	r0, r6
  value = (MfxIddConfig->PreDelayUnit & MFXSTM32L152_IDD_PREDELAY_UNIT) |
 8000f88:	4313      	orrs	r3, r2
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_PRE_DELAY, &value, 1);
 8000f8a:	463a      	mov	r2, r7
  value = (MfxIddConfig->PreDelayUnit & MFXSTM32L152_IDD_PREDELAY_UNIT) |
 8000f8c:	f88d 3006 	strb.w	r3, [sp, #6]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_PRE_DELAY, &value, 1);
 8000f90:	2301      	movs	r3, #1
 8000f92:	f000 fb2e 	bl	80015f2 <mfxstm32l152_write_reg>
  value = (uint8_t) (MfxIddConfig->Shunt0Value >> 8);
 8000f96:	88ab      	ldrh	r3, [r5, #4]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT0_MSB, &value, 1);
 8000f98:	463a      	mov	r2, r7
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_PRE_DELAY, &value, 1);
 8000f9a:	4404      	add	r4, r0
  value = (uint8_t) (MfxIddConfig->Shunt0Value >> 8);
 8000f9c:	0a1b      	lsrs	r3, r3, #8
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT0_MSB, &value, 1);
 8000f9e:	2182      	movs	r1, #130	; 0x82
 8000fa0:	4630      	mov	r0, r6
  value = (uint8_t) (MfxIddConfig->Shunt0Value >> 8);
 8000fa2:	f88d 3006 	strb.w	r3, [sp, #6]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT0_MSB, &value, 1);
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	f000 fb23 	bl	80015f2 <mfxstm32l152_write_reg>
  value = (uint8_t) (MfxIddConfig->Shunt0Value);
 8000fac:	88ab      	ldrh	r3, [r5, #4]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT0_LSB, &value, 1);
 8000fae:	463a      	mov	r2, r7
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT0_MSB, &value, 1);
 8000fb0:	4404      	add	r4, r0
  value = (uint8_t) (MfxIddConfig->Shunt0Value);
 8000fb2:	f88d 3006 	strb.w	r3, [sp, #6]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT0_LSB, &value, 1);
 8000fb6:	2183      	movs	r1, #131	; 0x83
 8000fb8:	2301      	movs	r3, #1
 8000fba:	4630      	mov	r0, r6
 8000fbc:	f000 fb19 	bl	80015f2 <mfxstm32l152_write_reg>
  value = (uint8_t) (MfxIddConfig->Shunt1Value >> 8);
 8000fc0:	88eb      	ldrh	r3, [r5, #6]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT1_MSB, &value, 1);
 8000fc2:	463a      	mov	r2, r7
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT0_LSB, &value, 1);
 8000fc4:	4404      	add	r4, r0
  value = (uint8_t) (MfxIddConfig->Shunt1Value >> 8);
 8000fc6:	0a1b      	lsrs	r3, r3, #8
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT1_MSB, &value, 1);
 8000fc8:	2184      	movs	r1, #132	; 0x84
 8000fca:	4630      	mov	r0, r6
  value = (uint8_t) (MfxIddConfig->Shunt1Value >> 8);
 8000fcc:	f88d 3006 	strb.w	r3, [sp, #6]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT1_MSB, &value, 1);
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	f000 fb0e 	bl	80015f2 <mfxstm32l152_write_reg>
  value = (uint8_t) (MfxIddConfig->Shunt1Value);
 8000fd6:	88eb      	ldrh	r3, [r5, #6]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT1_LSB, &value, 1);
 8000fd8:	463a      	mov	r2, r7
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT1_MSB, &value, 1);
 8000fda:	4404      	add	r4, r0
  value = (uint8_t) (MfxIddConfig->Shunt1Value);
 8000fdc:	f88d 3006 	strb.w	r3, [sp, #6]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT1_LSB, &value, 1);
 8000fe0:	2185      	movs	r1, #133	; 0x85
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	4630      	mov	r0, r6
 8000fe6:	f000 fb04 	bl	80015f2 <mfxstm32l152_write_reg>
  value = (uint8_t) (MfxIddConfig->Shunt2Value >> 8);
 8000fea:	892b      	ldrh	r3, [r5, #8]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT2_MSB, &value, 1);
 8000fec:	463a      	mov	r2, r7
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT1_LSB, &value, 1);
 8000fee:	4404      	add	r4, r0
  value = (uint8_t) (MfxIddConfig->Shunt2Value >> 8);
 8000ff0:	0a1b      	lsrs	r3, r3, #8
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT2_MSB, &value, 1);
 8000ff2:	2186      	movs	r1, #134	; 0x86
 8000ff4:	4630      	mov	r0, r6
  value = (uint8_t) (MfxIddConfig->Shunt2Value >> 8);
 8000ff6:	f88d 3006 	strb.w	r3, [sp, #6]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT2_MSB, &value, 1);
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	f000 faf9 	bl	80015f2 <mfxstm32l152_write_reg>
  value = (uint8_t) (MfxIddConfig->Shunt2Value);
 8001000:	892b      	ldrh	r3, [r5, #8]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT2_LSB, &value, 1);
 8001002:	463a      	mov	r2, r7
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT2_MSB, &value, 1);
 8001004:	4404      	add	r4, r0
  value = (uint8_t) (MfxIddConfig->Shunt2Value);
 8001006:	f88d 3006 	strb.w	r3, [sp, #6]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT2_LSB, &value, 1);
 800100a:	2187      	movs	r1, #135	; 0x87
 800100c:	2301      	movs	r3, #1
 800100e:	4630      	mov	r0, r6
 8001010:	f000 faef 	bl	80015f2 <mfxstm32l152_write_reg>
  value = (uint8_t) (MfxIddConfig->Shunt3Value >> 8);
 8001014:	896b      	ldrh	r3, [r5, #10]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT3_MSB, &value, 1);
 8001016:	463a      	mov	r2, r7
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT2_LSB, &value, 1);
 8001018:	4404      	add	r4, r0
  value = (uint8_t) (MfxIddConfig->Shunt3Value >> 8);
 800101a:	0a1b      	lsrs	r3, r3, #8
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT3_MSB, &value, 1);
 800101c:	2188      	movs	r1, #136	; 0x88
 800101e:	4630      	mov	r0, r6
  value = (uint8_t) (MfxIddConfig->Shunt3Value >> 8);
 8001020:	f88d 3006 	strb.w	r3, [sp, #6]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT3_MSB, &value, 1);
 8001024:	2301      	movs	r3, #1
 8001026:	f000 fae4 	bl	80015f2 <mfxstm32l152_write_reg>
  value = (uint8_t) (MfxIddConfig->Shunt3Value);
 800102a:	896b      	ldrh	r3, [r5, #10]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT3_LSB, &value, 1);
 800102c:	463a      	mov	r2, r7
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT3_MSB, &value, 1);
 800102e:	4404      	add	r4, r0
  value = (uint8_t) (MfxIddConfig->Shunt3Value);
 8001030:	f88d 3006 	strb.w	r3, [sp, #6]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT3_LSB, &value, 1);
 8001034:	2189      	movs	r1, #137	; 0x89
 8001036:	2301      	movs	r3, #1
 8001038:	4630      	mov	r0, r6
 800103a:	f000 fada 	bl	80015f2 <mfxstm32l152_write_reg>
  value = (uint8_t) (MfxIddConfig->Shunt4Value >> 8);
 800103e:	89ab      	ldrh	r3, [r5, #12]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT4_MSB, &value, 1);
 8001040:	463a      	mov	r2, r7
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT3_LSB, &value, 1);
 8001042:	4404      	add	r4, r0
  value = (uint8_t) (MfxIddConfig->Shunt4Value >> 8);
 8001044:	0a1b      	lsrs	r3, r3, #8
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT4_MSB, &value, 1);
 8001046:	218a      	movs	r1, #138	; 0x8a
 8001048:	4630      	mov	r0, r6
  value = (uint8_t) (MfxIddConfig->Shunt4Value >> 8);
 800104a:	f88d 3006 	strb.w	r3, [sp, #6]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT4_MSB, &value, 1);
 800104e:	2301      	movs	r3, #1
 8001050:	f000 facf 	bl	80015f2 <mfxstm32l152_write_reg>
  value = (uint8_t) (MfxIddConfig->Shunt4Value);
 8001054:	89ab      	ldrh	r3, [r5, #12]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT4_LSB, &value, 1);
 8001056:	463a      	mov	r2, r7
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT4_MSB, &value, 1);
 8001058:	4404      	add	r4, r0
  value = (uint8_t) (MfxIddConfig->Shunt4Value);
 800105a:	f88d 3006 	strb.w	r3, [sp, #6]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT4_LSB, &value, 1);
 800105e:	218b      	movs	r1, #139	; 0x8b
 8001060:	2301      	movs	r3, #1
 8001062:	4630      	mov	r0, r6
 8001064:	f000 fac5 	bl	80015f2 <mfxstm32l152_write_reg>
  value = (uint8_t)MfxIddConfig->Shunt0StabDelay;
 8001068:	89eb      	ldrh	r3, [r5, #14]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SH0_STABILIZATION, &value, 1);
 800106a:	463a      	mov	r2, r7
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNT4_LSB, &value, 1);
 800106c:	4404      	add	r4, r0
  value = (uint8_t)MfxIddConfig->Shunt0StabDelay;
 800106e:	f88d 3006 	strb.w	r3, [sp, #6]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SH0_STABILIZATION, &value, 1);
 8001072:	2190      	movs	r1, #144	; 0x90
 8001074:	2301      	movs	r3, #1
 8001076:	4630      	mov	r0, r6
 8001078:	f000 fabb 	bl	80015f2 <mfxstm32l152_write_reg>
  value = (uint8_t)MfxIddConfig->Shunt1StabDelay;
 800107c:	8a2b      	ldrh	r3, [r5, #16]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SH1_STABILIZATION, &value, 1);
 800107e:	463a      	mov	r2, r7
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SH0_STABILIZATION, &value, 1);
 8001080:	4404      	add	r4, r0
  value = (uint8_t)MfxIddConfig->Shunt1StabDelay;
 8001082:	f88d 3006 	strb.w	r3, [sp, #6]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SH1_STABILIZATION, &value, 1);
 8001086:	2191      	movs	r1, #145	; 0x91
 8001088:	2301      	movs	r3, #1
 800108a:	4630      	mov	r0, r6
 800108c:	f000 fab1 	bl	80015f2 <mfxstm32l152_write_reg>
  value = (uint8_t)MfxIddConfig->Shunt2StabDelay;
 8001090:	8a6b      	ldrh	r3, [r5, #18]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SH2_STABILIZATION, &value, 1);
 8001092:	463a      	mov	r2, r7
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SH1_STABILIZATION, &value, 1);
 8001094:	4404      	add	r4, r0
  value = (uint8_t)MfxIddConfig->Shunt2StabDelay;
 8001096:	f88d 3006 	strb.w	r3, [sp, #6]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SH2_STABILIZATION, &value, 1);
 800109a:	2192      	movs	r1, #146	; 0x92
 800109c:	2301      	movs	r3, #1
 800109e:	4630      	mov	r0, r6
 80010a0:	f000 faa7 	bl	80015f2 <mfxstm32l152_write_reg>
  value = (uint8_t)MfxIddConfig->Shunt3StabDelay;
 80010a4:	8aab      	ldrh	r3, [r5, #20]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SH3_STABILIZATION, &value, 1);
 80010a6:	463a      	mov	r2, r7
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SH2_STABILIZATION, &value, 1);
 80010a8:	4404      	add	r4, r0
  value = (uint8_t)MfxIddConfig->Shunt3StabDelay;
 80010aa:	f88d 3006 	strb.w	r3, [sp, #6]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SH3_STABILIZATION, &value, 1);
 80010ae:	2193      	movs	r1, #147	; 0x93
 80010b0:	2301      	movs	r3, #1
 80010b2:	4630      	mov	r0, r6
 80010b4:	f000 fa9d 	bl	80015f2 <mfxstm32l152_write_reg>
  value = (uint8_t)MfxIddConfig->Shunt4StabDelay;
 80010b8:	8aeb      	ldrh	r3, [r5, #22]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SH4_STABILIZATION, &value, 1);
 80010ba:	463a      	mov	r2, r7
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SH3_STABILIZATION, &value, 1);
 80010bc:	4404      	add	r4, r0
  value = (uint8_t)MfxIddConfig->Shunt4StabDelay;
 80010be:	f88d 3006 	strb.w	r3, [sp, #6]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SH4_STABILIZATION, &value, 1);
 80010c2:	2194      	movs	r1, #148	; 0x94
 80010c4:	2301      	movs	r3, #1
 80010c6:	4630      	mov	r0, r6
 80010c8:	f000 fa93 	bl	80015f2 <mfxstm32l152_write_reg>
  value = (uint8_t) (MfxIddConfig->AmpliGain >> 8);
 80010cc:	882b      	ldrh	r3, [r5, #0]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_GAIN_MSB, &value, 1);
 80010ce:	463a      	mov	r2, r7
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SH4_STABILIZATION, &value, 1);
 80010d0:	4404      	add	r4, r0
  value = (uint8_t) (MfxIddConfig->AmpliGain >> 8);
 80010d2:	0a1b      	lsrs	r3, r3, #8
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_GAIN_MSB, &value, 1);
 80010d4:	218c      	movs	r1, #140	; 0x8c
 80010d6:	4630      	mov	r0, r6
  value = (uint8_t) (MfxIddConfig->AmpliGain >> 8);
 80010d8:	f88d 3006 	strb.w	r3, [sp, #6]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_GAIN_MSB, &value, 1);
 80010dc:	2301      	movs	r3, #1
 80010de:	f000 fa88 	bl	80015f2 <mfxstm32l152_write_reg>
  value = (uint8_t) (MfxIddConfig->AmpliGain);
 80010e2:	882b      	ldrh	r3, [r5, #0]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_GAIN_LSB, &value, 1);
 80010e4:	463a      	mov	r2, r7
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_GAIN_MSB, &value, 1);
 80010e6:	4404      	add	r4, r0
  value = (uint8_t) (MfxIddConfig->AmpliGain);
 80010e8:	f88d 3006 	strb.w	r3, [sp, #6]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_GAIN_LSB, &value, 1);
 80010ec:	218d      	movs	r1, #141	; 0x8d
 80010ee:	2301      	movs	r3, #1
 80010f0:	4630      	mov	r0, r6
 80010f2:	f000 fa7e 	bl	80015f2 <mfxstm32l152_write_reg>
  value = (uint8_t) (MfxIddConfig->VddMin >> 8);
 80010f6:	886b      	ldrh	r3, [r5, #2]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_VDD_MIN_MSB, &value, 1);
 80010f8:	463a      	mov	r2, r7
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_GAIN_LSB, &value, 1);
 80010fa:	4404      	add	r4, r0
  value = (uint8_t) (MfxIddConfig->VddMin >> 8);
 80010fc:	0a1b      	lsrs	r3, r3, #8
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_VDD_MIN_MSB, &value, 1);
 80010fe:	218e      	movs	r1, #142	; 0x8e
 8001100:	4630      	mov	r0, r6
  value = (uint8_t) (MfxIddConfig->VddMin >> 8);
 8001102:	f88d 3006 	strb.w	r3, [sp, #6]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_VDD_MIN_MSB, &value, 1);
 8001106:	2301      	movs	r3, #1
 8001108:	f000 fa73 	bl	80015f2 <mfxstm32l152_write_reg>
  value = (uint8_t) (MfxIddConfig->VddMin);
 800110c:	886b      	ldrh	r3, [r5, #2]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_VDD_MIN_LSB, &value, 1);
 800110e:	463a      	mov	r2, r7
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_VDD_MIN_MSB, &value, 1);
 8001110:	4404      	add	r4, r0
  value = (uint8_t) (MfxIddConfig->VddMin);
 8001112:	f88d 3006 	strb.w	r3, [sp, #6]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_VDD_MIN_LSB, &value, 1);
 8001116:	218f      	movs	r1, #143	; 0x8f
 8001118:	2301      	movs	r3, #1
 800111a:	4630      	mov	r0, r6
 800111c:	f000 fa69 	bl	80015f2 <mfxstm32l152_write_reg>
  value = MfxIddConfig->MeasureNb;
 8001120:	7fab      	ldrb	r3, [r5, #30]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_NBR_OF_MEAS, &value, 1);
 8001122:	463a      	mov	r2, r7
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_VDD_MIN_LSB, &value, 1);
 8001124:	4404      	add	r4, r0
  value = MfxIddConfig->MeasureNb;
 8001126:	f88d 3006 	strb.w	r3, [sp, #6]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_NBR_OF_MEAS, &value, 1);
 800112a:	2196      	movs	r1, #150	; 0x96
 800112c:	2301      	movs	r3, #1
 800112e:	4630      	mov	r0, r6
 8001130:	f000 fa5f 	bl	80015f2 <mfxstm32l152_write_reg>
  value = (MfxIddConfig->DeltaDelayUnit & MFXSTM32L152_IDD_DELTADELAY_UNIT) |
 8001134:	7feb      	ldrb	r3, [r5, #31]
          (MfxIddConfig->DeltaDelayValue & MFXSTM32L152_IDD_DELTADELAY_VALUE);
 8001136:	f895 2020 	ldrb.w	r2, [r5, #32]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_NBR_OF_MEAS, &value, 1);
 800113a:	4404      	add	r4, r0
  value = (MfxIddConfig->DeltaDelayUnit & MFXSTM32L152_IDD_DELTADELAY_UNIT) |
 800113c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_MEAS_DELTA_DELAY, &value, 1);
 8001140:	2197      	movs	r1, #151	; 0x97
          (MfxIddConfig->DeltaDelayValue & MFXSTM32L152_IDD_DELTADELAY_VALUE);
 8001142:	f002 027f 	and.w	r2, r2, #127	; 0x7f
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_MEAS_DELTA_DELAY, &value, 1);
 8001146:	4630      	mov	r0, r6
  value = (MfxIddConfig->DeltaDelayUnit & MFXSTM32L152_IDD_DELTADELAY_UNIT) |
 8001148:	4313      	orrs	r3, r2
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_MEAS_DELTA_DELAY, &value, 1);
 800114a:	463a      	mov	r2, r7
  value = (MfxIddConfig->DeltaDelayUnit & MFXSTM32L152_IDD_DELTADELAY_UNIT) |
 800114c:	f88d 3006 	strb.w	r3, [sp, #6]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_MEAS_DELTA_DELAY, &value, 1);
 8001150:	2301      	movs	r3, #1
 8001152:	f000 fa4e 	bl	80015f2 <mfxstm32l152_write_reg>
  value = MfxIddConfig->ShuntNbOnBoard;
 8001156:	7e2b      	ldrb	r3, [r5, #24]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_MEAS_DELTA_DELAY, &value, 1);
 8001158:	4404      	add	r4, r0
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNTS_ON_BOARD, &value, 1);
 800115a:	463a      	mov	r2, r7
  value = MfxIddConfig->ShuntNbOnBoard;
 800115c:	f88d 3006 	strb.w	r3, [sp, #6]
  ret += mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IDD_SHUNTS_ON_BOARD, &value, 1);
 8001160:	2198      	movs	r1, #152	; 0x98
 8001162:	2301      	movs	r3, #1
 8001164:	4630      	mov	r0, r6
 8001166:	f000 fa44 	bl	80015f2 <mfxstm32l152_write_reg>
  if(ret != MFXSTM32L152_OK)
 800116a:	42c4      	cmn	r4, r0
}
 800116c:	bf14      	ite	ne
 800116e:	f04f 30ff 	movne.w	r0, #4294967295
 8001172:	2000      	moveq	r0, #0
 8001174:	b003      	add	sp, #12
 8001176:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001178 <MFXSTM32L152_Error_ReadSrc>:
{
 8001178:	b507      	push	{r0, r1, r2, lr}
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_ERROR_SRC, &tmp, 1) != MFXSTM32L152_OK)
 800117a:	2301      	movs	r3, #1
 800117c:	f10d 0207 	add.w	r2, sp, #7
 8001180:	2103      	movs	r1, #3
 8001182:	3018      	adds	r0, #24
 8001184:	f000 fa2e 	bl	80015e4 <mfxstm32l152_read_reg>
 8001188:	b920      	cbnz	r0, 8001194 <MFXSTM32L152_Error_ReadSrc+0x1c>
    ret = (int32_t)tmp;
 800118a:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 800118e:	b003      	add	sp, #12
 8001190:	f85d fb04 	ldr.w	pc, [sp], #4
    ret = MFXSTM32L152_ERROR;
 8001194:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 8001198:	e7f9      	b.n	800118e <MFXSTM32L152_Error_ReadSrc+0x16>

0800119a <MFXSTM32L152_Error_ReadMsg>:
{
 800119a:	b507      	push	{r0, r1, r2, lr}
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_ERROR_MSG, &tmp, 1) != MFXSTM32L152_OK)
 800119c:	2301      	movs	r3, #1
 800119e:	f10d 0207 	add.w	r2, sp, #7
 80011a2:	2104      	movs	r1, #4
 80011a4:	3018      	adds	r0, #24
 80011a6:	f000 fa1d 	bl	80015e4 <mfxstm32l152_read_reg>
 80011aa:	b920      	cbnz	r0, 80011b6 <MFXSTM32L152_Error_ReadMsg+0x1c>
    ret = (int32_t)tmp;
 80011ac:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 80011b0:	b003      	add	sp, #12
 80011b2:	f85d fb04 	ldr.w	pc, [sp], #4
    ret = MFXSTM32L152_ERROR;
 80011b6:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 80011ba:	e7f9      	b.n	80011b0 <MFXSTM32L152_Error_ReadMsg+0x16>

080011bc <MFXSTM32L152_IO_WritePin>:
{
 80011bc:	b508      	push	{r3, lr}
    if(MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_GPO_SET1, IO_Pin, 1) != MFXSTM32L152_OK)
 80011be:	2301      	movs	r3, #1
  if (PinState != 0U)
 80011c0:	b142      	cbz	r2, 80011d4 <MFXSTM32L152_IO_WritePin+0x18>
    if(MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_GPO_SET1, IO_Pin, 1) != MFXSTM32L152_OK)
 80011c2:	460a      	mov	r2, r1
 80011c4:	216c      	movs	r1, #108	; 0x6c
    if(MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_GPO_CLR1, IO_Pin, 1) != MFXSTM32L152_OK)
 80011c6:	f7ff fd17 	bl	8000bf8 <MFXSTM32L152_reg24_setPinValue>
 80011ca:	3000      	adds	r0, #0
 80011cc:	bf18      	it	ne
 80011ce:	2001      	movne	r0, #1
 80011d0:	4240      	negs	r0, r0
}
 80011d2:	bd08      	pop	{r3, pc}
    if(MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_GPO_CLR1, IO_Pin, 1) != MFXSTM32L152_OK)
 80011d4:	460a      	mov	r2, r1
 80011d6:	2170      	movs	r1, #112	; 0x70
 80011d8:	e7f5      	b.n	80011c6 <MFXSTM32L152_IO_WritePin+0xa>

080011da <MFXSTM32L152_EnableITSource>:
{
 80011da:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_SRC_EN, &tmp, 1) != MFXSTM32L152_OK)
 80011dc:	f100 0518 	add.w	r5, r0, #24
{
 80011e0:	460c      	mov	r4, r1
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_SRC_EN, &tmp, 1) != MFXSTM32L152_OK)
 80011e2:	2301      	movs	r3, #1
 80011e4:	f10d 0207 	add.w	r2, sp, #7
 80011e8:	2142      	movs	r1, #66	; 0x42
 80011ea:	4628      	mov	r0, r5
 80011ec:	f000 f9fa 	bl	80015e4 <mfxstm32l152_read_reg>
 80011f0:	b988      	cbnz	r0, 8001216 <MFXSTM32L152_EnableITSource+0x3c>
    tmp |= Source;
 80011f2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_SRC_EN, &tmp, 1) != MFXSTM32L152_OK)
 80011f6:	f10d 0207 	add.w	r2, sp, #7
 80011fa:	2142      	movs	r1, #66	; 0x42
 80011fc:	4628      	mov	r0, r5
    tmp |= Source;
 80011fe:	431c      	orrs	r4, r3
    if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_SRC_EN, &tmp, 1) != MFXSTM32L152_OK)
 8001200:	2301      	movs	r3, #1
    tmp |= Source;
 8001202:	f88d 4007 	strb.w	r4, [sp, #7]
    if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_SRC_EN, &tmp, 1) != MFXSTM32L152_OK)
 8001206:	f000 f9f4 	bl	80015f2 <mfxstm32l152_write_reg>
 800120a:	3000      	adds	r0, #0
 800120c:	bf18      	it	ne
 800120e:	2001      	movne	r0, #1
 8001210:	4240      	negs	r0, r0
}
 8001212:	b003      	add	sp, #12
 8001214:	bd30      	pop	{r4, r5, pc}
    ret = MFXSTM32L152_ERROR;
 8001216:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 800121a:	e7fa      	b.n	8001212 <MFXSTM32L152_EnableITSource+0x38>

0800121c <MFXSTM32L152_IO_EnableIT>:
{
 800121c:	b508      	push	{r3, lr}
  if(MFXSTM32L152_EnableITSource(pObj, MFXSTM32L152_IRQ_GPIO) != MFXSTM32L152_OK)
 800121e:	2101      	movs	r1, #1
 8001220:	f7ff ffdb 	bl	80011da <MFXSTM32L152_EnableITSource>
 8001224:	3000      	adds	r0, #0
 8001226:	bf18      	it	ne
 8001228:	2001      	movne	r0, #1
}
 800122a:	4240      	negs	r0, r0
 800122c:	bd08      	pop	{r3, pc}

0800122e <MFXSTM32L152_TS_EnableIT>:
{
 800122e:	b508      	push	{r3, lr}
  if(MFXSTM32L152_EnableITSource(pObj, MFXSTM32L152_IRQ_TS_DET) != MFXSTM32L152_OK)
 8001230:	2108      	movs	r1, #8
 8001232:	f7ff ffd2 	bl	80011da <MFXSTM32L152_EnableITSource>
 8001236:	3000      	adds	r0, #0
 8001238:	bf18      	it	ne
 800123a:	2001      	movne	r0, #1
}
 800123c:	4240      	negs	r0, r0
 800123e:	bd08      	pop	{r3, pc}

08001240 <MFXSTM32L152_IDD_EnableIT>:
{
 8001240:	b508      	push	{r3, lr}
  if(MFXSTM32L152_EnableITSource(pObj, MFXSTM32L152_IRQ_IDD) != MFXSTM32L152_OK)
 8001242:	2102      	movs	r1, #2
 8001244:	f7ff ffc9 	bl	80011da <MFXSTM32L152_EnableITSource>
 8001248:	3000      	adds	r0, #0
 800124a:	bf18      	it	ne
 800124c:	2001      	movne	r0, #1
}
 800124e:	4240      	negs	r0, r0
 8001250:	bd08      	pop	{r3, pc}

08001252 <MFXSTM32L152_Error_EnableIT>:
{
 8001252:	b508      	push	{r3, lr}
  if(MFXSTM32L152_EnableITSource(pObj, MFXSTM32L152_IRQ_ERROR) != MFXSTM32L152_OK)
 8001254:	2104      	movs	r1, #4
 8001256:	f7ff ffc0 	bl	80011da <MFXSTM32L152_EnableITSource>
 800125a:	3000      	adds	r0, #0
 800125c:	bf18      	it	ne
 800125e:	2001      	movne	r0, #1
}
 8001260:	4240      	negs	r0, r0
 8001262:	bd08      	pop	{r3, pc}

08001264 <MFXSTM32L152_DisableITSource>:
{
 8001264:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_SRC_EN, &tmp, 1) != MFXSTM32L152_OK)
 8001266:	f100 0418 	add.w	r4, r0, #24
{
 800126a:	460d      	mov	r5, r1
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_SRC_EN, &tmp, 1) != MFXSTM32L152_OK)
 800126c:	2301      	movs	r3, #1
 800126e:	f10d 0207 	add.w	r2, sp, #7
 8001272:	2142      	movs	r1, #66	; 0x42
 8001274:	4620      	mov	r0, r4
 8001276:	f000 f9b5 	bl	80015e4 <mfxstm32l152_read_reg>
 800127a:	b990      	cbnz	r0, 80012a2 <MFXSTM32L152_DisableITSource+0x3e>
    tmp &= ~Source;
 800127c:	f89d 1007 	ldrb.w	r1, [sp, #7]
    if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_SRC_EN, &tmp, 1) != MFXSTM32L152_OK)
 8001280:	2301      	movs	r3, #1
 8001282:	f10d 0207 	add.w	r2, sp, #7
 8001286:	4620      	mov	r0, r4
    tmp &= ~Source;
 8001288:	ea21 0105 	bic.w	r1, r1, r5
 800128c:	f88d 1007 	strb.w	r1, [sp, #7]
    if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_SRC_EN, &tmp, 1) != MFXSTM32L152_OK)
 8001290:	2142      	movs	r1, #66	; 0x42
 8001292:	f000 f9ae 	bl	80015f2 <mfxstm32l152_write_reg>
 8001296:	3000      	adds	r0, #0
 8001298:	bf18      	it	ne
 800129a:	2001      	movne	r0, #1
 800129c:	4240      	negs	r0, r0
}
 800129e:	b003      	add	sp, #12
 80012a0:	bd30      	pop	{r4, r5, pc}
    ret = MFXSTM32L152_ERROR;
 80012a2:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 80012a6:	e7fa      	b.n	800129e <MFXSTM32L152_DisableITSource+0x3a>

080012a8 <MFXSTM32L152_IO_DisableIT>:
{
 80012a8:	b508      	push	{r3, lr}
  if(MFXSTM32L152_DisableITSource(pObj, MFXSTM32L152_IRQ_GPIO) != MFXSTM32L152_OK)
 80012aa:	2101      	movs	r1, #1
 80012ac:	f7ff ffda 	bl	8001264 <MFXSTM32L152_DisableITSource>
 80012b0:	3000      	adds	r0, #0
 80012b2:	bf18      	it	ne
 80012b4:	2001      	movne	r0, #1
}
 80012b6:	4240      	negs	r0, r0
 80012b8:	bd08      	pop	{r3, pc}

080012ba <MFXSTM32L152_TS_DisableIT>:
{
 80012ba:	b508      	push	{r3, lr}
  if(MFXSTM32L152_DisableITSource(pObj, MFXSTM32L152_IRQ_TS_DET) != MFXSTM32L152_OK)
 80012bc:	2108      	movs	r1, #8
 80012be:	f7ff ffd1 	bl	8001264 <MFXSTM32L152_DisableITSource>
 80012c2:	3000      	adds	r0, #0
 80012c4:	bf18      	it	ne
 80012c6:	2001      	movne	r0, #1
}
 80012c8:	4240      	negs	r0, r0
 80012ca:	bd08      	pop	{r3, pc}

080012cc <MFXSTM32L152_IDD_DisableIT>:
{
 80012cc:	b508      	push	{r3, lr}
  if(MFXSTM32L152_DisableITSource(pObj, MFXSTM32L152_IRQ_IDD) != MFXSTM32L152_OK)
 80012ce:	2102      	movs	r1, #2
 80012d0:	f7ff ffc8 	bl	8001264 <MFXSTM32L152_DisableITSource>
 80012d4:	3000      	adds	r0, #0
 80012d6:	bf18      	it	ne
 80012d8:	2001      	movne	r0, #1
}
 80012da:	4240      	negs	r0, r0
 80012dc:	bd08      	pop	{r3, pc}

080012de <MFXSTM32L152_Error_DisableIT>:
{
 80012de:	b508      	push	{r3, lr}
  if(MFXSTM32L152_DisableITSource(pObj, MFXSTM32L152_IRQ_ERROR) != MFXSTM32L152_OK)
 80012e0:	2104      	movs	r1, #4
 80012e2:	f7ff ffbf 	bl	8001264 <MFXSTM32L152_DisableITSource>
 80012e6:	3000      	adds	r0, #0
 80012e8:	bf18      	it	ne
 80012ea:	2001      	movne	r0, #1
}
 80012ec:	4240      	negs	r0, r0
 80012ee:	bd08      	pop	{r3, pc}

080012f0 <MFXSTM32L152_GlobalITStatus>:
{
 80012f0:	b513      	push	{r0, r1, r4, lr}
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_PENDING, &tmp, 1) != MFXSTM32L152_OK)
 80012f2:	2301      	movs	r3, #1
{
 80012f4:	460c      	mov	r4, r1
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_PENDING, &tmp, 1) != MFXSTM32L152_OK)
 80012f6:	f10d 0207 	add.w	r2, sp, #7
 80012fa:	2108      	movs	r1, #8
 80012fc:	3018      	adds	r0, #24
 80012fe:	f000 f971 	bl	80015e4 <mfxstm32l152_read_reg>
 8001302:	b920      	cbnz	r0, 800130e <MFXSTM32L152_GlobalITStatus+0x1e>
    tmp1 = tmp & Source;
 8001304:	f89d 0007 	ldrb.w	r0, [sp, #7]
    ret = (int32_t)tmp1;
 8001308:	4020      	ands	r0, r4
}
 800130a:	b002      	add	sp, #8
 800130c:	bd10      	pop	{r4, pc}
    ret = MFXSTM32L152_ERROR;
 800130e:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 8001312:	e7fa      	b.n	800130a <MFXSTM32L152_GlobalITStatus+0x1a>

08001314 <MFXSTM32L152_TS_ITStatus>:
  return(MFXSTM32L152_GlobalITStatus(pObj, MFXSTM32L152_IRQ_TS));
 8001314:	21f8      	movs	r1, #248	; 0xf8
 8001316:	f7ff bfeb 	b.w	80012f0 <MFXSTM32L152_GlobalITStatus>

0800131a <MFXSTM32L152_IDD_GetITStatus>:
  return(MFXSTM32L152_GlobalITStatus(pObj, MFXSTM32L152_IRQ_IDD));
 800131a:	2102      	movs	r1, #2
 800131c:	f7ff bfe8 	b.w	80012f0 <MFXSTM32L152_GlobalITStatus>

08001320 <MFXSTM32L152_Error_GetITStatus>:
  return(MFXSTM32L152_GlobalITStatus(pObj, MFXSTM32L152_IRQ_ERROR));
 8001320:	2104      	movs	r1, #4
 8001322:	f7ff bfe5 	b.w	80012f0 <MFXSTM32L152_GlobalITStatus>

08001326 <MFXSTM32L152_ClearGlobalIT>:
{
 8001326:	b507      	push	{r0, r1, r2, lr}
 8001328:	aa02      	add	r2, sp, #8
  if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_ACK, &Source, 1) != MFXSTM32L152_OK)
 800132a:	2301      	movs	r3, #1
 800132c:	3018      	adds	r0, #24
{
 800132e:	f802 1d01 	strb.w	r1, [r2, #-1]!
  if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_IRQ_ACK, &Source, 1) != MFXSTM32L152_OK)
 8001332:	2144      	movs	r1, #68	; 0x44
 8001334:	f000 f95d 	bl	80015f2 <mfxstm32l152_write_reg>
 8001338:	3000      	adds	r0, #0
 800133a:	bf18      	it	ne
 800133c:	2001      	movne	r0, #1
}
 800133e:	4240      	negs	r0, r0
 8001340:	b003      	add	sp, #12
 8001342:	f85d fb04 	ldr.w	pc, [sp], #4

08001346 <MFXSTM32L152_TS_ClearIT>:
{
 8001346:	b508      	push	{r3, lr}
  if(MFXSTM32L152_ClearGlobalIT(pObj, MFXSTM32L152_IRQ_TS) != MFXSTM32L152_OK)
 8001348:	21f8      	movs	r1, #248	; 0xf8
 800134a:	f7ff ffec 	bl	8001326 <MFXSTM32L152_ClearGlobalIT>
 800134e:	3000      	adds	r0, #0
 8001350:	bf18      	it	ne
 8001352:	2001      	movne	r0, #1
}
 8001354:	4240      	negs	r0, r0
 8001356:	bd08      	pop	{r3, pc}

08001358 <MFXSTM32L152_IDD_ClearIT>:
{
 8001358:	b508      	push	{r3, lr}
  if(MFXSTM32L152_ClearGlobalIT(pObj, MFXSTM32L152_IRQ_IDD) != MFXSTM32L152_OK)
 800135a:	2102      	movs	r1, #2
 800135c:	f7ff ffe3 	bl	8001326 <MFXSTM32L152_ClearGlobalIT>
 8001360:	3000      	adds	r0, #0
 8001362:	bf18      	it	ne
 8001364:	2001      	movne	r0, #1
}
 8001366:	4240      	negs	r0, r0
 8001368:	bd08      	pop	{r3, pc}

0800136a <MFXSTM32L152_Error_ClearIT>:
{
 800136a:	b508      	push	{r3, lr}
  if(MFXSTM32L152_ClearGlobalIT(pObj, MFXSTM32L152_IRQ_ERROR) != MFXSTM32L152_OK)
 800136c:	2104      	movs	r1, #4
 800136e:	f7ff ffda 	bl	8001326 <MFXSTM32L152_ClearGlobalIT>
 8001372:	3000      	adds	r0, #0
 8001374:	bf18      	it	ne
 8001376:	2001      	movne	r0, #1
}
 8001378:	4240      	negs	r0, r0
 800137a:	bd08      	pop	{r3, pc}

0800137c <MFXSTM32L152_SetIrqOutPinPolarity>:
{
 800137c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT, &tmp, 1) != MFXSTM32L152_OK)
 800137e:	f100 0518 	add.w	r5, r0, #24
{
 8001382:	460c      	mov	r4, r1
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT, &tmp, 1) != MFXSTM32L152_OK)
 8001384:	2301      	movs	r3, #1
 8001386:	f10d 0207 	add.w	r2, sp, #7
 800138a:	2141      	movs	r1, #65	; 0x41
 800138c:	4628      	mov	r0, r5
 800138e:	f000 f929 	bl	80015e4 <mfxstm32l152_read_reg>
 8001392:	b998      	cbnz	r0, 80013bc <MFXSTM32L152_SetIrqOutPinPolarity+0x40>
  tmp &= ~(uint8_t)0x02;
 8001394:	f89d 3007 	ldrb.w	r3, [sp, #7]
  if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT, &tmp, 1) != MFXSTM32L152_OK)
 8001398:	f10d 0207 	add.w	r2, sp, #7
 800139c:	2141      	movs	r1, #65	; 0x41
 800139e:	4628      	mov	r0, r5
  tmp &= ~(uint8_t)0x02;
 80013a0:	f023 0302 	bic.w	r3, r3, #2
  tmp |= Polarity;
 80013a4:	431c      	orrs	r4, r3
  if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT, &tmp, 1) != MFXSTM32L152_OK)
 80013a6:	2301      	movs	r3, #1
  tmp |= Polarity;
 80013a8:	f88d 4007 	strb.w	r4, [sp, #7]
  if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT, &tmp, 1) != MFXSTM32L152_OK)
 80013ac:	f000 f921 	bl	80015f2 <mfxstm32l152_write_reg>
 80013b0:	3000      	adds	r0, #0
 80013b2:	bf18      	it	ne
 80013b4:	2001      	movne	r0, #1
 80013b6:	4240      	negs	r0, r0
}
 80013b8:	b003      	add	sp, #12
 80013ba:	bd30      	pop	{r4, r5, pc}
    ret = MFXSTM32L152_ERROR;
 80013bc:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 80013c0:	e7fa      	b.n	80013b8 <MFXSTM32L152_SetIrqOutPinPolarity+0x3c>

080013c2 <MFXSTM32L152_SetIrqOutPinType>:
{
 80013c2:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT, &tmp, 1) != MFXSTM32L152_OK)
 80013c4:	f100 0518 	add.w	r5, r0, #24
{
 80013c8:	460c      	mov	r4, r1
  if(mfxstm32l152_read_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT, &tmp, 1) != MFXSTM32L152_OK)
 80013ca:	2301      	movs	r3, #1
 80013cc:	f10d 0207 	add.w	r2, sp, #7
 80013d0:	2141      	movs	r1, #65	; 0x41
 80013d2:	4628      	mov	r0, r5
 80013d4:	f000 f906 	bl	80015e4 <mfxstm32l152_read_reg>
 80013d8:	b998      	cbnz	r0, 8001402 <MFXSTM32L152_SetIrqOutPinType+0x40>
    tmp &= ~(uint8_t)0x01;
 80013da:	f89d 3007 	ldrb.w	r3, [sp, #7]
    if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT, &tmp, 1) != MFXSTM32L152_OK)
 80013de:	f10d 0207 	add.w	r2, sp, #7
 80013e2:	2141      	movs	r1, #65	; 0x41
 80013e4:	4628      	mov	r0, r5
    tmp &= ~(uint8_t)0x01;
 80013e6:	f023 0301 	bic.w	r3, r3, #1
    tmp |= Type;
 80013ea:	431c      	orrs	r4, r3
    if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT, &tmp, 1) != MFXSTM32L152_OK)
 80013ec:	2301      	movs	r3, #1
    tmp |= Type;
 80013ee:	f88d 4007 	strb.w	r4, [sp, #7]
    if(mfxstm32l152_write_reg(&pObj->Ctx, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT, &tmp, 1) != MFXSTM32L152_OK)
 80013f2:	f000 f8fe 	bl	80015f2 <mfxstm32l152_write_reg>
 80013f6:	3000      	adds	r0, #0
 80013f8:	bf18      	it	ne
 80013fa:	2001      	movne	r0, #1
 80013fc:	4240      	negs	r0, r0
}
 80013fe:	b003      	add	sp, #12
 8001400:	bd30      	pop	{r4, r5, pc}
    ret = MFXSTM32L152_ERROR;
 8001402:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 8001406:	e7fa      	b.n	80013fe <MFXSTM32L152_SetIrqOutPinType+0x3c>

08001408 <MFXSTM32L152_Init>:
{
 8001408:	b510      	push	{r4, lr}
  if(pObj->IsInitialized == 0U)
 800140a:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 800140e:	4604      	mov	r4, r0
  if(pObj->IsInitialized == 0U)
 8001410:	b99b      	cbnz	r3, 800143a <MFXSTM32L152_Init+0x32>
    pObj->IO.Init();
 8001412:	6803      	ldr	r3, [r0, #0]
 8001414:	4798      	blx	r3
    if(MFXSTM32L152_SetIrqOutPinPolarity(pObj, MFXSTM32L152_OUT_PIN_POLARITY_HIGH) != MFXSTM32L152_OK)
 8001416:	2102      	movs	r1, #2
 8001418:	4620      	mov	r0, r4
 800141a:	f7ff ffaf 	bl	800137c <MFXSTM32L152_SetIrqOutPinPolarity>
 800141e:	b110      	cbz	r0, 8001426 <MFXSTM32L152_Init+0x1e>
      ret = MFXSTM32L152_ERROR;
 8001420:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001424:	bd10      	pop	{r4, pc}
    else if(MFXSTM32L152_SetIrqOutPinType(pObj, MFXSTM32L152_OUT_PIN_TYPE_PUSHPULL) != MFXSTM32L152_OK)
 8001426:	2101      	movs	r1, #1
 8001428:	4620      	mov	r0, r4
 800142a:	f7ff ffca 	bl	80013c2 <MFXSTM32L152_SetIrqOutPinType>
 800142e:	2800      	cmp	r0, #0
 8001430:	d1f6      	bne.n	8001420 <MFXSTM32L152_Init+0x18>
      pObj->IsInitialized = 1U;
 8001432:	2301      	movs	r3, #1
 8001434:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8001438:	e7f4      	b.n	8001424 <MFXSTM32L152_Init+0x1c>
  int32_t ret = MFXSTM32L152_OK;
 800143a:	2000      	movs	r0, #0
  return ret;
 800143c:	e7f2      	b.n	8001424 <MFXSTM32L152_Init+0x1c>

0800143e <MFXSTM32L152_IO_InitPin>:
{
 800143e:	b508      	push	{r3, lr}
  if(MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_GPIO_DIR1, IO_Pin, Direction) != MFXSTM32L152_OK)
 8001440:	4613      	mov	r3, r2
 8001442:	460a      	mov	r2, r1
 8001444:	2160      	movs	r1, #96	; 0x60
 8001446:	f7ff fbd7 	bl	8000bf8 <MFXSTM32L152_reg24_setPinValue>
 800144a:	3000      	adds	r0, #0
 800144c:	bf18      	it	ne
 800144e:	2001      	movne	r0, #1
}
 8001450:	4240      	negs	r0, r0
 8001452:	bd08      	pop	{r3, pc}

08001454 <MFXSTM32L152_IO_SetIrqEvtMode>:
{
 8001454:	b508      	push	{r3, lr}
  if(MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_IRQ_GPI_EVT1, IO_Pin, Evt) != MFXSTM32L152_OK)
 8001456:	4613      	mov	r3, r2
 8001458:	460a      	mov	r2, r1
 800145a:	214c      	movs	r1, #76	; 0x4c
 800145c:	f7ff fbcc 	bl	8000bf8 <MFXSTM32L152_reg24_setPinValue>
 8001460:	3000      	adds	r0, #0
 8001462:	bf18      	it	ne
 8001464:	2001      	movne	r0, #1
}
 8001466:	4240      	negs	r0, r0
 8001468:	bd08      	pop	{r3, pc}

0800146a <MFXSTM32L152_IO_SetIrqTypeMode>:
{
 800146a:	b508      	push	{r3, lr}
  if(MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_IRQ_GPI_TYPE1, IO_Pin, Type) != MFXSTM32L152_OK)
 800146c:	4613      	mov	r3, r2
 800146e:	460a      	mov	r2, r1
 8001470:	2150      	movs	r1, #80	; 0x50
 8001472:	f7ff fbc1 	bl	8000bf8 <MFXSTM32L152_reg24_setPinValue>
 8001476:	3000      	adds	r0, #0
 8001478:	bf18      	it	ne
 800147a:	2001      	movne	r0, #1
}
 800147c:	4240      	negs	r0, r0
 800147e:	bd08      	pop	{r3, pc}

08001480 <MFXSTM32L152_IO_EnablePinIT>:
{
 8001480:	b508      	push	{r3, lr}
  if(MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_IRQ_GPI_SRC1, IO_Pin, 1) != MFXSTM32L152_OK)
 8001482:	460a      	mov	r2, r1
 8001484:	2301      	movs	r3, #1
 8001486:	2148      	movs	r1, #72	; 0x48
 8001488:	f7ff fbb6 	bl	8000bf8 <MFXSTM32L152_reg24_setPinValue>
 800148c:	3000      	adds	r0, #0
 800148e:	bf18      	it	ne
 8001490:	2001      	movne	r0, #1
}
 8001492:	4240      	negs	r0, r0
 8001494:	bd08      	pop	{r3, pc}

08001496 <MFXSTM32L152_IO_DisablePinIT>:
{
 8001496:	b508      	push	{r3, lr}
  if(MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_IRQ_GPI_SRC1, IO_Pin, 0) != MFXSTM32L152_OK)
 8001498:	460a      	mov	r2, r1
 800149a:	2300      	movs	r3, #0
 800149c:	2148      	movs	r1, #72	; 0x48
 800149e:	f7ff fbab 	bl	8000bf8 <MFXSTM32L152_reg24_setPinValue>
 80014a2:	3000      	adds	r0, #0
 80014a4:	bf18      	it	ne
 80014a6:	2001      	movne	r0, #1
}
 80014a8:	4240      	negs	r0, r0
 80014aa:	bd08      	pop	{r3, pc}

080014ac <MFXSTM32L152_IO_Init>:
  switch(IoInit->Mode)
 80014ac:	684b      	ldr	r3, [r1, #4]
{
 80014ae:	b570      	push	{r4, r5, r6, lr}
 80014b0:	4606      	mov	r6, r0
 80014b2:	460d      	mov	r5, r1
  switch(IoInit->Mode)
 80014b4:	2b08      	cmp	r3, #8
 80014b6:	d845      	bhi.n	8001544 <MFXSTM32L152_IO_Init+0x98>
 80014b8:	e8df f003 	tbb	[pc, r3]
 80014bc:	05050505 	.word	0x05050505
 80014c0:	41414105 	.word	0x41414105
 80014c4:	41          	.byte	0x41
 80014c5:	00          	.byte	0x00
    ret += MFXSTM32L152_IO_DisablePinIT(pObj, IoInit->Pin); /* first disable IT */
 80014c6:	6809      	ldr	r1, [r1, #0]
 80014c8:	f7ff ffe5 	bl	8001496 <MFXSTM32L152_IO_DisablePinIT>
    ret += MFXSTM32L152_IO_EnableIT(pObj); /* first enable IT */
 80014cc:	4604      	mov	r4, r0
    ret += MFXSTM32L152_IO_InitPin(pObj, IoInit->Pin, MFXSTM32L152_GPIO_DIR_IN);
 80014ce:	4630      	mov	r0, r6
  if((IoInit->Mode == MFXSTM32L152_GPIO_MODE_OUTPUT_PP) || (IoInit->Mode == MFXSTM32L152_GPIO_MODE_OUTPUT_OD))
 80014d0:	e9d5 1300 	ldrd	r1, r3, [r5]
 80014d4:	3b03      	subs	r3, #3
 80014d6:	2b01      	cmp	r3, #1
    ret += MFXSTM32L152_IO_InitPin(pObj, IoInit->Pin, MFXSTM32L152_GPIO_DIR_OUT);
 80014d8:	bf94      	ite	ls
 80014da:	2201      	movls	r2, #1
    ret += MFXSTM32L152_IO_InitPin(pObj, IoInit->Pin, MFXSTM32L152_GPIO_DIR_IN);
 80014dc:	2200      	movhi	r2, #0
 80014de:	f7ff ffae 	bl	800143e <MFXSTM32L152_IO_InitPin>
  switch(IoInit->Pull)
 80014e2:	68ab      	ldr	r3, [r5, #8]
    ret += MFXSTM32L152_IO_InitPin(pObj, IoInit->Pin, MFXSTM32L152_GPIO_DIR_IN);
 80014e4:	4404      	add	r4, r0
  switch(IoInit->Pull)
 80014e6:	b113      	cbz	r3, 80014ee <MFXSTM32L152_IO_Init+0x42>
 80014e8:	2b02      	cmp	r3, #2
 80014ea:	d806      	bhi.n	80014fa <MFXSTM32L152_IO_Init+0x4e>
    ret += MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IoInit->Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 80014ec:	2301      	movs	r3, #1
 80014ee:	682a      	ldr	r2, [r5, #0]
 80014f0:	2164      	movs	r1, #100	; 0x64
 80014f2:	4630      	mov	r0, r6
 80014f4:	f7ff fb80 	bl	8000bf8 <MFXSTM32L152_reg24_setPinValue>
 80014f8:	4404      	add	r4, r0
  if(IoInit->Mode == MFXSTM32L152_GPIO_MODE_OUTPUT_PP)
 80014fa:	686b      	ldr	r3, [r5, #4]
 80014fc:	2b04      	cmp	r3, #4
 80014fe:	d106      	bne.n	800150e <MFXSTM32L152_IO_Init+0x62>
    ret += MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IoInit->Pin, MFXSTM32L152_GPO_PUSH_PULL);
 8001500:	2300      	movs	r3, #0
 8001502:	682a      	ldr	r2, [r5, #0]
 8001504:	2164      	movs	r1, #100	; 0x64
 8001506:	4630      	mov	r0, r6
 8001508:	f7ff fb76 	bl	8000bf8 <MFXSTM32L152_reg24_setPinValue>
 800150c:	4404      	add	r4, r0
  if(IoInit->Mode == MFXSTM32L152_GPIO_MODE_OUTPUT_OD)
 800150e:	686b      	ldr	r3, [r5, #4]
 8001510:	2b03      	cmp	r3, #3
 8001512:	d106      	bne.n	8001522 <MFXSTM32L152_IO_Init+0x76>
    ret += MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IoInit->Pin, MFXSTM32L152_GPO_OPEN_DRAIN);
 8001514:	2301      	movs	r3, #1
 8001516:	682a      	ldr	r2, [r5, #0]
 8001518:	2164      	movs	r1, #100	; 0x64
 800151a:	4630      	mov	r0, r6
 800151c:	f7ff fb6c 	bl	8000bf8 <MFXSTM32L152_reg24_setPinValue>
 8001520:	4404      	add	r4, r0
  switch(IoInit->Pull)
 8001522:	68ab      	ldr	r3, [r5, #8]
 8001524:	2b01      	cmp	r3, #1
 8001526:	d01d      	beq.n	8001564 <MFXSTM32L152_IO_Init+0xb8>
 8001528:	d30e      	bcc.n	8001548 <MFXSTM32L152_IO_Init+0x9c>
 800152a:	2b02      	cmp	r3, #2
 800152c:	d019      	beq.n	8001562 <MFXSTM32L152_IO_Init+0xb6>
  switch(IoInit->Mode)
 800152e:	686b      	ldr	r3, [r5, #4]
 8001530:	3b05      	subs	r3, #5
 8001532:	2b03      	cmp	r3, #3
 8001534:	d829      	bhi.n	800158a <MFXSTM32L152_IO_Init+0xde>
 8001536:	e8df f003 	tbb	[pc, r3]
 800153a:	2d17      	.short	0x2d17
 800153c:	3537      	.short	0x3537
    ret += MFXSTM32L152_IO_EnableIT(pObj); /* first enable IT */
 800153e:	f7ff fe6d 	bl	800121c <MFXSTM32L152_IO_EnableIT>
 8001542:	e7c3      	b.n	80014cc <MFXSTM32L152_IO_Init+0x20>
  int32_t ret = MFXSTM32L152_OK;
 8001544:	2400      	movs	r4, #0
 8001546:	e7c2      	b.n	80014ce <MFXSTM32L152_IO_Init+0x22>
    if((IoInit->Mode == MFXSTM32L152_GPIO_MODE_INPUT) || (IoInit->Mode == MFXSTM32L152_GPIO_MODE_ANALOG))
 8001548:	e9d5 2300 	ldrd	r2, r3, [r5]
 800154c:	3b01      	subs	r3, #1
 800154e:	2b01      	cmp	r3, #1
      ret += MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IoInit->Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8001550:	bf94      	ite	ls
 8001552:	2300      	movls	r3, #0
      ret += MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IoInit->Pin, MFXSTM32L152_GPIO_PULL_UP);
 8001554:	2301      	movhi	r3, #1
    ret += MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IoInit->Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8001556:	2168      	movs	r1, #104	; 0x68
 8001558:	4630      	mov	r0, r6
 800155a:	f7ff fb4d 	bl	8000bf8 <MFXSTM32L152_reg24_setPinValue>
 800155e:	4404      	add	r4, r0
    break;
 8001560:	e7e5      	b.n	800152e <MFXSTM32L152_IO_Init+0x82>
    ret += MFXSTM32L152_reg24_setPinValue(pObj, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IoInit->Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8001562:	2300      	movs	r3, #0
 8001564:	682a      	ldr	r2, [r5, #0]
 8001566:	e7f6      	b.n	8001556 <MFXSTM32L152_IO_Init+0xaa>
    ret += MFXSTM32L152_IO_SetIrqEvtMode(pObj, IoInit->Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 8001568:	2201      	movs	r2, #1
    ret += MFXSTM32L152_IO_SetIrqEvtMode(pObj, IoInit->Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 800156a:	6829      	ldr	r1, [r5, #0]
 800156c:	4630      	mov	r0, r6
 800156e:	f7ff ff71 	bl	8001454 <MFXSTM32L152_IO_SetIrqEvtMode>
    ret += MFXSTM32L152_IO_SetIrqTypeMode(pObj, IoInit->Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 8001572:	2201      	movs	r2, #1
    ret += MFXSTM32L152_IO_SetIrqEvtMode(pObj, IoInit->Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 8001574:	4404      	add	r4, r0
    ret += MFXSTM32L152_IO_SetIrqTypeMode(pObj, IoInit->Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 8001576:	6829      	ldr	r1, [r5, #0]
 8001578:	4630      	mov	r0, r6
 800157a:	f7ff ff76 	bl	800146a <MFXSTM32L152_IO_SetIrqTypeMode>
 800157e:	4404      	add	r4, r0
    ret += MFXSTM32L152_IO_EnablePinIT(pObj, IoInit->Pin);  /* last to do: enable IT */
 8001580:	6829      	ldr	r1, [r5, #0]
 8001582:	4630      	mov	r0, r6
 8001584:	f7ff ff7c 	bl	8001480 <MFXSTM32L152_IO_EnablePinIT>
 8001588:	4404      	add	r4, r0
  if(ret != MFXSTM32L152_OK)
 800158a:	1c20      	adds	r0, r4, #0
 800158c:	bf18      	it	ne
 800158e:	2001      	movne	r0, #1
}
 8001590:	4240      	negs	r0, r0
 8001592:	bd70      	pop	{r4, r5, r6, pc}
    ret += MFXSTM32L152_IO_SetIrqEvtMode(pObj, IoInit->Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 8001594:	2201      	movs	r2, #1
    ret += MFXSTM32L152_IO_SetIrqEvtMode(pObj, IoInit->Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 8001596:	6829      	ldr	r1, [r5, #0]
 8001598:	4630      	mov	r0, r6
 800159a:	f7ff ff5b 	bl	8001454 <MFXSTM32L152_IO_SetIrqEvtMode>
    ret += MFXSTM32L152_IO_SetIrqTypeMode(pObj, IoInit->Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 800159e:	2200      	movs	r2, #0
    ret += MFXSTM32L152_IO_SetIrqEvtMode(pObj, IoInit->Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 80015a0:	4404      	add	r4, r0
 80015a2:	e7e8      	b.n	8001576 <MFXSTM32L152_IO_Init+0xca>
    ret += MFXSTM32L152_IO_SetIrqEvtMode(pObj, IoInit->Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 80015a4:	2200      	movs	r2, #0
 80015a6:	e7e0      	b.n	800156a <MFXSTM32L152_IO_Init+0xbe>
    ret += MFXSTM32L152_IO_SetIrqEvtMode(pObj, IoInit->Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 80015a8:	2200      	movs	r2, #0
 80015aa:	e7f4      	b.n	8001596 <MFXSTM32L152_IO_Init+0xea>

080015ac <MFXSTM32L152_RegisterBusIO>:
  if (pObj == NULL)
 80015ac:	b190      	cbz	r0, 80015d4 <MFXSTM32L152_RegisterBusIO+0x28>
    pObj->IO.DeInit    = pIO->DeInit;
 80015ae:	684a      	ldr	r2, [r1, #4]
    pObj->IO.Init      = pIO->Init;
 80015b0:	680b      	ldr	r3, [r1, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 80015b2:	6042      	str	r2, [r0, #4]
    pObj->IO.Address   = pIO->Address;
 80015b4:	890a      	ldrh	r2, [r1, #8]
    pObj->IO.Init      = pIO->Init;
 80015b6:	6003      	str	r3, [r0, #0]
    pObj->IO.Address   = pIO->Address;
 80015b8:	8102      	strh	r2, [r0, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 80015ba:	68ca      	ldr	r2, [r1, #12]
 80015bc:	60c2      	str	r2, [r0, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 80015be:	690a      	ldr	r2, [r1, #16]
 80015c0:	6102      	str	r2, [r0, #16]
    pObj->IO.GetTick   = pIO->GetTick;
 80015c2:	694a      	ldr	r2, [r1, #20]
    pObj->Ctx.handle   = pObj;
 80015c4:	6200      	str	r0, [r0, #32]
    pObj->IO.GetTick   = pIO->GetTick;
 80015c6:	6142      	str	r2, [r0, #20]
    pObj->Ctx.ReadReg  = MFXSTM32L152_ReadRegWrap;
 80015c8:	4a04      	ldr	r2, [pc, #16]	; (80015dc <MFXSTM32L152_RegisterBusIO+0x30>)
 80015ca:	61c2      	str	r2, [r0, #28]
    pObj->Ctx.WriteReg = MFXSTM32L152_WriteRegWrap;
 80015cc:	4a04      	ldr	r2, [pc, #16]	; (80015e0 <MFXSTM32L152_RegisterBusIO+0x34>)
 80015ce:	6182      	str	r2, [r0, #24]
    if(pObj->IO.Init != NULL)
 80015d0:	b103      	cbz	r3, 80015d4 <MFXSTM32L152_RegisterBusIO+0x28>
      ret = pObj->IO.Init();
 80015d2:	4718      	bx	r3
}
 80015d4:	f04f 30ff 	mov.w	r0, #4294967295
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop
 80015dc:	08000a5d 	.word	0x08000a5d
 80015e0:	08000a6b 	.word	0x08000a6b

080015e4 <mfxstm32l152_read_reg>:
*                 I2C or SPI reading functions
* Input         : Register Address, length of buffer
* Output        : Data Read
*******************************************************************************/
int32_t mfxstm32l152_read_reg(mfxstm32l152_ctx_t *ctx, uint16_t reg, uint8_t* data, uint16_t length)
{
 80015e4:	b410      	push	{r4}
  return ctx->ReadReg(ctx->handle, reg, data, length);
 80015e6:	e9d0 4001 	ldrd	r4, r0, [r0, #4]
 80015ea:	46a4      	mov	ip, r4
}
 80015ec:	f85d 4b04 	ldr.w	r4, [sp], #4
  return ctx->ReadReg(ctx->handle, reg, data, length);
 80015f0:	4760      	bx	ip

080015f2 <mfxstm32l152_write_reg>:
*                 I2C or SPI writing function
* Input         : Register Address, Data to be written, length of buffer
* Output        : None
*******************************************************************************/
int32_t mfxstm32l152_write_reg(mfxstm32l152_ctx_t *ctx, uint16_t reg, uint8_t* data, uint16_t length)
{
 80015f2:	b410      	push	{r4}
  return ctx->WriteReg(ctx->handle, reg, data, length);
 80015f4:	6804      	ldr	r4, [r0, #0]
 80015f6:	6880      	ldr	r0, [r0, #8]
 80015f8:	46a4      	mov	ip, r4
}
 80015fa:	f85d 4b04 	ldr.w	r4, [sp], #4
  return ctx->WriteReg(ctx->handle, reg, data, length);
 80015fe:	4760      	bx	ip

08001600 <TS3510_GetCapabilities>:
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  /* Store component's capabilities */
  Capabilities->MultiTouch = 0;
  Capabilities->Gesture    = 0;
 8001600:	2301      	movs	r3, #1
  Capabilities->MultiTouch = 0;
 8001602:	2000      	movs	r0, #0
  Capabilities->Gesture    = 0;
 8001604:	708b      	strb	r3, [r1, #2]
  Capabilities->MaxTouch   = TS3510_MAX_NB_TOUCH;
  Capabilities->MaxXl      = TS3510_MAX_X_LENGTH;
 8001606:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  Capabilities->MultiTouch = 0;
 800160a:	8008      	strh	r0, [r1, #0]
  Capabilities->MaxYl      = TS3510_MAX_Y_LENGTH;
 800160c:	e9c1 3301 	strd	r3, r3, [r1, #4]
  
  return TS3510_OK;
}
 8001610:	4770      	bx	lr

08001612 <TS3510_Init>:
  *         from MCU to TS3510 : ie I2C channel initialization (if required).
  * @param  pObj Component object pointer
  * @retval Component status
  */
int32_t TS3510_Init(TS3510_Object_t *pObj)
{
 8001612:	b510      	push	{r4, lr}
  int32_t ret = TS3510_OK;
  
  if(pObj->IsInitialized == 0U)
 8001614:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8001618:	4604      	mov	r4, r0
  if(pObj->IsInitialized == 0U)
 800161a:	b933      	cbnz	r3, 800162a <TS3510_Init+0x18>
  {    
    /* Initialize IO BUS layer */
    if(pObj->IO.Init() != TS3510_OK)
 800161c:	6803      	ldr	r3, [r0, #0]
 800161e:	4798      	blx	r3
 8001620:	b928      	cbnz	r0, 800162e <TS3510_Init+0x1c>
    {
      ret = TS3510_ERROR;
    }
    else
    {
      pObj->IsInitialized = 1;
 8001622:	2301      	movs	r3, #1
 8001624:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    }
  }
  
  return ret;
}
 8001628:	bd10      	pop	{r4, pc}
  int32_t ret = TS3510_OK;
 800162a:	2000      	movs	r0, #0
 800162c:	e7fc      	b.n	8001628 <TS3510_Init+0x16>
      ret = TS3510_ERROR;
 800162e:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 8001632:	e7f9      	b.n	8001628 <TS3510_Init+0x16>

08001634 <TS3510_DeInit>:
  *         from MCU to TS3510 : ie I2C channel initialization (if required).
  * @param  pObj Component object pointer
  * @retval Component status
  */
int32_t TS3510_DeInit(TS3510_Object_t *pObj)
{
 8001634:	b510      	push	{r4, lr}
  int32_t ret = TS3510_OK;
  
  if(pObj->IsInitialized == 1U)
 8001636:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 800163a:	4604      	mov	r4, r0
  if(pObj->IsInitialized == 1U)
 800163c:	2b01      	cmp	r3, #1
 800163e:	d105      	bne.n	800164c <TS3510_DeInit+0x18>
  {
    if(pObj->IO.DeInit() != TS3510_OK)
 8001640:	6843      	ldr	r3, [r0, #4]
 8001642:	4798      	blx	r3
 8001644:	b920      	cbnz	r0, 8001650 <TS3510_DeInit+0x1c>
    {
      ret = TS3510_ERROR;
    }
    else
    {
      pObj->IsInitialized = 0;
 8001646:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
    }
  }
  
  return ret;
}
 800164a:	bd10      	pop	{r4, pc}
  int32_t ret = TS3510_OK;
 800164c:	2000      	movs	r0, #0
 800164e:	e7fc      	b.n	800164a <TS3510_DeInit+0x16>
      ret = TS3510_ERROR;
 8001650:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 8001654:	e7f9      	b.n	800164a <TS3510_DeInit+0x16>

08001656 <TS3510_GestureConfig>:
  */
int32_t TS3510_GestureConfig(TS3510_Object_t *pObj, TS3510_Gesture_Init_t *GestureInit)
{
  /* Feature not supported */
  return TS3510_ERROR;  
}
 8001656:	f04f 30ff 	mov.w	r0, #4294967295
 800165a:	4770      	bx	lr

0800165c <TS3510_EnableIT>:
  */
int32_t TS3510_EnableIT(TS3510_Object_t *pObj)
{
  /* Feature not supported */
  return TS3510_ERROR;
}
 800165c:	f04f 30ff 	mov.w	r0, #4294967295
 8001660:	4770      	bx	lr

08001662 <ReadRegWrap>:
  * @param  pData The target register value to be read
  * @param  Length buffer size to be read
  * @retval Component status.
  */
static int32_t ReadRegWrap(void *handle, uint8_t Reg, uint8_t* pData, uint16_t Length)
{
 8001662:	b410      	push	{r4}
  TS3510_Object_t *pObj = (TS3510_Object_t *)handle;

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8001664:	6904      	ldr	r4, [r0, #16]
 8001666:	8900      	ldrh	r0, [r0, #8]
 8001668:	46a4      	mov	ip, r4
}
 800166a:	f85d 4b04 	ldr.w	r4, [sp], #4
  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 800166e:	4760      	bx	ip

08001670 <WriteRegWrap>:
  * @param  pData The target register value to be written
  * @param  Length buffer size to be written
  * @retval Component status.
  */
static int32_t WriteRegWrap(void *handle, uint8_t Reg, uint8_t* pData, uint16_t Length)
{
 8001670:	b410      	push	{r4}
  TS3510_Object_t *pObj = (TS3510_Object_t *)handle;

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8001672:	68c4      	ldr	r4, [r0, #12]
 8001674:	8900      	ldrh	r0, [r0, #8]
 8001676:	46a4      	mov	ip, r4
}
 8001678:	f85d 4b04 	ldr.w	r4, [sp], #4
  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 800167c:	4760      	bx	ip
	...

08001680 <TS3510_ReadID>:
  uint8_t aTmpBuffer[2] = {TS3510_READ_CMD, TS3510_WRITE_CMD};
 8001680:	4b0f      	ldr	r3, [pc, #60]	; (80016c0 <TS3510_ReadID+0x40>)
{
 8001682:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint8_t aTmpBuffer[2] = {TS3510_READ_CMD, TS3510_WRITE_CMD};
 8001684:	881b      	ldrh	r3, [r3, #0]
  if(ts3510_write_reg(&pObj->Ctx, TS3510_READ_BLOCK_REG, aTmpBuffer, 2) != TS3510_OK)
 8001686:	f100 0418 	add.w	r4, r0, #24
{
 800168a:	460d      	mov	r5, r1
  if(ts3510_write_reg(&pObj->Ctx, TS3510_READ_BLOCK_REG, aTmpBuffer, 2) != TS3510_OK)
 800168c:	aa01      	add	r2, sp, #4
  uint8_t aTmpBuffer[2] = {TS3510_READ_CMD, TS3510_WRITE_CMD};
 800168e:	f8ad 3004 	strh.w	r3, [sp, #4]
  if(ts3510_write_reg(&pObj->Ctx, TS3510_READ_BLOCK_REG, aTmpBuffer, 2) != TS3510_OK)
 8001692:	218a      	movs	r1, #138	; 0x8a
 8001694:	2302      	movs	r3, #2
 8001696:	4620      	mov	r0, r4
 8001698:	f000 f8a7 	bl	80017ea <ts3510_write_reg>
 800169c:	b118      	cbz	r0, 80016a6 <TS3510_ReadID+0x26>
    ret = TS3510_ERROR;
 800169e:	f04f 30ff 	mov.w	r0, #4294967295
}
 80016a2:	b003      	add	sp, #12
 80016a4:	bd30      	pop	{r4, r5, pc}
  else if(ts3510_read_reg(&pObj->Ctx, TS3510_READ_BLOCK_REG, &data, 1) != TS3510_OK)
 80016a6:	2301      	movs	r3, #1
 80016a8:	f10d 0203 	add.w	r2, sp, #3
 80016ac:	218a      	movs	r1, #138	; 0x8a
 80016ae:	4620      	mov	r0, r4
 80016b0:	f000 f894 	bl	80017dc <ts3510_read_reg>
 80016b4:	2800      	cmp	r0, #0
 80016b6:	d1f2      	bne.n	800169e <TS3510_ReadID+0x1e>
    *Id = TS3510_ID;
 80016b8:	f243 5310 	movw	r3, #13584	; 0x3510
 80016bc:	602b      	str	r3, [r5, #0]
  return ret;     
 80016be:	e7f0      	b.n	80016a2 <TS3510_ReadID+0x22>
 80016c0:	080071d8 	.word	0x080071d8

080016c4 <TS3510_GetState>:
  uint8_t aTmpBuffer[2] = {TS3510_READ_CMD, TS3510_WRITE_CMD};
 80016c4:	4b2e      	ldr	r3, [pc, #184]	; (8001780 <TS3510_GetState+0xbc>)
{
 80016c6:	b530      	push	{r4, r5, lr}
  uint8_t aTmpBuffer[2] = {TS3510_READ_CMD, TS3510_WRITE_CMD};
 80016c8:	881b      	ldrh	r3, [r3, #0]
{
 80016ca:	b087      	sub	sp, #28
  if(ts3510_write_reg(&pObj->Ctx, TS3510_SEND_CMD_REG, aTmpBuffer, 2) != TS3510_OK)
 80016cc:	f100 0518 	add.w	r5, r0, #24
{
 80016d0:	460c      	mov	r4, r1
  uint8_t aTmpBuffer[2] = {TS3510_READ_CMD, TS3510_WRITE_CMD};
 80016d2:	f8ad 3004 	strh.w	r3, [sp, #4]
  if(ts3510_write_reg(&pObj->Ctx, TS3510_SEND_CMD_REG, aTmpBuffer, 2) != TS3510_OK)
 80016d6:	aa02      	add	r2, sp, #8
  uint8_t aTmpBuffer[2] = {TS3510_READ_CMD, TS3510_WRITE_CMD};
 80016d8:	f8ad 3008 	strh.w	r3, [sp, #8]
  if(ts3510_write_reg(&pObj->Ctx, TS3510_SEND_CMD_REG, aTmpBuffer, 2) != TS3510_OK)
 80016dc:	2100      	movs	r1, #0
 80016de:	2302      	movs	r3, #2
 80016e0:	4628      	mov	r0, r5
 80016e2:	f000 f882 	bl	80017ea <ts3510_write_reg>
 80016e6:	b178      	cbz	r0, 8001708 <TS3510_GetState+0x44>
    ret = TS3510_ERROR;
 80016e8:	f04f 33ff 	mov.w	r3, #4294967295
  if(State->TouchDetected == 1U)
 80016ec:	2b01      	cmp	r3, #1
  State->TouchDetected = (uint32_t)TS3510_DetectTouch(pObj);
 80016ee:	6023      	str	r3, [r4, #0]
  if(State->TouchDetected == 1U)
 80016f0:	d143      	bne.n	800177a <TS3510_GetState+0xb6>
    if(ts3510_write_reg(&pObj->Ctx, TS3510_SEND_CMD_REG, aTmpBuffer, 2) != TS3510_OK)
 80016f2:	2302      	movs	r3, #2
 80016f4:	aa01      	add	r2, sp, #4
 80016f6:	2100      	movs	r1, #0
 80016f8:	4628      	mov	r0, r5
 80016fa:	f000 f876 	bl	80017ea <ts3510_write_reg>
 80016fe:	b1f8      	cbz	r0, 8001740 <TS3510_GetState+0x7c>
      ret = TS3510_ERROR;
 8001700:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001704:	b007      	add	sp, #28
 8001706:	bd30      	pop	{r4, r5, pc}
  else if(ts3510_read_reg(&pObj->Ctx, TS3510_READ_BLOCK_REG, pData, 11) != TS3510_OK)
 8001708:	230b      	movs	r3, #11
 800170a:	aa03      	add	r2, sp, #12
 800170c:	218a      	movs	r1, #138	; 0x8a
 800170e:	4628      	mov	r0, r5
 8001710:	f000 f864 	bl	80017dc <ts3510_read_reg>
 8001714:	2800      	cmp	r0, #0
 8001716:	d1e7      	bne.n	80016e8 <TS3510_GetState+0x24>
    if((pData[1] == 0xFF) && (pData[2] == 0xFF) && (pData[3] == 0xFF) && (pData[4] == 0xFF))
 8001718:	f89d 300d 	ldrb.w	r3, [sp, #13]
 800171c:	2bff      	cmp	r3, #255	; 0xff
 800171e:	d10d      	bne.n	800173c <TS3510_GetState+0x78>
 8001720:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8001724:	2bff      	cmp	r3, #255	; 0xff
 8001726:	d109      	bne.n	800173c <TS3510_GetState+0x78>
 8001728:	f89d 300f 	ldrb.w	r3, [sp, #15]
 800172c:	2bff      	cmp	r3, #255	; 0xff
 800172e:	d105      	bne.n	800173c <TS3510_GetState+0x78>
 8001730:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8001734:	3bff      	subs	r3, #255	; 0xff
 8001736:	bf18      	it	ne
 8001738:	2301      	movne	r3, #1
 800173a:	e7d7      	b.n	80016ec <TS3510_GetState+0x28>
      ret = 1;
 800173c:	2301      	movs	r3, #1
 800173e:	e7d5      	b.n	80016ec <TS3510_GetState+0x28>
    else if(ts3510_read_reg(&pObj->Ctx, TS3510_READ_BLOCK_REG, pData, 11) != TS3510_OK)
 8001740:	230b      	movs	r3, #11
 8001742:	aa03      	add	r2, sp, #12
 8001744:	218a      	movs	r1, #138	; 0x8a
 8001746:	4628      	mov	r0, r5
 8001748:	f000 f848 	bl	80017dc <ts3510_read_reg>
 800174c:	2800      	cmp	r0, #0
 800174e:	d1d7      	bne.n	8001700 <TS3510_GetState+0x3c>
      State->TouchX = (((pData[1] << 8) | pData[2]) << 12) / 640;
 8001750:	f8bd 300d 	ldrh.w	r3, [sp, #13]
 8001754:	f44f 7220 	mov.w	r2, #640	; 0x280
 8001758:	ba5b      	rev16	r3, r3
 800175a:	b29b      	uxth	r3, r3
 800175c:	031b      	lsls	r3, r3, #12
 800175e:	fb93 f3f2 	sdiv	r3, r3, r2
 8001762:	6063      	str	r3, [r4, #4]
      State->TouchY = (((pData[3] << 8) | pData[4]) << 12) / 480;
 8001764:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001768:	f8bd 300f 	ldrh.w	r3, [sp, #15]
 800176c:	ba5b      	rev16	r3, r3
 800176e:	b29b      	uxth	r3, r3
 8001770:	031b      	lsls	r3, r3, #12
 8001772:	fb93 f3f2 	sdiv	r3, r3, r2
 8001776:	60a3      	str	r3, [r4, #8]
 8001778:	e7c4      	b.n	8001704 <TS3510_GetState+0x40>
  int32_t ret = TS3510_OK;
 800177a:	2000      	movs	r0, #0
  return ret;
 800177c:	e7c2      	b.n	8001704 <TS3510_GetState+0x40>
 800177e:	bf00      	nop
 8001780:	080071d8 	.word	0x080071d8

08001784 <TS3510_ClearIT>:
 8001784:	f04f 30ff 	mov.w	r0, #4294967295
 8001788:	4770      	bx	lr

0800178a <TS3510_GetMultiTouchState>:
 800178a:	f04f 30ff 	mov.w	r0, #4294967295
 800178e:	4770      	bx	lr

08001790 <TS3510_GetGesture>:
 8001790:	f04f 30ff 	mov.w	r0, #4294967295
 8001794:	4770      	bx	lr

08001796 <TS3510_DisableIT>:
 8001796:	f04f 30ff 	mov.w	r0, #4294967295
 800179a:	4770      	bx	lr

0800179c <TS3510_ITStatus>:
 800179c:	f04f 30ff 	mov.w	r0, #4294967295
 80017a0:	4770      	bx	lr
	...

080017a4 <TS3510_RegisterBusIO>:
  if (pObj == NULL)
 80017a4:	b190      	cbz	r0, 80017cc <TS3510_RegisterBusIO+0x28>
    pObj->IO.DeInit    = pIO->DeInit;
 80017a6:	684a      	ldr	r2, [r1, #4]
    pObj->IO.Init      = pIO->Init;
 80017a8:	680b      	ldr	r3, [r1, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 80017aa:	6042      	str	r2, [r0, #4]
    pObj->IO.Address   = pIO->Address;
 80017ac:	890a      	ldrh	r2, [r1, #8]
    pObj->IO.Init      = pIO->Init;
 80017ae:	6003      	str	r3, [r0, #0]
    pObj->IO.Address   = pIO->Address;
 80017b0:	8102      	strh	r2, [r0, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 80017b2:	68ca      	ldr	r2, [r1, #12]
 80017b4:	60c2      	str	r2, [r0, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 80017b6:	690a      	ldr	r2, [r1, #16]
 80017b8:	6102      	str	r2, [r0, #16]
    pObj->IO.GetTick   = pIO->GetTick;
 80017ba:	694a      	ldr	r2, [r1, #20]
    pObj->Ctx.handle   = pObj;
 80017bc:	6200      	str	r0, [r0, #32]
    pObj->IO.GetTick   = pIO->GetTick;
 80017be:	6142      	str	r2, [r0, #20]
    pObj->Ctx.ReadReg  = ReadRegWrap;
 80017c0:	4a04      	ldr	r2, [pc, #16]	; (80017d4 <TS3510_RegisterBusIO+0x30>)
 80017c2:	61c2      	str	r2, [r0, #28]
    pObj->Ctx.WriteReg = WriteRegWrap;
 80017c4:	4a04      	ldr	r2, [pc, #16]	; (80017d8 <TS3510_RegisterBusIO+0x34>)
 80017c6:	6182      	str	r2, [r0, #24]
    if(pObj->IO.Init != NULL)
 80017c8:	b103      	cbz	r3, 80017cc <TS3510_RegisterBusIO+0x28>
      ret = pObj->IO.Init();
 80017ca:	4718      	bx	r3
}
 80017cc:	f04f 30ff 	mov.w	r0, #4294967295
 80017d0:	4770      	bx	lr
 80017d2:	bf00      	nop
 80017d4:	08001663 	.word	0x08001663
 80017d8:	08001671 	.word	0x08001671

080017dc <ts3510_read_reg>:
  * @param  pdata Pointer to data buffer
  * @param  length Number of data to read  
  * @retval Component status
  */
int32_t ts3510_read_reg(ts3510_ctx_t *ctx, uint8_t reg, uint8_t* pdata, uint16_t length)
{
 80017dc:	b410      	push	{r4}
  return ctx->ReadReg(ctx->handle, reg, pdata, length);
 80017de:	e9d0 4001 	ldrd	r4, r0, [r0, #4]
 80017e2:	46a4      	mov	ip, r4
}
 80017e4:	f85d 4b04 	ldr.w	r4, [sp], #4
  return ctx->ReadReg(ctx->handle, reg, pdata, length);
 80017e8:	4760      	bx	ip

080017ea <ts3510_write_reg>:
  * @param  pdata Pointer to data buffer
  * @param  length Number of data to write  
  * @retval Component status
  */
int32_t ts3510_write_reg(ts3510_ctx_t *ctx, uint8_t reg, uint8_t *pdata, uint16_t length)
{
 80017ea:	b410      	push	{r4}
  return ctx->WriteReg(ctx->handle, reg, pdata, length);
 80017ec:	6804      	ldr	r4, [r0, #0]
 80017ee:	6880      	ldr	r0, [r0, #8]
 80017f0:	46a4      	mov	ip, r4
}
 80017f2:	f85d 4b04 	ldr.w	r4, [sp], #4
  return ctx->WriteReg(ctx->handle, reg, pdata, length);
 80017f6:	4760      	bx	ip

080017f8 <BSP_LED_Init>:
  *            @arg  LED3
  *            @arg  LED4
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80017f8:	4927      	ldr	r1, [pc, #156]	; (8001898 <BSP_LED_Init+0xa0>)
 80017fa:	b570      	push	{r4, r5, r6, lr}
 80017fc:	f851 5020 	ldr.w	r5, [r1, r0, lsl #2]
 8001800:	b088      	sub	sp, #32
  int32_t ret = BSP_ERROR_NONE;
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led == LED1) || (Led == LED3))
 8001802:	b1a8      	cbz	r0, 8001830 <BSP_LED_Init+0x38>
 8001804:	2802      	cmp	r0, #2
 8001806:	d035      	beq.n	8001874 <BSP_LED_Init+0x7c>
#if (USE_BSP_IO_CLASS > 0)
    BSP_IO_Init_t io_init_structure;

    io_init_structure.Pin  = LED_PIN[Led];
    io_init_structure.Pull = IO_PULLUP;
    io_init_structure.Mode = IO_MODE_OUTPUT_PP;
 8001808:	2304      	movs	r3, #4
 800180a:	2401      	movs	r4, #1
    /* Initialize MFX   */
    if(BSP_IO_Init(0, &io_init_structure) != BSP_ERROR_NONE)
 800180c:	a903      	add	r1, sp, #12
 800180e:	2000      	movs	r0, #0
    io_init_structure.Pin  = LED_PIN[Led];
 8001810:	9503      	str	r5, [sp, #12]
    io_init_structure.Mode = IO_MODE_OUTPUT_PP;
 8001812:	e9cd 3404 	strd	r3, r4, [sp, #16]
    if(BSP_IO_Init(0, &io_init_structure) != BSP_ERROR_NONE)
 8001816:	f000 faf7 	bl	8001e08 <BSP_IO_Init>
 800181a:	2800      	cmp	r0, #0
 800181c:	d138      	bne.n	8001890 <BSP_LED_Init+0x98>
    {
      ret = BSP_ERROR_NO_INIT;
    }
    else
    {
      if(BSP_IO_WritePin(0, LED_PIN[Led], IO_PIN_SET) != BSP_ERROR_NONE)
 800181e:	4622      	mov	r2, r4
 8001820:	4629      	mov	r1, r5
 8001822:	f000 fa8b 	bl	8001d3c <BSP_IO_WritePin>
 8001826:	3000      	adds	r0, #0
 8001828:	bf18      	it	ne
 800182a:	2001      	movne	r0, #1
 800182c:	4240      	negs	r0, r0
 800182e:	e01f      	b.n	8001870 <BSP_LED_Init+0x78>
      LED1_GPIO_CLK_ENABLE();
 8001830:	4b1a      	ldr	r3, [pc, #104]	; (800189c <BSP_LED_Init+0xa4>)
 8001832:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001836:	f042 0220 	orr.w	r2, r2, #32
 800183a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800183e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001842:	f003 0320 	and.w	r3, r3, #32
 8001846:	9301      	str	r3, [sp, #4]
 8001848:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(LED_PORT [Led], &gpio_init_structure);
 800184a:	eb01 0080 	add.w	r0, r1, r0, lsl #2
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800184e:	2302      	movs	r3, #2
    gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 8001850:	2401      	movs	r4, #1
    HAL_GPIO_Init(LED_PORT [Led], &gpio_init_structure);
 8001852:	a903      	add	r1, sp, #12
 8001854:	6906      	ldr	r6, [r0, #16]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001856:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(LED_PORT [Led], &gpio_init_structure);
 8001858:	4630      	mov	r0, r6
    gpio_init_structure.Pin = LED_PIN [Led];
 800185a:	9503      	str	r5, [sp, #12]
    gpio_init_structure.Pull = GPIO_PULLUP;
 800185c:	e9cd 4404 	strd	r4, r4, [sp, #16]
    HAL_GPIO_Init(LED_PORT [Led], &gpio_init_structure);
 8001860:	f001 fc28 	bl	80030b4 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN[Led], GPIO_PIN_SET);
 8001864:	4630      	mov	r0, r6
 8001866:	4622      	mov	r2, r4
 8001868:	b2a9      	uxth	r1, r5
 800186a:	f001 fdb1 	bl	80033d0 <HAL_GPIO_WritePin>
  int32_t ret = BSP_ERROR_NONE;
 800186e:	2000      	movs	r0, #0
    }
#endif /* (USE_BSP_IO_CLASS > 0)   */
  }

  return ret;
}
 8001870:	b008      	add	sp, #32
 8001872:	bd70      	pop	{r4, r5, r6, pc}
      LED3_GPIO_CLK_ENABLE();
 8001874:	4b09      	ldr	r3, [pc, #36]	; (800189c <BSP_LED_Init+0xa4>)
 8001876:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800187a:	f042 0201 	orr.w	r2, r2, #1
 800187e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8001882:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001886:	f003 0301 	and.w	r3, r3, #1
 800188a:	9302      	str	r3, [sp, #8]
 800188c:	9b02      	ldr	r3, [sp, #8]
 800188e:	e7dc      	b.n	800184a <BSP_LED_Init+0x52>
      ret = BSP_ERROR_NO_INIT;
 8001890:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 8001894:	e7ec      	b.n	8001870 <BSP_LED_Init+0x78>
 8001896:	bf00      	nop
 8001898:	080071dc 	.word	0x080071dc
 800189c:	58024400 	.word	0x58024400

080018a0 <BSP_LED_On>:
  *            @arg  LED3
  *            @arg  LED4
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 80018a0:	b510      	push	{r4, lr}
 80018a2:	4b0a      	ldr	r3, [pc, #40]	; (80018cc <BSP_LED_On+0x2c>)
int32_t ret = BSP_ERROR_NONE;

if((Led == LED1)||(Led == LED3))
 80018a4:	f010 04fd 	ands.w	r4, r0, #253	; 0xfd
 80018a8:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
 80018ac:	d005      	beq.n	80018ba <BSP_LED_On+0x1a>
HAL_GPIO_WritePin (LED_PORT [Led], (uint16_t)LED_PIN [Led], GPIO_PIN_RESET);
}
else
{
#if (USE_BSP_IO_CLASS > 0)
ret = BSP_IO_WritePin(0, LED_PIN[Led], IO_PIN_RESET);
 80018ae:	2200      	movs	r2, #0
#endif /* (USE_BSP_IO_CLASS > 0)   */
}
return ret;
}
 80018b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
ret = BSP_IO_WritePin(0, LED_PIN[Led], IO_PIN_RESET);
 80018b4:	4610      	mov	r0, r2
 80018b6:	f000 ba41 	b.w	8001d3c <BSP_IO_WritePin>
HAL_GPIO_WritePin (LED_PORT [Led], (uint16_t)LED_PIN [Led], GPIO_PIN_RESET);
 80018ba:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80018be:	4622      	mov	r2, r4
 80018c0:	b289      	uxth	r1, r1
 80018c2:	6918      	ldr	r0, [r3, #16]
 80018c4:	f001 fd84 	bl	80033d0 <HAL_GPIO_WritePin>
}
 80018c8:	4620      	mov	r0, r4
 80018ca:	bd10      	pop	{r4, pc}
 80018cc:	080071dc 	.word	0x080071dc

080018d0 <BSP_PB_Callback>:
{
  /* Prevent unused argument(s) compilation warning   */
  UNUSED(Button);
  /* This function should be implemented by the user application.
  It is called into this driver when an event on Button is triggered.   */
}
 80018d0:	4770      	bx	lr

080018d2 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  KEY EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80018d2:	b508      	push	{r3, lr}
  BSP_PB_Callback(BUTTON_USER);
 80018d4:	2002      	movs	r0, #2
 80018d6:	f7ff fffb 	bl	80018d0 <BSP_PB_Callback>
}
 80018da:	bd08      	pop	{r3, pc}

080018dc <BUTTON_TAMPER_EXTI_Callback>:
{
 80018dc:	b508      	push	{r3, lr}
  BSP_PB_Callback(BUTTON_TAMPER);
 80018de:	2001      	movs	r0, #1
 80018e0:	f7ff fff6 	bl	80018d0 <BSP_PB_Callback>
}
 80018e4:	bd08      	pop	{r3, pc}

080018e6 <BUTTON_WAKEUP_EXTI_Callback>:
{
 80018e6:	b508      	push	{r3, lr}
  BSP_PB_Callback(BUTTON_WAKEUP);
 80018e8:	2000      	movs	r0, #0
 80018ea:	f7ff fff1 	bl	80018d0 <BSP_PB_Callback>
}
 80018ee:	bd08      	pop	{r3, pc}

080018f0 <BSP_I2C1_DeInit>:
  */
int32_t BSP_I2C1_DeInit(void)
{
  int32_t ret  = BSP_ERROR_NONE;

  I2c1InitCounter--;
 80018f0:	4a0f      	ldr	r2, [pc, #60]	; (8001930 <BSP_I2C1_DeInit+0x40>)
{
 80018f2:	b508      	push	{r3, lr}

  if (--I2c1InitCounter == 0U)
 80018f4:	6813      	ldr	r3, [r2, #0]
 80018f6:	3b02      	subs	r3, #2
 80018f8:	6013      	str	r3, [r2, #0]
 80018fa:	b10b      	cbz	r3, 8001900 <BSP_I2C1_DeInit+0x10>
  int32_t ret  = BSP_ERROR_NONE;
 80018fc:	2000      	movs	r0, #0
      ret = BSP_ERROR_BUS_FAILURE;
    }
  }

  return ret;
}
 80018fe:	bd08      	pop	{r3, pc}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hI2c);

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = BUS_I2C1_SCL_PIN;
  HAL_GPIO_DeInit(BUS_I2C1_SCL_GPIO_PORT, gpio_init_structure.Pin );
 8001900:	2140      	movs	r1, #64	; 0x40
 8001902:	480c      	ldr	r0, [pc, #48]	; (8001934 <BSP_I2C1_DeInit+0x44>)
 8001904:	f001 fcc0 	bl	8003288 <HAL_GPIO_DeInit>
  gpio_init_structure.Pin = BUS_I2C1_SDA_PIN;
  HAL_GPIO_DeInit(BUS_I2C1_SDA_GPIO_PORT, gpio_init_structure.Pin);
 8001908:	480a      	ldr	r0, [pc, #40]	; (8001934 <BSP_I2C1_DeInit+0x44>)
 800190a:	2180      	movs	r1, #128	; 0x80
 800190c:	f001 fcbc 	bl	8003288 <HAL_GPIO_DeInit>

  /* Disable I2C clock */
  BUS_I2C1_CLK_DISABLE();
 8001910:	4a09      	ldr	r2, [pc, #36]	; (8001938 <BSP_I2C1_DeInit+0x48>)
    if (HAL_I2C_DeInit(&hbus_i2c1) != HAL_OK)
 8001912:	480a      	ldr	r0, [pc, #40]	; (800193c <BSP_I2C1_DeInit+0x4c>)
  BUS_I2C1_CLK_DISABLE();
 8001914:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
 8001918:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800191c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
    if (HAL_I2C_DeInit(&hbus_i2c1) != HAL_OK)
 8001920:	f002 f9fd 	bl	8003d1e <HAL_I2C_DeInit>
 8001924:	2800      	cmp	r0, #0
 8001926:	d0e9      	beq.n	80018fc <BSP_I2C1_DeInit+0xc>
      ret = BSP_ERROR_BUS_FAILURE;
 8001928:	f06f 0007 	mvn.w	r0, #7
  return ret;
 800192c:	e7e7      	b.n	80018fe <BSP_I2C1_DeInit+0xe>
 800192e:	bf00      	nop
 8001930:	20000250 	.word	0x20000250
 8001934:	58020400 	.word	0x58020400
 8001938:	58024400 	.word	0x58024400
 800193c:	20001d3c 	.word	0x20001d3c

08001940 <MX_I2C1_Init>:
  hI2c->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8001940:	2300      	movs	r3, #0
 8001942:	2201      	movs	r2, #1
{
 8001944:	b510      	push	{r4, lr}
  hI2c->Init.Timing           = timing;
 8001946:	6041      	str	r1, [r0, #4]
{
 8001948:	4604      	mov	r4, r0
  hI2c->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800194a:	6203      	str	r3, [r0, #32]
  hI2c->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800194c:	e9c0 3202 	strd	r3, r2, [r0, #8]
  hI2c->Init.OwnAddress2      = 0;
 8001950:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hI2c->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8001954:	e9c0 3306 	strd	r3, r3, [r0, #24]
  if (HAL_I2C_Init(hI2c) != HAL_OK)
 8001958:	f002 f98f 	bl	8003c7a <HAL_I2C_Init>
 800195c:	4601      	mov	r1, r0
 800195e:	b108      	cbz	r0, 8001964 <MX_I2C1_Init+0x24>
    status = HAL_ERROR;
 8001960:	2001      	movs	r0, #1
}
 8001962:	bd10      	pop	{r4, pc}
    if (HAL_I2CEx_ConfigAnalogFilter(hI2c, analog_filter) != HAL_OK)
 8001964:	4620      	mov	r0, r4
 8001966:	f002 fb66 	bl	8004036 <HAL_I2CEx_ConfigAnalogFilter>
 800196a:	4601      	mov	r1, r0
 800196c:	2800      	cmp	r0, #0
 800196e:	d1f7      	bne.n	8001960 <MX_I2C1_Init+0x20>
      if (HAL_I2CEx_ConfigDigitalFilter(hI2c, I2C_DIGITAL_FILTER_COEF) != HAL_OK)
 8001970:	4620      	mov	r0, r4
 8001972:	f002 fb86 	bl	8004082 <HAL_I2CEx_ConfigDigitalFilter>
    status = HAL_ERROR;
 8001976:	3000      	adds	r0, #0
 8001978:	bf18      	it	ne
 800197a:	2001      	movne	r0, #1
 800197c:	e7f1      	b.n	8001962 <MX_I2C1_Init+0x22>
	...

08001980 <BSP_I2C1_Init>:
  hbus_i2c1.Instance = BUS_I2C1;
 8001980:	4b9c      	ldr	r3, [pc, #624]	; (8001bf4 <BSP_I2C1_Init+0x274>)
 8001982:	489d      	ldr	r0, [pc, #628]	; (8001bf8 <BSP_I2C1_Init+0x278>)
{
 8001984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  hbus_i2c1.Instance = BUS_I2C1;
 8001988:	6003      	str	r3, [r0, #0]
{
 800198a:	b091      	sub	sp, #68	; 0x44
  if (I2c1InitCounter == 0U)
 800198c:	4b9b      	ldr	r3, [pc, #620]	; (8001bfc <BSP_I2C1_Init+0x27c>)
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	469a      	mov	sl, r3
 8001992:	9201      	str	r2, [sp, #4]
 8001994:	b11a      	cbz	r2, 800199e <BSP_I2C1_Init+0x1e>
  int32_t ret = BSP_ERROR_NONE;
 8001996:	2000      	movs	r0, #0
}
 8001998:	b011      	add	sp, #68	; 0x44
 800199a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    I2c1InitCounter++;
 800199e:	2301      	movs	r3, #1
 80019a0:	f8ca 3000 	str.w	r3, [sl]
    if (HAL_I2C_GetState(&hbus_i2c1) == HAL_I2C_STATE_RESET)
 80019a4:	f002 fb42 	bl	800402c <HAL_I2C_GetState>
 80019a8:	2800      	cmp	r0, #0
 80019aa:	d1f4      	bne.n	8001996 <BSP_I2C1_Init+0x16>
  BUS_I2C1_SCL_GPIO_CLK_ENABLE();
 80019ac:	4d94      	ldr	r5, [pc, #592]	; (8001c00 <BSP_I2C1_Init+0x280>)
  gpio_init_structure.Mode      = GPIO_MODE_AF_OD;
 80019ae:	f04f 0812 	mov.w	r8, #18
  gpio_init_structure.Alternate = BUS_I2C1_SCL_AF;
 80019b2:	2702      	movs	r7, #2
 80019b4:	2604      	movs	r6, #4
  BUS_I2C1_SCL_GPIO_CLK_ENABLE();
 80019b6:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
  HAL_GPIO_Init(BUS_I2C1_SCL_GPIO_PORT, &gpio_init_structure);
 80019ba:	a90b      	add	r1, sp, #44	; 0x2c
 80019bc:	4891      	ldr	r0, [pc, #580]	; (8001c04 <BSP_I2C1_Init+0x284>)
  BUS_I2C1_SCL_GPIO_CLK_ENABLE();
 80019be:	f043 0302 	orr.w	r3, r3, #2
 80019c2:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 80019c6:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80019ca:	f003 0302 	and.w	r3, r3, #2
 80019ce:	9308      	str	r3, [sp, #32]
 80019d0:	9b08      	ldr	r3, [sp, #32]
  BUS_I2C1_SDA_GPIO_CLK_ENABLE();
 80019d2:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80019d6:	f043 0302 	orr.w	r3, r3, #2
 80019da:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 80019de:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80019e2:	f003 0302 	and.w	r3, r3, #2
 80019e6:	9309      	str	r3, [sp, #36]	; 0x24
 80019e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  gpio_init_structure.Mode      = GPIO_MODE_AF_OD;
 80019ea:	2340      	movs	r3, #64	; 0x40
 80019ec:	e9cd 380b 	strd	r3, r8, [sp, #44]	; 0x2c
  gpio_init_structure.Pull      = GPIO_NOPULL;
 80019f0:	9b01      	ldr	r3, [sp, #4]
  gpio_init_structure.Alternate = BUS_I2C1_SCL_AF;
 80019f2:	e9cd 760e 	strd	r7, r6, [sp, #56]	; 0x38
  gpio_init_structure.Pull      = GPIO_NOPULL;
 80019f6:	930d      	str	r3, [sp, #52]	; 0x34
  HAL_GPIO_Init(BUS_I2C1_SCL_GPIO_PORT, &gpio_init_structure);
 80019f8:	f001 fb5c 	bl	80030b4 <HAL_GPIO_Init>
  gpio_init_structure.Pin 		= BUS_I2C1_SDA_PIN;
 80019fc:	2380      	movs	r3, #128	; 0x80
  HAL_GPIO_Init(BUS_I2C1_SDA_GPIO_PORT, &gpio_init_structure);
 80019fe:	a90b      	add	r1, sp, #44	; 0x2c
 8001a00:	4880      	ldr	r0, [pc, #512]	; (8001c04 <BSP_I2C1_Init+0x284>)
  gpio_init_structure.Alternate = BUS_I2C1_SDA_AF;
 8001a02:	960f      	str	r6, [sp, #60]	; 0x3c
  gpio_init_structure.Mode 		= GPIO_MODE_AF_OD;
 8001a04:	e9cd 380b 	strd	r3, r8, [sp, #44]	; 0x2c
  gpio_init_structure.Pull 		= GPIO_NOPULL;
 8001a08:	9b01      	ldr	r3, [sp, #4]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8001a0a:	e9cd 370d 	strd	r3, r7, [sp, #52]	; 0x34
  HAL_GPIO_Init(BUS_I2C1_SDA_GPIO_PORT, &gpio_init_structure);
 8001a0e:	f001 fb51 	bl	80030b4 <HAL_GPIO_Init>
  BUS_I2C1_CLK_ENABLE();
 8001a12:	f8d5 30e8 	ldr.w	r3, [r5, #232]	; 0xe8
 8001a16:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a1a:	f8c5 30e8 	str.w	r3, [r5, #232]	; 0xe8
 8001a1e:	f8d5 30e8 	ldr.w	r3, [r5, #232]	; 0xe8
 8001a22:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a26:	930a      	str	r3, [sp, #40]	; 0x28
 8001a28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  BUS_I2C1_FORCE_RESET();
 8001a2a:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8001a2e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a32:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
  BUS_I2C1_RELEASE_RESET();
 8001a36:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8001a3a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001a3e:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        if (MX_I2C1_Init(&hbus_i2c1, I2C_GetTiming(HAL_RCC_GetPCLK1Freq(), BUS_I2C1_FREQUENCY)) != HAL_OK)
 8001a42:	f003 f98f 	bl	8004d64 <HAL_RCC_GetPCLK1Freq>
  if((clock_src_freq != 0U) && (i2c_freq != 0U))
 8001a46:	2800      	cmp	r0, #0
 8001a48:	f000 80ca 	beq.w	8001be0 <BSP_I2C1_Init+0x260>
  ti2cclk   = (SEC2NSEC + (clock_src_freq / 2U))/ clock_src_freq;
 8001a4c:	4b6e      	ldr	r3, [pc, #440]	; (8001c08 <BSP_I2C1_Init+0x288>)
  uint32_t prev_presc = I2C_PRESC_MAX;
 8001a4e:	f04f 0810 	mov.w	r8, #16
              I2c_valid_timing[I2c_valid_timing_nbr].presc = presc;
 8001a52:	46d1      	mov	r9, sl
 8001a54:	f04f 0b14 	mov.w	fp, #20
  ti2cclk   = (SEC2NSEC + (clock_src_freq / 2U))/ clock_src_freq;
 8001a58:	eb03 0350 	add.w	r3, r3, r0, lsr #1
 8001a5c:	fbb3 f0f0 	udiv	r0, r3, r0
    (int32_t)tafdel_min - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 3) * (int32_t)ti2cclk);
 8001a60:	eb00 0240 	add.w	r2, r0, r0, lsl #1
  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 8001a64:	f640 13f6 	movw	r3, #2550	; 0x9f6
  ti2cclk   = (SEC2NSEC + (clock_src_freq / 2U))/ clock_src_freq;
 8001a68:	4601      	mov	r1, r0
  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 8001a6a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 8001a6e:	eba3 0380 	sub.w	r3, r3, r0, lsl #2
  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 8001a72:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8001a76:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001a7a:	32e2      	adds	r2, #226	; 0xe2
 8001a7c:	9305      	str	r3, [sp, #20]
 8001a7e:	f8da 3004 	ldr.w	r3, [sl, #4]
 8001a82:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 8001a86:	9202      	str	r2, [sp, #8]
  for (presc = 0; presc < I2C_PRESC_MAX; presc++)
 8001a88:	9a01      	ldr	r2, [sp, #4]
  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 8001a8a:	4696      	mov	lr, r2
      uint32_t tscldel = (scldel + 1U) * (presc + 1U) * ti2cclk;
 8001a8c:	1c54      	adds	r4, r2, #1
 8001a8e:	468c      	mov	ip, r1
    for (scldel = 0; scldel < I2C_SCLDEL_MAX; scldel++)
 8001a90:	2600      	movs	r6, #0
      uint32_t tscldel = (scldel + 1U) * (presc + 1U) * ti2cclk;
 8001a92:	9404      	str	r4, [sp, #16]
      if (tscldel >= (uint32_t)tscldel_min)
 8001a94:	f240 3479 	movw	r4, #889	; 0x379
      uint32_t tscldel = (scldel + 1U) * (presc + 1U) * ti2cclk;
 8001a98:	1c75      	adds	r5, r6, #1
      if (tscldel >= (uint32_t)tscldel_min)
 8001a9a:	45a4      	cmp	ip, r4
      uint32_t tscldel = (scldel + 1U) * (presc + 1U) * ti2cclk;
 8001a9c:	9503      	str	r5, [sp, #12]
      if (tscldel >= (uint32_t)tscldel_min)
 8001a9e:	d92c      	bls.n	8001afa <BSP_I2C1_Init+0x17a>
 8001aa0:	2500      	movs	r5, #0
        for (sdadel = 0; sdadel < I2C_SDADEL_MAX; sdadel++)
 8001aa2:	462f      	mov	r7, r5
          if ((tsdadel >= (uint32_t)tsdadel_min) && (tsdadel <= (uint32_t)tsdadel_max))
 8001aa4:	9c02      	ldr	r4, [sp, #8]
 8001aa6:	42a5      	cmp	r5, r4
 8001aa8:	d323      	bcc.n	8001af2 <BSP_I2C1_Init+0x172>
 8001aaa:	9c05      	ldr	r4, [sp, #20]
 8001aac:	42a5      	cmp	r5, r4
 8001aae:	d820      	bhi.n	8001af2 <BSP_I2C1_Init+0x172>
            if(presc != prev_presc)
 8001ab0:	4542      	cmp	r2, r8
 8001ab2:	d01e      	beq.n	8001af2 <BSP_I2C1_Init+0x172>
              I2c_valid_timing[I2c_valid_timing_nbr].presc = presc;
 8001ab4:	fb0b 9e03 	mla	lr, fp, r3, r9
              I2c_valid_timing_nbr ++;
 8001ab8:	3301      	adds	r3, #1
              if(I2c_valid_timing_nbr >= I2C_VALID_TIMING_NBR)
 8001aba:	2b7f      	cmp	r3, #127	; 0x7f
              I2c_valid_timing[I2c_valid_timing_nbr].tsdadel = sdadel;
 8001abc:	f8ce 7010 	str.w	r7, [lr, #16]
              I2c_valid_timing[I2c_valid_timing_nbr].tscldel = scldel;
 8001ac0:	e9ce 2602 	strd	r2, r6, [lr, #8]
              if(I2c_valid_timing_nbr >= I2C_VALID_TIMING_NBR)
 8001ac4:	d912      	bls.n	8001aec <BSP_I2C1_Init+0x16c>
 8001ac6:	f8c9 3004 	str.w	r3, [r9, #4]
  for (uint32_t count = 0; count < I2c_valid_timing_nbr; count++)
 8001aca:	4a4c      	ldr	r2, [pc, #304]	; (8001bfc <BSP_I2C1_Init+0x27c>)
      uint32_t tscl_l = tafdel_min + dnf_delay + (2U * ti2cclk) + ((scll + 1U) * tpresc);
 8001acc:	ea4f 0b40 	mov.w	fp, r0, lsl #1
 8001ad0:	2700      	movs	r7, #0
  for (uint32_t count = 0; count < I2c_valid_timing_nbr; count++)
 8001ad2:	6853      	ldr	r3, [r2, #4]
 8001ad4:	f5ab 59ec 	sub.w	r9, fp, #7552	; 0x1d80
 8001ad8:	3208      	adds	r2, #8
 8001ada:	9305      	str	r3, [sp, #20]
      uint32_t tscl_l = tafdel_min + dnf_delay + (2U * ti2cclk) + ((scll + 1U) * tpresc);
 8001adc:	f242 7310 	movw	r3, #10000	; 0x2710
 8001ae0:	f1a9 0915 	sub.w	r9, r9, #21
 8001ae4:	9302      	str	r3, [sp, #8]
 8001ae6:	f04f 33ff 	mov.w	r3, #4294967295
 8001aea:	e05e      	b.n	8001baa <BSP_I2C1_Init+0x22a>
              if(I2c_valid_timing_nbr >= I2C_VALID_TIMING_NBR)
 8001aec:	4690      	mov	r8, r2
 8001aee:	f04f 0e01 	mov.w	lr, #1
        for (sdadel = 0; sdadel < I2C_SDADEL_MAX; sdadel++)
 8001af2:	3701      	adds	r7, #1
 8001af4:	440d      	add	r5, r1
 8001af6:	2f10      	cmp	r7, #16
 8001af8:	d1d4      	bne.n	8001aa4 <BSP_I2C1_Init+0x124>
 8001afa:	9e03      	ldr	r6, [sp, #12]
 8001afc:	448c      	add	ip, r1
    for (scldel = 0; scldel < I2C_SCLDEL_MAX; scldel++)
 8001afe:	2e10      	cmp	r6, #16
 8001b00:	d1c8      	bne.n	8001a94 <BSP_I2C1_Init+0x114>
 8001b02:	9a04      	ldr	r2, [sp, #16]
 8001b04:	4401      	add	r1, r0
  for (presc = 0; presc < I2C_PRESC_MAX; presc++)
 8001b06:	2a10      	cmp	r2, #16
 8001b08:	d1c0      	bne.n	8001a8c <BSP_I2C1_Init+0x10c>
 8001b0a:	f1be 0f00 	cmp.w	lr, #0
 8001b0e:	d0dc      	beq.n	8001aca <BSP_I2C1_Init+0x14a>
 8001b10:	4a3a      	ldr	r2, [pc, #232]	; (8001bfc <BSP_I2C1_Init+0x27c>)
 8001b12:	6053      	str	r3, [r2, #4]
 8001b14:	e7d9      	b.n	8001aca <BSP_I2C1_Init+0x14a>
    uint32_t tpresc = (I2c_valid_timing[count].presc + 1U) * ti2cclk;
 8001b16:	6815      	ldr	r5, [r2, #0]
    for (scll = 0; scll < I2C_SCLL_MAX; scll++)
 8001b18:	f04f 0c00 	mov.w	ip, #0
    uint32_t tpresc = (I2c_valid_timing[count].presc + 1U) * ti2cclk;
 8001b1c:	fb05 0500 	mla	r5, r5, r0, r0
 8001b20:	eb09 0405 	add.w	r4, r9, r5
 8001b24:	eb05 010b 	add.w	r1, r5, fp
 8001b28:	9407      	str	r4, [sp, #28]
      uint32_t tscl_l = tafdel_min + dnf_delay + (2U * ti2cclk) + ((scll + 1U) * tpresc);
 8001b2a:	f10c 0401 	add.w	r4, ip, #1
      if ((tscl_l > I2C_Charac[I2C_speed].lscl_min) && (ti2cclk < ((tscl_l - tafdel_min - dnf_delay) / 4U)))
 8001b2e:	f101 0632 	add.w	r6, r1, #50	; 0x32
      uint32_t tscl_l = tafdel_min + dnf_delay + (2U * ti2cclk) + ((scll + 1U) * tpresc);
 8001b32:	9403      	str	r4, [sp, #12]
      if ((tscl_l > I2C_Charac[I2C_speed].lscl_min) && (ti2cclk < ((tscl_l - tafdel_min - dnf_delay) / 4U)))
 8001b34:	f241 245c 	movw	r4, #4700	; 0x125c
 8001b38:	42a6      	cmp	r6, r4
 8001b3a:	d92e      	bls.n	8001b9a <BSP_I2C1_Init+0x21a>
 8001b3c:	ebb0 0f91 	cmp.w	r0, r1, lsr #2
 8001b40:	d22b      	bcs.n	8001b9a <BSP_I2C1_Init+0x21a>
 8001b42:	9c07      	ldr	r4, [sp, #28]
        for (sclh = 0; sclh < I2C_SCLH_MAX; sclh++)
 8001b44:	f04f 0e00 	mov.w	lr, #0
 8001b48:	1866      	adds	r6, r4, r1
 8001b4a:	f5c1 54ee 	rsb	r4, r1, #7616	; 0x1dc0
 8001b4e:	3407      	adds	r4, #7
 8001b50:	9406      	str	r4, [sp, #24]
          uint32_t tscl_h = tafdel_min + dnf_delay + (2U * ti2cclk) + ((sclh + 1U) * tpresc);
 8001b52:	f10e 0401 	add.w	r4, lr, #1
 8001b56:	9404      	str	r4, [sp, #16]
          if ((tscl >= clk_min) && (tscl <= clk_max) && (tscl_h >= I2C_Charac[I2C_speed].hscl_min) && (ti2cclk < tscl_h))
 8001b58:	f241 0447 	movw	r4, #4167	; 0x1047
 8001b5c:	42a6      	cmp	r6, r4
 8001b5e:	d816      	bhi.n	8001b8e <BSP_I2C1_Init+0x20e>
 8001b60:	9c06      	ldr	r4, [sp, #24]
 8001b62:	eb04 0806 	add.w	r8, r4, r6
 8001b66:	f5b8 6f7a 	cmp.w	r8, #4000	; 0xfa0
 8001b6a:	d310      	bcc.n	8001b8e <BSP_I2C1_Init+0x20e>
 8001b6c:	4540      	cmp	r0, r8
 8001b6e:	d20e      	bcs.n	8001b8e <BSP_I2C1_Init+0x20e>
            if ((uint32_t)error < prev_error)
 8001b70:	f2a6 6883 	subw	r8, r6, #1667	; 0x683
 8001b74:	9c02      	ldr	r4, [sp, #8]
 8001b76:	f1b8 0f00 	cmp.w	r8, #0
 8001b7a:	bfb8      	it	lt
 8001b7c:	f1c8 0800 	rsblt	r8, r8, #0
 8001b80:	4544      	cmp	r4, r8
              I2c_valid_timing[count].sclh = sclh;
 8001b82:	bf82      	ittt	hi
 8001b84:	463b      	movhi	r3, r7
 8001b86:	f8cd 8008 	strhi.w	r8, [sp, #8]
 8001b8a:	e9c2 ec03 	strdhi	lr, ip, [r2, #12]
 8001b8e:	f8dd e010 	ldr.w	lr, [sp, #16]
 8001b92:	442e      	add	r6, r5
        for (sclh = 0; sclh < I2C_SCLH_MAX; sclh++)
 8001b94:	f5be 7f80 	cmp.w	lr, #256	; 0x100
 8001b98:	d1db      	bne.n	8001b52 <BSP_I2C1_Init+0x1d2>
 8001b9a:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8001b9e:	4429      	add	r1, r5
    for (scll = 0; scll < I2C_SCLL_MAX; scll++)
 8001ba0:	f5bc 7f80 	cmp.w	ip, #256	; 0x100
 8001ba4:	d1c1      	bne.n	8001b2a <BSP_I2C1_Init+0x1aa>
  for (uint32_t count = 0; count < I2c_valid_timing_nbr; count++)
 8001ba6:	3701      	adds	r7, #1
 8001ba8:	3214      	adds	r2, #20
 8001baa:	9905      	ldr	r1, [sp, #20]
 8001bac:	428f      	cmp	r7, r1
 8001bae:	d1b2      	bne.n	8001b16 <BSP_I2C1_Init+0x196>
        if (idx < I2C_VALID_TIMING_NBR)
 8001bb0:	2b7f      	cmp	r3, #127	; 0x7f
 8001bb2:	d815      	bhi.n	8001be0 <BSP_I2C1_Init+0x260>
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 8001bb4:	2214      	movs	r2, #20
 8001bb6:	fb02 a303 	mla	r3, r2, r3, sl
 8001bba:	689a      	ldr	r2, [r3, #8]
                ((I2c_valid_timing[idx].scll & 0xFFU) << 0);
 8001bbc:	7e1c      	ldrb	r4, [r3, #24]
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 8001bbe:	ea44 7402 	orr.w	r4, r4, r2, lsl #28
                ((I2c_valid_timing[idx].tscldel & 0x0FU) << 20) |\
 8001bc2:	68da      	ldr	r2, [r3, #12]
 8001bc4:	0512      	lsls	r2, r2, #20
 8001bc6:	f402 0270 	and.w	r2, r2, #15728640	; 0xf00000
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 8001bca:	4314      	orrs	r4, r2
                ((I2c_valid_timing[idx].tsdadel & 0x0FU) << 16) |\
 8001bcc:	691a      	ldr	r2, [r3, #16]
                ((I2c_valid_timing[idx].sclh & 0xFFU) << 8) |\
 8001bce:	695b      	ldr	r3, [r3, #20]
                ((I2c_valid_timing[idx].tsdadel & 0x0FU) << 16) |\
 8001bd0:	0412      	lsls	r2, r2, #16
                ((I2c_valid_timing[idx].sclh & 0xFFU) << 8) |\
 8001bd2:	021b      	lsls	r3, r3, #8
                ((I2c_valid_timing[idx].tsdadel & 0x0FU) << 16) |\
 8001bd4:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
                ((I2c_valid_timing[idx].sclh & 0xFFU) << 8) |\
 8001bd8:	b29b      	uxth	r3, r3
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 8001bda:	4314      	orrs	r4, r2
 8001bdc:	4323      	orrs	r3, r4
 8001bde:	9301      	str	r3, [sp, #4]
        if (MX_I2C1_Init(&hbus_i2c1, I2C_GetTiming(HAL_RCC_GetPCLK1Freq(), BUS_I2C1_FREQUENCY)) != HAL_OK)
 8001be0:	9901      	ldr	r1, [sp, #4]
 8001be2:	4805      	ldr	r0, [pc, #20]	; (8001bf8 <BSP_I2C1_Init+0x278>)
 8001be4:	f7ff feac 	bl	8001940 <MX_I2C1_Init>
 8001be8:	2800      	cmp	r0, #0
 8001bea:	f43f aed4 	beq.w	8001996 <BSP_I2C1_Init+0x16>
          ret = BSP_ERROR_BUS_FAILURE;
 8001bee:	f06f 0007 	mvn.w	r0, #7
  return ret;
 8001bf2:	e6d1      	b.n	8001998 <BSP_I2C1_Init+0x18>
 8001bf4:	40005400 	.word	0x40005400
 8001bf8:	20001d3c 	.word	0x20001d3c
 8001bfc:	20000250 	.word	0x20000250
 8001c00:	58024400 	.word	0x58024400
 8001c04:	58020400 	.word	0x58020400
 8001c08:	3b9aca00 	.word	0x3b9aca00

08001c0c <BSP_I2C1_WriteReg>:
{
 8001c0c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  * @param  Length     data length in bytes
  * @retval BSP status
  */
static int32_t I2C1_WriteReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
  if(HAL_I2C_Mem_Write(&hbus_i2c1, DevAddr, Reg, MemAddSize, pData, Length, 10000) == HAL_OK)
 8001c0e:	f242 7410 	movw	r4, #10000	; 0x2710
 8001c12:	9200      	str	r2, [sp, #0]
 8001c14:	460a      	mov	r2, r1
 8001c16:	4601      	mov	r1, r0
 8001c18:	4808      	ldr	r0, [pc, #32]	; (8001c3c <BSP_I2C1_WriteReg+0x30>)
 8001c1a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8001c1e:	2301      	movs	r3, #1
 8001c20:	f002 f896 	bl	8003d50 <HAL_I2C_Mem_Write>
 8001c24:	b140      	cbz	r0, 8001c38 <BSP_I2C1_WriteReg+0x2c>
    if( HAL_I2C_GetError(&hbus_i2c1) == HAL_I2C_ERROR_AF)
 8001c26:	4805      	ldr	r0, [pc, #20]	; (8001c3c <BSP_I2C1_WriteReg+0x30>)
 8001c28:	f002 fa03 	bl	8004032 <HAL_I2C_GetError>
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8001c2c:	2804      	cmp	r0, #4
 8001c2e:	bf0c      	ite	eq
 8001c30:	f06f 0065 	mvneq.w	r0, #101	; 0x65
 8001c34:	f06f 0003 	mvnne.w	r0, #3
}
 8001c38:	b004      	add	sp, #16
 8001c3a:	bd10      	pop	{r4, pc}
 8001c3c:	20001d3c 	.word	0x20001d3c

08001c40 <BSP_I2C1_ReadReg>:
{
 8001c40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  * @param  Length     data length in bytes
  * @retval BSP status
  */
static int32_t I2C1_ReadReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
  if (HAL_I2C_Mem_Read(&hbus_i2c1, DevAddr, Reg, MemAddSize, pData, Length, 10000) == HAL_OK)
 8001c42:	f242 7410 	movw	r4, #10000	; 0x2710
 8001c46:	9200      	str	r2, [sp, #0]
 8001c48:	460a      	mov	r2, r1
 8001c4a:	4601      	mov	r1, r0
 8001c4c:	4808      	ldr	r0, [pc, #32]	; (8001c70 <BSP_I2C1_ReadReg+0x30>)
 8001c4e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8001c52:	2301      	movs	r3, #1
 8001c54:	f002 f930 	bl	8003eb8 <HAL_I2C_Mem_Read>
 8001c58:	b140      	cbz	r0, 8001c6c <BSP_I2C1_ReadReg+0x2c>
    if( HAL_I2C_GetError(&hbus_i2c1) == HAL_I2C_ERROR_AF)
 8001c5a:	4805      	ldr	r0, [pc, #20]	; (8001c70 <BSP_I2C1_ReadReg+0x30>)
 8001c5c:	f002 f9e9 	bl	8004032 <HAL_I2C_GetError>
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8001c60:	2804      	cmp	r0, #4
 8001c62:	bf0c      	ite	eq
 8001c64:	f06f 0065 	mvneq.w	r0, #101	; 0x65
 8001c68:	f06f 0003 	mvnne.w	r0, #3
}
 8001c6c:	b004      	add	sp, #16
 8001c6e:	bd10      	pop	{r4, pc}
 8001c70:	20001d3c 	.word	0x20001d3c

08001c74 <BSP_GetTick>:
  return (int32_t)HAL_GetTick();
 8001c74:	f000 bfb6 	b.w	8002be4 <HAL_GetTick>

08001c78 <BSP_IOEXPANDER_Init>:
  * @param  Function to be initialized. Could be IOEXPANDER_IO_MODE
  * @note   IOEXPANDER_IDD_MODE and IOEXPANDER_TS_MODE are not used on STM32H743I_EVAL board
  * @retval BSP status
  */
int32_t BSP_IOEXPANDER_Init(uint32_t Instance, uint32_t Function)
{
 8001c78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c7a:	b089      	sub	sp, #36	; 0x24
  int32_t ret = BSP_ERROR_NONE;

  if ((Instance >= IOEXPANDER_INSTANCES_NBR) || (Function != IOEXPANDER_IO_MODE))
 8001c7c:	2800      	cmp	r0, #0
 8001c7e:	d149      	bne.n	8001d14 <BSP_IOEXPANDER_Init+0x9c>
 8001c80:	2901      	cmp	r1, #1
 8001c82:	d147      	bne.n	8001d14 <BSP_IOEXPANDER_Init+0x9c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
  }
  else
  {
    if (IO_Ctx[Instance].IsInitialized == 0U)
 8001c84:	4d25      	ldr	r5, [pc, #148]	; (8001d1c <BSP_IOEXPANDER_Init+0xa4>)
 8001c86:	682e      	ldr	r6, [r5, #0]
 8001c88:	2e00      	cmp	r6, #0
 8001c8a:	d141      	bne.n	8001d10 <BSP_IOEXPANDER_Init+0x98>
static int32_t MFXSTM32L152_Probe(uint32_t Instance)
{
  int32_t              ret = BSP_ERROR_NONE;
  MFXSTM32L152_IO_t    IOCtx;
  uint32_t             mfxstm32l152_id, i;
  uint8_t i2c_address[] = {IO_I2C_ADDRESS, IO_I2C_ADDRESS_2};
 8001c8c:	f248 6384 	movw	r3, #34436	; 0x8684
  int32_t              ret = BSP_ERROR_NONE;
 8001c90:	4634      	mov	r4, r6
  IOCtx.GetTick     = BSP_GetTick;

  for(i = 0U; i < 2U; i++)
  {
    IOCtx.Address     = (uint16_t)i2c_address[i];
    if(MFXSTM32L152_RegisterBusIO (&Io_CompObj, &IOCtx) != MFXSTM32L152_OK)
 8001c92:	4f23      	ldr	r7, [pc, #140]	; (8001d20 <BSP_IOEXPANDER_Init+0xa8>)
  uint8_t i2c_address[] = {IO_I2C_ADDRESS, IO_I2C_ADDRESS_2};
 8001c94:	f8ad 3000 	strh.w	r3, [sp]
  IOCtx.Init        = BSP_I2C1_Init;
 8001c98:	4b22      	ldr	r3, [pc, #136]	; (8001d24 <BSP_IOEXPANDER_Init+0xac>)
 8001c9a:	9302      	str	r3, [sp, #8]
  IOCtx.DeInit      = BSP_I2C1_DeInit;
 8001c9c:	4b22      	ldr	r3, [pc, #136]	; (8001d28 <BSP_IOEXPANDER_Init+0xb0>)
 8001c9e:	9303      	str	r3, [sp, #12]
  IOCtx.ReadReg     = BSP_I2C1_ReadReg;
 8001ca0:	4b22      	ldr	r3, [pc, #136]	; (8001d2c <BSP_IOEXPANDER_Init+0xb4>)
 8001ca2:	9306      	str	r3, [sp, #24]
  IOCtx.WriteReg    = BSP_I2C1_WriteReg;
 8001ca4:	4b22      	ldr	r3, [pc, #136]	; (8001d30 <BSP_IOEXPANDER_Init+0xb8>)
 8001ca6:	9305      	str	r3, [sp, #20]
  IOCtx.GetTick     = BSP_GetTick;
 8001ca8:	4b22      	ldr	r3, [pc, #136]	; (8001d34 <BSP_IOEXPANDER_Init+0xbc>)
 8001caa:	9307      	str	r3, [sp, #28]
    IOCtx.Address     = (uint16_t)i2c_address[i];
 8001cac:	f81d 3006 	ldrb.w	r3, [sp, r6]
    if(MFXSTM32L152_RegisterBusIO (&Io_CompObj, &IOCtx) != MFXSTM32L152_OK)
 8001cb0:	a902      	add	r1, sp, #8
 8001cb2:	4638      	mov	r0, r7
    IOCtx.Address     = (uint16_t)i2c_address[i];
 8001cb4:	f8ad 3010 	strh.w	r3, [sp, #16]
    if(MFXSTM32L152_RegisterBusIO (&Io_CompObj, &IOCtx) != MFXSTM32L152_OK)
 8001cb8:	f7ff fc78 	bl	80015ac <MFXSTM32L152_RegisterBusIO>
 8001cbc:	b980      	cbnz	r0, 8001ce0 <BSP_IOEXPANDER_Init+0x68>
    {
      ret = BSP_ERROR_BUS_FAILURE;
    }
    else if(MFXSTM32L152_ReadID(&Io_CompObj, &mfxstm32l152_id) != MFXSTM32L152_OK)
 8001cbe:	a901      	add	r1, sp, #4
 8001cc0:	4638      	mov	r0, r7
 8001cc2:	f7fe ff58 	bl	8000b76 <MFXSTM32L152_ReadID>
 8001cc6:	b988      	cbnz	r0, 8001cec <BSP_IOEXPANDER_Init+0x74>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
    }
    else
    {
      if((mfxstm32l152_id == MFXSTM32L152_ID) || (mfxstm32l152_id == MFXSTM32L152_ID_2))
 8001cc8:	9b01      	ldr	r3, [sp, #4]
 8001cca:	f023 0302 	bic.w	r3, r3, #2
 8001cce:	2b79      	cmp	r3, #121	; 0x79
 8001cd0:	d10f      	bne.n	8001cf2 <BSP_IOEXPANDER_Init+0x7a>
      {
        if(MFXSTM32L152_Init(&Io_CompObj) != MFXSTM32L152_OK)
 8001cd2:	4813      	ldr	r0, [pc, #76]	; (8001d20 <BSP_IOEXPANDER_Init+0xa8>)
 8001cd4:	f7ff fb98 	bl	8001408 <MFXSTM32L152_Init>
 8001cd8:	b170      	cbz	r0, 8001cf8 <BSP_IOEXPANDER_Init+0x80>
        ret = BSP_ERROR_NO_INIT;
 8001cda:	f04f 34ff 	mov.w	r4, #4294967295
 8001cde:	e00f      	b.n	8001d00 <BSP_IOEXPANDER_Init+0x88>
      ret = BSP_ERROR_BUS_FAILURE;
 8001ce0:	f06f 0407 	mvn.w	r4, #7
  for(i = 0U; i < 2U; i++)
 8001ce4:	2e01      	cmp	r6, #1
 8001ce6:	d0f8      	beq.n	8001cda <BSP_IOEXPANDER_Init+0x62>
 8001ce8:	2601      	movs	r6, #1
 8001cea:	e7df      	b.n	8001cac <BSP_IOEXPANDER_Init+0x34>
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001cec:	f06f 0403 	mvn.w	r4, #3
 8001cf0:	e7f8      	b.n	8001ce4 <BSP_IOEXPANDER_Init+0x6c>
        }
        break;
      }
      else
      {
        ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8001cf2:	f06f 0406 	mvn.w	r4, #6
 8001cf6:	e7f5      	b.n	8001ce4 <BSP_IOEXPANDER_Init+0x6c>
      if (MFXSTM32L152_Probe(Instance) != BSP_ERROR_NONE)
 8001cf8:	2c00      	cmp	r4, #0
 8001cfa:	d1ee      	bne.n	8001cda <BSP_IOEXPANDER_Init+0x62>
        IO_Ctx[Instance].IsInitialized = 1;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	602b      	str	r3, [r5, #0]
    if (IO_Ctx[Instance].IsInitialized == 1U)
 8001d00:	682b      	ldr	r3, [r5, #0]
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d101      	bne.n	8001d0a <BSP_IOEXPANDER_Init+0x92>
        Io_Drv = (IO_Drv_t *) &MFXSTM32L152_IO_Driver;
 8001d06:	4b0c      	ldr	r3, [pc, #48]	; (8001d38 <BSP_IOEXPANDER_Init+0xc0>)
 8001d08:	60ab      	str	r3, [r5, #8]
}
 8001d0a:	4620      	mov	r0, r4
 8001d0c:	b009      	add	sp, #36	; 0x24
 8001d0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  int32_t ret = BSP_ERROR_NONE;
 8001d10:	4604      	mov	r4, r0
 8001d12:	e7f5      	b.n	8001d00 <BSP_IOEXPANDER_Init+0x88>
    ret = BSP_ERROR_WRONG_PARAM;
 8001d14:	f06f 0401 	mvn.w	r4, #1
  return ret;
 8001d18:	e7f7      	b.n	8001d0a <BSP_IOEXPANDER_Init+0x92>
 8001d1a:	bf00      	nop
 8001d1c:	20000c58 	.word	0x20000c58
 8001d20:	20001d90 	.word	0x20001d90
 8001d24:	08001981 	.word	0x08001981
 8001d28:	080018f1 	.word	0x080018f1
 8001d2c:	08001c41 	.word	0x08001c41
 8001d30:	08001c0d 	.word	0x08001c0d
 8001d34:	08001c75 	.word	0x08001c75
 8001d38:	2000007c 	.word	0x2000007c

08001d3c <BSP_IO_WritePin>:
{
 8001d3c:	b508      	push	{r3, lr}
  if((Instance >= IOEXPANDER_INSTANCES_NBR) || ((IO_Ctx[Instance].Functions & IOEXPANDER_IO_MODE) != IOEXPANDER_IO_MODE))
 8001d3e:	b970      	cbnz	r0, 8001d5e <BSP_IO_WritePin+0x22>
 8001d40:	4b08      	ldr	r3, [pc, #32]	; (8001d64 <BSP_IO_WritePin+0x28>)
 8001d42:	6858      	ldr	r0, [r3, #4]
 8001d44:	07c0      	lsls	r0, r0, #31
 8001d46:	d50a      	bpl.n	8001d5e <BSP_IO_WritePin+0x22>
    if(Io_Drv->WritePin(&Io_CompObj, IoPin, PinState) < 0)
 8001d48:	689b      	ldr	r3, [r3, #8]
 8001d4a:	b2d2      	uxtb	r2, r2
 8001d4c:	4806      	ldr	r0, [pc, #24]	; (8001d68 <BSP_IO_WritePin+0x2c>)
 8001d4e:	695b      	ldr	r3, [r3, #20]
 8001d50:	4798      	blx	r3
 8001d52:	2800      	cmp	r0, #0
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8001d54:	bfac      	ite	ge
 8001d56:	2000      	movge	r0, #0
 8001d58:	f06f 0004 	mvnlt.w	r0, #4
}
 8001d5c:	bd08      	pop	{r3, pc}
    ret = BSP_ERROR_WRONG_PARAM;
 8001d5e:	f06f 0001 	mvn.w	r0, #1
 8001d62:	e7fb      	b.n	8001d5c <BSP_IO_WritePin+0x20>
 8001d64:	20000c58 	.word	0x20000c58
 8001d68:	20001d90 	.word	0x20001d90

08001d6c <BSP_IOEXPANDER_ITConfig>:
  if(mfx_io_it_enabled == 0U)
 8001d6c:	4b1f      	ldr	r3, [pc, #124]	; (8001dec <BSP_IOEXPANDER_ITConfig+0x80>)
{
 8001d6e:	b510      	push	{r4, lr}
  if(mfx_io_it_enabled == 0U)
 8001d70:	68dc      	ldr	r4, [r3, #12]
{
 8001d72:	b088      	sub	sp, #32
  if(mfx_io_it_enabled == 0U)
 8001d74:	2c00      	cmp	r4, #0
 8001d76:	d136      	bne.n	8001de6 <BSP_IOEXPANDER_ITConfig+0x7a>
    mfx_io_it_enabled = 1U;
 8001d78:	2201      	movs	r2, #1
    HAL_GPIO_Init(MFX_IRQOUT_GPIO_PORT, &gpio_init_structure);
 8001d7a:	a903      	add	r1, sp, #12
 8001d7c:	481c      	ldr	r0, [pc, #112]	; (8001df0 <BSP_IOEXPANDER_ITConfig+0x84>)
    mfx_io_it_enabled = 1U;
 8001d7e:	60da      	str	r2, [r3, #12]
    MFX_IRQOUT_GPIO_CLK_ENABLE();
 8001d80:	4b1c      	ldr	r3, [pc, #112]	; (8001df4 <BSP_IOEXPANDER_ITConfig+0x88>)
 8001d82:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001d86:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d8a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8001d8e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001d92:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8001d96:	9201      	str	r2, [sp, #4]
 8001d98:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d9a:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8001d9e:	f042 0202 	orr.w	r2, r2, #2
 8001da2:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8001da6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001daa:	f003 0302 	and.w	r3, r3, #2
 8001dae:	9302      	str	r3, [sp, #8]
 8001db0:	9b02      	ldr	r3, [sp, #8]
    gpio_init_structure.Pin   = MFX_IRQOUT_PIN;
 8001db2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001db6:	9303      	str	r3, [sp, #12]
    gpio_init_structure.Mode  = GPIO_MODE_IT_RISING;
 8001db8:	4b0f      	ldr	r3, [pc, #60]	; (8001df8 <BSP_IOEXPANDER_ITConfig+0x8c>)
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_LOW;
 8001dba:	e9cd 4405 	strd	r4, r4, [sp, #20]
    gpio_init_structure.Mode  = GPIO_MODE_IT_RISING;
 8001dbe:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(MFX_IRQOUT_GPIO_PORT, &gpio_init_structure);
 8001dc0:	f001 f978 	bl	80030b4 <HAL_GPIO_Init>
    (void)HAL_EXTI_GetHandle(&hio_exti, IO_EXTI_LINE);
 8001dc4:	490d      	ldr	r1, [pc, #52]	; (8001dfc <BSP_IOEXPANDER_ITConfig+0x90>)
 8001dc6:	480e      	ldr	r0, [pc, #56]	; (8001e00 <BSP_IOEXPANDER_ITConfig+0x94>)
 8001dc8:	f001 f96d 	bl	80030a6 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hio_exti,  HAL_EXTI_COMMON_CB_ID, IO_EXTI_Callback);
 8001dcc:	4a0d      	ldr	r2, [pc, #52]	; (8001e04 <BSP_IOEXPANDER_ITConfig+0x98>)
 8001dce:	4621      	mov	r1, r4
 8001dd0:	480b      	ldr	r0, [pc, #44]	; (8001e00 <BSP_IOEXPANDER_ITConfig+0x94>)
 8001dd2:	f001 f961 	bl	8003098 <HAL_EXTI_RegisterCallback>
    HAL_NVIC_SetPriority((IRQn_Type)(MFX_IRQOUT_EXTI_IRQn), BSP_IOEXPANDER_IT_PRIORITY, 0x0F);
 8001dd6:	220f      	movs	r2, #15
 8001dd8:	2017      	movs	r0, #23
 8001dda:	4611      	mov	r1, r2
 8001ddc:	f000 ff3a 	bl	8002c54 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(MFX_IRQOUT_EXTI_IRQn));
 8001de0:	2017      	movs	r0, #23
 8001de2:	f000 ff69 	bl	8002cb8 <HAL_NVIC_EnableIRQ>
}
 8001de6:	b008      	add	sp, #32
 8001de8:	bd10      	pop	{r4, pc}
 8001dea:	bf00      	nop
 8001dec:	20000c58 	.word	0x20000c58
 8001df0:	58022000 	.word	0x58022000
 8001df4:	58024400 	.word	0x58024400
 8001df8:	11110000 	.word	0x11110000
 8001dfc:	16300008 	.word	0x16300008
 8001e00:	20001d88 	.word	0x20001d88
 8001e04:	08001e6b 	.word	0x08001e6b

08001e08 <BSP_IO_Init>:
{
 8001e08:	b538      	push	{r3, r4, r5, lr}
 8001e0a:	460d      	mov	r5, r1
  if((Instance >= IOEXPANDER_INSTANCES_NBR) || (Init == NULL))
 8001e0c:	bb18      	cbnz	r0, 8001e56 <BSP_IO_Init+0x4e>
 8001e0e:	b311      	cbz	r1, 8001e56 <BSP_IO_Init+0x4e>
    if((IO_Ctx[Instance].Functions & IOEXPANDER_IO_MODE) != IOEXPANDER_IO_MODE)
 8001e10:	4c13      	ldr	r4, [pc, #76]	; (8001e60 <BSP_IO_Init+0x58>)
 8001e12:	6863      	ldr	r3, [r4, #4]
 8001e14:	07db      	lsls	r3, r3, #31
 8001e16:	d40f      	bmi.n	8001e38 <BSP_IO_Init+0x30>
      if(BSP_IOEXPANDER_Init(Instance, IOEXPANDER_IO_MODE) != BSP_ERROR_NONE)
 8001e18:	2101      	movs	r1, #1
 8001e1a:	f7ff ff2d 	bl	8001c78 <BSP_IOEXPANDER_Init>
 8001e1e:	b9b8      	cbnz	r0, 8001e50 <BSP_IO_Init+0x48>
      else if (Io_Drv->Start(&Io_CompObj, IO_PIN_ALL) < 0)
 8001e20:	68a3      	ldr	r3, [r4, #8]
 8001e22:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8001e26:	480f      	ldr	r0, [pc, #60]	; (8001e64 <BSP_IO_Init+0x5c>)
 8001e28:	691b      	ldr	r3, [r3, #16]
 8001e2a:	4798      	blx	r3
 8001e2c:	2800      	cmp	r0, #0
 8001e2e:	db0f      	blt.n	8001e50 <BSP_IO_Init+0x48>
        IO_Ctx[Instance].Functions |= IOEXPANDER_IO_MODE;
 8001e30:	6863      	ldr	r3, [r4, #4]
 8001e32:	f043 0301 	orr.w	r3, r3, #1
 8001e36:	6063      	str	r3, [r4, #4]
      if(Init->Mode >= IO_MODE_IT_RISING_EDGE)
 8001e38:	686b      	ldr	r3, [r5, #4]
 8001e3a:	2b04      	cmp	r3, #4
 8001e3c:	d901      	bls.n	8001e42 <BSP_IO_Init+0x3a>
        BSP_IOEXPANDER_ITConfig();
 8001e3e:	f7ff ff95 	bl	8001d6c <BSP_IOEXPANDER_ITConfig>
      if(Io_Drv->Init(&Io_CompObj, Init) < 0)
 8001e42:	68a3      	ldr	r3, [r4, #8]
 8001e44:	4629      	mov	r1, r5
 8001e46:	4807      	ldr	r0, [pc, #28]	; (8001e64 <BSP_IO_Init+0x5c>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4798      	blx	r3
 8001e4c:	2800      	cmp	r0, #0
 8001e4e:	da05      	bge.n	8001e5c <BSP_IO_Init+0x54>
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8001e50:	f06f 0004 	mvn.w	r0, #4
}
 8001e54:	bd38      	pop	{r3, r4, r5, pc}
    ret = BSP_ERROR_WRONG_PARAM;
 8001e56:	f06f 0001 	mvn.w	r0, #1
 8001e5a:	e7fb      	b.n	8001e54 <BSP_IO_Init+0x4c>
 8001e5c:	2000      	movs	r0, #0
  return ret;
 8001e5e:	e7f9      	b.n	8001e54 <BSP_IO_Init+0x4c>
 8001e60:	20000c58 	.word	0x20000c58
 8001e64:	20001d90 	.word	0x20001d90

08001e68 <BSP_IO_Callback>:
}
 8001e68:	4770      	bx	lr

08001e6a <IO_EXTI_Callback>:
/**
  * @brief  IO EXTI touch detection callbacks.
  * @retval None
  */
static void IO_EXTI_Callback(void)
{
 8001e6a:	b508      	push	{r3, lr}
  BSP_IO_Callback(0);
 8001e6c:	2000      	movs	r0, #0
 8001e6e:	f7ff fffb 	bl	8001e68 <BSP_IO_Callback>
}
 8001e72:	bd08      	pop	{r3, pc}

08001e74 <BSP_LCD_GetPixelFormat>:
  */
int32_t BSP_LCD_GetPixelFormat(uint32_t Instance, uint32_t *PixelFormat)
{
  int32_t ret = BSP_ERROR_NONE;

  if(Instance >= LCD_INSTANCES_NBR)
 8001e74:	b918      	cbnz	r0, 8001e7e <BSP_LCD_GetPixelFormat+0xa>
    ret = BSP_ERROR_WRONG_PARAM;
  }
  else
  {
    /* Only RGB565 format is supported */
    *PixelFormat = Lcd_Ctx[Instance].PixelFormat;
 8001e76:	4b03      	ldr	r3, [pc, #12]	; (8001e84 <BSP_LCD_GetPixelFormat+0x10>)
 8001e78:	68db      	ldr	r3, [r3, #12]
 8001e7a:	600b      	str	r3, [r1, #0]
 8001e7c:	4770      	bx	lr
    ret = BSP_ERROR_WRONG_PARAM;
 8001e7e:	f06f 0001 	mvn.w	r0, #1
  }

  return ret;
}
 8001e82:	4770      	bx	lr
 8001e84:	20001e60 	.word	0x20001e60

08001e88 <BSP_LCD_SetActiveLayer>:
  */
int32_t BSP_LCD_SetActiveLayer(uint32_t Instance, uint32_t LayerIndex)
{
  int32_t ret = BSP_ERROR_NONE;

  if(Instance >= LCD_INSTANCES_NBR)
 8001e88:	b910      	cbnz	r0, 8001e90 <BSP_LCD_SetActiveLayer+0x8>
  {
    ret = BSP_ERROR_WRONG_PARAM;
  }
  else
  {
    Lcd_Ctx[Instance].ActiveLayer = LayerIndex;
 8001e8a:	4b03      	ldr	r3, [pc, #12]	; (8001e98 <BSP_LCD_SetActiveLayer+0x10>)
 8001e8c:	6099      	str	r1, [r3, #8]
 8001e8e:	4770      	bx	lr
    ret = BSP_ERROR_WRONG_PARAM;
 8001e90:	f06f 0001 	mvn.w	r0, #1
  }

  return ret;
}
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	20001e60 	.word	0x20001e60

08001e9c <BSP_LCD_GetXSize>:
  */
int32_t BSP_LCD_GetXSize(uint32_t Instance, uint32_t *XSize)
{
  int32_t ret = BSP_ERROR_NONE;

  if(Instance >= LCD_INSTANCES_NBR)
 8001e9c:	b918      	cbnz	r0, 8001ea6 <BSP_LCD_GetXSize+0xa>
  {
    ret = BSP_ERROR_WRONG_PARAM;
  }
  else
  {
    *XSize = Lcd_Ctx[Instance].XSize;
 8001e9e:	4b03      	ldr	r3, [pc, #12]	; (8001eac <BSP_LCD_GetXSize+0x10>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	600b      	str	r3, [r1, #0]
 8001ea4:	4770      	bx	lr
    ret = BSP_ERROR_WRONG_PARAM;
 8001ea6:	f06f 0001 	mvn.w	r0, #1
  }

  return ret;
}
 8001eaa:	4770      	bx	lr
 8001eac:	20001e60 	.word	0x20001e60

08001eb0 <BSP_LCD_GetYSize>:
  */
int32_t BSP_LCD_GetYSize(uint32_t Instance, uint32_t *YSize)
{
  int32_t ret = BSP_ERROR_NONE;

  if(Instance >= LCD_INSTANCES_NBR)
 8001eb0:	b918      	cbnz	r0, 8001eba <BSP_LCD_GetYSize+0xa>
  {
    ret = BSP_ERROR_WRONG_PARAM;
  }
  else
  {
    *YSize = Lcd_Ctx[Instance].YSize;
 8001eb2:	4b03      	ldr	r3, [pc, #12]	; (8001ec0 <BSP_LCD_GetYSize+0x10>)
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	600b      	str	r3, [r1, #0]
 8001eb8:	4770      	bx	lr
    ret = BSP_ERROR_WRONG_PARAM;
 8001eba:	f06f 0001 	mvn.w	r0, #1
  }

  return ret;
}
 8001ebe:	4770      	bx	lr
 8001ec0:	20001e60 	.word	0x20001e60

08001ec4 <BSP_LCD_ReadPixel>:
  * @param  Ypos Y position
  * @param  Color RGB pixel color
  * @retval BSP status.
  */
int32_t BSP_LCD_ReadPixel(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 8001ec4:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8001ec6:	2418      	movs	r4, #24
 8001ec8:	4e0a      	ldr	r6, [pc, #40]	; (8001ef4 <BSP_LCD_ReadPixel+0x30>)
 8001eca:	4d0b      	ldr	r5, [pc, #44]	; (8001ef8 <BSP_LCD_ReadPixel+0x34>)
 8001ecc:	2734      	movs	r7, #52	; 0x34
 8001ece:	4360      	muls	r0, r4
 8001ed0:	1834      	adds	r4, r6, r0
 8001ed2:	5830      	ldr	r0, [r6, r0]
 8001ed4:	68a4      	ldr	r4, [r4, #8]
 8001ed6:	fb00 1202 	mla	r2, r0, r2, r1
 8001eda:	fb07 5404 	mla	r4, r7, r4, r5
 8001ede:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8001ee0:	6de5      	ldr	r5, [r4, #92]	; 0x5c
 8001ee2:	b921      	cbnz	r1, 8001eee <BSP_LCD_ReadPixel+0x2a>
  {
    /* Read data value from SDRAM memory */
    *Color = *(__IO uint32_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (4U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos)));
 8001ee4:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  }
  else /* if((hlcd_ltdc.LayerCfg[layer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565) */
  {
    /* Read data value from SDRAM memory */
    *Color = *(__IO uint16_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (2U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos)));
 8001ee8:	601a      	str	r2, [r3, #0]
  }

  return BSP_ERROR_NONE;
}
 8001eea:	2000      	movs	r0, #0
 8001eec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    *Color = *(__IO uint16_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (2U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos)));
 8001eee:	f835 2012 	ldrh.w	r2, [r5, r2, lsl #1]
 8001ef2:	e7f9      	b.n	8001ee8 <BSP_LCD_ReadPixel+0x24>
 8001ef4:	20001e60 	.word	0x20001e60
 8001ef8:	20001db8 	.word	0x20001db8

08001efc <BSP_LCD_WritePixel>:
  * @param  Ypos Y position
  * @param  Color Pixel color
  * @retval BSP status
  */
int32_t BSP_LCD_WritePixel(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 8001efc:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8001efe:	2418      	movs	r4, #24
 8001f00:	4e0a      	ldr	r6, [pc, #40]	; (8001f2c <BSP_LCD_WritePixel+0x30>)
 8001f02:	4d0b      	ldr	r5, [pc, #44]	; (8001f30 <BSP_LCD_WritePixel+0x34>)
 8001f04:	2734      	movs	r7, #52	; 0x34
 8001f06:	4360      	muls	r0, r4
 8001f08:	1834      	adds	r4, r6, r0
 8001f0a:	5830      	ldr	r0, [r6, r0]
 8001f0c:	68a4      	ldr	r4, [r4, #8]
 8001f0e:	fb00 1202 	mla	r2, r0, r2, r1
 8001f12:	fb07 5404 	mla	r4, r7, r4, r5
 8001f16:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8001f18:	6de5      	ldr	r5, [r4, #92]	; 0x5c
 8001f1a:	b919      	cbnz	r1, 8001f24 <BSP_LCD_WritePixel+0x28>
  {
    /* Write data value to SDRAM memory */
    *(__IO uint32_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (4U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos))) = Color;
 8001f1c:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
    /* Write data value to SDRAM memory */
    *(__IO uint16_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (2U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos))) = Color;
  }

  return BSP_ERROR_NONE;
}
 8001f20:	2000      	movs	r0, #0
 8001f22:	bdf0      	pop	{r4, r5, r6, r7, pc}
    *(__IO uint16_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (2U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos))) = Color;
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	f825 3012 	strh.w	r3, [r5, r2, lsl #1]
 8001f2a:	e7f9      	b.n	8001f20 <BSP_LCD_WritePixel+0x24>
 8001f2c:	20001e60 	.word	0x20001e60
 8001f30:	20001db8 	.word	0x20001db8

08001f34 <BSP_LCD_FillRGBRect>:
{
 8001f34:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f38:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8001f3a:	461f      	mov	r7, r3
 8001f3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001f3e:	4682      	mov	sl, r0
 8001f40:	4689      	mov	r9, r1
 8001f42:	4614      	mov	r4, r2
 8001f44:	4416      	add	r6, r2
 8001f46:	eb03 0801 	add.w	r8, r3, r1
      pData += PixelFormatFactor;
 8001f4a:	f8df b02c 	ldr.w	fp, [pc, #44]	; 8001f78 <BSP_LCD_FillRGBRect+0x44>
  for(i = 0; i < Height; i++)
 8001f4e:	42b4      	cmp	r4, r6
 8001f50:	d00f      	beq.n	8001f72 <BSP_LCD_FillRGBRect+0x3e>
 8001f52:	464d      	mov	r5, r9
 8001f54:	e009      	b.n	8001f6a <BSP_LCD_FillRGBRect+0x36>
      BSP_LCD_WritePixel(Instance, Xpos + j, Ypos + i, color);
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	4629      	mov	r1, r5
 8001f5a:	4622      	mov	r2, r4
 8001f5c:	4650      	mov	r0, sl
 8001f5e:	f7ff ffcd 	bl	8001efc <BSP_LCD_WritePixel>
      pData += PixelFormatFactor;
 8001f62:	f8db 3000 	ldr.w	r3, [fp]
 8001f66:	3501      	adds	r5, #1
 8001f68:	441f      	add	r7, r3
    for(j = 0; j < Width; j++)
 8001f6a:	4545      	cmp	r5, r8
 8001f6c:	d1f3      	bne.n	8001f56 <BSP_LCD_FillRGBRect+0x22>
 8001f6e:	3401      	adds	r4, #1
 8001f70:	e7ed      	b.n	8001f4e <BSP_LCD_FillRGBRect+0x1a>
}
 8001f72:	2000      	movs	r0, #0
 8001f74:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001f78:	20000c68 	.word	0x20000c68

08001f7c <BSP_LCD_DrawBitmap>:
{
 8001f7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 8001f80:	7b1c      	ldrb	r4, [r3, #12]
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*PixelFormatFactor);
 8001f82:	f04f 0e34 	mov.w	lr, #52	; 0x34
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 8001f86:	7add      	ldrb	r5, [r3, #11]
{
 8001f88:	b085      	sub	sp, #20
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 8001f8a:	0424      	lsls	r4, r4, #16
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 8001f8c:	7d1e      	ldrb	r6, [r3, #20]
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8001f8e:	7ddf      	ldrb	r7, [r3, #23]
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 8001f90:	eb04 2405 	add.w	r4, r4, r5, lsl #8
 8001f94:	7a9d      	ldrb	r5, [r3, #10]
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 8001f96:	0436      	lsls	r6, r6, #16
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*PixelFormatFactor);
 8001f98:	f8df 8114 	ldr.w	r8, [pc, #276]	; 80020b0 <BSP_LCD_DrawBitmap+0x134>
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 8001f9c:	442c      	add	r4, r5
 8001f9e:	7b5d      	ldrb	r5, [r3, #13]
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*PixelFormatFactor);
 8001fa0:	f8df 9110 	ldr.w	r9, [pc, #272]	; 80020b4 <BSP_LCD_DrawBitmap+0x138>
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 8001fa4:	eb04 6405 	add.w	r4, r4, r5, lsl #24
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 8001fa8:	7cdd      	ldrb	r5, [r3, #19]
 8001faa:	eb06 2605 	add.w	r6, r6, r5, lsl #8
 8001fae:	7c9d      	ldrb	r5, [r3, #18]
 8001fb0:	442e      	add	r6, r5
 8001fb2:	7d5d      	ldrb	r5, [r3, #21]
 8001fb4:	eb06 6605 	add.w	r6, r6, r5, lsl #24
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8001fb8:	7e1d      	ldrb	r5, [r3, #24]
 8001fba:	042d      	lsls	r5, r5, #16
 8001fbc:	eb05 2507 	add.w	r5, r5, r7, lsl #8
 8001fc0:	7d9f      	ldrb	r7, [r3, #22]
 8001fc2:	443d      	add	r5, r7
 8001fc4:	7e5f      	ldrb	r7, [r3, #25]
 8001fc6:	eb05 6b07 	add.w	fp, r5, r7, lsl #24
  bit_pixel = (uint32_t)pBmp[28] + ((uint32_t)pBmp[29] << 8);
 8001fca:	7f5f      	ldrb	r7, [r3, #29]
 8001fcc:	7f1d      	ldrb	r5, [r3, #28]
 8001fce:	eb05 2507 	add.w	r5, r5, r7, lsl #8
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*PixelFormatFactor);
 8001fd2:	2718      	movs	r7, #24
 8001fd4:	4347      	muls	r7, r0
 8001fd6:	eb08 0c07 	add.w	ip, r8, r7
 8001fda:	f858 7007 	ldr.w	r7, [r8, r7]
 8001fde:	fb07 1202 	mla	r2, r7, r2, r1
 8001fe2:	4f30      	ldr	r7, [pc, #192]	; (80020a4 <BSP_LCD_DrawBitmap+0x128>)
 8001fe4:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8001fe8:	fb0e 7101 	mla	r1, lr, r1, r7
 8001fec:	f8d9 7000 	ldr.w	r7, [r9]
 8001ff0:	6dc9      	ldr	r1, [r1, #92]	; 0x5c
 8001ff2:	fb07 1702 	mla	r7, r7, r2, r1
  if ((bit_pixel/8U) == 4U)
 8001ff6:	f1a5 0220 	sub.w	r2, r5, #32
 8001ffa:	2a07      	cmp	r2, #7
 8001ffc:	d91a      	bls.n	8002034 <BSP_LCD_DrawBitmap+0xb8>
  else if ((bit_pixel/8U) == 2U)
 8001ffe:	f1a5 0210 	sub.w	r2, r5, #16
    input_color_mode = DMA2D_INPUT_RGB565;
 8002002:	2a07      	cmp	r2, #7
 8002004:	bf8c      	ite	hi
 8002006:	2201      	movhi	r2, #1
 8002008:	2202      	movls	r2, #2
  pbmp = pBmp + (index + (width * (height - 1U) * (bit_pixel/8U)));
 800200a:	08ed      	lsrs	r5, r5, #3
    input_color_mode = DMA2D_INPUT_ARGB8888;
 800200c:	9202      	str	r2, [sp, #8]
  pbmp = pBmp + (index + (width * (height - 1U) * (bit_pixel/8U)));
 800200e:	f10b 32ff 	add.w	r2, fp, #4294967295
  for(index=0; index < height; index++)
 8002012:	f04f 0a00 	mov.w	sl, #0
 8002016:	4375      	muls	r5, r6
  pbmp = pBmp + (index + (width * (height - 1U) * (bit_pixel/8U)));
 8002018:	fb05 4402 	mla	r4, r5, r2, r4
 800201c:	441c      	add	r4, r3
    pbmp -= width*(bit_pixel/8U);
 800201e:	426b      	negs	r3, r5
 8002020:	9303      	str	r3, [sp, #12]
  */
static void LL_ConvertLineToRGB(uint32_t Instance, uint32_t *pSrc, uint32_t *pDst, uint32_t xSize, uint32_t ColorMode)
{
  uint32_t output_color_mode;

  switch(Lcd_Ctx[Instance].PixelFormat)
 8002022:	2318      	movs	r3, #24
 8002024:	fb03 8800 	mla	r8, r3, r0, r8
  for(index=0; index < height; index++)
 8002028:	45da      	cmp	sl, fp
 800202a:	d105      	bne.n	8002038 <BSP_LCD_DrawBitmap+0xbc>
}
 800202c:	2000      	movs	r0, #0
 800202e:	b005      	add	sp, #20
 8002030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    input_color_mode = DMA2D_INPUT_ARGB8888;
 8002034:	2200      	movs	r2, #0
 8002036:	e7e8      	b.n	800200a <BSP_LCD_DrawBitmap+0x8e>
  switch(Lcd_Ctx[Instance].PixelFormat)
 8002038:	f8d8 300c 	ldr.w	r3, [r8, #12]
    output_color_mode = DMA2D_OUTPUT_ARGB8888; /* ARGB8888 */
    break;
  }

  /* Configure the DMA2D Mode, Color Mode and output offset */
  hlcd_dma2d.Init.Mode         = DMA2D_M2M_PFC;
 800203c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002040:	4d19      	ldr	r5, [pc, #100]	; (80020a8 <BSP_LCD_DrawBitmap+0x12c>)
    output_color_mode = DMA2D_OUTPUT_ARGB8888; /* ARGB8888 */
 8002042:	2b02      	cmp	r3, #2
  hlcd_dma2d.LayerCfg[1].InputOffset = 0;

  hlcd_dma2d.Instance = DMA2D;

  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hlcd_dma2d) == HAL_OK)
 8002044:	4628      	mov	r0, r5
    output_color_mode = DMA2D_OUTPUT_ARGB8888; /* ARGB8888 */
 8002046:	bf18      	it	ne
 8002048:	2300      	movne	r3, #0
  hlcd_dma2d.Init.ColorMode    = output_color_mode;
 800204a:	e9c5 2301 	strd	r2, r3, [r5, #4]
  hlcd_dma2d.LayerCfg[1].InputAlpha = 0xFF;
 800204e:	22ff      	movs	r2, #255	; 0xff
  hlcd_dma2d.Init.OutputOffset = 0;
 8002050:	2300      	movs	r3, #0
  hlcd_dma2d.LayerCfg[1].InputAlpha = 0xFF;
 8002052:	652a      	str	r2, [r5, #80]	; 0x50
  hlcd_dma2d.LayerCfg[1].InputColorMode = ColorMode;
 8002054:	9a02      	ldr	r2, [sp, #8]
  hlcd_dma2d.Init.OutputOffset = 0;
 8002056:	60eb      	str	r3, [r5, #12]
  hlcd_dma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8002058:	64eb      	str	r3, [r5, #76]	; 0x4c
  hlcd_dma2d.LayerCfg[1].InputOffset = 0;
 800205a:	e9c5 3211 	strd	r3, r2, [r5, #68]	; 0x44
  hlcd_dma2d.Instance = DMA2D;
 800205e:	4b13      	ldr	r3, [pc, #76]	; (80020ac <BSP_LCD_DrawBitmap+0x130>)
 8002060:	602b      	str	r3, [r5, #0]
  if(HAL_DMA2D_Init(&hlcd_dma2d) == HAL_OK)
 8002062:	f000 fedf 	bl	8002e24 <HAL_DMA2D_Init>
 8002066:	b988      	cbnz	r0, 800208c <BSP_LCD_DrawBitmap+0x110>
  {
    if(HAL_DMA2D_ConfigLayer(&hlcd_dma2d, 1) == HAL_OK)
 8002068:	2101      	movs	r1, #1
 800206a:	4628      	mov	r0, r5
 800206c:	f000 ffb2 	bl	8002fd4 <HAL_DMA2D_ConfigLayer>
 8002070:	b960      	cbnz	r0, 800208c <BSP_LCD_DrawBitmap+0x110>
    {
      if (HAL_DMA2D_Start(&hlcd_dma2d, (uint32_t)pSrc, (uint32_t)pDst, xSize, 1) == HAL_OK)
 8002072:	2301      	movs	r3, #1
 8002074:	463a      	mov	r2, r7
 8002076:	4621      	mov	r1, r4
 8002078:	4628      	mov	r0, r5
 800207a:	9300      	str	r3, [sp, #0]
 800207c:	4633      	mov	r3, r6
 800207e:	f000 ff0e 	bl	8002e9e <HAL_DMA2D_Start>
 8002082:	b918      	cbnz	r0, 800208c <BSP_LCD_DrawBitmap+0x110>
      {
        /* Polling For DMA transfer */
        (void)HAL_DMA2D_PollForTransfer(&hlcd_dma2d, 25);
 8002084:	2119      	movs	r1, #25
 8002086:	4628      	mov	r0, r5
 8002088:	f000 ff23 	bl	8002ed2 <HAL_DMA2D_PollForTransfer>
    Address+=  (Lcd_Ctx[Instance].XSize * PixelFormatFactor);
 800208c:	f8d8 3000 	ldr.w	r3, [r8]
  for(index=0; index < height; index++)
 8002090:	f10a 0a01 	add.w	sl, sl, #1
    Address+=  (Lcd_Ctx[Instance].XSize * PixelFormatFactor);
 8002094:	f8d9 2000 	ldr.w	r2, [r9]
 8002098:	fb02 7703 	mla	r7, r2, r3, r7
    pbmp -= width*(bit_pixel/8U);
 800209c:	9b03      	ldr	r3, [sp, #12]
 800209e:	441c      	add	r4, r3
 80020a0:	e7c2      	b.n	8002028 <BSP_LCD_DrawBitmap+0xac>
 80020a2:	bf00      	nop
 80020a4:	20001db8 	.word	0x20001db8
 80020a8:	20001e78 	.word	0x20001e78
 80020ac:	52001000 	.word	0x52001000
 80020b0:	20001e60 	.word	0x20001e60
 80020b4:	20000c68 	.word	0x20000c68

080020b8 <LL_FillBuffer.isra.0>:
static void LL_FillBuffer(uint32_t Instance, uint32_t LayerIndex, uint32_t *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t Color)
 80020b8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80020bc:	460d      	mov	r5, r1
 80020be:	461f      	mov	r7, r3
  switch(Lcd_Ctx[Instance].PixelFormat)
 80020c0:	4925      	ldr	r1, [pc, #148]	; (8002158 <LL_FillBuffer.isra.0+0xa0>)
 80020c2:	2318      	movs	r3, #24
static void LL_FillBuffer(uint32_t Instance, uint32_t LayerIndex, uint32_t *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t Color)
 80020c4:	4616      	mov	r6, r2
  switch(Lcd_Ctx[Instance].PixelFormat)
 80020c6:	fb03 1000 	mla	r0, r3, r0, r1
 80020ca:	68c1      	ldr	r1, [r0, #12]
 80020cc:	2902      	cmp	r1, #2
static void LL_FillBuffer(uint32_t Instance, uint32_t LayerIndex, uint32_t *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t Color)
 80020ce:	e9dd 2408 	ldrd	r2, r4, [sp, #32]
  switch(Lcd_Ctx[Instance].PixelFormat)
 80020d2:	d13c      	bne.n	800214e <LL_FillBuffer.isra.0+0x96>
    input_color = CONVERTRGB5652ARGB8888(Color);
 80020d4:	f3c4 20c4 	ubfx	r0, r4, #11, #5
 80020d8:	f240 230f 	movw	r3, #527	; 0x20f
 80020dc:	f004 0c1f 	and.w	ip, r4, #31
 80020e0:	4358      	muls	r0, r3
 80020e2:	fb03 f30c 	mul.w	r3, r3, ip
 80020e6:	3017      	adds	r0, #23
 80020e8:	3317      	adds	r3, #23
 80020ea:	0980      	lsrs	r0, r0, #6
 80020ec:	099b      	lsrs	r3, r3, #6
 80020ee:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80020f2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80020f6:	f3c4 1045 	ubfx	r0, r4, #5, #6
 80020fa:	f240 1403 	movw	r4, #259	; 0x103
 80020fe:	4344      	muls	r4, r0
 8002100:	3421      	adds	r4, #33	; 0x21
 8002102:	09a4      	lsrs	r4, r4, #6
 8002104:	ea43 2404 	orr.w	r4, r3, r4, lsl #8
  hlcd_dma2d.Init.Mode         = DMA2D_R2M;
 8002108:	f8df 8054 	ldr.w	r8, [pc, #84]	; 8002160 <LL_FillBuffer.isra.0+0xa8>
 800210c:	f44f 3340 	mov.w	r3, #196608	; 0x30000
  hlcd_dma2d.Init.ColorMode    = output_color_mode;
 8002110:	e9c8 3101 	strd	r3, r1, [r8, #4]
  hlcd_dma2d.Instance = DMA2D;
 8002114:	4b11      	ldr	r3, [pc, #68]	; (800215c <LL_FillBuffer.isra.0+0xa4>)
  if(HAL_DMA2D_Init(&hlcd_dma2d) == HAL_OK)
 8002116:	4640      	mov	r0, r8
  hlcd_dma2d.Init.OutputOffset = OffLine;
 8002118:	f8c8 200c 	str.w	r2, [r8, #12]
  hlcd_dma2d.Instance = DMA2D;
 800211c:	f8c8 3000 	str.w	r3, [r8]
  if(HAL_DMA2D_Init(&hlcd_dma2d) == HAL_OK)
 8002120:	f000 fe80 	bl	8002e24 <HAL_DMA2D_Init>
 8002124:	b9a8      	cbnz	r0, 8002152 <LL_FillBuffer.isra.0+0x9a>
    if(HAL_DMA2D_ConfigLayer(&hlcd_dma2d, 1) == HAL_OK)
 8002126:	2101      	movs	r1, #1
 8002128:	4640      	mov	r0, r8
 800212a:	f000 ff53 	bl	8002fd4 <HAL_DMA2D_ConfigLayer>
 800212e:	b980      	cbnz	r0, 8002152 <LL_FillBuffer.isra.0+0x9a>
      if (HAL_DMA2D_Start(&hlcd_dma2d, input_color, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8002130:	9700      	str	r7, [sp, #0]
 8002132:	4633      	mov	r3, r6
 8002134:	462a      	mov	r2, r5
 8002136:	4621      	mov	r1, r4
 8002138:	4640      	mov	r0, r8
 800213a:	f000 feb0 	bl	8002e9e <HAL_DMA2D_Start>
 800213e:	b940      	cbnz	r0, 8002152 <LL_FillBuffer.isra.0+0x9a>
        (void)HAL_DMA2D_PollForTransfer(&hlcd_dma2d, 25);
 8002140:	2119      	movs	r1, #25
 8002142:	4640      	mov	r0, r8
}
 8002144:	b002      	add	sp, #8
 8002146:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        (void)HAL_DMA2D_PollForTransfer(&hlcd_dma2d, 25);
 800214a:	f000 bec2 	b.w	8002ed2 <HAL_DMA2D_PollForTransfer>
    output_color_mode = DMA2D_OUTPUT_ARGB8888; /* ARGB8888 */
 800214e:	2100      	movs	r1, #0
 8002150:	e7da      	b.n	8002108 <LL_FillBuffer.isra.0+0x50>
}
 8002152:	b002      	add	sp, #8
 8002154:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002158:	20001e60 	.word	0x20001e60
 800215c:	52001000 	.word	0x52001000
 8002160:	20001e78 	.word	0x20001e78

08002164 <BSP_LCD_DrawHLine>:
{
 8002164:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002166:	461f      	mov	r7, r3
  Xaddress = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (PixelFormatFactor*((Lcd_Ctx[Instance].XSize*Ypos) + Xpos));
 8002168:	2318      	movs	r3, #24
 800216a:	4c0d      	ldr	r4, [pc, #52]	; (80021a0 <BSP_LCD_DrawHLine+0x3c>)
 800216c:	4343      	muls	r3, r0
 800216e:	18e5      	adds	r5, r4, r3
 8002170:	58e3      	ldr	r3, [r4, r3]
 8002172:	2434      	movs	r4, #52	; 0x34
 8002174:	fb03 1102 	mla	r1, r3, r2, r1
 8002178:	4b0a      	ldr	r3, [pc, #40]	; (80021a4 <BSP_LCD_DrawHLine+0x40>)
 800217a:	4a0b      	ldr	r2, [pc, #44]	; (80021a8 <BSP_LCD_DrawHLine+0x44>)
 800217c:	681e      	ldr	r6, [r3, #0]
 800217e:	68ab      	ldr	r3, [r5, #8]
 8002180:	fb04 2303 	mla	r3, r4, r3, r2
  LL_FillBuffer(Instance, Lcd_Ctx[Instance].ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, Color);
 8002184:	2400      	movs	r4, #0
 8002186:	463a      	mov	r2, r7
  Xaddress = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (PixelFormatFactor*((Lcd_Ctx[Instance].XSize*Ypos) + Xpos));
 8002188:	6ddd      	ldr	r5, [r3, #92]	; 0x5c
  LL_FillBuffer(Instance, Lcd_Ctx[Instance].ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, Color);
 800218a:	9b08      	ldr	r3, [sp, #32]
 800218c:	9400      	str	r4, [sp, #0]
 800218e:	9301      	str	r3, [sp, #4]
 8002190:	2301      	movs	r3, #1
 8002192:	fb06 5101 	mla	r1, r6, r1, r5
 8002196:	f7ff ff8f 	bl	80020b8 <LL_FillBuffer.isra.0>
}
 800219a:	4620      	mov	r0, r4
 800219c:	b003      	add	sp, #12
 800219e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021a0:	20001e60 	.word	0x20001e60
 80021a4:	20000c68 	.word	0x20000c68
 80021a8:	20001db8 	.word	0x20001db8

080021ac <BSP_LCD_DrawVLine>:
{
 80021ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (PixelFormatFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 80021ae:	2418      	movs	r4, #24
 80021b0:	4d0c      	ldr	r5, [pc, #48]	; (80021e4 <BSP_LCD_DrawVLine+0x38>)
 80021b2:	4344      	muls	r4, r0
 80021b4:	192f      	adds	r7, r5, r4
 80021b6:	592c      	ldr	r4, [r5, r4]
 80021b8:	4d0b      	ldr	r5, [pc, #44]	; (80021e8 <BSP_LCD_DrawVLine+0x3c>)
 80021ba:	fb02 1104 	mla	r1, r2, r4, r1
 80021be:	4a0b      	ldr	r2, [pc, #44]	; (80021ec <BSP_LCD_DrawVLine+0x40>)
  LL_FillBuffer(Instance, Lcd_Ctx[Instance].ActiveLayer, (uint32_t *)Xaddress, 1, Length, (Lcd_Ctx[Instance].XSize - 1U), Color);
 80021c0:	3c01      	subs	r4, #1
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (PixelFormatFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 80021c2:	6816      	ldr	r6, [r2, #0]
 80021c4:	68ba      	ldr	r2, [r7, #8]
 80021c6:	2734      	movs	r7, #52	; 0x34
 80021c8:	fb07 5202 	mla	r2, r7, r2, r5
 80021cc:	6dd5      	ldr	r5, [r2, #92]	; 0x5c
  LL_FillBuffer(Instance, Lcd_Ctx[Instance].ActiveLayer, (uint32_t *)Xaddress, 1, Length, (Lcd_Ctx[Instance].XSize - 1U), Color);
 80021ce:	9a08      	ldr	r2, [sp, #32]
 80021d0:	9400      	str	r4, [sp, #0]
 80021d2:	9201      	str	r2, [sp, #4]
 80021d4:	2201      	movs	r2, #1
 80021d6:	fb06 5101 	mla	r1, r6, r1, r5
 80021da:	f7ff ff6d 	bl	80020b8 <LL_FillBuffer.isra.0>
}
 80021de:	2000      	movs	r0, #0
 80021e0:	b003      	add	sp, #12
 80021e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021e4:	20001e60 	.word	0x20001e60
 80021e8:	20001db8 	.word	0x20001db8
 80021ec:	20000c68 	.word	0x20000c68

080021f0 <BSP_LCD_FillRect>:
{
 80021f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80021f2:	461c      	mov	r4, r3
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (PixelFormatFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 80021f4:	2318      	movs	r3, #24
 80021f6:	4d0d      	ldr	r5, [pc, #52]	; (800222c <BSP_LCD_FillRect+0x3c>)
 80021f8:	4343      	muls	r3, r0
 80021fa:	18ef      	adds	r7, r5, r3
 80021fc:	58eb      	ldr	r3, [r5, r3]
 80021fe:	4d0c      	ldr	r5, [pc, #48]	; (8002230 <BSP_LCD_FillRect+0x40>)
 8002200:	fb02 1103 	mla	r1, r2, r3, r1
 8002204:	4a0b      	ldr	r2, [pc, #44]	; (8002234 <BSP_LCD_FillRect+0x44>)
  LL_FillBuffer(Instance, Lcd_Ctx[Instance].ActiveLayer, (uint32_t *)Xaddress, Width, Height, (Lcd_Ctx[Instance].XSize - Width), Color);
 8002206:	1b1b      	subs	r3, r3, r4
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (PixelFormatFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 8002208:	6816      	ldr	r6, [r2, #0]
 800220a:	68ba      	ldr	r2, [r7, #8]
 800220c:	2734      	movs	r7, #52	; 0x34
 800220e:	fb07 5202 	mla	r2, r7, r2, r5
 8002212:	6dd5      	ldr	r5, [r2, #92]	; 0x5c
  LL_FillBuffer(Instance, Lcd_Ctx[Instance].ActiveLayer, (uint32_t *)Xaddress, Width, Height, (Lcd_Ctx[Instance].XSize - Width), Color);
 8002214:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002216:	9300      	str	r3, [sp, #0]
 8002218:	9201      	str	r2, [sp, #4]
 800221a:	4622      	mov	r2, r4
 800221c:	9b08      	ldr	r3, [sp, #32]
 800221e:	fb06 5101 	mla	r1, r6, r1, r5
 8002222:	f7ff ff49 	bl	80020b8 <LL_FillBuffer.isra.0>
}
 8002226:	2000      	movs	r0, #0
 8002228:	b003      	add	sp, #12
 800222a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800222c:	20001e60 	.word	0x20001e60
 8002230:	20001db8 	.word	0x20001db8
 8002234:	20000c68 	.word	0x20000c68

08002238 <BSP_LCD_Reset>:
  LCD_RESET_GPIO_CLK_ENABLE();
 8002238:	4b17      	ldr	r3, [pc, #92]	; (8002298 <BSP_LCD_Reset+0x60>)
 800223a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800223e:	f042 0201 	orr.w	r2, r2, #1
{
 8002242:	b5f0      	push	{r4, r5, r6, r7, lr}
  LCD_RESET_GPIO_CLK_ENABLE();
 8002244:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
{
 8002248:	b087      	sub	sp, #28
  LCD_RESET_GPIO_CLK_ENABLE();
 800224a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800224e:	2504      	movs	r5, #4
  HAL_GPIO_Init(LCD_RESET_GPIO_PORT , &gpio_init_structure);
 8002250:	4c12      	ldr	r4, [pc, #72]	; (800229c <BSP_LCD_Reset+0x64>)
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002252:	2601      	movs	r6, #1
  LCD_RESET_GPIO_CLK_ENABLE();
 8002254:	f003 0301 	and.w	r3, r3, #1
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002258:	2700      	movs	r7, #0
  HAL_GPIO_Init(LCD_RESET_GPIO_PORT , &gpio_init_structure);
 800225a:	eb0d 0105 	add.w	r1, sp, r5
 800225e:	4620      	mov	r0, r4
  LCD_RESET_GPIO_CLK_ENABLE();
 8002260:	9300      	str	r3, [sp, #0]
 8002262:	9b00      	ldr	r3, [sp, #0]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002264:	2303      	movs	r3, #3
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002266:	e9cd 5601 	strd	r5, r6, [sp, #4]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800226a:	e9cd 7303 	strd	r7, r3, [sp, #12]
  HAL_GPIO_Init(LCD_RESET_GPIO_PORT , &gpio_init_structure);
 800226e:	f000 ff21 	bl	80030b4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LCD_RESET_GPIO_PORT , LCD_RESET_PIN, GPIO_PIN_RESET);
 8002272:	463a      	mov	r2, r7
 8002274:	4629      	mov	r1, r5
 8002276:	4620      	mov	r0, r4
 8002278:	f001 f8aa 	bl	80033d0 <HAL_GPIO_WritePin>
  HAL_Delay(20);/* wait 20 ms */
 800227c:	2014      	movs	r0, #20
 800227e:	f000 fcb7 	bl	8002bf0 <HAL_Delay>
  HAL_GPIO_WritePin(LCD_RESET_GPIO_PORT , LCD_RESET_PIN, GPIO_PIN_SET);/* Deactivate XRES */
 8002282:	4632      	mov	r2, r6
 8002284:	4629      	mov	r1, r5
 8002286:	4620      	mov	r0, r4
 8002288:	f001 f8a2 	bl	80033d0 <HAL_GPIO_WritePin>
  HAL_Delay(10);/* Wait for 10ms after releasing XRES before sending commands */
 800228c:	200a      	movs	r0, #10
 800228e:	f000 fcaf 	bl	8002bf0 <HAL_Delay>
}
 8002292:	b007      	add	sp, #28
 8002294:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002296:	bf00      	nop
 8002298:	58024400 	.word	0x58024400
 800229c:	58020000 	.word	0x58020000

080022a0 <MX_LTDC_Init>:
  hltdc->Instance                = LTDC;
 80022a0:	2200      	movs	r2, #0
 80022a2:	4911      	ldr	r1, [pc, #68]	; (80022e8 <MX_LTDC_Init+0x48>)
  hltdc->Init.HorizontalSync     = (AMPIRE640480_HSYNC - 1);
 80022a4:	f04f 0c1d 	mov.w	ip, #29
  hltdc->Init.DEPolarity         = LTDC_DEPOLARITY_AL;
 80022a8:	6102      	str	r2, [r0, #16]
  hltdc->Instance                = LTDC;
 80022aa:	e9c0 1200 	strd	r1, r2, [r0]
  hltdc->Init.VSPolarity         = LTDC_VSPOLARITY_AL;
 80022ae:	e9c0 2202 	strd	r2, r2, [r0, #8]
  hltdc->Init.HorizontalSync     = (AMPIRE640480_HSYNC - 1);
 80022b2:	2202      	movs	r2, #2
  hltdc->Init.AccumulatedHBP     = (AMPIRE640480_HSYNC + AMPIRE640480_HBP - 1);
 80022b4:	218f      	movs	r1, #143	; 0x8f
  hltdc->Init.HorizontalSync     = (AMPIRE640480_HSYNC - 1);
 80022b6:	e9c0 c205 	strd	ip, r2, [r0, #20]
  hltdc->Init.AccumulatedHBP     = (AMPIRE640480_HSYNC + AMPIRE640480_HBP - 1);
 80022ba:	2222      	movs	r2, #34	; 0x22
  hltdc->Init.AccumulatedActiveW = (AMPIRE640480_WIDTH + AMPIRE640480_HSYNC + AMPIRE640480_HBP - 1);
 80022bc:	f240 3c0f 	movw	ip, #783	; 0x30f
  hltdc->Init.AccumulatedHBP     = (AMPIRE640480_HSYNC + AMPIRE640480_HBP - 1);
 80022c0:	e9c0 1207 	strd	r1, r2, [r0, #28]
  hltdc->Init.AccumulatedActiveW = (AMPIRE640480_WIDTH + AMPIRE640480_HSYNC + AMPIRE640480_HBP - 1);
 80022c4:	f240 2202 	movw	r2, #514	; 0x202
  hltdc->Init.TotalWidth         = (AMPIRE640480_WIDTH + AMPIRE640480_HSYNC + AMPIRE640480_HBP + AMPIRE640480_HFP - 1);
 80022c8:	f240 311f 	movw	r1, #799	; 0x31f
  hltdc->Init.AccumulatedActiveW = (AMPIRE640480_WIDTH + AMPIRE640480_HSYNC + AMPIRE640480_HBP - 1);
 80022cc:	e9c0 c209 	strd	ip, r2, [r0, #36]	; 0x24
  hltdc->Init.TotalWidth         = (AMPIRE640480_WIDTH + AMPIRE640480_HSYNC + AMPIRE640480_HBP + AMPIRE640480_HFP - 1);
 80022d0:	f44f 7203 	mov.w	r2, #524	; 0x20c
 80022d4:	e9c0 120b 	strd	r1, r2, [r0, #44]	; 0x2c
  hltdc->Init.TotalHeigh         = (AMPIRE640480_HEIGHT + AMPIRE640480_VSYNC + AMPIRE640480_VBP + AMPIRE640480_VFP - 1);
 80022d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022dc:	8682      	strh	r2, [r0, #52]	; 0x34
  hltdc->Init.Backcolor.Green = 0xFF;
 80022de:	f880 2036 	strb.w	r2, [r0, #54]	; 0x36
  return HAL_LTDC_Init(hltdc);
 80022e2:	f001 bf7b 	b.w	80041dc <HAL_LTDC_Init>
 80022e6:	bf00      	nop
 80022e8:	50001000 	.word	0x50001000

080022ec <MX_LTDC_ConfigLayer>:
{
 80022ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  pLayerCfg.PixelFormat = Config->PixelFormat;
 80022ee:	6915      	ldr	r5, [r2, #16]
{
 80022f0:	b08f      	sub	sp, #60	; 0x3c
  pLayerCfg.WindowX0 = Config->X0;
 80022f2:	6817      	ldr	r7, [r2, #0]
  pLayerCfg.Alpha0 = 0;
 80022f4:	f04f 0cff 	mov.w	ip, #255	; 0xff
  pLayerCfg.WindowY0 = Config->Y0;
 80022f8:	6896      	ldr	r6, [r2, #8]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80022fa:	f44f 6ec0 	mov.w	lr, #1536	; 0x600
  pLayerCfg.WindowX1 = Config->X1;
 80022fe:	6854      	ldr	r4, [r2, #4]
  pLayerCfg.WindowY1 = Config->Y1;
 8002300:	68d3      	ldr	r3, [r2, #12]
  pLayerCfg.PixelFormat = Config->PixelFormat;
 8002302:	9505      	str	r5, [sp, #20]
  pLayerCfg.Alpha0 = 0;
 8002304:	2500      	movs	r5, #0
  pLayerCfg.FBStartAdress = Config->Address;
 8002306:	6952      	ldr	r2, [r2, #20]
  pLayerCfg.WindowX1 = Config->X1;
 8002308:	9402      	str	r4, [sp, #8]
  pLayerCfg.ImageWidth = (Config->X1 - Config->X0);
 800230a:	1be4      	subs	r4, r4, r7
  pLayerCfg.WindowY1 = Config->Y1;
 800230c:	9304      	str	r3, [sp, #16]
  pLayerCfg.ImageHeight = (Config->Y1 - Config->Y0);
 800230e:	1b9b      	subs	r3, r3, r6
  pLayerCfg.FBStartAdress = Config->Address;
 8002310:	920a      	str	r2, [sp, #40]	; 0x28
  return HAL_LTDC_ConfigLayer(hltdc, &pLayerCfg, LayerIndex);
 8002312:	460a      	mov	r2, r1
 8002314:	a901      	add	r1, sp, #4
  pLayerCfg.WindowX0 = Config->X0;
 8002316:	9701      	str	r7, [sp, #4]
  pLayerCfg.WindowY0 = Config->Y0;
 8002318:	9603      	str	r6, [sp, #12]
  pLayerCfg.ImageWidth = (Config->X1 - Config->X0);
 800231a:	940b      	str	r4, [sp, #44]	; 0x2c
  pLayerCfg.ImageHeight = (Config->Y1 - Config->Y0);
 800231c:	930c      	str	r3, [sp, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 800231e:	f8ad 5034 	strh.w	r5, [sp, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 8002322:	f88d 5036 	strb.w	r5, [sp, #54]	; 0x36
  pLayerCfg.Alpha0 = 0;
 8002326:	e9cd c506 	strd	ip, r5, [sp, #24]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800232a:	f04f 0c07 	mov.w	ip, #7
 800232e:	e9cd ec08 	strd	lr, ip, [sp, #32]
  return HAL_LTDC_ConfigLayer(hltdc, &pLayerCfg, LayerIndex);
 8002332:	f001 ffbf 	bl	80042b4 <HAL_LTDC_ConfigLayer>
}
 8002336:	b00f      	add	sp, #60	; 0x3c
 8002338:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800233c <BSP_LCD_InitEx>:
{
 800233c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if((Orientation > LCD_ORIENTATION_LANDSCAPE) || (Instance >= LCD_INSTANCES_NBR))
 8002340:	2901      	cmp	r1, #1
{
 8002342:	b0ab      	sub	sp, #172	; 0xac
 8002344:	4607      	mov	r7, r0
 8002346:	4699      	mov	r9, r3
 8002348:	f8dd 80d0 	ldr.w	r8, [sp, #208]	; 0xd0
  if((Orientation > LCD_ORIENTATION_LANDSCAPE) || (Instance >= LCD_INSTANCES_NBR))
 800234c:	f200 812a 	bhi.w	80025a4 <BSP_LCD_InitEx+0x268>
 8002350:	2800      	cmp	r0, #0
 8002352:	f040 8127 	bne.w	80025a4 <BSP_LCD_InitEx+0x268>
    switch(PixelFormat)
 8002356:	2a02      	cmp	r2, #2
  LCD_DISP_EN_GPIO_CLK_ENABLE();
 8002358:	4c94      	ldr	r4, [pc, #592]	; (80025ac <BSP_LCD_InitEx+0x270>)
 800235a:	4b95      	ldr	r3, [pc, #596]	; (80025b0 <BSP_LCD_InitEx+0x274>)
    BSP_LCD_Reset(Instance);
 800235c:	f04f 0000 	mov.w	r0, #0
      PixelFormatFactor = 4U;
 8002360:	bf18      	it	ne
 8002362:	2104      	movne	r1, #4
    Lcd_Ctx[Instance].PixelFormat = PixelFormat;
 8002364:	4d93      	ldr	r5, [pc, #588]	; (80025b4 <BSP_LCD_InitEx+0x278>)
      PixelFormatFactor = 2U;
 8002366:	bf06      	itte	eq
 8002368:	601a      	streq	r2, [r3, #0]
      ltdc_pixel_format = LTDC_PIXEL_FORMAT_RGB565;
 800236a:	4617      	moveq	r7, r2
      PixelFormatFactor = 4U;
 800236c:	6019      	strne	r1, [r3, #0]
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 800236e:	f04f 0b80 	mov.w	fp, #128	; 0x80
    Lcd_Ctx[Instance].PixelFormat = PixelFormat;
 8002372:	60ea      	str	r2, [r5, #12]
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8002374:	f04f 0a01 	mov.w	sl, #1
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8002378:	2602      	movs	r6, #2
    Lcd_Ctx[Instance].YSize  = Height;
 800237a:	e9c5 9800 	strd	r9, r8, [r5]
    BSP_LCD_Reset(Instance);
 800237e:	f7ff ff5b 	bl	8002238 <BSP_LCD_Reset>
  LCD_DISP_EN_GPIO_CLK_ENABLE();
 8002382:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
  HAL_GPIO_Init(LCD_DISP_EN_GPIO_PORT, &gpio_init_structure);
 8002386:	eb0d 010b 	add.w	r1, sp, fp
 800238a:	488b      	ldr	r0, [pc, #556]	; (80025b8 <BSP_LCD_InitEx+0x27c>)
  LCD_DISP_EN_GPIO_CLK_ENABLE();
 800238c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002390:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8002394:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8002398:	9623      	str	r6, [sp, #140]	; 0x8c
  LCD_DISP_EN_GPIO_CLK_ENABLE();
 800239a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800239e:	9308      	str	r3, [sp, #32]
 80023a0:	9b08      	ldr	r3, [sp, #32]
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 80023a2:	e9cd ba20 	strd	fp, sl, [sp, #128]	; 0x80
  HAL_GPIO_Init(LCD_DISP_EN_GPIO_PORT, &gpio_init_structure);
 80023a6:	f000 fe85 	bl	80030b4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LCD_DISP_EN_GPIO_PORT, LCD_DISP_EN_PIN, GPIO_PIN_SET);
 80023aa:	4652      	mov	r2, sl
 80023ac:	4659      	mov	r1, fp
 80023ae:	4882      	ldr	r0, [pc, #520]	; (80025b8 <BSP_LCD_InitEx+0x27c>)
 80023b0:	f001 f80e 	bl	80033d0 <HAL_GPIO_WritePin>
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 80023b4:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;
 80023b8:	f04f 0b40 	mov.w	fp, #64	; 0x40
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 80023bc:	a920      	add	r1, sp, #128	; 0x80
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 80023be:	ea43 030a 	orr.w	r3, r3, sl
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 80023c2:	487e      	ldr	r0, [pc, #504]	; (80025bc <BSP_LCD_InitEx+0x280>)
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 80023c4:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 80023c8:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 80023cc:	9623      	str	r6, [sp, #140]	; 0x8c
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 80023ce:	ea03 030a 	and.w	r3, r3, sl
 80023d2:	9309      	str	r3, [sp, #36]	; 0x24
 80023d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 80023d6:	e9cd ba20 	strd	fp, sl, [sp, #128]	; 0x80
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 80023da:	f000 fe6b 	bl	80030b4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 80023de:	4652      	mov	r2, sl
 80023e0:	4659      	mov	r1, fp
 80023e2:	4876      	ldr	r0, [pc, #472]	; (80025bc <BSP_LCD_InitEx+0x280>)
 80023e4:	f000 fff4 	bl	80033d0 <HAL_GPIO_WritePin>
    hlcd_ltdc.Instance = LTDC;
 80023e8:	4a75      	ldr	r2, [pc, #468]	; (80025c0 <BSP_LCD_InitEx+0x284>)
 80023ea:	4b76      	ldr	r3, [pc, #472]	; (80025c4 <BSP_LCD_InitEx+0x288>)
    gpio_init_structure.Pin       = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
    gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
    gpio_init_structure.Pull      = GPIO_NOPULL;
    gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
    gpio_init_structure.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 80023ec:	a920      	add	r1, sp, #128	; 0x80
    hlcd_dma2d.Instance = DMA2D;
 80023ee:	f8df b1e8 	ldr.w	fp, [pc, #488]	; 80025d8 <BSP_LCD_InitEx+0x29c>
    hlcd_ltdc.Instance = LTDC;
 80023f2:	601a      	str	r2, [r3, #0]
    __HAL_RCC_LTDC_CLK_ENABLE();
 80023f4:	f8d4 30e4 	ldr.w	r3, [r4, #228]	; 0xe4
    hlcd_dma2d.Instance = DMA2D;
 80023f8:	f8df a1e0 	ldr.w	sl, [pc, #480]	; 80025dc <BSP_LCD_InitEx+0x2a0>
    __HAL_RCC_LTDC_CLK_ENABLE();
 80023fc:	f043 0308 	orr.w	r3, r3, #8
    HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 8002400:	4871      	ldr	r0, [pc, #452]	; (80025c8 <BSP_LCD_InitEx+0x28c>)
    hlcd_dma2d.Instance = DMA2D;
 8002402:	f8cb a000 	str.w	sl, [fp]
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002406:	f8c4 30e4 	str.w	r3, [r4, #228]	; 0xe4
 800240a:	f8d4 30e4 	ldr.w	r3, [r4, #228]	; 0xe4
 800240e:	f003 0308 	and.w	r3, r3, #8
 8002412:	9304      	str	r3, [sp, #16]
 8002414:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002416:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 800241a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800241e:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8002422:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8002426:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800242a:	9305      	str	r3, [sp, #20]
 800242c:	9b05      	ldr	r3, [sp, #20]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 800242e:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8002432:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002436:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 800243a:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 800243e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002442:	9306      	str	r3, [sp, #24]
 8002444:	9b06      	ldr	r3, [sp, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8002446:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 800244a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800244e:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8002452:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8002456:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800245a:	9307      	str	r3, [sp, #28]
 800245c:	9b07      	ldr	r3, [sp, #28]
    gpio_init_structure.Pin       = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 800245e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
    gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002462:	e9cd 3620 	strd	r3, r6, [sp, #128]	; 0x80
    gpio_init_structure.Pull      = GPIO_NOPULL;
 8002466:	2300      	movs	r3, #0
    gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8002468:	e9cd 3622 	strd	r3, r6, [sp, #136]	; 0x88
    gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 800246c:	260e      	movs	r6, #14
 800246e:	9624      	str	r6, [sp, #144]	; 0x90
    HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 8002470:	f000 fe20 	bl	80030b4 <HAL_GPIO_Init>

    /* GPIOJ configuration */
    gpio_init_structure.Pin      = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 8002474:	f64f 73ff 	movw	r3, #65535	; 0xffff
                                  GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | \
                                  GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
                                  GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
    gpio_init_structure.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOJ, &gpio_init_structure);
 8002478:	a920      	add	r1, sp, #128	; 0x80
 800247a:	4854      	ldr	r0, [pc, #336]	; (80025cc <BSP_LCD_InitEx+0x290>)
    gpio_init_structure.Pin      = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 800247c:	9320      	str	r3, [sp, #128]	; 0x80
    gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 800247e:	9624      	str	r6, [sp, #144]	; 0x90
    HAL_GPIO_Init(GPIOJ, &gpio_init_structure);
 8002480:	f000 fe18 	bl	80030b4 <HAL_GPIO_Init>
    /* GPIOK configuration */
    gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 8002484:	23ff      	movs	r3, #255	; 0xff
                                    GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
    gpio_init_structure.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 8002486:	a920      	add	r1, sp, #128	; 0x80
 8002488:	484b      	ldr	r0, [pc, #300]	; (80025b8 <BSP_LCD_InitEx+0x27c>)
    gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 800248a:	9320      	str	r3, [sp, #128]	; 0x80
    gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 800248c:	9624      	str	r6, [sp, #144]	; 0x90
    HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 800248e:	f000 fe11 	bl	80030b4 <HAL_GPIO_Init>


    /** Toggle Sw reset of LTDC IP */
    __HAL_RCC_LTDC_FORCE_RESET();
 8002492:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8002496:	f043 0308 	orr.w	r3, r3, #8
 800249a:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
    __HAL_RCC_LTDC_RELEASE_RESET();
 800249e:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 80024a2:	f023 0308 	bic.w	r3, r3, #8
 80024a6:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  * @param  hdma2d  DMA2D handle
  * @retval None
  */
static void DMA2D_MspInit(DMA2D_HandleTypeDef *hdma2d)
{
  if(hdma2d->Instance == DMA2D)
 80024aa:	f8db 3000 	ldr.w	r3, [fp]
 80024ae:	4553      	cmp	r3, sl
 80024b0:	d113      	bne.n	80024da <BSP_LCD_InitEx+0x19e>
  {
    /** Enable the DMA2D clock */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80024b2:	f8d4 30d4 	ldr.w	r3, [r4, #212]	; 0xd4
 80024b6:	f043 0310 	orr.w	r3, r3, #16
 80024ba:	f8c4 30d4 	str.w	r3, [r4, #212]	; 0xd4
 80024be:	f8d4 30d4 	ldr.w	r3, [r4, #212]	; 0xd4
 80024c2:	f003 0310 	and.w	r3, r3, #16
 80024c6:	9303      	str	r3, [sp, #12]
 80024c8:	9b03      	ldr	r3, [sp, #12]

    /** Toggle Sw reset of DMA2D IP */
    __HAL_RCC_DMA2D_FORCE_RESET();
 80024ca:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80024cc:	f043 0310 	orr.w	r3, r3, #16
 80024d0:	67e3      	str	r3, [r4, #124]	; 0x7c
    __HAL_RCC_DMA2D_RELEASE_RESET();
 80024d2:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80024d4:	f023 0310 	bic.w	r3, r3, #16
 80024d8:	67e3      	str	r3, [r4, #124]	; 0x7c
      io_comp_ctx_2.Init    = BSP_I2C1_Init;
 80024da:	4e3d      	ldr	r6, [pc, #244]	; (80025d0 <BSP_LCD_InitEx+0x294>)
      io_comp_ctx_2.Address = TS_EXC7200_I2C_ADDRESS;
 80024dc:	2308      	movs	r3, #8
      io_comp_ctx_2.ReadReg = BSP_I2C1_ReadReg;
 80024de:	4c3d      	ldr	r4, [pc, #244]	; (80025d4 <BSP_LCD_InitEx+0x298>)
      if(EXC7200_RegisterBusIO(&ts_comp_obj_2, &io_comp_ctx_2) < 0)
 80024e0:	a910      	add	r1, sp, #64	; 0x40
 80024e2:	a820      	add	r0, sp, #128	; 0x80
      io_comp_ctx_2.Init    = BSP_I2C1_Init;
 80024e4:	9610      	str	r6, [sp, #64]	; 0x40
      io_comp_ctx_2.ReadReg = BSP_I2C1_ReadReg;
 80024e6:	9414      	str	r4, [sp, #80]	; 0x50
 80024e8:	46b2      	mov	sl, r6
      io_comp_ctx_2.Address = TS_EXC7200_I2C_ADDRESS;
 80024ea:	f8ad 3048 	strh.w	r3, [sp, #72]	; 0x48
      if(EXC7200_RegisterBusIO(&ts_comp_obj_2, &io_comp_ctx_2) < 0)
 80024ee:	f7fe f9df 	bl	80008b0 <EXC7200_RegisterBusIO>
 80024f2:	2800      	cmp	r0, #0
 80024f4:	4626      	mov	r6, r4
 80024f6:	db13      	blt.n	8002520 <BSP_LCD_InitEx+0x1e4>
      else if(EXC7200_ReadID(&ts_comp_obj_2, &exc7200_id) < 0)
 80024f8:	a902      	add	r1, sp, #8
 80024fa:	a820      	add	r0, sp, #128	; 0x80
 80024fc:	f7fe f985 	bl	800080a <EXC7200_ReadID>
 8002500:	2800      	cmp	r0, #0
 8002502:	db0d      	blt.n	8002520 <BSP_LCD_InitEx+0x1e4>
        if(exc7200_id != EXC7200_ID)
 8002504:	9b02      	ldr	r3, [sp, #8]
 8002506:	f5b3 4fe4 	cmp.w	r3, #29184	; 0x7200
 800250a:	d11a      	bne.n	8002542 <BSP_LCD_InitEx+0x206>
        if(MX_LTDC_ClockConfig(&hlcd_ltdc) != HAL_OK)
 800250c:	482d      	ldr	r0, [pc, #180]	; (80025c4 <BSP_LCD_InitEx+0x288>)
 800250e:	f7fe f8f5 	bl	80006fc <MX_LTDC_ClockConfig>
 8002512:	b338      	cbz	r0, 8002564 <BSP_LCD_InitEx+0x228>
          ret = BSP_ERROR_PERIPH_FAILURE;
 8002514:	f06f 0403 	mvn.w	r4, #3
}
 8002518:	4620      	mov	r0, r4
 800251a:	b02b      	add	sp, #172	; 0xac
 800251c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8002520:	f06f 0404 	mvn.w	r4, #4
        io_comp_ctx.Address = TS_TS3510_I2C_ADDRESS;
 8002524:	2380      	movs	r3, #128	; 0x80
        if(TS3510_RegisterBusIO(&ts_comp_obj, &io_comp_ctx) < 0)
 8002526:	a90a      	add	r1, sp, #40	; 0x28
 8002528:	a816      	add	r0, sp, #88	; 0x58
        io_comp_ctx.Init    = BSP_I2C1_Init;
 800252a:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
        io_comp_ctx.ReadReg = BSP_I2C1_ReadReg;
 800252e:	960e      	str	r6, [sp, #56]	; 0x38
        io_comp_ctx.Address = TS_TS3510_I2C_ADDRESS;
 8002530:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
        if(TS3510_RegisterBusIO(&ts_comp_obj, &io_comp_ctx) < 0)
 8002534:	f7ff f936 	bl	80017a4 <TS3510_RegisterBusIO>
 8002538:	2800      	cmp	r0, #0
 800253a:	da05      	bge.n	8002548 <BSP_LCD_InitEx+0x20c>
          ret = BSP_ERROR_COMPONENT_FAILURE;
 800253c:	f06f 0404 	mvn.w	r4, #4
 8002540:	e7ea      	b.n	8002518 <BSP_LCD_InitEx+0x1dc>
          ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8002542:	f06f 0406 	mvn.w	r4, #6
 8002546:	e7ed      	b.n	8002524 <BSP_LCD_InitEx+0x1e8>
        else if(TS3510_ReadID(&ts_comp_obj, &ts3510_id) < 0)
 8002548:	a901      	add	r1, sp, #4
 800254a:	a816      	add	r0, sp, #88	; 0x58
 800254c:	f7ff f898 	bl	8001680 <TS3510_ReadID>
 8002550:	2800      	cmp	r0, #0
 8002552:	dbf3      	blt.n	800253c <BSP_LCD_InitEx+0x200>
            ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8002554:	9a01      	ldr	r2, [sp, #4]
 8002556:	f243 5310 	movw	r3, #13584	; 0x3510
 800255a:	429a      	cmp	r2, r3
 800255c:	bf18      	it	ne
 800255e:	f06f 0406 	mvnne.w	r4, #6
 8002562:	e7d9      	b.n	8002518 <BSP_LCD_InitEx+0x1dc>
        else if(MX_LTDC_Init(&hlcd_ltdc, Width, Height) != HAL_OK)
 8002564:	4642      	mov	r2, r8
 8002566:	4649      	mov	r1, r9
 8002568:	4816      	ldr	r0, [pc, #88]	; (80025c4 <BSP_LCD_InitEx+0x288>)
 800256a:	f7ff fe99 	bl	80022a0 <MX_LTDC_Init>
 800256e:	2800      	cmp	r0, #0
 8002570:	d1d0      	bne.n	8002514 <BSP_LCD_InitEx+0x1d8>
          if(BSP_SDRAM_Init(0) != BSP_ERROR_NONE)
 8002572:	f000 f88b 	bl	800268c <BSP_SDRAM_Init>
 8002576:	4604      	mov	r4, r0
 8002578:	2800      	cmp	r0, #0
 800257a:	d1cb      	bne.n	8002514 <BSP_LCD_InitEx+0x1d8>
            config.Address     = LCD_FB_START_ADDRESS;
 800257c:	f04f 4350 	mov.w	r3, #3489660928	; 0xd0000000
            if(MX_LTDC_ConfigLayer(&hlcd_ltdc, 0, &config) != HAL_OK)
 8002580:	4601      	mov	r1, r0
 8002582:	aa16      	add	r2, sp, #88	; 0x58
            config.PixelFormat = ltdc_pixel_format;
 8002584:	971a      	str	r7, [sp, #104]	; 0x68
            config.Address     = LCD_FB_START_ADDRESS;
 8002586:	931b      	str	r3, [sp, #108]	; 0x6c
            config.X1          = Width;
 8002588:	e9cd 0916 	strd	r0, r9, [sp, #88]	; 0x58
            config.Y1          = Height;
 800258c:	e9cd 0818 	strd	r0, r8, [sp, #96]	; 0x60
            if(MX_LTDC_ConfigLayer(&hlcd_ltdc, 0, &config) != HAL_OK)
 8002590:	480c      	ldr	r0, [pc, #48]	; (80025c4 <BSP_LCD_InitEx+0x288>)
 8002592:	f7ff feab 	bl	80022ec <MX_LTDC_ConfigLayer>
            Lcd_Ctx[Instance].ReloadEnable = 1U;
 8002596:	2301      	movs	r3, #1
              ret = BSP_ERROR_PERIPH_FAILURE;
 8002598:	2800      	cmp	r0, #0
            Lcd_Ctx[Instance].ReloadEnable = 1U;
 800259a:	616b      	str	r3, [r5, #20]
              ret = BSP_ERROR_PERIPH_FAILURE;
 800259c:	bf18      	it	ne
 800259e:	f06f 0403 	mvnne.w	r4, #3
 80025a2:	e7b9      	b.n	8002518 <BSP_LCD_InitEx+0x1dc>
    ret = BSP_ERROR_WRONG_PARAM;
 80025a4:	f06f 0401 	mvn.w	r4, #1
 80025a8:	e7b6      	b.n	8002518 <BSP_LCD_InitEx+0x1dc>
 80025aa:	bf00      	nop
 80025ac:	58024400 	.word	0x58024400
 80025b0:	20000c68 	.word	0x20000c68
 80025b4:	20001e60 	.word	0x20001e60
 80025b8:	58022800 	.word	0x58022800
 80025bc:	58020000 	.word	0x58020000
 80025c0:	50001000 	.word	0x50001000
 80025c4:	20001db8 	.word	0x20001db8
 80025c8:	58022000 	.word	0x58022000
 80025cc:	58022400 	.word	0x58022400
 80025d0:	08001981 	.word	0x08001981
 80025d4:	08001c41 	.word	0x08001c41
 80025d8:	20001e78 	.word	0x20001e78
 80025dc:	52001000 	.word	0x52001000

080025e0 <BSP_LCD_Init>:
  return BSP_LCD_InitEx(Instance, Orientation, LTDC_PIXEL_FORMAT_ARGB8888, LCD_DEFAULT_WIDTH, LCD_DEFAULT_HEIGHT);
 80025e0:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
{
 80025e4:	b507      	push	{r0, r1, r2, lr}
  return BSP_LCD_InitEx(Instance, Orientation, LTDC_PIXEL_FORMAT_ARGB8888, LCD_DEFAULT_WIDTH, LCD_DEFAULT_HEIGHT);
 80025e6:	2200      	movs	r2, #0
 80025e8:	9300      	str	r3, [sp, #0]
 80025ea:	f44f 7320 	mov.w	r3, #640	; 0x280
 80025ee:	f7ff fea5 	bl	800233c <BSP_LCD_InitEx>
}
 80025f2:	b003      	add	sp, #12
 80025f4:	f85d fb04 	ldr.w	pc, [sp], #4

080025f8 <BSP_LCD_DisplayOn>:
{
 80025f8:	b510      	push	{r4, lr}
  if(Instance >= LCD_INSTANCES_NBR)
 80025fa:	4604      	mov	r4, r0
 80025fc:	b988      	cbnz	r0, 8002622 <BSP_LCD_DisplayOn+0x2a>
    __HAL_LTDC_ENABLE(&hlcd_ltdc);
 80025fe:	4b0a      	ldr	r3, [pc, #40]	; (8002628 <BSP_LCD_DisplayOn+0x30>)
    HAL_GPIO_WritePin(LCD_DISP_EN_GPIO_PORT, LCD_DISP_EN_PIN, GPIO_PIN_SET);
 8002600:	2180      	movs	r1, #128	; 0x80
 8002602:	480a      	ldr	r0, [pc, #40]	; (800262c <BSP_LCD_DisplayOn+0x34>)
    __HAL_LTDC_ENABLE(&hlcd_ltdc);
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	6993      	ldr	r3, [r2, #24]
 8002608:	f043 0301 	orr.w	r3, r3, #1
 800260c:	6193      	str	r3, [r2, #24]
    HAL_GPIO_WritePin(LCD_DISP_EN_GPIO_PORT, LCD_DISP_EN_PIN, GPIO_PIN_SET);
 800260e:	2201      	movs	r2, #1
 8002610:	f000 fede 	bl	80033d0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8002614:	4806      	ldr	r0, [pc, #24]	; (8002630 <BSP_LCD_DisplayOn+0x38>)
 8002616:	2201      	movs	r2, #1
 8002618:	2140      	movs	r1, #64	; 0x40
 800261a:	f000 fed9 	bl	80033d0 <HAL_GPIO_WritePin>
    ret = BSP_ERROR_NONE;
 800261e:	4620      	mov	r0, r4
}
 8002620:	bd10      	pop	{r4, pc}
    ret = BSP_ERROR_WRONG_PARAM;
 8002622:	f06f 0001 	mvn.w	r0, #1
  return ret;
 8002626:	e7fb      	b.n	8002620 <BSP_LCD_DisplayOn+0x28>
 8002628:	20001db8 	.word	0x20001db8
 800262c:	58022800 	.word	0x58022800
 8002630:	58020000 	.word	0x58020000

08002634 <MX_SDRAM_BANK2_Init>:

  /* SDRAM device configuration */
  hSdram->Instance = FMC_SDRAM_DEVICE;

  /* SDRAM handle configuration */
  hSdram->Init.SDBank             = FMC_SDRAM_BANK2;
 8002634:	2201      	movs	r2, #1
 8002636:	4914      	ldr	r1, [pc, #80]	; (8002688 <MX_SDRAM_BANK2_Init+0x54>)
  hSdram->Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
  hSdram->Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;

  /* Timing configuration for as SDRAM */
  sdram_timing.LoadToActiveDelay    = 2;
  sdram_timing.ExitSelfRefreshDelay = 7;
 8002638:	2302      	movs	r3, #2
{
 800263a:	b510      	push	{r4, lr}
  hSdram->Init.SDBank             = FMC_SDRAM_BANK2;
 800263c:	e9c0 1200 	strd	r1, r2, [r0]
  hSdram->Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_9;
 8002640:	6082      	str	r2, [r0, #8]
  hSdram->Init.MemoryDataWidth    = FMC_SDRAM_MEM_BUS_WIDTH_32;
 8002642:	2104      	movs	r1, #4
 8002644:	2220      	movs	r2, #32
  hSdram->Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
 8002646:	2440      	movs	r4, #64	; 0x40
{
 8002648:	b088      	sub	sp, #32
  hSdram->Init.MemoryDataWidth    = FMC_SDRAM_MEM_BUS_WIDTH_32;
 800264a:	e9c0 1203 	strd	r1, r2, [r0, #12]
  hSdram->Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
 800264e:	f44f 72c0 	mov.w	r2, #384	; 0x180
  sdram_timing.SelfRefreshTime      = 4;
  sdram_timing.RowCycleDelay        = 7;
  sdram_timing.WriteRecoveryTime    = 2;
  sdram_timing.RPDelay              = 2;
  sdram_timing.RCDDelay             = 2;
 8002652:	9307      	str	r3, [sp, #28]
  hSdram->Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
 8002654:	e9c0 4205 	strd	r4, r2, [r0, #20]
  hSdram->Init.SDClockPeriod      = FMC_SDRAM_CLOCK_PERIOD_2;
 8002658:	2200      	movs	r2, #0
 800265a:	f44f 6400 	mov.w	r4, #2048	; 0x800
 800265e:	e9c0 2407 	strd	r2, r4, [r0, #28]
  hSdram->Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8002662:	f44f 5480 	mov.w	r4, #4096	; 0x1000
  hSdram->Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8002666:	e9c0 4209 	strd	r4, r2, [r0, #36]	; 0x24
  sdram_timing.ExitSelfRefreshDelay = 7;
 800266a:	2207      	movs	r2, #7
  sdram_timing.RowCycleDelay        = 7;
 800266c:	e9cd 1203 	strd	r1, r2, [sp, #12]

  /* SDRAM controller initialization */
  if(HAL_SDRAM_Init(hSdram, &sdram_timing) != HAL_OK)
 8002670:	4469      	add	r1, sp
  sdram_timing.ExitSelfRefreshDelay = 7;
 8002672:	e9cd 3201 	strd	r3, r2, [sp, #4]
  sdram_timing.RPDelay              = 2;
 8002676:	e9cd 3305 	strd	r3, r3, [sp, #20]
  if(HAL_SDRAM_Init(hSdram, &sdram_timing) != HAL_OK)
 800267a:	f003 f8d5 	bl	8005828 <HAL_SDRAM_Init>
  {
    return  HAL_ERROR;
  }

  return HAL_OK;
}
 800267e:	3000      	adds	r0, #0
 8002680:	bf18      	it	ne
 8002682:	2001      	movne	r0, #1
 8002684:	b008      	add	sp, #32
 8002686:	bd10      	pop	{r4, pc}
 8002688:	52004140 	.word	0x52004140

0800268c <BSP_SDRAM_Init>:
{
 800268c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(Instance >= SDRAM_INSTANCES_NBR)
 8002690:	4605      	mov	r5, r0
{
 8002692:	b08e      	sub	sp, #56	; 0x38
  if(Instance >= SDRAM_INSTANCES_NBR)
 8002694:	2800      	cmp	r0, #0
 8002696:	f040 80e9 	bne.w	800286c <BSP_SDRAM_Init+0x1e0>
{
  static MDMA_HandleTypeDef mdma_handle;
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 800269a:	4b77      	ldr	r3, [pc, #476]	; (8002878 <BSP_SDRAM_Init+0x1ec>)

  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
  gpio_init_structure.Pull      = GPIO_PULLUP;
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 800269c:	f04f 0803 	mov.w	r8, #3

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8| GPIO_PIN_9 | GPIO_PIN_10 |\
 80026a0:	ac0e      	add	r4, sp, #56	; 0x38
                              GPIO_PIN_14 | GPIO_PIN_15;

  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 80026a2:	4876      	ldr	r0, [pc, #472]	; (800287c <BSP_SDRAM_Init+0x1f0>)
  __HAL_RCC_FMC_CLK_ENABLE();
 80026a4:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
  mdma_handle.Init.SourceBlockAddressOffset = 0;
  mdma_handle.Init.DestBlockAddressOffset   = 0;
  mdma_handle.Instance                      = SDRAM_MDMAx_CHANNEL;

   /* Associate the MDMA handle */
  __HAL_LINKDMA(hSdram, hmdma, mdma_handle);
 80026a8:	4f75      	ldr	r7, [pc, #468]	; (8002880 <BSP_SDRAM_Init+0x1f4>)
  __HAL_RCC_FMC_CLK_ENABLE();
 80026aa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80026ae:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 80026b2:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 80026b6:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80026ba:	9201      	str	r2, [sp, #4]
 80026bc:	9a01      	ldr	r2, [sp, #4]
  SDRAM_MDMAx_CLK_ENABLE();
 80026be:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 80026c2:	f042 0201 	orr.w	r2, r2, #1
 80026c6:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 80026ca:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 80026ce:	f002 0201 	and.w	r2, r2, #1
 80026d2:	9202      	str	r2, [sp, #8]
 80026d4:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80026d6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80026da:	f042 0208 	orr.w	r2, r2, #8
 80026de:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80026e2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80026e6:	f002 0208 	and.w	r2, r2, #8
 80026ea:	9203      	str	r2, [sp, #12]
 80026ec:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80026ee:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80026f2:	f042 0210 	orr.w	r2, r2, #16
 80026f6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80026fa:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80026fe:	f002 0210 	and.w	r2, r2, #16
 8002702:	9204      	str	r2, [sp, #16]
 8002704:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002706:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800270a:	f042 0220 	orr.w	r2, r2, #32
 800270e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002712:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002716:	f002 0220 	and.w	r2, r2, #32
 800271a:	9205      	str	r2, [sp, #20]
 800271c:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800271e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002722:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002726:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800272a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800272e:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8002732:	9206      	str	r2, [sp, #24]
 8002734:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002736:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800273a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800273e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002742:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002746:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800274a:	9207      	str	r2, [sp, #28]
 800274c:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800274e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002752:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002756:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
  gpio_init_structure.Pull      = GPIO_PULLUP;
 800275a:	2202      	movs	r2, #2
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800275c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002760:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002764:	9308      	str	r3, [sp, #32]
 8002766:	9b08      	ldr	r3, [sp, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8002768:	2301      	movs	r3, #1
 800276a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 800276e:	230c      	movs	r3, #12
 8002770:	e9cd 830c 	strd	r8, r3, [sp, #48]	; 0x30
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8| GPIO_PIN_9 | GPIO_PIN_10 |\
 8002774:	f24c 7303 	movw	r3, #50947	; 0xc703
 8002778:	f844 3d14 	str.w	r3, [r4, #-20]!
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 800277c:	4621      	mov	r1, r4
 800277e:	f000 fc99 	bl	80030b4 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8002782:	f64f 7383 	movw	r3, #65411	; 0xff83
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8002786:	4621      	mov	r1, r4
 8002788:	483e      	ldr	r0, [pc, #248]	; (8002884 <BSP_SDRAM_Init+0x1f8>)
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 800278a:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 800278c:	f000 fc92 	bl	80030b4 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8002790:	f64f 033f 	movw	r3, #63551	; 0xf83f
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8002794:	4621      	mov	r1, r4
 8002796:	483c      	ldr	r0, [pc, #240]	; (8002888 <BSP_SDRAM_Init+0x1fc>)
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8002798:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 800279a:	f000 fc8b 	bl	80030b4 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 |\
 800279e:	f248 133f 	movw	r3, #33087	; 0x813f
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80027a2:	4621      	mov	r1, r4
 80027a4:	4839      	ldr	r0, [pc, #228]	; (800288c <BSP_SDRAM_Init+0x200>)
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 |\
 80027a6:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80027a8:	f000 fc84 	bl	80030b4 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 |\
 80027ac:	f64f 73e0 	movw	r3, #65504	; 0xffe0
  HAL_GPIO_Init(GPIOH, &gpio_init_structure);
 80027b0:	4621      	mov	r1, r4
 80027b2:	4837      	ldr	r0, [pc, #220]	; (8002890 <BSP_SDRAM_Init+0x204>)
  gpio_init_structure.Pin   = GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 |\
 80027b4:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOH, &gpio_init_structure);
 80027b6:	f000 fc7d 	bl	80030b4 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 80027ba:	f240 63ff 	movw	r3, #1791	; 0x6ff
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 80027be:	4621      	mov	r1, r4
 80027c0:	4834      	ldr	r0, [pc, #208]	; (8002894 <BSP_SDRAM_Init+0x208>)
  mdma_handle.Init.Request                  = MDMA_REQUEST_SW;
 80027c2:	4c35      	ldr	r4, [pc, #212]	; (8002898 <BSP_SDRAM_Init+0x20c>)
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 80027c4:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 80027c6:	f000 fc75 	bl	80030b4 <HAL_GPIO_Init>
  mdma_handle.Init.TransferTriggerMode      = MDMA_BLOCK_TRANSFER;
 80027ca:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80027ce:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  mdma_handle.Init.DestinationInc           = MDMA_DEST_INC_WORD;
 80027d2:	f240 2002 	movw	r0, #514	; 0x202
 80027d6:	f640 0208 	movw	r2, #2056	; 0x808
  mdma_handle.Instance                      = SDRAM_MDMAx_CHANNEL;
 80027da:	4626      	mov	r6, r4
  __HAL_LINKDMA(hSdram, hmdma, mdma_handle);
 80027dc:	f8c4 70ac 	str.w	r7, [r4, #172]	; 0xac
  mdma_handle.Init.TransferTriggerMode      = MDMA_BLOCK_TRANSFER;
 80027e0:	e9c4 131c 	strd	r1, r3, [r4, #112]	; 0x70
  mdma_handle.Init.DestinationInc           = MDMA_DEST_INC_WORD;
 80027e4:	e9c4 0220 	strd	r0, r2, [r4, #128]	; 0x80
  mdma_handle.Init.Priority                 = MDMA_PRIORITY_HIGH;
 80027e8:	2380      	movs	r3, #128	; 0x80
  mdma_handle.Init.SourceDataSize           = MDMA_SRC_DATASIZE_WORD;
 80027ea:	2220      	movs	r2, #32
  mdma_handle.Init.Endianness               = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 80027ec:	e9c4 351e 	strd	r3, r5, [r4, #120]	; 0x78
  mdma_handle.Init.DestDataSize             = MDMA_DEST_DATASIZE_WORD;
 80027f0:	e9c4 2322 	strd	r2, r3, [r4, #136]	; 0x88
  mdma_handle.Init.BufferTransferLength     = 128;
 80027f4:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
  mdma_handle.Init.DataAlignment            = MDMA_DATAALIGN_PACKENABLE;
 80027f8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  mdma_handle.Instance                      = SDRAM_MDMAx_CHANNEL;
 80027fc:	4b27      	ldr	r3, [pc, #156]	; (800289c <BSP_SDRAM_Init+0x210>)
  mdma_handle.Init.DataAlignment            = MDMA_DATAALIGN_PACKENABLE;
 80027fe:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
  mdma_handle.Instance                      = SDRAM_MDMAx_CHANNEL;
 8002802:	f846 3f6c 	str.w	r3, [r6, #108]!

  /* De-initialize the Stream for new transfer */
  HAL_MDMA_DeInit(&mdma_handle);
 8002806:	4630      	mov	r0, r6
  __HAL_LINKDMA(hSdram, hmdma, mdma_handle);
 8002808:	633e      	str	r6, [r7, #48]	; 0x30
  mdma_handle.Init.DestBurst                = MDMA_DEST_BURST_SINGLE;
 800280a:	e9c4 5526 	strd	r5, r5, [r4, #152]	; 0x98
  mdma_handle.Init.DestBlockAddressOffset   = 0;
 800280e:	e9c4 5528 	strd	r5, r5, [r4, #160]	; 0xa0
  HAL_MDMA_DeInit(&mdma_handle);
 8002812:	f001 fde7 	bl	80043e4 <HAL_MDMA_DeInit>

  /* Configure the MDMA stream */
  (void)HAL_MDMA_Init(&mdma_handle);
 8002816:	4630      	mov	r0, r6
 8002818:	f001 fd75 	bl	8004306 <HAL_MDMA_Init>

  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_MDMAx_IRQn, BSP_SDRAM_IT_PRIORITY, 0);
 800281c:	462a      	mov	r2, r5
 800281e:	210f      	movs	r1, #15
 8002820:	207a      	movs	r0, #122	; 0x7a
 8002822:	f000 fa17 	bl	8002c54 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_MDMAx_IRQn);
 8002826:	207a      	movs	r0, #122	; 0x7a
 8002828:	f000 fa46 	bl	8002cb8 <HAL_NVIC_EnableIRQ>
      if(MX_SDRAM_BANK2_Init(&hsdram[Instance]) != HAL_OK)
 800282c:	4638      	mov	r0, r7
 800282e:	f7ff ff01 	bl	8002634 <MX_SDRAM_BANK2_Init>
 8002832:	b9f0      	cbnz	r0, 8002872 <BSP_SDRAM_Init+0x1e6>
        pRegMode.TargetBank      = FMC_SDRAM_CMD_TARGET_BANK2;
 8002834:	2308      	movs	r3, #8
        pRegMode.BurstType       = IS42S32800G_BURST_TYPE_SEQUENTIAL;
 8002836:	f8c4 00e8 	str.w	r0, [r4, #232]	; 0xe8
        if(IS42S32800G_Init(&hsdram[Instance], &pRegMode) != IS42S32800G_OK)
 800283a:	f104 01d8 	add.w	r1, r4, #216	; 0xd8
        pRegMode.RefreshMode     = IS42S32800G_AUTOREFRESH_MODE_CMD;
 800283e:	e9c4 3836 	strd	r3, r8, [r4, #216]	; 0xd8
        pRegMode.RefreshRate     = REFRESH_COUNT;
 8002842:	f240 6303 	movw	r3, #1539	; 0x603
        pRegMode.BurstLength     = IS42S32800G_BURST_LENGTH_1;
 8002846:	e9c4 3038 	strd	r3, r0, [r4, #224]	; 0xe0
        pRegMode.CASLatency      = IS42S32800G_CAS_LATENCY_3;
 800284a:	2330      	movs	r3, #48	; 0x30
        pRegMode.OperationMode   = IS42S32800G_OPERATING_MODE_STANDARD;
 800284c:	e9c4 303b 	strd	r3, r0, [r4, #236]	; 0xec
        pRegMode.WriteBurstMode  = IS42S32800G_WRITEBURST_MODE_SINGLE;
 8002850:	f44f 7300 	mov.w	r3, #512	; 0x200
        if(IS42S32800G_Init(&hsdram[Instance], &pRegMode) != IS42S32800G_OK)
 8002854:	4638      	mov	r0, r7
        pRegMode.WriteBurstMode  = IS42S32800G_WRITEBURST_MODE_SINGLE;
 8002856:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
        if(IS42S32800G_Init(&hsdram[Instance], &pRegMode) != IS42S32800G_OK)
 800285a:	f7fe f8b1 	bl	80009c0 <IS42S32800G_Init>
          ret =  BSP_ERROR_COMPONENT_FAILURE;
 800285e:	2800      	cmp	r0, #0
 8002860:	bf18      	it	ne
 8002862:	f06f 0004 	mvnne.w	r0, #4
}
 8002866:	b00e      	add	sp, #56	; 0x38
 8002868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ret =  BSP_ERROR_WRONG_PARAM;
 800286c:	f06f 0001 	mvn.w	r0, #1
 8002870:	e7f9      	b.n	8002866 <BSP_SDRAM_Init+0x1da>
        ret = BSP_ERROR_NO_INIT;
 8002872:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 8002876:	e7f6      	b.n	8002866 <BSP_SDRAM_Init+0x1da>
 8002878:	58024400 	.word	0x58024400
 800287c:	58020c00 	.word	0x58020c00
 8002880:	20001ee0 	.word	0x20001ee0
 8002884:	58021000 	.word	0x58021000
 8002888:	58021400 	.word	0x58021400
 800288c:	58021800 	.word	0x58021800
 8002890:	58021c00 	.word	0x58021c00
 8002894:	58022000 	.word	0x58022000
 8002898:	20000c6c 	.word	0x20000c6c
 800289c:	52000040 	.word	0x52000040

080028a0 <BSP_TS_Init>:
  * @param  Instance TS instance. Could be only 0.
  * @param  TS_Init  TS Init structure
  * @retval BSP status
  */
int32_t BSP_TS_Init(uint32_t Instance, TS_Init_t *TS_Init)
{
 80028a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80028a4:	460d      	mov	r5, r1
 80028a6:	b088      	sub	sp, #32
  int32_t ret = BSP_ERROR_NONE;

  if((Instance >=TS_INSTANCES_NBR) || (TS_Init->Width == 0U) ||( TS_Init->Width > TS_MAX_WIDTH) ||\
 80028a8:	2800      	cmp	r0, #0
 80028aa:	f040 808a 	bne.w	80029c2 <BSP_TS_Init+0x122>
 80028ae:	680b      	ldr	r3, [r1, #0]
 80028b0:	1e5a      	subs	r2, r3, #1
 80028b2:	f5b2 7f20 	cmp.w	r2, #640	; 0x280
 80028b6:	f080 8084 	bcs.w	80029c2 <BSP_TS_Init+0x122>
                         (TS_Init->Height == 0U) ||( TS_Init->Height > TS_MAX_HEIGHT) ||\
 80028ba:	684a      	ldr	r2, [r1, #4]
  if((Instance >=TS_INSTANCES_NBR) || (TS_Init->Width == 0U) ||( TS_Init->Width > TS_MAX_WIDTH) ||\
 80028bc:	1e51      	subs	r1, r2, #1
 80028be:	f5b1 7ff0 	cmp.w	r1, #480	; 0x1e0
 80028c2:	d27e      	bcs.n	80029c2 <BSP_TS_Init+0x122>
                         (TS_Init->Accuracy > TS_MIN((TS_Init->Width), (TS_Init->Height))))
 80028c4:	4293      	cmp	r3, r2
 80028c6:	bf28      	it	cs
 80028c8:	4613      	movcs	r3, r2
                         (TS_Init->Height == 0U) ||( TS_Init->Height > TS_MAX_HEIGHT) ||\
 80028ca:	68ea      	ldr	r2, [r5, #12]
 80028cc:	429a      	cmp	r2, r3
 80028ce:	d878      	bhi.n	80029c2 <BSP_TS_Init+0x122>
  EXC7200_IO_t              IOCtx;
  static EXC7200_Object_t   EXC7200Obj;
  uint32_t exc7200_id       = 0U;

  /* Configure the touch screen driver */
  IOCtx.Address     = TS_EXC7200_I2C_ADDRESS;
 80028d0:	2308      	movs	r3, #8
  IOCtx.DeInit      = BSP_I2C1_DeInit;
  IOCtx.ReadReg     = BSP_I2C1_ReadReg;
  IOCtx.WriteReg    = BSP_I2C1_WriteReg;
  IOCtx.GetTick     = BSP_GetTick;

  if(EXC7200_RegisterBusIO(&EXC7200Obj, &IOCtx) != EXC7200_OK)
 80028d2:	4c3d      	ldr	r4, [pc, #244]	; (80029c8 <BSP_TS_Init+0x128>)
  IOCtx.Init        = BSP_I2C1_Init;
 80028d4:	4e3d      	ldr	r6, [pc, #244]	; (80029cc <BSP_TS_Init+0x12c>)
  IOCtx.DeInit      = BSP_I2C1_DeInit;
 80028d6:	4f3e      	ldr	r7, [pc, #248]	; (80029d0 <BSP_TS_Init+0x130>)
  if(EXC7200_RegisterBusIO(&EXC7200Obj, &IOCtx) != EXC7200_OK)
 80028d8:	eb0d 0103 	add.w	r1, sp, r3
  IOCtx.ReadReg     = BSP_I2C1_ReadReg;
 80028dc:	f8df 8100 	ldr.w	r8, [pc, #256]	; 80029e0 <BSP_TS_Init+0x140>
  IOCtx.WriteReg    = BSP_I2C1_WriteReg;
 80028e0:	f8df 9100 	ldr.w	r9, [pc, #256]	; 80029e4 <BSP_TS_Init+0x144>
  IOCtx.GetTick     = BSP_GetTick;
 80028e4:	f8df a100 	ldr.w	sl, [pc, #256]	; 80029e8 <BSP_TS_Init+0x148>
  uint32_t exc7200_id       = 0U;
 80028e8:	9001      	str	r0, [sp, #4]
  if(EXC7200_RegisterBusIO(&EXC7200Obj, &IOCtx) != EXC7200_OK)
 80028ea:	4620      	mov	r0, r4
  IOCtx.Address     = TS_EXC7200_I2C_ADDRESS;
 80028ec:	f8ad 3010 	strh.w	r3, [sp, #16]
  IOCtx.Init        = BSP_I2C1_Init;
 80028f0:	9602      	str	r6, [sp, #8]
  IOCtx.DeInit      = BSP_I2C1_DeInit;
 80028f2:	9703      	str	r7, [sp, #12]
  IOCtx.ReadReg     = BSP_I2C1_ReadReg;
 80028f4:	f8cd 8018 	str.w	r8, [sp, #24]
  IOCtx.WriteReg    = BSP_I2C1_WriteReg;
 80028f8:	f8cd 9014 	str.w	r9, [sp, #20]
  IOCtx.GetTick     = BSP_GetTick;
 80028fc:	f8cd a01c 	str.w	sl, [sp, #28]
  if(EXC7200_RegisterBusIO(&EXC7200Obj, &IOCtx) != EXC7200_OK)
 8002900:	f7fd ffd6 	bl	80008b0 <EXC7200_RegisterBusIO>
 8002904:	b1b0      	cbz	r0, 8002934 <BSP_TS_Init+0x94>
static int32_t TS3510_Probe(uint32_t Instance)
{
  int32_t ret              = BSP_ERROR_NONE;
  TS3510_IO_t              IOCtx;
  static TS3510_Object_t   TS3510Obj;
  uint32_t ts3510_id       = 0U;
 8002906:	2300      	movs	r3, #0
  IOCtx.DeInit      = BSP_I2C1_DeInit;
  IOCtx.ReadReg     = BSP_I2C1_ReadReg;
  IOCtx.WriteReg    = BSP_I2C1_WriteReg;
  IOCtx.GetTick     = BSP_GetTick;

  if(TS3510_RegisterBusIO(&TS3510Obj, &IOCtx) != TS3510_OK)
 8002908:	a902      	add	r1, sp, #8
  IOCtx.GetTick     = BSP_GetTick;
 800290a:	f8cd a01c 	str.w	sl, [sp, #28]
  uint32_t ts3510_id       = 0U;
 800290e:	9301      	str	r3, [sp, #4]
  IOCtx.Address     = TS_TS3510_I2C_ADDRESS;
 8002910:	2380      	movs	r3, #128	; 0x80
  IOCtx.DeInit      = BSP_I2C1_DeInit;
 8002912:	e9cd 6702 	strd	r6, r7, [sp, #8]
  if(TS3510_RegisterBusIO(&TS3510Obj, &IOCtx) != TS3510_OK)
 8002916:	4e2f      	ldr	r6, [pc, #188]	; (80029d4 <BSP_TS_Init+0x134>)
  IOCtx.Address     = TS_TS3510_I2C_ADDRESS;
 8002918:	f8ad 3010 	strh.w	r3, [sp, #16]
  if(TS3510_RegisterBusIO(&TS3510Obj, &IOCtx) != TS3510_OK)
 800291c:	4630      	mov	r0, r6
  IOCtx.WriteReg    = BSP_I2C1_WriteReg;
 800291e:	e9cd 9805 	strd	r9, r8, [sp, #20]
  if(TS3510_RegisterBusIO(&TS3510Obj, &IOCtx) != TS3510_OK)
 8002922:	f7fe ff3f 	bl	80017a4 <TS3510_RegisterBusIO>
 8002926:	2800      	cmp	r0, #0
 8002928:	d034      	beq.n	8002994 <BSP_TS_Init+0xf4>
      ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800292a:	f06f 0006 	mvn.w	r0, #6
}
 800292e:	b008      	add	sp, #32
 8002930:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  else if(EXC7200_ReadID(&EXC7200Obj, &exc7200_id) != EXC7200_OK)
 8002934:	a901      	add	r1, sp, #4
 8002936:	4620      	mov	r0, r4
 8002938:	f7fd ff67 	bl	800080a <EXC7200_ReadID>
 800293c:	2800      	cmp	r0, #0
 800293e:	d1e2      	bne.n	8002906 <BSP_TS_Init+0x66>
  else if(exc7200_id != EXC7200_ID)
 8002940:	9b01      	ldr	r3, [sp, #4]
 8002942:	f5b3 4fe4 	cmp.w	r3, #29184	; 0x7200
 8002946:	d1de      	bne.n	8002906 <BSP_TS_Init+0x66>
    Ts_Drv = (TS_Drv_t *) &EXC7200_TS_Driver;
 8002948:	4b23      	ldr	r3, [pc, #140]	; (80029d8 <BSP_TS_Init+0x138>)
    if(Ts_Drv->Init(Ts_CompObj[Instance]) != EXC7200_OK)
 800294a:	4620      	mov	r0, r4
    Ts_CompObj[Instance] = &EXC7200Obj;
 800294c:	6524      	str	r4, [r4, #80]	; 0x50
    Ts_Drv = (TS_Drv_t *) &EXC7200_TS_Driver;
 800294e:	6563      	str	r3, [r4, #84]	; 0x54
    if(Ts_Drv->Init(Ts_CompObj[Instance]) != EXC7200_OK)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4798      	blx	r3
 8002954:	2800      	cmp	r0, #0
 8002956:	d1d6      	bne.n	8002906 <BSP_TS_Init+0x66>
      Ts_Ctx[Instance].Width             = TS_Init->Width;
 8002958:	682b      	ldr	r3, [r5, #0]
      if (Ts_Drv->GetCapabilities(Ts_CompObj[Instance], &Capabilities) < 0)
 800295a:	a902      	add	r1, sp, #8
 800295c:	6d20      	ldr	r0, [r4, #80]	; 0x50
      Ts_Ctx[Instance].Width             = TS_Init->Width;
 800295e:	65a3      	str	r3, [r4, #88]	; 0x58
      Ts_Ctx[Instance].Height            = TS_Init->Height;
 8002960:	686b      	ldr	r3, [r5, #4]
 8002962:	65e3      	str	r3, [r4, #92]	; 0x5c
      Ts_Ctx[Instance].Orientation       = TS_Init->Orientation;
 8002964:	68ab      	ldr	r3, [r5, #8]
 8002966:	6623      	str	r3, [r4, #96]	; 0x60
      Ts_Ctx[Instance].Accuracy          = TS_Init->Accuracy;
 8002968:	68eb      	ldr	r3, [r5, #12]
 800296a:	6663      	str	r3, [r4, #100]	; 0x64
      if (Ts_Drv->GetCapabilities(Ts_CompObj[Instance], &Capabilities) < 0)
 800296c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800296e:	69db      	ldr	r3, [r3, #28]
 8002970:	4798      	blx	r3
 8002972:	2800      	cmp	r0, #0
 8002974:	db22      	blt.n	80029bc <BSP_TS_Init+0x11c>
        Ts_Ctx[Instance].MaxX = Capabilities.MaxXl;
 8002976:	9b03      	ldr	r3, [sp, #12]
        Ts_Ctx[Instance].PreviousY[0] = TS_Init->Height + TS_Init->Accuracy + 1U;
 8002978:	2000      	movs	r0, #0
        Ts_Ctx[Instance].PreviousX[0] = TS_Init->Width + TS_Init->Accuracy + 1U;
 800297a:	682a      	ldr	r2, [r5, #0]
        Ts_Ctx[Instance].MaxX = Capabilities.MaxXl;
 800297c:	66a3      	str	r3, [r4, #104]	; 0x68
        Ts_Ctx[Instance].MaxY = Capabilities.MaxYl;
 800297e:	9b04      	ldr	r3, [sp, #16]
 8002980:	66e3      	str	r3, [r4, #108]	; 0x6c
        Ts_Ctx[Instance].PreviousX[0] = TS_Init->Width + TS_Init->Accuracy + 1U;
 8002982:	68eb      	ldr	r3, [r5, #12]
 8002984:	441a      	add	r2, r3
 8002986:	3201      	adds	r2, #1
 8002988:	6722      	str	r2, [r4, #112]	; 0x70
        Ts_Ctx[Instance].PreviousY[0] = TS_Init->Height + TS_Init->Accuracy + 1U;
 800298a:	686a      	ldr	r2, [r5, #4]
 800298c:	4413      	add	r3, r2
 800298e:	3301      	adds	r3, #1
 8002990:	6763      	str	r3, [r4, #116]	; 0x74
 8002992:	e7cc      	b.n	800292e <BSP_TS_Init+0x8e>
  {
    ret = BSP_ERROR_BUS_FAILURE;
  }
  else if(TS3510_ReadID(&TS3510Obj, &ts3510_id) != TS3510_OK)
 8002994:	a901      	add	r1, sp, #4
 8002996:	4630      	mov	r0, r6
 8002998:	f7fe fe72 	bl	8001680 <TS3510_ReadID>
 800299c:	2800      	cmp	r0, #0
 800299e:	d1c4      	bne.n	800292a <BSP_TS_Init+0x8a>
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
  }
  else if(ts3510_id != TS3510_ID)
 80029a0:	9a01      	ldr	r2, [sp, #4]
 80029a2:	f243 5310 	movw	r3, #13584	; 0x3510
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d1bf      	bne.n	800292a <BSP_TS_Init+0x8a>
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
  }
  else
  {
    Ts_CompObj[Instance] = &TS3510Obj;
    Ts_Drv = (TS_Drv_t *) &TS3510_TS_Driver;
 80029aa:	4b0c      	ldr	r3, [pc, #48]	; (80029dc <BSP_TS_Init+0x13c>)

    if(Ts_Drv->Init(Ts_CompObj[Instance]) != TS3510_OK)
 80029ac:	4630      	mov	r0, r6
    Ts_CompObj[Instance] = &TS3510Obj;
 80029ae:	6526      	str	r6, [r4, #80]	; 0x50
    Ts_Drv = (TS_Drv_t *) &TS3510_TS_Driver;
 80029b0:	6563      	str	r3, [r4, #84]	; 0x54
    if(Ts_Drv->Init(Ts_CompObj[Instance]) != TS3510_OK)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4798      	blx	r3
 80029b6:	2800      	cmp	r0, #0
 80029b8:	d0ce      	beq.n	8002958 <BSP_TS_Init+0xb8>
 80029ba:	e7b6      	b.n	800292a <BSP_TS_Init+0x8a>
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80029bc:	f06f 0004 	mvn.w	r0, #4
 80029c0:	e7b5      	b.n	800292e <BSP_TS_Init+0x8e>
    ret = BSP_ERROR_WRONG_PARAM;
 80029c2:	f06f 0001 	mvn.w	r0, #1
  return ret;
 80029c6:	e7b2      	b.n	800292e <BSP_TS_Init+0x8e>
 80029c8:	20000d64 	.word	0x20000d64
 80029cc:	08001981 	.word	0x08001981
 80029d0:	080018f1 	.word	0x080018f1
 80029d4:	20000d8c 	.word	0x20000d8c
 80029d8:	20000000 	.word	0x20000000
 80029dc:	200000d0 	.word	0x200000d0
 80029e0:	08001c41 	.word	0x08001c41
 80029e4:	08001c0d 	.word	0x08001c0d
 80029e8:	08001c75 	.word	0x08001c75

080029ec <BSP_TS_GetState>:
{
 80029ec:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 80029f0:	460e      	mov	r6, r1
  if(Instance >= TS_INSTANCES_NBR)
 80029f2:	2800      	cmp	r0, #0
 80029f4:	d14f      	bne.n	8002a96 <BSP_TS_GetState+0xaa>
    if(Ts_Drv->GetState(Ts_CompObj[Instance], &state) < 0)
 80029f6:	4c29      	ldr	r4, [pc, #164]	; (8002a9c <BSP_TS_GetState+0xb0>)
 80029f8:	a901      	add	r1, sp, #4
 80029fa:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80029fc:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80029fe:	691b      	ldr	r3, [r3, #16]
 8002a00:	4798      	blx	r3
 8002a02:	2800      	cmp	r0, #0
 8002a04:	4623      	mov	r3, r4
 8002a06:	db43      	blt.n	8002a90 <BSP_TS_GetState+0xa4>
    else if(state.TouchDetected != 0U)
 8002a08:	9801      	ldr	r0, [sp, #4]
 8002a0a:	e9d4 c71c 	ldrd	ip, r7, [r4, #112]	; 0x70
 8002a0e:	2800      	cmp	r0, #0
 8002a10:	d03a      	beq.n	8002a88 <BSP_TS_GetState+0x9c>
      if((Ts_Ctx[Instance].Orientation & TS_SWAP_XY) == TS_SWAP_XY)
 8002a12:	6e25      	ldr	r5, [r4, #96]	; 0x60
 8002a14:	f8d3 8068 	ldr.w	r8, [r3, #104]	; 0x68
 8002a18:	072a      	lsls	r2, r5, #28
      y_oriented = state.TouchY;
 8002a1a:	e9dd e102 	ldrd	lr, r1, [sp, #8]
      x_oriented = state.TouchX;
 8002a1e:	bf53      	iteet	pl
 8002a20:	4674      	movpl	r4, lr
        x_oriented = state.TouchY;
 8002a22:	460c      	movmi	r4, r1
        y_oriented = state.TouchX;
 8002a24:	4672      	movmi	r2, lr
      y_oriented = state.TouchY;
 8002a26:	460a      	movpl	r2, r1
      if((Ts_Ctx[Instance].Orientation & TS_SWAP_X) == TS_SWAP_X)
 8002a28:	f015 0f02 	tst.w	r5, #2
        x_oriented = Ts_Ctx[Instance].MaxX - state.TouchX - 1UL;
 8002a2c:	bf1c      	itt	ne
 8002a2e:	f108 34ff 	addne.w	r4, r8, #4294967295
 8002a32:	eba4 040e 	subne.w	r4, r4, lr
 8002a36:	f8d3 e06c 	ldr.w	lr, [r3, #108]	; 0x6c
      if((Ts_Ctx[Instance].Orientation & TS_SWAP_Y) == TS_SWAP_Y)
 8002a3a:	076d      	lsls	r5, r5, #29
      TS_State->TouchX = (x_oriented * Ts_Ctx[Instance].Width) / Ts_Ctx[Instance].MaxX;
 8002a3c:	6d9d      	ldr	r5, [r3, #88]	; 0x58
        y_oriented = Ts_Ctx[Instance].MaxY - state.TouchY;
 8002a3e:	bf48      	it	mi
 8002a40:	ebae 0201 	submi.w	r2, lr, r1
      TS_State->TouchX = (x_oriented * Ts_Ctx[Instance].Width) / Ts_Ctx[Instance].MaxX;
 8002a44:	436c      	muls	r4, r5
      TS_State->TouchY = (y_oriented * Ts_Ctx[Instance].Height) / Ts_Ctx[Instance].MaxY;
 8002a46:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
      TS_State->TouchDetected = state.TouchDetected;
 8002a48:	6030      	str	r0, [r6, #0]
      TS_State->TouchY = (y_oriented * Ts_Ctx[Instance].Height) / Ts_Ctx[Instance].MaxY;
 8002a4a:	434a      	muls	r2, r1
          if ((x_diff > Ts_Ctx[Instance].Accuracy) || (y_diff > Ts_Ctx[Instance].Accuracy))
 8002a4c:	6e58      	ldr	r0, [r3, #100]	; 0x64
      TS_State->TouchX = (x_oriented * Ts_Ctx[Instance].Width) / Ts_Ctx[Instance].MaxX;
 8002a4e:	fbb4 f4f8 	udiv	r4, r4, r8
      TS_State->TouchY = (y_oriented * Ts_Ctx[Instance].Height) / Ts_Ctx[Instance].MaxY;
 8002a52:	fbb2 f2fe 	udiv	r2, r2, lr
               (TS_State->TouchX - Ts_Ctx[Instance].PreviousX[0]):
 8002a56:	4564      	cmp	r4, ip
      TS_State->TouchX = (x_oriented * Ts_Ctx[Instance].Width) / Ts_Ctx[Instance].MaxX;
 8002a58:	6074      	str	r4, [r6, #4]
      TS_State->TouchY = (y_oriented * Ts_Ctx[Instance].Height) / Ts_Ctx[Instance].MaxY;
 8002a5a:	60b2      	str	r2, [r6, #8]
               (TS_State->TouchX - Ts_Ctx[Instance].PreviousX[0]):
 8002a5c:	bf8c      	ite	hi
 8002a5e:	eba4 050c 	subhi.w	r5, r4, ip
 8002a62:	ebac 0504 	subls.w	r5, ip, r4
               (TS_State->TouchY - Ts_Ctx[Instance].PreviousY[0]):
 8002a66:	42ba      	cmp	r2, r7
 8002a68:	bf8c      	ite	hi
 8002a6a:	1bd1      	subhi	r1, r2, r7
 8002a6c:	1ab9      	subls	r1, r7, r2
          if ((x_diff > Ts_Ctx[Instance].Accuracy) || (y_diff > Ts_Ctx[Instance].Accuracy))
 8002a6e:	42a8      	cmp	r0, r5
 8002a70:	d301      	bcc.n	8002a76 <BSP_TS_GetState+0x8a>
 8002a72:	4288      	cmp	r0, r1
 8002a74:	d205      	bcs.n	8002a82 <BSP_TS_GetState+0x96>
        Ts_Ctx[Instance].PreviousY[0] = TS_State->TouchY;
 8002a76:	e9c3 421c 	strd	r4, r2, [r3, #112]	; 0x70
  int32_t ret = BSP_ERROR_NONE;
 8002a7a:	2000      	movs	r0, #0
}
 8002a7c:	b004      	add	sp, #16
 8002a7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            TS_State->TouchY = Ts_Ctx[Instance].PreviousY[0];
 8002a82:	e9c6 c701 	strd	ip, r7, [r6, #4]
 8002a86:	e7f8      	b.n	8002a7a <BSP_TS_GetState+0x8e>
      TS_State->TouchX = Ts_Ctx[Instance].PreviousX[0];
 8002a88:	e9c6 0c00 	strd	r0, ip, [r6]
      TS_State->TouchY = Ts_Ctx[Instance].PreviousY[0];
 8002a8c:	60b7      	str	r7, [r6, #8]
 8002a8e:	e7f5      	b.n	8002a7c <BSP_TS_GetState+0x90>
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8002a90:	f06f 0004 	mvn.w	r0, #4
 8002a94:	e7f2      	b.n	8002a7c <BSP_TS_GetState+0x90>
    ret = BSP_ERROR_WRONG_PARAM;
 8002a96:	f06f 0001 	mvn.w	r0, #1
  return ret;
 8002a9a:	e7ef      	b.n	8002a7c <BSP_TS_GetState+0x90>
 8002a9c:	20000d64 	.word	0x20000d64

08002aa0 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */
    
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002aa0:	491a      	ldr	r1, [pc, #104]	; (8002b0c <SystemInit+0x6c>)
  
  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002aa2:	481b      	ldr	r0, [pc, #108]	; (8002b10 <SystemInit+0x70>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002aa4:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002aa8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 8002aac:	b510      	push	{r4, lr}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002aae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->CR |= RCC_CR_HSION;
 8002ab2:	4b18      	ldr	r3, [pc, #96]	; (8002b14 <SystemInit+0x74>)
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	f042 0201 	orr.w	r2, r2, #1
 8002aba:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8002abc:	2200      	movs	r2, #0
 8002abe:	611a      	str	r2, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 8002ac0:	681c      	ldr	r4, [r3, #0]
 8002ac2:	4020      	ands	r0, r4
 8002ac4:	6018      	str	r0, [r3, #0]

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002ac6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002ac8:	61da      	str	r2, [r3, #28]
  
  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002aca:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 8002acc:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 8002ace:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 8002ad0:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002ad2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 8002ad4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */
  
  RCC->PLL2FRACR = 0x00000000;
 8002ad6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 8002ad8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002ada:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002adc:	6818      	ldr	r0, [r3, #0]
 8002ade:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 8002ae2:	6018      	str	r0, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002ae4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8002ae6:	4b0c      	ldr	r3, [pc, #48]	; (8002b18 <SystemInit+0x78>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	0c1b      	lsrs	r3, r3, #16
 8002aec:	041b      	lsls	r3, r3, #16
 8002aee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002af2:	d202      	bcs.n	8002afa <SystemInit+0x5a>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x00000001U;
 8002af4:	4b09      	ldr	r3, [pc, #36]	; (8002b1c <SystemInit+0x7c>)
 8002af6:	2201      	movs	r2, #1
 8002af8:	601a      	str	r2, [r3, #0]
/*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002afa:	4b09      	ldr	r3, [pc, #36]	; (8002b20 <SystemInit+0x80>)
 8002afc:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8002b00:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 8002b02:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002b06:	608b      	str	r3, [r1, #8]
#endif  


}
 8002b08:	bd10      	pop	{r4, pc}
 8002b0a:	bf00      	nop
 8002b0c:	e000ed00 	.word	0xe000ed00
 8002b10:	eaf6ed7f 	.word	0xeaf6ed7f
 8002b14:	58024400 	.word	0x58024400
 8002b18:	5c001000 	.word	0x5c001000
 8002b1c:	51008108 	.word	0x51008108
 8002b20:	52004000 	.word	0x52004000

08002b24 <HAL_MspInit>:
__weak void HAL_MspInit(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8002b24:	4770      	bx	lr
	...

08002b28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b28:	b570      	push	{r4, r5, r6, lr}
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002b2a:	4e0f      	ldr	r6, [pc, #60]	; (8002b68 <HAL_InitTick+0x40>)
{
 8002b2c:	4605      	mov	r5, r0
  if((uint32_t)uwTickFreq == 0UL)
 8002b2e:	7830      	ldrb	r0, [r6, #0]
 8002b30:	b908      	cbnz	r0, 8002b36 <HAL_InitTick+0xe>
  {
    return HAL_ERROR;
 8002b32:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8002b34:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002b36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b3a:	4a0c      	ldr	r2, [pc, #48]	; (8002b6c <HAL_InitTick+0x44>)
 8002b3c:	fbb3 f3f0 	udiv	r3, r3, r0
 8002b40:	6810      	ldr	r0, [r2, #0]
 8002b42:	fbb0 f0f3 	udiv	r0, r0, r3
 8002b46:	f000 f8c5 	bl	8002cd4 <HAL_SYSTICK_Config>
 8002b4a:	4604      	mov	r4, r0
 8002b4c:	2800      	cmp	r0, #0
 8002b4e:	d1f0      	bne.n	8002b32 <HAL_InitTick+0xa>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b50:	2d0f      	cmp	r5, #15
 8002b52:	d8ee      	bhi.n	8002b32 <HAL_InitTick+0xa>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b54:	4602      	mov	r2, r0
 8002b56:	4629      	mov	r1, r5
 8002b58:	f04f 30ff 	mov.w	r0, #4294967295
 8002b5c:	f000 f87a 	bl	8002c54 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b60:	6075      	str	r5, [r6, #4]
 8002b62:	4620      	mov	r0, r4
 8002b64:	e7e6      	b.n	8002b34 <HAL_InitTick+0xc>
 8002b66:	bf00      	nop
 8002b68:	20000108 	.word	0x20000108
 8002b6c:	20000100 	.word	0x20000100

08002b70 <HAL_Init>:
{
 8002b70:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b72:	2003      	movs	r0, #3
 8002b74:	f000 f85c 	bl	8002c30 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002b78:	f001 ff10 	bl	800499c <HAL_RCC_GetSysClockFreq>
 8002b7c:	490f      	ldr	r1, [pc, #60]	; (8002bbc <HAL_Init+0x4c>)
 8002b7e:	4a10      	ldr	r2, [pc, #64]	; (8002bc0 <HAL_Init+0x50>)
 8002b80:	698b      	ldr	r3, [r1, #24]
 8002b82:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8002b86:	5cd3      	ldrb	r3, [r2, r3]
 8002b88:	f003 031f 	and.w	r3, r3, #31
 8002b8c:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002b8e:	698b      	ldr	r3, [r1, #24]
 8002b90:	f003 030f 	and.w	r3, r3, #15
 8002b94:	5cd3      	ldrb	r3, [r2, r3]
 8002b96:	4a0b      	ldr	r2, [pc, #44]	; (8002bc4 <HAL_Init+0x54>)
 8002b98:	f003 031f 	and.w	r3, r3, #31
 8002b9c:	fa20 f303 	lsr.w	r3, r0, r3
 8002ba0:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8002ba2:	4b09      	ldr	r3, [pc, #36]	; (8002bc8 <HAL_Init+0x58>)
 8002ba4:	6018      	str	r0, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002ba6:	200f      	movs	r0, #15
 8002ba8:	f7ff ffbe 	bl	8002b28 <HAL_InitTick>
 8002bac:	4604      	mov	r4, r0
 8002bae:	b918      	cbnz	r0, 8002bb8 <HAL_Init+0x48>
  HAL_MspInit();
 8002bb0:	f7ff ffb8 	bl	8002b24 <HAL_MspInit>
}
 8002bb4:	4620      	mov	r0, r4
 8002bb6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002bb8:	2401      	movs	r4, #1
 8002bba:	e7fb      	b.n	8002bb4 <HAL_Init+0x44>
 8002bbc:	58024400 	.word	0x58024400
 8002bc0:	08007278 	.word	0x08007278
 8002bc4:	20000104 	.word	0x20000104
 8002bc8:	20000100 	.word	0x20000100

08002bcc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8002bcc:	4a03      	ldr	r2, [pc, #12]	; (8002bdc <HAL_IncTick+0x10>)
 8002bce:	4b04      	ldr	r3, [pc, #16]	; (8002be0 <HAL_IncTick+0x14>)
 8002bd0:	6811      	ldr	r1, [r2, #0]
 8002bd2:	781b      	ldrb	r3, [r3, #0]
 8002bd4:	440b      	add	r3, r1
 8002bd6:	6013      	str	r3, [r2, #0]
}
 8002bd8:	4770      	bx	lr
 8002bda:	bf00      	nop
 8002bdc:	20001f14 	.word	0x20001f14
 8002be0:	20000108 	.word	0x20000108

08002be4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002be4:	4b01      	ldr	r3, [pc, #4]	; (8002bec <HAL_GetTick+0x8>)
 8002be6:	6818      	ldr	r0, [r3, #0]
}
 8002be8:	4770      	bx	lr
 8002bea:	bf00      	nop
 8002bec:	20001f14 	.word	0x20001f14

08002bf0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002bf0:	b538      	push	{r3, r4, r5, lr}
 8002bf2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002bf4:	f7ff fff6 	bl	8002be4 <HAL_GetTick>
 8002bf8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bfa:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8002bfc:	bf1e      	ittt	ne
 8002bfe:	4b04      	ldrne	r3, [pc, #16]	; (8002c10 <HAL_Delay+0x20>)
 8002c00:	781b      	ldrbne	r3, [r3, #0]
 8002c02:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002c04:	f7ff ffee 	bl	8002be4 <HAL_GetTick>
 8002c08:	1b40      	subs	r0, r0, r5
 8002c0a:	42a0      	cmp	r0, r4
 8002c0c:	d3fa      	bcc.n	8002c04 <HAL_Delay+0x14>
  {
  }
}
 8002c0e:	bd38      	pop	{r3, r4, r5, pc}
 8002c10:	20000108 	.word	0x20000108

08002c14 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8002c14:	4b01      	ldr	r3, [pc, #4]	; (8002c1c <HAL_GetREVID+0x8>)
 8002c16:	6818      	ldr	r0, [r3, #0]
}
 8002c18:	0c00      	lsrs	r0, r0, #16
 8002c1a:	4770      	bx	lr
 8002c1c:	5c001000 	.word	0x5c001000

08002c20 <HAL_EnableCompensationCell>:
  *         voltage ranges from 2.4 to 3.6 V.
  * @retval None
  */
void HAL_EnableCompensationCell(void)
{
  SET_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN) ;
 8002c20:	4a02      	ldr	r2, [pc, #8]	; (8002c2c <HAL_EnableCompensationCell+0xc>)
 8002c22:	6a13      	ldr	r3, [r2, #32]
 8002c24:	f043 0301 	orr.w	r3, r3, #1
 8002c28:	6213      	str	r3, [r2, #32]
}
 8002c2a:	4770      	bx	lr
 8002c2c:	58000400 	.word	0x58000400

08002c30 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c30:	4a07      	ldr	r2, [pc, #28]	; (8002c50 <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c32:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c34:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c36:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c3a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002c3e:	041b      	lsls	r3, r3, #16
 8002c40:	0c1b      	lsrs	r3, r3, #16
 8002c42:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c46:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8002c4a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8002c4c:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002c4e:	4770      	bx	lr
 8002c50:	e000ed00 	.word	0xe000ed00

08002c54 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c54:	4b16      	ldr	r3, [pc, #88]	; (8002cb0 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c56:	b570      	push	{r4, r5, r6, lr}
 8002c58:	68dc      	ldr	r4, [r3, #12]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c5a:	f04f 36ff 	mov.w	r6, #4294967295
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c5e:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c62:	f1c4 0507 	rsb	r5, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c66:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c68:	2d04      	cmp	r5, #4
 8002c6a:	bf28      	it	cs
 8002c6c:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c6e:	2b06      	cmp	r3, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c70:	fa06 f305 	lsl.w	r3, r6, r5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c74:	bf8c      	ite	hi
 8002c76:	3c03      	subhi	r4, #3
 8002c78:	2400      	movls	r4, #0
  if ((int32_t)(IRQn) >= 0)
 8002c7a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c7c:	ea21 0303 	bic.w	r3, r1, r3
 8002c80:	fa03 f304 	lsl.w	r3, r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c84:	fa06 f404 	lsl.w	r4, r6, r4
 8002c88:	ea22 0404 	bic.w	r4, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c8c:	ea43 0304 	orr.w	r3, r3, r4
 8002c90:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8002c94:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8002c96:	db06      	blt.n	8002ca6 <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c98:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8002c9c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8002ca0:	f880 3300 	strb.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002ca4:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ca6:	f000 000f 	and.w	r0, r0, #15
 8002caa:	4a02      	ldr	r2, [pc, #8]	; (8002cb4 <HAL_NVIC_SetPriority+0x60>)
 8002cac:	5413      	strb	r3, [r2, r0]
 8002cae:	e7f9      	b.n	8002ca4 <HAL_NVIC_SetPriority+0x50>
 8002cb0:	e000ed00 	.word	0xe000ed00
 8002cb4:	e000ed14 	.word	0xe000ed14

08002cb8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002cb8:	2800      	cmp	r0, #0
 8002cba:	db08      	blt.n	8002cce <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cbc:	0942      	lsrs	r2, r0, #5
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	f000 001f 	and.w	r0, r0, #31
 8002cc4:	fa03 f000 	lsl.w	r0, r3, r0
 8002cc8:	4b01      	ldr	r3, [pc, #4]	; (8002cd0 <HAL_NVIC_EnableIRQ+0x18>)
 8002cca:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002cce:	4770      	bx	lr
 8002cd0:	e000e100 	.word	0xe000e100

08002cd4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002cd4:	3801      	subs	r0, #1
 8002cd6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8002cda:	d20a      	bcs.n	8002cf2 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cdc:	4b06      	ldr	r3, [pc, #24]	; (8002cf8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cde:	21f0      	movs	r1, #240	; 0xf0
 8002ce0:	4a06      	ldr	r2, [pc, #24]	; (8002cfc <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ce2:	6058      	str	r0, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ce4:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ce6:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cea:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cec:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cee:	601a      	str	r2, [r3, #0]
 8002cf0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002cf2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002cf4:	4770      	bx	lr
 8002cf6:	bf00      	nop
 8002cf8:	e000e010 	.word	0xe000e010
 8002cfc:	e000ed00 	.word	0xe000ed00

08002d00 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002d00:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002d04:	4a04      	ldr	r2, [pc, #16]	; (8002d18 <HAL_MPU_Disable+0x18>)
 8002d06:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8002d08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d0c:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002d0e:	2200      	movs	r2, #0
 8002d10:	4b02      	ldr	r3, [pc, #8]	; (8002d1c <HAL_MPU_Disable+0x1c>)
 8002d12:	605a      	str	r2, [r3, #4]
}
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop
 8002d18:	e000ed00 	.word	0xe000ed00
 8002d1c:	e000ed90 	.word	0xe000ed90

08002d20 <HAL_MPU_Enable>:
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002d20:	4a06      	ldr	r2, [pc, #24]	; (8002d3c <HAL_MPU_Enable+0x1c>)
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002d22:	f040 0001 	orr.w	r0, r0, #1
 8002d26:	4b06      	ldr	r3, [pc, #24]	; (8002d40 <HAL_MPU_Enable+0x20>)
 8002d28:	6058      	str	r0, [r3, #4]
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002d2a:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8002d2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d30:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002d32:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002d36:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002d3a:	4770      	bx	lr
 8002d3c:	e000ed00 	.word	0xe000ed00
 8002d40:	e000ed90 	.word	0xe000ed90

08002d44 <HAL_MPU_ConfigRegion>:
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002d44:	7843      	ldrb	r3, [r0, #1]
 8002d46:	4a12      	ldr	r2, [pc, #72]	; (8002d90 <HAL_MPU_ConfigRegion+0x4c>)
{
 8002d48:	b510      	push	{r4, lr}
  MPU->RNR = MPU_Init->Number;
 8002d4a:	6093      	str	r3, [r2, #8]

  if ((MPU_Init->Enable) != 0UL)
 8002d4c:	7801      	ldrb	r1, [r0, #0]
 8002d4e:	b1d9      	cbz	r1, 8002d88 <HAL_MPU_ConfigRegion+0x44>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 8002d50:	6843      	ldr	r3, [r0, #4]
 8002d52:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002d54:	7ac3      	ldrb	r3, [r0, #11]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002d56:	7b04      	ldrb	r4, [r0, #12]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002d58:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002d5a:	ea43 7304 	orr.w	r3, r3, r4, lsl #28
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002d5e:	430b      	orrs	r3, r1
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002d60:	7a81      	ldrb	r1, [r0, #10]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002d62:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002d66:	7b41      	ldrb	r1, [r0, #13]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002d68:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002d6c:	7b81      	ldrb	r1, [r0, #14]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002d6e:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002d72:	7bc1      	ldrb	r1, [r0, #15]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002d74:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002d78:	7a41      	ldrb	r1, [r0, #9]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002d7a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002d7e:	7a01      	ldrb	r1, [r0, #8]
 8002d80:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002d84:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8002d86:	bd10      	pop	{r4, pc}
    MPU->RBAR = 0x00;
 8002d88:	60d1      	str	r1, [r2, #12]
    MPU->RASR = 0x00;
 8002d8a:	6111      	str	r1, [r2, #16]
}
 8002d8c:	e7fb      	b.n	8002d86 <HAL_MPU_ConfigRegion+0x42>
 8002d8e:	bf00      	nop
 8002d90:	e000ed90 	.word	0xe000ed90

08002d94 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 8002d94:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 8002d96:	6804      	ldr	r4, [r0, #0]
 8002d98:	9d04      	ldr	r5, [sp, #16]
 8002d9a:	6c66      	ldr	r6, [r4, #68]	; 0x44
 8002d9c:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 8002da0:	f006 4640 	and.w	r6, r6, #3221225472	; 0xc0000000
 8002da4:	4333      	orrs	r3, r6
 8002da6:	6463      	str	r3, [r4, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8002da8:	6843      	ldr	r3, [r0, #4]
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8002daa:	63e2      	str	r2, [r4, #60]	; 0x3c
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8002dac:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002db0:	d130      	bne.n	8002e14 <DMA2D_SetConfig+0x80>
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8002db2:	6886      	ldr	r6, [r0, #8]
 8002db4:	b11e      	cbz	r6, 8002dbe <DMA2D_SetConfig+0x2a>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8002db6:	2e01      	cmp	r6, #1
 8002db8:	d103      	bne.n	8002dc2 <DMA2D_SetConfig+0x2e>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8002dba:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
      tmp3 = (tmp3 >> 12U);
      tmp4 = (tmp4 >> 4U );
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8002dbe:	63a1      	str	r1, [r4, #56]	; 0x38
  else /* M2M, M2M_PFC,M2M_Blending or M2M_blending with fixed color BG DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8002dc0:	bd70      	pop	{r4, r5, r6, pc}
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8002dc2:	2e02      	cmp	r6, #2
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8002dc4:	f401 037f 	and.w	r3, r1, #16711680	; 0xff0000
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8002dc8:	f401 457f 	and.w	r5, r1, #65280	; 0xff00
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8002dcc:	b2c8      	uxtb	r0, r1
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8002dce:	d107      	bne.n	8002de0 <DMA2D_SetConfig+0x4c>
      tmp2 = (tmp2 >> 19U);
 8002dd0:	0cd9      	lsrs	r1, r3, #19
      tmp3 = (tmp3 >> 10U);
 8002dd2:	0aad      	lsrs	r5, r5, #10
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8002dd4:	02c9      	lsls	r1, r1, #11
 8002dd6:	ea41 1145 	orr.w	r1, r1, r5, lsl #5
 8002dda:	ea41 01d0 	orr.w	r1, r1, r0, lsr #3
 8002dde:	e7ee      	b.n	8002dbe <DMA2D_SetConfig+0x2a>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8002de0:	2e03      	cmp	r6, #3
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8002de2:	f001 427f 	and.w	r2, r1, #4278190080	; 0xff000000
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8002de6:	d10a      	bne.n	8002dfe <DMA2D_SetConfig+0x6a>
      tmp2 = (tmp2 >> 19U);
 8002de8:	0cdb      	lsrs	r3, r3, #19
      tmp3 = (tmp3 >> 11U);
 8002dea:	0aed      	lsrs	r5, r5, #11
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8002dec:	029b      	lsls	r3, r3, #10
      tmp1 = (tmp1 >> 31U);
 8002dee:	0fd1      	lsrs	r1, r2, #31
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8002df0:	ea43 1345 	orr.w	r3, r3, r5, lsl #5
 8002df4:	ea43 03d0 	orr.w	r3, r3, r0, lsr #3
 8002df8:	ea43 31c1 	orr.w	r1, r3, r1, lsl #15
 8002dfc:	e7df      	b.n	8002dbe <DMA2D_SetConfig+0x2a>
      tmp2 = (tmp2 >> 20U);
 8002dfe:	0d19      	lsrs	r1, r3, #20
      tmp3 = (tmp3 >> 12U);
 8002e00:	0b2d      	lsrs	r5, r5, #12
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8002e02:	0209      	lsls	r1, r1, #8
      tmp1 = (tmp1 >> 28U);
 8002e04:	0f13      	lsrs	r3, r2, #28
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8002e06:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
 8002e0a:	ea41 1110 	orr.w	r1, r1, r0, lsr #4
 8002e0e:	ea41 3103 	orr.w	r1, r1, r3, lsl #12
 8002e12:	e7d4      	b.n	8002dbe <DMA2D_SetConfig+0x2a>
  else if(hdma2d->Init.Mode == DMA2D_M2M_BLEND_FG) /*M2M_blending with fixed color FG DMA2D Mode selected*/
 8002e14:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002e18:	d101      	bne.n	8002e1e <DMA2D_SetConfig+0x8a>
    WRITE_REG(hdma2d->Instance->BGMAR , pdata);
 8002e1a:	6161      	str	r1, [r4, #20]
 8002e1c:	e7d0      	b.n	8002dc0 <DMA2D_SetConfig+0x2c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8002e1e:	60e1      	str	r1, [r4, #12]
}
 8002e20:	e7ce      	b.n	8002dc0 <DMA2D_SetConfig+0x2c>

08002e22 <HAL_DMA2D_MspInit>:
}
 8002e22:	4770      	bx	lr

08002e24 <HAL_DMA2D_Init>:
{
 8002e24:	b510      	push	{r4, lr}
  if(hdma2d == NULL)
 8002e26:	4604      	mov	r4, r0
 8002e28:	2800      	cmp	r0, #0
 8002e2a:	d036      	beq.n	8002e9a <HAL_DMA2D_Init+0x76>
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8002e2c:	f890 3061 	ldrb.w	r3, [r0, #97]	; 0x61
 8002e30:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002e34:	b91b      	cbnz	r3, 8002e3e <HAL_DMA2D_Init+0x1a>
    hdma2d->Lock = HAL_UNLOCKED;
 8002e36:	f880 2060 	strb.w	r2, [r0, #96]	; 0x60
    HAL_DMA2D_MspInit(hdma2d);
 8002e3a:	f7ff fff2 	bl	8002e22 <HAL_DMA2D_MspInit>
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002e3e:	2302      	movs	r3, #2
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8002e40:	69e0      	ldr	r0, [r4, #28]
 8002e42:	6862      	ldr	r2, [r4, #4]
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002e44:	f884 3061 	strb.w	r3, [r4, #97]	; 0x61
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8002e48:	6823      	ldr	r3, [r4, #0]
 8002e4a:	4302      	orrs	r2, r0
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB, hdma2d->Init.ColorMode | hdma2d->Init.BytesSwap);
 8002e4c:	69a0      	ldr	r0, [r4, #24]
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8002e4e:	6819      	ldr	r1, [r3, #0]
 8002e50:	f421 21e0 	bic.w	r1, r1, #458752	; 0x70000
 8002e54:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8002e58:	430a      	orrs	r2, r1
 8002e5a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB, hdma2d->Init.ColorMode | hdma2d->Init.BytesSwap);
 8002e5c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e5e:	68a2      	ldr	r2, [r4, #8]
 8002e60:	f421 7183 	bic.w	r1, r1, #262	; 0x106
 8002e64:	4302      	orrs	r2, r0
 8002e66:	f021 0101 	bic.w	r1, r1, #1
 8002e6a:	430a      	orrs	r2, r1
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8002e6c:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB, hdma2d->Init.ColorMode | hdma2d->Init.BytesSwap);
 8002e6e:	635a      	str	r2, [r3, #52]	; 0x34
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8002e70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e72:	0c12      	lsrs	r2, r2, #16
 8002e74:	0412      	lsls	r2, r2, #16
 8002e76:	430a      	orrs	r2, r1
 8002e78:	641a      	str	r2, [r3, #64]	; 0x40
  MODIFY_REG(hdma2d->Instance->OPFCCR,(DMA2D_OPFCCR_AI|DMA2D_OPFCCR_RBS), ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
 8002e7a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e7c:	e9d4 0204 	ldrd	r0, r2, [r4, #16]
 8002e80:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 8002e84:	0552      	lsls	r2, r2, #21
 8002e86:	ea42 5200 	orr.w	r2, r2, r0, lsl #20
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8002e8a:	2000      	movs	r0, #0
  MODIFY_REG(hdma2d->Instance->OPFCCR,(DMA2D_OPFCCR_AI|DMA2D_OPFCCR_RBS), ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
 8002e8c:	430a      	orrs	r2, r1
 8002e8e:	635a      	str	r2, [r3, #52]	; 0x34
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8002e90:	2301      	movs	r3, #1
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8002e92:	6660      	str	r0, [r4, #100]	; 0x64
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8002e94:	f884 3061 	strb.w	r3, [r4, #97]	; 0x61
}
 8002e98:	bd10      	pop	{r4, pc}
     return HAL_ERROR;
 8002e9a:	2001      	movs	r0, #1
 8002e9c:	e7fc      	b.n	8002e98 <HAL_DMA2D_Init+0x74>

08002e9e <HAL_DMA2D_Start>:
{
 8002e9e:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __HAL_LOCK(hdma2d);
 8002ea0:	f890 4060 	ldrb.w	r4, [r0, #96]	; 0x60
{
 8002ea4:	4605      	mov	r5, r0
  __HAL_LOCK(hdma2d);
 8002ea6:	2c01      	cmp	r4, #1
 8002ea8:	f04f 0402 	mov.w	r4, #2
 8002eac:	d00f      	beq.n	8002ece <HAL_DMA2D_Start+0x30>
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002eae:	f880 4061 	strb.w	r4, [r0, #97]	; 0x61
  __HAL_LOCK(hdma2d);
 8002eb2:	2601      	movs	r6, #1
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8002eb4:	9c06      	ldr	r4, [sp, #24]
  __HAL_LOCK(hdma2d);
 8002eb6:	f880 6060 	strb.w	r6, [r0, #96]	; 0x60
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8002eba:	9400      	str	r4, [sp, #0]
 8002ebc:	f7ff ff6a 	bl	8002d94 <DMA2D_SetConfig>
  __HAL_DMA2D_ENABLE(hdma2d);
 8002ec0:	682a      	ldr	r2, [r5, #0]
  return HAL_OK;
 8002ec2:	2000      	movs	r0, #0
  __HAL_DMA2D_ENABLE(hdma2d);
 8002ec4:	6813      	ldr	r3, [r2, #0]
 8002ec6:	4333      	orrs	r3, r6
 8002ec8:	6013      	str	r3, [r2, #0]
}
 8002eca:	b002      	add	sp, #8
 8002ecc:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hdma2d);
 8002ece:	4620      	mov	r0, r4
 8002ed0:	e7fb      	b.n	8002eca <HAL_DMA2D_Start+0x2c>

08002ed2 <HAL_DMA2D_PollForTransfer>:
  __IO uint32_t isrflags = 0x0U;
 8002ed2:	2300      	movs	r3, #0
{
 8002ed4:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t isrflags = 0x0U;
 8002ed6:	9301      	str	r3, [sp, #4]
{
 8002ed8:	4604      	mov	r4, r0
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8002eda:	6803      	ldr	r3, [r0, #0]
{
 8002edc:	460d      	mov	r5, r1
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	07db      	lsls	r3, r3, #31
 8002ee2:	d417      	bmi.n	8002f14 <HAL_DMA2D_PollForTransfer+0x42>
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8002ee4:	6822      	ldr	r2, [r4, #0]
 8002ee6:	69d3      	ldr	r3, [r2, #28]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8002ee8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002eea:	4313      	orrs	r3, r2
  if (layer_start != 0U)
 8002eec:	069e      	lsls	r6, r3, #26
 8002eee:	d506      	bpl.n	8002efe <HAL_DMA2D_PollForTransfer+0x2c>
    tickstart = HAL_GetTick();
 8002ef0:	f7ff fe78 	bl	8002be4 <HAL_GetTick>
 8002ef4:	4606      	mov	r6, r0
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8002ef6:	6823      	ldr	r3, [r4, #0]
 8002ef8:	685a      	ldr	r2, [r3, #4]
 8002efa:	06d2      	lsls	r2, r2, #27
 8002efc:	d543      	bpl.n	8002f86 <HAL_DMA2D_PollForTransfer+0xb4>
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8002efe:	6823      	ldr	r3, [r4, #0]
 8002f00:	2212      	movs	r2, #18
  __HAL_UNLOCK(hdma2d);
 8002f02:	2000      	movs	r0, #0
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8002f04:	609a      	str	r2, [r3, #8]
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002f06:	2301      	movs	r3, #1
  __HAL_UNLOCK(hdma2d);
 8002f08:	f884 0060 	strb.w	r0, [r4, #96]	; 0x60
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002f0c:	f884 3061 	strb.w	r3, [r4, #97]	; 0x61
}
 8002f10:	b002      	add	sp, #8
 8002f12:	bd70      	pop	{r4, r5, r6, pc}
   tickstart = HAL_GetTick();
 8002f14:	f7ff fe66 	bl	8002be4 <HAL_GetTick>
 8002f18:	4606      	mov	r6, r0
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8002f1a:	6823      	ldr	r3, [r4, #0]
 8002f1c:	685a      	ldr	r2, [r3, #4]
 8002f1e:	0792      	lsls	r2, r2, #30
 8002f20:	d4e0      	bmi.n	8002ee4 <HAL_DMA2D_PollForTransfer+0x12>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8002f22:	685a      	ldr	r2, [r3, #4]
 8002f24:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8002f26:	9a01      	ldr	r2, [sp, #4]
 8002f28:	f012 0f21 	tst.w	r2, #33	; 0x21
 8002f2c:	d017      	beq.n	8002f5e <HAL_DMA2D_PollForTransfer+0x8c>
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8002f2e:	9a01      	ldr	r2, [sp, #4]
 8002f30:	0695      	lsls	r5, r2, #26
 8002f32:	d503      	bpl.n	8002f3c <HAL_DMA2D_PollForTransfer+0x6a>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002f34:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002f36:	f042 0202 	orr.w	r2, r2, #2
 8002f3a:	6662      	str	r2, [r4, #100]	; 0x64
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8002f3c:	9a01      	ldr	r2, [sp, #4]
 8002f3e:	07d0      	lsls	r0, r2, #31
 8002f40:	d503      	bpl.n	8002f4a <HAL_DMA2D_PollForTransfer+0x78>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002f42:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002f44:	f042 0201 	orr.w	r2, r2, #1
 8002f48:	6662      	str	r2, [r4, #100]	; 0x64
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8002f4a:	2221      	movs	r2, #33	; 0x21
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8002f4c:	609a      	str	r2, [r3, #8]
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8002f4e:	2304      	movs	r3, #4
        return HAL_ERROR;
 8002f50:	2001      	movs	r0, #1
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8002f52:	f884 3061 	strb.w	r3, [r4, #97]	; 0x61
        __HAL_UNLOCK(hdma2d);
 8002f56:	2300      	movs	r3, #0
 8002f58:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
        return HAL_ERROR;
 8002f5c:	e7d8      	b.n	8002f10 <HAL_DMA2D_PollForTransfer+0x3e>
      if(Timeout != HAL_MAX_DELAY)
 8002f5e:	1c69      	adds	r1, r5, #1
 8002f60:	d0dc      	beq.n	8002f1c <HAL_DMA2D_PollForTransfer+0x4a>
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8002f62:	f7ff fe3f 	bl	8002be4 <HAL_GetTick>
 8002f66:	1b80      	subs	r0, r0, r6
 8002f68:	42a8      	cmp	r0, r5
 8002f6a:	d801      	bhi.n	8002f70 <HAL_DMA2D_PollForTransfer+0x9e>
 8002f6c:	2d00      	cmp	r5, #0
 8002f6e:	d1d4      	bne.n	8002f1a <HAL_DMA2D_PollForTransfer+0x48>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8002f70:	6e63      	ldr	r3, [r4, #100]	; 0x64
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8002f72:	2003      	movs	r0, #3
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8002f74:	f043 0320 	orr.w	r3, r3, #32
 8002f78:	6663      	str	r3, [r4, #100]	; 0x64
          __HAL_UNLOCK(hdma2d);
 8002f7a:	2300      	movs	r3, #0
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8002f7c:	f884 0061 	strb.w	r0, [r4, #97]	; 0x61
          __HAL_UNLOCK(hdma2d);
 8002f80:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
          return HAL_TIMEOUT;
 8002f84:	e7c4      	b.n	8002f10 <HAL_DMA2D_PollForTransfer+0x3e>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8002f86:	685a      	ldr	r2, [r3, #4]
 8002f88:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8002f8a:	9a01      	ldr	r2, [sp, #4]
 8002f8c:	f012 0f29 	tst.w	r2, #41	; 0x29
 8002f90:	d016      	beq.n	8002fc0 <HAL_DMA2D_PollForTransfer+0xee>
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8002f92:	9a01      	ldr	r2, [sp, #4]
 8002f94:	0716      	lsls	r6, r2, #28
 8002f96:	d503      	bpl.n	8002fa0 <HAL_DMA2D_PollForTransfer+0xce>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8002f98:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002f9a:	f042 0204 	orr.w	r2, r2, #4
 8002f9e:	6662      	str	r2, [r4, #100]	; 0x64
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8002fa0:	9a01      	ldr	r2, [sp, #4]
 8002fa2:	0695      	lsls	r5, r2, #26
 8002fa4:	d503      	bpl.n	8002fae <HAL_DMA2D_PollForTransfer+0xdc>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002fa6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002fa8:	f042 0202 	orr.w	r2, r2, #2
 8002fac:	6662      	str	r2, [r4, #100]	; 0x64
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8002fae:	9a01      	ldr	r2, [sp, #4]
 8002fb0:	07d0      	lsls	r0, r2, #31
 8002fb2:	d503      	bpl.n	8002fbc <HAL_DMA2D_PollForTransfer+0xea>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002fb4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002fb6:	f042 0201 	orr.w	r2, r2, #1
 8002fba:	6662      	str	r2, [r4, #100]	; 0x64
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8002fbc:	2229      	movs	r2, #41	; 0x29
 8002fbe:	e7c5      	b.n	8002f4c <HAL_DMA2D_PollForTransfer+0x7a>
      if(Timeout != HAL_MAX_DELAY)
 8002fc0:	1c69      	adds	r1, r5, #1
 8002fc2:	d099      	beq.n	8002ef8 <HAL_DMA2D_PollForTransfer+0x26>
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8002fc4:	f7ff fe0e 	bl	8002be4 <HAL_GetTick>
 8002fc8:	1b80      	subs	r0, r0, r6
 8002fca:	42a8      	cmp	r0, r5
 8002fcc:	d8d0      	bhi.n	8002f70 <HAL_DMA2D_PollForTransfer+0x9e>
 8002fce:	2d00      	cmp	r5, #0
 8002fd0:	d191      	bne.n	8002ef6 <HAL_DMA2D_PollForTransfer+0x24>
 8002fd2:	e7cd      	b.n	8002f70 <HAL_DMA2D_PollForTransfer+0x9e>

08002fd4 <HAL_DMA2D_ConfigLayer>:
  __HAL_LOCK(hdma2d);
 8002fd4:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	f04f 0302 	mov.w	r3, #2
{
 8002fde:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma2d);
 8002fe0:	d03d      	beq.n	800305e <HAL_DMA2D_ConfigLayer+0x8a>
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
 8002fe2:	241c      	movs	r4, #28
  __HAL_LOCK(hdma2d);
 8002fe4:	2201      	movs	r2, #1
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002fe6:	f880 3061 	strb.w	r3, [r0, #97]	; 0x61
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
 8002fea:	fb04 0401 	mla	r4, r4, r1, r0
  __HAL_LOCK(hdma2d);
 8002fee:	f880 2060 	strb.w	r2, [r0, #96]	; 0x60
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8002ff2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
 8002ff4:	e9d4 650b 	ldrd	r6, r5, [r4, #44]	; 0x2c
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8002ff8:	0513      	lsls	r3, r2, #20
 8002ffa:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002ffc:	f1a6 0709 	sub.w	r7, r6, #9
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
 8003000:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8003004:	6b65      	ldr	r5, [r4, #52]	; 0x34
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003006:	2f01      	cmp	r7, #1
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
 8003008:	ea43 0306 	orr.w	r3, r3, r6
 800300c:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8003010:	6802      	ldr	r2, [r0, #0]
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003012:	d80f      	bhi.n	8003034 <HAL_DMA2D_ConfigLayer+0x60>
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8003014:	f005 467f 	and.w	r6, r5, #4278190080	; 0xff000000
 8003018:	4f1d      	ldr	r7, [pc, #116]	; (8003090 <HAL_DMA2D_ConfigLayer+0xbc>)
 800301a:	431e      	orrs	r6, r3
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 800301c:	bb49      	cbnz	r1, 8003072 <HAL_DMA2D_ConfigLayer+0x9e>
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800301e:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8003020:	403b      	ands	r3, r7
 8003022:	4333      	orrs	r3, r6
 8003024:	6253      	str	r3, [r2, #36]	; 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8003026:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003028:	6193      	str	r3, [r2, #24]
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 800302a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800302c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003030:	6293      	str	r3, [r2, #40]	; 0x28
 8003032:	e00e      	b.n	8003052 <HAL_DMA2D_ConfigLayer+0x7e>
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8003034:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 8003038:	b199      	cbz	r1, 8003062 <HAL_DMA2D_ConfigLayer+0x8e>
    if(pLayerCfg->InputColorMode == DMA2D_INPUT_YCBCR)
 800303a:	2e0b      	cmp	r6, #11
 800303c:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800303e:	d122      	bne.n	8003086 <HAL_DMA2D_ConfigLayer+0xb2>
      regValue |= (pLayerCfg->ChromaSubSampling << DMA2D_FGPFCCR_CSS_Pos);
 8003040:	6c21      	ldr	r1, [r4, #64]	; 0x40
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8003042:	69d6      	ldr	r6, [r2, #28]
      regValue |= (pLayerCfg->ChromaSubSampling << DMA2D_FGPFCCR_CSS_Pos);
 8003044:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8003048:	4912      	ldr	r1, [pc, #72]	; (8003094 <HAL_DMA2D_ConfigLayer+0xc0>)
 800304a:	4031      	ands	r1, r6
 800304c:	430b      	orrs	r3, r1
 800304e:	61d3      	str	r3, [r2, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8003050:	6115      	str	r5, [r2, #16]
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003052:	2301      	movs	r3, #1
 8003054:	f880 3061 	strb.w	r3, [r0, #97]	; 0x61
  __HAL_UNLOCK(hdma2d);
 8003058:	2300      	movs	r3, #0
 800305a:	f880 3060 	strb.w	r3, [r0, #96]	; 0x60
  __HAL_LOCK(hdma2d);
 800305e:	4618      	mov	r0, r3
}
 8003060:	bdf0      	pop	{r4, r5, r6, r7, pc}
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8003062:	6a54      	ldr	r4, [r2, #36]	; 0x24
 8003064:	490a      	ldr	r1, [pc, #40]	; (8003090 <HAL_DMA2D_ConfigLayer+0xbc>)
 8003066:	4021      	ands	r1, r4
 8003068:	430b      	orrs	r3, r1
 800306a:	6253      	str	r3, [r2, #36]	; 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800306c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800306e:	6193      	str	r3, [r2, #24]
 8003070:	e7ef      	b.n	8003052 <HAL_DMA2D_ConfigLayer+0x7e>
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8003072:	69d3      	ldr	r3, [r2, #28]
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 8003074:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8003078:	403b      	ands	r3, r7
 800307a:	4333      	orrs	r3, r6
 800307c:	61d3      	str	r3, [r2, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800307e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003080:	6113      	str	r3, [r2, #16]
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 8003082:	6215      	str	r5, [r2, #32]
 8003084:	e7e5      	b.n	8003052 <HAL_DMA2D_ConfigLayer+0x7e>
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8003086:	69d4      	ldr	r4, [r2, #28]
 8003088:	4901      	ldr	r1, [pc, #4]	; (8003090 <HAL_DMA2D_ConfigLayer+0xbc>)
 800308a:	4021      	ands	r1, r4
 800308c:	e7de      	b.n	800304c <HAL_DMA2D_ConfigLayer+0x78>
 800308e:	bf00      	nop
 8003090:	00ccfff0 	.word	0x00ccfff0
 8003094:	00c0fff0 	.word	0x00c0fff0

08003098 <HAL_EXTI_RegisterCallback>:
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check null pointer */
  if (hexti == NULL)
 8003098:	b118      	cbz	r0, 80030a2 <HAL_EXTI_RegisterCallback+0xa>
  {
    return HAL_ERROR;
  }

  switch (CallbackID)
 800309a:	b911      	cbnz	r1, 80030a2 <HAL_EXTI_RegisterCallback+0xa>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800309c:	6042      	str	r2, [r0, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800309e:	4608      	mov	r0, r1
      break;
 80030a0:	4770      	bx	lr

    default:
      status = HAL_ERROR;
 80030a2:	2001      	movs	r0, #1
      break;
  }

  return status;
}
 80030a4:	4770      	bx	lr

080030a6 <HAL_EXTI_GetHandle>:
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80030a6:	b110      	cbz	r0, 80030ae <HAL_EXTI_GetHandle+0x8>
    return HAL_ERROR;
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80030a8:	6001      	str	r1, [r0, #0]

    return HAL_OK;
 80030aa:	2000      	movs	r0, #0
 80030ac:	4770      	bx	lr
    return HAL_ERROR;
 80030ae:	2001      	movs	r0, #1
  }
}
 80030b0:	4770      	bx	lr
	...

080030b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80030b8:	680b      	ldr	r3, [r1, #0]
{
 80030ba:	b085      	sub	sp, #20
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030bc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003280 <HAL_GPIO_Init+0x1cc>
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->EMR1 = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80030c0:	f04f 49b0 	mov.w	r9, #1476395008	; 0x58000000
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80030c4:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00U;
 80030c6:	2300      	movs	r3, #0
        temp = EXTI_CurrentCPU->IMR1;
 80030c8:	f8df c1b8 	ldr.w	ip, [pc, #440]	; 8003284 <HAL_GPIO_Init+0x1d0>
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80030cc:	9a01      	ldr	r2, [sp, #4]
 80030ce:	40da      	lsrs	r2, r3
 80030d0:	d102      	bne.n	80030d8 <HAL_GPIO_Init+0x24>
      }
    }

    position++;
  }
}
 80030d2:	b005      	add	sp, #20
 80030d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80030d8:	2701      	movs	r7, #1
    if (iocurrent != 0x00U)
 80030da:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80030dc:	409f      	lsls	r7, r3
    if (iocurrent != 0x00U)
 80030de:	ea17 0502 	ands.w	r5, r7, r2
 80030e2:	f000 80b6 	beq.w	8003252 <HAL_GPIO_Init+0x19e>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80030e6:	684a      	ldr	r2, [r1, #4]
 80030e8:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80030ec:	2403      	movs	r4, #3
 80030ee:	f022 0a10 	bic.w	sl, r2, #16
 80030f2:	fa04 f40e 	lsl.w	r4, r4, lr
 80030f6:	f10a 36ff 	add.w	r6, sl, #4294967295
 80030fa:	43e4      	mvns	r4, r4
 80030fc:	2e01      	cmp	r6, #1
 80030fe:	d810      	bhi.n	8003122 <HAL_GPIO_Init+0x6e>
        temp = GPIOx->OSPEEDR;
 8003100:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003102:	ea06 0b04 	and.w	fp, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003106:	68ce      	ldr	r6, [r1, #12]
 8003108:	fa06 f60e 	lsl.w	r6, r6, lr
 800310c:	ea46 060b 	orr.w	r6, r6, fp
        GPIOx->OSPEEDR = temp;
 8003110:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8003112:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003114:	ea26 0707 	bic.w	r7, r6, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003118:	f3c2 1600 	ubfx	r6, r2, #4, #1
 800311c:	409e      	lsls	r6, r3
 800311e:	4337      	orrs	r7, r6
        GPIOx->OTYPER = temp;
 8003120:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8003122:	68c7      	ldr	r7, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003124:	f1ba 0f02 	cmp.w	sl, #2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003128:	688e      	ldr	r6, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800312a:	ea07 0704 	and.w	r7, r7, r4
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800312e:	fa06 f60e 	lsl.w	r6, r6, lr
 8003132:	ea46 0607 	orr.w	r6, r6, r7
      GPIOx->PUPDR = temp;
 8003136:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003138:	d114      	bne.n	8003164 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->AFR[position >> 3U];
 800313a:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800313e:	f003 0b07 	and.w	fp, r3, #7
 8003142:	270f      	movs	r7, #15
 8003144:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 8003148:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = GPIOx->AFR[position >> 3U];
 800314c:	f8da 6020 	ldr.w	r6, [sl, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003150:	fa07 f70b 	lsl.w	r7, r7, fp
 8003154:	ea26 0707 	bic.w	r7, r6, r7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003158:	690e      	ldr	r6, [r1, #16]
 800315a:	fa06 f60b 	lsl.w	r6, r6, fp
 800315e:	433e      	orrs	r6, r7
        GPIOx->AFR[position >> 3U] = temp;
 8003160:	f8ca 6020 	str.w	r6, [sl, #32]
      temp = GPIOx->MODER;
 8003164:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003166:	4034      	ands	r4, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003168:	f002 0603 	and.w	r6, r2, #3
 800316c:	fa06 fe0e 	lsl.w	lr, r6, lr
 8003170:	ea4e 0404 	orr.w	r4, lr, r4
      GPIOx->MODER = temp;
 8003174:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003176:	00d4      	lsls	r4, r2, #3
 8003178:	d56b      	bpl.n	8003252 <HAL_GPIO_Init+0x19e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800317a:	f8d8 40f4 	ldr.w	r4, [r8, #244]	; 0xf4
 800317e:	f023 0603 	bic.w	r6, r3, #3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003182:	f003 0703 	and.w	r7, r3, #3
 8003186:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800318a:	f044 0402 	orr.w	r4, r4, #2
 800318e:	f106 46b0 	add.w	r6, r6, #1476395008	; 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003192:	00bf      	lsls	r7, r7, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003194:	f8c8 40f4 	str.w	r4, [r8, #244]	; 0xf4
 8003198:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800319c:	f8d8 40f4 	ldr.w	r4, [r8, #244]	; 0xf4
 80031a0:	f004 0402 	and.w	r4, r4, #2
 80031a4:	9403      	str	r4, [sp, #12]
 80031a6:	9c03      	ldr	r4, [sp, #12]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80031a8:	fa0e f407 	lsl.w	r4, lr, r7
        temp = SYSCFG->EXTICR[position >> 2U];
 80031ac:	f8d6 a008 	ldr.w	sl, [r6, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80031b0:	ea2a 0e04 	bic.w	lr, sl, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80031b4:	4c31      	ldr	r4, [pc, #196]	; (800327c <HAL_GPIO_Init+0x1c8>)
 80031b6:	42a0      	cmp	r0, r4
 80031b8:	d04d      	beq.n	8003256 <HAL_GPIO_Init+0x1a2>
 80031ba:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80031be:	42a0      	cmp	r0, r4
 80031c0:	d04b      	beq.n	800325a <HAL_GPIO_Init+0x1a6>
 80031c2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80031c6:	42a0      	cmp	r0, r4
 80031c8:	d049      	beq.n	800325e <HAL_GPIO_Init+0x1aa>
 80031ca:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80031ce:	42a0      	cmp	r0, r4
 80031d0:	d047      	beq.n	8003262 <HAL_GPIO_Init+0x1ae>
 80031d2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80031d6:	42a0      	cmp	r0, r4
 80031d8:	d045      	beq.n	8003266 <HAL_GPIO_Init+0x1b2>
 80031da:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80031de:	42a0      	cmp	r0, r4
 80031e0:	d043      	beq.n	800326a <HAL_GPIO_Init+0x1b6>
 80031e2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80031e6:	42a0      	cmp	r0, r4
 80031e8:	d041      	beq.n	800326e <HAL_GPIO_Init+0x1ba>
 80031ea:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80031ee:	42a0      	cmp	r0, r4
 80031f0:	d03f      	beq.n	8003272 <HAL_GPIO_Init+0x1be>
 80031f2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80031f6:	42a0      	cmp	r0, r4
 80031f8:	d03d      	beq.n	8003276 <HAL_GPIO_Init+0x1c2>
 80031fa:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80031fe:	42a0      	cmp	r0, r4
 8003200:	bf14      	ite	ne
 8003202:	240a      	movne	r4, #10
 8003204:	2409      	moveq	r4, #9
 8003206:	40bc      	lsls	r4, r7
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003208:	03d7      	lsls	r7, r2, #15
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800320a:	ea44 040e 	orr.w	r4, r4, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 800320e:	60b4      	str	r4, [r6, #8]
        temp &= ~(iocurrent);
 8003210:	ea6f 0605 	mvn.w	r6, r5
        temp = EXTI_CurrentCPU->IMR1;
 8003214:	f8dc 4000 	ldr.w	r4, [ip]
        temp &= ~(iocurrent);
 8003218:	bf54      	ite	pl
 800321a:	4034      	andpl	r4, r6
          temp |= iocurrent;
 800321c:	432c      	orrmi	r4, r5
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800321e:	0397      	lsls	r7, r2, #14
        EXTI_CurrentCPU->IMR1 = temp;
 8003220:	f8cc 4000 	str.w	r4, [ip]
        temp = EXTI_CurrentCPU->EMR1;
 8003224:	f8dc 4004 	ldr.w	r4, [ip, #4]
        temp &= ~(iocurrent);
 8003228:	bf54      	ite	pl
 800322a:	4034      	andpl	r4, r6
          temp |= iocurrent;
 800322c:	432c      	orrmi	r4, r5
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800322e:	02d7      	lsls	r7, r2, #11
        EXTI->RTSR1 = temp;
 8003230:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
        EXTI_CurrentCPU->EMR1 = temp;
 8003234:	f8cc 4004 	str.w	r4, [ip, #4]
        temp = EXTI->RTSR1;
 8003238:	f8d9 4000 	ldr.w	r4, [r9]
        temp &= ~(iocurrent);
 800323c:	bf54      	ite	pl
 800323e:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8003240:	432c      	orrmi	r4, r5
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003242:	0292      	lsls	r2, r2, #10
        EXTI->RTSR1 = temp;
 8003244:	603c      	str	r4, [r7, #0]
        temp = EXTI->FTSR1;
 8003246:	687c      	ldr	r4, [r7, #4]
        temp &= ~(iocurrent);
 8003248:	bf54      	ite	pl
 800324a:	4034      	andpl	r4, r6
          temp |= iocurrent;
 800324c:	432c      	orrmi	r4, r5
        EXTI->FTSR1 = temp;
 800324e:	f8c9 4004 	str.w	r4, [r9, #4]
    position++;
 8003252:	3301      	adds	r3, #1
 8003254:	e73a      	b.n	80030cc <HAL_GPIO_Init+0x18>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003256:	2400      	movs	r4, #0
 8003258:	e7d5      	b.n	8003206 <HAL_GPIO_Init+0x152>
 800325a:	2401      	movs	r4, #1
 800325c:	e7d3      	b.n	8003206 <HAL_GPIO_Init+0x152>
 800325e:	2402      	movs	r4, #2
 8003260:	e7d1      	b.n	8003206 <HAL_GPIO_Init+0x152>
 8003262:	2403      	movs	r4, #3
 8003264:	e7cf      	b.n	8003206 <HAL_GPIO_Init+0x152>
 8003266:	2404      	movs	r4, #4
 8003268:	e7cd      	b.n	8003206 <HAL_GPIO_Init+0x152>
 800326a:	2405      	movs	r4, #5
 800326c:	e7cb      	b.n	8003206 <HAL_GPIO_Init+0x152>
 800326e:	2406      	movs	r4, #6
 8003270:	e7c9      	b.n	8003206 <HAL_GPIO_Init+0x152>
 8003272:	2407      	movs	r4, #7
 8003274:	e7c7      	b.n	8003206 <HAL_GPIO_Init+0x152>
 8003276:	2408      	movs	r4, #8
 8003278:	e7c5      	b.n	8003206 <HAL_GPIO_Init+0x152>
 800327a:	bf00      	nop
 800327c:	58020000 	.word	0x58020000
 8003280:	58024400 	.word	0x58024400
 8003284:	58000080 	.word	0x58000080

08003288 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00U;
 800328c:	2200      	movs	r2, #0
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 800328e:	4e4b      	ldr	r6, [pc, #300]	; (80033bc <HAL_GPIO_DeInit+0x134>)
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8003290:	f8df 9130 	ldr.w	r9, [pc, #304]	; 80033c4 <HAL_GPIO_DeInit+0x13c>
 8003294:	f8df a130 	ldr.w	sl, [pc, #304]	; 80033c8 <HAL_GPIO_DeInit+0x140>
 8003298:	f8df b130 	ldr.w	fp, [pc, #304]	; 80033cc <HAL_GPIO_DeInit+0x144>
  while ((GPIO_Pin >> position) != 0x00U)
 800329c:	fa31 f302 	lsrs.w	r3, r1, r2
 80032a0:	d101      	bne.n	80032a6 <HAL_GPIO_DeInit+0x1e>
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
    }

    position++;
  }
}
 80032a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = GPIO_Pin & (1UL << position) ;
 80032a6:	2301      	movs	r3, #1
 80032a8:	fa03 fe02 	lsl.w	lr, r3, r2
    if (iocurrent != 0x00U)
 80032ac:	ea1e 0401 	ands.w	r4, lr, r1
 80032b0:	d070      	beq.n	8003394 <HAL_GPIO_DeInit+0x10c>
 80032b2:	f022 0503 	bic.w	r5, r2, #3
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 80032b6:	f002 0c03 	and.w	ip, r2, #3
 80032ba:	270f      	movs	r7, #15
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80032bc:	4b40      	ldr	r3, [pc, #256]	; (80033c0 <HAL_GPIO_DeInit+0x138>)
 80032be:	f105 45b0 	add.w	r5, r5, #1476395008	; 0x58000000
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 80032c2:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80032c6:	4298      	cmp	r0, r3
 80032c8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 80032cc:	fa07 f70c 	lsl.w	r7, r7, ip
      tmp = SYSCFG->EXTICR[position >> 2U];
 80032d0:	f8d5 8008 	ldr.w	r8, [r5, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 80032d4:	ea07 0808 	and.w	r8, r7, r8
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80032d8:	d05e      	beq.n	8003398 <HAL_GPIO_DeInit+0x110>
 80032da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80032de:	4298      	cmp	r0, r3
 80032e0:	d05c      	beq.n	800339c <HAL_GPIO_DeInit+0x114>
 80032e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80032e6:	4298      	cmp	r0, r3
 80032e8:	d05a      	beq.n	80033a0 <HAL_GPIO_DeInit+0x118>
 80032ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80032ee:	4298      	cmp	r0, r3
 80032f0:	d058      	beq.n	80033a4 <HAL_GPIO_DeInit+0x11c>
 80032f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80032f6:	4298      	cmp	r0, r3
 80032f8:	d056      	beq.n	80033a8 <HAL_GPIO_DeInit+0x120>
 80032fa:	4548      	cmp	r0, r9
 80032fc:	d056      	beq.n	80033ac <HAL_GPIO_DeInit+0x124>
 80032fe:	4550      	cmp	r0, sl
 8003300:	d056      	beq.n	80033b0 <HAL_GPIO_DeInit+0x128>
 8003302:	4558      	cmp	r0, fp
 8003304:	d056      	beq.n	80033b4 <HAL_GPIO_DeInit+0x12c>
 8003306:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800330a:	4298      	cmp	r0, r3
 800330c:	d054      	beq.n	80033b8 <HAL_GPIO_DeInit+0x130>
 800330e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003312:	4298      	cmp	r0, r3
 8003314:	bf0c      	ite	eq
 8003316:	2309      	moveq	r3, #9
 8003318:	230a      	movne	r3, #10
 800331a:	fa03 f30c 	lsl.w	r3, r3, ip
 800331e:	4543      	cmp	r3, r8
 8003320:	d117      	bne.n	8003352 <HAL_GPIO_DeInit+0xca>
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 8003322:	6833      	ldr	r3, [r6, #0]
 8003324:	43e4      	mvns	r4, r4
 8003326:	4023      	ands	r3, r4
 8003328:	6033      	str	r3, [r6, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 800332a:	6873      	ldr	r3, [r6, #4]
 800332c:	4023      	ands	r3, r4
 800332e:	6073      	str	r3, [r6, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8003330:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003334:	f8d3 c000 	ldr.w	ip, [r3]
 8003338:	ea04 0c0c 	and.w	ip, r4, ip
 800333c:	f8c3 c000 	str.w	ip, [r3]
        EXTI->FTSR1 &= ~(iocurrent);
 8003340:	f8d3 c004 	ldr.w	ip, [r3, #4]
 8003344:	ea04 040c 	and.w	r4, r4, ip
 8003348:	605c      	str	r4, [r3, #4]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800334a:	68ab      	ldr	r3, [r5, #8]
 800334c:	ea23 0707 	bic.w	r7, r3, r7
 8003350:	60af      	str	r7, [r5, #8]
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8003352:	2503      	movs	r5, #3
 8003354:	0053      	lsls	r3, r2, #1
 8003356:	6804      	ldr	r4, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8003358:	f002 0c07 	and.w	ip, r2, #7
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 800335c:	fa05 f303 	lsl.w	r3, r5, r3
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8003360:	270f      	movs	r7, #15
 8003362:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8003366:	431c      	orrs	r4, r3
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003368:	43db      	mvns	r3, r3
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 800336a:	fa07 f70c 	lsl.w	r7, r7, ip
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 800336e:	6004      	str	r4, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8003370:	fa22 f405 	lsr.w	r4, r2, r5
 8003374:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 8003378:	6a25      	ldr	r5, [r4, #32]
 800337a:	ea25 0707 	bic.w	r7, r5, r7
 800337e:	6227      	str	r7, [r4, #32]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003380:	68c4      	ldr	r4, [r0, #12]
 8003382:	401c      	ands	r4, r3
 8003384:	60c4      	str	r4, [r0, #12]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003386:	6844      	ldr	r4, [r0, #4]
 8003388:	ea24 040e 	bic.w	r4, r4, lr
 800338c:	6044      	str	r4, [r0, #4]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800338e:	6884      	ldr	r4, [r0, #8]
 8003390:	4023      	ands	r3, r4
 8003392:	6083      	str	r3, [r0, #8]
    position++;
 8003394:	3201      	adds	r2, #1
 8003396:	e781      	b.n	800329c <HAL_GPIO_DeInit+0x14>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8003398:	2300      	movs	r3, #0
 800339a:	e7be      	b.n	800331a <HAL_GPIO_DeInit+0x92>
 800339c:	2301      	movs	r3, #1
 800339e:	e7bc      	b.n	800331a <HAL_GPIO_DeInit+0x92>
 80033a0:	2302      	movs	r3, #2
 80033a2:	e7ba      	b.n	800331a <HAL_GPIO_DeInit+0x92>
 80033a4:	2303      	movs	r3, #3
 80033a6:	e7b8      	b.n	800331a <HAL_GPIO_DeInit+0x92>
 80033a8:	2304      	movs	r3, #4
 80033aa:	e7b6      	b.n	800331a <HAL_GPIO_DeInit+0x92>
 80033ac:	2305      	movs	r3, #5
 80033ae:	e7b4      	b.n	800331a <HAL_GPIO_DeInit+0x92>
 80033b0:	2306      	movs	r3, #6
 80033b2:	e7b2      	b.n	800331a <HAL_GPIO_DeInit+0x92>
 80033b4:	2307      	movs	r3, #7
 80033b6:	e7b0      	b.n	800331a <HAL_GPIO_DeInit+0x92>
 80033b8:	2308      	movs	r3, #8
 80033ba:	e7ae      	b.n	800331a <HAL_GPIO_DeInit+0x92>
 80033bc:	58000080 	.word	0x58000080
 80033c0:	58020000 	.word	0x58020000
 80033c4:	58021400 	.word	0x58021400
 80033c8:	58021800 	.word	0x58021800
 80033cc:	58021c00 	.word	0x58021c00

080033d0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80033d0:	b10a      	cbz	r2, 80033d6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80033d2:	6181      	str	r1, [r0, #24]
  }
}
 80033d4:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80033d6:	0409      	lsls	r1, r1, #16
 80033d8:	e7fb      	b.n	80033d2 <HAL_GPIO_WritePin+0x2>
	...

080033dc <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80033dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80033e0:	6806      	ldr	r6, [r0, #0]
{
 80033e2:	b085      	sub	sp, #20
 80033e4:	4605      	mov	r5, r0
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80033e6:	4630      	mov	r0, r6
 80033e8:	f002 fb3c 	bl	8005a64 <USB_GetMode>
 80033ec:	2801      	cmp	r0, #1
 80033ee:	f040 80e0 	bne.w	80035b2 <HAL_HCD_IRQHandler+0x1d6>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80033f2:	6828      	ldr	r0, [r5, #0]
 80033f4:	f002 fb32 	bl	8005a5c <USB_ReadInterrupts>
 80033f8:	2800      	cmp	r0, #0
 80033fa:	f000 80da 	beq.w	80035b2 <HAL_HCD_IRQHandler+0x1d6>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80033fe:	6828      	ldr	r0, [r5, #0]
 8003400:	f002 fb2c 	bl	8005a5c <USB_ReadInterrupts>
 8003404:	0284      	lsls	r4, r0, #10
 8003406:	d503      	bpl.n	8003410 <HAL_HCD_IRQHandler+0x34>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003408:	682b      	ldr	r3, [r5, #0]
 800340a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800340e:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003410:	6828      	ldr	r0, [r5, #0]
 8003412:	f002 fb23 	bl	8005a5c <USB_ReadInterrupts>
 8003416:	02c0      	lsls	r0, r0, #11
 8003418:	d503      	bpl.n	8003422 <HAL_HCD_IRQHandler+0x46>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 800341a:	682b      	ldr	r3, [r5, #0]
 800341c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003420:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003422:	6828      	ldr	r0, [r5, #0]
 8003424:	f002 fb1a 	bl	8005a5c <USB_ReadInterrupts>
 8003428:	0141      	lsls	r1, r0, #5
 800342a:	d503      	bpl.n	8003434 <HAL_HCD_IRQHandler+0x58>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 800342c:	682b      	ldr	r3, [r5, #0]
 800342e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003432:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003434:	6828      	ldr	r0, [r5, #0]
 8003436:	f002 fb11 	bl	8005a5c <USB_ReadInterrupts>
 800343a:	0782      	lsls	r2, r0, #30
 800343c:	d502      	bpl.n	8003444 <HAL_HCD_IRQHandler+0x68>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800343e:	682b      	ldr	r3, [r5, #0]
 8003440:	2202      	movs	r2, #2
 8003442:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003444:	6828      	ldr	r0, [r5, #0]
 8003446:	f002 fb09 	bl	8005a5c <USB_ReadInterrupts>
 800344a:	0083      	lsls	r3, r0, #2
 800344c:	d50e      	bpl.n	800346c <HAL_HCD_IRQHandler+0x90>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800344e:	682b      	ldr	r3, [r5, #0]
 8003450:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8003454:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8003456:	f8d6 3440 	ldr.w	r3, [r6, #1088]	; 0x440
 800345a:	07df      	lsls	r7, r3, #31
 800345c:	d406      	bmi.n	800346c <HAL_HCD_IRQHandler+0x90>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800345e:	4628      	mov	r0, r5
 8003460:	f7fd f980 	bl	8000764 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003464:	2101      	movs	r1, #1
 8003466:	6828      	ldr	r0, [r5, #0]
 8003468:	f002 fb00 	bl	8005a6c <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800346c:	6828      	ldr	r0, [r5, #0]
 800346e:	f002 faf5 	bl	8005a5c <USB_ReadInterrupts>
 8003472:	01c4      	lsls	r4, r0, #7
 8003474:	d53c      	bpl.n	80034f0 <HAL_HCD_IRQHandler+0x114>
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003476:	682c      	ldr	r4, [r5, #0]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003478:	f8d4 3440 	ldr.w	r3, [r4, #1088]	; 0x440
 800347c:	9302      	str	r3, [sp, #8]
  hprt0_dup = USBx_HPRT0;
 800347e:	f8d4 3440 	ldr.w	r3, [r4, #1088]	; 0x440
 8003482:	9303      	str	r3, [sp, #12]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8003484:	9b03      	ldr	r3, [sp, #12]
 8003486:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800348a:	9303      	str	r3, [sp, #12]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800348c:	9b02      	ldr	r3, [sp, #8]
 800348e:	0798      	lsls	r0, r3, #30
 8003490:	d509      	bpl.n	80034a6 <HAL_HCD_IRQHandler+0xca>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003492:	9b02      	ldr	r3, [sp, #8]
 8003494:	07d9      	lsls	r1, r3, #31
 8003496:	d502      	bpl.n	800349e <HAL_HCD_IRQHandler+0xc2>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003498:	4628      	mov	r0, r5
 800349a:	f7fd f95f 	bl	800075c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 800349e:	9b03      	ldr	r3, [sp, #12]
 80034a0:	f043 0302 	orr.w	r3, r3, #2
 80034a4:	9303      	str	r3, [sp, #12]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80034a6:	9b02      	ldr	r3, [sp, #8]
 80034a8:	071a      	lsls	r2, r3, #28
 80034aa:	d517      	bpl.n	80034dc <HAL_HCD_IRQHandler+0x100>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80034ac:	9b03      	ldr	r3, [sp, #12]
 80034ae:	f043 0308 	orr.w	r3, r3, #8
 80034b2:	9303      	str	r3, [sp, #12]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80034b4:	9b02      	ldr	r3, [sp, #8]
 80034b6:	075b      	lsls	r3, r3, #29
 80034b8:	f140 8086 	bpl.w	80035c8 <HAL_HCD_IRQHandler+0x1ec>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80034bc:	69a9      	ldr	r1, [r5, #24]
 80034be:	2902      	cmp	r1, #2
 80034c0:	d17a      	bne.n	80035b8 <HAL_HCD_IRQHandler+0x1dc>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80034c2:	9b02      	ldr	r3, [sp, #8]
 80034c4:	6828      	ldr	r0, [r5, #0]
 80034c6:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80034ca:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80034ce:	bf18      	it	ne
 80034d0:	2101      	movne	r1, #1
 80034d2:	f002 facb 	bl	8005a6c <USB_InitFSLSPClkSel>
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80034d6:	4628      	mov	r0, r5
 80034d8:	f7fd f948 	bl	800076c <HAL_HCD_PortEnabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80034dc:	9b02      	ldr	r3, [sp, #8]
 80034de:	069f      	lsls	r7, r3, #26
 80034e0:	d503      	bpl.n	80034ea <HAL_HCD_IRQHandler+0x10e>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80034e2:	9b03      	ldr	r3, [sp, #12]
 80034e4:	f043 0320 	orr.w	r3, r3, #32
 80034e8:	9303      	str	r3, [sp, #12]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80034ea:	9b03      	ldr	r3, [sp, #12]
 80034ec:	f8c4 3440 	str.w	r3, [r4, #1088]	; 0x440
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80034f0:	6828      	ldr	r0, [r5, #0]
 80034f2:	f002 fab3 	bl	8005a5c <USB_ReadInterrupts>
 80034f6:	0704      	lsls	r4, r0, #28
 80034f8:	d505      	bpl.n	8003506 <HAL_HCD_IRQHandler+0x12a>
      HAL_HCD_SOF_Callback(hhcd);
 80034fa:	4628      	mov	r0, r5
 80034fc:	f7fd f92a 	bl	8000754 <HAL_HCD_SOF_Callback>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003500:	682b      	ldr	r3, [r5, #0]
 8003502:	2208      	movs	r2, #8
 8003504:	615a      	str	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003506:	6828      	ldr	r0, [r5, #0]
 8003508:	f002 faa8 	bl	8005a5c <USB_ReadInterrupts>
 800350c:	0180      	lsls	r0, r0, #6
 800350e:	d512      	bpl.n	8003536 <HAL_HCD_IRQHandler+0x15a>
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003510:	6828      	ldr	r0, [r5, #0]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003512:	f04f 0900 	mov.w	r9, #0
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003516:	f002 fac6 	bl	8005aa6 <USB_HC_ReadInterrupt>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800351a:	2728      	movs	r7, #40	; 0x28
 800351c:	f506 63a0 	add.w	r3, r6, #1280	; 0x500
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003520:	f04f 0802 	mov.w	r8, #2
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003524:	9000      	str	r0, [sp, #0]
 8003526:	9301      	str	r3, [sp, #4]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003528:	68ab      	ldr	r3, [r5, #8]
 800352a:	6828      	ldr	r0, [r5, #0]
 800352c:	454b      	cmp	r3, r9
 800352e:	d84f      	bhi.n	80035d0 <HAL_HCD_IRQHandler+0x1f4>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003530:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003534:	6143      	str	r3, [r0, #20]
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003536:	6828      	ldr	r0, [r5, #0]
 8003538:	f002 fa90 	bl	8005a5c <USB_ReadInterrupts>
 800353c:	06c3      	lsls	r3, r0, #27
 800353e:	d538      	bpl.n	80035b2 <HAL_HCD_IRQHandler+0x1d6>
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003540:	682c      	ldr	r4, [r5, #0]
 8003542:	69a3      	ldr	r3, [r4, #24]
 8003544:	f023 0310 	bic.w	r3, r3, #16
 8003548:	61a3      	str	r3, [r4, #24]
  temp = hhcd->Instance->GRXSTSP;
 800354a:	6a26      	ldr	r6, [r4, #32]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800354c:	f3c6 4243 	ubfx	r2, r6, #17, #4
  switch (pktsts)
 8003550:	2a02      	cmp	r2, #2
 8003552:	d129      	bne.n	80035a8 <HAL_HCD_IRQHandler+0x1cc>
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003554:	f3c6 180a 	ubfx	r8, r6, #4, #11
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8003558:	f1b8 0f00 	cmp.w	r8, #0
 800355c:	d024      	beq.n	80035a8 <HAL_HCD_IRQHandler+0x1cc>
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 800355e:	f006 060f 	and.w	r6, r6, #15
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8003562:	2728      	movs	r7, #40	; 0x28
 8003564:	fb07 5706 	mla	r7, r7, r6, r5
 8003568:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800356a:	b1e9      	cbz	r1, 80035a8 <HAL_HCD_IRQHandler+0x1cc>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 800356c:	4642      	mov	r2, r8
 800356e:	4620      	mov	r0, r4
 8003570:	f002 fa66 	bl	8005a40 <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8003574:	6c7b      	ldr	r3, [r7, #68]	; 0x44
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8003576:	f504 64a0 	add.w	r4, r4, #1280	; 0x500
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 800357a:	4443      	add	r3, r8
 800357c:	647b      	str	r3, [r7, #68]	; 0x44
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 800357e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003580:	4443      	add	r3, r8
 8003582:	64fb      	str	r3, [r7, #76]	; 0x4c
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8003584:	0173      	lsls	r3, r6, #5
 8003586:	18e2      	adds	r2, r4, r3
 8003588:	6911      	ldr	r1, [r2, #16]
 800358a:	4ab1      	ldr	r2, [pc, #708]	; (8003850 <HAL_HCD_IRQHandler+0x474>)
 800358c:	400a      	ands	r2, r1
 800358e:	b15a      	cbz	r2, 80035a8 <HAL_HCD_IRQHandler+0x1cc>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003590:	58e2      	ldr	r2, [r4, r3]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003592:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003596:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 800359a:	50e2      	str	r2, [r4, r3]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 800359c:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80035a0:	f083 0301 	eor.w	r3, r3, #1
 80035a4:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80035a8:	682a      	ldr	r2, [r5, #0]
 80035aa:	6993      	ldr	r3, [r2, #24]
 80035ac:	f043 0310 	orr.w	r3, r3, #16
 80035b0:	6193      	str	r3, [r2, #24]
}
 80035b2:	b005      	add	sp, #20
 80035b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80035b8:	68eb      	ldr	r3, [r5, #12]
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d18b      	bne.n	80034d6 <HAL_HCD_IRQHandler+0xfa>
          USBx_HOST->HFIR = 60000U;
 80035be:	f64e 2260 	movw	r2, #60000	; 0xea60
 80035c2:	f8c4 2404 	str.w	r2, [r4, #1028]	; 0x404
 80035c6:	e786      	b.n	80034d6 <HAL_HCD_IRQHandler+0xfa>
      HAL_HCD_PortDisabled_Callback(hhcd);
 80035c8:	4628      	mov	r0, r5
 80035ca:	f7fd f8d3 	bl	8000774 <HAL_HCD_PortDisabled_Callback>
 80035ce:	e785      	b.n	80034dc <HAL_HCD_IRQHandler+0x100>
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80035d0:	f009 030f 	and.w	r3, r9, #15
 80035d4:	9a00      	ldr	r2, [sp, #0]
 80035d6:	fa22 f303 	lsr.w	r3, r2, r3
 80035da:	07d9      	lsls	r1, r3, #31
 80035dc:	f140 8095 	bpl.w	800370a <HAL_HCD_IRQHandler+0x32e>
 80035e0:	ea4f 1349 	mov.w	r3, r9, lsl #5
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80035e4:	9a01      	ldr	r2, [sp, #4]
 80035e6:	fa5f f689 	uxtb.w	r6, r9
 80035ea:	f500 6ba0 	add.w	fp, r0, #1280	; 0x500
 80035ee:	58d1      	ldr	r1, [r2, r3]
 80035f0:	ea4f 1a46 	mov.w	sl, r6, lsl #5
 80035f4:	f411 4f00 	tst.w	r1, #32768	; 0x8000
 80035f8:	eb0b 040a 	add.w	r4, fp, sl
  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80035fc:	68a1      	ldr	r1, [r4, #8]
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80035fe:	f000 811d 	beq.w	800383c <HAL_HCD_IRQHandler+0x460>
  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003602:	074a      	lsls	r2, r1, #29
 8003604:	d513      	bpl.n	800362e <HAL_HCD_IRQHandler+0x252>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003606:	2104      	movs	r1, #4
 8003608:	60a1      	str	r1, [r4, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800360a:	68e1      	ldr	r1, [r4, #12]
 800360c:	f041 0102 	orr.w	r1, r1, #2
 8003610:	60e1      	str	r1, [r4, #12]
  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003612:	68a1      	ldr	r1, [r4, #8]
 8003614:	0588      	lsls	r0, r1, #22
 8003616:	d54a      	bpl.n	80036ae <HAL_HCD_IRQHandler+0x2d2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003618:	68e3      	ldr	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800361a:	4631      	mov	r1, r6
 800361c:	6828      	ldr	r0, [r5, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800361e:	f043 0302 	orr.w	r3, r3, #2
 8003622:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003624:	f002 fa44 	bl	8005ab0 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003628:	f44f 7300 	mov.w	r3, #512	; 0x200
 800362c:	e0e6      	b.n	80037fc <HAL_HCD_IRQHandler+0x420>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 800362e:	68a1      	ldr	r1, [r4, #8]
 8003630:	05cb      	lsls	r3, r1, #23
 8003632:	d510      	bpl.n	8003656 <HAL_HCD_IRQHandler+0x27a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8003634:	f44f 7180 	mov.w	r1, #256	; 0x100
    hhcd->hc[ch_num].state = HC_BBLERR;
 8003638:	f04f 0c07 	mov.w	ip, #7
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 800363c:	60a1      	str	r1, [r4, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 800363e:	fb07 5106 	mla	r1, r7, r6, r5
 8003642:	f881 c05d 	strb.w	ip, [r1, #93]	; 0x5d
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003646:	68e1      	ldr	r1, [r4, #12]
 8003648:	f041 0102 	orr.w	r1, r1, #2
 800364c:	60e1      	str	r1, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800364e:	4631      	mov	r1, r6
 8003650:	f002 fa2e 	bl	8005ab0 <USB_HC_Halt>
 8003654:	e7dd      	b.n	8003612 <HAL_HCD_IRQHandler+0x236>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003656:	68a1      	ldr	r1, [r4, #8]
 8003658:	0689      	lsls	r1, r1, #26
 800365a:	d502      	bpl.n	8003662 <HAL_HCD_IRQHandler+0x286>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800365c:	2120      	movs	r1, #32
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800365e:	60a1      	str	r1, [r4, #8]
 8003660:	e7d7      	b.n	8003612 <HAL_HCD_IRQHandler+0x236>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003662:	68a1      	ldr	r1, [r4, #8]
 8003664:	070a      	lsls	r2, r1, #28
 8003666:	d50e      	bpl.n	8003686 <HAL_HCD_IRQHandler+0x2aa>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003668:	68e1      	ldr	r1, [r4, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 800366a:	f04f 0c05 	mov.w	ip, #5
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800366e:	f041 0102 	orr.w	r1, r1, #2
 8003672:	60e1      	str	r1, [r4, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8003674:	fb07 5106 	mla	r1, r7, r6, r5
 8003678:	f881 c05d 	strb.w	ip, [r1, #93]	; 0x5d
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800367c:	2110      	movs	r1, #16
 800367e:	60a1      	str	r1, [r4, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003680:	2108      	movs	r1, #8
 8003682:	60a1      	str	r1, [r4, #8]
 8003684:	e7e3      	b.n	800364e <HAL_HCD_IRQHandler+0x272>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003686:	68a1      	ldr	r1, [r4, #8]
 8003688:	054b      	lsls	r3, r1, #21
 800368a:	d5c2      	bpl.n	8003612 <HAL_HCD_IRQHandler+0x236>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800368c:	68e1      	ldr	r1, [r4, #12]
 800368e:	f041 0102 	orr.w	r1, r1, #2
 8003692:	60e1      	str	r1, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003694:	4631      	mov	r1, r6
 8003696:	f002 fa0b 	bl	8005ab0 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800369a:	2110      	movs	r1, #16
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800369c:	2008      	movs	r0, #8
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800369e:	60a1      	str	r1, [r4, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80036a0:	fb07 5106 	mla	r1, r7, r6, r5
 80036a4:	f881 005d 	strb.w	r0, [r1, #93]	; 0x5d
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80036a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80036ac:	e7d7      	b.n	800365e <HAL_HCD_IRQHandler+0x282>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80036ae:	68a1      	ldr	r1, [r4, #8]
 80036b0:	07c9      	lsls	r1, r1, #31
 80036b2:	d548      	bpl.n	8003746 <HAL_HCD_IRQHandler+0x36a>
    if (hhcd->Init.dma_enable != 0U)
 80036b4:	6929      	ldr	r1, [r5, #16]
 80036b6:	b149      	cbz	r1, 80036cc <HAL_HCD_IRQHandler+0x2f0>
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80036b8:	6920      	ldr	r0, [r4, #16]
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80036ba:	fb07 5c06 	mla	ip, r7, r6, r5
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80036be:	f3c0 0012 	ubfx	r0, r0, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80036c2:	f8dc 1048 	ldr.w	r1, [ip, #72]	; 0x48
 80036c6:	1a09      	subs	r1, r1, r0
 80036c8:	f8cc 104c 	str.w	r1, [ip, #76]	; 0x4c
    hhcd->hc[ch_num].state = HC_XFRC;
 80036cc:	fb07 5106 	mla	r1, r7, r6, r5
 80036d0:	2301      	movs	r3, #1
    hhcd->hc[ch_num].ErrCnt = 0U;
 80036d2:	2000      	movs	r0, #0
    hhcd->hc[ch_num].state = HC_XFRC;
 80036d4:	f881 305d 	strb.w	r3, [r1, #93]	; 0x5d
    hhcd->hc[ch_num].ErrCnt = 0U;
 80036d8:	6588      	str	r0, [r1, #88]	; 0x58
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80036da:	60a3      	str	r3, [r4, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80036dc:	f891 203f 	ldrb.w	r2, [r1, #63]	; 0x3f
 80036e0:	f012 0ffd 	tst.w	r2, #253	; 0xfd
 80036e4:	d114      	bne.n	8003710 <HAL_HCD_IRQHandler+0x334>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80036e6:	68e3      	ldr	r3, [r4, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80036e8:	4631      	mov	r1, r6
 80036ea:	6828      	ldr	r0, [r5, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80036ec:	f043 0302 	orr.w	r3, r3, #2
 80036f0:	60e3      	str	r3, [r4, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80036f2:	f002 f9dd 	bl	8005ab0 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80036f6:	2310      	movs	r3, #16
 80036f8:	60a3      	str	r3, [r4, #8]
    hhcd->hc[ch_num].toggle_in ^= 1U;
 80036fa:	fb07 5606 	mla	r6, r7, r6, r5
 80036fe:	f896 3050 	ldrb.w	r3, [r6, #80]	; 0x50
 8003702:	f083 0301 	eor.w	r3, r3, #1
 8003706:	f886 3050 	strb.w	r3, [r6, #80]	; 0x50
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800370a:	f109 0901 	add.w	r9, r9, #1
 800370e:	e70b      	b.n	8003528 <HAL_HCD_IRQHandler+0x14c>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003710:	2a03      	cmp	r2, #3
 8003712:	d10d      	bne.n	8003730 <HAL_HCD_IRQHandler+0x354>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003714:	f85b 000a 	ldr.w	r0, [fp, sl]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003718:	461a      	mov	r2, r3
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800371a:	f040 5000 	orr.w	r0, r0, #536870912	; 0x20000000
 800371e:	f84b 000a 	str.w	r0, [fp, sl]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003722:	f881 305c 	strb.w	r3, [r1, #92]	; 0x5c
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003726:	4631      	mov	r1, r6
 8003728:	4628      	mov	r0, r5
 800372a:	f7fd f827 	bl	800077c <HAL_HCD_HC_NotifyURBChange_Callback>
 800372e:	e7e4      	b.n	80036fa <HAL_HCD_IRQHandler+0x31e>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8003730:	2a01      	cmp	r2, #1
 8003732:	d1e2      	bne.n	80036fa <HAL_HCD_IRQHandler+0x31e>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8003734:	f891 3050 	ldrb.w	r3, [r1, #80]	; 0x50
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003738:	f881 205c 	strb.w	r2, [r1, #92]	; 0x5c
      hhcd->hc[ch_num].toggle_in ^= 1U;
 800373c:	f083 0301 	eor.w	r3, r3, #1
 8003740:	f881 3050 	strb.w	r3, [r1, #80]	; 0x50
 8003744:	e7ef      	b.n	8003726 <HAL_HCD_IRQHandler+0x34a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003746:	68a1      	ldr	r1, [r4, #8]
 8003748:	078a      	lsls	r2, r1, #30
 800374a:	d542      	bpl.n	80037d2 <HAL_HCD_IRQHandler+0x3f6>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800374c:	68e1      	ldr	r1, [r4, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800374e:	fb07 5006 	mla	r0, r7, r6, r5
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8003752:	f021 0102 	bic.w	r1, r1, #2
 8003756:	60e1      	str	r1, [r4, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003758:	f890 105d 	ldrb.w	r1, [r0, #93]	; 0x5d
 800375c:	2901      	cmp	r1, #1
 800375e:	d102      	bne.n	8003766 <HAL_HCD_IRQHandler+0x38a>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8003760:	f880 105c 	strb.w	r1, [r0, #92]	; 0x5c
 8003764:	e02a      	b.n	80037bc <HAL_HCD_IRQHandler+0x3e0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003766:	2905      	cmp	r1, #5
 8003768:	d0fa      	beq.n	8003760 <HAL_HCD_IRQHandler+0x384>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800376a:	2906      	cmp	r1, #6
 800376c:	d001      	beq.n	8003772 <HAL_HCD_IRQHandler+0x396>
 800376e:	2908      	cmp	r1, #8
 8003770:	d10f      	bne.n	8003792 <HAL_HCD_IRQHandler+0x3b6>
      hhcd->hc[ch_num].ErrCnt++;
 8003772:	fb07 5106 	mla	r1, r7, r6, r5
 8003776:	6d88      	ldr	r0, [r1, #88]	; 0x58
 8003778:	3001      	adds	r0, #1
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 800377a:	2803      	cmp	r0, #3
      hhcd->hc[ch_num].ErrCnt++;
 800377c:	6588      	str	r0, [r1, #88]	; 0x58
        hhcd->hc[ch_num].ErrCnt = 0U;
 800377e:	bf89      	itett	hi
 8003780:	2000      	movhi	r0, #0
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003782:	f881 805c 	strbls.w	r8, [r1, #92]	; 0x5c
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003786:	6588      	strhi	r0, [r1, #88]	; 0x58
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003788:	2004      	movhi	r0, #4
 800378a:	bf88      	it	hi
 800378c:	f881 005c 	strbhi.w	r0, [r1, #92]	; 0x5c
 8003790:	e003      	b.n	800379a <HAL_HCD_IRQHandler+0x3be>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003792:	2903      	cmp	r1, #3
 8003794:	d10a      	bne.n	80037ac <HAL_HCD_IRQHandler+0x3d0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003796:	f880 805c 	strb.w	r8, [r0, #92]	; 0x5c
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800379a:	f85b 100a 	ldr.w	r1, [fp, sl]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800379e:	f021 4180 	bic.w	r1, r1, #1073741824	; 0x40000000
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80037a2:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80037a6:	f84b 100a 	str.w	r1, [fp, sl]
 80037aa:	e007      	b.n	80037bc <HAL_HCD_IRQHandler+0x3e0>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 80037ac:	2907      	cmp	r1, #7
 80037ae:	d105      	bne.n	80037bc <HAL_HCD_IRQHandler+0x3e0>
      hhcd->hc[ch_num].ErrCnt++;
 80037b0:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80037b2:	3301      	adds	r3, #1
 80037b4:	6583      	str	r3, [r0, #88]	; 0x58
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 80037b6:	2304      	movs	r3, #4
 80037b8:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80037bc:	fb07 5306 	mla	r3, r7, r6, r5
 80037c0:	4631      	mov	r1, r6
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80037c2:	f8c4 8008 	str.w	r8, [r4, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80037c6:	4628      	mov	r0, r5
 80037c8:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
 80037cc:	f7fc ffd6 	bl	800077c <HAL_HCD_HC_NotifyURBChange_Callback>
 80037d0:	e79b      	b.n	800370a <HAL_HCD_IRQHandler+0x32e>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80037d2:	68a1      	ldr	r1, [r4, #8]
 80037d4:	6828      	ldr	r0, [r5, #0]
 80037d6:	f011 0180 	ands.w	r1, r1, #128	; 0x80
 80037da:	d011      	beq.n	8003800 <HAL_HCD_IRQHandler+0x424>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80037dc:	68e3      	ldr	r3, [r4, #12]
    hhcd->hc[ch_num].ErrCnt++;
 80037de:	fb07 5206 	mla	r2, r7, r6, r5
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80037e2:	4631      	mov	r1, r6
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80037e4:	f043 0302 	orr.w	r3, r3, #2
 80037e8:	60e3      	str	r3, [r4, #12]
    hhcd->hc[ch_num].ErrCnt++;
 80037ea:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80037ec:	3301      	adds	r3, #1
 80037ee:	6593      	str	r3, [r2, #88]	; 0x58
    hhcd->hc[ch_num].state = HC_XACTERR;
 80037f0:	2306      	movs	r3, #6
 80037f2:	f882 305d 	strb.w	r3, [r2, #93]	; 0x5d
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80037f6:	f002 f95b 	bl	8005ab0 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80037fa:	2380      	movs	r3, #128	; 0x80
 80037fc:	60a3      	str	r3, [r4, #8]
 80037fe:	e784      	b.n	800370a <HAL_HCD_IRQHandler+0x32e>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003800:	68a3      	ldr	r3, [r4, #8]
 8003802:	06db      	lsls	r3, r3, #27
 8003804:	d581      	bpl.n	800370a <HAL_HCD_IRQHandler+0x32e>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003806:	fb07 5206 	mla	r2, r7, r6, r5
 800380a:	f892 303f 	ldrb.w	r3, [r2, #63]	; 0x3f
 800380e:	2b03      	cmp	r3, #3
 8003810:	d109      	bne.n	8003826 <HAL_HCD_IRQHandler+0x44a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003812:	6591      	str	r1, [r2, #88]	; 0x58
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003814:	68e3      	ldr	r3, [r4, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003816:	4631      	mov	r1, r6
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003818:	f043 0302 	orr.w	r3, r3, #2
 800381c:	60e3      	str	r3, [r4, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800381e:	f002 f947 	bl	8005ab0 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003822:	2310      	movs	r3, #16
 8003824:	e7ea      	b.n	80037fc <HAL_HCD_IRQHandler+0x420>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003826:	f013 03fd 	ands.w	r3, r3, #253	; 0xfd
 800382a:	d1fa      	bne.n	8003822 <HAL_HCD_IRQHandler+0x446>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800382c:	6593      	str	r3, [r2, #88]	; 0x58
      if (hhcd->Init.dma_enable == 0U)
 800382e:	692b      	ldr	r3, [r5, #16]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d1f6      	bne.n	8003822 <HAL_HCD_IRQHandler+0x446>
        hhcd->hc[ch_num].state = HC_NAK;
 8003834:	2303      	movs	r3, #3
 8003836:	f882 305d 	strb.w	r3, [r2, #93]	; 0x5d
 800383a:	e7eb      	b.n	8003814 <HAL_HCD_IRQHandler+0x438>
  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800383c:	f011 0c04 	ands.w	ip, r1, #4
 8003840:	d008      	beq.n	8003854 <HAL_HCD_IRQHandler+0x478>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003842:	2304      	movs	r3, #4
 8003844:	60a3      	str	r3, [r4, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003846:	68e3      	ldr	r3, [r4, #12]
 8003848:	f043 0302 	orr.w	r3, r3, #2
 800384c:	60e3      	str	r3, [r4, #12]
 800384e:	e75c      	b.n	800370a <HAL_HCD_IRQHandler+0x32e>
 8003850:	1ff80000 	.word	0x1ff80000
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003854:	68a1      	ldr	r1, [r4, #8]
 8003856:	f011 0120 	ands.w	r1, r1, #32
 800385a:	d014      	beq.n	8003886 <HAL_HCD_IRQHandler+0x4aa>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800385c:	2320      	movs	r3, #32
 800385e:	60a3      	str	r3, [r4, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8003860:	fb07 5306 	mla	r3, r7, r6, r5
 8003864:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
 8003868:	2a01      	cmp	r2, #1
 800386a:	f47f af4e 	bne.w	800370a <HAL_HCD_IRQHandler+0x32e>
      hhcd->hc[ch_num].do_ping = 0U;
 800386e:	f883 c03d 	strb.w	ip, [r3, #61]	; 0x3d
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003872:	4631      	mov	r1, r6
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003874:	f883 805c 	strb.w	r8, [r3, #92]	; 0x5c
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003878:	68e3      	ldr	r3, [r4, #12]
 800387a:	f043 0302 	orr.w	r3, r3, #2
 800387e:	60e3      	str	r3, [r4, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003880:	f002 f916 	bl	8005ab0 <USB_HC_Halt>
 8003884:	e741      	b.n	800370a <HAL_HCD_IRQHandler+0x32e>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003886:	68a3      	ldr	r3, [r4, #8]
 8003888:	065a      	lsls	r2, r3, #25
 800388a:	d511      	bpl.n	80038b0 <HAL_HCD_IRQHandler+0x4d4>
    hhcd->hc[ch_num].state = HC_NYET;
 800388c:	fb07 5306 	mla	r3, r7, r6, r5
 8003890:	2204      	movs	r2, #4
 8003892:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    hhcd->hc[ch_num].do_ping = 1U;
 8003896:	2201      	movs	r2, #1
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003898:	6599      	str	r1, [r3, #88]	; 0x58
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800389a:	4631      	mov	r1, r6
    hhcd->hc[ch_num].do_ping = 1U;
 800389c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80038a0:	68e3      	ldr	r3, [r4, #12]
 80038a2:	f043 0302 	orr.w	r3, r3, #2
 80038a6:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80038a8:	f002 f902 	bl	8005ab0 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80038ac:	2340      	movs	r3, #64	; 0x40
 80038ae:	e7a5      	b.n	80037fc <HAL_HCD_IRQHandler+0x420>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80038b0:	68a1      	ldr	r1, [r4, #8]
 80038b2:	f411 7100 	ands.w	r1, r1, #512	; 0x200
 80038b6:	d005      	beq.n	80038c4 <HAL_HCD_IRQHandler+0x4e8>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80038b8:	68e3      	ldr	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80038ba:	4631      	mov	r1, r6
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80038bc:	f043 0302 	orr.w	r3, r3, #2
 80038c0:	60e3      	str	r3, [r4, #12]
 80038c2:	e6af      	b.n	8003624 <HAL_HCD_IRQHandler+0x248>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80038c4:	68a3      	ldr	r3, [r4, #8]
 80038c6:	07db      	lsls	r3, r3, #31
 80038c8:	d50f      	bpl.n	80038ea <HAL_HCD_IRQHandler+0x50e>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80038ca:	68e2      	ldr	r2, [r4, #12]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80038cc:	fb07 5a06 	mla	sl, r7, r6, r5
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80038d0:	f042 0202 	orr.w	r2, r2, #2
    hhcd->hc[ch_num].ErrCnt = 0U;
 80038d4:	f8ca 1058 	str.w	r1, [sl, #88]	; 0x58
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80038d8:	4631      	mov	r1, r6
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80038da:	60e2      	str	r2, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80038dc:	f002 f8e8 	bl	8005ab0 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80038e0:	2201      	movs	r2, #1
 80038e2:	60a2      	str	r2, [r4, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80038e4:	f88a 205d 	strb.w	r2, [sl, #93]	; 0x5d
 80038e8:	e70f      	b.n	800370a <HAL_HCD_IRQHandler+0x32e>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80038ea:	68a1      	ldr	r1, [r4, #8]
 80038ec:	0709      	lsls	r1, r1, #28
 80038ee:	d50e      	bpl.n	800390e <HAL_HCD_IRQHandler+0x532>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80038f0:	2308      	movs	r3, #8
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80038f2:	4631      	mov	r1, r6
    hhcd->hc[ch_num].state = HC_STALL;
 80038f4:	fb07 5606 	mla	r6, r7, r6, r5
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80038f8:	60a3      	str	r3, [r4, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80038fa:	68e3      	ldr	r3, [r4, #12]
 80038fc:	f043 0302 	orr.w	r3, r3, #2
 8003900:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003902:	f002 f8d5 	bl	8005ab0 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8003906:	2305      	movs	r3, #5
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003908:	f886 305d 	strb.w	r3, [r6, #93]	; 0x5d
 800390c:	e6fd      	b.n	800370a <HAL_HCD_IRQHandler+0x32e>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800390e:	68a1      	ldr	r1, [r4, #8]
 8003910:	06ca      	lsls	r2, r1, #27
 8003912:	d514      	bpl.n	800393e <HAL_HCD_IRQHandler+0x562>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003914:	fb07 5306 	mla	r3, r7, r6, r5
 8003918:	2200      	movs	r2, #0
 800391a:	659a      	str	r2, [r3, #88]	; 0x58
    hhcd->hc[ch_num].state = HC_NAK;
 800391c:	2203      	movs	r2, #3
 800391e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    if (hhcd->hc[ch_num].do_ping == 0U)
 8003922:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
 8003926:	2a00      	cmp	r2, #0
 8003928:	f47f af74 	bne.w	8003814 <HAL_HCD_IRQHandler+0x438>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 800392c:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
 8003930:	2a00      	cmp	r2, #0
 8003932:	f47f af6f 	bne.w	8003814 <HAL_HCD_IRQHandler+0x438>
        hhcd->hc[ch_num].do_ping = 1U;
 8003936:	2201      	movs	r2, #1
 8003938:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800393c:	e76a      	b.n	8003814 <HAL_HCD_IRQHandler+0x438>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800393e:	68a1      	ldr	r1, [r4, #8]
 8003940:	060b      	lsls	r3, r1, #24
 8003942:	d50c      	bpl.n	800395e <HAL_HCD_IRQHandler+0x582>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003944:	68e3      	ldr	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003946:	4631      	mov	r1, r6
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003948:	fb07 5606 	mla	r6, r7, r6, r5
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800394c:	f043 0302 	orr.w	r3, r3, #2
 8003950:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003952:	f002 f8ad 	bl	8005ab0 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003956:	2306      	movs	r3, #6
 8003958:	f886 305d 	strb.w	r3, [r6, #93]	; 0x5d
 800395c:	e74d      	b.n	80037fa <HAL_HCD_IRQHandler+0x41e>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800395e:	68a1      	ldr	r1, [r4, #8]
 8003960:	0549      	lsls	r1, r1, #21
 8003962:	d50f      	bpl.n	8003984 <HAL_HCD_IRQHandler+0x5a8>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003964:	68e3      	ldr	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003966:	4631      	mov	r1, r6
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003968:	fb07 5606 	mla	r6, r7, r6, r5
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800396c:	f043 0302 	orr.w	r3, r3, #2
 8003970:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003972:	f002 f89d 	bl	8005ab0 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003976:	2310      	movs	r3, #16
 8003978:	60a3      	str	r3, [r4, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800397a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800397e:	60a3      	str	r3, [r4, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003980:	2308      	movs	r3, #8
 8003982:	e7c1      	b.n	8003908 <HAL_HCD_IRQHandler+0x52c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003984:	68a1      	ldr	r1, [r4, #8]
 8003986:	078a      	lsls	r2, r1, #30
 8003988:	f57f aebf 	bpl.w	800370a <HAL_HCD_IRQHandler+0x32e>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800398c:	68e1      	ldr	r1, [r4, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800398e:	fb07 5006 	mla	r0, r7, r6, r5
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8003992:	f021 0102 	bic.w	r1, r1, #2
 8003996:	60e1      	str	r1, [r4, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003998:	f890 105d 	ldrb.w	r1, [r0, #93]	; 0x5d
 800399c:	2901      	cmp	r1, #1
 800399e:	d10e      	bne.n	80039be <HAL_HCD_IRQHandler+0x5e2>
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80039a0:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80039a4:	f880 105c 	strb.w	r1, [r0, #92]	; 0x5c
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80039a8:	3b02      	subs	r3, #2
 80039aa:	2b01      	cmp	r3, #1
 80039ac:	f63f af06 	bhi.w	80037bc <HAL_HCD_IRQHandler+0x3e0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 80039b0:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80039b4:	f083 0301 	eor.w	r3, r3, #1
 80039b8:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
 80039bc:	e6fe      	b.n	80037bc <HAL_HCD_IRQHandler+0x3e0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80039be:	2903      	cmp	r1, #3
 80039c0:	d102      	bne.n	80039c8 <HAL_HCD_IRQHandler+0x5ec>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80039c2:	f880 805c 	strb.w	r8, [r0, #92]	; 0x5c
 80039c6:	e6f9      	b.n	80037bc <HAL_HCD_IRQHandler+0x3e0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80039c8:	2904      	cmp	r1, #4
 80039ca:	d0fa      	beq.n	80039c2 <HAL_HCD_IRQHandler+0x5e6>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80039cc:	2905      	cmp	r1, #5
 80039ce:	f43f aec7 	beq.w	8003760 <HAL_HCD_IRQHandler+0x384>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80039d2:	2906      	cmp	r1, #6
 80039d4:	f43f aecd 	beq.w	8003772 <HAL_HCD_IRQHandler+0x396>
 80039d8:	2908      	cmp	r1, #8
 80039da:	f47f aeef 	bne.w	80037bc <HAL_HCD_IRQHandler+0x3e0>
 80039de:	e6c8      	b.n	8003772 <HAL_HCD_IRQHandler+0x396>

080039e0 <HAL_HCD_Stop>:
  __HAL_LOCK(hhcd);
 80039e0:	f890 32b8 	ldrb.w	r3, [r0, #696]	; 0x2b8
 80039e4:	2b01      	cmp	r3, #1
{
 80039e6:	b510      	push	{r4, lr}
 80039e8:	4604      	mov	r4, r0
  __HAL_LOCK(hhcd);
 80039ea:	d009      	beq.n	8003a00 <HAL_HCD_Stop+0x20>
 80039ec:	2301      	movs	r3, #1
 80039ee:	f880 32b8 	strb.w	r3, [r0, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 80039f2:	6800      	ldr	r0, [r0, #0]
 80039f4:	f002 f8ae 	bl	8005b54 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80039f8:	2000      	movs	r0, #0
 80039fa:	f884 02b8 	strb.w	r0, [r4, #696]	; 0x2b8
}
 80039fe:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hhcd);
 8003a00:	2002      	movs	r0, #2
 8003a02:	e7fc      	b.n	80039fe <HAL_HCD_Stop+0x1e>

08003a04 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003a04:	6803      	ldr	r3, [r0, #0]
 8003a06:	699a      	ldr	r2, [r3, #24]
 8003a08:	0791      	lsls	r1, r2, #30
 8003a0a:	d501      	bpl.n	8003a10 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a10:	699a      	ldr	r2, [r3, #24]
 8003a12:	07d2      	lsls	r2, r2, #31
 8003a14:	d403      	bmi.n	8003a1e <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003a16:	699a      	ldr	r2, [r3, #24]
 8003a18:	f042 0201 	orr.w	r2, r2, #1
 8003a1c:	619a      	str	r2, [r3, #24]
  }
}
 8003a1e:	4770      	bx	lr

08003a20 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8003a20:	b530      	push	{r4, r5, lr}
 8003a22:	9d03      	ldr	r5, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8003a24:	6804      	ldr	r4, [r0, #0]
 8003a26:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
 8003a2a:	6860      	ldr	r0, [r4, #4]
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	f3c1 0209 	ubfx	r2, r1, #0, #10
 8003a32:	431a      	orrs	r2, r3
 8003a34:	4b03      	ldr	r3, [pc, #12]	; (8003a44 <I2C_TransferConfig+0x24>)
 8003a36:	ea43 5355 	orr.w	r3, r3, r5, lsr #21
 8003a3a:	ea20 0003 	bic.w	r0, r0, r3
 8003a3e:	4302      	orrs	r2, r0
 8003a40:	6062      	str	r2, [r4, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8003a42:	bd30      	pop	{r4, r5, pc}
 8003a44:	03ff63ff 	.word	0x03ff63ff

08003a48 <I2C_IsAcknowledgeFailed>:
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a48:	6803      	ldr	r3, [r0, #0]
{
 8003a4a:	b570      	push	{r4, r5, r6, lr}
 8003a4c:	4604      	mov	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a4e:	6998      	ldr	r0, [r3, #24]
{
 8003a50:	460d      	mov	r5, r1
 8003a52:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a54:	f010 0010 	ands.w	r0, r0, #16
 8003a58:	d116      	bne.n	8003a88 <I2C_IsAcknowledgeFailed+0x40>
}
 8003a5a:	bd70      	pop	{r4, r5, r6, pc}
      if (Timeout != HAL_MAX_DELAY)
 8003a5c:	1c69      	adds	r1, r5, #1
 8003a5e:	d014      	beq.n	8003a8a <I2C_IsAcknowledgeFailed+0x42>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a60:	f7ff f8c0 	bl	8002be4 <HAL_GetTick>
 8003a64:	1b80      	subs	r0, r0, r6
 8003a66:	42a8      	cmp	r0, r5
 8003a68:	d800      	bhi.n	8003a6c <I2C_IsAcknowledgeFailed+0x24>
 8003a6a:	b96d      	cbnz	r5, 8003a88 <I2C_IsAcknowledgeFailed+0x40>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a6c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003a6e:	f043 0320 	orr.w	r3, r3, #32
 8003a72:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003a74:	2320      	movs	r3, #32
 8003a76:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a7a:	2300      	movs	r3, #0
    return HAL_ERROR;
 8003a7c:	2001      	movs	r0, #1
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a7e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8003a82:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 8003a86:	e7e8      	b.n	8003a5a <I2C_IsAcknowledgeFailed+0x12>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a88:	6823      	ldr	r3, [r4, #0]
 8003a8a:	6999      	ldr	r1, [r3, #24]
 8003a8c:	068a      	lsls	r2, r1, #26
 8003a8e:	d5e5      	bpl.n	8003a5c <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a90:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a92:	2520      	movs	r5, #32
    I2C_Flush_TXDR(hi2c);
 8003a94:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a96:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a98:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8003a9a:	f7ff ffb3 	bl	8003a04 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8003a9e:	6822      	ldr	r2, [r4, #0]
 8003aa0:	6853      	ldr	r3, [r2, #4]
 8003aa2:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8003aa6:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8003aaa:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8003aae:	f023 0301 	bic.w	r3, r3, #1
 8003ab2:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003ab4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003ab6:	f043 0304 	orr.w	r3, r3, #4
 8003aba:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003abc:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
 8003ac0:	e7db      	b.n	8003a7a <I2C_IsAcknowledgeFailed+0x32>

08003ac2 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8003ac2:	b570      	push	{r4, r5, r6, lr}
 8003ac4:	4604      	mov	r4, r0
 8003ac6:	460d      	mov	r5, r1
 8003ac8:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003aca:	6823      	ldr	r3, [r4, #0]
 8003acc:	699b      	ldr	r3, [r3, #24]
 8003ace:	069b      	lsls	r3, r3, #26
 8003ad0:	d501      	bpl.n	8003ad6 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 8003ad2:	2000      	movs	r0, #0
}
 8003ad4:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ad6:	4632      	mov	r2, r6
 8003ad8:	4629      	mov	r1, r5
 8003ada:	4620      	mov	r0, r4
 8003adc:	f7ff ffb4 	bl	8003a48 <I2C_IsAcknowledgeFailed>
 8003ae0:	b990      	cbnz	r0, 8003b08 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ae2:	f7ff f87f 	bl	8002be4 <HAL_GetTick>
 8003ae6:	1b80      	subs	r0, r0, r6
 8003ae8:	42a8      	cmp	r0, r5
 8003aea:	d801      	bhi.n	8003af0 <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 8003aec:	2d00      	cmp	r5, #0
 8003aee:	d1ec      	bne.n	8003aca <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003af0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003af2:	f043 0320 	orr.w	r3, r3, #32
 8003af6:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003af8:	2320      	movs	r3, #32
 8003afa:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003afe:	2300      	movs	r3, #0
 8003b00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 8003b04:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8003b08:	2001      	movs	r0, #1
 8003b0a:	e7e3      	b.n	8003ad4 <I2C_WaitOnSTOPFlagUntilTimeout+0x12>

08003b0c <I2C_WaitOnFlagUntilTimeout>:
{
 8003b0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b10:	9f06      	ldr	r7, [sp, #24]
 8003b12:	4604      	mov	r4, r0
 8003b14:	4688      	mov	r8, r1
 8003b16:	4616      	mov	r6, r2
 8003b18:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b1a:	6822      	ldr	r2, [r4, #0]
 8003b1c:	6993      	ldr	r3, [r2, #24]
 8003b1e:	ea38 0303 	bics.w	r3, r8, r3
 8003b22:	bf0c      	ite	eq
 8003b24:	2301      	moveq	r3, #1
 8003b26:	2300      	movne	r3, #0
 8003b28:	42b3      	cmp	r3, r6
 8003b2a:	d001      	beq.n	8003b30 <I2C_WaitOnFlagUntilTimeout+0x24>
  return HAL_OK;
 8003b2c:	2000      	movs	r0, #0
 8003b2e:	e015      	b.n	8003b5c <I2C_WaitOnFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8003b30:	1c6b      	adds	r3, r5, #1
 8003b32:	d0f3      	beq.n	8003b1c <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b34:	f7ff f856 	bl	8002be4 <HAL_GetTick>
 8003b38:	1bc0      	subs	r0, r0, r7
 8003b3a:	42a8      	cmp	r0, r5
 8003b3c:	d801      	bhi.n	8003b42 <I2C_WaitOnFlagUntilTimeout+0x36>
 8003b3e:	2d00      	cmp	r5, #0
 8003b40:	d1eb      	bne.n	8003b1a <I2C_WaitOnFlagUntilTimeout+0xe>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b42:	6c63      	ldr	r3, [r4, #68]	; 0x44
          __HAL_UNLOCK(hi2c);
 8003b44:	2001      	movs	r0, #1
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b46:	f043 0320 	orr.w	r3, r3, #32
 8003b4a:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003b4c:	2320      	movs	r3, #32
 8003b4e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b52:	2300      	movs	r3, #0
 8003b54:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 8003b58:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8003b5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003b60 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8003b60:	b570      	push	{r4, r5, r6, lr}
 8003b62:	4604      	mov	r4, r0
 8003b64:	460d      	mov	r5, r1
 8003b66:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003b68:	6823      	ldr	r3, [r4, #0]
 8003b6a:	699b      	ldr	r3, [r3, #24]
 8003b6c:	079b      	lsls	r3, r3, #30
 8003b6e:	d501      	bpl.n	8003b74 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 8003b70:	2000      	movs	r0, #0
}
 8003b72:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b74:	4632      	mov	r2, r6
 8003b76:	4629      	mov	r1, r5
 8003b78:	4620      	mov	r0, r4
 8003b7a:	f7ff ff65 	bl	8003a48 <I2C_IsAcknowledgeFailed>
 8003b7e:	b9a0      	cbnz	r0, 8003baa <I2C_WaitOnTXISFlagUntilTimeout+0x4a>
    if (Timeout != HAL_MAX_DELAY)
 8003b80:	1c6a      	adds	r2, r5, #1
 8003b82:	d0f1      	beq.n	8003b68 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b84:	f7ff f82e 	bl	8002be4 <HAL_GetTick>
 8003b88:	1b80      	subs	r0, r0, r6
 8003b8a:	42a8      	cmp	r0, r5
 8003b8c:	d801      	bhi.n	8003b92 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 8003b8e:	2d00      	cmp	r5, #0
 8003b90:	d1ea      	bne.n	8003b68 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b92:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003b94:	f043 0320 	orr.w	r3, r3, #32
 8003b98:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003b9a:	2320      	movs	r3, #32
 8003b9c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 8003ba6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8003baa:	2001      	movs	r0, #1
 8003bac:	e7e1      	b.n	8003b72 <I2C_WaitOnTXISFlagUntilTimeout+0x12>
	...

08003bb0 <I2C_RequestMemoryWrite>:
{
 8003bb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003bb2:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003bb4:	4b16      	ldr	r3, [pc, #88]	; (8003c10 <I2C_RequestMemoryWrite+0x60>)
{
 8003bb6:	4605      	mov	r5, r0
 8003bb8:	9e09      	ldr	r6, [sp, #36]	; 0x24
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003bba:	9300      	str	r3, [sp, #0]
{
 8003bbc:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003bbe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003bc2:	b2fa      	uxtb	r2, r7
 8003bc4:	f7ff ff2c 	bl	8003a20 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bc8:	4632      	mov	r2, r6
 8003bca:	9908      	ldr	r1, [sp, #32]
 8003bcc:	4628      	mov	r0, r5
 8003bce:	f7ff ffc7 	bl	8003b60 <I2C_WaitOnTXISFlagUntilTimeout>
 8003bd2:	b110      	cbz	r0, 8003bda <I2C_RequestMemoryWrite+0x2a>
    return HAL_ERROR;
 8003bd4:	2001      	movs	r0, #1
}
 8003bd6:	b003      	add	sp, #12
 8003bd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003bda:	2f01      	cmp	r7, #1
 8003bdc:	682b      	ldr	r3, [r5, #0]
 8003bde:	d10c      	bne.n	8003bfa <I2C_RequestMemoryWrite+0x4a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003be0:	b2e4      	uxtb	r4, r4
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003be2:	2200      	movs	r2, #0
 8003be4:	2180      	movs	r1, #128	; 0x80
 8003be6:	4628      	mov	r0, r5
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003be8:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003bea:	9b08      	ldr	r3, [sp, #32]
 8003bec:	9600      	str	r6, [sp, #0]
 8003bee:	f7ff ff8d 	bl	8003b0c <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8003bf2:	3000      	adds	r0, #0
 8003bf4:	bf18      	it	ne
 8003bf6:	2001      	movne	r0, #1
 8003bf8:	e7ed      	b.n	8003bd6 <I2C_RequestMemoryWrite+0x26>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003bfa:	0a22      	lsrs	r2, r4, #8
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bfc:	9908      	ldr	r1, [sp, #32]
 8003bfe:	4628      	mov	r0, r5
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003c00:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c02:	4632      	mov	r2, r6
 8003c04:	f7ff ffac 	bl	8003b60 <I2C_WaitOnTXISFlagUntilTimeout>
 8003c08:	2800      	cmp	r0, #0
 8003c0a:	d1e3      	bne.n	8003bd4 <I2C_RequestMemoryWrite+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003c0c:	682b      	ldr	r3, [r5, #0]
 8003c0e:	e7e7      	b.n	8003be0 <I2C_RequestMemoryWrite+0x30>
 8003c10:	80002000 	.word	0x80002000

08003c14 <I2C_RequestMemoryRead>:
{
 8003c14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c16:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003c18:	4b16      	ldr	r3, [pc, #88]	; (8003c74 <I2C_RequestMemoryRead+0x60>)
{
 8003c1a:	4605      	mov	r5, r0
 8003c1c:	9e09      	ldr	r6, [sp, #36]	; 0x24
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003c1e:	9300      	str	r3, [sp, #0]
{
 8003c20:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003c22:	2300      	movs	r3, #0
 8003c24:	b2fa      	uxtb	r2, r7
 8003c26:	f7ff fefb 	bl	8003a20 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c2a:	4632      	mov	r2, r6
 8003c2c:	9908      	ldr	r1, [sp, #32]
 8003c2e:	4628      	mov	r0, r5
 8003c30:	f7ff ff96 	bl	8003b60 <I2C_WaitOnTXISFlagUntilTimeout>
 8003c34:	b110      	cbz	r0, 8003c3c <I2C_RequestMemoryRead+0x28>
    return HAL_ERROR;
 8003c36:	2001      	movs	r0, #1
}
 8003c38:	b003      	add	sp, #12
 8003c3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003c3c:	2f01      	cmp	r7, #1
 8003c3e:	682b      	ldr	r3, [r5, #0]
 8003c40:	d10c      	bne.n	8003c5c <I2C_RequestMemoryRead+0x48>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003c42:	b2e4      	uxtb	r4, r4
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003c44:	2200      	movs	r2, #0
 8003c46:	2140      	movs	r1, #64	; 0x40
 8003c48:	4628      	mov	r0, r5
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003c4a:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003c4c:	9b08      	ldr	r3, [sp, #32]
 8003c4e:	9600      	str	r6, [sp, #0]
 8003c50:	f7ff ff5c 	bl	8003b0c <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8003c54:	3000      	adds	r0, #0
 8003c56:	bf18      	it	ne
 8003c58:	2001      	movne	r0, #1
 8003c5a:	e7ed      	b.n	8003c38 <I2C_RequestMemoryRead+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003c5c:	0a22      	lsrs	r2, r4, #8
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c5e:	9908      	ldr	r1, [sp, #32]
 8003c60:	4628      	mov	r0, r5
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003c62:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c64:	4632      	mov	r2, r6
 8003c66:	f7ff ff7b 	bl	8003b60 <I2C_WaitOnTXISFlagUntilTimeout>
 8003c6a:	2800      	cmp	r0, #0
 8003c6c:	d1e3      	bne.n	8003c36 <I2C_RequestMemoryRead+0x22>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003c6e:	682b      	ldr	r3, [r5, #0]
 8003c70:	e7e7      	b.n	8003c42 <I2C_RequestMemoryRead+0x2e>
 8003c72:	bf00      	nop
 8003c74:	80002000 	.word	0x80002000

08003c78 <HAL_I2C_MspInit>:
}
 8003c78:	4770      	bx	lr

08003c7a <HAL_I2C_Init>:
{
 8003c7a:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 8003c7c:	4604      	mov	r4, r0
 8003c7e:	2800      	cmp	r0, #0
 8003c80:	d04a      	beq.n	8003d18 <HAL_I2C_Init+0x9e>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c82:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8003c86:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003c8a:	b91b      	cbnz	r3, 8003c94 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8003c8c:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8003c90:	f7ff fff2 	bl	8003c78 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c94:	2324      	movs	r3, #36	; 0x24
 8003c96:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8003c9a:	6823      	ldr	r3, [r4, #0]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	f022 0201 	bic.w	r2, r2, #1
 8003ca2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003ca4:	6862      	ldr	r2, [r4, #4]
 8003ca6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003caa:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003cac:	689a      	ldr	r2, [r3, #8]
 8003cae:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003cb2:	609a      	str	r2, [r3, #8]
 8003cb4:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003cb8:	2901      	cmp	r1, #1
 8003cba:	d124      	bne.n	8003d06 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003cbc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003cc0:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003cc2:	685a      	ldr	r2, [r3, #4]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cc4:	2000      	movs	r0, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003cc6:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8003cca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003cce:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003cd0:	68da      	ldr	r2, [r3, #12]
 8003cd2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003cd6:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003cd8:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
 8003cdc:	430a      	orrs	r2, r1
 8003cde:	69a1      	ldr	r1, [r4, #24]
 8003ce0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003ce4:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003ce6:	e9d4 2107 	ldrd	r2, r1, [r4, #28]
 8003cea:	430a      	orrs	r2, r1
 8003cec:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8003cee:	681a      	ldr	r2, [r3, #0]
 8003cf0:	f042 0201 	orr.w	r2, r2, #1
 8003cf4:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8003cf6:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cf8:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003cfa:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003cfe:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d00:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 8003d04:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003d06:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003d0a:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003d0c:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003d0e:	d1d8      	bne.n	8003cc2 <HAL_I2C_Init+0x48>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003d10:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003d14:	605a      	str	r2, [r3, #4]
 8003d16:	e7d4      	b.n	8003cc2 <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 8003d18:	2001      	movs	r0, #1
 8003d1a:	e7f3      	b.n	8003d04 <HAL_I2C_Init+0x8a>

08003d1c <HAL_I2C_MspDeInit>:
 8003d1c:	4770      	bx	lr

08003d1e <HAL_I2C_DeInit>:
{
 8003d1e:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 8003d20:	4604      	mov	r4, r0
 8003d22:	b198      	cbz	r0, 8003d4c <HAL_I2C_DeInit+0x2e>
  __HAL_I2C_DISABLE(hi2c);
 8003d24:	6802      	ldr	r2, [r0, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d26:	2324      	movs	r3, #36	; 0x24
 8003d28:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8003d2c:	6813      	ldr	r3, [r2, #0]
 8003d2e:	f023 0301 	bic.w	r3, r3, #1
 8003d32:	6013      	str	r3, [r2, #0]
  HAL_I2C_MspDeInit(hi2c);
 8003d34:	f7ff fff2 	bl	8003d1c <HAL_I2C_MspDeInit>
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d38:	2000      	movs	r0, #0
 8003d3a:	6460      	str	r0, [r4, #68]	; 0x44
  __HAL_UNLOCK(hi2c);
 8003d3c:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_RESET;
 8003d40:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d44:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d46:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 8003d4a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003d4c:	2001      	movs	r0, #1
 8003d4e:	e7fc      	b.n	8003d4a <HAL_I2C_DeInit+0x2c>

08003d50 <HAL_I2C_Mem_Write>:
{
 8003d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d54:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d56:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8003d5a:	b085      	sub	sp, #20
 8003d5c:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d5e:	2b20      	cmp	r3, #32
{
 8003d60:	460f      	mov	r7, r1
 8003d62:	9203      	str	r2, [sp, #12]
 8003d64:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8003d68:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d6c:	f040 80a2 	bne.w	8003eb4 <HAL_I2C_Mem_Write+0x164>
    if ((pData == NULL) || (Size == 0U))
 8003d70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003d72:	b113      	cbz	r3, 8003d7a <HAL_I2C_Mem_Write+0x2a>
 8003d74:	f1ba 0f00 	cmp.w	sl, #0
 8003d78:	d106      	bne.n	8003d88 <HAL_I2C_Mem_Write+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003d7a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d7e:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 8003d80:	2001      	movs	r0, #1
}
 8003d82:	b005      	add	sp, #20
 8003d84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8003d88:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	f000 8091 	beq.w	8003eb4 <HAL_I2C_Mem_Write+0x164>
 8003d92:	2501      	movs	r5, #1
 8003d94:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8003d98:	f7fe ff24 	bl	8002be4 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003d9c:	2319      	movs	r3, #25
 8003d9e:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8003da0:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003da2:	462a      	mov	r2, r5
 8003da4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003da8:	4620      	mov	r0, r4
 8003daa:	f7ff feaf 	bl	8003b0c <I2C_WaitOnFlagUntilTimeout>
 8003dae:	4681      	mov	r9, r0
 8003db0:	2800      	cmp	r0, #0
 8003db2:	d1e5      	bne.n	8003d80 <HAL_I2C_Mem_Write+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003db4:	2321      	movs	r3, #33	; 0x21
    hi2c->XferISR   = NULL;
 8003db6:	6360      	str	r0, [r4, #52]	; 0x34
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003db8:	9a03      	ldr	r2, [sp, #12]
 8003dba:	4639      	mov	r1, r7
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003dbc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003dc0:	2340      	movs	r3, #64	; 0x40
 8003dc2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8003dc6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003dc8:	6460      	str	r0, [r4, #68]	; 0x44
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003dca:	4620      	mov	r0, r4
    hi2c->pBuffPtr  = pData;
 8003dcc:	6263      	str	r3, [r4, #36]	; 0x24
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003dce:	465b      	mov	r3, fp
    hi2c->XferCount = Size;
 8003dd0:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003dd4:	e9cd 8600 	strd	r8, r6, [sp]
 8003dd8:	f7ff feea 	bl	8003bb0 <I2C_RequestMemoryWrite>
 8003ddc:	b110      	cbz	r0, 8003de4 <HAL_I2C_Mem_Write+0x94>
      __HAL_UNLOCK(hi2c);
 8003dde:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 8003de2:	e7cd      	b.n	8003d80 <HAL_I2C_Mem_Write+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003de4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003de6:	2bff      	cmp	r3, #255	; 0xff
 8003de8:	d954      	bls.n	8003e94 <HAL_I2C_Mem_Write+0x144>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003dea:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003dec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003df0:	9000      	str	r0, [sp, #0]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003df2:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003df4:	4639      	mov	r1, r7
 8003df6:	4620      	mov	r0, r4
 8003df8:	f7ff fe12 	bl	8003a20 <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dfc:	4632      	mov	r2, r6
 8003dfe:	4641      	mov	r1, r8
 8003e00:	4620      	mov	r0, r4
 8003e02:	f7ff fead 	bl	8003b60 <I2C_WaitOnTXISFlagUntilTimeout>
 8003e06:	2800      	cmp	r0, #0
 8003e08:	d1ba      	bne.n	8003d80 <HAL_I2C_Mem_Write+0x30>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003e0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003e0c:	6822      	ldr	r2, [r4, #0]
 8003e0e:	f813 1b01 	ldrb.w	r1, [r3], #1
 8003e12:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8003e14:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003e16:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003e18:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8003e1a:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 8003e1c:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8003e1e:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8003e20:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 8003e22:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003e24:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003e26:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003e28:	b29b      	uxth	r3, r3
 8003e2a:	b1a3      	cbz	r3, 8003e56 <HAL_I2C_Mem_Write+0x106>
 8003e2c:	b99a      	cbnz	r2, 8003e56 <HAL_I2C_Mem_Write+0x106>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003e2e:	9600      	str	r6, [sp, #0]
 8003e30:	4643      	mov	r3, r8
 8003e32:	2180      	movs	r1, #128	; 0x80
 8003e34:	4620      	mov	r0, r4
 8003e36:	f7ff fe69 	bl	8003b0c <I2C_WaitOnFlagUntilTimeout>
 8003e3a:	2800      	cmp	r0, #0
 8003e3c:	d1a0      	bne.n	8003d80 <HAL_I2C_Mem_Write+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e3e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003e40:	2bff      	cmp	r3, #255	; 0xff
 8003e42:	d92f      	bls.n	8003ea4 <HAL_I2C_Mem_Write+0x154>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e44:	22ff      	movs	r2, #255	; 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003e46:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003e4a:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e4c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003e4e:	4639      	mov	r1, r7
 8003e50:	4620      	mov	r0, r4
 8003e52:	f7ff fde5 	bl	8003a20 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 8003e56:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003e58:	b29b      	uxth	r3, r3
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d1ce      	bne.n	8003dfc <HAL_I2C_Mem_Write+0xac>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e5e:	4632      	mov	r2, r6
 8003e60:	4641      	mov	r1, r8
 8003e62:	4620      	mov	r0, r4
 8003e64:	f7ff fe2d 	bl	8003ac2 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003e68:	2800      	cmp	r0, #0
 8003e6a:	d189      	bne.n	8003d80 <HAL_I2C_Mem_Write+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e6c:	6823      	ldr	r3, [r4, #0]
 8003e6e:	2120      	movs	r1, #32
 8003e70:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8003e72:	685a      	ldr	r2, [r3, #4]
 8003e74:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8003e78:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8003e7c:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8003e80:	f022 0201 	bic.w	r2, r2, #1
 8003e84:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003e86:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8003e8a:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003e8e:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8003e92:	e776      	b.n	8003d82 <HAL_I2C_Mem_Write+0x32>
      hi2c->XferSize = hi2c->XferCount;
 8003e94:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003e96:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e9a:	9000      	str	r0, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8003e9c:	b292      	uxth	r2, r2
 8003e9e:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003ea0:	b2d2      	uxtb	r2, r2
 8003ea2:	e7a7      	b.n	8003df4 <HAL_I2C_Mem_Write+0xa4>
          hi2c->XferSize = hi2c->XferCount;
 8003ea4:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003ea6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003eaa:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8003eac:	b292      	uxth	r2, r2
 8003eae:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003eb0:	b2d2      	uxtb	r2, r2
 8003eb2:	e7cc      	b.n	8003e4e <HAL_I2C_Mem_Write+0xfe>
    return HAL_BUSY;
 8003eb4:	2002      	movs	r0, #2
 8003eb6:	e764      	b.n	8003d82 <HAL_I2C_Mem_Write+0x32>

08003eb8 <HAL_I2C_Mem_Read>:
{
 8003eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ebc:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ebe:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8003ec2:	b085      	sub	sp, #20
 8003ec4:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ec6:	2b20      	cmp	r3, #32
{
 8003ec8:	460f      	mov	r7, r1
 8003eca:	9203      	str	r2, [sp, #12]
 8003ecc:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8003ed0:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ed4:	f040 80a6 	bne.w	8004024 <HAL_I2C_Mem_Read+0x16c>
    if ((pData == NULL) || (Size == 0U))
 8003ed8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003eda:	b113      	cbz	r3, 8003ee2 <HAL_I2C_Mem_Read+0x2a>
 8003edc:	f1ba 0f00 	cmp.w	sl, #0
 8003ee0:	d106      	bne.n	8003ef0 <HAL_I2C_Mem_Read+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003ee2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ee6:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 8003ee8:	2001      	movs	r0, #1
}
 8003eea:	b005      	add	sp, #20
 8003eec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8003ef0:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	f000 8095 	beq.w	8004024 <HAL_I2C_Mem_Read+0x16c>
 8003efa:	2501      	movs	r5, #1
 8003efc:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8003f00:	f7fe fe70 	bl	8002be4 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003f04:	2319      	movs	r3, #25
 8003f06:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8003f08:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003f0a:	462a      	mov	r2, r5
 8003f0c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003f10:	4620      	mov	r0, r4
 8003f12:	f7ff fdfb 	bl	8003b0c <I2C_WaitOnFlagUntilTimeout>
 8003f16:	4681      	mov	r9, r0
 8003f18:	2800      	cmp	r0, #0
 8003f1a:	d1e5      	bne.n	8003ee8 <HAL_I2C_Mem_Read+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003f1c:	2322      	movs	r3, #34	; 0x22
    hi2c->XferISR   = NULL;
 8003f1e:	6360      	str	r0, [r4, #52]	; 0x34
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003f20:	9a03      	ldr	r2, [sp, #12]
 8003f22:	4639      	mov	r1, r7
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003f24:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f28:	2340      	movs	r3, #64	; 0x40
 8003f2a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8003f2e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f30:	6460      	str	r0, [r4, #68]	; 0x44
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003f32:	4620      	mov	r0, r4
    hi2c->pBuffPtr  = pData;
 8003f34:	6263      	str	r3, [r4, #36]	; 0x24
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003f36:	465b      	mov	r3, fp
    hi2c->XferCount = Size;
 8003f38:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003f3c:	e9cd 8600 	strd	r8, r6, [sp]
 8003f40:	f7ff fe68 	bl	8003c14 <I2C_RequestMemoryRead>
 8003f44:	b110      	cbz	r0, 8003f4c <HAL_I2C_Mem_Read+0x94>
      __HAL_UNLOCK(hi2c);
 8003f46:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 8003f4a:	e7cd      	b.n	8003ee8 <HAL_I2C_Mem_Read+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f4c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003f4e:	2bff      	cmp	r3, #255	; 0xff
 8003f50:	4b35      	ldr	r3, [pc, #212]	; (8004028 <HAL_I2C_Mem_Read+0x170>)
 8003f52:	d957      	bls.n	8004004 <HAL_I2C_Mem_Read+0x14c>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f54:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8003f56:	9300      	str	r3, [sp, #0]
 8003f58:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f5c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8003f5e:	4639      	mov	r1, r7
 8003f60:	4620      	mov	r0, r4
 8003f62:	f7ff fd5d 	bl	8003a20 <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003f66:	9600      	str	r6, [sp, #0]
 8003f68:	4643      	mov	r3, r8
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	2104      	movs	r1, #4
 8003f6e:	4620      	mov	r0, r4
 8003f70:	f7ff fdcc 	bl	8003b0c <I2C_WaitOnFlagUntilTimeout>
 8003f74:	2800      	cmp	r0, #0
 8003f76:	d1b7      	bne.n	8003ee8 <HAL_I2C_Mem_Read+0x30>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003f78:	6823      	ldr	r3, [r4, #0]
 8003f7a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f7c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f7e:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8003f80:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8003f82:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 8003f84:	3301      	adds	r3, #1
      hi2c->XferSize--;
 8003f86:	3a01      	subs	r2, #1
      hi2c->pBuffPtr++;
 8003f88:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003f8a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003f8c:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 8003f8e:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 8003f90:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8003f92:	b29b      	uxth	r3, r3
 8003f94:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003f96:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003f98:	b29b      	uxth	r3, r3
 8003f9a:	b1a3      	cbz	r3, 8003fc6 <HAL_I2C_Mem_Read+0x10e>
 8003f9c:	b99a      	cbnz	r2, 8003fc6 <HAL_I2C_Mem_Read+0x10e>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003f9e:	9600      	str	r6, [sp, #0]
 8003fa0:	4643      	mov	r3, r8
 8003fa2:	2180      	movs	r1, #128	; 0x80
 8003fa4:	4620      	mov	r0, r4
 8003fa6:	f7ff fdb1 	bl	8003b0c <I2C_WaitOnFlagUntilTimeout>
 8003faa:	2800      	cmp	r0, #0
 8003fac:	d19c      	bne.n	8003ee8 <HAL_I2C_Mem_Read+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003fae:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003fb0:	2bff      	cmp	r3, #255	; 0xff
 8003fb2:	d92f      	bls.n	8004014 <HAL_I2C_Mem_Read+0x15c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003fb4:	22ff      	movs	r2, #255	; 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003fb6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003fba:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003fbc:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003fbe:	4639      	mov	r1, r7
 8003fc0:	4620      	mov	r0, r4
 8003fc2:	f7ff fd2d 	bl	8003a20 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 8003fc6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003fc8:	b29b      	uxth	r3, r3
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d1cb      	bne.n	8003f66 <HAL_I2C_Mem_Read+0xae>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003fce:	4632      	mov	r2, r6
 8003fd0:	4641      	mov	r1, r8
 8003fd2:	4620      	mov	r0, r4
 8003fd4:	f7ff fd75 	bl	8003ac2 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003fd8:	2800      	cmp	r0, #0
 8003fda:	d185      	bne.n	8003ee8 <HAL_I2C_Mem_Read+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003fdc:	6823      	ldr	r3, [r4, #0]
 8003fde:	2120      	movs	r1, #32
 8003fe0:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8003fe2:	685a      	ldr	r2, [r3, #4]
 8003fe4:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8003fe8:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8003fec:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8003ff0:	f022 0201 	bic.w	r2, r2, #1
 8003ff4:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003ff6:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8003ffa:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003ffe:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8004002:	e772      	b.n	8003eea <HAL_I2C_Mem_Read+0x32>
      hi2c->XferSize = hi2c->XferCount;
 8004004:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8004006:	9300      	str	r3, [sp, #0]
 8004008:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
      hi2c->XferSize = hi2c->XferCount;
 800400c:	b292      	uxth	r2, r2
 800400e:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8004010:	b2d2      	uxtb	r2, r2
 8004012:	e7a4      	b.n	8003f5e <HAL_I2C_Mem_Read+0xa6>
          hi2c->XferSize = hi2c->XferCount;
 8004014:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004016:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800401a:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 800401c:	b292      	uxth	r2, r2
 800401e:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004020:	b2d2      	uxtb	r2, r2
 8004022:	e7cc      	b.n	8003fbe <HAL_I2C_Mem_Read+0x106>
    return HAL_BUSY;
 8004024:	2002      	movs	r0, #2
 8004026:	e760      	b.n	8003eea <HAL_I2C_Mem_Read+0x32>
 8004028:	80002400 	.word	0x80002400

0800402c <HAL_I2C_GetState>:
  return hi2c->State;
 800402c:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
}
 8004030:	4770      	bx	lr

08004032 <HAL_I2C_GetError>:
  return hi2c->ErrorCode;
 8004032:	6c40      	ldr	r0, [r0, #68]	; 0x44
}
 8004034:	4770      	bx	lr

08004036 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004036:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 800403a:	b2d2      	uxtb	r2, r2
 800403c:	2a20      	cmp	r2, #32
{
 800403e:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004040:	d11d      	bne.n	800407e <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004042:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8004046:	2b01      	cmp	r3, #1
 8004048:	d019      	beq.n	800407e <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 800404a:	2324      	movs	r3, #36	; 0x24
 800404c:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004050:	6803      	ldr	r3, [r0, #0]
 8004052:	681c      	ldr	r4, [r3, #0]
 8004054:	f024 0401 	bic.w	r4, r4, #1
 8004058:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800405a:	681c      	ldr	r4, [r3, #0]
 800405c:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8004060:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004062:	681c      	ldr	r4, [r3, #0]
 8004064:	4321      	orrs	r1, r4
 8004066:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004068:	6819      	ldr	r1, [r3, #0]
 800406a:	f041 0101 	orr.w	r1, r1, #1
 800406e:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004070:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8004072:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8004076:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 800407a:	4618      	mov	r0, r3
  }
  else
  {
    return HAL_BUSY;
  }
}
 800407c:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 800407e:	2002      	movs	r0, #2
 8004080:	e7fc      	b.n	800407c <HAL_I2CEx_ConfigAnalogFilter+0x46>

08004082 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004082:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004084:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8004088:	b2e4      	uxtb	r4, r4
 800408a:	2c20      	cmp	r4, #32
 800408c:	d11c      	bne.n	80040c8 <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800408e:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8004092:	2b01      	cmp	r3, #1
 8004094:	d018      	beq.n	80040c8 <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004096:	2324      	movs	r3, #36	; 0x24
 8004098:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800409c:	6803      	ldr	r3, [r0, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	f022 0201 	bic.w	r2, r2, #1
 80040a4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80040a6:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80040a8:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80040ac:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80040b0:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80040b2:	681a      	ldr	r2, [r3, #0]
 80040b4:	f042 0201 	orr.w	r2, r2, #1
 80040b8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040ba:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80040bc:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80040c0:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80040c4:	4618      	mov	r0, r3
  }
  else
  {
    return HAL_BUSY;
  }
}
 80040c6:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 80040c8:	2002      	movs	r0, #2
 80040ca:	e7fc      	b.n	80040c6 <HAL_I2CEx_ConfigDigitalFilter+0x44>

080040cc <LTDC_SetConfig>:
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80040cc:	01d2      	lsls	r2, r2, #7
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80040ce:	f8d1 c000 	ldr.w	ip, [r1]
{
 80040d2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80040d6:	3284      	adds	r2, #132	; 0x84
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80040d8:	6804      	ldr	r4, [r0, #0]
 80040da:	684f      	ldr	r7, [r1, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80040dc:	f10c 0601 	add.w	r6, ip, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80040e0:	18a3      	adds	r3, r4, r2
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80040e2:	68e5      	ldr	r5, [r4, #12]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
  tmp2 = (pLayerCfg->Alpha0 << 24U);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80040e4:	f04f 0e00 	mov.w	lr, #0
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80040e8:	f8d1 9018 	ldr.w	r9, [r1, #24]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80040ec:	6858      	ldr	r0, [r3, #4]
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80040ee:	f3c5 450b 	ubfx	r5, r5, #16, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80040f2:	f400 4070 	and.w	r0, r0, #61440	; 0xf000
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80040f6:	443d      	add	r5, r7
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80040f8:	6058      	str	r0, [r3, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80040fa:	68e0      	ldr	r0, [r4, #12]
 80040fc:	f3c0 400b 	ubfx	r0, r0, #16, #12
 8004100:	4430      	add	r0, r6
 8004102:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8004106:	68cd      	ldr	r5, [r1, #12]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004108:	6058      	str	r0, [r3, #4]
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800410a:	68e0      	ldr	r0, [r4, #12]
 800410c:	f3c0 000a 	ubfx	r0, r0, #0, #11
 8004110:	4405      	add	r5, r0
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8004112:	6898      	ldr	r0, [r3, #8]
 8004114:	f400 4070 	and.w	r0, r0, #61440	; 0xf000
 8004118:	6098      	str	r0, [r3, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800411a:	6888      	ldr	r0, [r1, #8]
 800411c:	68e6      	ldr	r6, [r4, #12]
 800411e:	3001      	adds	r0, #1
 8004120:	f3c6 060a 	ubfx	r6, r6, #0, #11
 8004124:	4430      	add	r0, r6
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8004126:	690e      	ldr	r6, [r1, #16]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8004128:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800412c:	6098      	str	r0, [r3, #8]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800412e:	6918      	ldr	r0, [r3, #16]
 8004130:	f020 0007 	bic.w	r0, r0, #7
 8004134:	6118      	str	r0, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8004136:	611e      	str	r6, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8004138:	699d      	ldr	r5, [r3, #24]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800413a:	f891 0032 	ldrb.w	r0, [r1, #50]	; 0x32
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800413e:	f891 8031 	ldrb.w	r8, [r1, #49]	; 0x31
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8004142:	f8c3 e018 	str.w	lr, [r3, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8004146:	f891 5030 	ldrb.w	r5, [r1, #48]	; 0x30
 800414a:	ea45 6509 	orr.w	r5, r5, r9, lsl #24
 800414e:	ea45 2508 	orr.w	r5, r5, r8, lsl #8
 8004152:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8004156:	619d      	str	r5, [r3, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8004158:	6958      	ldr	r0, [r3, #20]
 800415a:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
 800415e:	6158      	str	r0, [r3, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8004160:	6948      	ldr	r0, [r1, #20]
 8004162:	6158      	str	r0, [r3, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8004164:	69d8      	ldr	r0, [r3, #28]
 8004166:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 800416a:	f020 0007 	bic.w	r0, r0, #7
 800416e:	61d8      	str	r0, [r3, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8004170:	e9d1 5007 	ldrd	r5, r0, [r1, #28]
 8004174:	4305      	orrs	r5, r0
 8004176:	61dd      	str	r5, [r3, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8004178:	6a98      	ldr	r0, [r3, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800417a:	6a48      	ldr	r0, [r1, #36]	; 0x24
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800417c:	f8c3 e028 	str.w	lr, [r3, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8004180:	6298      	str	r0, [r3, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8004182:	b31e      	cbz	r6, 80041cc <LTDC_SetConfig+0x100>
  {
    tmp = 4U;
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8004184:	2e01      	cmp	r6, #1
 8004186:	d023      	beq.n	80041d0 <LTDC_SetConfig+0x104>
  {
    tmp = 3U;
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004188:	1eb0      	subs	r0, r6, #2
 800418a:	2802      	cmp	r0, #2
 800418c:	d922      	bls.n	80041d4 <LTDC_SetConfig+0x108>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800418e:	2e07      	cmp	r6, #7
  {
    tmp = 2U;
  }
  else
  {
    tmp = 1U;
 8004190:	bf0c      	ite	eq
 8004192:	2002      	moveq	r0, #2
 8004194:	2001      	movne	r0, #1
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8004196:	6add      	ldr	r5, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 8004198:	eba7 070c 	sub.w	r7, r7, ip
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800419c:	f005 25e0 	and.w	r5, r5, #3758153728	; 0xe000e000
 80041a0:	62dd      	str	r5, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 80041a2:	6a8d      	ldr	r5, [r1, #40]	; 0x28
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80041a4:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 80041a6:	4345      	muls	r5, r0
 80041a8:	4378      	muls	r0, r7
 80041aa:	3007      	adds	r0, #7
 80041ac:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80041b0:	62d8      	str	r0, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80041b2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80041b4:	f420 60ff 	bic.w	r0, r0, #2040	; 0x7f8
 80041b8:	f020 0007 	bic.w	r0, r0, #7
 80041bc:	6318      	str	r0, [r3, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80041be:	6319      	str	r1, [r3, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80041c0:	58a3      	ldr	r3, [r4, r2]
 80041c2:	f043 0301 	orr.w	r3, r3, #1
 80041c6:	50a3      	str	r3, [r4, r2]
}
 80041c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    tmp = 4U;
 80041cc:	2004      	movs	r0, #4
 80041ce:	e7e2      	b.n	8004196 <LTDC_SetConfig+0xca>
    tmp = 3U;
 80041d0:	2003      	movs	r0, #3
 80041d2:	e7e0      	b.n	8004196 <LTDC_SetConfig+0xca>
    tmp = 2U;
 80041d4:	2002      	movs	r0, #2
 80041d6:	e7de      	b.n	8004196 <LTDC_SetConfig+0xca>

080041d8 <HAL_LTDC_MspInit>:
}
 80041d8:	4770      	bx	lr
	...

080041dc <HAL_LTDC_Init>:
{
 80041dc:	b538      	push	{r3, r4, r5, lr}
  if (hltdc == NULL)
 80041de:	4604      	mov	r4, r0
 80041e0:	2800      	cmp	r0, #0
 80041e2:	d063      	beq.n	80042ac <HAL_LTDC_Init+0xd0>
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80041e4:	f890 30a1 	ldrb.w	r3, [r0, #161]	; 0xa1
 80041e8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80041ec:	b91b      	cbnz	r3, 80041f6 <HAL_LTDC_Init+0x1a>
    hltdc->Lock = HAL_UNLOCKED;
 80041ee:	f880 20a0 	strb.w	r2, [r0, #160]	; 0xa0
    HAL_LTDC_MspInit(hltdc);
 80041f2:	f7ff fff1 	bl	80041d8 <HAL_LTDC_MspInit>
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80041f6:	2302      	movs	r3, #2
 80041f8:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80041fc:	6823      	ldr	r3, [r4, #0]
 80041fe:	699a      	ldr	r2, [r3, #24]
 8004200:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8004204:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004206:	6999      	ldr	r1, [r3, #24]
 8004208:	e9d4 2001 	ldrd	r2, r0, [r4, #4]
 800420c:	4302      	orrs	r2, r0
 800420e:	68e0      	ldr	r0, [r4, #12]
 8004210:	4302      	orrs	r2, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004212:	6920      	ldr	r0, [r4, #16]
 8004214:	4302      	orrs	r2, r0
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8004216:	6960      	ldr	r0, [r4, #20]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004218:	430a      	orrs	r2, r1
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 800421a:	4925      	ldr	r1, [pc, #148]	; (80042b0 <HAL_LTDC_Init+0xd4>)
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800421c:	619a      	str	r2, [r3, #24]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 800421e:	689a      	ldr	r2, [r3, #8]
 8004220:	400a      	ands	r2, r1
 8004222:	609a      	str	r2, [r3, #8]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8004224:	689a      	ldr	r2, [r3, #8]
 8004226:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800422a:	69a0      	ldr	r0, [r4, #24]
 800422c:	4302      	orrs	r2, r0
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800422e:	69e0      	ldr	r0, [r4, #28]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8004230:	609a      	str	r2, [r3, #8]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8004232:	68da      	ldr	r2, [r3, #12]
 8004234:	400a      	ands	r2, r1
 8004236:	60da      	str	r2, [r3, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8004238:	68da      	ldr	r2, [r3, #12]
 800423a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800423e:	6a20      	ldr	r0, [r4, #32]
 8004240:	4302      	orrs	r2, r0
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8004242:	6a60      	ldr	r0, [r4, #36]	; 0x24
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8004244:	60da      	str	r2, [r3, #12]
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8004246:	691a      	ldr	r2, [r3, #16]
 8004248:	400a      	ands	r2, r1
 800424a:	611a      	str	r2, [r3, #16]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 800424c:	691a      	ldr	r2, [r3, #16]
 800424e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8004252:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8004254:	4302      	orrs	r2, r0
 8004256:	611a      	str	r2, [r3, #16]
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8004258:	695a      	ldr	r2, [r3, #20]
 800425a:	4011      	ands	r1, r2
 800425c:	6159      	str	r1, [r3, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800425e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8004260:	695a      	ldr	r2, [r3, #20]
 8004262:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004266:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004268:	430a      	orrs	r2, r1
 800426a:	615a      	str	r2, [r3, #20]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800426c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800426e:	f894 0036 	ldrb.w	r0, [r4, #54]	; 0x36
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8004272:	f001 417f 	and.w	r1, r1, #4278190080	; 0xff000000
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8004276:	f894 5035 	ldrb.w	r5, [r4, #53]	; 0x35
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800427a:	62d9      	str	r1, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800427c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800427e:	f894 2034 	ldrb.w	r2, [r4, #52]	; 0x34
 8004282:	430a      	orrs	r2, r1
 8004284:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8004288:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800428c:	2000      	movs	r0, #0
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800428e:	62da      	str	r2, [r3, #44]	; 0x2c
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8004290:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004292:	f042 0206 	orr.w	r2, r2, #6
 8004296:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_LTDC_ENABLE(hltdc);
 8004298:	699a      	ldr	r2, [r3, #24]
 800429a:	f042 0201 	orr.w	r2, r2, #1
 800429e:	619a      	str	r2, [r3, #24]
  hltdc->State = HAL_LTDC_STATE_READY;
 80042a0:	2301      	movs	r3, #1
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80042a2:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4
  hltdc->State = HAL_LTDC_STATE_READY;
 80042a6:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
}
 80042aa:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80042ac:	2001      	movs	r0, #1
 80042ae:	e7fc      	b.n	80042aa <HAL_LTDC_Init+0xce>
 80042b0:	f000f800 	.word	0xf000f800

080042b4 <HAL_LTDC_ConfigLayer>:
{
 80042b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hltdc);
 80042b6:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
{
 80042ba:	4606      	mov	r6, r0
 80042bc:	468c      	mov	ip, r1
 80042be:	4696      	mov	lr, r2
  __HAL_LOCK(hltdc);
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	f04f 0002 	mov.w	r0, #2
 80042c6:	d01d      	beq.n	8004304 <HAL_LTDC_ConfigLayer+0x50>
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80042c8:	2434      	movs	r4, #52	; 0x34
 80042ca:	460d      	mov	r5, r1
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80042cc:	f886 00a1 	strb.w	r0, [r6, #161]	; 0xa1
  __HAL_LOCK(hltdc);
 80042d0:	2701      	movs	r7, #1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80042d2:	fb04 6402 	mla	r4, r4, r2, r6
  __HAL_LOCK(hltdc);
 80042d6:	f886 70a0 	strb.w	r7, [r6, #160]	; 0xa0
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80042da:	3438      	adds	r4, #56	; 0x38
 80042dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80042de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80042e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80042e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80042e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80042e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80042e8:	682b      	ldr	r3, [r5, #0]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80042ea:	4630      	mov	r0, r6
 80042ec:	4672      	mov	r2, lr
 80042ee:	4661      	mov	r1, ip
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80042f0:	6023      	str	r3, [r4, #0]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80042f2:	f7ff feeb 	bl	80040cc <LTDC_SetConfig>
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80042f6:	6833      	ldr	r3, [r6, #0]
  __HAL_UNLOCK(hltdc);
 80042f8:	2000      	movs	r0, #0
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80042fa:	625f      	str	r7, [r3, #36]	; 0x24
  hltdc->State  = HAL_LTDC_STATE_READY;
 80042fc:	f886 70a1 	strb.w	r7, [r6, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 8004300:	f886 00a0 	strb.w	r0, [r6, #160]	; 0xa0
}
 8004304:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004306 <HAL_MDMA_Init>:
  * @param  hmdma: Pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 8004306:	b538      	push	{r3, r4, r5, lr}
 8004308:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800430a:	f7fe fc6b 	bl	8002be4 <HAL_GetTick>
 800430e:	4605      	mov	r5, r0

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8004310:	2c00      	cmp	r4, #0
 8004312:	d061      	beq.n	80043d8 <HAL_MDMA_Init+0xd2>
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.SourceBlockAddressOffset));
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.DestBlockAddressOffset));


  /* Allocate lock resource */
  __HAL_UNLOCK(hmdma);
 8004314:	2300      	movs	r3, #0

  /* Change MDMA peripheral state */
  hmdma->State = HAL_MDMA_STATE_BUSY;

  /* Disable the MDMA channel */
  __HAL_MDMA_DISABLE(hmdma);
 8004316:	6822      	ldr	r2, [r4, #0]
  __HAL_UNLOCK(hmdma);
 8004318:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  hmdma->State = HAL_MDMA_STATE_BUSY;
 800431c:	2302      	movs	r3, #2
 800431e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_MDMA_DISABLE(hmdma);
 8004322:	68d3      	ldr	r3, [r2, #12]
 8004324:	f023 0301 	bic.w	r3, r3, #1
 8004328:	60d3      	str	r3, [r2, #12]

  /* Check if the MDMA channel is effectively disabled */
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 800432a:	6823      	ldr	r3, [r4, #0]
 800432c:	68da      	ldr	r2, [r3, #12]
 800432e:	07d2      	lsls	r2, r2, #31
 8004330:	d448      	bmi.n	80043c4 <HAL_MDMA_Init+0xbe>
static void MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
  uint32_t blockoffset;

  /* Prepare the MDMA Channel configuration */
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 8004332:	e9d4 2103 	ldrd	r2, r1, [r4, #12]
 8004336:	430a      	orrs	r2, r1
 8004338:	60da      	str	r2, [r3, #12]
  /* Write new CTCR Register value */
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
                           hmdma->Init.DestBurst                                   | \
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 800433a:	e9d4 2105 	ldrd	r2, r1, [r4, #20]
 800433e:	430a      	orrs	r2, r1
 8004340:	69e1      	ldr	r1, [r4, #28]
 8004342:	430a      	orrs	r2, r1
 8004344:	6a21      	ldr	r1, [r4, #32]
 8004346:	430a      	orrs	r2, r1
 8004348:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800434a:	430a      	orrs	r2, r1
 800434c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800434e:	430a      	orrs	r2, r1
 8004350:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004352:	430a      	orrs	r2, r1
 8004354:	68a1      	ldr	r1, [r4, #8]
 8004356:	430a      	orrs	r2, r1
 8004358:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800435a:	3901      	subs	r1, #1
 800435c:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
                           hmdma->Init.TransferTriggerMode;

  /* If SW request set the CTCR register to SW Request Mode */
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8004360:	6861      	ldr	r1, [r4, #4]
 8004362:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8004366:	611a      	str	r2, [r3, #16]
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8004368:	d103      	bne.n	8004372 <HAL_MDMA_Init+0x6c>
    -If the request is done by SW : BWM could be set to 1 or 0.
    -If the request is done by a peripheral :
    If mask address not set (0) => BWM must be set to 0
    If mask address set (different than 0) => BWM could be set to 1 or 0
    */
    hmdma->Instance->CTCR |= (MDMA_CTCR_SWRM | MDMA_CTCR_BWM);
 800436a:	691a      	ldr	r2, [r3, #16]
 800436c:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
 8004370:	611a      	str	r2, [r3, #16]
  }

  /* Reset CBNDTR Register */
  hmdma->Instance->CBNDTR = 0;
 8004372:	2200      	movs	r2, #0
 8004374:	615a      	str	r2, [r3, #20]

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 8004376:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004378:	2a00      	cmp	r2, #0
 800437a:	da04      	bge.n	8004386 <HAL_MDMA_Init+0x80>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 800437c:	6958      	ldr	r0, [r3, #20]
    /* Write new CBRUR Register value : source repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.SourceBlockAddressOffset);
 800437e:	4252      	negs	r2, r2
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 8004380:	f440 2080 	orr.w	r0, r0, #262144	; 0x40000
 8004384:	6158      	str	r0, [r3, #20]
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
  }
  else
  {
    /* Write new CBRUR Register value : source repeat block offset */
    hmdma->Instance->CBRUR = (((uint32_t)hmdma->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 8004386:	b292      	uxth	r2, r2
 8004388:	621a      	str	r2, [r3, #32]
  }

  /* If block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(hmdma->Init.DestBlockAddressOffset < 0)
 800438a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800438c:	2a00      	cmp	r2, #0
 800438e:	da25      	bge.n	80043dc <HAL_MDMA_Init+0xd6>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 8004390:	6958      	ldr	r0, [r3, #20]
    /* Write new CBRUR Register value : destination repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.DestBlockAddressOffset);
 8004392:	4252      	negs	r2, r2
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 8004394:	f440 2000 	orr.w	r0, r0, #524288	; 0x80000
 8004398:	6158      	str	r0, [r3, #20]
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 800439a:	6a18      	ldr	r0, [r3, #32]
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 800439c:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
  }

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData, */
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 80043a0:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 80043a4:	621a      	str	r2, [r3, #32]
 80043a6:	f04f 0200 	mov.w	r2, #0
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 80043aa:	d019      	beq.n	80043e0 <HAL_MDMA_Init+0xda>
  {
    /* Set the HW request in CTRB register  */
    hmdma->Instance->CTBR = hmdma->Init.Request & MDMA_CTBR_TSEL;
 80043ac:	b2c9      	uxtb	r1, r1
 80043ae:	6299      	str	r1, [r3, #40]	; 0x28
  {
    hmdma->Instance->CTBR = 0;
  }

  /* Write Link Address Register */
  hmdma->Instance->CLAR =  0;
 80043b0:	625a      	str	r2, [r3, #36]	; 0x24
  return HAL_OK;
 80043b2:	2000      	movs	r0, #0
  hmdma->State = HAL_MDMA_STATE_READY;
 80043b4:	2301      	movs	r3, #1
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 80043b6:	66a2      	str	r2, [r4, #104]	; 0x68
  hmdma->LinkedListNodeCounter  = 0;
 80043b8:	6662      	str	r2, [r4, #100]	; 0x64
  hmdma->State = HAL_MDMA_STATE_READY;
 80043ba:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hmdma->LastLinkedListNodeAddress   = 0;
 80043be:	e9c4 2217 	strd	r2, r2, [r4, #92]	; 0x5c
}
 80043c2:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_MDMA_ABORT)
 80043c4:	f7fe fc0e 	bl	8002be4 <HAL_GetTick>
 80043c8:	1b40      	subs	r0, r0, r5
 80043ca:	2805      	cmp	r0, #5
 80043cc:	d9ad      	bls.n	800432a <HAL_MDMA_Init+0x24>
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 80043ce:	2340      	movs	r3, #64	; 0x40
 80043d0:	66a3      	str	r3, [r4, #104]	; 0x68
      hmdma->State = HAL_MDMA_STATE_ERROR;
 80043d2:	2303      	movs	r3, #3
 80043d4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    return HAL_ERROR;
 80043d8:	2001      	movs	r0, #1
 80043da:	e7f2      	b.n	80043c2 <HAL_MDMA_Init+0xbc>
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 80043dc:	6a18      	ldr	r0, [r3, #32]
 80043de:	e7dd      	b.n	800439c <HAL_MDMA_Init+0x96>
    hmdma->Instance->CTBR = 0;
 80043e0:	629a      	str	r2, [r3, #40]	; 0x28
 80043e2:	e7e5      	b.n	80043b0 <HAL_MDMA_Init+0xaa>

080043e4 <HAL_MDMA_DeInit>:
  if(hmdma == NULL)
 80043e4:	b1d8      	cbz	r0, 800441e <HAL_MDMA_DeInit+0x3a>
  __HAL_MDMA_DISABLE(hmdma);
 80043e6:	6802      	ldr	r2, [r0, #0]
  __HAL_MDMA_CLEAR_FLAG(hmdma,(MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_FLAG_BRT | MDMA_FLAG_BT | MDMA_FLAG_BFTC));
 80043e8:	211f      	movs	r1, #31
  __HAL_MDMA_DISABLE(hmdma);
 80043ea:	68d3      	ldr	r3, [r2, #12]
 80043ec:	f023 0301 	bic.w	r3, r3, #1
 80043f0:	60d3      	str	r3, [r2, #12]
  hmdma->Instance->CCR  = 0;
 80043f2:	2300      	movs	r3, #0
 80043f4:	60d3      	str	r3, [r2, #12]
  hmdma->Instance->CTCR = 0;
 80043f6:	6113      	str	r3, [r2, #16]
  hmdma->Instance->CBNDTR = 0;
 80043f8:	6153      	str	r3, [r2, #20]
  hmdma->Instance->CSAR = 0;
 80043fa:	6193      	str	r3, [r2, #24]
  hmdma->Instance->CDAR = 0;
 80043fc:	61d3      	str	r3, [r2, #28]
  hmdma->Instance->CBRUR = 0;
 80043fe:	6213      	str	r3, [r2, #32]
  hmdma->Instance->CLAR = 0;
 8004400:	6253      	str	r3, [r2, #36]	; 0x24
  hmdma->Instance->CTBR = 0;
 8004402:	6293      	str	r3, [r2, #40]	; 0x28
  hmdma->Instance->CMAR = 0;
 8004404:	6313      	str	r3, [r2, #48]	; 0x30
  hmdma->Instance->CMDR = 0;
 8004406:	6353      	str	r3, [r2, #52]	; 0x34
  __HAL_MDMA_CLEAR_FLAG(hmdma,(MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_FLAG_BRT | MDMA_FLAG_BT | MDMA_FLAG_BFTC));
 8004408:	6051      	str	r1, [r2, #4]
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 800440a:	6683      	str	r3, [r0, #104]	; 0x68
  hmdma->LinkedListNodeCounter  = 0;
 800440c:	6643      	str	r3, [r0, #100]	; 0x64
  hmdma->State = HAL_MDMA_STATE_RESET;
 800440e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(hmdma);
 8004412:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  hmdma->LastLinkedListNodeAddress   = 0;
 8004416:	e9c0 3317 	strd	r3, r3, [r0, #92]	; 0x5c
  return HAL_OK;
 800441a:	4618      	mov	r0, r3
 800441c:	4770      	bx	lr
    return HAL_ERROR;
 800441e:	2001      	movs	r0, #1
}
 8004420:	4770      	bx	lr
	...

08004424 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004424:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004426:	4c10      	ldr	r4, [pc, #64]	; (8004468 <HAL_PWREx_ConfigSupply+0x44>)
 8004428:	68e3      	ldr	r3, [r4, #12]
 800442a:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800442e:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004430:	d105      	bne.n	800443e <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004432:	f003 0307 	and.w	r3, r3, #7
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004436:	1a18      	subs	r0, r3, r0
 8004438:	bf18      	it	ne
 800443a:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 800443c:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800443e:	f023 0307 	bic.w	r3, r3, #7
 8004442:	4318      	orrs	r0, r3
 8004444:	60e0      	str	r0, [r4, #12]
  tickstart = HAL_GetTick ();
 8004446:	f7fe fbcd 	bl	8002be4 <HAL_GetTick>
 800444a:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800444c:	6863      	ldr	r3, [r4, #4]
 800444e:	049b      	lsls	r3, r3, #18
 8004450:	d501      	bpl.n	8004456 <HAL_PWREx_ConfigSupply+0x32>
  return HAL_OK;
 8004452:	2000      	movs	r0, #0
 8004454:	e7f2      	b.n	800443c <HAL_PWREx_ConfigSupply+0x18>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004456:	f7fe fbc5 	bl	8002be4 <HAL_GetTick>
 800445a:	1b40      	subs	r0, r0, r5
 800445c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8004460:	d9f4      	bls.n	800444c <HAL_PWREx_ConfigSupply+0x28>
      return HAL_ERROR;
 8004462:	2001      	movs	r0, #1
 8004464:	e7ea      	b.n	800443c <HAL_PWREx_ConfigSupply+0x18>
 8004466:	bf00      	nop
 8004468:	58024800 	.word	0x58024800

0800446c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800446c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800446e:	4604      	mov	r4, r0
 8004470:	b908      	cbnz	r0, 8004476 <HAL_RCC_OscConfig+0xa>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
      {
        return HAL_ERROR;
 8004472:	2001      	movs	r0, #1
 8004474:	e08e      	b.n	8004594 <HAL_RCC_OscConfig+0x128>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004476:	6803      	ldr	r3, [r0, #0]
 8004478:	07dd      	lsls	r5, r3, #31
 800447a:	d45e      	bmi.n	800453a <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800447c:	6823      	ldr	r3, [r4, #0]
 800447e:	0798      	lsls	r0, r3, #30
 8004480:	f100 80b0 	bmi.w	80045e4 <HAL_RCC_OscConfig+0x178>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004484:	6823      	ldr	r3, [r4, #0]
 8004486:	06da      	lsls	r2, r3, #27
 8004488:	d527      	bpl.n	80044da <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800448a:	4baa      	ldr	r3, [pc, #680]	; (8004734 <HAL_RCC_OscConfig+0x2c8>)
 800448c:	691a      	ldr	r2, [r3, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800448e:	6a99      	ldr	r1, [r3, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004490:	f002 0238 	and.w	r2, r2, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004494:	2a08      	cmp	r2, #8
 8004496:	d007      	beq.n	80044a8 <HAL_RCC_OscConfig+0x3c>
 8004498:	2a18      	cmp	r2, #24
 800449a:	f040 810e 	bne.w	80046ba <HAL_RCC_OscConfig+0x24e>
 800449e:	f001 0203 	and.w	r2, r1, #3
 80044a2:	2a01      	cmp	r2, #1
 80044a4:	f040 8109 	bne.w	80046ba <HAL_RCC_OscConfig+0x24e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	05db      	lsls	r3, r3, #23
 80044ac:	d502      	bpl.n	80044b4 <HAL_RCC_OscConfig+0x48>
 80044ae:	69e3      	ldr	r3, [r4, #28]
 80044b0:	2b80      	cmp	r3, #128	; 0x80
 80044b2:	d1de      	bne.n	8004472 <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80044b4:	f7fe fbae 	bl	8002c14 <HAL_GetREVID>
 80044b8:	f241 0303 	movw	r3, #4099	; 0x1003
 80044bc:	6a21      	ldr	r1, [r4, #32]
 80044be:	4298      	cmp	r0, r3
 80044c0:	4b9c      	ldr	r3, [pc, #624]	; (8004734 <HAL_RCC_OscConfig+0x2c8>)
 80044c2:	f200 80f3 	bhi.w	80046ac <HAL_RCC_OscConfig+0x240>
 80044c6:	685a      	ldr	r2, [r3, #4]
 80044c8:	2920      	cmp	r1, #32
 80044ca:	f022 42f8 	bic.w	r2, r2, #2080374784	; 0x7c000000
 80044ce:	bf0c      	ite	eq
 80044d0:	f042 4280 	orreq.w	r2, r2, #1073741824	; 0x40000000
 80044d4:	ea42 6281 	orrne.w	r2, r2, r1, lsl #26
 80044d8:	605a      	str	r2, [r3, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044da:	6823      	ldr	r3, [r4, #0]
 80044dc:	0719      	lsls	r1, r3, #28
 80044de:	f100 812d 	bmi.w	800473c <HAL_RCC_OscConfig+0x2d0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80044e2:	6823      	ldr	r3, [r4, #0]
 80044e4:	069a      	lsls	r2, r3, #26
 80044e6:	f100 814e 	bmi.w	8004786 <HAL_RCC_OscConfig+0x31a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044ea:	6823      	ldr	r3, [r4, #0]
 80044ec:	075d      	lsls	r5, r3, #29
 80044ee:	d51e      	bpl.n	800452e <HAL_RCC_OscConfig+0xc2>
    PWR->CR1 |= PWR_CR1_DBP;
 80044f0:	4d91      	ldr	r5, [pc, #580]	; (8004738 <HAL_RCC_OscConfig+0x2cc>)
 80044f2:	682b      	ldr	r3, [r5, #0]
 80044f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044f8:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80044fa:	f7fe fb73 	bl	8002be4 <HAL_GetTick>
 80044fe:	4606      	mov	r6, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004500:	682b      	ldr	r3, [r5, #0]
 8004502:	05da      	lsls	r2, r3, #23
 8004504:	f140 8164 	bpl.w	80047d0 <HAL_RCC_OscConfig+0x364>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004508:	68a3      	ldr	r3, [r4, #8]
 800450a:	4d8a      	ldr	r5, [pc, #552]	; (8004734 <HAL_RCC_OscConfig+0x2c8>)
 800450c:	2b01      	cmp	r3, #1
 800450e:	f040 8166 	bne.w	80047de <HAL_RCC_OscConfig+0x372>
 8004512:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8004514:	f043 0301 	orr.w	r3, r3, #1
 8004518:	672b      	str	r3, [r5, #112]	; 0x70
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800451a:	f241 3588 	movw	r5, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800451e:	f7fe fb61 	bl	8002be4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004522:	4e84      	ldr	r6, [pc, #528]	; (8004734 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 8004524:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004526:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8004528:	079b      	lsls	r3, r3, #30
 800452a:	f140 817e 	bpl.w	800482a <HAL_RCC_OscConfig+0x3be>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800452e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004530:	2800      	cmp	r0, #0
 8004532:	f040 8181 	bne.w	8004838 <HAL_RCC_OscConfig+0x3cc>
      }
    }
  }
  return HAL_OK;
 8004536:	2000      	movs	r0, #0
 8004538:	e02c      	b.n	8004594 <HAL_RCC_OscConfig+0x128>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800453a:	4b7e      	ldr	r3, [pc, #504]	; (8004734 <HAL_RCC_OscConfig+0x2c8>)
 800453c:	691a      	ldr	r2, [r3, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800453e:	6a99      	ldr	r1, [r3, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004540:	f002 0238 	and.w	r2, r2, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004544:	2a10      	cmp	r2, #16
 8004546:	d005      	beq.n	8004554 <HAL_RCC_OscConfig+0xe8>
 8004548:	2a18      	cmp	r2, #24
 800454a:	d10a      	bne.n	8004562 <HAL_RCC_OscConfig+0xf6>
 800454c:	f001 0203 	and.w	r2, r1, #3
 8004550:	2a02      	cmp	r2, #2
 8004552:	d106      	bne.n	8004562 <HAL_RCC_OscConfig+0xf6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	0399      	lsls	r1, r3, #14
 8004558:	d590      	bpl.n	800447c <HAL_RCC_OscConfig+0x10>
 800455a:	6863      	ldr	r3, [r4, #4]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d18d      	bne.n	800447c <HAL_RCC_OscConfig+0x10>
 8004560:	e787      	b.n	8004472 <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004562:	6863      	ldr	r3, [r4, #4]
 8004564:	4d73      	ldr	r5, [pc, #460]	; (8004734 <HAL_RCC_OscConfig+0x2c8>)
 8004566:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800456a:	d114      	bne.n	8004596 <HAL_RCC_OscConfig+0x12a>
 800456c:	682b      	ldr	r3, [r5, #0]
 800456e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004572:	602b      	str	r3, [r5, #0]
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004574:	f241 3588 	movw	r5, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8004578:	f7fe fb34 	bl	8002be4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800457c:	4e6d      	ldr	r6, [pc, #436]	; (8004734 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 800457e:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004580:	6833      	ldr	r3, [r6, #0]
 8004582:	039a      	lsls	r2, r3, #14
 8004584:	f53f af7a 	bmi.w	800447c <HAL_RCC_OscConfig+0x10>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004588:	f7fe fb2c 	bl	8002be4 <HAL_GetTick>
 800458c:	1bc0      	subs	r0, r0, r7
 800458e:	42a8      	cmp	r0, r5
 8004590:	d9f6      	bls.n	8004580 <HAL_RCC_OscConfig+0x114>
            return HAL_TIMEOUT;
 8004592:	2003      	movs	r0, #3
}
 8004594:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004596:	b9b3      	cbnz	r3, 80045c6 <HAL_RCC_OscConfig+0x15a>
 8004598:	682b      	ldr	r3, [r5, #0]
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800459a:	f241 3788 	movw	r7, #5000	; 0x1388
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800459e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045a2:	602b      	str	r3, [r5, #0]
 80045a4:	682b      	ldr	r3, [r5, #0]
 80045a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045aa:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80045ac:	f7fe fb1a 	bl	8002be4 <HAL_GetTick>
 80045b0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80045b2:	682b      	ldr	r3, [r5, #0]
 80045b4:	039b      	lsls	r3, r3, #14
 80045b6:	f57f af61 	bpl.w	800447c <HAL_RCC_OscConfig+0x10>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045ba:	f7fe fb13 	bl	8002be4 <HAL_GetTick>
 80045be:	1b80      	subs	r0, r0, r6
 80045c0:	42b8      	cmp	r0, r7
 80045c2:	d9f6      	bls.n	80045b2 <HAL_RCC_OscConfig+0x146>
 80045c4:	e7e5      	b.n	8004592 <HAL_RCC_OscConfig+0x126>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045c6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80045ca:	682b      	ldr	r3, [r5, #0]
 80045cc:	d103      	bne.n	80045d6 <HAL_RCC_OscConfig+0x16a>
 80045ce:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045d2:	602b      	str	r3, [r5, #0]
 80045d4:	e7ca      	b.n	800456c <HAL_RCC_OscConfig+0x100>
 80045d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045da:	602b      	str	r3, [r5, #0]
 80045dc:	682b      	ldr	r3, [r5, #0]
 80045de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045e2:	e7c6      	b.n	8004572 <HAL_RCC_OscConfig+0x106>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80045e4:	4b53      	ldr	r3, [pc, #332]	; (8004734 <HAL_RCC_OscConfig+0x2c8>)
 80045e6:	691a      	ldr	r2, [r3, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80045e8:	6a99      	ldr	r1, [r3, #40]	; 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80045ea:	f012 0238 	ands.w	r2, r2, #56	; 0x38
 80045ee:	d003      	beq.n	80045f8 <HAL_RCC_OscConfig+0x18c>
 80045f0:	2a18      	cmp	r2, #24
 80045f2:	d120      	bne.n	8004636 <HAL_RCC_OscConfig+0x1ca>
 80045f4:	078e      	lsls	r6, r1, #30
 80045f6:	d11e      	bne.n	8004636 <HAL_RCC_OscConfig+0x1ca>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	075d      	lsls	r5, r3, #29
 80045fc:	d503      	bpl.n	8004606 <HAL_RCC_OscConfig+0x19a>
 80045fe:	68e3      	ldr	r3, [r4, #12]
 8004600:	2b00      	cmp	r3, #0
 8004602:	f43f af36 	beq.w	8004472 <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004606:	f7fe fb05 	bl	8002c14 <HAL_GetREVID>
 800460a:	f241 0303 	movw	r3, #4099	; 0x1003
 800460e:	6921      	ldr	r1, [r4, #16]
 8004610:	4298      	cmp	r0, r3
 8004612:	4b48      	ldr	r3, [pc, #288]	; (8004734 <HAL_RCC_OscConfig+0x2c8>)
 8004614:	685a      	ldr	r2, [r3, #4]
 8004616:	d809      	bhi.n	800462c <HAL_RCC_OscConfig+0x1c0>
 8004618:	f422 327c 	bic.w	r2, r2, #258048	; 0x3f000
 800461c:	2940      	cmp	r1, #64	; 0x40
 800461e:	bf0c      	ite	eq
 8004620:	f442 3200 	orreq.w	r2, r2, #131072	; 0x20000
 8004624:	ea42 3201 	orrne.w	r2, r2, r1, lsl #12
 8004628:	605a      	str	r2, [r3, #4]
 800462a:	e72b      	b.n	8004484 <HAL_RCC_OscConfig+0x18>
 800462c:	f022 42fe 	bic.w	r2, r2, #2130706432	; 0x7f000000
 8004630:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8004634:	e7f8      	b.n	8004628 <HAL_RCC_OscConfig+0x1bc>
 8004636:	4d3f      	ldr	r5, [pc, #252]	; (8004734 <HAL_RCC_OscConfig+0x2c8>)
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004638:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800463a:	682b      	ldr	r3, [r5, #0]
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800463c:	b332      	cbz	r2, 800468c <HAL_RCC_OscConfig+0x220>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800463e:	f023 0319 	bic.w	r3, r3, #25
 8004642:	4313      	orrs	r3, r2
 8004644:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004646:	f7fe facd 	bl	8002be4 <HAL_GetTick>
 800464a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800464c:	682b      	ldr	r3, [r5, #0]
 800464e:	0758      	lsls	r0, r3, #29
 8004650:	d511      	bpl.n	8004676 <HAL_RCC_OscConfig+0x20a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004652:	f7fe fadf 	bl	8002c14 <HAL_GetREVID>
 8004656:	f241 0303 	movw	r3, #4099	; 0x1003
 800465a:	6922      	ldr	r2, [r4, #16]
 800465c:	4298      	cmp	r0, r3
 800465e:	686b      	ldr	r3, [r5, #4]
 8004660:	d80f      	bhi.n	8004682 <HAL_RCC_OscConfig+0x216>
 8004662:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8004666:	2a40      	cmp	r2, #64	; 0x40
 8004668:	bf0c      	ite	eq
 800466a:	f443 3300 	orreq.w	r3, r3, #131072	; 0x20000
 800466e:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 8004672:	606b      	str	r3, [r5, #4]
 8004674:	e706      	b.n	8004484 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004676:	f7fe fab5 	bl	8002be4 <HAL_GetTick>
 800467a:	1b80      	subs	r0, r0, r6
 800467c:	2802      	cmp	r0, #2
 800467e:	d9e5      	bls.n	800464c <HAL_RCC_OscConfig+0x1e0>
 8004680:	e787      	b.n	8004592 <HAL_RCC_OscConfig+0x126>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004682:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004686:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800468a:	e7f2      	b.n	8004672 <HAL_RCC_OscConfig+0x206>
        __HAL_RCC_HSI_DISABLE();
 800468c:	f023 0301 	bic.w	r3, r3, #1
 8004690:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004692:	f7fe faa7 	bl	8002be4 <HAL_GetTick>
 8004696:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004698:	682b      	ldr	r3, [r5, #0]
 800469a:	0759      	lsls	r1, r3, #29
 800469c:	f57f aef2 	bpl.w	8004484 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046a0:	f7fe faa0 	bl	8002be4 <HAL_GetTick>
 80046a4:	1b80      	subs	r0, r0, r6
 80046a6:	2802      	cmp	r0, #2
 80046a8:	d9f6      	bls.n	8004698 <HAL_RCC_OscConfig+0x22c>
 80046aa:	e772      	b.n	8004592 <HAL_RCC_OscConfig+0x126>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80046ac:	68da      	ldr	r2, [r3, #12]
 80046ae:	f022 527c 	bic.w	r2, r2, #1056964608	; 0x3f000000
 80046b2:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80046b6:	60da      	str	r2, [r3, #12]
 80046b8:	e70f      	b.n	80044da <HAL_RCC_OscConfig+0x6e>
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80046ba:	69e3      	ldr	r3, [r4, #28]
 80046bc:	4d1d      	ldr	r5, [pc, #116]	; (8004734 <HAL_RCC_OscConfig+0x2c8>)
 80046be:	b343      	cbz	r3, 8004712 <HAL_RCC_OscConfig+0x2a6>
        __HAL_RCC_CSI_ENABLE();
 80046c0:	682b      	ldr	r3, [r5, #0]
 80046c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046c6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80046c8:	f7fe fa8c 	bl	8002be4 <HAL_GetTick>
 80046cc:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80046ce:	682b      	ldr	r3, [r5, #0]
 80046d0:	05df      	lsls	r7, r3, #23
 80046d2:	d511      	bpl.n	80046f8 <HAL_RCC_OscConfig+0x28c>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80046d4:	f7fe fa9e 	bl	8002c14 <HAL_GetREVID>
 80046d8:	f241 0303 	movw	r3, #4099	; 0x1003
 80046dc:	6a22      	ldr	r2, [r4, #32]
 80046de:	4298      	cmp	r0, r3
 80046e0:	d810      	bhi.n	8004704 <HAL_RCC_OscConfig+0x298>
 80046e2:	686b      	ldr	r3, [r5, #4]
 80046e4:	2a20      	cmp	r2, #32
 80046e6:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80046ea:	bf0c      	ite	eq
 80046ec:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 80046f0:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 80046f4:	606b      	str	r3, [r5, #4]
 80046f6:	e6f0      	b.n	80044da <HAL_RCC_OscConfig+0x6e>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80046f8:	f7fe fa74 	bl	8002be4 <HAL_GetTick>
 80046fc:	1b80      	subs	r0, r0, r6
 80046fe:	2802      	cmp	r0, #2
 8004700:	d9e5      	bls.n	80046ce <HAL_RCC_OscConfig+0x262>
 8004702:	e746      	b.n	8004592 <HAL_RCC_OscConfig+0x126>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004704:	68eb      	ldr	r3, [r5, #12]
 8004706:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 800470a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800470e:	60eb      	str	r3, [r5, #12]
 8004710:	e6e3      	b.n	80044da <HAL_RCC_OscConfig+0x6e>
        __HAL_RCC_CSI_DISABLE();
 8004712:	682b      	ldr	r3, [r5, #0]
 8004714:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004718:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800471a:	f7fe fa63 	bl	8002be4 <HAL_GetTick>
 800471e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004720:	682b      	ldr	r3, [r5, #0]
 8004722:	05d8      	lsls	r0, r3, #23
 8004724:	f57f aed9 	bpl.w	80044da <HAL_RCC_OscConfig+0x6e>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8004728:	f7fe fa5c 	bl	8002be4 <HAL_GetTick>
 800472c:	1b80      	subs	r0, r0, r6
 800472e:	2802      	cmp	r0, #2
 8004730:	d9f6      	bls.n	8004720 <HAL_RCC_OscConfig+0x2b4>
 8004732:	e72e      	b.n	8004592 <HAL_RCC_OscConfig+0x126>
 8004734:	58024400 	.word	0x58024400
 8004738:	58024800 	.word	0x58024800
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800473c:	6963      	ldr	r3, [r4, #20]
 800473e:	4d96      	ldr	r5, [pc, #600]	; (8004998 <HAL_RCC_OscConfig+0x52c>)
 8004740:	b183      	cbz	r3, 8004764 <HAL_RCC_OscConfig+0x2f8>
      __HAL_RCC_LSI_ENABLE();
 8004742:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8004744:	f043 0301 	orr.w	r3, r3, #1
 8004748:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 800474a:	f7fe fa4b 	bl	8002be4 <HAL_GetTick>
 800474e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004750:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8004752:	079b      	lsls	r3, r3, #30
 8004754:	f53f aec5 	bmi.w	80044e2 <HAL_RCC_OscConfig+0x76>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004758:	f7fe fa44 	bl	8002be4 <HAL_GetTick>
 800475c:	1b80      	subs	r0, r0, r6
 800475e:	2802      	cmp	r0, #2
 8004760:	d9f6      	bls.n	8004750 <HAL_RCC_OscConfig+0x2e4>
 8004762:	e716      	b.n	8004592 <HAL_RCC_OscConfig+0x126>
      __HAL_RCC_LSI_DISABLE();
 8004764:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8004766:	f023 0301 	bic.w	r3, r3, #1
 800476a:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 800476c:	f7fe fa3a 	bl	8002be4 <HAL_GetTick>
 8004770:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004772:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8004774:	079f      	lsls	r7, r3, #30
 8004776:	f57f aeb4 	bpl.w	80044e2 <HAL_RCC_OscConfig+0x76>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800477a:	f7fe fa33 	bl	8002be4 <HAL_GetTick>
 800477e:	1b80      	subs	r0, r0, r6
 8004780:	2802      	cmp	r0, #2
 8004782:	d9f6      	bls.n	8004772 <HAL_RCC_OscConfig+0x306>
 8004784:	e705      	b.n	8004592 <HAL_RCC_OscConfig+0x126>
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8004786:	69a3      	ldr	r3, [r4, #24]
 8004788:	4d83      	ldr	r5, [pc, #524]	; (8004998 <HAL_RCC_OscConfig+0x52c>)
 800478a:	b183      	cbz	r3, 80047ae <HAL_RCC_OscConfig+0x342>
      __HAL_RCC_HSI48_ENABLE();
 800478c:	682b      	ldr	r3, [r5, #0]
 800478e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004792:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8004794:	f7fe fa26 	bl	8002be4 <HAL_GetTick>
 8004798:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800479a:	682b      	ldr	r3, [r5, #0]
 800479c:	0498      	lsls	r0, r3, #18
 800479e:	f53f aea4 	bmi.w	80044ea <HAL_RCC_OscConfig+0x7e>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80047a2:	f7fe fa1f 	bl	8002be4 <HAL_GetTick>
 80047a6:	1b80      	subs	r0, r0, r6
 80047a8:	2802      	cmp	r0, #2
 80047aa:	d9f6      	bls.n	800479a <HAL_RCC_OscConfig+0x32e>
 80047ac:	e6f1      	b.n	8004592 <HAL_RCC_OscConfig+0x126>
      __HAL_RCC_HSI48_DISABLE();
 80047ae:	682b      	ldr	r3, [r5, #0]
 80047b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80047b4:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80047b6:	f7fe fa15 	bl	8002be4 <HAL_GetTick>
 80047ba:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80047bc:	682b      	ldr	r3, [r5, #0]
 80047be:	0499      	lsls	r1, r3, #18
 80047c0:	f57f ae93 	bpl.w	80044ea <HAL_RCC_OscConfig+0x7e>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80047c4:	f7fe fa0e 	bl	8002be4 <HAL_GetTick>
 80047c8:	1b80      	subs	r0, r0, r6
 80047ca:	2802      	cmp	r0, #2
 80047cc:	d9f6      	bls.n	80047bc <HAL_RCC_OscConfig+0x350>
 80047ce:	e6e0      	b.n	8004592 <HAL_RCC_OscConfig+0x126>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80047d0:	f7fe fa08 	bl	8002be4 <HAL_GetTick>
 80047d4:	1b80      	subs	r0, r0, r6
 80047d6:	2864      	cmp	r0, #100	; 0x64
 80047d8:	f67f ae92 	bls.w	8004500 <HAL_RCC_OscConfig+0x94>
 80047dc:	e6d9      	b.n	8004592 <HAL_RCC_OscConfig+0x126>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047de:	b9b3      	cbnz	r3, 800480e <HAL_RCC_OscConfig+0x3a2>
 80047e0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80047e2:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047e6:	f023 0301 	bic.w	r3, r3, #1
 80047ea:	672b      	str	r3, [r5, #112]	; 0x70
 80047ec:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80047ee:	f023 0304 	bic.w	r3, r3, #4
 80047f2:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 80047f4:	f7fe f9f6 	bl	8002be4 <HAL_GetTick>
 80047f8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80047fa:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80047fc:	0798      	lsls	r0, r3, #30
 80047fe:	f57f ae96 	bpl.w	800452e <HAL_RCC_OscConfig+0xc2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004802:	f7fe f9ef 	bl	8002be4 <HAL_GetTick>
 8004806:	1b80      	subs	r0, r0, r6
 8004808:	42b8      	cmp	r0, r7
 800480a:	d9f6      	bls.n	80047fa <HAL_RCC_OscConfig+0x38e>
 800480c:	e6c1      	b.n	8004592 <HAL_RCC_OscConfig+0x126>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800480e:	2b05      	cmp	r3, #5
 8004810:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8004812:	d103      	bne.n	800481c <HAL_RCC_OscConfig+0x3b0>
 8004814:	f043 0304 	orr.w	r3, r3, #4
 8004818:	672b      	str	r3, [r5, #112]	; 0x70
 800481a:	e67a      	b.n	8004512 <HAL_RCC_OscConfig+0xa6>
 800481c:	f023 0301 	bic.w	r3, r3, #1
 8004820:	672b      	str	r3, [r5, #112]	; 0x70
 8004822:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8004824:	f023 0304 	bic.w	r3, r3, #4
 8004828:	e676      	b.n	8004518 <HAL_RCC_OscConfig+0xac>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800482a:	f7fe f9db 	bl	8002be4 <HAL_GetTick>
 800482e:	1bc0      	subs	r0, r0, r7
 8004830:	42a8      	cmp	r0, r5
 8004832:	f67f ae78 	bls.w	8004526 <HAL_RCC_OscConfig+0xba>
 8004836:	e6ac      	b.n	8004592 <HAL_RCC_OscConfig+0x126>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004838:	4d57      	ldr	r5, [pc, #348]	; (8004998 <HAL_RCC_OscConfig+0x52c>)
 800483a:	692b      	ldr	r3, [r5, #16]
 800483c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004840:	2b18      	cmp	r3, #24
 8004842:	d07a      	beq.n	800493a <HAL_RCC_OscConfig+0x4ce>
        __HAL_RCC_PLL_DISABLE();
 8004844:	682b      	ldr	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004846:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8004848:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800484c:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800484e:	d167      	bne.n	8004920 <HAL_RCC_OscConfig+0x4b4>
        tickstart = HAL_GetTick();
 8004850:	f7fe f9c8 	bl	8002be4 <HAL_GetTick>
 8004854:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004856:	682b      	ldr	r3, [r5, #0]
 8004858:	0199      	lsls	r1, r3, #6
 800485a:	d45b      	bmi.n	8004914 <HAL_RCC_OscConfig+0x4a8>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800485c:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800485e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004860:	f423 737c 	bic.w	r3, r3, #1008	; 0x3f0
 8004864:	f023 0303 	bic.w	r3, r3, #3
 8004868:	4313      	orrs	r3, r2
 800486a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800486c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8004870:	62ab      	str	r3, [r5, #40]	; 0x28
 8004872:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004874:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004876:	3b01      	subs	r3, #1
 8004878:	3a01      	subs	r2, #1
 800487a:	025b      	lsls	r3, r3, #9
 800487c:	0412      	lsls	r2, r2, #16
 800487e:	b29b      	uxth	r3, r3
 8004880:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8004884:	4313      	orrs	r3, r2
 8004886:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004888:	3a01      	subs	r2, #1
 800488a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800488e:	4313      	orrs	r3, r2
 8004890:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004892:	3a01      	subs	r2, #1
 8004894:	0612      	lsls	r2, r2, #24
 8004896:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800489a:	4313      	orrs	r3, r2
 800489c:	632b      	str	r3, [r5, #48]	; 0x30
         __HAL_RCC_PLLFRACN_DISABLE();
 800489e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80048a0:	f023 0301 	bic.w	r3, r3, #1
 80048a4:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80048a6:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80048a8:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80048aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80048ae:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80048b2:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80048b6:	636b      	str	r3, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80048b8:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80048ba:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80048bc:	f023 030c 	bic.w	r3, r3, #12
 80048c0:	4313      	orrs	r3, r2
 80048c2:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80048c4:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80048c6:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80048c8:	f023 0302 	bic.w	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80048cc:	4c32      	ldr	r4, [pc, #200]	; (8004998 <HAL_RCC_OscConfig+0x52c>)
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80048ce:	4313      	orrs	r3, r2
 80048d0:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80048d2:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80048d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048d8:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80048da:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80048dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80048e0:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80048e2:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80048e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048e8:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 80048ea:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80048ec:	f043 0301 	orr.w	r3, r3, #1
 80048f0:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 80048f2:	682b      	ldr	r3, [r5, #0]
 80048f4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80048f8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80048fa:	f7fe f973 	bl	8002be4 <HAL_GetTick>
 80048fe:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004900:	6823      	ldr	r3, [r4, #0]
 8004902:	019a      	lsls	r2, r3, #6
 8004904:	f53f ae17 	bmi.w	8004536 <HAL_RCC_OscConfig+0xca>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004908:	f7fe f96c 	bl	8002be4 <HAL_GetTick>
 800490c:	1b40      	subs	r0, r0, r5
 800490e:	2802      	cmp	r0, #2
 8004910:	d9f6      	bls.n	8004900 <HAL_RCC_OscConfig+0x494>
 8004912:	e63e      	b.n	8004592 <HAL_RCC_OscConfig+0x126>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004914:	f7fe f966 	bl	8002be4 <HAL_GetTick>
 8004918:	1b80      	subs	r0, r0, r6
 800491a:	2802      	cmp	r0, #2
 800491c:	d99b      	bls.n	8004856 <HAL_RCC_OscConfig+0x3ea>
 800491e:	e638      	b.n	8004592 <HAL_RCC_OscConfig+0x126>
        tickstart = HAL_GetTick();
 8004920:	f7fe f960 	bl	8002be4 <HAL_GetTick>
 8004924:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004926:	682b      	ldr	r3, [r5, #0]
 8004928:	019b      	lsls	r3, r3, #6
 800492a:	f57f ae04 	bpl.w	8004536 <HAL_RCC_OscConfig+0xca>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800492e:	f7fe f959 	bl	8002be4 <HAL_GetTick>
 8004932:	1b00      	subs	r0, r0, r4
 8004934:	2802      	cmp	r0, #2
 8004936:	d9f6      	bls.n	8004926 <HAL_RCC_OscConfig+0x4ba>
 8004938:	e62b      	b.n	8004592 <HAL_RCC_OscConfig+0x126>
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800493a:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 800493c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 800493e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004940:	f43f ae28 	beq.w	8004594 <HAL_RCC_OscConfig+0x128>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004944:	f002 0103 	and.w	r1, r2, #3
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004948:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800494a:	4281      	cmp	r1, r0
 800494c:	f47f ad91 	bne.w	8004472 <HAL_RCC_OscConfig+0x6>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004950:	f3c2 1205 	ubfx	r2, r2, #4, #6
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004954:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004956:	428a      	cmp	r2, r1
 8004958:	f47f ad8b 	bne.w	8004472 <HAL_RCC_OscConfig+0x6>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800495c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800495e:	f3c3 0108 	ubfx	r1, r3, #0, #9
 8004962:	3a01      	subs	r2, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004964:	4291      	cmp	r1, r2
 8004966:	f47f ad84 	bne.w	8004472 <HAL_RCC_OscConfig+0x6>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800496a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800496c:	f3c3 2146 	ubfx	r1, r3, #9, #7
 8004970:	3a01      	subs	r2, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004972:	4291      	cmp	r1, r2
 8004974:	f47f ad7d 	bne.w	8004472 <HAL_RCC_OscConfig+0x6>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004978:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800497a:	f3c3 4106 	ubfx	r1, r3, #16, #7
 800497e:	3a01      	subs	r2, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004980:	4291      	cmp	r1, r2
 8004982:	f47f ad76 	bne.w	8004472 <HAL_RCC_OscConfig+0x6>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004986:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8004988:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800498c:	3801      	subs	r0, #1
    return HAL_ERROR;
 800498e:	1a18      	subs	r0, r3, r0
 8004990:	bf18      	it	ne
 8004992:	2001      	movne	r0, #1
 8004994:	e5fe      	b.n	8004594 <HAL_RCC_OscConfig+0x128>
 8004996:	bf00      	nop
 8004998:	58024400 	.word	0x58024400

0800499c <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800499c:	4b46      	ldr	r3, [pc, #280]	; (8004ab8 <HAL_RCC_GetSysClockFreq+0x11c>)
 800499e:	691a      	ldr	r2, [r3, #16]
 80049a0:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80049a4:	2a10      	cmp	r2, #16
{
 80049a6:	b510      	push	{r4, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80049a8:	f000 8084 	beq.w	8004ab4 <HAL_RCC_GetSysClockFreq+0x118>
 80049ac:	2a18      	cmp	r2, #24
 80049ae:	d00c      	beq.n	80049ca <HAL_RCC_GetSysClockFreq+0x2e>
 80049b0:	b10a      	cbz	r2, 80049b6 <HAL_RCC_GetSysClockFreq+0x1a>
      }

    break;

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80049b2:	4842      	ldr	r0, [pc, #264]	; (8004abc <HAL_RCC_GetSysClockFreq+0x120>)
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 80049b4:	bd10      	pop	{r4, pc}
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	4841      	ldr	r0, [pc, #260]	; (8004ac0 <HAL_RCC_GetSysClockFreq+0x124>)
 80049ba:	f012 0f20 	tst.w	r2, #32
 80049be:	d0f9      	beq.n	80049b4 <HAL_RCC_GetSysClockFreq+0x18>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80049c6:	40d8      	lsrs	r0, r3
 80049c8:	e7f4      	b.n	80049b4 <HAL_RCC_GetSysClockFreq+0x18>
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80049ca:	6a99      	ldr	r1, [r3, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80049cc:	6a98      	ldr	r0, [r3, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80049ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80049d0:	f3c0 1005 	ubfx	r0, r0, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80049d4:	6b5c      	ldr	r4, [r3, #52]	; 0x34
    if (pllm != 0U)
 80049d6:	2800      	cmp	r0, #0
 80049d8:	d0ec      	beq.n	80049b4 <HAL_RCC_GetSysClockFreq+0x18>
 80049da:	ee07 0a90 	vmov	s15, r0
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80049de:	f002 0201 	and.w	r2, r2, #1
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80049e2:	f3c4 00cc 	ubfx	r0, r4, #3, #13
 80049e6:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80049ea:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80049ee:	4342      	muls	r2, r0
 80049f0:	ee07 2a90 	vmov	s15, r2
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80049f4:	f001 0203 	and.w	r2, r1, #3
      switch (pllsource)
 80049f8:	2a01      	cmp	r2, #1
 80049fa:	eefa 7ae9 	vcvt.f32.s32	s15, s15, #13
 80049fe:	d002      	beq.n	8004a06 <HAL_RCC_GetSysClockFreq+0x6a>
 8004a00:	d30f      	bcc.n	8004a22 <HAL_RCC_GetSysClockFreq+0x86>
 8004a02:	2a02      	cmp	r2, #2
 8004a04:	d048      	beq.n	8004a98 <HAL_RCC_GetSysClockFreq+0xfc>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004a06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a0c:	ee07 3a10 	vmov	s14, r3
 8004a10:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004a14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a18:	ee77 7a86 	vadd.f32	s15, s15, s12
 8004a1c:	ed9f 6a29 	vldr	s12, [pc, #164]	; 8004ac4 <HAL_RCC_GetSysClockFreq+0x128>
 8004a20:	e037      	b.n	8004a92 <HAL_RCC_GetSysClockFreq+0xf6>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a22:	681a      	ldr	r2, [r3, #0]
 8004a24:	0692      	lsls	r2, r2, #26
 8004a26:	d527      	bpl.n	8004a78 <HAL_RCC_GetSysClockFreq+0xdc>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004a28:	6819      	ldr	r1, [r3, #0]
 8004a2a:	4a25      	ldr	r2, [pc, #148]	; (8004ac0 <HAL_RCC_GetSysClockFreq+0x124>)
 8004a2c:	f3c1 01c1 	ubfx	r1, r1, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004a32:	40ca      	lsrs	r2, r1
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004a34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a38:	ee07 2a10 	vmov	s14, r2
 8004a3c:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 8004a40:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 8004a44:	ee06 3a90 	vmov	s13, r3
 8004a48:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8004a4c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a50:	ee77 7a86 	vadd.f32	s15, s15, s12
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8004a54:	4b18      	ldr	r3, [pc, #96]	; (8004ab8 <HAL_RCC_GetSysClockFreq+0x11c>)
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004a56:	ee67 7a87 	vmul.f32	s15, s15, s14
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8004a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a5c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8004a60:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8004a62:	ee07 3a10 	vmov	s14, r3
 8004a66:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8004a6a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004a6e:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8004a72:	ee17 0a90 	vmov	r0, s15
 8004a76:	e79d      	b.n	80049b4 <HAL_RCC_GetSysClockFreq+0x18>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a7e:	ee07 3a10 	vmov	s14, r3
 8004a82:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004a86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a8a:	ee77 7a86 	vadd.f32	s15, s15, s12
 8004a8e:	ed9f 6a0e 	vldr	s12, [pc, #56]	; 8004ac8 <HAL_RCC_GetSysClockFreq+0x12c>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004a92:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004a96:	e7dd      	b.n	8004a54 <HAL_RCC_GetSysClockFreq+0xb8>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a9e:	ee07 3a10 	vmov	s14, r3
 8004aa2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004aa6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004aaa:	ee77 7a86 	vadd.f32	s15, s15, s12
 8004aae:	ed9f 6a07 	vldr	s12, [pc, #28]	; 8004acc <HAL_RCC_GetSysClockFreq+0x130>
 8004ab2:	e7ee      	b.n	8004a92 <HAL_RCC_GetSysClockFreq+0xf6>
    sysclockfreq = HSE_VALUE;
 8004ab4:	4806      	ldr	r0, [pc, #24]	; (8004ad0 <HAL_RCC_GetSysClockFreq+0x134>)
 8004ab6:	e77d      	b.n	80049b4 <HAL_RCC_GetSysClockFreq+0x18>
 8004ab8:	58024400 	.word	0x58024400
 8004abc:	003d0900 	.word	0x003d0900
 8004ac0:	03d09000 	.word	0x03d09000
 8004ac4:	4a742400 	.word	0x4a742400
 8004ac8:	4c742400 	.word	0x4c742400
 8004acc:	4bbebc20 	.word	0x4bbebc20
 8004ad0:	017d7840 	.word	0x017d7840

08004ad4 <HAL_RCC_ClockConfig>:
{
 8004ad4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ad8:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8004ada:	4604      	mov	r4, r0
 8004adc:	b910      	cbnz	r0, 8004ae4 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8004ade:	2001      	movs	r0, #1
}
 8004ae0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ae4:	4a88      	ldr	r2, [pc, #544]	; (8004d08 <HAL_RCC_ClockConfig+0x234>)
 8004ae6:	6813      	ldr	r3, [r2, #0]
 8004ae8:	f003 030f 	and.w	r3, r3, #15
 8004aec:	428b      	cmp	r3, r1
 8004aee:	f0c0 8093 	bcc.w	8004c18 <HAL_RCC_ClockConfig+0x144>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004af2:	6823      	ldr	r3, [r4, #0]
 8004af4:	075f      	lsls	r7, r3, #29
 8004af6:	f100 809b 	bmi.w	8004c30 <HAL_RCC_ClockConfig+0x15c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004afa:	071e      	lsls	r6, r3, #28
 8004afc:	d50b      	bpl.n	8004b16 <HAL_RCC_ClockConfig+0x42>
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004afe:	4983      	ldr	r1, [pc, #524]	; (8004d0c <HAL_RCC_ClockConfig+0x238>)
 8004b00:	6966      	ldr	r6, [r4, #20]
 8004b02:	69c8      	ldr	r0, [r1, #28]
 8004b04:	f000 0070 	and.w	r0, r0, #112	; 0x70
 8004b08:	4286      	cmp	r6, r0
 8004b0a:	d904      	bls.n	8004b16 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004b0c:	69ca      	ldr	r2, [r1, #28]
 8004b0e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004b12:	4332      	orrs	r2, r6
 8004b14:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b16:	06d8      	lsls	r0, r3, #27
 8004b18:	d50b      	bpl.n	8004b32 <HAL_RCC_ClockConfig+0x5e>
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004b1a:	497c      	ldr	r1, [pc, #496]	; (8004d0c <HAL_RCC_ClockConfig+0x238>)
 8004b1c:	69a6      	ldr	r6, [r4, #24]
 8004b1e:	69c8      	ldr	r0, [r1, #28]
 8004b20:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8004b24:	4286      	cmp	r6, r0
 8004b26:	d904      	bls.n	8004b32 <HAL_RCC_ClockConfig+0x5e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004b28:	69ca      	ldr	r2, [r1, #28]
 8004b2a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004b2e:	4332      	orrs	r2, r6
 8004b30:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004b32:	0699      	lsls	r1, r3, #26
 8004b34:	d50b      	bpl.n	8004b4e <HAL_RCC_ClockConfig+0x7a>
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004b36:	4975      	ldr	r1, [pc, #468]	; (8004d0c <HAL_RCC_ClockConfig+0x238>)
 8004b38:	69e6      	ldr	r6, [r4, #28]
 8004b3a:	6a08      	ldr	r0, [r1, #32]
 8004b3c:	f000 0070 	and.w	r0, r0, #112	; 0x70
 8004b40:	4286      	cmp	r6, r0
 8004b42:	d904      	bls.n	8004b4e <HAL_RCC_ClockConfig+0x7a>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8004b44:	6a0a      	ldr	r2, [r1, #32]
 8004b46:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004b4a:	4332      	orrs	r2, r6
 8004b4c:	620a      	str	r2, [r1, #32]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b4e:	079a      	lsls	r2, r3, #30
 8004b50:	d50b      	bpl.n	8004b6a <HAL_RCC_ClockConfig+0x96>
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004b52:	496e      	ldr	r1, [pc, #440]	; (8004d0c <HAL_RCC_ClockConfig+0x238>)
 8004b54:	68e6      	ldr	r6, [r4, #12]
 8004b56:	6988      	ldr	r0, [r1, #24]
 8004b58:	f000 000f 	and.w	r0, r0, #15
 8004b5c:	4286      	cmp	r6, r0
 8004b5e:	d904      	bls.n	8004b6a <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b60:	698a      	ldr	r2, [r1, #24]
 8004b62:	f022 020f 	bic.w	r2, r2, #15
 8004b66:	4332      	orrs	r2, r6
 8004b68:	618a      	str	r2, [r1, #24]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b6a:	07df      	lsls	r7, r3, #31
 8004b6c:	d46e      	bmi.n	8004c4c <HAL_RCC_ClockConfig+0x178>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b6e:	6823      	ldr	r3, [r4, #0]
 8004b70:	079e      	lsls	r6, r3, #30
 8004b72:	f100 80a1 	bmi.w	8004cb8 <HAL_RCC_ClockConfig+0x1e4>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b76:	4964      	ldr	r1, [pc, #400]	; (8004d08 <HAL_RCC_ClockConfig+0x234>)
 8004b78:	680a      	ldr	r2, [r1, #0]
 8004b7a:	f002 020f 	and.w	r2, r2, #15
 8004b7e:	42aa      	cmp	r2, r5
 8004b80:	f200 80a8 	bhi.w	8004cd4 <HAL_RCC_ClockConfig+0x200>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004b84:	0758      	lsls	r0, r3, #29
 8004b86:	f100 80b1 	bmi.w	8004cec <HAL_RCC_ClockConfig+0x218>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b8a:	0719      	lsls	r1, r3, #28
 8004b8c:	d50b      	bpl.n	8004ba6 <HAL_RCC_ClockConfig+0xd2>
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004b8e:	495f      	ldr	r1, [pc, #380]	; (8004d0c <HAL_RCC_ClockConfig+0x238>)
 8004b90:	6965      	ldr	r5, [r4, #20]
 8004b92:	69c8      	ldr	r0, [r1, #28]
 8004b94:	f000 0070 	and.w	r0, r0, #112	; 0x70
 8004b98:	4285      	cmp	r5, r0
 8004b9a:	d204      	bcs.n	8004ba6 <HAL_RCC_ClockConfig+0xd2>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004b9c:	69ca      	ldr	r2, [r1, #28]
 8004b9e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004ba2:	432a      	orrs	r2, r5
 8004ba4:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ba6:	06da      	lsls	r2, r3, #27
 8004ba8:	d50b      	bpl.n	8004bc2 <HAL_RCC_ClockConfig+0xee>
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004baa:	4958      	ldr	r1, [pc, #352]	; (8004d0c <HAL_RCC_ClockConfig+0x238>)
 8004bac:	69a5      	ldr	r5, [r4, #24]
 8004bae:	69c8      	ldr	r0, [r1, #28]
 8004bb0:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8004bb4:	4285      	cmp	r5, r0
 8004bb6:	d204      	bcs.n	8004bc2 <HAL_RCC_ClockConfig+0xee>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004bb8:	69ca      	ldr	r2, [r1, #28]
 8004bba:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004bbe:	432a      	orrs	r2, r5
 8004bc0:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004bc2:	069b      	lsls	r3, r3, #26
 8004bc4:	d50b      	bpl.n	8004bde <HAL_RCC_ClockConfig+0x10a>
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004bc6:	4a51      	ldr	r2, [pc, #324]	; (8004d0c <HAL_RCC_ClockConfig+0x238>)
 8004bc8:	69e0      	ldr	r0, [r4, #28]
 8004bca:	6a11      	ldr	r1, [r2, #32]
 8004bcc:	f001 0170 	and.w	r1, r1, #112	; 0x70
 8004bd0:	4288      	cmp	r0, r1
 8004bd2:	d204      	bcs.n	8004bde <HAL_RCC_ClockConfig+0x10a>
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8004bd4:	6a13      	ldr	r3, [r2, #32]
 8004bd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bda:	4303      	orrs	r3, r0
 8004bdc:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004bde:	f7ff fedd 	bl	800499c <HAL_RCC_GetSysClockFreq>
 8004be2:	494a      	ldr	r1, [pc, #296]	; (8004d0c <HAL_RCC_ClockConfig+0x238>)
 8004be4:	4a4a      	ldr	r2, [pc, #296]	; (8004d10 <HAL_RCC_ClockConfig+0x23c>)
 8004be6:	698b      	ldr	r3, [r1, #24]
 8004be8:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8004bec:	5cd3      	ldrb	r3, [r2, r3]
 8004bee:	f003 031f 	and.w	r3, r3, #31
 8004bf2:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004bf4:	698b      	ldr	r3, [r1, #24]
 8004bf6:	f003 030f 	and.w	r3, r3, #15
 8004bfa:	5cd3      	ldrb	r3, [r2, r3]
 8004bfc:	4a45      	ldr	r2, [pc, #276]	; (8004d14 <HAL_RCC_ClockConfig+0x240>)
 8004bfe:	f003 031f 	and.w	r3, r3, #31
 8004c02:	fa20 f303 	lsr.w	r3, r0, r3
 8004c06:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8004c08:	4b43      	ldr	r3, [pc, #268]	; (8004d18 <HAL_RCC_ClockConfig+0x244>)
 8004c0a:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick (uwTickPrio);
 8004c0c:	4b43      	ldr	r3, [pc, #268]	; (8004d1c <HAL_RCC_ClockConfig+0x248>)
}
 8004c0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick (uwTickPrio);
 8004c12:	6818      	ldr	r0, [r3, #0]
 8004c14:	f7fd bf88 	b.w	8002b28 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c18:	6813      	ldr	r3, [r2, #0]
 8004c1a:	f023 030f 	bic.w	r3, r3, #15
 8004c1e:	430b      	orrs	r3, r1
 8004c20:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c22:	6813      	ldr	r3, [r2, #0]
 8004c24:	f003 030f 	and.w	r3, r3, #15
 8004c28:	428b      	cmp	r3, r1
 8004c2a:	f47f af58 	bne.w	8004ade <HAL_RCC_ClockConfig+0xa>
 8004c2e:	e760      	b.n	8004af2 <HAL_RCC_ClockConfig+0x1e>
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004c30:	4936      	ldr	r1, [pc, #216]	; (8004d0c <HAL_RCC_ClockConfig+0x238>)
 8004c32:	6926      	ldr	r6, [r4, #16]
 8004c34:	6988      	ldr	r0, [r1, #24]
 8004c36:	f000 0070 	and.w	r0, r0, #112	; 0x70
 8004c3a:	4286      	cmp	r6, r0
 8004c3c:	f67f af5d 	bls.w	8004afa <HAL_RCC_ClockConfig+0x26>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004c40:	698a      	ldr	r2, [r1, #24]
 8004c42:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004c46:	4332      	orrs	r2, r6
 8004c48:	618a      	str	r2, [r1, #24]
 8004c4a:	e756      	b.n	8004afa <HAL_RCC_ClockConfig+0x26>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004c4c:	4b2f      	ldr	r3, [pc, #188]	; (8004d0c <HAL_RCC_ClockConfig+0x238>)
 8004c4e:	68a1      	ldr	r1, [r4, #8]
 8004c50:	699a      	ldr	r2, [r3, #24]
 8004c52:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8004c56:	430a      	orrs	r2, r1
 8004c58:	619a      	str	r2, [r3, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c5a:	6861      	ldr	r1, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004c5c:	681a      	ldr	r2, [r3, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c5e:	2902      	cmp	r1, #2
 8004c60:	d11d      	bne.n	8004c9e <HAL_RCC_ClockConfig+0x1ca>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004c62:	f412 3f00 	tst.w	r2, #131072	; 0x20000
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004c66:	f43f af3a 	beq.w	8004ade <HAL_RCC_ClockConfig+0xa>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004c6a:	691a      	ldr	r2, [r3, #16]
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c6c:	f241 3888 	movw	r8, #5000	; 0x1388
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c70:	4e26      	ldr	r6, [pc, #152]	; (8004d0c <HAL_RCC_ClockConfig+0x238>)
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004c72:	f022 0207 	bic.w	r2, r2, #7
 8004c76:	430a      	orrs	r2, r1
 8004c78:	611a      	str	r2, [r3, #16]
      tickstart = HAL_GetTick();
 8004c7a:	f7fd ffb3 	bl	8002be4 <HAL_GetTick>
 8004c7e:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c80:	6933      	ldr	r3, [r6, #16]
 8004c82:	6862      	ldr	r2, [r4, #4]
 8004c84:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004c88:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8004c8c:	f43f af6f 	beq.w	8004b6e <HAL_RCC_ClockConfig+0x9a>
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c90:	f7fd ffa8 	bl	8002be4 <HAL_GetTick>
 8004c94:	1bc0      	subs	r0, r0, r7
 8004c96:	4540      	cmp	r0, r8
 8004c98:	d9f2      	bls.n	8004c80 <HAL_RCC_ClockConfig+0x1ac>
            return HAL_TIMEOUT;
 8004c9a:	2003      	movs	r0, #3
 8004c9c:	e720      	b.n	8004ae0 <HAL_RCC_ClockConfig+0xc>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c9e:	2903      	cmp	r1, #3
 8004ca0:	d102      	bne.n	8004ca8 <HAL_RCC_ClockConfig+0x1d4>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004ca2:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8004ca6:	e7de      	b.n	8004c66 <HAL_RCC_ClockConfig+0x192>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004ca8:	2901      	cmp	r1, #1
 8004caa:	d102      	bne.n	8004cb2 <HAL_RCC_ClockConfig+0x1de>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004cac:	f412 7f80 	tst.w	r2, #256	; 0x100
 8004cb0:	e7d9      	b.n	8004c66 <HAL_RCC_ClockConfig+0x192>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004cb2:	f012 0f04 	tst.w	r2, #4
 8004cb6:	e7d6      	b.n	8004c66 <HAL_RCC_ClockConfig+0x192>
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004cb8:	4914      	ldr	r1, [pc, #80]	; (8004d0c <HAL_RCC_ClockConfig+0x238>)
 8004cba:	68e6      	ldr	r6, [r4, #12]
 8004cbc:	6988      	ldr	r0, [r1, #24]
 8004cbe:	f000 000f 	and.w	r0, r0, #15
 8004cc2:	4286      	cmp	r6, r0
 8004cc4:	f4bf af57 	bcs.w	8004b76 <HAL_RCC_ClockConfig+0xa2>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004cc8:	698a      	ldr	r2, [r1, #24]
 8004cca:	f022 020f 	bic.w	r2, r2, #15
 8004cce:	4332      	orrs	r2, r6
 8004cd0:	618a      	str	r2, [r1, #24]
 8004cd2:	e750      	b.n	8004b76 <HAL_RCC_ClockConfig+0xa2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cd4:	680a      	ldr	r2, [r1, #0]
 8004cd6:	f022 020f 	bic.w	r2, r2, #15
 8004cda:	432a      	orrs	r2, r5
 8004cdc:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cde:	680a      	ldr	r2, [r1, #0]
 8004ce0:	f002 020f 	and.w	r2, r2, #15
 8004ce4:	42aa      	cmp	r2, r5
 8004ce6:	f47f aefa 	bne.w	8004ade <HAL_RCC_ClockConfig+0xa>
 8004cea:	e74b      	b.n	8004b84 <HAL_RCC_ClockConfig+0xb0>
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004cec:	4907      	ldr	r1, [pc, #28]	; (8004d0c <HAL_RCC_ClockConfig+0x238>)
 8004cee:	6925      	ldr	r5, [r4, #16]
 8004cf0:	6988      	ldr	r0, [r1, #24]
 8004cf2:	f000 0070 	and.w	r0, r0, #112	; 0x70
 8004cf6:	4285      	cmp	r5, r0
 8004cf8:	f4bf af47 	bcs.w	8004b8a <HAL_RCC_ClockConfig+0xb6>
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004cfc:	698a      	ldr	r2, [r1, #24]
 8004cfe:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004d02:	432a      	orrs	r2, r5
 8004d04:	618a      	str	r2, [r1, #24]
 8004d06:	e740      	b.n	8004b8a <HAL_RCC_ClockConfig+0xb6>
 8004d08:	52002000 	.word	0x52002000
 8004d0c:	58024400 	.word	0x58024400
 8004d10:	08007278 	.word	0x08007278
 8004d14:	20000104 	.word	0x20000104
 8004d18:	20000100 	.word	0x20000100
 8004d1c:	2000010c 	.word	0x2000010c

08004d20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d20:	b508      	push	{r3, lr}
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004d22:	f7ff fe3b 	bl	800499c <HAL_RCC_GetSysClockFreq>
 8004d26:	4a0b      	ldr	r2, [pc, #44]	; (8004d54 <HAL_RCC_GetHCLKFreq+0x34>)
 8004d28:	490b      	ldr	r1, [pc, #44]	; (8004d58 <HAL_RCC_GetHCLKFreq+0x38>)
 8004d2a:	6993      	ldr	r3, [r2, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004d2c:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004d2e:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004d32:	f002 020f 	and.w	r2, r2, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004d36:	5ccb      	ldrb	r3, [r1, r3]
 8004d38:	f003 031f 	and.w	r3, r3, #31
 8004d3c:	fa20 f303 	lsr.w	r3, r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004d40:	5c88      	ldrb	r0, [r1, r2]
 8004d42:	4a06      	ldr	r2, [pc, #24]	; (8004d5c <HAL_RCC_GetHCLKFreq+0x3c>)
 8004d44:	f000 001f 	and.w	r0, r0, #31
 8004d48:	fa23 f000 	lsr.w	r0, r3, r0
 8004d4c:	6010      	str	r0, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004d4e:	4a04      	ldr	r2, [pc, #16]	; (8004d60 <HAL_RCC_GetHCLKFreq+0x40>)
 8004d50:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8004d52:	bd08      	pop	{r3, pc}
 8004d54:	58024400 	.word	0x58024400
 8004d58:	08007278 	.word	0x08007278
 8004d5c:	20000104 	.word	0x20000104
 8004d60:	20000100 	.word	0x20000100

08004d64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d64:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004d66:	f7ff ffdb 	bl	8004d20 <HAL_RCC_GetHCLKFreq>
 8004d6a:	4b05      	ldr	r3, [pc, #20]	; (8004d80 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004d6c:	4a05      	ldr	r2, [pc, #20]	; (8004d84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d6e:	69db      	ldr	r3, [r3, #28]
 8004d70:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8004d74:	5cd3      	ldrb	r3, [r2, r3]
 8004d76:	f003 031f 	and.w	r3, r3, #31
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004d7a:	40d8      	lsrs	r0, r3
 8004d7c:	bd08      	pop	{r3, pc}
 8004d7e:	bf00      	nop
 8004d80:	58024400 	.word	0x58024400
 8004d84:	08007278 	.word	0x08007278

08004d88 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004d8a:	4c3a      	ldr	r4, [pc, #232]	; (8004e74 <RCCEx_PLL2_Config+0xec>)
{
 8004d8c:	4606      	mov	r6, r0
 8004d8e:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004d90:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004d92:	f003 0303 	and.w	r3, r3, #3
 8004d96:	2b03      	cmp	r3, #3
 8004d98:	d069      	beq.n	8004e6e <RCCEx_PLL2_Config+0xe6>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004d9a:	6823      	ldr	r3, [r4, #0]
 8004d9c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004da0:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004da2:	f7fd ff1f 	bl	8002be4 <HAL_GetTick>
 8004da6:	4607      	mov	r7, r0

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004da8:	6823      	ldr	r3, [r4, #0]
 8004daa:	011a      	lsls	r2, r3, #4
 8004dac:	d44b      	bmi.n	8004e46 <RCCEx_PLL2_Config+0xbe>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004dae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004db0:	6832      	ldr	r2, [r6, #0]
 8004db2:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8004db6:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8004dba:	62a3      	str	r3, [r4, #40]	; 0x28
 8004dbc:	68b3      	ldr	r3, [r6, #8]
 8004dbe:	68f2      	ldr	r2, [r6, #12]
 8004dc0:	3b01      	subs	r3, #1
 8004dc2:	3a01      	subs	r2, #1
 8004dc4:	025b      	lsls	r3, r3, #9
 8004dc6:	0412      	lsls	r2, r2, #16
 8004dc8:	b29b      	uxth	r3, r3
 8004dca:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	6872      	ldr	r2, [r6, #4]
 8004dd2:	3a01      	subs	r2, #1
 8004dd4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	6932      	ldr	r2, [r6, #16]
 8004ddc:	3a01      	subs	r2, #1
 8004dde:	0612      	lsls	r2, r2, #24
 8004de0:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8004de4:	4313      	orrs	r3, r2
 8004de6:	63a3      	str	r3, [r4, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004de8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004dea:	6972      	ldr	r2, [r6, #20]
 8004dec:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004df0:	4313      	orrs	r3, r2
 8004df2:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004df4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004df6:	69b2      	ldr	r2, [r6, #24]
 8004df8:	f023 0320 	bic.w	r3, r3, #32
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004e00:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004e02:	f023 0310 	bic.w	r3, r3, #16
 8004e06:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004e08:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004e0a:	69f2      	ldr	r2, [r6, #28]
 8004e0c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e10:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004e14:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004e18:	63e3      	str	r3, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004e1a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004e1c:	f043 0310 	orr.w	r3, r3, #16
 8004e20:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004e22:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8004e24:	b9b5      	cbnz	r5, 8004e54 <RCCEx_PLL2_Config+0xcc>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004e26:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004e2a:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004e2c:	4c11      	ldr	r4, [pc, #68]	; (8004e74 <RCCEx_PLL2_Config+0xec>)
 8004e2e:	6823      	ldr	r3, [r4, #0]
 8004e30:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004e34:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e36:	f7fd fed5 	bl	8002be4 <HAL_GetTick>
 8004e3a:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004e3c:	6823      	ldr	r3, [r4, #0]
 8004e3e:	011b      	lsls	r3, r3, #4
 8004e40:	d50f      	bpl.n	8004e62 <RCCEx_PLL2_Config+0xda>
    }

  }


  return status;
 8004e42:	2000      	movs	r0, #0
 8004e44:	e005      	b.n	8004e52 <RCCEx_PLL2_Config+0xca>
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004e46:	f7fd fecd 	bl	8002be4 <HAL_GetTick>
 8004e4a:	1bc0      	subs	r0, r0, r7
 8004e4c:	2802      	cmp	r0, #2
 8004e4e:	d9ab      	bls.n	8004da8 <RCCEx_PLL2_Config+0x20>
        return HAL_TIMEOUT;
 8004e50:	2003      	movs	r0, #3
}
 8004e52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(Divider == DIVIDER_Q_UPDATE)
 8004e54:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004e56:	bf0c      	ite	eq
 8004e58:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004e5c:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 8004e60:	e7e3      	b.n	8004e2a <RCCEx_PLL2_Config+0xa2>
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004e62:	f7fd febf 	bl	8002be4 <HAL_GetTick>
 8004e66:	1b40      	subs	r0, r0, r5
 8004e68:	2802      	cmp	r0, #2
 8004e6a:	d9e7      	bls.n	8004e3c <RCCEx_PLL2_Config+0xb4>
 8004e6c:	e7f0      	b.n	8004e50 <RCCEx_PLL2_Config+0xc8>
    return HAL_ERROR;
 8004e6e:	2001      	movs	r0, #1
 8004e70:	e7ef      	b.n	8004e52 <RCCEx_PLL2_Config+0xca>
 8004e72:	bf00      	nop
 8004e74:	58024400 	.word	0x58024400

08004e78 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004e7a:	4c3a      	ldr	r4, [pc, #232]	; (8004f64 <RCCEx_PLL3_Config+0xec>)
{
 8004e7c:	4606      	mov	r6, r0
 8004e7e:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004e80:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004e82:	f003 0303 	and.w	r3, r3, #3
 8004e86:	2b03      	cmp	r3, #3
 8004e88:	d069      	beq.n	8004f5e <RCCEx_PLL3_Config+0xe6>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004e8a:	6823      	ldr	r3, [r4, #0]
 8004e8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e90:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e92:	f7fd fea7 	bl	8002be4 <HAL_GetTick>
 8004e96:	4607      	mov	r7, r0
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004e98:	6823      	ldr	r3, [r4, #0]
 8004e9a:	009a      	lsls	r2, r3, #2
 8004e9c:	d44b      	bmi.n	8004f36 <RCCEx_PLL3_Config+0xbe>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004e9e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004ea0:	6832      	ldr	r2, [r6, #0]
 8004ea2:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 8004ea6:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8004eaa:	62a3      	str	r3, [r4, #40]	; 0x28
 8004eac:	68b3      	ldr	r3, [r6, #8]
 8004eae:	68f2      	ldr	r2, [r6, #12]
 8004eb0:	3b01      	subs	r3, #1
 8004eb2:	3a01      	subs	r2, #1
 8004eb4:	025b      	lsls	r3, r3, #9
 8004eb6:	0412      	lsls	r2, r2, #16
 8004eb8:	b29b      	uxth	r3, r3
 8004eba:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	6872      	ldr	r2, [r6, #4]
 8004ec2:	3a01      	subs	r2, #1
 8004ec4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	6932      	ldr	r2, [r6, #16]
 8004ecc:	3a01      	subs	r2, #1
 8004ece:	0612      	lsls	r2, r2, #24
 8004ed0:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	6423      	str	r3, [r4, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004ed8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004eda:	6972      	ldr	r2, [r6, #20]
 8004edc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004ee4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004ee6:	69b2      	ldr	r2, [r6, #24]
 8004ee8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004eec:	4313      	orrs	r3, r2
 8004eee:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004ef0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004ef2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ef6:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004ef8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004efa:	69f2      	ldr	r2, [r6, #28]
 8004efc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004f00:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004f04:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004f08:	6463      	str	r3, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004f0a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004f0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f10:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004f12:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8004f14:	b9b5      	cbnz	r5, 8004f44 <RCCEx_PLL3_Config+0xcc>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004f16:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004f1a:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004f1c:	4c11      	ldr	r4, [pc, #68]	; (8004f64 <RCCEx_PLL3_Config+0xec>)
 8004f1e:	6823      	ldr	r3, [r4, #0]
 8004f20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f24:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f26:	f7fd fe5d 	bl	8002be4 <HAL_GetTick>
 8004f2a:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004f2c:	6823      	ldr	r3, [r4, #0]
 8004f2e:	009b      	lsls	r3, r3, #2
 8004f30:	d50f      	bpl.n	8004f52 <RCCEx_PLL3_Config+0xda>
    }

  }


  return status;
 8004f32:	2000      	movs	r0, #0
 8004f34:	e005      	b.n	8004f42 <RCCEx_PLL3_Config+0xca>
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8004f36:	f7fd fe55 	bl	8002be4 <HAL_GetTick>
 8004f3a:	1bc0      	subs	r0, r0, r7
 8004f3c:	2802      	cmp	r0, #2
 8004f3e:	d9ab      	bls.n	8004e98 <RCCEx_PLL3_Config+0x20>
        return HAL_TIMEOUT;
 8004f40:	2003      	movs	r0, #3
}
 8004f42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(Divider == DIVIDER_Q_UPDATE)
 8004f44:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004f46:	bf0c      	ite	eq
 8004f48:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004f4c:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 8004f50:	e7e3      	b.n	8004f1a <RCCEx_PLL3_Config+0xa2>
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8004f52:	f7fd fe47 	bl	8002be4 <HAL_GetTick>
 8004f56:	1b40      	subs	r0, r0, r5
 8004f58:	2802      	cmp	r0, #2
 8004f5a:	d9e7      	bls.n	8004f2c <RCCEx_PLL3_Config+0xb4>
 8004f5c:	e7f0      	b.n	8004f40 <RCCEx_PLL3_Config+0xc8>
    return HAL_ERROR;
 8004f5e:	2001      	movs	r0, #1
 8004f60:	e7ef      	b.n	8004f42 <RCCEx_PLL3_Config+0xca>
 8004f62:	bf00      	nop
 8004f64:	58024400 	.word	0x58024400

08004f68 <HAL_RCCEx_PeriphCLKConfig>:
{
 8004f68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004f6c:	6806      	ldr	r6, [r0, #0]
{
 8004f6e:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004f70:	f016 6600 	ands.w	r6, r6, #134217728	; 0x8000000
 8004f74:	d023      	beq.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x56>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8004f76:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8004f78:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f7c:	d018      	beq.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x48>
 8004f7e:	d802      	bhi.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8004f80:	b183      	cbz	r3, 8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x3c>
      ret = HAL_ERROR;
 8004f82:	2601      	movs	r6, #1
 8004f84:	e01b      	b.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x56>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8004f86:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004f8a:	d023      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8004f8c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004f90:	d1f7      	bne.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004f92:	4a9f      	ldr	r2, [pc, #636]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8004f94:	2600      	movs	r6, #0
 8004f96:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8004f98:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8004f9a:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004f9e:	430b      	orrs	r3, r1
 8004fa0:	6513      	str	r3, [r2, #80]	; 0x50
 8004fa2:	e00c      	b.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x56>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004fa4:	4a9a      	ldr	r2, [pc, #616]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8004fa6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004fa8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004fac:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004fae:	e7f0      	b.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004fb0:	2102      	movs	r1, #2
 8004fb2:	3004      	adds	r0, #4
 8004fb4:	f7ff fee8 	bl	8004d88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004fb8:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8004fba:	2800      	cmp	r0, #0
 8004fbc:	d0e9      	beq.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004fbe:	6823      	ldr	r3, [r4, #0]
 8004fc0:	05dd      	lsls	r5, r3, #23
 8004fc2:	d534      	bpl.n	800502e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    switch(PeriphClkInit->Sai1ClockSelection)
 8004fc4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004fc6:	2b04      	cmp	r3, #4
 8004fc8:	d830      	bhi.n	800502c <HAL_RCCEx_PeriphCLKConfig+0xc4>
 8004fca:	e8df f003 	tbb	[pc, r3]
 8004fce:	0f08      	.short	0x0f08
 8004fd0:	0d29      	.short	0x0d29
 8004fd2:	0d          	.byte	0x0d
 8004fd3:	00          	.byte	0x00
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004fd4:	2102      	movs	r1, #2
 8004fd6:	3024      	adds	r0, #36	; 0x24
 8004fd8:	f7ff ff4e 	bl	8004e78 <RCCEx_PLL3_Config>
 8004fdc:	e7ec      	b.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x50>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004fde:	4a8c      	ldr	r2, [pc, #560]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8004fe0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004fe2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004fe6:	62d3      	str	r3, [r2, #44]	; 0x2c
    switch(PeriphClkInit->Sai1ClockSelection)
 8004fe8:	4635      	mov	r5, r6
 8004fea:	e004      	b.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004fec:	2100      	movs	r1, #0
 8004fee:	1d20      	adds	r0, r4, #4
 8004ff0:	f7ff feca 	bl	8004d88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004ff4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8004ff6:	b9e5      	cbnz	r5, 8005032 <HAL_RCCEx_PeriphCLKConfig+0xca>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004ff8:	4a85      	ldr	r2, [pc, #532]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8004ffa:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8004ffc:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8004ffe:	f023 0307 	bic.w	r3, r3, #7
 8005002:	430b      	orrs	r3, r1
 8005004:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005006:	6823      	ldr	r3, [r4, #0]
 8005008:	0598      	lsls	r0, r3, #22
 800500a:	d521      	bpl.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0xe8>
    switch(PeriphClkInit->Sai23ClockSelection)
 800500c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800500e:	2b80      	cmp	r3, #128	; 0x80
 8005010:	d03b      	beq.n	800508a <HAL_RCCEx_PeriphCLKConfig+0x122>
 8005012:	d810      	bhi.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0xce>
 8005014:	b36b      	cbz	r3, 8005072 <HAL_RCCEx_PeriphCLKConfig+0x10a>
 8005016:	2b40      	cmp	r3, #64	; 0x40
 8005018:	d031      	beq.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x116>
      ret = HAL_ERROR;
 800501a:	2601      	movs	r6, #1
 800501c:	4635      	mov	r5, r6
 800501e:	e017      	b.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005020:	2100      	movs	r1, #0
 8005022:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005026:	f7ff ff27 	bl	8004e78 <RCCEx_PLL3_Config>
 800502a:	e7e3      	b.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      ret = HAL_ERROR;
 800502c:	2601      	movs	r6, #1
 800502e:	4635      	mov	r5, r6
 8005030:	e7e9      	b.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8005032:	462e      	mov	r6, r5
 8005034:	e7e7      	b.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    switch(PeriphClkInit->Sai23ClockSelection)
 8005036:	2bc0      	cmp	r3, #192	; 0xc0
 8005038:	d002      	beq.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 800503a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800503e:	d1ec      	bne.n	800501a <HAL_RCCEx_PeriphCLKConfig+0xb2>
    if(ret == HAL_OK)
 8005040:	bb4d      	cbnz	r5, 8005096 <HAL_RCCEx_PeriphCLKConfig+0x12e>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005042:	4a73      	ldr	r2, [pc, #460]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8005044:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8005046:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8005048:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
 800504c:	430b      	orrs	r3, r1
 800504e:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005050:	6823      	ldr	r3, [r4, #0]
 8005052:	0559      	lsls	r1, r3, #21
 8005054:	d530      	bpl.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x150>
    switch(PeriphClkInit->Sai4AClockSelection)
 8005056:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
 800505a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800505e:	d047      	beq.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x188>
 8005060:	d81b      	bhi.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x132>
 8005062:	2b00      	cmp	r3, #0
 8005064:	d038      	beq.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x170>
 8005066:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800506a:	d03b      	beq.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
      ret = HAL_ERROR;
 800506c:	2601      	movs	r6, #1
 800506e:	4635      	mov	r5, r6
 8005070:	e022      	b.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x150>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005072:	4a67      	ldr	r2, [pc, #412]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8005074:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005076:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800507a:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 800507c:	e7e0      	b.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800507e:	2100      	movs	r1, #0
 8005080:	1d20      	adds	r0, r4, #4
 8005082:	f7ff fe81 	bl	8004d88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005086:	4605      	mov	r5, r0
      break;
 8005088:	e7da      	b.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800508a:	2100      	movs	r1, #0
 800508c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005090:	f7ff fef2 	bl	8004e78 <RCCEx_PLL3_Config>
 8005094:	e7f7      	b.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0x11e>
 8005096:	462e      	mov	r6, r5
 8005098:	e7da      	b.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0xe8>
    switch(PeriphClkInit->Sai4AClockSelection)
 800509a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800509e:	d002      	beq.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
 80050a0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80050a4:	d1e2      	bne.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x104>
    if(ret == HAL_OK)
 80050a6:	bb4d      	cbnz	r5, 80050fc <HAL_RCCEx_PeriphCLKConfig+0x194>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80050a8:	4a59      	ldr	r2, [pc, #356]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80050aa:	f8d4 10a4 	ldr.w	r1, [r4, #164]	; 0xa4
 80050ae:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80050b0:	f423 0360 	bic.w	r3, r3, #14680064	; 0xe00000
 80050b4:	430b      	orrs	r3, r1
 80050b6:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80050b8:	6823      	ldr	r3, [r4, #0]
 80050ba:	051a      	lsls	r2, r3, #20
 80050bc:	d52f      	bpl.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    switch(PeriphClkInit->Sai4BClockSelection)
 80050be:	f8d4 30a8 	ldr.w	r3, [r4, #168]	; 0xa8
 80050c2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80050c6:	d041      	beq.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80050c8:	d81a      	bhi.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x198>
 80050ca:	b39b      	cbz	r3, 8005134 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80050cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80050d0:	d036      	beq.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      ret = HAL_ERROR;
 80050d2:	2601      	movs	r6, #1
 80050d4:	4635      	mov	r5, r6
 80050d6:	e022      	b.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80050d8:	4a4d      	ldr	r2, [pc, #308]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80050da:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80050dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80050e0:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 80050e2:	e7e0      	b.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80050e4:	2100      	movs	r1, #0
 80050e6:	1d20      	adds	r0, r4, #4
 80050e8:	f7ff fe4e 	bl	8004d88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80050ec:	4605      	mov	r5, r0
      break;
 80050ee:	e7da      	b.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80050f0:	2100      	movs	r1, #0
 80050f2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80050f6:	f7ff febf 	bl	8004e78 <RCCEx_PLL3_Config>
 80050fa:	e7f7      	b.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x184>
 80050fc:	462e      	mov	r6, r5
 80050fe:	e7db      	b.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x150>
    switch(PeriphClkInit->Sai4BClockSelection)
 8005100:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005104:	d002      	beq.n	800510c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8005106:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800510a:	d1e2      	bne.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0x16a>
    if(ret == HAL_OK)
 800510c:	bb25      	cbnz	r5, 8005158 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800510e:	4a40      	ldr	r2, [pc, #256]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8005110:	f8d4 10a8 	ldr.w	r1, [r4, #168]	; 0xa8
 8005114:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8005116:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800511a:	430b      	orrs	r3, r1
 800511c:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800511e:	6823      	ldr	r3, [r4, #0]
 8005120:	019b      	lsls	r3, r3, #6
 8005122:	d527      	bpl.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    switch(PeriphClkInit->QspiClockSelection)
 8005124:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005126:	2b10      	cmp	r3, #16
 8005128:	d033      	beq.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800512a:	d817      	bhi.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x1f4>
 800512c:	b1d3      	cbz	r3, 8005164 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
      ret = HAL_ERROR;
 800512e:	2601      	movs	r6, #1
 8005130:	4635      	mov	r5, r6
 8005132:	e01f      	b.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x20c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005134:	4a36      	ldr	r2, [pc, #216]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8005136:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005138:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800513c:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 800513e:	e7e5      	b.n	800510c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005140:	2100      	movs	r1, #0
 8005142:	1d20      	adds	r0, r4, #4
 8005144:	f7ff fe20 	bl	8004d88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005148:	4605      	mov	r5, r0
      break;
 800514a:	e7df      	b.n	800510c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800514c:	2100      	movs	r1, #0
 800514e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005152:	f7ff fe91 	bl	8004e78 <RCCEx_PLL3_Config>
 8005156:	e7f7      	b.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
 8005158:	462e      	mov	r6, r5
 800515a:	e7e0      	b.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    switch(PeriphClkInit->QspiClockSelection)
 800515c:	2b20      	cmp	r3, #32
 800515e:	d01e      	beq.n	800519e <HAL_RCCEx_PeriphCLKConfig+0x236>
 8005160:	2b30      	cmp	r3, #48	; 0x30
 8005162:	d1e4      	bne.n	800512e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
    if(ret == HAL_OK)
 8005164:	bb0d      	cbnz	r5, 80051aa <HAL_RCCEx_PeriphCLKConfig+0x242>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005166:	4a2a      	ldr	r2, [pc, #168]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8005168:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800516a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800516c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8005170:	430b      	orrs	r3, r1
 8005172:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005174:	6823      	ldr	r3, [r4, #0]
 8005176:	04df      	lsls	r7, r3, #19
 8005178:	d527      	bpl.n	80051ca <HAL_RCCEx_PeriphCLKConfig+0x262>
    switch(PeriphClkInit->Spi123ClockSelection)
 800517a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800517c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005180:	d03e      	beq.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8005182:	d814      	bhi.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x246>
 8005184:	b383      	cbz	r3, 80051e8 <HAL_RCCEx_PeriphCLKConfig+0x280>
 8005186:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800518a:	d033      	beq.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      ret = HAL_ERROR;
 800518c:	2601      	movs	r6, #1
 800518e:	4635      	mov	r5, r6
 8005190:	e01b      	b.n	80051ca <HAL_RCCEx_PeriphCLKConfig+0x262>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005192:	4a1f      	ldr	r2, [pc, #124]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8005194:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005196:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800519a:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 800519c:	e7e2      	b.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800519e:	2102      	movs	r1, #2
 80051a0:	1d20      	adds	r0, r4, #4
 80051a2:	f7ff fdf1 	bl	8004d88 <RCCEx_PLL2_Config>
 80051a6:	4605      	mov	r5, r0
      break;
 80051a8:	e7dc      	b.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
 80051aa:	462e      	mov	r6, r5
 80051ac:	e7e2      	b.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    switch(PeriphClkInit->Spi123ClockSelection)
 80051ae:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80051b2:	d002      	beq.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x252>
 80051b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80051b8:	d1e8      	bne.n	800518c <HAL_RCCEx_PeriphCLKConfig+0x224>
    if(ret == HAL_OK)
 80051ba:	bb3d      	cbnz	r5, 800520c <HAL_RCCEx_PeriphCLKConfig+0x2a4>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80051bc:	4a14      	ldr	r2, [pc, #80]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80051be:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80051c0:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80051c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051c6:	430b      	orrs	r3, r1
 80051c8:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80051ca:	6823      	ldr	r3, [r4, #0]
 80051cc:	0498      	lsls	r0, r3, #18
 80051ce:	d532      	bpl.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    switch(PeriphClkInit->Spi45ClockSelection)
 80051d0:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80051d2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80051d6:	d044      	beq.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 80051d8:	d81c      	bhi.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 80051da:	b323      	cbz	r3, 8005226 <HAL_RCCEx_PeriphCLKConfig+0x2be>
 80051dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051e0:	d039      	beq.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
      ret = HAL_ERROR;
 80051e2:	2601      	movs	r6, #1
 80051e4:	4635      	mov	r5, r6
 80051e6:	e026      	b.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051e8:	4a09      	ldr	r2, [pc, #36]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80051ea:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80051ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80051f0:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 80051f2:	e7e2      	b.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x252>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80051f4:	2100      	movs	r1, #0
 80051f6:	1d20      	adds	r0, r4, #4
 80051f8:	f7ff fdc6 	bl	8004d88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80051fc:	4605      	mov	r5, r0
      break;
 80051fe:	e7dc      	b.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x252>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005200:	2100      	movs	r1, #0
 8005202:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005206:	f7ff fe37 	bl	8004e78 <RCCEx_PLL3_Config>
 800520a:	e7f7      	b.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x294>
 800520c:	462e      	mov	r6, r5
 800520e:	e7dc      	b.n	80051ca <HAL_RCCEx_PeriphCLKConfig+0x262>
 8005210:	58024400 	.word	0x58024400
    switch(PeriphClkInit->Spi45ClockSelection)
 8005214:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005218:	d005      	beq.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x2be>
 800521a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800521e:	d002      	beq.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x2be>
 8005220:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005224:	d1dd      	bne.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    if(ret == HAL_OK)
 8005226:	bb15      	cbnz	r5, 800526e <HAL_RCCEx_PeriphCLKConfig+0x306>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005228:	4aa0      	ldr	r2, [pc, #640]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x544>)
 800522a:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800522c:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800522e:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8005232:	430b      	orrs	r3, r1
 8005234:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005236:	6823      	ldr	r3, [r4, #0]
 8005238:	0459      	lsls	r1, r3, #17
 800523a:	d52d      	bpl.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x330>
    switch(PeriphClkInit->Spi6ClockSelection)
 800523c:	f8d4 30ac 	ldr.w	r3, [r4, #172]	; 0xac
 8005240:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005244:	d04b      	beq.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005246:	d814      	bhi.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x30a>
 8005248:	b1e3      	cbz	r3, 8005284 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 800524a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800524e:	d040      	beq.n	80052d2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      ret = HAL_ERROR;
 8005250:	2601      	movs	r6, #1
 8005252:	4635      	mov	r5, r6
 8005254:	e020      	b.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x330>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005256:	2101      	movs	r1, #1
 8005258:	1d20      	adds	r0, r4, #4
 800525a:	f7ff fd95 	bl	8004d88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800525e:	4605      	mov	r5, r0
      break;
 8005260:	e7e1      	b.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x2be>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005262:	2101      	movs	r1, #1
 8005264:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005268:	f7ff fe06 	bl	8004e78 <RCCEx_PLL3_Config>
 800526c:	e7f7      	b.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x2f6>
 800526e:	462e      	mov	r6, r5
 8005270:	e7e1      	b.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    switch(PeriphClkInit->Spi6ClockSelection)
 8005272:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005276:	d005      	beq.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8005278:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800527c:	d002      	beq.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 800527e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005282:	d1e5      	bne.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    if(ret == HAL_OK)
 8005284:	2d00      	cmp	r5, #0
 8005286:	d130      	bne.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x382>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005288:	4a88      	ldr	r2, [pc, #544]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x544>)
 800528a:	f8d4 10ac 	ldr.w	r1, [r4, #172]	; 0xac
 800528e:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8005290:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8005294:	430b      	orrs	r3, r1
 8005296:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005298:	6823      	ldr	r3, [r4, #0]
 800529a:	041a      	lsls	r2, r3, #16
 800529c:	d50f      	bpl.n	80052be <HAL_RCCEx_PeriphCLKConfig+0x356>
    switch(PeriphClkInit->FdcanClockSelection)
 800529e:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80052a0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80052a4:	d023      	beq.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x386>
 80052a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80052aa:	d026      	beq.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x392>
 80052ac:	bb5b      	cbnz	r3, 8005306 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    if(ret == HAL_OK)
 80052ae:	bb6d      	cbnz	r5, 800530c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80052b0:	4a7e      	ldr	r2, [pc, #504]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x544>)
 80052b2:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 80052b4:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80052b6:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80052ba:	430b      	orrs	r3, r1
 80052bc:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80052be:	6823      	ldr	r3, [r4, #0]
 80052c0:	01db      	lsls	r3, r3, #7
 80052c2:	d533      	bpl.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x3c4>
    switch(PeriphClkInit->FmcClockSelection)
 80052c4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80052c6:	2b03      	cmp	r3, #3
 80052c8:	d874      	bhi.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x44c>
 80052ca:	e8df f003 	tbb	[pc, r3]
 80052ce:	2126      	.short	0x2126
 80052d0:	266d      	.short	0x266d
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80052d2:	2101      	movs	r1, #1
 80052d4:	1d20      	adds	r0, r4, #4
 80052d6:	f7ff fd57 	bl	8004d88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80052da:	4605      	mov	r5, r0
      break;
 80052dc:	e7d2      	b.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x31c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80052de:	2101      	movs	r1, #1
 80052e0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80052e4:	f7ff fdc8 	bl	8004e78 <RCCEx_PLL3_Config>
 80052e8:	e7f7      	b.n	80052da <HAL_RCCEx_PeriphCLKConfig+0x372>
 80052ea:	462e      	mov	r6, r5
 80052ec:	e7d4      	b.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x330>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052ee:	4a6f      	ldr	r2, [pc, #444]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x544>)
 80052f0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80052f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80052f6:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 80052f8:	e7d9      	b.n	80052ae <HAL_RCCEx_PeriphCLKConfig+0x346>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80052fa:	2101      	movs	r1, #1
 80052fc:	1d20      	adds	r0, r4, #4
 80052fe:	f7ff fd43 	bl	8004d88 <RCCEx_PLL2_Config>
 8005302:	4605      	mov	r5, r0
      break;
 8005304:	e7d3      	b.n	80052ae <HAL_RCCEx_PeriphCLKConfig+0x346>
      ret = HAL_ERROR;
 8005306:	2601      	movs	r6, #1
 8005308:	4635      	mov	r5, r6
 800530a:	e7d8      	b.n	80052be <HAL_RCCEx_PeriphCLKConfig+0x356>
 800530c:	462e      	mov	r6, r5
 800530e:	e7d6      	b.n	80052be <HAL_RCCEx_PeriphCLKConfig+0x356>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005310:	4a66      	ldr	r2, [pc, #408]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x544>)
 8005312:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005314:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005318:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 800531a:	2d00      	cmp	r5, #0
 800531c:	d14d      	bne.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0x452>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800531e:	4a63      	ldr	r2, [pc, #396]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x544>)
 8005320:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8005322:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8005324:	f023 0303 	bic.w	r3, r3, #3
 8005328:	430b      	orrs	r3, r1
 800532a:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800532c:	6823      	ldr	r3, [r4, #0]
 800532e:	025f      	lsls	r7, r3, #9
 8005330:	d54d      	bpl.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x466>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005332:	4f5f      	ldr	r7, [pc, #380]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800533a:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 800533c:	f7fd fc52 	bl	8002be4 <HAL_GetTick>
 8005340:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	05d8      	lsls	r0, r3, #23
 8005346:	d53a      	bpl.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x456>
    if(ret == HAL_OK)
 8005348:	2d00      	cmp	r5, #0
 800534a:	d161      	bne.n	8005410 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800534c:	4b57      	ldr	r3, [pc, #348]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x544>)
 800534e:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
 8005352:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005354:	4042      	eors	r2, r0
 8005356:	f412 7f40 	tst.w	r2, #768	; 0x300
 800535a:	d00b      	beq.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x40c>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800535c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 800535e:	6f19      	ldr	r1, [r3, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005360:	f422 7240 	bic.w	r2, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8005364:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8005368:	6719      	str	r1, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800536a:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800536c:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8005370:	6719      	str	r1, [r3, #112]	; 0x70
        RCC->BDCR = tmpreg;
 8005372:	671a      	str	r2, [r3, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005374:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8005378:	d036      	beq.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x480>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800537a:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 800537e:	494b      	ldr	r1, [pc, #300]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x544>)
 8005380:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8005384:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8005388:	d13e      	bne.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 800538a:	6908      	ldr	r0, [r1, #16]
 800538c:	4a49      	ldr	r2, [pc, #292]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 800538e:	f420 507c 	bic.w	r0, r0, #16128	; 0x3f00
 8005392:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8005396:	4302      	orrs	r2, r0
 8005398:	610a      	str	r2, [r1, #16]
 800539a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800539e:	4a43      	ldr	r2, [pc, #268]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x544>)
 80053a0:	6f11      	ldr	r1, [r2, #112]	; 0x70
 80053a2:	430b      	orrs	r3, r1
 80053a4:	6713      	str	r3, [r2, #112]	; 0x70
 80053a6:	e012      	b.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x466>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80053a8:	2102      	movs	r1, #2
 80053aa:	1d20      	adds	r0, r4, #4
 80053ac:	f7ff fcec 	bl	8004d88 <RCCEx_PLL2_Config>
 80053b0:	4605      	mov	r5, r0
      break;
 80053b2:	e7b2      	b.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x3b2>
      ret = HAL_ERROR;
 80053b4:	2601      	movs	r6, #1
 80053b6:	4635      	mov	r5, r6
 80053b8:	e7b8      	b.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 80053ba:	462e      	mov	r6, r5
 80053bc:	e7b6      	b.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x3c4>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053be:	f7fd fc11 	bl	8002be4 <HAL_GetTick>
 80053c2:	eba0 0008 	sub.w	r0, r0, r8
 80053c6:	2864      	cmp	r0, #100	; 0x64
 80053c8:	d9bb      	bls.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x3da>
        ret = HAL_TIMEOUT;
 80053ca:	2603      	movs	r6, #3
 80053cc:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80053ce:	6823      	ldr	r3, [r4, #0]
 80053d0:	07da      	lsls	r2, r3, #31
 80053d2:	d52d      	bpl.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
    switch(PeriphClkInit->Usart16ClockSelection)
 80053d4:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 80053d6:	2b10      	cmp	r3, #16
 80053d8:	d03b      	beq.n	8005452 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
 80053da:	d81b      	bhi.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 80053dc:	b303      	cbz	r3, 8005420 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
 80053de:	2b08      	cmp	r3, #8
 80053e0:	d031      	beq.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x4de>
      ret = HAL_ERROR;
 80053e2:	2601      	movs	r6, #1
 80053e4:	4635      	mov	r5, r6
 80053e6:	e023      	b.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
        tickstart = HAL_GetTick();
 80053e8:	f7fd fbfc 	bl	8002be4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80053ec:	4f2f      	ldr	r7, [pc, #188]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x544>)
        tickstart = HAL_GetTick();
 80053ee:	4680      	mov	r8, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053f0:	f241 3988 	movw	r9, #5000	; 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80053f4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80053f6:	0799      	lsls	r1, r3, #30
 80053f8:	d4bf      	bmi.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x412>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053fa:	f7fd fbf3 	bl	8002be4 <HAL_GetTick>
 80053fe:	eba0 0008 	sub.w	r0, r0, r8
 8005402:	4548      	cmp	r0, r9
 8005404:	d9f6      	bls.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8005406:	e7e0      	b.n	80053ca <HAL_RCCEx_PeriphCLKConfig+0x462>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005408:	690a      	ldr	r2, [r1, #16]
 800540a:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 800540e:	e7c3      	b.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0x430>
 8005410:	462e      	mov	r6, r5
 8005412:	e7dc      	b.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x466>
    switch(PeriphClkInit->Usart16ClockSelection)
 8005414:	2b20      	cmp	r3, #32
 8005416:	d003      	beq.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
 8005418:	2b28      	cmp	r3, #40	; 0x28
 800541a:	d001      	beq.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
 800541c:	2b18      	cmp	r3, #24
 800541e:	d1e0      	bne.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x47a>
    if(ret == HAL_OK)
 8005420:	b9ed      	cbnz	r5, 800545e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005422:	4a22      	ldr	r2, [pc, #136]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x544>)
 8005424:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 8005426:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8005428:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 800542c:	430b      	orrs	r3, r1
 800542e:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005430:	6823      	ldr	r3, [r4, #0]
 8005432:	079b      	lsls	r3, r3, #30
 8005434:	d522      	bpl.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x514>
    switch(PeriphClkInit->Usart234578ClockSelection)
 8005436:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8005438:	2b05      	cmp	r3, #5
 800543a:	d831      	bhi.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x538>
 800543c:	e8df f003 	tbb	[pc, r3]
 8005440:	162a1116 	.word	0x162a1116
 8005444:	1616      	.short	0x1616
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005446:	2101      	movs	r1, #1
 8005448:	1d20      	adds	r0, r4, #4
 800544a:	f7ff fc9d 	bl	8004d88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800544e:	4605      	mov	r5, r0
      break;
 8005450:	e7e6      	b.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005452:	2101      	movs	r1, #1
 8005454:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005458:	f7ff fd0e 	bl	8004e78 <RCCEx_PLL3_Config>
 800545c:	e7f7      	b.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800545e:	462e      	mov	r6, r5
 8005460:	e7e6      	b.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005462:	2101      	movs	r1, #1
 8005464:	1d20      	adds	r0, r4, #4
 8005466:	f7ff fc8f 	bl	8004d88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800546a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800546c:	b9dd      	cbnz	r5, 80054a6 <HAL_RCCEx_PeriphCLKConfig+0x53e>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800546e:	4a0f      	ldr	r2, [pc, #60]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x544>)
 8005470:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8005472:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8005474:	f023 0307 	bic.w	r3, r3, #7
 8005478:	430b      	orrs	r3, r1
 800547a:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800547c:	6823      	ldr	r3, [r4, #0]
 800547e:	075f      	lsls	r7, r3, #29
 8005480:	d528      	bpl.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x56c>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8005482:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8005486:	2b05      	cmp	r3, #5
 8005488:	d83a      	bhi.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x598>
 800548a:	e8df f003 	tbb	[pc, r3]
 800548e:	151a      	.short	0x151a
 8005490:	1a1a1a33 	.word	0x1a1a1a33
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005494:	2101      	movs	r1, #1
 8005496:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800549a:	f7ff fced 	bl	8004e78 <RCCEx_PLL3_Config>
 800549e:	e7e4      	b.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x502>
      ret = HAL_ERROR;
 80054a0:	2601      	movs	r6, #1
 80054a2:	4635      	mov	r5, r6
 80054a4:	e7ea      	b.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x514>
 80054a6:	462e      	mov	r6, r5
 80054a8:	e7e8      	b.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x514>
 80054aa:	bf00      	nop
 80054ac:	58024400 	.word	0x58024400
 80054b0:	58024800 	.word	0x58024800
 80054b4:	00ffffcf 	.word	0x00ffffcf
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80054b8:	2101      	movs	r1, #1
 80054ba:	1d20      	adds	r0, r4, #4
 80054bc:	f7ff fc64 	bl	8004d88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80054c0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80054c2:	bb05      	cbnz	r5, 8005506 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80054c4:	4a98      	ldr	r2, [pc, #608]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80054c6:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 80054ca:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80054cc:	f023 0307 	bic.w	r3, r3, #7
 80054d0:	430b      	orrs	r3, r1
 80054d2:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80054d4:	6823      	ldr	r3, [r4, #0]
 80054d6:	0698      	lsls	r0, r3, #26
 80054d8:	d529      	bpl.n	800552e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
    switch(PeriphClkInit->Lptim1ClockSelection)
 80054da:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 80054de:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80054e2:	d03a      	beq.n	800555a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
 80054e4:	d811      	bhi.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80054e6:	b1cb      	cbz	r3, 800551c <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 80054e8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80054ec:	d02f      	beq.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x5e6>
      ret = HAL_ERROR;
 80054ee:	2601      	movs	r6, #1
 80054f0:	4635      	mov	r5, r6
 80054f2:	e01c      	b.n	800552e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80054f4:	2101      	movs	r1, #1
 80054f6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80054fa:	f7ff fcbd 	bl	8004e78 <RCCEx_PLL3_Config>
 80054fe:	e7df      	b.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x558>
      ret = HAL_ERROR;
 8005500:	2601      	movs	r6, #1
 8005502:	4635      	mov	r5, r6
 8005504:	e7e6      	b.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x56c>
 8005506:	462e      	mov	r6, r5
 8005508:	e7e4      	b.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x56c>
    switch(PeriphClkInit->Lptim1ClockSelection)
 800550a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800550e:	d005      	beq.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8005510:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005514:	d002      	beq.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8005516:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800551a:	d1e8      	bne.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x586>
    if(ret == HAL_OK)
 800551c:	bb1d      	cbnz	r5, 8005566 <HAL_RCCEx_PeriphCLKConfig+0x5fe>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800551e:	4a82      	ldr	r2, [pc, #520]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8005520:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8005524:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8005526:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 800552a:	430b      	orrs	r3, r1
 800552c:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800552e:	6823      	ldr	r3, [r4, #0]
 8005530:	0659      	lsls	r1, r3, #25
 8005532:	d52c      	bpl.n	800558e <HAL_RCCEx_PeriphCLKConfig+0x626>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8005534:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8005538:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800553c:	d03f      	beq.n	80055be <HAL_RCCEx_PeriphCLKConfig+0x656>
 800553e:	d814      	bhi.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x602>
 8005540:	b1e3      	cbz	r3, 800557c <HAL_RCCEx_PeriphCLKConfig+0x614>
 8005542:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005546:	d034      	beq.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0x64a>
      ret = HAL_ERROR;
 8005548:	2601      	movs	r6, #1
 800554a:	4635      	mov	r5, r6
 800554c:	e01f      	b.n	800558e <HAL_RCCEx_PeriphCLKConfig+0x626>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800554e:	2100      	movs	r1, #0
 8005550:	1d20      	adds	r0, r4, #4
 8005552:	f7ff fc19 	bl	8004d88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005556:	4605      	mov	r5, r0
      break;
 8005558:	e7e0      	b.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x5b4>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800555a:	2102      	movs	r1, #2
 800555c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005560:	f7ff fc8a 	bl	8004e78 <RCCEx_PLL3_Config>
 8005564:	e7f7      	b.n	8005556 <HAL_RCCEx_PeriphCLKConfig+0x5ee>
 8005566:	462e      	mov	r6, r5
 8005568:	e7e1      	b.n	800552e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
    switch(PeriphClkInit->Lptim2ClockSelection)
 800556a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800556e:	d005      	beq.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x614>
 8005570:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005574:	d002      	beq.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x614>
 8005576:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800557a:	d1e5      	bne.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
    if(ret == HAL_OK)
 800557c:	bb2d      	cbnz	r5, 80055ca <HAL_RCCEx_PeriphCLKConfig+0x662>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800557e:	4a6a      	ldr	r2, [pc, #424]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8005580:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
 8005584:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8005586:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800558a:	430b      	orrs	r3, r1
 800558c:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800558e:	6823      	ldr	r3, [r4, #0]
 8005590:	061a      	lsls	r2, r3, #24
 8005592:	d530      	bpl.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8005594:	f8d4 309c 	ldr.w	r3, [r4, #156]	; 0x9c
 8005598:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800559c:	f000 80a4 	beq.w	80056e8 <HAL_RCCEx_PeriphCLKConfig+0x780>
 80055a0:	d815      	bhi.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0x666>
 80055a2:	b1eb      	cbz	r3, 80055e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80055a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055a8:	f000 8098 	beq.w	80056dc <HAL_RCCEx_PeriphCLKConfig+0x774>
      ret = HAL_ERROR;
 80055ac:	2601      	movs	r6, #1
 80055ae:	4635      	mov	r5, r6
 80055b0:	e021      	b.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80055b2:	2100      	movs	r1, #0
 80055b4:	1d20      	adds	r0, r4, #4
 80055b6:	f7ff fbe7 	bl	8004d88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80055ba:	4605      	mov	r5, r0
      break;
 80055bc:	e7de      	b.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x614>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80055be:	2102      	movs	r1, #2
 80055c0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80055c4:	f7ff fc58 	bl	8004e78 <RCCEx_PLL3_Config>
 80055c8:	e7f7      	b.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x652>
 80055ca:	462e      	mov	r6, r5
 80055cc:	e7df      	b.n	800558e <HAL_RCCEx_PeriphCLKConfig+0x626>
    switch(PeriphClkInit->Lptim345ClockSelection)
 80055ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055d2:	d005      	beq.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80055d4:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80055d8:	d002      	beq.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80055da:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80055de:	d1e5      	bne.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x644>
    if(ret == HAL_OK)
 80055e0:	2d00      	cmp	r5, #0
 80055e2:	f040 8087 	bne.w	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x78c>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80055e6:	4a50      	ldr	r2, [pc, #320]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80055e8:	f8d4 109c 	ldr.w	r1, [r4, #156]	; 0x9c
 80055ec:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80055ee:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80055f2:	430b      	orrs	r3, r1
 80055f4:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80055f6:	6823      	ldr	r3, [r4, #0]
 80055f8:	071b      	lsls	r3, r3, #28
 80055fa:	d514      	bpl.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0x6be>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 80055fc:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8005600:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005604:	d107      	bne.n	8005616 <HAL_RCCEx_PeriphCLKConfig+0x6ae>
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005606:	2102      	movs	r1, #2
 8005608:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800560c:	f7ff fc34 	bl	8004e78 <RCCEx_PLL3_Config>
          status = HAL_ERROR;
 8005610:	2800      	cmp	r0, #0
 8005612:	bf18      	it	ne
 8005614:	2601      	movne	r6, #1
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005616:	4a44      	ldr	r2, [pc, #272]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8005618:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800561c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800561e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005622:	430b      	orrs	r3, r1
 8005624:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005626:	6823      	ldr	r3, [r4, #0]
 8005628:	06df      	lsls	r7, r3, #27
 800562a:	d514      	bpl.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800562c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8005630:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005634:	d107      	bne.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0x6de>
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005636:	2102      	movs	r1, #2
 8005638:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800563c:	f7ff fc1c 	bl	8004e78 <RCCEx_PLL3_Config>
        status = HAL_ERROR;
 8005640:	2800      	cmp	r0, #0
 8005642:	bf18      	it	ne
 8005644:	2601      	movne	r6, #1
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005646:	4a38      	ldr	r2, [pc, #224]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8005648:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 800564c:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800564e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005652:	430b      	orrs	r3, r1
 8005654:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005656:	6823      	ldr	r3, [r4, #0]
 8005658:	0318      	lsls	r0, r3, #12
 800565a:	d517      	bpl.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x724>
    switch(PeriphClkInit->AdcClockSelection)
 800565c:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 8005660:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8005664:	d048      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x790>
 8005666:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800566a:	d005      	beq.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x710>
 800566c:	2900      	cmp	r1, #0
 800566e:	d149      	bne.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0x79c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005670:	1d20      	adds	r0, r4, #4
 8005672:	f7ff fb89 	bl	8004d88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005676:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8005678:	2d00      	cmp	r5, #0
 800567a:	d146      	bne.n	800570a <HAL_RCCEx_PeriphCLKConfig+0x7a2>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800567c:	4a2a      	ldr	r2, [pc, #168]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800567e:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 8005682:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8005684:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8005688:	430b      	orrs	r3, r1
 800568a:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800568c:	6823      	ldr	r3, [r4, #0]
 800568e:	0359      	lsls	r1, r3, #13
 8005690:	d518      	bpl.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
    switch(PeriphClkInit->UsbClockSelection)
 8005692:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8005696:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800569a:	d038      	beq.n	800570e <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 800569c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80056a0:	d007      	beq.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x74a>
 80056a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80056a6:	d139      	bne.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x7b4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056a8:	4a1f      	ldr	r2, [pc, #124]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80056aa:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80056ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80056b0:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 80056b2:	bbb5      	cbnz	r5, 8005722 <HAL_RCCEx_PeriphCLKConfig+0x7ba>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80056b4:	4a1c      	ldr	r2, [pc, #112]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80056b6:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 80056ba:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80056bc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80056c0:	430b      	orrs	r3, r1
 80056c2:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80056c4:	6823      	ldr	r3, [r4, #0]
 80056c6:	03da      	lsls	r2, r3, #15
 80056c8:	d53e      	bpl.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
    switch(PeriphClkInit->SdmmcClockSelection)
 80056ca:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80056cc:	b373      	cbz	r3, 800572c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
 80056ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056d2:	f000 808c 	beq.w	80057ee <HAL_RCCEx_PeriphCLKConfig+0x886>
      ret = HAL_ERROR;
 80056d6:	2601      	movs	r6, #1
 80056d8:	4635      	mov	r5, r6
 80056da:	e035      	b.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80056dc:	2100      	movs	r1, #0
 80056de:	1d20      	adds	r0, r4, #4
 80056e0:	f7ff fb52 	bl	8004d88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80056e4:	4605      	mov	r5, r0
      break;
 80056e6:	e77b      	b.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80056e8:	2102      	movs	r1, #2
 80056ea:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80056ee:	f7ff fbc3 	bl	8004e78 <RCCEx_PLL3_Config>
 80056f2:	e7f7      	b.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x77c>
 80056f4:	462e      	mov	r6, r5
 80056f6:	e77e      	b.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80056f8:	2102      	movs	r1, #2
 80056fa:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80056fe:	f7ff fbbb 	bl	8004e78 <RCCEx_PLL3_Config>
 8005702:	e7b8      	b.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0x70e>
      ret = HAL_ERROR;
 8005704:	2601      	movs	r6, #1
 8005706:	4635      	mov	r5, r6
 8005708:	e7c0      	b.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x724>
 800570a:	462e      	mov	r6, r5
 800570c:	e7be      	b.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x724>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800570e:	2101      	movs	r1, #1
 8005710:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005714:	f7ff fbb0 	bl	8004e78 <RCCEx_PLL3_Config>
 8005718:	4605      	mov	r5, r0
      break;
 800571a:	e7ca      	b.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x74a>
      ret = HAL_ERROR;
 800571c:	2601      	movs	r6, #1
 800571e:	4635      	mov	r5, r6
 8005720:	e7d0      	b.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
 8005722:	462e      	mov	r6, r5
 8005724:	e7ce      	b.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
 8005726:	bf00      	nop
 8005728:	58024400 	.word	0x58024400
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800572c:	4a3c      	ldr	r2, [pc, #240]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0x8b8>)
 800572e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005730:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005734:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8005736:	2d00      	cmp	r5, #0
 8005738:	d15f      	bne.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0x892>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800573a:	4a39      	ldr	r2, [pc, #228]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0x8b8>)
 800573c:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800573e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8005740:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005744:	430b      	orrs	r3, r1
 8005746:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005748:	6823      	ldr	r3, [r4, #0]
 800574a:	009b      	lsls	r3, r3, #2
 800574c:	d507      	bpl.n	800575e <HAL_RCCEx_PeriphCLKConfig+0x7f6>
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800574e:	2102      	movs	r1, #2
 8005750:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005754:	f7ff fb90 	bl	8004e78 <RCCEx_PLL3_Config>
      status=HAL_ERROR;
 8005758:	2800      	cmp	r0, #0
 800575a:	bf18      	it	ne
 800575c:	2601      	movne	r6, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800575e:	6823      	ldr	r3, [r4, #0]
 8005760:	039f      	lsls	r7, r3, #14
 8005762:	d50e      	bpl.n	8005782 <HAL_RCCEx_PeriphCLKConfig+0x81a>
    switch(PeriphClkInit->RngClockSelection)
 8005764:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8005766:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800576a:	d050      	beq.n	800580e <HAL_RCCEx_PeriphCLKConfig+0x8a6>
 800576c:	d847      	bhi.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x896>
 800576e:	2900      	cmp	r1, #0
 8005770:	d14b      	bne.n	800580a <HAL_RCCEx_PeriphCLKConfig+0x8a2>
    if(ret == HAL_OK)
 8005772:	2d00      	cmp	r5, #0
 8005774:	d151      	bne.n	800581a <HAL_RCCEx_PeriphCLKConfig+0x8b2>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005776:	482a      	ldr	r0, [pc, #168]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0x8b8>)
 8005778:	6d42      	ldr	r2, [r0, #84]	; 0x54
 800577a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800577e:	430a      	orrs	r2, r1
 8005780:	6542      	str	r2, [r0, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005782:	02dd      	lsls	r5, r3, #11
 8005784:	d506      	bpl.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0x82c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005786:	4926      	ldr	r1, [pc, #152]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0x8b8>)
 8005788:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800578a:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800578c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005790:	4302      	orrs	r2, r0
 8005792:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005794:	00d8      	lsls	r0, r3, #3
 8005796:	d507      	bpl.n	80057a8 <HAL_RCCEx_PeriphCLKConfig+0x840>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005798:	4921      	ldr	r1, [pc, #132]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0x8b8>)
 800579a:	f8d4 00b4 	ldr.w	r0, [r4, #180]	; 0xb4
 800579e:	690a      	ldr	r2, [r1, #16]
 80057a0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80057a4:	4302      	orrs	r2, r0
 80057a6:	610a      	str	r2, [r1, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80057a8:	0299      	lsls	r1, r3, #10
 80057aa:	d506      	bpl.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x852>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80057ac:	491c      	ldr	r1, [pc, #112]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0x8b8>)
 80057ae:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 80057b0:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80057b2:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80057b6:	4302      	orrs	r2, r0
 80057b8:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80057ba:	005a      	lsls	r2, r3, #1
 80057bc:	d509      	bpl.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80057be:	4a18      	ldr	r2, [pc, #96]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0x8b8>)
 80057c0:	6911      	ldr	r1, [r2, #16]
 80057c2:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 80057c6:	6111      	str	r1, [r2, #16]
 80057c8:	6911      	ldr	r1, [r2, #16]
 80057ca:	f8d4 00b8 	ldr.w	r0, [r4, #184]	; 0xb8
 80057ce:	4301      	orrs	r1, r0
 80057d0:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	da06      	bge.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0x87c>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80057d6:	4a12      	ldr	r2, [pc, #72]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0x8b8>)
 80057d8:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80057da:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80057dc:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80057e0:	430b      	orrs	r3, r1
 80057e2:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 80057e4:	1c30      	adds	r0, r6, #0
 80057e6:	bf18      	it	ne
 80057e8:	2001      	movne	r0, #1
 80057ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80057ee:	2102      	movs	r1, #2
 80057f0:	1d20      	adds	r0, r4, #4
 80057f2:	f7ff fac9 	bl	8004d88 <RCCEx_PLL2_Config>
 80057f6:	4605      	mov	r5, r0
      break;
 80057f8:	e79d      	b.n	8005736 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 80057fa:	462e      	mov	r6, r5
 80057fc:	e7a4      	b.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
    switch(PeriphClkInit->RngClockSelection)
 80057fe:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8005802:	d0b6      	beq.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8005804:	f5b1 7f40 	cmp.w	r1, #768	; 0x300
 8005808:	d0b3      	beq.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x80a>
      ret = HAL_ERROR;
 800580a:	2601      	movs	r6, #1
 800580c:	e7b9      	b.n	8005782 <HAL_RCCEx_PeriphCLKConfig+0x81a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800580e:	4804      	ldr	r0, [pc, #16]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0x8b8>)
 8005810:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8005812:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005816:	62c2      	str	r2, [r0, #44]	; 0x2c
      break;
 8005818:	e7ab      	b.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 800581a:	462e      	mov	r6, r5
 800581c:	e7b1      	b.n	8005782 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 800581e:	bf00      	nop
 8005820:	58024400 	.word	0x58024400

08005824 <HAL_SDRAM_MspInit>:
  UNUSED(hsdram);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */
}
 8005824:	4770      	bx	lr
	...

08005828 <HAL_SDRAM_Init>:
{
 8005828:	b538      	push	{r3, r4, r5, lr}
 800582a:	460d      	mov	r5, r1
  if (hsdram == NULL)
 800582c:	4604      	mov	r4, r0
 800582e:	b1f0      	cbz	r0, 800586e <HAL_SDRAM_Init+0x46>
  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8005830:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8005834:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005838:	b91b      	cbnz	r3, 8005842 <HAL_SDRAM_Init+0x1a>
    hsdram->Lock = HAL_UNLOCKED;
 800583a:	f880 202d 	strb.w	r2, [r0, #45]	; 0x2d
    HAL_SDRAM_MspInit(hsdram);
 800583e:	f7ff fff1 	bl	8005824 <HAL_SDRAM_MspInit>
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005842:	2302      	movs	r3, #2
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8005844:	1d21      	adds	r1, r4, #4
 8005846:	6820      	ldr	r0, [r4, #0]
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005848:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800584c:	f000 f84b 	bl	80058e6 <FMC_SDRAM_Init>
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8005850:	6862      	ldr	r2, [r4, #4]
 8005852:	4629      	mov	r1, r5
 8005854:	6820      	ldr	r0, [r4, #0]
 8005856:	f000 f881 	bl	800595c <FMC_SDRAM_Timing_Init>
  __FMC_ENABLE();
 800585a:	4a06      	ldr	r2, [pc, #24]	; (8005874 <HAL_SDRAM_Init+0x4c>)
  return HAL_OK;
 800585c:	2000      	movs	r0, #0
  __FMC_ENABLE();
 800585e:	6813      	ldr	r3, [r2, #0]
 8005860:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005864:	6013      	str	r3, [r2, #0]
  hsdram->State = HAL_SDRAM_STATE_READY;
 8005866:	2301      	movs	r3, #1
 8005868:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
}
 800586c:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800586e:	2001      	movs	r0, #1
 8005870:	e7fc      	b.n	800586c <HAL_SDRAM_Init+0x44>
 8005872:	bf00      	nop
 8005874:	52004000 	.word	0x52004000

08005878 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8005878:	b570      	push	{r4, r5, r6, lr}
 800587a:	4605      	mov	r5, r0
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 800587c:	f890 002c 	ldrb.w	r0, [r0, #44]	; 0x2c
{
 8005880:	460e      	mov	r6, r1
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8005882:	b2c0      	uxtb	r0, r0
  
  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8005884:	2802      	cmp	r0, #2
 8005886:	d010      	beq.n	80058aa <HAL_SDRAM_SendCommand+0x32>
  {
    return HAL_BUSY;
  }
  else if((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8005888:	f000 04fb 	and.w	r4, r0, #251	; 0xfb
 800588c:	2c01      	cmp	r4, #1
 800588e:	d110      	bne.n	80058b2 <HAL_SDRAM_SendCommand+0x3a>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005890:	2302      	movs	r3, #2

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8005892:	6828      	ldr	r0, [r5, #0]
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005894:	f885 302c 	strb.w	r3, [r5, #44]	; 0x2c
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8005898:	f000 f896 	bl	80059c8 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800589c:	6833      	ldr	r3, [r6, #0]
 800589e:	2b02      	cmp	r3, #2
 80058a0:	d104      	bne.n	80058ac <HAL_SDRAM_SendCommand+0x34>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80058a2:	2305      	movs	r3, #5
 80058a4:	f885 302c 	strb.w	r3, [r5, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 80058a8:	2000      	movs	r0, #0
}
 80058aa:	bd70      	pop	{r4, r5, r6, pc}
      hsdram->State = HAL_SDRAM_STATE_READY;
 80058ac:	f885 402c 	strb.w	r4, [r5, #44]	; 0x2c
 80058b0:	e7fa      	b.n	80058a8 <HAL_SDRAM_SendCommand+0x30>
    return HAL_ERROR;
 80058b2:	2001      	movs	r0, #1
 80058b4:	e7f9      	b.n	80058aa <HAL_SDRAM_SendCommand+0x32>

080058b6 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80058b6:	b538      	push	{r3, r4, r5, lr}
 80058b8:	4604      	mov	r4, r0
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 80058ba:	f890 002c 	ldrb.w	r0, [r0, #44]	; 0x2c
 80058be:	b2c0      	uxtb	r0, r0
 80058c0:	2802      	cmp	r0, #2
 80058c2:	d00d      	beq.n	80058e0 <HAL_SDRAM_ProgramRefreshRate+0x2a>
  {
    return HAL_BUSY;
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 80058c4:	f894 502c 	ldrb.w	r5, [r4, #44]	; 0x2c
 80058c8:	b2ed      	uxtb	r5, r5
 80058ca:	2d01      	cmp	r5, #1
 80058cc:	d109      	bne.n	80058e2 <HAL_SDRAM_ProgramRefreshRate+0x2c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80058ce:	2302      	movs	r3, #2

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 80058d0:	6820      	ldr	r0, [r4, #0]
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80058d2:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 80058d6:	f000 f887 	bl	80059e8 <FMC_SDRAM_ProgramRefreshRate>
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 80058da:	2000      	movs	r0, #0
    hsdram->State = HAL_SDRAM_STATE_READY;
 80058dc:	f884 502c 	strb.w	r5, [r4, #44]	; 0x2c
}
 80058e0:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80058e2:	2001      	movs	r0, #1
 80058e4:	e7fc      	b.n	80058e0 <HAL_SDRAM_ProgramRefreshRate+0x2a>

080058e6 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 80058e6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 80058ea:	680a      	ldr	r2, [r1, #0]
 80058ec:	f8d1 9024 	ldr.w	r9, [r1, #36]	; 0x24
 80058f0:	e9d1 4307 	ldrd	r4, r3, [r1, #28]
 80058f4:	e9d1 5801 	ldrd	r5, r8, [r1, #4]
 80058f8:	e9d1 ec03 	ldrd	lr, ip, [r1, #12]
 80058fc:	e9d1 7605 	ldrd	r7, r6, [r1, #20]
 8005900:	4323      	orrs	r3, r4
 8005902:	b9a2      	cbnz	r2, 800592e <FMC_SDRAM_Init+0x48>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8005904:	ea43 0209 	orr.w	r2, r3, r9
 8005908:	6801      	ldr	r1, [r0, #0]
 800590a:	432a      	orrs	r2, r5
 800590c:	f421 41ff 	bic.w	r1, r1, #32640	; 0x7f80
 8005910:	ea42 0308 	orr.w	r3, r2, r8
 8005914:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8005918:	ea43 030e 	orr.w	r3, r3, lr
 800591c:	ea43 030c 	orr.w	r3, r3, ip
 8005920:	433b      	orrs	r3, r7
 8005922:	4333      	orrs	r3, r6
 8005924:	430b      	orrs	r3, r1
 8005926:	6003      	str	r3, [r0, #0]
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
}
 8005928:	2000      	movs	r0, #0
 800592a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800592e:	6802      	ldr	r2, [r0, #0]
 8005930:	ea43 0309 	orr.w	r3, r3, r9
 8005934:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8005938:	4313      	orrs	r3, r2
 800593a:	6003      	str	r3, [r0, #0]
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800593c:	ea45 0308 	orr.w	r3, r5, r8
 8005940:	6842      	ldr	r2, [r0, #4]
 8005942:	ea43 030e 	orr.w	r3, r3, lr
 8005946:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 800594a:	ea43 030c 	orr.w	r3, r3, ip
 800594e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8005952:	433b      	orrs	r3, r7
 8005954:	4333      	orrs	r3, r6
 8005956:	4313      	orrs	r3, r2
 8005958:	6043      	str	r3, [r0, #4]
 800595a:	e7e5      	b.n	8005928 <FMC_SDRAM_Init+0x42>

0800595c <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800595c:	68cb      	ldr	r3, [r1, #12]
 800595e:	f103 3cff 	add.w	ip, r3, #4294967295
 8005962:	694b      	ldr	r3, [r1, #20]
 8005964:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005966:	3b01      	subs	r3, #1
 8005968:	680f      	ldr	r7, [r1, #0]
 800596a:	684c      	ldr	r4, [r1, #4]
 800596c:	688e      	ldr	r6, [r1, #8]
 800596e:	051b      	lsls	r3, r3, #20
 8005970:	690d      	ldr	r5, [r1, #16]
 8005972:	3c01      	subs	r4, #1
 8005974:	6989      	ldr	r1, [r1, #24]
 8005976:	3e01      	subs	r6, #1
 8005978:	3d01      	subs	r5, #1
 800597a:	3f01      	subs	r7, #1
 800597c:	3901      	subs	r1, #1
 800597e:	0124      	lsls	r4, r4, #4
 8005980:	0236      	lsls	r6, r6, #8
 8005982:	042d      	lsls	r5, r5, #16
 8005984:	0609      	lsls	r1, r1, #24
 8005986:	ea43 330c 	orr.w	r3, r3, ip, lsl #12
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800598a:	b95a      	cbnz	r2, 80059a4 <FMC_SDRAM_Timing_Init+0x48>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800598c:	433b      	orrs	r3, r7
 800598e:	6882      	ldr	r2, [r0, #8]
 8005990:	4323      	orrs	r3, r4
 8005992:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
 8005996:	4333      	orrs	r3, r6
 8005998:	432b      	orrs	r3, r5
 800599a:	430b      	orrs	r3, r1
 800599c:	4313      	orrs	r3, r2
 800599e:	6083      	str	r3, [r0, #8]
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
}
 80059a0:	2000      	movs	r0, #0
 80059a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80059a4:	6882      	ldr	r2, [r0, #8]
 80059a6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80059aa:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
 80059ae:	431a      	orrs	r2, r3
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 80059b0:	ea44 0306 	orr.w	r3, r4, r6
 80059b4:	433b      	orrs	r3, r7
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80059b6:	6082      	str	r2, [r0, #8]
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 80059b8:	68c2      	ldr	r2, [r0, #12]
 80059ba:	432b      	orrs	r3, r5
 80059bc:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
 80059c0:	430b      	orrs	r3, r1
 80059c2:	4313      	orrs	r3, r2
 80059c4:	60c3      	str	r3, [r0, #12]
 80059c6:	e7eb      	b.n	80059a0 <FMC_SDRAM_Timing_Init+0x44>

080059c8 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80059c8:	b510      	push	{r4, lr}
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  SET_BIT(Device->SDCMR, ((Command->CommandMode)                                                 |
 80059ca:	e9d1 3400 	ldrd	r3, r4, [r1]
 80059ce:	6902      	ldr	r2, [r0, #16]
 80059d0:	4323      	orrs	r3, r4
 80059d2:	4313      	orrs	r3, r2
 80059d4:	68ca      	ldr	r2, [r1, #12]
 80059d6:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
 80059da:	688a      	ldr	r2, [r1, #8]
 80059dc:	3a01      	subs	r2, #1
 80059de:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
 80059e2:	6103      	str	r3, [r0, #16]
                          (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos)   |
                          ((Command->ModeRegisterDefinition)   << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
}
 80059e4:	2000      	movs	r0, #0
 80059e6:	bd10      	pop	{r4, pc}

080059e8 <FMC_SDRAM_ProgramRefreshRate>:
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 80059e8:	6943      	ldr	r3, [r0, #20]
 80059ea:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80059ee:	f023 033e 	bic.w	r3, r3, #62	; 0x3e
 80059f2:	ea43 0141 	orr.w	r1, r3, r1, lsl #1
 80059f6:	6141      	str	r1, [r0, #20]

  return HAL_OK;
}
 80059f8:	2000      	movs	r0, #0
 80059fa:	4770      	bx	lr

080059fc <USB_FlushTxFifo>:
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
  uint32_t count = 0U;

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80059fc:	0189      	lsls	r1, r1, #6
 80059fe:	4a07      	ldr	r2, [pc, #28]	; (8005a1c <USB_FlushTxFifo+0x20>)
 8005a00:	f041 0120 	orr.w	r1, r1, #32
 8005a04:	6101      	str	r1, [r0, #16]

  do
  {
    if (++count > 200000U)
 8005a06:	3a01      	subs	r2, #1
 8005a08:	d005      	beq.n	8005a16 <USB_FlushTxFifo+0x1a>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005a0a:	6903      	ldr	r3, [r0, #16]
 8005a0c:	f013 0320 	ands.w	r3, r3, #32
 8005a10:	d1f9      	bne.n	8005a06 <USB_FlushTxFifo+0xa>

  return HAL_OK;
 8005a12:	4618      	mov	r0, r3
 8005a14:	4770      	bx	lr
      return HAL_TIMEOUT;
 8005a16:	2003      	movs	r0, #3
}
 8005a18:	4770      	bx	lr
 8005a1a:	bf00      	nop
 8005a1c:	00030d41 	.word	0x00030d41

08005a20 <USB_FlushRxFifo>:
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0;

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005a20:	2310      	movs	r3, #16
 8005a22:	4a06      	ldr	r2, [pc, #24]	; (8005a3c <USB_FlushRxFifo+0x1c>)
 8005a24:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 8005a26:	3a01      	subs	r2, #1
 8005a28:	d005      	beq.n	8005a36 <USB_FlushRxFifo+0x16>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005a2a:	6903      	ldr	r3, [r0, #16]
 8005a2c:	f013 0310 	ands.w	r3, r3, #16
 8005a30:	d1f9      	bne.n	8005a26 <USB_FlushRxFifo+0x6>

  return HAL_OK;
 8005a32:	4618      	mov	r0, r3
 8005a34:	4770      	bx	lr
      return HAL_TIMEOUT;
 8005a36:	2003      	movs	r0, #3
}
 8005a38:	4770      	bx	lr
 8005a3a:	bf00      	nop
 8005a3c:	00030d41 	.word	0x00030d41

08005a40 <USB_ReadPacket>:
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t *pDest = (uint32_t *)dest;
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8005a40:	3203      	adds	r2, #3

  for (i = 0U; i < count32b; i++)
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005a42:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8005a46:	0892      	lsrs	r2, r2, #2
 8005a48:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  for (i = 0U; i < count32b; i++)
 8005a4c:	4291      	cmp	r1, r2
 8005a4e:	d101      	bne.n	8005a54 <USB_ReadPacket+0x14>
    pDest++;
  }

  return ((void *)pDest);
}
 8005a50:	4608      	mov	r0, r1
 8005a52:	4770      	bx	lr
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005a54:	6803      	ldr	r3, [r0, #0]
 8005a56:	f841 3b04 	str.w	r3, [r1], #4
 8005a5a:	e7f7      	b.n	8005a4c <USB_ReadPacket+0xc>

08005a5c <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005a5c:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 8005a5e:	6980      	ldr	r0, [r0, #24]

  return tmpreg;
}
 8005a60:	4010      	ands	r0, r2
 8005a62:	4770      	bx	lr

08005a64 <USB_GetMode>:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
  return ((USBx->GINTSTS) & 0x1U);
 8005a64:	6940      	ldr	r0, [r0, #20]
}
 8005a66:	f000 0001 	and.w	r0, r0, #1
 8005a6a:	4770      	bx	lr

08005a6c <USB_InitFSLSPClkSel>:
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005a6c:	f8d0 3400 	ldr.w	r3, [r0, #1024]	; 0x400
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;

  if (freq == HCFG_48_MHZ)
 8005a70:	2901      	cmp	r1, #1
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005a72:	f500 6280 	add.w	r2, r0, #1024	; 0x400
 8005a76:	f023 0303 	bic.w	r3, r3, #3
{
 8005a7a:	b510      	push	{r4, lr}
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005a7c:	f8c0 3400 	str.w	r3, [r0, #1024]	; 0x400
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005a80:	f001 0303 	and.w	r3, r1, #3
 8005a84:	f8d0 4400 	ldr.w	r4, [r0, #1024]	; 0x400
 8005a88:	ea43 0304 	orr.w	r3, r3, r4
 8005a8c:	f8c0 3400 	str.w	r3, [r0, #1024]	; 0x400
  if (freq == HCFG_48_MHZ)
 8005a90:	d104      	bne.n	8005a9c <USB_InitFSLSPClkSel+0x30>
  {
    USBx_HOST->HFIR = 48000U;
 8005a92:	f64b 3380 	movw	r3, #48000	; 0xbb80
  }
  else if (freq == HCFG_6_MHZ)
  {
    USBx_HOST->HFIR = 6000U;
 8005a96:	6053      	str	r3, [r2, #4]
  {
    /* ... */
  }

  return HAL_OK;
}
 8005a98:	2000      	movs	r0, #0
 8005a9a:	bd10      	pop	{r4, pc}
  else if (freq == HCFG_6_MHZ)
 8005a9c:	2902      	cmp	r1, #2
 8005a9e:	d1fb      	bne.n	8005a98 <USB_InitFSLSPClkSel+0x2c>
    USBx_HOST->HFIR = 6000U;
 8005aa0:	f241 7370 	movw	r3, #6000	; 0x1770
 8005aa4:	e7f7      	b.n	8005a96 <USB_InitFSLSPClkSel+0x2a>

08005aa6 <USB_HC_ReadInterrupt>:
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005aa6:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8005aaa:	6940      	ldr	r0, [r0, #20]
}
 8005aac:	b280      	uxth	r0, r0
 8005aae:	4770      	bx	lr

08005ab0 <USB_HC_Halt>:
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t hcnum = (uint32_t)hc_num;
  uint32_t count = 0U;
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8005ab0:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8005ab4:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8005ab8:	f501 62a0 	add.w	r2, r1, #1280	; 0x500

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8005abc:	f413 2f80 	tst.w	r3, #262144	; 0x40000
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005ac0:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8005ac4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005ac8:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8005acc:	d11e      	bne.n	8005b0c <USB_HC_Halt+0x5c>

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005ace:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8005ad0:	f413 0f7f 	tst.w	r3, #16711680	; 0xff0000
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005ad4:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005ad8:	d137      	bne.n	8005b4a <USB_HC_Halt+0x9a>
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005ada:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005ade:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005ae2:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8005ae6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005aea:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8005aee:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8005af2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005af6:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
 8005afa:	f240 33e9 	movw	r3, #1001	; 0x3e9
      do
      {
        if (++count > 1000U)
 8005afe:	3b01      	subs	r3, #1
 8005b00:	d002      	beq.n	8005b08 <USB_HC_Halt+0x58>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005b02:	6811      	ldr	r1, [r2, #0]
 8005b04:	2900      	cmp	r1, #0
 8005b06:	dbfa      	blt.n	8005afe <USB_HC_Halt+0x4e>
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
    }
  }

  return HAL_OK;
}
 8005b08:	2000      	movs	r0, #0
 8005b0a:	4770      	bx	lr
    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8005b0c:	f8d0 3410 	ldr.w	r3, [r0, #1040]	; 0x410
 8005b10:	f413 0f7f 	tst.w	r3, #16711680	; 0xff0000
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005b14:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8005b18:	d117      	bne.n	8005b4a <USB_HC_Halt+0x9a>
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005b1a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005b1e:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005b22:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8005b26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005b2a:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8005b2e:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8005b32:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005b36:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
 8005b3a:	f240 33e9 	movw	r3, #1001	; 0x3e9
        if (++count > 1000U)
 8005b3e:	3b01      	subs	r3, #1
 8005b40:	d0e2      	beq.n	8005b08 <USB_HC_Halt+0x58>
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005b42:	6811      	ldr	r1, [r2, #0]
 8005b44:	2900      	cmp	r1, #0
 8005b46:	dbfa      	blt.n	8005b3e <USB_HC_Halt+0x8e>
 8005b48:	e7de      	b.n	8005b08 <USB_HC_Halt+0x58>
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005b4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005b4e:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
 8005b52:	e7d9      	b.n	8005b08 <USB_HC_Halt+0x58>

08005b54 <USB_StopHost>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005b54:	6883      	ldr	r3, [r0, #8]
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8005b56:	2110      	movs	r1, #16
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005b58:	f023 0301 	bic.w	r3, r3, #1
{
 8005b5c:	b510      	push	{r4, lr}
 8005b5e:	4604      	mov	r4, r0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005b60:	6083      	str	r3, [r0, #8]
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8005b62:	f7ff ff4b 	bl	80059fc <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8005b66:	4620      	mov	r0, r4
 8005b68:	f7ff ff5a 	bl	8005a20 <USB_FlushRxFifo>
 8005b6c:	f504 63a0 	add.w	r3, r4, #1280	; 0x500
 8005b70:	f504 60e0 	add.w	r0, r4, #1792	; 0x700
 8005b74:	461a      	mov	r2, r3

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
  {
    value = USBx_HC(i)->HCCHAR;
 8005b76:	6811      	ldr	r1, [r2, #0]
 8005b78:	f021 2180 	bic.w	r1, r1, #2147516416	; 0x80008000
    value |=  USB_OTG_HCCHAR_CHDIS;
    value &= ~USB_OTG_HCCHAR_CHENA;
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005b7c:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
    USBx_HC(i)->HCCHAR = value;
 8005b80:	f842 1b20 	str.w	r1, [r2], #32
  for (i = 0U; i <= 15U; i++)
 8005b84:	4282      	cmp	r2, r0
 8005b86:	d1f6      	bne.n	8005b76 <USB_StopHost+0x22>
  uint32_t count = 0U;
 8005b88:	2000      	movs	r0, #0
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
  {
    value = USBx_HC(i)->HCCHAR;
 8005b8a:	6819      	ldr	r1, [r3, #0]
 8005b8c:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
    value |= USB_OTG_HCCHAR_CHDIS;
    value |= USB_OTG_HCCHAR_CHENA;
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005b90:	f041 4140 	orr.w	r1, r1, #3221225472	; 0xc0000000
    USBx_HC(i)->HCCHAR = value;
 8005b94:	6019      	str	r1, [r3, #0]

    do
    {
      if (++count > 1000U)
 8005b96:	3001      	adds	r0, #1
 8005b98:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8005b9c:	d802      	bhi.n	8005ba4 <USB_StopHost+0x50>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005b9e:	6819      	ldr	r1, [r3, #0]
 8005ba0:	2900      	cmp	r1, #0
 8005ba2:	dbf8      	blt.n	8005b96 <USB_StopHost+0x42>
 8005ba4:	3320      	adds	r3, #32
  for (i = 0U; i <= 15U; i++)
 8005ba6:	429a      	cmp	r2, r3
 8005ba8:	d1ef      	bne.n	8005b8a <USB_StopHost+0x36>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8005baa:	f04f 33ff 	mov.w	r3, #4294967295
  USBx->GINTSTS = 0xFFFFFFFFU;

  (void)USB_EnableGlobalInt(USBx);

  return HAL_OK;
}
 8005bae:	2000      	movs	r0, #0
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8005bb0:	f8c4 3414 	str.w	r3, [r4, #1044]	; 0x414
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005bb4:	6163      	str	r3, [r4, #20]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005bb6:	68a3      	ldr	r3, [r4, #8]
 8005bb8:	f043 0301 	orr.w	r3, r3, #1
 8005bbc:	60a3      	str	r3, [r4, #8]
}
 8005bbe:	bd10      	pop	{r4, pc}

08005bc0 <configura_dimensioni_interfaccia>:
  * @param  None
  * @retval None
  */

void configura_dimensioni_interfaccia(struttura_d_int * d_int, uint32_t x_size, uint32_t y_size)
{
 8005bc0:	b530      	push	{r4, r5, lr}
	/*Variabile che controlla lo spessore del bordo delle figure.*/
  (*d_int).spessore_bordo = 5;

	/*Variabili relative al cerchio centrale.*/
  (*d_int).raggio_cerchio_centrale = (y_size/4);
 8005bc2:	0894      	lsrs	r4, r2, #2
  (*d_int).spessore_bordo = 5;
 8005bc4:	2305      	movs	r3, #5
  (*d_int).raggio_cerchio_centrale = (y_size/4);
 8005bc6:	6044      	str	r4, [r0, #4]
  (*d_int).centro_x_cerchio_centrale = (x_size/2);
 8005bc8:	084c      	lsrs	r4, r1, #1
  (*d_int).spessore_bordo = 5;
 8005bca:	6003      	str	r3, [r0, #0]
  (*d_int).centro_x_cerchio_centrale = (x_size/2);
 8005bcc:	6084      	str	r4, [r0, #8]
  (*d_int).centro_y_cerchio_centrale = (y_size/2);
 8005bce:	0854      	lsrs	r4, r2, #1

	/*Variabili relative all'indicatore del cerchio.*/
  (*d_int).raggio_indicatore_cerchio = 5;
 8005bd0:	e9c0 4303 	strd	r4, r3, [r0, #12]
  (*d_int).angolo = (2*M_PI)/3;
 8005bd4:	a50c      	add	r5, pc, #48	; (adr r5, 8005c08 <configura_dimensioni_interfaccia+0x48>)
 8005bd6:	e9d5 4500 	ldrd	r4, r5, [r5]
 8005bda:	e9c0 4508 	strd	r4, r5, [r0, #32]
  (*d_int).angolo_precedente = (*d_int).angolo;
 8005bde:	e9c0 4506 	strd	r4, r5, [r0, #24]

	/*Variabili relative ai rettangoli laterali.*/
  (*d_int).dim_barra_x = (x_size/8);
  (*d_int).dim_barra_y =  2*(y_size/3);
 8005be2:	2503      	movs	r5, #3
  (*d_int).dim_barra_x = (x_size/8);
 8005be4:	08cc      	lsrs	r4, r1, #3
  (*d_int).dim_barra_y =  2*(y_size/3);
 8005be6:	fbb2 f3f5 	udiv	r3, r2, r5
  (*d_int).pan_barra_destra = ((x_size/3)-(*d_int).dim_barra_x)/2;
 8005bea:	fbb1 f1f5 	udiv	r1, r1, r5
  (*d_int).dim_barra_y =  2*(y_size/3);
 8005bee:	005b      	lsls	r3, r3, #1
  (*d_int).pan_barra_destra = ((x_size/3)-(*d_int).dim_barra_x)/2;
 8005bf0:	1b09      	subs	r1, r1, r4
  (*d_int).dim_barra_x = (x_size/8);
 8005bf2:	6284      	str	r4, [r0, #40]	; 0x28
  (*d_int).pan_barra_alto = (y_size-(*d_int).dim_barra_y)/2;
 8005bf4:	1ad2      	subs	r2, r2, r3
  (*d_int).pan_barra_destra = ((x_size/3)-(*d_int).dim_barra_x)/2;
 8005bf6:	0849      	lsrs	r1, r1, #1
  (*d_int).dim_barra_y =  2*(y_size/3);
 8005bf8:	62c3      	str	r3, [r0, #44]	; 0x2c
  (*d_int).pan_barra_alto = (y_size-(*d_int).dim_barra_y)/2;
 8005bfa:	0852      	lsrs	r2, r2, #1
  (*d_int).pan_barra_destra = ((x_size/3)-(*d_int).dim_barra_x)/2;
 8005bfc:	6301      	str	r1, [r0, #48]	; 0x30
  (*d_int).pan_barra_alto = (y_size-(*d_int).dim_barra_y)/2;
 8005bfe:	6342      	str	r2, [r0, #52]	; 0x34

}
 8005c00:	bd30      	pop	{r4, r5, pc}
 8005c02:	bf00      	nop
 8005c04:	f3af 8000 	nop.w
 8005c08:	382d7365 	.word	0x382d7365
 8005c0c:	4000c152 	.word	0x4000c152

08005c10 <disegna_cerchio_centrale>:


void disegna_cerchio_centrale(uint32_t pos_x, uint32_t pos_y, uint32_t raggio)
{
	UTIL_LCD_DrawCircle(pos_x, pos_y, raggio, COLORE_INTERFACCIA_OK);
 8005c10:	f04f 23ff 	mov.w	r3, #4278255360	; 0xff00ff00
 8005c14:	f000 bb52 	b.w	80062bc <UTIL_LCD_DrawCircle>

08005c18 <aggiorna_indicatore_cerchio>:
}

void aggiorna_indicatore_cerchio(uint32_t pos_x, uint32_t pos_y, double alfa_prec, double alfa, uint32_t raggio_dal_centro, uint32_t raggio_dimensione_indicatore)
{
	//Disegno un pallino bianco al posto del pallino precedente
	UTIL_LCD_FillCircle(pos_x + raggio_dal_centro* cos(alfa_prec), pos_y + raggio_dal_centro *(-sin(alfa_prec)), raggio_dimensione_indicatore, COLORE_SFONDO);
 8005c18:	ee07 0a90 	vmov	s15, r0
{
 8005c1c:	b510      	push	{r4, lr}
 8005c1e:	ed2d 8b0c 	vpush	{d8-d13}
	UTIL_LCD_FillCircle(pos_x + raggio_dal_centro* cos(alfa_prec), pos_y + raggio_dal_centro *(-sin(alfa_prec)), raggio_dimensione_indicatore, COLORE_SFONDO);
 8005c22:	eeb8 8b67 	vcvt.f64.u32	d8, s15
{
 8005c26:	b084      	sub	sp, #16
	UTIL_LCD_FillCircle(pos_x + raggio_dal_centro* cos(alfa_prec), pos_y + raggio_dal_centro *(-sin(alfa_prec)), raggio_dimensione_indicatore, COLORE_SFONDO);
 8005c28:	ee07 2a90 	vmov	s15, r2
{
 8005c2c:	eeb0 bb41 	vmov.f64	d11, d1
 8005c30:	461c      	mov	r4, r3
 8005c32:	9203      	str	r2, [sp, #12]
	UTIL_LCD_FillCircle(pos_x + raggio_dal_centro* cos(alfa_prec), pos_y + raggio_dal_centro *(-sin(alfa_prec)), raggio_dimensione_indicatore, COLORE_SFONDO);
 8005c34:	eeb8 ab67 	vcvt.f64.u32	d10, s15
{
 8005c38:	eeb0 db40 	vmov.f64	d13, d0
 8005c3c:	e9cd 0101 	strd	r0, r1, [sp, #4]
	UTIL_LCD_FillCircle(pos_x + raggio_dal_centro* cos(alfa_prec), pos_y + raggio_dal_centro *(-sin(alfa_prec)), raggio_dimensione_indicatore, COLORE_SFONDO);
 8005c40:	f000 fc96 	bl	8006570 <cos>
 8005c44:	eddd 7a02 	vldr	s15, [sp, #8]
 8005c48:	eeb0 cb40 	vmov.f64	d12, d0
 8005c4c:	eeb8 9b67 	vcvt.f64.u32	d9, s15
 8005c50:	eeb0 0b4d 	vmov.f64	d0, d13
 8005c54:	f000 fcc8 	bl	80065e8 <sin>
 8005c58:	eeb0 7b48 	vmov.f64	d7, d8
 8005c5c:	eeb0 6b49 	vmov.f64	d6, d9
 8005c60:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8005c64:	4622      	mov	r2, r4
 8005c66:	eeaa 7b0c 	vfma.f64	d7, d10, d12
 8005c6a:	eea0 6b4a 	vfms.f64	d6, d0, d10
 8005c6e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8005c72:	ee17 0a90 	vmov	r0, s15
 8005c76:	eefc 6bc6 	vcvt.u32.f64	s13, d6
 8005c7a:	ee16 1a90 	vmov	r1, s13
 8005c7e:	f000 fbdd 	bl	800643c <UTIL_LCD_FillCircle>
	//Ridisegno il cerchio centrale
	disegna_cerchio_centrale(pos_x, pos_y, raggio_dal_centro);
 8005c82:	9801      	ldr	r0, [sp, #4]
 8005c84:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8005c88:	f7ff ffc2 	bl	8005c10 <disegna_cerchio_centrale>
	//Disegno il pallino verde nella nuova posizione
	UTIL_LCD_FillCircle(pos_x + raggio_dal_centro* cos(alfa), pos_y + raggio_dal_centro *(-sin(alfa)), raggio_dimensione_indicatore, COLORE_INTERFACCIA_OK);
 8005c8c:	eeb0 0b4b 	vmov.f64	d0, d11
 8005c90:	f000 fc6e 	bl	8006570 <cos>
 8005c94:	eeb0 cb40 	vmov.f64	d12, d0
 8005c98:	eeb0 0b4b 	vmov.f64	d0, d11
 8005c9c:	f000 fca4 	bl	80065e8 <sin>
 8005ca0:	eea0 9b4a 	vfms.f64	d9, d0, d10
 8005ca4:	f04f 23ff 	mov.w	r3, #4278255360	; 0xff00ff00
 8005ca8:	4622      	mov	r2, r4
 8005caa:	eeaa 8b0c 	vfma.f64	d8, d10, d12
 8005cae:	eefc 7bc9 	vcvt.u32.f64	s15, d9
 8005cb2:	ee17 1a90 	vmov	r1, s15
 8005cb6:	eefc 7bc8 	vcvt.u32.f64	s15, d8
 8005cba:	ee17 0a90 	vmov	r0, s15
}
 8005cbe:	b004      	add	sp, #16
 8005cc0:	ecbd 8b0c 	vpop	{d8-d13}
 8005cc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	UTIL_LCD_FillCircle(pos_x + raggio_dal_centro* cos(alfa), pos_y + raggio_dal_centro *(-sin(alfa)), raggio_dimensione_indicatore, COLORE_INTERFACCIA_OK);
 8005cc8:	f000 bbb8 	b.w	800643c <UTIL_LCD_FillCircle>

08005ccc <disegna_frame_barra_laterale>:

void disegna_frame_barra_laterale(uint32_t pos_x, uint32_t pos_y, uint32_t dim_x, uint32_t dim_y)
{
 8005ccc:	b513      	push	{r0, r1, r4, lr}
	UTIL_LCD_DrawRect(pos_x-1, pos_y-1, dim_x+2, dim_y+2, COLORE_INTERFACCIA_OK);
 8005cce:	f04f 24ff 	mov.w	r4, #4278255360	; 0xff00ff00
 8005cd2:	3302      	adds	r3, #2
 8005cd4:	3202      	adds	r2, #2
 8005cd6:	3901      	subs	r1, #1
 8005cd8:	3801      	subs	r0, #1
 8005cda:	9400      	str	r4, [sp, #0]
 8005cdc:	f000 facc 	bl	8006278 <UTIL_LCD_DrawRect>
	  //UTIL_LCD_FillRect(pos_x, pos_y, dim_x, dim_y, COLORE_INTERFACCIA_OK);
	  //UTIL_LCD_FillRect(pos_x+spessore_bordo, pos_y+spessore_bordo, dim_x-2*spessore_bordo, dim_y-2*spessore_bordo, COLORE_SFONDO);
}
 8005ce0:	b002      	add	sp, #8
 8005ce2:	bd10      	pop	{r4, pc}

08005ce4 <disegna_contenuto_barra_laterale>:

void disegna_contenuto_barra_laterale(uint32_t pos_x, uint32_t pos_y, uint32_t dim_x, uint32_t dim_y, double percentuale)
{
	//TODO: Correggere. verificare per percentuale = 0 e 100
	UTIL_LCD_FillRect(pos_x, pos_y+dim_y*percentuale, dim_x, dim_y*(1.0-percentuale), COLORE_SFONDO);
 8005ce4:	ee07 3a90 	vmov	s15, r3
 8005ce8:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8005cec:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8005cf0:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
{
 8005cf4:	b530      	push	{r4, r5, lr}
 8005cf6:	ed2d 8b02 	vpush	{d8}
	UTIL_LCD_FillRect(pos_x, pos_y+dim_y*percentuale, dim_x, dim_y*(1.0-percentuale), COLORE_SFONDO);
 8005cfa:	ee26 8b00 	vmul.f64	d8, d6, d0
{
 8005cfe:	b085      	sub	sp, #20
 8005d00:	4604      	mov	r4, r0
 8005d02:	4615      	mov	r5, r2
 8005d04:	9103      	str	r1, [sp, #12]
	UTIL_LCD_FillRect(pos_x, pos_y+dim_y*percentuale, dim_x, dim_y*(1.0-percentuale), COLORE_SFONDO);
 8005d06:	ee37 0b40 	vsub.f64	d0, d7, d0
 8005d0a:	ee07 1a90 	vmov	s15, r1
 8005d0e:	9300      	str	r3, [sp, #0]
 8005d10:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005d14:	ee20 0b06 	vmul.f64	d0, d0, d6
 8005d18:	ee37 7b08 	vadd.f64	d7, d7, d8
 8005d1c:	eefc 6bc0 	vcvt.u32.f64	s13, d0
 8005d20:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8005d24:	ee16 3a90 	vmov	r3, s13
 8005d28:	ee17 1a90 	vmov	r1, s15
 8005d2c:	f000 fb58 	bl	80063e0 <UTIL_LCD_FillRect>
	UTIL_LCD_FillRect(pos_x, pos_y, dim_x, dim_y*percentuale, UTIL_LCD_COLOR_YELLOW);
 8005d30:	eefc 7bc8 	vcvt.u32.f64	s15, d8
 8005d34:	f06f 03ff 	mvn.w	r3, #255	; 0xff
 8005d38:	462a      	mov	r2, r5
 8005d3a:	9903      	ldr	r1, [sp, #12]
 8005d3c:	4620      	mov	r0, r4
 8005d3e:	9300      	str	r3, [sp, #0]
 8005d40:	ee17 3a90 	vmov	r3, s15
 8005d44:	f000 fb4c 	bl	80063e0 <UTIL_LCD_FillRect>
}
 8005d48:	b005      	add	sp, #20
 8005d4a:	ecbd 8b02 	vpop	{d8}
 8005d4e:	bd30      	pop	{r4, r5, pc}

08005d50 <configura_pulsante>:
#include <stdint.h>
#include <stdbool.h>

void configura_pulsante(struttura_d_pulsanti *d_pulsanti, uint32_t x_size, uint32_t y_size, uint32_t pos_x, uint32_t pos_y)
{
	(*d_pulsanti).pos_x = pos_x;
 8005d50:	6003      	str	r3, [r0, #0]
	(*d_pulsanti).dim_quadrato_piu_meno = (x_size / 16);
	(*d_pulsanti).dim_riquadro_etichetta_x = (x_size / 8);
	(*d_pulsanti).dim_riquadro_etichetta_y = ((*d_pulsanti).dim_quadrato_piu_meno);

	(*d_pulsanti).dim_simbolo_piu_meno_x = ((*d_pulsanti).dim_quadrato_piu_meno / 6);
	(*d_pulsanti).dim_simbolo_piu_meno_y = ((*d_pulsanti).dim_quadrato_piu_meno / 1.5);
 8005d52:	eeb7 5b08 	vmov.f64	d5, #120	; 0x3fc00000  1.5
	(*d_pulsanti).pos_y = pos_y;
 8005d56:	9b00      	ldr	r3, [sp, #0]
	(*d_pulsanti).dim_riquadro_etichetta_x = (x_size / 8);
 8005d58:	08ca      	lsrs	r2, r1, #3
	(*d_pulsanti).pos_y = pos_y;
 8005d5a:	6043      	str	r3, [r0, #4]
	(*d_pulsanti).dim_quadrato_piu_meno = (x_size / 16);
 8005d5c:	090b      	lsrs	r3, r1, #4
	(*d_pulsanti).dim_simbolo_piu_meno_y = ((*d_pulsanti).dim_quadrato_piu_meno / 1.5);
 8005d5e:	ee07 3a90 	vmov	s15, r3
	(*d_pulsanti).dim_quadrato_piu_meno = (x_size / 16);
 8005d62:	6083      	str	r3, [r0, #8]
	(*d_pulsanti).dim_simbolo_piu_meno_y = ((*d_pulsanti).dim_quadrato_piu_meno / 1.5);
 8005d64:	eeb8 7be7 	vcvt.f64.s32	d7, s15
	(*d_pulsanti).dim_riquadro_etichetta_y = ((*d_pulsanti).dim_quadrato_piu_meno);
 8005d68:	e9c0 2303 	strd	r2, r3, [r0, #12]
	(*d_pulsanti).dim_simbolo_piu_meno_y = ((*d_pulsanti).dim_quadrato_piu_meno / 1.5);
 8005d6c:	ee87 6b05 	vdiv.f64	d6, d7, d5
	(*d_pulsanti).dim_simbolo_piu_meno_x = ((*d_pulsanti).dim_quadrato_piu_meno / 6);
 8005d70:	2260      	movs	r2, #96	; 0x60
 8005d72:	fbb1 f2f2 	udiv	r2, r1, r2

	(*d_pulsanti).padding_scritta_x =  (x_size / 64);
 8005d76:	0989      	lsrs	r1, r1, #6
	(*d_pulsanti).dim_simbolo_piu_meno_x = ((*d_pulsanti).dim_quadrato_piu_meno / 6);
 8005d78:	6142      	str	r2, [r0, #20]
	(*d_pulsanti).padding_scritta_y =  (*d_pulsanti).padding_scritta_x;
 8005d7a:	e9c0 1107 	strd	r1, r1, [r0, #28]
	(*d_pulsanti).dim_simbolo_piu_meno_y = ((*d_pulsanti).dim_quadrato_piu_meno / 1.5);
 8005d7e:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 8005d82:	ed80 6a06 	vstr	s12, [r0, #24]
}
 8005d86:	4770      	bx	lr

08005d88 <verifica_pressione_piu>:

bool verifica_pressione_piu(struttura_d_pulsanti d_pulsanti, uint32_t ts_x, uint32_t ts_y)
{
 8005d88:	b084      	sub	sp, #16
 8005d8a:	b510      	push	{r4, lr}
 8005d8c:	ac02      	add	r4, sp, #8
 8005d8e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	return ((ts_x > d_pulsanti.pos_x) &
			(ts_x<(d_pulsanti.pos_x+d_pulsanti.dim_quadrato_piu_meno))&
			(ts_y > d_pulsanti.pos_y) &
			(ts_y<(d_pulsanti.pos_y+ d_pulsanti.dim_riquadro_etichetta_y)));
 8005d92:	9a06      	ldr	r2, [sp, #24]
 8005d94:	9c03      	ldr	r4, [sp, #12]
{
 8005d96:	e9dd 130d 	ldrd	r1, r3, [sp, #52]	; 0x34
			(ts_y<(d_pulsanti.pos_y+ d_pulsanti.dim_riquadro_etichetta_y)));
 8005d9a:	4422      	add	r2, r4
			(ts_y > d_pulsanti.pos_y) &
 8005d9c:	429a      	cmp	r2, r3
 8005d9e:	bf88      	it	hi
 8005da0:	42a3      	cmphi	r3, r4
			(ts_x<(d_pulsanti.pos_x+d_pulsanti.dim_quadrato_piu_meno))&
 8005da2:	9a04      	ldr	r2, [sp, #16]
			(ts_y > d_pulsanti.pos_y) &
 8005da4:	bf8c      	ite	hi
 8005da6:	2301      	movhi	r3, #1
 8005da8:	2300      	movls	r3, #0
}
 8005daa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			(ts_y > d_pulsanti.pos_y) &
 8005dae:	4281      	cmp	r1, r0
 8005db0:	bf94      	ite	ls
 8005db2:	2300      	movls	r3, #0
 8005db4:	f003 0301 	andhi.w	r3, r3, #1
			(ts_x<(d_pulsanti.pos_x+d_pulsanti.dim_quadrato_piu_meno))&
 8005db8:	4410      	add	r0, r2
}
 8005dba:	b004      	add	sp, #16
 8005dbc:	4288      	cmp	r0, r1
 8005dbe:	bf94      	ite	ls
 8005dc0:	2000      	movls	r0, #0
 8005dc2:	f003 0001 	andhi.w	r0, r3, #1
 8005dc6:	4770      	bx	lr

08005dc8 <verifica_pressione_meno>:

bool verifica_pressione_meno(struttura_d_pulsanti d_pulsanti, uint32_t ts_x, uint32_t ts_y)
{
 8005dc8:	b084      	sub	sp, #16
 8005dca:	b530      	push	{r4, r5, lr}
 8005dcc:	ac03      	add	r4, sp, #12
 8005dce:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	return ((ts_x > d_pulsanti.pos_x + d_pulsanti.dim_quadrato_piu_meno + d_pulsanti.dim_riquadro_etichetta_x)&
 8005dd2:	e9dd 3405 	ldrd	r3, r4, [sp, #20]
 8005dd6:	9d04      	ldr	r5, [sp, #16]
 8005dd8:	4403      	add	r3, r0
			(ts_x < (d_pulsanti.pos_x + d_pulsanti.dim_quadrato_piu_meno + 2*(d_pulsanti.dim_riquadro_etichetta_x)))&
		(ts_y > d_pulsanti.pos_y) &
		(ts_y<(d_pulsanti.pos_y + d_pulsanti.dim_riquadro_etichetta_y)));
 8005dda:	9807      	ldr	r0, [sp, #28]
{
 8005ddc:	e9dd 120e 	ldrd	r1, r2, [sp, #56]	; 0x38
		(ts_y<(d_pulsanti.pos_y + d_pulsanti.dim_riquadro_etichetta_y)));
 8005de0:	4428      	add	r0, r5
	return ((ts_x > d_pulsanti.pos_x + d_pulsanti.dim_quadrato_piu_meno + d_pulsanti.dim_riquadro_etichetta_x)&
 8005de2:	4423      	add	r3, r4
		(ts_y > d_pulsanti.pos_y) &
 8005de4:	4290      	cmp	r0, r2
 8005de6:	bf88      	it	hi
 8005de8:	42aa      	cmphi	r2, r5
 8005dea:	bf8c      	ite	hi
 8005dec:	2201      	movhi	r2, #1
 8005dee:	2200      	movls	r2, #0
 8005df0:	428b      	cmp	r3, r1
 8005df2:	bf2c      	ite	cs
 8005df4:	2000      	movcs	r0, #0
 8005df6:	f002 0001 	andcc.w	r0, r2, #1
			(ts_x < (d_pulsanti.pos_x + d_pulsanti.dim_quadrato_piu_meno + 2*(d_pulsanti.dim_riquadro_etichetta_x)))&
 8005dfa:	4423      	add	r3, r4
}
 8005dfc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005e00:	428b      	cmp	r3, r1
 8005e02:	bf94      	ite	ls
 8005e04:	2000      	movls	r0, #0
 8005e06:	f000 0001 	andhi.w	r0, r0, #1
 8005e0a:	b004      	add	sp, #16
 8005e0c:	4770      	bx	lr
	...

08005e10 <disegna_pulsante_controllo>:

void disegna_pulsante_controllo(struttura_d_pulsanti d_pulsanti)
{
 8005e10:	b084      	sub	sp, #16
 8005e12:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005e14:	ac06      	add	r4, sp, #24
 8005e16:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	//Disegno lo sfondo
	  UTIL_LCD_FillRect(d_pulsanti.pos_x, d_pulsanti.pos_y, d_pulsanti.dim_quadrato_piu_meno, d_pulsanti.dim_quadrato_piu_meno, UTIL_LCD_COLOR_RED);
 8005e1a:	4b35      	ldr	r3, [pc, #212]	; (8005ef0 <disegna_pulsante_controllo+0xe0>)
	  UTIL_LCD_FillRect(d_pulsanti.pos_x+d_pulsanti.dim_quadrato_piu_meno, d_pulsanti.pos_y, d_pulsanti.dim_riquadro_etichetta_x, d_pulsanti.dim_riquadro_etichetta_y, UTIL_LCD_COLOR_WHITE);
 8005e1c:	f04f 34ff 	mov.w	r4, #4294967295
	  UTIL_LCD_FillRect(d_pulsanti.pos_x, d_pulsanti.pos_y, d_pulsanti.dim_quadrato_piu_meno, d_pulsanti.dim_quadrato_piu_meno, UTIL_LCD_COLOR_RED);
 8005e20:	9907      	ldr	r1, [sp, #28]
 8005e22:	9300      	str	r3, [sp, #0]
 8005e24:	9b08      	ldr	r3, [sp, #32]
 8005e26:	461a      	mov	r2, r3
 8005e28:	f000 fada 	bl	80063e0 <UTIL_LCD_FillRect>
	  UTIL_LCD_FillRect(d_pulsanti.pos_x+d_pulsanti.dim_quadrato_piu_meno, d_pulsanti.pos_y, d_pulsanti.dim_riquadro_etichetta_x, d_pulsanti.dim_riquadro_etichetta_y, UTIL_LCD_COLOR_WHITE);
 8005e2c:	9808      	ldr	r0, [sp, #32]
 8005e2e:	9400      	str	r4, [sp, #0]
 8005e30:	e9dd 5106 	ldrd	r5, r1, [sp, #24]
 8005e34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005e38:	4428      	add	r0, r5
 8005e3a:	f000 fad1 	bl	80063e0 <UTIL_LCD_FillRect>
	  UTIL_LCD_FillRect(d_pulsanti.pos_x+d_pulsanti.dim_quadrato_piu_meno+d_pulsanti.dim_riquadro_etichetta_x, d_pulsanti.pos_y, d_pulsanti.dim_quadrato_piu_meno, d_pulsanti.dim_quadrato_piu_meno, UTIL_LCD_COLOR_BLUE);
 8005e3e:	9b08      	ldr	r3, [sp, #32]
 8005e40:	9806      	ldr	r0, [sp, #24]
 8005e42:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005e44:	4418      	add	r0, r3
 8005e46:	4a2b      	ldr	r2, [pc, #172]	; (8005ef4 <disegna_pulsante_controllo+0xe4>)
 8005e48:	9907      	ldr	r1, [sp, #28]
 8005e4a:	9200      	str	r2, [sp, #0]
 8005e4c:	4428      	add	r0, r5
 8005e4e:	461a      	mov	r2, r3
 8005e50:	f000 fac6 	bl	80063e0 <UTIL_LCD_FillRect>

	  //DIsegno le lettere ecc
	  //+
	  UTIL_LCD_FillRect(d_pulsanti.pos_x + (d_pulsanti.dim_quadrato_piu_meno/2 - d_pulsanti.dim_simbolo_piu_meno_x/2),
 8005e54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e56:	9907      	ldr	r1, [sp, #28]
 8005e58:	9806      	ldr	r0, [sp, #24]
 8005e5a:	eb01 0153 	add.w	r1, r1, r3, lsr #1
 8005e5e:	9b08      	ldr	r3, [sp, #32]
 8005e60:	9400      	str	r4, [sp, #0]
 8005e62:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8005e66:	e9dd 230b 	ldrd	r2, r3, [sp, #44]	; 0x2c
 8005e6a:	eba0 0052 	sub.w	r0, r0, r2, lsr #1
 8005e6e:	eba1 0153 	sub.w	r1, r1, r3, lsr #1
 8005e72:	f000 fab5 	bl	80063e0 <UTIL_LCD_FillRect>
				  d_pulsanti.pos_y + (d_pulsanti.dim_riquadro_etichetta_y/2-d_pulsanti.dim_simbolo_piu_meno_y/2),
				  d_pulsanti.dim_simbolo_piu_meno_x,
				  d_pulsanti.dim_simbolo_piu_meno_y,
				  UTIL_LCD_COLOR_WHITE);

	  UTIL_LCD_FillRect(d_pulsanti.pos_x + (d_pulsanti.dim_riquadro_etichetta_y/2-d_pulsanti.dim_simbolo_piu_meno_y/2),
 8005e76:	9806      	ldr	r0, [sp, #24]
 8005e78:	9400      	str	r4, [sp, #0]
 8005e7a:	e9dd 1307 	ldrd	r1, r3, [sp, #28]
 8005e7e:	eb01 0153 	add.w	r1, r1, r3, lsr #1
 8005e82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e84:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8005e88:	e9dd 320b 	ldrd	r3, r2, [sp, #44]	; 0x2c
 8005e8c:	eba1 0153 	sub.w	r1, r1, r3, lsr #1
 8005e90:	eba0 0052 	sub.w	r0, r0, r2, lsr #1
 8005e94:	f000 faa4 	bl	80063e0 <UTIL_LCD_FillRect>
	  				  d_pulsanti.pos_y + (d_pulsanti.dim_quadrato_piu_meno/2 - d_pulsanti.dim_simbolo_piu_meno_x/2),
	  				  d_pulsanti.dim_simbolo_piu_meno_y,
	  				  d_pulsanti.dim_simbolo_piu_meno_x,
	  				  UTIL_LCD_COLOR_WHITE);
	  //-
	  UTIL_LCD_FillRect(d_pulsanti.pos_x + d_pulsanti.dim_quadrato_piu_meno+d_pulsanti.dim_riquadro_etichetta_x + (d_pulsanti.dim_riquadro_etichetta_y/2-d_pulsanti.dim_simbolo_piu_meno_y/2),
 8005e98:	9b06      	ldr	r3, [sp, #24]
 8005e9a:	9400      	str	r4, [sp, #0]
 8005e9c:	e9dd 1007 	ldrd	r1, r0, [sp, #28]
 8005ea0:	eb01 0150 	add.w	r1, r1, r0, lsr #1
 8005ea4:	4418      	add	r0, r3
 8005ea6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ea8:	4418      	add	r0, r3
 8005eaa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eac:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8005eb0:	e9dd 320b 	ldrd	r3, r2, [sp, #44]	; 0x2c
 8005eb4:	eba1 0153 	sub.w	r1, r1, r3, lsr #1
 8005eb8:	eba0 0052 	sub.w	r0, r0, r2, lsr #1
 8005ebc:	f000 fa90 	bl	80063e0 <UTIL_LCD_FillRect>
	  				  d_pulsanti.dim_simbolo_piu_meno_y,
	  				  d_pulsanti.dim_simbolo_piu_meno_x,
	  				  UTIL_LCD_COLOR_WHITE);

	  //SCRITTA
	  UTIL_LCD_SetTextColor(UTIL_LCD_COLOR_BLACK);
 8005ec0:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8005ec4:	f000 f898 	bl	8005ff8 <UTIL_LCD_SetTextColor>
	  UTIL_LCD_SetFont(&Font24);
 8005ec8:	480b      	ldr	r0, [pc, #44]	; (8005ef8 <disegna_pulsante_controllo+0xe8>)
 8005eca:	f000 f89d 	bl	8006008 <UTIL_LCD_SetFont>
	  UTIL_LCD_DisplayStringAt(d_pulsanti.pos_x + d_pulsanti.dim_quadrato_piu_meno + d_pulsanti.padding_scritta_x, d_pulsanti.pos_y + d_pulsanti.padding_scritta_y, (uint8_t *) d_pulsanti.etichetta, LEFT_MODE);
 8005ece:	9b08      	ldr	r3, [sp, #32]
 8005ed0:	9c07      	ldr	r4, [sp, #28]
 8005ed2:	aa0f      	add	r2, sp, #60	; 0x3c
 8005ed4:	9806      	ldr	r0, [sp, #24]
 8005ed6:	990e      	ldr	r1, [sp, #56]	; 0x38
 8005ed8:	4418      	add	r0, r3
 8005eda:	2303      	movs	r3, #3
 8005edc:	4421      	add	r1, r4
 8005ede:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8005ee0:	4420      	add	r0, r4
 8005ee2:	f000 f981 	bl	80061e8 <UTIL_LCD_DisplayStringAt>

}
 8005ee6:	b003      	add	sp, #12
 8005ee8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005eec:	b004      	add	sp, #16
 8005eee:	4770      	bx	lr
 8005ef0:	ffff0000 	.word	0xffff0000
 8005ef4:	ff0000ff 	.word	0xff0000ff
 8005ef8:	20000130 	.word	0x20000130

08005efc <USBH_LL_IncTimer>:
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
  phost->Timer++;
 8005efc:	f8d0 24c4 	ldr.w	r2, [r0, #1220]	; 0x4c4
 8005f00:	3201      	adds	r2, #1
 8005f02:	f8c0 24c4 	str.w	r2, [r0, #1220]	; 0x4c4
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8005f06:	7802      	ldrb	r2, [r0, #0]
 8005f08:	2a0b      	cmp	r2, #11
 8005f0a:	d104      	bne.n	8005f16 <USBH_LL_IncTimer+0x1a>
 8005f0c:	f8d0 347c 	ldr.w	r3, [r0, #1148]	; 0x47c
 8005f10:	b10b      	cbz	r3, 8005f16 <USBH_LL_IncTimer+0x1a>
  {
    phost->pActiveClass->SOFProcess(phost);
 8005f12:	699b      	ldr	r3, [r3, #24]
 8005f14:	4718      	bx	r3
}
 8005f16:	4770      	bx	lr

08005f18 <USBH_LL_PortEnabled>:
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
  phost->device.PortEnabled = 1U;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	f880 3423 	strb.w	r3, [r0, #1059]	; 0x423
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
}
 8005f1e:	4770      	bx	lr

08005f20 <USBH_LL_PortDisabled>:
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
  phost->device.PortEnabled = 0U;
 8005f20:	2300      	movs	r3, #0
 8005f22:	f880 3423 	strb.w	r3, [r0, #1059]	; 0x423

  return;
}
 8005f26:	4770      	bx	lr

08005f28 <USBH_LL_Connect>:
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
  phost->device.is_connected = 1U;
 8005f28:	2301      	movs	r3, #1
 8005f2a:	f880 3420 	strb.w	r3, [r0, #1056]	; 0x420
  phost->device.is_disconnected = 0U;
 8005f2e:	2300      	movs	r3, #0
 8005f30:	f880 3421 	strb.w	r3, [r0, #1057]	; 0x421
  phost->device.is_ReEnumerated = 0U;
 8005f34:	f880 3422 	strb.w	r3, [r0, #1058]	; 0x422
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	4770      	bx	lr

08005f3c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8005f3c:	b538      	push	{r3, r4, r5, lr}
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8005f3e:	2301      	movs	r3, #1
  phost->device.is_connected = 0U;
 8005f40:	2500      	movs	r5, #0
{
 8005f42:	4604      	mov	r4, r0
  phost->device.is_disconnected = 1U;
 8005f44:	f880 3421 	strb.w	r3, [r0, #1057]	; 0x421
  phost->device.PortEnabled = 0U;
 8005f48:	f880 5423 	strb.w	r5, [r0, #1059]	; 0x423
  phost->device.is_connected = 0U;
 8005f4c:	f880 5420 	strb.w	r5, [r0, #1056]	; 0x420

  /* Stop Host */
  USBH_LL_Stop(phost);
 8005f50:	f7fa fc15 	bl	800077e <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 8005f54:	7921      	ldrb	r1, [r4, #4]
 8005f56:	4620      	mov	r0, r4
 8005f58:	f000 f806 	bl	8005f68 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 8005f5c:	7961      	ldrb	r1, [r4, #5]
 8005f5e:	4620      	mov	r0, r4
 8005f60:	f000 f802 	bl	8005f68 <USBH_FreePipe>
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
}
 8005f64:	4628      	mov	r0, r5
 8005f66:	bd38      	pop	{r3, r4, r5, pc}

08005f68 <USBH_FreePipe>:
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
  if (idx < 11U)
 8005f68:	290a      	cmp	r1, #10
 8005f6a:	bf9f      	itttt	ls
 8005f6c:	eb00 0081 	addls.w	r0, r0, r1, lsl #2
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8005f70:	f8d0 3484 	ldrls.w	r3, [r0, #1156]	; 0x484
 8005f74:	f3c3 030e 	ubfxls	r3, r3, #0, #15
 8005f78:	f8c0 3484 	strls.w	r3, [r0, #1156]	; 0x484
  }

  return USBH_OK;
}
 8005f7c:	2000      	movs	r0, #0
 8005f7e:	4770      	bx	lr

08005f80 <UTIL_LCD_SetFuncDriver>:
/**
  * @brief  Link board LCD drivers to STM32 LCD Utility drivers
  * @param  pDrv Structure of LCD functions
  */
void UTIL_LCD_SetFuncDriver(const LCD_UTILS_Drv_t *pDrv)
{
 8005f80:	b570      	push	{r4, r5, r6, lr}
  FuncDriver.DrawBitmap     = pDrv->DrawBitmap;
 8005f82:	6803      	ldr	r3, [r0, #0]
  FuncDriver.GetXSize       = pDrv->GetXSize;
  FuncDriver.GetYSize       = pDrv->GetYSize;
  FuncDriver.SetLayer       = pDrv->SetLayer;
  FuncDriver.GetFormat      = pDrv->GetFormat;

  DrawProp->LcdLayer = 0;
 8005f84:	2500      	movs	r5, #0
  FuncDriver.DrawBitmap     = pDrv->DrawBitmap;
 8005f86:	4c14      	ldr	r4, [pc, #80]	; (8005fd8 <UTIL_LCD_SetFuncDriver+0x58>)
  FuncDriver.GetYSize       = pDrv->GetYSize;
 8005f88:	6a02      	ldr	r2, [r0, #32]
  FuncDriver.DrawBitmap     = pDrv->DrawBitmap;
 8005f8a:	6023      	str	r3, [r4, #0]
  DrawProp->LcdDevice = 0;
  FuncDriver.GetXSize(0, &DrawProp->LcdXsize);
 8005f8c:	f104 0140 	add.w	r1, r4, #64	; 0x40
  FuncDriver.FillRGBRect    = pDrv->FillRGBRect;
 8005f90:	6843      	ldr	r3, [r0, #4]
  FuncDriver.GetYSize       = pDrv->GetYSize;
 8005f92:	6222      	str	r2, [r4, #32]
  FuncDriver.FillRGBRect    = pDrv->FillRGBRect;
 8005f94:	6063      	str	r3, [r4, #4]
  FuncDriver.DrawHLine      = pDrv->DrawHLine;
 8005f96:	6883      	ldr	r3, [r0, #8]
  FuncDriver.SetLayer       = pDrv->SetLayer;
 8005f98:	6a42      	ldr	r2, [r0, #36]	; 0x24
  FuncDriver.DrawHLine      = pDrv->DrawHLine;
 8005f9a:	60a3      	str	r3, [r4, #8]
  FuncDriver.DrawVLine      = pDrv->DrawVLine;
 8005f9c:	68c3      	ldr	r3, [r0, #12]
  FuncDriver.SetLayer       = pDrv->SetLayer;
 8005f9e:	6262      	str	r2, [r4, #36]	; 0x24
  FuncDriver.DrawVLine      = pDrv->DrawVLine;
 8005fa0:	60e3      	str	r3, [r4, #12]
  FuncDriver.FillRect       = pDrv->FillRect;
 8005fa2:	6903      	ldr	r3, [r0, #16]
  FuncDriver.GetFormat      = pDrv->GetFormat;
 8005fa4:	6a82      	ldr	r2, [r0, #40]	; 0x28
  FuncDriver.FillRect       = pDrv->FillRect;
 8005fa6:	6123      	str	r3, [r4, #16]
  FuncDriver.GetPixel       = pDrv->GetPixel;
 8005fa8:	6943      	ldr	r3, [r0, #20]
  FuncDriver.GetFormat      = pDrv->GetFormat;
 8005faa:	62a2      	str	r2, [r4, #40]	; 0x28
  FuncDriver.GetPixel       = pDrv->GetPixel;
 8005fac:	6163      	str	r3, [r4, #20]
  FuncDriver.SetPixel       = pDrv->SetPixel;
 8005fae:	6983      	ldr	r3, [r0, #24]
 8005fb0:	61a3      	str	r3, [r4, #24]
  FuncDriver.GetXSize       = pDrv->GetXSize;
 8005fb2:	69c3      	ldr	r3, [r0, #28]
  FuncDriver.GetXSize(0, &DrawProp->LcdXsize);
 8005fb4:	4628      	mov	r0, r5
  DrawProp->LcdDevice = 0;
 8005fb6:	e9c4 550e 	strd	r5, r5, [r4, #56]	; 0x38
  FuncDriver.GetXSize       = pDrv->GetXSize;
 8005fba:	61e3      	str	r3, [r4, #28]
  FuncDriver.GetXSize(0, &DrawProp->LcdXsize);
 8005fbc:	4798      	blx	r3
  FuncDriver.GetYSize(0, &DrawProp->LcdYsize);
 8005fbe:	6a23      	ldr	r3, [r4, #32]
 8005fc0:	f104 0144 	add.w	r1, r4, #68	; 0x44
 8005fc4:	4628      	mov	r0, r5
 8005fc6:	4798      	blx	r3
  FuncDriver.GetFormat(0, &DrawProp->LcdPixelFormat);
 8005fc8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005fca:	f104 0148 	add.w	r1, r4, #72	; 0x48
 8005fce:	4628      	mov	r0, r5
}
 8005fd0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  FuncDriver.GetFormat(0, &DrawProp->LcdPixelFormat);
 8005fd4:	4718      	bx	r3
 8005fd6:	bf00      	nop
 8005fd8:	20000de4 	.word	0x20000de4

08005fdc <UTIL_LCD_SetLayer>:
/**
  * @brief  Set the LCD layer.
  * @param  Layer  LCD layer
  */
void UTIL_LCD_SetLayer(uint32_t Layer)
{
 8005fdc:	b538      	push	{r3, r4, r5, lr}
  if(FuncDriver.SetLayer != NULL)
 8005fde:	4c05      	ldr	r4, [pc, #20]	; (8005ff4 <UTIL_LCD_SetLayer+0x18>)
{
 8005fe0:	4605      	mov	r5, r0
  if(FuncDriver.SetLayer != NULL)
 8005fe2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005fe4:	b123      	cbz	r3, 8005ff0 <UTIL_LCD_SetLayer+0x14>
  {
    if(FuncDriver.SetLayer(DrawProp->LcdDevice, Layer) == 0)
 8005fe6:	4601      	mov	r1, r0
 8005fe8:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8005fea:	4798      	blx	r3
 8005fec:	b900      	cbnz	r0, 8005ff0 <UTIL_LCD_SetLayer+0x14>
    {
      DrawProp->LcdLayer = Layer;
 8005fee:	63a5      	str	r5, [r4, #56]	; 0x38
    }
  }
}
 8005ff0:	bd38      	pop	{r3, r4, r5, pc}
 8005ff2:	bf00      	nop
 8005ff4:	20000de4 	.word	0x20000de4

08005ff8 <UTIL_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color  Text color code
  */
void UTIL_LCD_SetTextColor(uint32_t Color)
{
  DrawProp[DrawProp->LcdLayer].TextColor = Color;
 8005ff8:	4b02      	ldr	r3, [pc, #8]	; (8006004 <UTIL_LCD_SetTextColor+0xc>)
 8005ffa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ffc:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8006000:	62d8      	str	r0, [r3, #44]	; 0x2c
}
 8006002:	4770      	bx	lr
 8006004:	20000de4 	.word	0x20000de4

08006008 <UTIL_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts  Layer font to be used
  */
void UTIL_LCD_SetFont(sFONT *fonts)
{
  DrawProp[DrawProp->LcdLayer].pFont = fonts;
 8006008:	4b02      	ldr	r3, [pc, #8]	; (8006014 <UTIL_LCD_SetFont+0xc>)
 800600a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800600c:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8006010:	6358      	str	r0, [r3, #52]	; 0x34
}
 8006012:	4770      	bx	lr
 8006014:	20000de4 	.word	0x20000de4

08006018 <UTIL_LCD_FillRGBRect>:
  * @param  Xpos    X position
  * @param  Ypos    Y position
  * @param  Length  Line length
  */
void UTIL_LCD_FillRGBRect(uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 8006018:	b537      	push	{r0, r1, r2, r4, r5, lr}
  /* Write RGB rectangle data */
  FuncDriver.FillRGBRect(DrawProp->LcdDevice, Xpos, Ypos, pData, Width, Height);
 800601a:	9d06      	ldr	r5, [sp, #24]
 800601c:	4c05      	ldr	r4, [pc, #20]	; (8006034 <UTIL_LCD_FillRGBRect+0x1c>)
 800601e:	e9cd 3500 	strd	r3, r5, [sp]
 8006022:	4613      	mov	r3, r2
 8006024:	6865      	ldr	r5, [r4, #4]
 8006026:	460a      	mov	r2, r1
 8006028:	4601      	mov	r1, r0
 800602a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800602c:	47a8      	blx	r5
}
 800602e:	b003      	add	sp, #12
 8006030:	bd30      	pop	{r4, r5, pc}
 8006032:	bf00      	nop
 8006034:	20000de4 	.word	0x20000de4

08006038 <UTIL_LCD_DrawHLine>:
  * @param  Ypos    Y position
  * @param  Length  Line length
  * @param  Color   Draw color
  */
void UTIL_LCD_DrawHLine(uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8006038:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800603a:	4c0c      	ldr	r4, [pc, #48]	; (800606c <UTIL_LCD_DrawHLine+0x34>)
 800603c:	4607      	mov	r7, r0
 800603e:	68a6      	ldr	r6, [r4, #8]
 8006040:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  /* Write line */
  if(DrawProp->LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 8006042:	6ca4      	ldr	r4, [r4, #72]	; 0x48
 8006044:	2c02      	cmp	r4, #2
 8006046:	d109      	bne.n	800605c <UTIL_LCD_DrawHLine+0x24>
  {
    FuncDriver.DrawHLine(DrawProp->LcdDevice, Xpos, Ypos, Length, CONVERTARGB88882RGB565(Color));
 8006048:	095c      	lsrs	r4, r3, #5
 800604a:	0a1d      	lsrs	r5, r3, #8
 800604c:	f3c3 03c4 	ubfx	r3, r3, #3, #5
 8006050:	f404 64fc 	and.w	r4, r4, #2016	; 0x7e0
 8006054:	f405 4578 	and.w	r5, r5, #63488	; 0xf800
 8006058:	432c      	orrs	r4, r5
 800605a:	4323      	orrs	r3, r4
  }
  else
  {
    FuncDriver.DrawHLine(DrawProp->LcdDevice, Xpos, Ypos, Length, Color);
 800605c:	9300      	str	r3, [sp, #0]
 800605e:	4613      	mov	r3, r2
 8006060:	460a      	mov	r2, r1
 8006062:	4639      	mov	r1, r7
 8006064:	47b0      	blx	r6
  }
}
 8006066:	b003      	add	sp, #12
 8006068:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800606a:	bf00      	nop
 800606c:	20000de4 	.word	0x20000de4

08006070 <UTIL_LCD_DrawVLine>:
  * @param  Ypos    Y position
  * @param  Length  Line length
  * @param  Color   Draw color
  */
void UTIL_LCD_DrawVLine(uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8006070:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006072:	4c0c      	ldr	r4, [pc, #48]	; (80060a4 <UTIL_LCD_DrawVLine+0x34>)
 8006074:	4607      	mov	r7, r0
 8006076:	68e6      	ldr	r6, [r4, #12]
 8006078:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  /* Write line */
  if(DrawProp->LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 800607a:	6ca4      	ldr	r4, [r4, #72]	; 0x48
 800607c:	2c02      	cmp	r4, #2
 800607e:	d109      	bne.n	8006094 <UTIL_LCD_DrawVLine+0x24>
  {
    FuncDriver.DrawVLine(DrawProp->LcdDevice, Xpos, Ypos, Length, CONVERTARGB88882RGB565(Color));
 8006080:	095c      	lsrs	r4, r3, #5
 8006082:	0a1d      	lsrs	r5, r3, #8
 8006084:	f3c3 03c4 	ubfx	r3, r3, #3, #5
 8006088:	f404 64fc 	and.w	r4, r4, #2016	; 0x7e0
 800608c:	f405 4578 	and.w	r5, r5, #63488	; 0xf800
 8006090:	432c      	orrs	r4, r5
 8006092:	4323      	orrs	r3, r4
  }
  else
  {
    FuncDriver.DrawVLine(DrawProp->LcdDevice, Xpos, Ypos, Length, Color);
 8006094:	9300      	str	r3, [sp, #0]
 8006096:	4613      	mov	r3, r2
 8006098:	460a      	mov	r2, r1
 800609a:	4639      	mov	r1, r7
 800609c:	47b0      	blx	r6
  }
}
 800609e:	b003      	add	sp, #12
 80060a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060a2:	bf00      	nop
 80060a4:	20000de4 	.word	0x20000de4

080060a8 <UTIL_LCD_SetPixel>:
  * @param  Xpos     X position
  * @param  Ypos     Y position
  * @param  Color    Pixel color
  */
void UTIL_LCD_SetPixel(uint16_t Xpos, uint16_t Ypos, uint32_t Color)
{
 80060a8:	4b0c      	ldr	r3, [pc, #48]	; (80060dc <UTIL_LCD_SetPixel+0x34>)
 80060aa:	b470      	push	{r4, r5, r6}
 80060ac:	4606      	mov	r6, r0
 80060ae:	699d      	ldr	r5, [r3, #24]
 80060b0:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
  /* Set Pixel */
  if(DrawProp->LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 80060b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  {
    FuncDriver.SetPixel(DrawProp->LcdDevice, Xpos, Ypos, CONVERTARGB88882RGB565(Color));
  }
  else
  {
    FuncDriver.SetPixel(DrawProp->LcdDevice, Xpos, Ypos, Color);
 80060b4:	46ac      	mov	ip, r5
  if(DrawProp->LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 80060b6:	2b02      	cmp	r3, #2
    FuncDriver.SetPixel(DrawProp->LcdDevice, Xpos, Ypos, CONVERTARGB88882RGB565(Color));
 80060b8:	bf09      	itett	eq
 80060ba:	0953      	lsreq	r3, r2, #5
    FuncDriver.SetPixel(DrawProp->LcdDevice, Xpos, Ypos, Color);
 80060bc:	4613      	movne	r3, r2
    FuncDriver.SetPixel(DrawProp->LcdDevice, Xpos, Ypos, CONVERTARGB88882RGB565(Color));
 80060be:	0a14      	lsreq	r4, r2, #8
 80060c0:	f3c2 02c4 	ubfxeq	r2, r2, #3, #5
 80060c4:	bf01      	itttt	eq
 80060c6:	f403 63fc 	andeq.w	r3, r3, #2016	; 0x7e0
 80060ca:	f404 4478 	andeq.w	r4, r4, #63488	; 0xf800
 80060ce:	4323      	orreq	r3, r4
 80060d0:	4313      	orreq	r3, r2
    FuncDriver.SetPixel(DrawProp->LcdDevice, Xpos, Ypos, Color);
 80060d2:	460a      	mov	r2, r1
 80060d4:	4631      	mov	r1, r6
  }
}
 80060d6:	bc70      	pop	{r4, r5, r6}
    FuncDriver.SetPixel(DrawProp->LcdDevice, Xpos, Ypos, Color);
 80060d8:	4760      	bx	ip
 80060da:	bf00      	nop
 80060dc:	20000de4 	.word	0x20000de4

080060e0 <UTIL_LCD_DisplayChar>:
  * @param  Ascii Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  */
void UTIL_LCD_DisplayChar(uint32_t Xpos, uint32_t Ypos, uint8_t Ascii)
{
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 80060e0:	4b40      	ldr	r3, [pc, #256]	; (80061e4 <UTIL_LCD_DisplayChar+0x104>)
{
 80060e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060e6:	4680      	mov	r8, r0
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 80060e8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80060ea:	f1a2 0420 	sub.w	r4, r2, #32
 80060ee:	1c4d      	adds	r5, r1, #1
 80060f0:	eb03 1340 	add.w	r3, r3, r0, lsl #5
{
 80060f4:	b0ab      	sub	sp, #172	; 0xac
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 80060f6:	6b58      	ldr	r0, [r3, #52]	; 0x34
  DrawProp[DrawProp->LcdLayer].pFont->Height * ((DrawProp[DrawProp->LcdLayer].pFont->Width + 7) / 8)]);
 80060f8:	8886      	ldrh	r6, [r0, #4]
 80060fa:	f8b0 e006 	ldrh.w	lr, [r0, #6]
  height = DrawProp[DrawProp->LcdLayer].pFont->Height;
  width  = DrawProp[DrawProp->LcdLayer].pFont->Width;
  uint16_t rgb565[24];
  uint32_t argb8888[24];

  offset =  8 *((width + 7)/8) -  width ;
 80060fe:	1df3      	adds	r3, r6, #7
 8006100:	6802      	ldr	r2, [r0, #0]
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 8006102:	fb0e f404 	mul.w	r4, lr, r4
  offset =  8 *((width + 7)/8) -  width ;
 8006106:	f023 0c07 	bic.w	ip, r3, #7

  for(i = 0; i < height; i++)
  {
    pchar = ((uint8_t *)pData + (width + 7)/8 * i);
 800610a:	08df      	lsrs	r7, r3, #3
  DrawProp[DrawProp->LcdLayer].pFont->Height * ((DrawProp[DrawProp->LcdLayer].pFont->Width + 7) / 8)]);
 800610c:	10db      	asrs	r3, r3, #3
 800610e:	fb03 2404 	mla	r4, r3, r4, r2
 8006112:	eb0e 0305 	add.w	r3, lr, r5
 8006116:	9305      	str	r3, [sp, #20]

    if(DrawProp[DrawProp->LcdLayer].LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
    {
      for (j = 0; j < width; j++)
      {
        if(line & (1 << (width- j + offset- 1)))
 8006118:	f10c 33ff 	add.w	r3, ip, #4294967295
 800611c:	9304      	str	r3, [sp, #16]
 800611e:	1e6b      	subs	r3, r5, #1
 8006120:	9303      	str	r3, [sp, #12]
  for(i = 0; i < height; i++)
 8006122:	9b05      	ldr	r3, [sp, #20]
 8006124:	429d      	cmp	r5, r3
 8006126:	d102      	bne.n	800612e <UTIL_LCD_DisplayChar+0x4e>
}
 8006128:	b02b      	add	sp, #172	; 0xac
 800612a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    switch(((width + 7)/8))
 800612e:	2f01      	cmp	r7, #1
 8006130:	7823      	ldrb	r3, [r4, #0]
 8006132:	d004      	beq.n	800613e <UTIL_LCD_DisplayChar+0x5e>
 8006134:	2f02      	cmp	r7, #2
 8006136:	d114      	bne.n	8006162 <UTIL_LCD_DisplayChar+0x82>
      line =  (pchar[0]<< 8) | pchar[1];
 8006138:	8823      	ldrh	r3, [r4, #0]
 800613a:	ba5b      	rev16	r3, r3
 800613c:	b29b      	uxth	r3, r3
    if(DrawProp[DrawProp->LcdLayer].LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 800613e:	4a29      	ldr	r2, [pc, #164]	; (80061e4 <UTIL_LCD_DisplayChar+0x104>)
      for (j = 0; j < width; j++)
 8006140:	f04f 0c00 	mov.w	ip, #0
    if(DrawProp[DrawProp->LcdLayer].LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 8006144:	6b90      	ldr	r0, [r2, #56]	; 0x38
 8006146:	eb02 1040 	add.w	r0, r2, r0, lsl #5
 800614a:	6c82      	ldr	r2, [r0, #72]	; 0x48
 800614c:	2a02      	cmp	r2, #2
 800614e:	d034      	beq.n	80061ba <UTIL_LCD_DisplayChar+0xda>
 8006150:	f04f 0e01 	mov.w	lr, #1
 8006154:	aa12      	add	r2, sp, #72	; 0x48
      }
      UTIL_LCD_FillRGBRect(Xpos,  Ypos++, (uint8_t*)&rgb565[0], width, 1);
    }
    else
    {
      for (j = 0; j < width; j++)
 8006156:	4566      	cmp	r6, ip
 8006158:	d835      	bhi.n	80061c6 <UTIL_LCD_DisplayChar+0xe6>
        else
        {
          argb8888[j] = DrawProp[DrawProp->LcdLayer].BackColor;
        }
      }
      UTIL_LCD_FillRGBRect(Xpos,  Ypos++, (uint8_t*)&argb8888[0], width, 1);
 800615a:	f8cd e000 	str.w	lr, [sp]
 800615e:	4633      	mov	r3, r6
 8006160:	e024      	b.n	80061ac <UTIL_LCD_DisplayChar+0xcc>
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 8006162:	7862      	ldrb	r2, [r4, #1]
 8006164:	041b      	lsls	r3, r3, #16
 8006166:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800616a:	78a2      	ldrb	r2, [r4, #2]
 800616c:	4313      	orrs	r3, r2
 800616e:	e7e6      	b.n	800613e <UTIL_LCD_DisplayChar+0x5e>
        if(line & (1 << (width- j + offset- 1)))
 8006170:	9804      	ldr	r0, [sp, #16]
 8006172:	eba0 000c 	sub.w	r0, r0, ip
 8006176:	fa09 f000 	lsl.w	r0, r9, r0
 800617a:	4218      	tst	r0, r3
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].TextColor);
 800617c:	bf14      	ite	ne
 800617e:	6ad0      	ldrne	r0, [r2, #44]	; 0x2c
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].BackColor);
 8006180:	6b10      	ldreq	r0, [r2, #48]	; 0x30
 8006182:	ea4f 4bd0 	mov.w	fp, r0, lsr #19
 8006186:	f3c0 0ec4 	ubfx	lr, r0, #3, #5
 800618a:	0940      	lsrs	r0, r0, #5
 800618c:	ea4e 2ecb 	orr.w	lr, lr, fp, lsl #11
 8006190:	f400 6bfc 	and.w	fp, r0, #2016	; 0x7e0
 8006194:	ea4e 0e0b 	orr.w	lr, lr, fp
 8006198:	f82a e01c 	strh.w	lr, [sl, ip, lsl #1]
      for (j = 0; j < width; j++)
 800619c:	f10c 0c01 	add.w	ip, ip, #1
 80061a0:	4566      	cmp	r6, ip
 80061a2:	d8e5      	bhi.n	8006170 <UTIL_LCD_DisplayChar+0x90>
      UTIL_LCD_FillRGBRect(Xpos,  Ypos++, (uint8_t*)&rgb565[0], width, 1);
 80061a4:	4633      	mov	r3, r6
 80061a6:	aa06      	add	r2, sp, #24
 80061a8:	f8cd 9000 	str.w	r9, [sp]
      UTIL_LCD_FillRGBRect(Xpos,  Ypos++, (uint8_t*)&argb8888[0], width, 1);
 80061ac:	9903      	ldr	r1, [sp, #12]
 80061ae:	4640      	mov	r0, r8
 80061b0:	f7ff ff32 	bl	8006018 <UTIL_LCD_FillRGBRect>
 80061b4:	3501      	adds	r5, #1
 80061b6:	443c      	add	r4, r7
 80061b8:	e7b1      	b.n	800611e <UTIL_LCD_DisplayChar+0x3e>
 80061ba:	f04f 0901 	mov.w	r9, #1
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].BackColor);
 80061be:	4602      	mov	r2, r0
 80061c0:	f10d 0a18 	add.w	sl, sp, #24
 80061c4:	e7ec      	b.n	80061a0 <UTIL_LCD_DisplayChar+0xc0>
        if(line & (1 << (width- j + offset- 1)))
 80061c6:	9904      	ldr	r1, [sp, #16]
 80061c8:	eba1 090c 	sub.w	r9, r1, ip
 80061cc:	fa0e f909 	lsl.w	r9, lr, r9
 80061d0:	ea19 0f03 	tst.w	r9, r3
          argb8888[j] = DrawProp[DrawProp->LcdLayer].TextColor;
 80061d4:	bf14      	ite	ne
 80061d6:	6ac1      	ldrne	r1, [r0, #44]	; 0x2c
          argb8888[j] = DrawProp[DrawProp->LcdLayer].BackColor;
 80061d8:	6b01      	ldreq	r1, [r0, #48]	; 0x30
 80061da:	f842 102c 	str.w	r1, [r2, ip, lsl #2]
      for (j = 0; j < width; j++)
 80061de:	f10c 0c01 	add.w	ip, ip, #1
 80061e2:	e7b8      	b.n	8006156 <UTIL_LCD_DisplayChar+0x76>
 80061e4:	20000de4 	.word	0x20000de4

080061e8 <UTIL_LCD_DisplayStringAt>:
{
 80061e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061ec:	460f      	mov	r7, r1
 80061ee:	4604      	mov	r4, r0
 80061f0:	4616      	mov	r6, r2
  uint8_t  *ptr = Text;
 80061f2:	4611      	mov	r1, r2
 80061f4:	1b88      	subs	r0, r1, r6
  while (*ptr++) size ++ ;
 80061f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80061fa:	2a00      	cmp	r2, #0
 80061fc:	d1fa      	bne.n	80061f4 <UTIL_LCD_DisplayStringAt+0xc>
  xsize = (DrawProp->LcdXsize/DrawProp[DrawProp->LcdLayer].pFont->Width);
 80061fe:	4d1d      	ldr	r5, [pc, #116]	; (8006274 <UTIL_LCD_DisplayStringAt+0x8c>)
  switch (Mode)
 8006200:	2b01      	cmp	r3, #1
  xsize = (DrawProp->LcdXsize/DrawProp[DrawProp->LcdLayer].pFont->Width);
 8006202:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 8006204:	eb05 1141 	add.w	r1, r5, r1, lsl #5
 8006208:	6b4a      	ldr	r2, [r1, #52]	; 0x34
 800620a:	8891      	ldrh	r1, [r2, #4]
 800620c:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 800620e:	fbb2 f2f1 	udiv	r2, r2, r1
  switch (Mode)
 8006212:	d01a      	beq.n	800624a <UTIL_LCD_DisplayStringAt+0x62>
 8006214:	2b02      	cmp	r3, #2
 8006216:	d01d      	beq.n	8006254 <UTIL_LCD_DisplayStringAt+0x6c>
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 8006218:	1e62      	subs	r2, r4, #1
    refcolumn = 1;
 800621a:	f647 73fe 	movw	r3, #32766	; 0x7ffe
 800621e:	46b0      	mov	r8, r6
 8006220:	429a      	cmp	r2, r3
 8006222:	bf88      	it	hi
 8006224:	2401      	movhi	r4, #1
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 8006226:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 8006228:	eba8 0306 	sub.w	r3, r8, r6
 800622c:	f818 2b01 	ldrb.w	r2, [r8], #1
 8006230:	eb05 1141 	add.w	r1, r5, r1, lsl #5
 8006234:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8006236:	8888      	ldrh	r0, [r1, #4]
 8006238:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800623a:	fb03 1310 	mls	r3, r3, r0, r1
 800623e:	b29b      	uxth	r3, r3
 8006240:	4298      	cmp	r0, r3
 8006242:	d800      	bhi.n	8006246 <UTIL_LCD_DisplayStringAt+0x5e>
 8006244:	b952      	cbnz	r2, 800625c <UTIL_LCD_DisplayStringAt+0x74>
}
 8006246:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      refcolumn = Xpos + ((xsize - size)* DrawProp[DrawProp->LcdLayer].pFont->Width) / 2;
 800624a:	1a12      	subs	r2, r2, r0
 800624c:	434a      	muls	r2, r1
 800624e:	eb04 0452 	add.w	r4, r4, r2, lsr #1
      break;
 8006252:	e7e1      	b.n	8006218 <UTIL_LCD_DisplayStringAt+0x30>
      refcolumn = - Xpos + ((xsize - size)*DrawProp[DrawProp->LcdLayer].pFont->Width);
 8006254:	1a12      	subs	r2, r2, r0
 8006256:	434a      	muls	r2, r1
 8006258:	1b14      	subs	r4, r2, r4
      break;
 800625a:	e7dd      	b.n	8006218 <UTIL_LCD_DisplayStringAt+0x30>
    UTIL_LCD_DisplayChar(refcolumn, Ypos, *Text);
 800625c:	4620      	mov	r0, r4
 800625e:	4639      	mov	r1, r7
 8006260:	f7ff ff3e 	bl	80060e0 <UTIL_LCD_DisplayChar>
    refcolumn += DrawProp[DrawProp->LcdLayer].pFont->Width;
 8006264:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8006266:	eb05 1343 	add.w	r3, r5, r3, lsl #5
 800626a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800626c:	889b      	ldrh	r3, [r3, #4]
 800626e:	441c      	add	r4, r3
 8006270:	e7d9      	b.n	8006226 <UTIL_LCD_DisplayStringAt+0x3e>
 8006272:	bf00      	nop
 8006274:	20000de4 	.word	0x20000de4

08006278 <UTIL_LCD_DrawRect>:
{
 8006278:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800627c:	9d06      	ldr	r5, [sp, #24]
 800627e:	4698      	mov	r8, r3
 8006280:	460f      	mov	r7, r1
 8006282:	4606      	mov	r6, r0
  UTIL_LCD_DrawHLine(Xpos, Ypos, Width, Color);
 8006284:	462b      	mov	r3, r5
{
 8006286:	4614      	mov	r4, r2
  UTIL_LCD_DrawHLine(Xpos, Ypos, Width, Color);
 8006288:	f7ff fed6 	bl	8006038 <UTIL_LCD_DrawHLine>
  UTIL_LCD_DrawHLine(Xpos, (Ypos+ Height - 1U), Width, Color);
 800628c:	f108 31ff 	add.w	r1, r8, #4294967295
 8006290:	462b      	mov	r3, r5
 8006292:	4622      	mov	r2, r4
 8006294:	4439      	add	r1, r7
 8006296:	4630      	mov	r0, r6
 8006298:	f7ff fece 	bl	8006038 <UTIL_LCD_DrawHLine>
  UTIL_LCD_DrawVLine(Xpos, Ypos, Height, Color);
 800629c:	462b      	mov	r3, r5
 800629e:	4642      	mov	r2, r8
 80062a0:	4639      	mov	r1, r7
 80062a2:	4630      	mov	r0, r6
 80062a4:	f7ff fee4 	bl	8006070 <UTIL_LCD_DrawVLine>
  UTIL_LCD_DrawVLine((Xpos + Width - 1U), Ypos, Height, Color);
 80062a8:	1e60      	subs	r0, r4, #1
 80062aa:	462b      	mov	r3, r5
 80062ac:	4642      	mov	r2, r8
 80062ae:	4639      	mov	r1, r7
 80062b0:	4430      	add	r0, r6
}
 80062b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  UTIL_LCD_DrawVLine((Xpos + Width - 1U), Ypos, Height, Color);
 80062b6:	f7ff bedb 	b.w	8006070 <UTIL_LCD_DrawVLine>
	...

080062bc <UTIL_LCD_DrawCircle>:
{
 80062bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  decision = 3 - (Radius << 1);
 80062c0:	0056      	lsls	r6, r2, #1
    if((Ypos - current_y) < DrawProp->LcdYsize)
 80062c2:	f8df b118 	ldr.w	fp, [pc, #280]	; 80063dc <UTIL_LCD_DrawCircle+0x120>
{
 80062c6:	4680      	mov	r8, r0
 80062c8:	468a      	mov	sl, r1
 80062ca:	4615      	mov	r5, r2
 80062cc:	4699      	mov	r9, r3
  decision = 3 - (Radius << 1);
 80062ce:	f1c6 0603 	rsb	r6, r6, #3
  current_x = 0;
 80062d2:	2400      	movs	r4, #0
 80062d4:	465f      	mov	r7, fp
    if((Ypos - current_y) < DrawProp->LcdYsize)
 80062d6:	ebaa 0305 	sub.w	r3, sl, r5
 80062da:	f8db 2044 	ldr.w	r2, [fp, #68]	; 0x44
 80062de:	4293      	cmp	r3, r2
 80062e0:	d216      	bcs.n	8006310 <UTIL_LCD_DrawCircle+0x54>
      if((Xpos + current_x) < DrawProp->LcdXsize)
 80062e2:	eb08 0004 	add.w	r0, r8, r4
 80062e6:	f8db 2040 	ldr.w	r2, [fp, #64]	; 0x40
 80062ea:	4290      	cmp	r0, r2
 80062ec:	d206      	bcs.n	80062fc <UTIL_LCD_DrawCircle+0x40>
        UTIL_LCD_SetPixel((Xpos + current_x), (Ypos - current_y), Color);
 80062ee:	b299      	uxth	r1, r3
 80062f0:	464a      	mov	r2, r9
 80062f2:	b280      	uxth	r0, r0
 80062f4:	9301      	str	r3, [sp, #4]
 80062f6:	f7ff fed7 	bl	80060a8 <UTIL_LCD_SetPixel>
 80062fa:	9b01      	ldr	r3, [sp, #4]
      if((Xpos - current_x) < DrawProp->LcdXsize)
 80062fc:	eba8 0004 	sub.w	r0, r8, r4
 8006300:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006302:	4290      	cmp	r0, r2
 8006304:	d204      	bcs.n	8006310 <UTIL_LCD_DrawCircle+0x54>
        UTIL_LCD_SetPixel((Xpos - current_x), (Ypos - current_y), Color);
 8006306:	464a      	mov	r2, r9
 8006308:	b299      	uxth	r1, r3
 800630a:	b280      	uxth	r0, r0
 800630c:	f7ff fecc 	bl	80060a8 <UTIL_LCD_SetPixel>
    if((Ypos - current_x) < DrawProp->LcdYsize)
 8006310:	ebaa 0304 	sub.w	r3, sl, r4
 8006314:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006316:	4293      	cmp	r3, r2
 8006318:	d215      	bcs.n	8006346 <UTIL_LCD_DrawCircle+0x8a>
      if((Xpos + current_y) < DrawProp->LcdXsize)
 800631a:	eb08 0005 	add.w	r0, r8, r5
 800631e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006320:	4290      	cmp	r0, r2
 8006322:	d206      	bcs.n	8006332 <UTIL_LCD_DrawCircle+0x76>
        UTIL_LCD_SetPixel((Xpos + current_y), (Ypos - current_x), Color);
 8006324:	b299      	uxth	r1, r3
 8006326:	464a      	mov	r2, r9
 8006328:	b280      	uxth	r0, r0
 800632a:	9301      	str	r3, [sp, #4]
 800632c:	f7ff febc 	bl	80060a8 <UTIL_LCD_SetPixel>
 8006330:	9b01      	ldr	r3, [sp, #4]
      if((Xpos - current_y) < DrawProp->LcdXsize)
 8006332:	eba8 0005 	sub.w	r0, r8, r5
 8006336:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006338:	4290      	cmp	r0, r2
 800633a:	d204      	bcs.n	8006346 <UTIL_LCD_DrawCircle+0x8a>
        UTIL_LCD_SetPixel((Xpos - current_y), (Ypos - current_x), Color);
 800633c:	464a      	mov	r2, r9
 800633e:	b299      	uxth	r1, r3
 8006340:	b280      	uxth	r0, r0
 8006342:	f7ff feb1 	bl	80060a8 <UTIL_LCD_SetPixel>
    if((Ypos + current_y) < DrawProp->LcdYsize)
 8006346:	eb0a 0305 	add.w	r3, sl, r5
 800634a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800634c:	4293      	cmp	r3, r2
 800634e:	d215      	bcs.n	800637c <UTIL_LCD_DrawCircle+0xc0>
      if((Xpos + current_x) < DrawProp->LcdXsize)
 8006350:	eb08 0004 	add.w	r0, r8, r4
 8006354:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006356:	4290      	cmp	r0, r2
 8006358:	d206      	bcs.n	8006368 <UTIL_LCD_DrawCircle+0xac>
        UTIL_LCD_SetPixel((Xpos + current_x), (Ypos + current_y), Color);
 800635a:	b299      	uxth	r1, r3
 800635c:	464a      	mov	r2, r9
 800635e:	b280      	uxth	r0, r0
 8006360:	9301      	str	r3, [sp, #4]
 8006362:	f7ff fea1 	bl	80060a8 <UTIL_LCD_SetPixel>
 8006366:	9b01      	ldr	r3, [sp, #4]
      if((Xpos - current_x) < DrawProp->LcdXsize)
 8006368:	eba8 0004 	sub.w	r0, r8, r4
 800636c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800636e:	4290      	cmp	r0, r2
 8006370:	d204      	bcs.n	800637c <UTIL_LCD_DrawCircle+0xc0>
        UTIL_LCD_SetPixel((Xpos - current_x), (Ypos + current_y), Color);
 8006372:	464a      	mov	r2, r9
 8006374:	b299      	uxth	r1, r3
 8006376:	b280      	uxth	r0, r0
 8006378:	f7ff fe96 	bl	80060a8 <UTIL_LCD_SetPixel>
    if((Ypos + current_x) < DrawProp->LcdYsize)
 800637c:	eb0a 0304 	add.w	r3, sl, r4
 8006380:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006382:	4293      	cmp	r3, r2
 8006384:	d215      	bcs.n	80063b2 <UTIL_LCD_DrawCircle+0xf6>
      if((Xpos + current_y) < DrawProp->LcdXsize)
 8006386:	eb08 0005 	add.w	r0, r8, r5
 800638a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800638c:	4290      	cmp	r0, r2
 800638e:	d206      	bcs.n	800639e <UTIL_LCD_DrawCircle+0xe2>
        UTIL_LCD_SetPixel((Xpos + current_y), (Ypos + current_x), Color);
 8006390:	b299      	uxth	r1, r3
 8006392:	464a      	mov	r2, r9
 8006394:	b280      	uxth	r0, r0
 8006396:	9301      	str	r3, [sp, #4]
 8006398:	f7ff fe86 	bl	80060a8 <UTIL_LCD_SetPixel>
 800639c:	9b01      	ldr	r3, [sp, #4]
      if((Xpos - current_y) < DrawProp->LcdXsize)
 800639e:	eba8 0005 	sub.w	r0, r8, r5
 80063a2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80063a4:	4290      	cmp	r0, r2
 80063a6:	d204      	bcs.n	80063b2 <UTIL_LCD_DrawCircle+0xf6>
        UTIL_LCD_SetPixel((Xpos - current_y), (Ypos + current_x), Color);
 80063a8:	464a      	mov	r2, r9
 80063aa:	b299      	uxth	r1, r3
 80063ac:	b280      	uxth	r0, r0
 80063ae:	f7ff fe7b 	bl	80060a8 <UTIL_LCD_SetPixel>
    if (decision < 0)
 80063b2:	2e00      	cmp	r6, #0
      decision += (current_x << 2) + 6;
 80063b4:	bfb1      	iteee	lt
 80063b6:	3606      	addlt	r6, #6
      decision += ((current_x - current_y) << 2) + 10;
 80063b8:	1b63      	subge	r3, r4, r5
 80063ba:	360a      	addge	r6, #10
      current_y--;
 80063bc:	f105 35ff 	addge.w	r5, r5, #4294967295
      decision += (current_x << 2) + 6;
 80063c0:	bfb8      	it	lt
 80063c2:	eb06 0684 	addlt.w	r6, r6, r4, lsl #2
    current_x++;
 80063c6:	f104 0401 	add.w	r4, r4, #1
      decision += ((current_x - current_y) << 2) + 10;
 80063ca:	bfa8      	it	ge
 80063cc:	eb06 0683 	addge.w	r6, r6, r3, lsl #2
  while (current_x <= current_y)
 80063d0:	42a5      	cmp	r5, r4
 80063d2:	d280      	bcs.n	80062d6 <UTIL_LCD_DrawCircle+0x1a>
}
 80063d4:	b003      	add	sp, #12
 80063d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063da:	bf00      	nop
 80063dc:	20000de4 	.word	0x20000de4

080063e0 <UTIL_LCD_FillRect>:
{
 80063e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80063e2:	4c0e      	ldr	r4, [pc, #56]	; (800641c <UTIL_LCD_FillRect+0x3c>)
 80063e4:	4684      	mov	ip, r0
 80063e6:	9d08      	ldr	r5, [sp, #32]
 80063e8:	6927      	ldr	r7, [r4, #16]
 80063ea:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  if(DrawProp->LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 80063ec:	6ca4      	ldr	r4, [r4, #72]	; 0x48
 80063ee:	2c02      	cmp	r4, #2
 80063f0:	d111      	bne.n	8006416 <UTIL_LCD_FillRect+0x36>
    FuncDriver.FillRect(DrawProp->LcdDevice, Xpos, Ypos, Width, Height, CONVERTARGB88882RGB565(Color));
 80063f2:	096c      	lsrs	r4, r5, #5
 80063f4:	0a2e      	lsrs	r6, r5, #8
 80063f6:	f3c5 05c4 	ubfx	r5, r5, #3, #5
 80063fa:	f404 64fc 	and.w	r4, r4, #2016	; 0x7e0
 80063fe:	f406 4678 	and.w	r6, r6, #63488	; 0xf800
 8006402:	4334      	orrs	r4, r6
 8006404:	432c      	orrs	r4, r5
 8006406:	9401      	str	r4, [sp, #4]
    FuncDriver.FillRect(DrawProp->LcdDevice, Xpos, Ypos, Width, Height, Color);
 8006408:	9300      	str	r3, [sp, #0]
 800640a:	4613      	mov	r3, r2
 800640c:	460a      	mov	r2, r1
 800640e:	4661      	mov	r1, ip
 8006410:	47b8      	blx	r7
}
 8006412:	b003      	add	sp, #12
 8006414:	bdf0      	pop	{r4, r5, r6, r7, pc}
    FuncDriver.FillRect(DrawProp->LcdDevice, Xpos, Ypos, Width, Height, Color);
 8006416:	9501      	str	r5, [sp, #4]
 8006418:	e7f6      	b.n	8006408 <UTIL_LCD_FillRect+0x28>
 800641a:	bf00      	nop
 800641c:	20000de4 	.word	0x20000de4

08006420 <UTIL_LCD_Clear>:
{
 8006420:	b507      	push	{r0, r1, r2, lr}
  UTIL_LCD_FillRect(0, 0, DrawProp->LcdXsize, DrawProp->LcdYsize, Color);
 8006422:	2100      	movs	r1, #0
 8006424:	4a04      	ldr	r2, [pc, #16]	; (8006438 <UTIL_LCD_Clear+0x18>)
 8006426:	9000      	str	r0, [sp, #0]
 8006428:	4608      	mov	r0, r1
 800642a:	e9d2 2310 	ldrd	r2, r3, [r2, #64]	; 0x40
 800642e:	f7ff ffd7 	bl	80063e0 <UTIL_LCD_FillRect>
}
 8006432:	b003      	add	sp, #12
 8006434:	f85d fb04 	ldr.w	pc, [sp], #4
 8006438:	20000de4 	.word	0x20000de4

0800643c <UTIL_LCD_FillCircle>:
{
 800643c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006440:	461e      	mov	r6, r3
  decision = 3 - (Radius << 1);
 8006442:	0053      	lsls	r3, r2, #1
{
 8006444:	4680      	mov	r8, r0
 8006446:	4689      	mov	r9, r1
  decision = 3 - (Radius << 1);
 8006448:	f1c3 0303 	rsb	r3, r3, #3
  current_y = Radius;
 800644c:	4615      	mov	r5, r2
  current_x = 0;
 800644e:	2400      	movs	r4, #0
{
 8006450:	9201      	str	r2, [sp, #4]
  decision = 3 - (Radius << 1);
 8006452:	9300      	str	r3, [sp, #0]
    if(current_y > 0)
 8006454:	b1a5      	cbz	r5, 8006480 <UTIL_LCD_FillCircle+0x44>
      if(current_y >= Xpos)
 8006456:	45a8      	cmp	r8, r5
 8006458:	eb09 0104 	add.w	r1, r9, r4
 800645c:	ea4f 0745 	mov.w	r7, r5, lsl #1
 8006460:	eba9 0b04 	sub.w	fp, r9, r4
 8006464:	d835      	bhi.n	80064d2 <UTIL_LCD_FillCircle+0x96>
        UTIL_LCD_DrawHLine(0, Ypos + current_x, 2*current_y - (current_y - Xpos), Color);
 8006466:	1b7f      	subs	r7, r7, r5
 8006468:	4633      	mov	r3, r6
 800646a:	2000      	movs	r0, #0
 800646c:	4447      	add	r7, r8
 800646e:	463a      	mov	r2, r7
 8006470:	f7ff fde2 	bl	8006038 <UTIL_LCD_DrawHLine>
        UTIL_LCD_DrawHLine(0, Ypos - current_x, 2*current_y - (current_y - Xpos), Color);
 8006474:	4633      	mov	r3, r6
 8006476:	463a      	mov	r2, r7
 8006478:	4659      	mov	r1, fp
 800647a:	2000      	movs	r0, #0
        UTIL_LCD_DrawHLine(Xpos - current_y, Ypos - current_x, 2*current_y, Color);
 800647c:	f7ff fddc 	bl	8006038 <UTIL_LCD_DrawHLine>
    if(current_x > 0)
 8006480:	b1a4      	cbz	r4, 80064ac <UTIL_LCD_FillCircle+0x70>
      if(current_x >= Xpos)
 8006482:	45a0      	cmp	r8, r4
 8006484:	eba9 0105 	sub.w	r1, r9, r5
 8006488:	ea4f 0b44 	mov.w	fp, r4, lsl #1
 800648c:	eb09 0a05 	add.w	sl, r9, r5
 8006490:	d82b      	bhi.n	80064ea <UTIL_LCD_FillCircle+0xae>
        UTIL_LCD_DrawHLine(0, Ypos - current_y, 2*current_x - (current_x - Xpos), Color);
 8006492:	eb08 0704 	add.w	r7, r8, r4
 8006496:	4633      	mov	r3, r6
 8006498:	2000      	movs	r0, #0
 800649a:	463a      	mov	r2, r7
 800649c:	f7ff fdcc 	bl	8006038 <UTIL_LCD_DrawHLine>
        UTIL_LCD_DrawHLine(0, Ypos + current_y, 2*current_x - (current_x - Xpos), Color);
 80064a0:	4633      	mov	r3, r6
 80064a2:	463a      	mov	r2, r7
 80064a4:	4651      	mov	r1, sl
 80064a6:	2000      	movs	r0, #0
        UTIL_LCD_DrawHLine(Xpos - current_x, Ypos + current_y, 2*current_x, Color);
 80064a8:	f7ff fdc6 	bl	8006038 <UTIL_LCD_DrawHLine>
    if (decision < 0)
 80064ac:	9b00      	ldr	r3, [sp, #0]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	da27      	bge.n	8006502 <UTIL_LCD_FillCircle+0xc6>
      decision += (current_x << 2) + 6;
 80064b2:	3306      	adds	r3, #6
 80064b4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80064b8:	9300      	str	r3, [sp, #0]
    current_x++;
 80064ba:	3401      	adds	r4, #1
  while (current_x <= current_y)
 80064bc:	42a5      	cmp	r5, r4
 80064be:	d2c9      	bcs.n	8006454 <UTIL_LCD_FillCircle+0x18>
  UTIL_LCD_DrawCircle(Xpos, Ypos, Radius, Color);
 80064c0:	4633      	mov	r3, r6
 80064c2:	9a01      	ldr	r2, [sp, #4]
 80064c4:	4649      	mov	r1, r9
 80064c6:	4640      	mov	r0, r8
}
 80064c8:	b003      	add	sp, #12
 80064ca:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  UTIL_LCD_DrawCircle(Xpos, Ypos, Radius, Color);
 80064ce:	f7ff bef5 	b.w	80062bc <UTIL_LCD_DrawCircle>
        UTIL_LCD_DrawHLine(Xpos - current_y, Ypos + current_x, 2*current_y, Color);
 80064d2:	eba8 0a05 	sub.w	sl, r8, r5
 80064d6:	4633      	mov	r3, r6
 80064d8:	463a      	mov	r2, r7
 80064da:	4650      	mov	r0, sl
 80064dc:	f7ff fdac 	bl	8006038 <UTIL_LCD_DrawHLine>
        UTIL_LCD_DrawHLine(Xpos - current_y, Ypos - current_x, 2*current_y, Color);
 80064e0:	4633      	mov	r3, r6
 80064e2:	463a      	mov	r2, r7
 80064e4:	4659      	mov	r1, fp
 80064e6:	4650      	mov	r0, sl
 80064e8:	e7c8      	b.n	800647c <UTIL_LCD_FillCircle+0x40>
        UTIL_LCD_DrawHLine(Xpos - current_x, Ypos - current_y, 2*current_x, Color);
 80064ea:	eba8 0704 	sub.w	r7, r8, r4
 80064ee:	4633      	mov	r3, r6
 80064f0:	465a      	mov	r2, fp
 80064f2:	4638      	mov	r0, r7
 80064f4:	f7ff fda0 	bl	8006038 <UTIL_LCD_DrawHLine>
        UTIL_LCD_DrawHLine(Xpos - current_x, Ypos + current_y, 2*current_x, Color);
 80064f8:	4633      	mov	r3, r6
 80064fa:	465a      	mov	r2, fp
 80064fc:	4651      	mov	r1, sl
 80064fe:	4638      	mov	r0, r7
 8006500:	e7d2      	b.n	80064a8 <UTIL_LCD_FillCircle+0x6c>
      decision += ((current_x - current_y) << 2) + 10;
 8006502:	9b00      	ldr	r3, [sp, #0]
 8006504:	1b62      	subs	r2, r4, r5
      current_y--;
 8006506:	3d01      	subs	r5, #1
      decision += ((current_x - current_y) << 2) + 10;
 8006508:	330a      	adds	r3, #10
 800650a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800650e:	9300      	str	r3, [sp, #0]
 8006510:	e7d3      	b.n	80064ba <UTIL_LCD_FillCircle+0x7e>
	...

08006514 <__libc_init_array>:
 8006514:	b570      	push	{r4, r5, r6, lr}
 8006516:	4e0d      	ldr	r6, [pc, #52]	; (800654c <__libc_init_array+0x38>)
 8006518:	4c0d      	ldr	r4, [pc, #52]	; (8006550 <__libc_init_array+0x3c>)
 800651a:	1ba4      	subs	r4, r4, r6
 800651c:	10a4      	asrs	r4, r4, #2
 800651e:	2500      	movs	r5, #0
 8006520:	42a5      	cmp	r5, r4
 8006522:	d109      	bne.n	8006538 <__libc_init_array+0x24>
 8006524:	4e0b      	ldr	r6, [pc, #44]	; (8006554 <__libc_init_array+0x40>)
 8006526:	4c0c      	ldr	r4, [pc, #48]	; (8006558 <__libc_init_array+0x44>)
 8006528:	f000 fe48 	bl	80071bc <_init>
 800652c:	1ba4      	subs	r4, r4, r6
 800652e:	10a4      	asrs	r4, r4, #2
 8006530:	2500      	movs	r5, #0
 8006532:	42a5      	cmp	r5, r4
 8006534:	d105      	bne.n	8006542 <__libc_init_array+0x2e>
 8006536:	bd70      	pop	{r4, r5, r6, pc}
 8006538:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800653c:	4798      	blx	r3
 800653e:	3501      	adds	r5, #1
 8006540:	e7ee      	b.n	8006520 <__libc_init_array+0xc>
 8006542:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006546:	4798      	blx	r3
 8006548:	3501      	adds	r5, #1
 800654a:	e7f2      	b.n	8006532 <__libc_init_array+0x1e>
 800654c:	0800b140 	.word	0x0800b140
 8006550:	0800b140 	.word	0x0800b140
 8006554:	0800b140 	.word	0x0800b140
 8006558:	0800b144 	.word	0x0800b144

0800655c <strcpy>:
 800655c:	4603      	mov	r3, r0
 800655e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006562:	f803 2b01 	strb.w	r2, [r3], #1
 8006566:	2a00      	cmp	r2, #0
 8006568:	d1f9      	bne.n	800655e <strcpy+0x2>
 800656a:	4770      	bx	lr
 800656c:	0000      	movs	r0, r0
	...

08006570 <cos>:
 8006570:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006572:	eeb0 7b40 	vmov.f64	d7, d0
 8006576:	ee17 3a90 	vmov	r3, s15
 800657a:	4a19      	ldr	r2, [pc, #100]	; (80065e0 <cos+0x70>)
 800657c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006580:	4293      	cmp	r3, r2
 8006582:	dc04      	bgt.n	800658e <cos+0x1e>
 8006584:	ed9f 1b14 	vldr	d1, [pc, #80]	; 80065d8 <cos+0x68>
 8006588:	f000 f9a6 	bl	80068d8 <__kernel_cos>
 800658c:	e004      	b.n	8006598 <cos+0x28>
 800658e:	4a15      	ldr	r2, [pc, #84]	; (80065e4 <cos+0x74>)
 8006590:	4293      	cmp	r3, r2
 8006592:	dd04      	ble.n	800659e <cos+0x2e>
 8006594:	ee30 0b40 	vsub.f64	d0, d0, d0
 8006598:	b005      	add	sp, #20
 800659a:	f85d fb04 	ldr.w	pc, [sp], #4
 800659e:	4668      	mov	r0, sp
 80065a0:	f000 f85e 	bl	8006660 <__ieee754_rem_pio2>
 80065a4:	f000 0003 	and.w	r0, r0, #3
 80065a8:	2801      	cmp	r0, #1
 80065aa:	ed9d 1b02 	vldr	d1, [sp, #8]
 80065ae:	ed9d 0b00 	vldr	d0, [sp]
 80065b2:	d007      	beq.n	80065c4 <cos+0x54>
 80065b4:	2802      	cmp	r0, #2
 80065b6:	d00a      	beq.n	80065ce <cos+0x5e>
 80065b8:	2800      	cmp	r0, #0
 80065ba:	d0e5      	beq.n	8006588 <cos+0x18>
 80065bc:	2001      	movs	r0, #1
 80065be:	f000 fc93 	bl	8006ee8 <__kernel_sin>
 80065c2:	e7e9      	b.n	8006598 <cos+0x28>
 80065c4:	f000 fc90 	bl	8006ee8 <__kernel_sin>
 80065c8:	eeb1 0b40 	vneg.f64	d0, d0
 80065cc:	e7e4      	b.n	8006598 <cos+0x28>
 80065ce:	f000 f983 	bl	80068d8 <__kernel_cos>
 80065d2:	e7f9      	b.n	80065c8 <cos+0x58>
 80065d4:	f3af 8000 	nop.w
	...
 80065e0:	3fe921fb 	.word	0x3fe921fb
 80065e4:	7fefffff 	.word	0x7fefffff

080065e8 <sin>:
 80065e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80065ea:	eeb0 7b40 	vmov.f64	d7, d0
 80065ee:	ee17 3a90 	vmov	r3, s15
 80065f2:	4a19      	ldr	r2, [pc, #100]	; (8006658 <sin+0x70>)
 80065f4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80065f8:	4293      	cmp	r3, r2
 80065fa:	dc05      	bgt.n	8006608 <sin+0x20>
 80065fc:	ed9f 1b14 	vldr	d1, [pc, #80]	; 8006650 <sin+0x68>
 8006600:	2000      	movs	r0, #0
 8006602:	f000 fc71 	bl	8006ee8 <__kernel_sin>
 8006606:	e004      	b.n	8006612 <sin+0x2a>
 8006608:	4a14      	ldr	r2, [pc, #80]	; (800665c <sin+0x74>)
 800660a:	4293      	cmp	r3, r2
 800660c:	dd04      	ble.n	8006618 <sin+0x30>
 800660e:	ee30 0b40 	vsub.f64	d0, d0, d0
 8006612:	b005      	add	sp, #20
 8006614:	f85d fb04 	ldr.w	pc, [sp], #4
 8006618:	4668      	mov	r0, sp
 800661a:	f000 f821 	bl	8006660 <__ieee754_rem_pio2>
 800661e:	f000 0003 	and.w	r0, r0, #3
 8006622:	2801      	cmp	r0, #1
 8006624:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006628:	ed9d 0b00 	vldr	d0, [sp]
 800662c:	d004      	beq.n	8006638 <sin+0x50>
 800662e:	2802      	cmp	r0, #2
 8006630:	d005      	beq.n	800663e <sin+0x56>
 8006632:	b950      	cbnz	r0, 800664a <sin+0x62>
 8006634:	2001      	movs	r0, #1
 8006636:	e7e4      	b.n	8006602 <sin+0x1a>
 8006638:	f000 f94e 	bl	80068d8 <__kernel_cos>
 800663c:	e7e9      	b.n	8006612 <sin+0x2a>
 800663e:	2001      	movs	r0, #1
 8006640:	f000 fc52 	bl	8006ee8 <__kernel_sin>
 8006644:	eeb1 0b40 	vneg.f64	d0, d0
 8006648:	e7e3      	b.n	8006612 <sin+0x2a>
 800664a:	f000 f945 	bl	80068d8 <__kernel_cos>
 800664e:	e7f9      	b.n	8006644 <sin+0x5c>
	...
 8006658:	3fe921fb 	.word	0x3fe921fb
 800665c:	7fefffff 	.word	0x7fefffff

08006660 <__ieee754_rem_pio2>:
 8006660:	b570      	push	{r4, r5, r6, lr}
 8006662:	eeb0 7b40 	vmov.f64	d7, d0
 8006666:	ee17 5a90 	vmov	r5, s15
 800666a:	4b95      	ldr	r3, [pc, #596]	; (80068c0 <__ieee754_rem_pio2+0x260>)
 800666c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8006670:	429e      	cmp	r6, r3
 8006672:	b088      	sub	sp, #32
 8006674:	4604      	mov	r4, r0
 8006676:	dc07      	bgt.n	8006688 <__ieee754_rem_pio2+0x28>
 8006678:	2200      	movs	r2, #0
 800667a:	2300      	movs	r3, #0
 800667c:	ed84 0b00 	vstr	d0, [r4]
 8006680:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8006684:	2000      	movs	r0, #0
 8006686:	e01b      	b.n	80066c0 <__ieee754_rem_pio2+0x60>
 8006688:	4b8e      	ldr	r3, [pc, #568]	; (80068c4 <__ieee754_rem_pio2+0x264>)
 800668a:	429e      	cmp	r6, r3
 800668c:	dc3b      	bgt.n	8006706 <__ieee754_rem_pio2+0xa6>
 800668e:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 8006692:	2d00      	cmp	r5, #0
 8006694:	ed9f 6b7a 	vldr	d6, [pc, #488]	; 8006880 <__ieee754_rem_pio2+0x220>
 8006698:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 800669c:	dd19      	ble.n	80066d2 <__ieee754_rem_pio2+0x72>
 800669e:	ee30 7b46 	vsub.f64	d7, d0, d6
 80066a2:	429e      	cmp	r6, r3
 80066a4:	d00e      	beq.n	80066c4 <__ieee754_rem_pio2+0x64>
 80066a6:	ed9f 6b78 	vldr	d6, [pc, #480]	; 8006888 <__ieee754_rem_pio2+0x228>
 80066aa:	ee37 5b46 	vsub.f64	d5, d7, d6
 80066ae:	ee37 7b45 	vsub.f64	d7, d7, d5
 80066b2:	ed84 5b00 	vstr	d5, [r4]
 80066b6:	ee37 7b46 	vsub.f64	d7, d7, d6
 80066ba:	ed84 7b02 	vstr	d7, [r4, #8]
 80066be:	2001      	movs	r0, #1
 80066c0:	b008      	add	sp, #32
 80066c2:	bd70      	pop	{r4, r5, r6, pc}
 80066c4:	ed9f 6b72 	vldr	d6, [pc, #456]	; 8006890 <__ieee754_rem_pio2+0x230>
 80066c8:	ee37 7b46 	vsub.f64	d7, d7, d6
 80066cc:	ed9f 6b72 	vldr	d6, [pc, #456]	; 8006898 <__ieee754_rem_pio2+0x238>
 80066d0:	e7eb      	b.n	80066aa <__ieee754_rem_pio2+0x4a>
 80066d2:	429e      	cmp	r6, r3
 80066d4:	ee30 7b06 	vadd.f64	d7, d0, d6
 80066d8:	d00e      	beq.n	80066f8 <__ieee754_rem_pio2+0x98>
 80066da:	ed9f 6b6b 	vldr	d6, [pc, #428]	; 8006888 <__ieee754_rem_pio2+0x228>
 80066de:	ee37 5b06 	vadd.f64	d5, d7, d6
 80066e2:	ee37 7b45 	vsub.f64	d7, d7, d5
 80066e6:	ed84 5b00 	vstr	d5, [r4]
 80066ea:	ee37 7b06 	vadd.f64	d7, d7, d6
 80066ee:	f04f 30ff 	mov.w	r0, #4294967295
 80066f2:	ed84 7b02 	vstr	d7, [r4, #8]
 80066f6:	e7e3      	b.n	80066c0 <__ieee754_rem_pio2+0x60>
 80066f8:	ed9f 6b65 	vldr	d6, [pc, #404]	; 8006890 <__ieee754_rem_pio2+0x230>
 80066fc:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006700:	ed9f 6b65 	vldr	d6, [pc, #404]	; 8006898 <__ieee754_rem_pio2+0x238>
 8006704:	e7eb      	b.n	80066de <__ieee754_rem_pio2+0x7e>
 8006706:	4b70      	ldr	r3, [pc, #448]	; (80068c8 <__ieee754_rem_pio2+0x268>)
 8006708:	429e      	cmp	r6, r3
 800670a:	dc6c      	bgt.n	80067e6 <__ieee754_rem_pio2+0x186>
 800670c:	f000 fc44 	bl	8006f98 <fabs>
 8006710:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8006714:	ed9f 6b62 	vldr	d6, [pc, #392]	; 80068a0 <__ieee754_rem_pio2+0x240>
 8006718:	eea0 7b06 	vfma.f64	d7, d0, d6
 800671c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8006720:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8006724:	ee17 0a90 	vmov	r0, s15
 8006728:	eeb1 5b44 	vneg.f64	d5, d4
 800672c:	ed9f 7b54 	vldr	d7, [pc, #336]	; 8006880 <__ieee754_rem_pio2+0x220>
 8006730:	eea5 0b07 	vfma.f64	d0, d5, d7
 8006734:	ed9f 7b54 	vldr	d7, [pc, #336]	; 8006888 <__ieee754_rem_pio2+0x228>
 8006738:	281f      	cmp	r0, #31
 800673a:	ee24 7b07 	vmul.f64	d7, d4, d7
 800673e:	ee30 6b47 	vsub.f64	d6, d0, d7
 8006742:	dc08      	bgt.n	8006756 <__ieee754_rem_pio2+0xf6>
 8006744:	1e42      	subs	r2, r0, #1
 8006746:	4b61      	ldr	r3, [pc, #388]	; (80068cc <__ieee754_rem_pio2+0x26c>)
 8006748:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800674c:	42b3      	cmp	r3, r6
 800674e:	d002      	beq.n	8006756 <__ieee754_rem_pio2+0xf6>
 8006750:	ed84 6b00 	vstr	d6, [r4]
 8006754:	e022      	b.n	800679c <__ieee754_rem_pio2+0x13c>
 8006756:	ee16 3a90 	vmov	r3, s13
 800675a:	1536      	asrs	r6, r6, #20
 800675c:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8006760:	1af3      	subs	r3, r6, r3
 8006762:	2b10      	cmp	r3, #16
 8006764:	ddf4      	ble.n	8006750 <__ieee754_rem_pio2+0xf0>
 8006766:	eeb0 6b40 	vmov.f64	d6, d0
 800676a:	ed9f 3b49 	vldr	d3, [pc, #292]	; 8006890 <__ieee754_rem_pio2+0x230>
 800676e:	eea5 6b03 	vfma.f64	d6, d5, d3
 8006772:	ee30 7b46 	vsub.f64	d7, d0, d6
 8006776:	eea5 7b03 	vfma.f64	d7, d5, d3
 800677a:	ed9f 3b47 	vldr	d3, [pc, #284]	; 8006898 <__ieee754_rem_pio2+0x238>
 800677e:	ee94 7b03 	vfnms.f64	d7, d4, d3
 8006782:	ee36 3b47 	vsub.f64	d3, d6, d7
 8006786:	ee13 3a90 	vmov	r3, s7
 800678a:	f3c3 530a 	ubfx	r3, r3, #20, #11
 800678e:	1af6      	subs	r6, r6, r3
 8006790:	2e31      	cmp	r6, #49	; 0x31
 8006792:	dc17      	bgt.n	80067c4 <__ieee754_rem_pio2+0x164>
 8006794:	eeb0 0b46 	vmov.f64	d0, d6
 8006798:	ed84 3b00 	vstr	d3, [r4]
 800679c:	ed94 6b00 	vldr	d6, [r4]
 80067a0:	2d00      	cmp	r5, #0
 80067a2:	ee30 0b46 	vsub.f64	d0, d0, d6
 80067a6:	ee30 7b47 	vsub.f64	d7, d0, d7
 80067aa:	ed84 7b02 	vstr	d7, [r4, #8]
 80067ae:	da87      	bge.n	80066c0 <__ieee754_rem_pio2+0x60>
 80067b0:	eeb1 6b46 	vneg.f64	d6, d6
 80067b4:	ed84 6b00 	vstr	d6, [r4]
 80067b8:	eeb1 7b47 	vneg.f64	d7, d7
 80067bc:	4240      	negs	r0, r0
 80067be:	ed84 7b02 	vstr	d7, [r4, #8]
 80067c2:	e77d      	b.n	80066c0 <__ieee754_rem_pio2+0x60>
 80067c4:	ed9f 3b38 	vldr	d3, [pc, #224]	; 80068a8 <__ieee754_rem_pio2+0x248>
 80067c8:	eeb0 0b46 	vmov.f64	d0, d6
 80067cc:	eea5 0b03 	vfma.f64	d0, d5, d3
 80067d0:	ee36 7b40 	vsub.f64	d7, d6, d0
 80067d4:	ed9f 6b36 	vldr	d6, [pc, #216]	; 80068b0 <__ieee754_rem_pio2+0x250>
 80067d8:	eea5 7b03 	vfma.f64	d7, d5, d3
 80067dc:	ee94 7b06 	vfnms.f64	d7, d4, d6
 80067e0:	ee30 6b47 	vsub.f64	d6, d0, d7
 80067e4:	e7b4      	b.n	8006750 <__ieee754_rem_pio2+0xf0>
 80067e6:	4b3a      	ldr	r3, [pc, #232]	; (80068d0 <__ieee754_rem_pio2+0x270>)
 80067e8:	429e      	cmp	r6, r3
 80067ea:	dd06      	ble.n	80067fa <__ieee754_rem_pio2+0x19a>
 80067ec:	ee30 7b40 	vsub.f64	d7, d0, d0
 80067f0:	ed80 7b02 	vstr	d7, [r0, #8]
 80067f4:	ed80 7b00 	vstr	d7, [r0]
 80067f8:	e744      	b.n	8006684 <__ieee754_rem_pio2+0x24>
 80067fa:	1532      	asrs	r2, r6, #20
 80067fc:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 8006800:	ee10 0a10 	vmov	r0, s0
 8006804:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8006808:	ec41 0b17 	vmov	d7, r0, r1
 800680c:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8006810:	ed9f 5b29 	vldr	d5, [pc, #164]	; 80068b8 <__ieee754_rem_pio2+0x258>
 8006814:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8006818:	ee37 7b46 	vsub.f64	d7, d7, d6
 800681c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8006820:	ee27 7b05 	vmul.f64	d7, d7, d5
 8006824:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8006828:	a908      	add	r1, sp, #32
 800682a:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 800682e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006832:	ed8d 6b04 	vstr	d6, [sp, #16]
 8006836:	ee27 7b05 	vmul.f64	d7, d7, d5
 800683a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800683e:	2303      	movs	r3, #3
 8006840:	ed31 7b02 	vldmdb	r1!, {d7}
 8006844:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006848:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800684c:	f103 30ff 	add.w	r0, r3, #4294967295
 8006850:	d013      	beq.n	800687a <__ieee754_rem_pio2+0x21a>
 8006852:	4920      	ldr	r1, [pc, #128]	; (80068d4 <__ieee754_rem_pio2+0x274>)
 8006854:	9101      	str	r1, [sp, #4]
 8006856:	2102      	movs	r1, #2
 8006858:	9100      	str	r1, [sp, #0]
 800685a:	a802      	add	r0, sp, #8
 800685c:	4621      	mov	r1, r4
 800685e:	f000 f8a7 	bl	80069b0 <__kernel_rem_pio2>
 8006862:	2d00      	cmp	r5, #0
 8006864:	f6bf af2c 	bge.w	80066c0 <__ieee754_rem_pio2+0x60>
 8006868:	ed94 7b00 	vldr	d7, [r4]
 800686c:	eeb1 7b47 	vneg.f64	d7, d7
 8006870:	ed84 7b00 	vstr	d7, [r4]
 8006874:	ed94 7b02 	vldr	d7, [r4, #8]
 8006878:	e79e      	b.n	80067b8 <__ieee754_rem_pio2+0x158>
 800687a:	4603      	mov	r3, r0
 800687c:	e7e0      	b.n	8006840 <__ieee754_rem_pio2+0x1e0>
 800687e:	bf00      	nop
 8006880:	54400000 	.word	0x54400000
 8006884:	3ff921fb 	.word	0x3ff921fb
 8006888:	1a626331 	.word	0x1a626331
 800688c:	3dd0b461 	.word	0x3dd0b461
 8006890:	1a600000 	.word	0x1a600000
 8006894:	3dd0b461 	.word	0x3dd0b461
 8006898:	2e037073 	.word	0x2e037073
 800689c:	3ba3198a 	.word	0x3ba3198a
 80068a0:	6dc9c883 	.word	0x6dc9c883
 80068a4:	3fe45f30 	.word	0x3fe45f30
 80068a8:	2e000000 	.word	0x2e000000
 80068ac:	3ba3198a 	.word	0x3ba3198a
 80068b0:	252049c1 	.word	0x252049c1
 80068b4:	397b839a 	.word	0x397b839a
 80068b8:	00000000 	.word	0x00000000
 80068bc:	41700000 	.word	0x41700000
 80068c0:	3fe921fb 	.word	0x3fe921fb
 80068c4:	4002d97b 	.word	0x4002d97b
 80068c8:	413921fb 	.word	0x413921fb
 80068cc:	0800af68 	.word	0x0800af68
 80068d0:	7fefffff 	.word	0x7fefffff
 80068d4:	0800afe8 	.word	0x0800afe8

080068d8 <__kernel_cos>:
 80068d8:	ee10 1a90 	vmov	r1, s1
 80068dc:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 80068e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80068e4:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 80068e8:	da05      	bge.n	80068f6 <__kernel_cos+0x1e>
 80068ea:	eefd 6bc0 	vcvt.s32.f64	s13, d0
 80068ee:	ee16 3a90 	vmov	r3, s13
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d03d      	beq.n	8006972 <__kernel_cos+0x9a>
 80068f6:	ee20 4b00 	vmul.f64	d4, d0, d0
 80068fa:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 80068fe:	ed9f 3b1e 	vldr	d3, [pc, #120]	; 8006978 <__kernel_cos+0xa0>
 8006902:	ee21 1b40 	vnmul.f64	d1, d1, d0
 8006906:	ee24 6b06 	vmul.f64	d6, d4, d6
 800690a:	ed9f 5b1d 	vldr	d5, [pc, #116]	; 8006980 <__kernel_cos+0xa8>
 800690e:	eea4 5b03 	vfma.f64	d5, d4, d3
 8006912:	ed9f 3b1d 	vldr	d3, [pc, #116]	; 8006988 <__kernel_cos+0xb0>
 8006916:	eea5 3b04 	vfma.f64	d3, d5, d4
 800691a:	ed9f 5b1d 	vldr	d5, [pc, #116]	; 8006990 <__kernel_cos+0xb8>
 800691e:	eea3 5b04 	vfma.f64	d5, d3, d4
 8006922:	ed9f 3b1d 	vldr	d3, [pc, #116]	; 8006998 <__kernel_cos+0xc0>
 8006926:	4b20      	ldr	r3, [pc, #128]	; (80069a8 <__kernel_cos+0xd0>)
 8006928:	eea5 3b04 	vfma.f64	d3, d5, d4
 800692c:	ed9f 5b1c 	vldr	d5, [pc, #112]	; 80069a0 <__kernel_cos+0xc8>
 8006930:	4299      	cmp	r1, r3
 8006932:	eea3 5b04 	vfma.f64	d5, d3, d4
 8006936:	ee25 5b04 	vmul.f64	d5, d5, d4
 800693a:	eea4 1b05 	vfma.f64	d1, d4, d5
 800693e:	dc04      	bgt.n	800694a <__kernel_cos+0x72>
 8006940:	ee36 6b41 	vsub.f64	d6, d6, d1
 8006944:	ee37 0b46 	vsub.f64	d0, d7, d6
 8006948:	4770      	bx	lr
 800694a:	4b18      	ldr	r3, [pc, #96]	; (80069ac <__kernel_cos+0xd4>)
 800694c:	4299      	cmp	r1, r3
 800694e:	dc0d      	bgt.n	800696c <__kernel_cos+0x94>
 8006950:	2200      	movs	r2, #0
 8006952:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 8006956:	ec43 2b15 	vmov	d5, r2, r3
 800695a:	ee37 0b45 	vsub.f64	d0, d7, d5
 800695e:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006962:	ee36 6b41 	vsub.f64	d6, d6, d1
 8006966:	ee30 0b46 	vsub.f64	d0, d0, d6
 800696a:	4770      	bx	lr
 800696c:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 8006970:	e7f3      	b.n	800695a <__kernel_cos+0x82>
 8006972:	eeb0 0b47 	vmov.f64	d0, d7
 8006976:	4770      	bx	lr
 8006978:	be8838d4 	.word	0xbe8838d4
 800697c:	bda8fae9 	.word	0xbda8fae9
 8006980:	bdb4b1c4 	.word	0xbdb4b1c4
 8006984:	3e21ee9e 	.word	0x3e21ee9e
 8006988:	809c52ad 	.word	0x809c52ad
 800698c:	be927e4f 	.word	0xbe927e4f
 8006990:	19cb1590 	.word	0x19cb1590
 8006994:	3efa01a0 	.word	0x3efa01a0
 8006998:	16c15177 	.word	0x16c15177
 800699c:	bf56c16c 	.word	0xbf56c16c
 80069a0:	5555554c 	.word	0x5555554c
 80069a4:	3fa55555 	.word	0x3fa55555
 80069a8:	3fd33332 	.word	0x3fd33332
 80069ac:	3fe90000 	.word	0x3fe90000

080069b0 <__kernel_rem_pio2>:
 80069b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069b4:	ed2d 8b06 	vpush	{d8-d10}
 80069b8:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
 80069bc:	469b      	mov	fp, r3
 80069be:	460e      	mov	r6, r1
 80069c0:	4bc7      	ldr	r3, [pc, #796]	; (8006ce0 <__kernel_rem_pio2+0x330>)
 80069c2:	99a2      	ldr	r1, [sp, #648]	; 0x288
 80069c4:	9002      	str	r0, [sp, #8]
 80069c6:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 80069ca:	98a3      	ldr	r0, [sp, #652]	; 0x28c
 80069cc:	1ed1      	subs	r1, r2, #3
 80069ce:	2318      	movs	r3, #24
 80069d0:	f06f 0417 	mvn.w	r4, #23
 80069d4:	fb91 f1f3 	sdiv	r1, r1, r3
 80069d8:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 80069dc:	f10b 3aff 	add.w	sl, fp, #4294967295
 80069e0:	fb01 4404 	mla	r4, r1, r4, r4
 80069e4:	ed9f 6bb8 	vldr	d6, [pc, #736]	; 8006cc8 <__kernel_rem_pio2+0x318>
 80069e8:	4414      	add	r4, r2
 80069ea:	eba1 050a 	sub.w	r5, r1, sl
 80069ee:	aa1a      	add	r2, sp, #104	; 0x68
 80069f0:	eb09 070a 	add.w	r7, r9, sl
 80069f4:	eb00 0c85 	add.w	ip, r0, r5, lsl #2
 80069f8:	4696      	mov	lr, r2
 80069fa:	2300      	movs	r3, #0
 80069fc:	42bb      	cmp	r3, r7
 80069fe:	dd0f      	ble.n	8006a20 <__kernel_rem_pio2+0x70>
 8006a00:	af6a      	add	r7, sp, #424	; 0x1a8
 8006a02:	2200      	movs	r2, #0
 8006a04:	454a      	cmp	r2, r9
 8006a06:	dc28      	bgt.n	8006a5a <__kernel_rem_pio2+0xaa>
 8006a08:	f10d 0c68 	add.w	ip, sp, #104	; 0x68
 8006a0c:	eb0b 0302 	add.w	r3, fp, r2
 8006a10:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
 8006a14:	9d02      	ldr	r5, [sp, #8]
 8006a16:	ed9f 7bac 	vldr	d7, [pc, #688]	; 8006cc8 <__kernel_rem_pio2+0x318>
 8006a1a:	f04f 0c00 	mov.w	ip, #0
 8006a1e:	e016      	b.n	8006a4e <__kernel_rem_pio2+0x9e>
 8006a20:	42dd      	cmn	r5, r3
 8006a22:	d409      	bmi.n	8006a38 <__kernel_rem_pio2+0x88>
 8006a24:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8006a28:	ee07 2a90 	vmov	s15, r2
 8006a2c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006a30:	ecae 7b02 	vstmia	lr!, {d7}
 8006a34:	3301      	adds	r3, #1
 8006a36:	e7e1      	b.n	80069fc <__kernel_rem_pio2+0x4c>
 8006a38:	eeb0 7b46 	vmov.f64	d7, d6
 8006a3c:	e7f8      	b.n	8006a30 <__kernel_rem_pio2+0x80>
 8006a3e:	ecb5 5b02 	vldmia	r5!, {d5}
 8006a42:	ed33 6b02 	vldmdb	r3!, {d6}
 8006a46:	f10c 0c01 	add.w	ip, ip, #1
 8006a4a:	eea5 7b06 	vfma.f64	d7, d5, d6
 8006a4e:	45d4      	cmp	ip, sl
 8006a50:	ddf5      	ble.n	8006a3e <__kernel_rem_pio2+0x8e>
 8006a52:	eca7 7b02 	vstmia	r7!, {d7}
 8006a56:	3201      	adds	r2, #1
 8006a58:	e7d4      	b.n	8006a04 <__kernel_rem_pio2+0x54>
 8006a5a:	ab06      	add	r3, sp, #24
 8006a5c:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 8006a60:	ed9f 9b9b 	vldr	d9, [pc, #620]	; 8006cd0 <__kernel_rem_pio2+0x320>
 8006a64:	ed9f ab9c 	vldr	d10, [pc, #624]	; 8006cd8 <__kernel_rem_pio2+0x328>
 8006a68:	9304      	str	r3, [sp, #16]
 8006a6a:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 8006a6e:	9303      	str	r3, [sp, #12]
 8006a70:	464d      	mov	r5, r9
 8006a72:	ab92      	add	r3, sp, #584	; 0x248
 8006a74:	f105 5700 	add.w	r7, r5, #536870912	; 0x20000000
 8006a78:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8006a7c:	3f01      	subs	r7, #1
 8006a7e:	ed13 0b28 	vldr	d0, [r3, #-160]	; 0xffffff60
 8006a82:	00ff      	lsls	r7, r7, #3
 8006a84:	ab92      	add	r3, sp, #584	; 0x248
 8006a86:	19da      	adds	r2, r3, r7
 8006a88:	3a98      	subs	r2, #152	; 0x98
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	1ae9      	subs	r1, r5, r3
 8006a8e:	2900      	cmp	r1, #0
 8006a90:	dc4e      	bgt.n	8006b30 <__kernel_rem_pio2+0x180>
 8006a92:	4620      	mov	r0, r4
 8006a94:	f000 fb04 	bl	80070a0 <scalbn>
 8006a98:	eeb0 8b40 	vmov.f64	d8, d0
 8006a9c:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 8006aa0:	ee28 0b00 	vmul.f64	d0, d8, d0
 8006aa4:	f000 fa84 	bl	8006fb0 <floor>
 8006aa8:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 8006aac:	eea0 8b47 	vfms.f64	d8, d0, d7
 8006ab0:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 8006ab4:	2c00      	cmp	r4, #0
 8006ab6:	edcd 7a01 	vstr	s15, [sp, #4]
 8006aba:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006abe:	ee38 8b47 	vsub.f64	d8, d8, d7
 8006ac2:	dd4a      	ble.n	8006b5a <__kernel_rem_pio2+0x1aa>
 8006ac4:	1e69      	subs	r1, r5, #1
 8006ac6:	ab06      	add	r3, sp, #24
 8006ac8:	f1c4 0018 	rsb	r0, r4, #24
 8006acc:	f853 c021 	ldr.w	ip, [r3, r1, lsl #2]
 8006ad0:	9a01      	ldr	r2, [sp, #4]
 8006ad2:	fa4c f300 	asr.w	r3, ip, r0
 8006ad6:	441a      	add	r2, r3
 8006ad8:	4083      	lsls	r3, r0
 8006ada:	9201      	str	r2, [sp, #4]
 8006adc:	ebac 0203 	sub.w	r2, ip, r3
 8006ae0:	ab06      	add	r3, sp, #24
 8006ae2:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8006ae6:	f1c4 0317 	rsb	r3, r4, #23
 8006aea:	fa42 f803 	asr.w	r8, r2, r3
 8006aee:	f1b8 0f00 	cmp.w	r8, #0
 8006af2:	dd43      	ble.n	8006b7c <__kernel_rem_pio2+0x1cc>
 8006af4:	9b01      	ldr	r3, [sp, #4]
 8006af6:	2000      	movs	r0, #0
 8006af8:	3301      	adds	r3, #1
 8006afa:	9301      	str	r3, [sp, #4]
 8006afc:	4601      	mov	r1, r0
 8006afe:	f06f 4c7f 	mvn.w	ip, #4278190080	; 0xff000000
 8006b02:	4285      	cmp	r5, r0
 8006b04:	dc6e      	bgt.n	8006be4 <__kernel_rem_pio2+0x234>
 8006b06:	2c00      	cmp	r4, #0
 8006b08:	dd04      	ble.n	8006b14 <__kernel_rem_pio2+0x164>
 8006b0a:	2c01      	cmp	r4, #1
 8006b0c:	d07f      	beq.n	8006c0e <__kernel_rem_pio2+0x25e>
 8006b0e:	2c02      	cmp	r4, #2
 8006b10:	f000 8087 	beq.w	8006c22 <__kernel_rem_pio2+0x272>
 8006b14:	f1b8 0f02 	cmp.w	r8, #2
 8006b18:	d130      	bne.n	8006b7c <__kernel_rem_pio2+0x1cc>
 8006b1a:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8006b1e:	ee30 8b48 	vsub.f64	d8, d0, d8
 8006b22:	b359      	cbz	r1, 8006b7c <__kernel_rem_pio2+0x1cc>
 8006b24:	4620      	mov	r0, r4
 8006b26:	f000 fabb 	bl	80070a0 <scalbn>
 8006b2a:	ee38 8b40 	vsub.f64	d8, d8, d0
 8006b2e:	e025      	b.n	8006b7c <__kernel_rem_pio2+0x1cc>
 8006b30:	ee20 7b09 	vmul.f64	d7, d0, d9
 8006b34:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8006b38:	a806      	add	r0, sp, #24
 8006b3a:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8006b3e:	eea7 0b4a 	vfms.f64	d0, d7, d10
 8006b42:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8006b46:	ee10 1a10 	vmov	r1, s0
 8006b4a:	ed32 0b02 	vldmdb	r2!, {d0}
 8006b4e:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 8006b52:	ee37 0b00 	vadd.f64	d0, d7, d0
 8006b56:	3301      	adds	r3, #1
 8006b58:	e798      	b.n	8006a8c <__kernel_rem_pio2+0xdc>
 8006b5a:	d106      	bne.n	8006b6a <__kernel_rem_pio2+0x1ba>
 8006b5c:	1e6b      	subs	r3, r5, #1
 8006b5e:	aa06      	add	r2, sp, #24
 8006b60:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006b64:	ea4f 58e2 	mov.w	r8, r2, asr #23
 8006b68:	e7c1      	b.n	8006aee <__kernel_rem_pio2+0x13e>
 8006b6a:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8006b6e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8006b72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b76:	da32      	bge.n	8006bde <__kernel_rem_pio2+0x22e>
 8006b78:	f04f 0800 	mov.w	r8, #0
 8006b7c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006b80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b84:	f040 80b0 	bne.w	8006ce8 <__kernel_rem_pio2+0x338>
 8006b88:	1e6b      	subs	r3, r5, #1
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	4548      	cmp	r0, r9
 8006b90:	da4e      	bge.n	8006c30 <__kernel_rem_pio2+0x280>
 8006b92:	2a00      	cmp	r2, #0
 8006b94:	f000 8088 	beq.w	8006ca8 <__kernel_rem_pio2+0x2f8>
 8006b98:	aa06      	add	r2, sp, #24
 8006b9a:	3c18      	subs	r4, #24
 8006b9c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006ba0:	2900      	cmp	r1, #0
 8006ba2:	f000 808e 	beq.w	8006cc2 <__kernel_rem_pio2+0x312>
 8006ba6:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8006baa:	4620      	mov	r0, r4
 8006bac:	9302      	str	r3, [sp, #8]
 8006bae:	f000 fa77 	bl	80070a0 <scalbn>
 8006bb2:	9b02      	ldr	r3, [sp, #8]
 8006bb4:	aa6a      	add	r2, sp, #424	; 0x1a8
 8006bb6:	00d9      	lsls	r1, r3, #3
 8006bb8:	ed9f 6b45 	vldr	d6, [pc, #276]	; 8006cd0 <__kernel_rem_pio2+0x320>
 8006bbc:	1850      	adds	r0, r2, r1
 8006bbe:	f100 0508 	add.w	r5, r0, #8
 8006bc2:	461c      	mov	r4, r3
 8006bc4:	2c00      	cmp	r4, #0
 8006bc6:	f280 80bd 	bge.w	8006d44 <__kernel_rem_pio2+0x394>
 8006bca:	2500      	movs	r5, #0
 8006bcc:	1b5c      	subs	r4, r3, r5
 8006bce:	2c00      	cmp	r4, #0
 8006bd0:	f2c0 80dd 	blt.w	8006d8e <__kernel_rem_pio2+0x3de>
 8006bd4:	4f43      	ldr	r7, [pc, #268]	; (8006ce4 <__kernel_rem_pio2+0x334>)
 8006bd6:	ed9f 7b3c 	vldr	d7, [pc, #240]	; 8006cc8 <__kernel_rem_pio2+0x318>
 8006bda:	2400      	movs	r4, #0
 8006bdc:	e0cb      	b.n	8006d76 <__kernel_rem_pio2+0x3c6>
 8006bde:	f04f 0802 	mov.w	r8, #2
 8006be2:	e787      	b.n	8006af4 <__kernel_rem_pio2+0x144>
 8006be4:	ab06      	add	r3, sp, #24
 8006be6:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8006bea:	b949      	cbnz	r1, 8006c00 <__kernel_rem_pio2+0x250>
 8006bec:	b12b      	cbz	r3, 8006bfa <__kernel_rem_pio2+0x24a>
 8006bee:	aa06      	add	r2, sp, #24
 8006bf0:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8006bf4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	3001      	adds	r0, #1
 8006bfc:	4619      	mov	r1, r3
 8006bfe:	e780      	b.n	8006b02 <__kernel_rem_pio2+0x152>
 8006c00:	aa06      	add	r2, sp, #24
 8006c02:	ebac 0303 	sub.w	r3, ip, r3
 8006c06:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8006c0a:	460b      	mov	r3, r1
 8006c0c:	e7f5      	b.n	8006bfa <__kernel_rem_pio2+0x24a>
 8006c0e:	1e68      	subs	r0, r5, #1
 8006c10:	ab06      	add	r3, sp, #24
 8006c12:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8006c16:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8006c1a:	aa06      	add	r2, sp, #24
 8006c1c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8006c20:	e778      	b.n	8006b14 <__kernel_rem_pio2+0x164>
 8006c22:	1e68      	subs	r0, r5, #1
 8006c24:	ab06      	add	r3, sp, #24
 8006c26:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8006c2a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8006c2e:	e7f4      	b.n	8006c1a <__kernel_rem_pio2+0x26a>
 8006c30:	a906      	add	r1, sp, #24
 8006c32:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8006c36:	3801      	subs	r0, #1
 8006c38:	430a      	orrs	r2, r1
 8006c3a:	e7a8      	b.n	8006b8e <__kernel_rem_pio2+0x1de>
 8006c3c:	f10c 0c01 	add.w	ip, ip, #1
 8006c40:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006c44:	2a00      	cmp	r2, #0
 8006c46:	d0f9      	beq.n	8006c3c <__kernel_rem_pio2+0x28c>
 8006c48:	eb0b 0305 	add.w	r3, fp, r5
 8006c4c:	aa1a      	add	r2, sp, #104	; 0x68
 8006c4e:	00db      	lsls	r3, r3, #3
 8006c50:	1898      	adds	r0, r3, r2
 8006c52:	3008      	adds	r0, #8
 8006c54:	1c69      	adds	r1, r5, #1
 8006c56:	3708      	adds	r7, #8
 8006c58:	2200      	movs	r2, #0
 8006c5a:	4465      	add	r5, ip
 8006c5c:	9005      	str	r0, [sp, #20]
 8006c5e:	428d      	cmp	r5, r1
 8006c60:	f6ff af07 	blt.w	8006a72 <__kernel_rem_pio2+0xc2>
 8006c64:	a81a      	add	r0, sp, #104	; 0x68
 8006c66:	eb02 0c03 	add.w	ip, r2, r3
 8006c6a:	4484      	add	ip, r0
 8006c6c:	9803      	ldr	r0, [sp, #12]
 8006c6e:	f8dd e008 	ldr.w	lr, [sp, #8]
 8006c72:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 8006c76:	9001      	str	r0, [sp, #4]
 8006c78:	ee07 0a90 	vmov	s15, r0
 8006c7c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006c80:	9805      	ldr	r0, [sp, #20]
 8006c82:	ed8c 7b00 	vstr	d7, [ip]
 8006c86:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8006cc8 <__kernel_rem_pio2+0x318>
 8006c8a:	eb00 0802 	add.w	r8, r0, r2
 8006c8e:	f04f 0c00 	mov.w	ip, #0
 8006c92:	45d4      	cmp	ip, sl
 8006c94:	dd0c      	ble.n	8006cb0 <__kernel_rem_pio2+0x300>
 8006c96:	eb02 0c07 	add.w	ip, r2, r7
 8006c9a:	a86a      	add	r0, sp, #424	; 0x1a8
 8006c9c:	4484      	add	ip, r0
 8006c9e:	ed8c 7b02 	vstr	d7, [ip, #8]
 8006ca2:	3101      	adds	r1, #1
 8006ca4:	3208      	adds	r2, #8
 8006ca6:	e7da      	b.n	8006c5e <__kernel_rem_pio2+0x2ae>
 8006ca8:	9b04      	ldr	r3, [sp, #16]
 8006caa:	f04f 0c01 	mov.w	ip, #1
 8006cae:	e7c7      	b.n	8006c40 <__kernel_rem_pio2+0x290>
 8006cb0:	ecbe 5b02 	vldmia	lr!, {d5}
 8006cb4:	ed38 6b02 	vldmdb	r8!, {d6}
 8006cb8:	f10c 0c01 	add.w	ip, ip, #1
 8006cbc:	eea5 7b06 	vfma.f64	d7, d5, d6
 8006cc0:	e7e7      	b.n	8006c92 <__kernel_rem_pio2+0x2e2>
 8006cc2:	3b01      	subs	r3, #1
 8006cc4:	e768      	b.n	8006b98 <__kernel_rem_pio2+0x1e8>
 8006cc6:	bf00      	nop
	...
 8006cd4:	3e700000 	.word	0x3e700000
 8006cd8:	00000000 	.word	0x00000000
 8006cdc:	41700000 	.word	0x41700000
 8006ce0:	0800b130 	.word	0x0800b130
 8006ce4:	0800b0f0 	.word	0x0800b0f0
 8006ce8:	4260      	negs	r0, r4
 8006cea:	eeb0 0b48 	vmov.f64	d0, d8
 8006cee:	f000 f9d7 	bl	80070a0 <scalbn>
 8006cf2:	ed9f 6b77 	vldr	d6, [pc, #476]	; 8006ed0 <__kernel_rem_pio2+0x520>
 8006cf6:	eeb4 0bc6 	vcmpe.f64	d0, d6
 8006cfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cfe:	db18      	blt.n	8006d32 <__kernel_rem_pio2+0x382>
 8006d00:	ed9f 7b75 	vldr	d7, [pc, #468]	; 8006ed8 <__kernel_rem_pio2+0x528>
 8006d04:	ee20 7b07 	vmul.f64	d7, d0, d7
 8006d08:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8006d0c:	aa06      	add	r2, sp, #24
 8006d0e:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 8006d12:	eea5 0b46 	vfms.f64	d0, d5, d6
 8006d16:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8006d1a:	a906      	add	r1, sp, #24
 8006d1c:	ee10 3a10 	vmov	r3, s0
 8006d20:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 8006d24:	1c6b      	adds	r3, r5, #1
 8006d26:	ee17 2a10 	vmov	r2, s14
 8006d2a:	3418      	adds	r4, #24
 8006d2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006d30:	e739      	b.n	8006ba6 <__kernel_rem_pio2+0x1f6>
 8006d32:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8006d36:	aa06      	add	r2, sp, #24
 8006d38:	ee10 3a10 	vmov	r3, s0
 8006d3c:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 8006d40:	462b      	mov	r3, r5
 8006d42:	e730      	b.n	8006ba6 <__kernel_rem_pio2+0x1f6>
 8006d44:	aa06      	add	r2, sp, #24
 8006d46:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 8006d4a:	9202      	str	r2, [sp, #8]
 8006d4c:	ee07 2a90 	vmov	s15, r2
 8006d50:	3c01      	subs	r4, #1
 8006d52:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006d56:	ee27 7b00 	vmul.f64	d7, d7, d0
 8006d5a:	ee20 0b06 	vmul.f64	d0, d0, d6
 8006d5e:	ed25 7b02 	vstmdb	r5!, {d7}
 8006d62:	e72f      	b.n	8006bc4 <__kernel_rem_pio2+0x214>
 8006d64:	eb00 0cc4 	add.w	ip, r0, r4, lsl #3
 8006d68:	ecb7 5b02 	vldmia	r7!, {d5}
 8006d6c:	ed9c 6b00 	vldr	d6, [ip]
 8006d70:	3401      	adds	r4, #1
 8006d72:	eea5 7b06 	vfma.f64	d7, d5, d6
 8006d76:	454c      	cmp	r4, r9
 8006d78:	dc01      	bgt.n	8006d7e <__kernel_rem_pio2+0x3ce>
 8006d7a:	42a5      	cmp	r5, r4
 8006d7c:	daf2      	bge.n	8006d64 <__kernel_rem_pio2+0x3b4>
 8006d7e:	aa42      	add	r2, sp, #264	; 0x108
 8006d80:	eb02 04c5 	add.w	r4, r2, r5, lsl #3
 8006d84:	ed84 7b00 	vstr	d7, [r4]
 8006d88:	3501      	adds	r5, #1
 8006d8a:	3808      	subs	r0, #8
 8006d8c:	e71e      	b.n	8006bcc <__kernel_rem_pio2+0x21c>
 8006d8e:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 8006d90:	2a03      	cmp	r2, #3
 8006d92:	d84e      	bhi.n	8006e32 <__kernel_rem_pio2+0x482>
 8006d94:	e8df f002 	tbb	[pc, r2]
 8006d98:	021f1f3e 	.word	0x021f1f3e
 8006d9c:	3108      	adds	r1, #8
 8006d9e:	aa42      	add	r2, sp, #264	; 0x108
 8006da0:	4411      	add	r1, r2
 8006da2:	4608      	mov	r0, r1
 8006da4:	461c      	mov	r4, r3
 8006da6:	2c00      	cmp	r4, #0
 8006da8:	dc61      	bgt.n	8006e6e <__kernel_rem_pio2+0x4be>
 8006daa:	4608      	mov	r0, r1
 8006dac:	461c      	mov	r4, r3
 8006dae:	2c01      	cmp	r4, #1
 8006db0:	dc6d      	bgt.n	8006e8e <__kernel_rem_pio2+0x4de>
 8006db2:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8006ee0 <__kernel_rem_pio2+0x530>
 8006db6:	2b01      	cmp	r3, #1
 8006db8:	dc79      	bgt.n	8006eae <__kernel_rem_pio2+0x4fe>
 8006dba:	ed9d 5b42 	vldr	d5, [sp, #264]	; 0x108
 8006dbe:	ed9d 6b44 	vldr	d6, [sp, #272]	; 0x110
 8006dc2:	f1b8 0f00 	cmp.w	r8, #0
 8006dc6:	d178      	bne.n	8006eba <__kernel_rem_pio2+0x50a>
 8006dc8:	ed86 5b00 	vstr	d5, [r6]
 8006dcc:	ed86 6b02 	vstr	d6, [r6, #8]
 8006dd0:	ed86 7b04 	vstr	d7, [r6, #16]
 8006dd4:	e02d      	b.n	8006e32 <__kernel_rem_pio2+0x482>
 8006dd6:	ed9f 6b42 	vldr	d6, [pc, #264]	; 8006ee0 <__kernel_rem_pio2+0x530>
 8006dda:	3108      	adds	r1, #8
 8006ddc:	aa42      	add	r2, sp, #264	; 0x108
 8006dde:	4411      	add	r1, r2
 8006de0:	4618      	mov	r0, r3
 8006de2:	2800      	cmp	r0, #0
 8006de4:	da34      	bge.n	8006e50 <__kernel_rem_pio2+0x4a0>
 8006de6:	f1b8 0f00 	cmp.w	r8, #0
 8006dea:	d037      	beq.n	8006e5c <__kernel_rem_pio2+0x4ac>
 8006dec:	eeb1 7b46 	vneg.f64	d7, d6
 8006df0:	ed86 7b00 	vstr	d7, [r6]
 8006df4:	ed9d 7b42 	vldr	d7, [sp, #264]	; 0x108
 8006df8:	a844      	add	r0, sp, #272	; 0x110
 8006dfa:	2101      	movs	r1, #1
 8006dfc:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006e00:	428b      	cmp	r3, r1
 8006e02:	da2e      	bge.n	8006e62 <__kernel_rem_pio2+0x4b2>
 8006e04:	f1b8 0f00 	cmp.w	r8, #0
 8006e08:	d001      	beq.n	8006e0e <__kernel_rem_pio2+0x45e>
 8006e0a:	eeb1 7b47 	vneg.f64	d7, d7
 8006e0e:	ed86 7b02 	vstr	d7, [r6, #8]
 8006e12:	e00e      	b.n	8006e32 <__kernel_rem_pio2+0x482>
 8006e14:	aa92      	add	r2, sp, #584	; 0x248
 8006e16:	ed9f 7b32 	vldr	d7, [pc, #200]	; 8006ee0 <__kernel_rem_pio2+0x530>
 8006e1a:	4411      	add	r1, r2
 8006e1c:	f5a1 719c 	sub.w	r1, r1, #312	; 0x138
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	da0f      	bge.n	8006e44 <__kernel_rem_pio2+0x494>
 8006e24:	f1b8 0f00 	cmp.w	r8, #0
 8006e28:	d001      	beq.n	8006e2e <__kernel_rem_pio2+0x47e>
 8006e2a:	eeb1 7b47 	vneg.f64	d7, d7
 8006e2e:	ed86 7b00 	vstr	d7, [r6]
 8006e32:	9b01      	ldr	r3, [sp, #4]
 8006e34:	f003 0007 	and.w	r0, r3, #7
 8006e38:	f50d 7d13 	add.w	sp, sp, #588	; 0x24c
 8006e3c:	ecbd 8b06 	vpop	{d8-d10}
 8006e40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e44:	ed31 6b02 	vldmdb	r1!, {d6}
 8006e48:	3b01      	subs	r3, #1
 8006e4a:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006e4e:	e7e7      	b.n	8006e20 <__kernel_rem_pio2+0x470>
 8006e50:	ed31 7b02 	vldmdb	r1!, {d7}
 8006e54:	3801      	subs	r0, #1
 8006e56:	ee36 6b07 	vadd.f64	d6, d6, d7
 8006e5a:	e7c2      	b.n	8006de2 <__kernel_rem_pio2+0x432>
 8006e5c:	eeb0 7b46 	vmov.f64	d7, d6
 8006e60:	e7c6      	b.n	8006df0 <__kernel_rem_pio2+0x440>
 8006e62:	ecb0 6b02 	vldmia	r0!, {d6}
 8006e66:	3101      	adds	r1, #1
 8006e68:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006e6c:	e7c8      	b.n	8006e00 <__kernel_rem_pio2+0x450>
 8006e6e:	ed10 7b04 	vldr	d7, [r0, #-16]
 8006e72:	ed30 5b02 	vldmdb	r0!, {d5}
 8006e76:	3c01      	subs	r4, #1
 8006e78:	ee37 6b05 	vadd.f64	d6, d7, d5
 8006e7c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006e80:	ed00 6b02 	vstr	d6, [r0, #-8]
 8006e84:	ee37 7b05 	vadd.f64	d7, d7, d5
 8006e88:	ed80 7b00 	vstr	d7, [r0]
 8006e8c:	e78b      	b.n	8006da6 <__kernel_rem_pio2+0x3f6>
 8006e8e:	ed10 7b04 	vldr	d7, [r0, #-16]
 8006e92:	ed30 5b02 	vldmdb	r0!, {d5}
 8006e96:	3c01      	subs	r4, #1
 8006e98:	ee37 6b05 	vadd.f64	d6, d7, d5
 8006e9c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006ea0:	ed00 6b02 	vstr	d6, [r0, #-8]
 8006ea4:	ee37 7b05 	vadd.f64	d7, d7, d5
 8006ea8:	ed80 7b00 	vstr	d7, [r0]
 8006eac:	e77f      	b.n	8006dae <__kernel_rem_pio2+0x3fe>
 8006eae:	ed31 6b02 	vldmdb	r1!, {d6}
 8006eb2:	3b01      	subs	r3, #1
 8006eb4:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006eb8:	e77d      	b.n	8006db6 <__kernel_rem_pio2+0x406>
 8006eba:	eeb1 5b45 	vneg.f64	d5, d5
 8006ebe:	eeb1 6b46 	vneg.f64	d6, d6
 8006ec2:	ed86 5b00 	vstr	d5, [r6]
 8006ec6:	eeb1 7b47 	vneg.f64	d7, d7
 8006eca:	ed86 6b02 	vstr	d6, [r6, #8]
 8006ece:	e77f      	b.n	8006dd0 <__kernel_rem_pio2+0x420>
 8006ed0:	00000000 	.word	0x00000000
 8006ed4:	41700000 	.word	0x41700000
 8006ed8:	00000000 	.word	0x00000000
 8006edc:	3e700000 	.word	0x3e700000
	...

08006ee8 <__kernel_sin>:
 8006ee8:	ee10 3a90 	vmov	r3, s1
 8006eec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006ef0:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8006ef4:	da04      	bge.n	8006f00 <__kernel_sin+0x18>
 8006ef6:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8006efa:	ee17 3a90 	vmov	r3, s15
 8006efe:	b35b      	cbz	r3, 8006f58 <__kernel_sin+0x70>
 8006f00:	ee20 6b00 	vmul.f64	d6, d0, d0
 8006f04:	ee20 5b06 	vmul.f64	d5, d0, d6
 8006f08:	ed9f 7b15 	vldr	d7, [pc, #84]	; 8006f60 <__kernel_sin+0x78>
 8006f0c:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8006f68 <__kernel_sin+0x80>
 8006f10:	eea6 4b07 	vfma.f64	d4, d6, d7
 8006f14:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8006f70 <__kernel_sin+0x88>
 8006f18:	eea4 7b06 	vfma.f64	d7, d4, d6
 8006f1c:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8006f78 <__kernel_sin+0x90>
 8006f20:	eea7 4b06 	vfma.f64	d4, d7, d6
 8006f24:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8006f80 <__kernel_sin+0x98>
 8006f28:	eea4 7b06 	vfma.f64	d7, d4, d6
 8006f2c:	b930      	cbnz	r0, 8006f3c <__kernel_sin+0x54>
 8006f2e:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8006f88 <__kernel_sin+0xa0>
 8006f32:	eea6 4b07 	vfma.f64	d4, d6, d7
 8006f36:	eea4 0b05 	vfma.f64	d0, d4, d5
 8006f3a:	4770      	bx	lr
 8006f3c:	ee27 7b45 	vnmul.f64	d7, d7, d5
 8006f40:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 8006f44:	eea1 7b04 	vfma.f64	d7, d1, d4
 8006f48:	ee97 1b06 	vfnms.f64	d1, d7, d6
 8006f4c:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8006f90 <__kernel_sin+0xa8>
 8006f50:	eea5 1b07 	vfma.f64	d1, d5, d7
 8006f54:	ee30 0b41 	vsub.f64	d0, d0, d1
 8006f58:	4770      	bx	lr
 8006f5a:	bf00      	nop
 8006f5c:	f3af 8000 	nop.w
 8006f60:	5acfd57c 	.word	0x5acfd57c
 8006f64:	3de5d93a 	.word	0x3de5d93a
 8006f68:	8a2b9ceb 	.word	0x8a2b9ceb
 8006f6c:	be5ae5e6 	.word	0xbe5ae5e6
 8006f70:	57b1fe7d 	.word	0x57b1fe7d
 8006f74:	3ec71de3 	.word	0x3ec71de3
 8006f78:	19c161d5 	.word	0x19c161d5
 8006f7c:	bf2a01a0 	.word	0xbf2a01a0
 8006f80:	1110f8a6 	.word	0x1110f8a6
 8006f84:	3f811111 	.word	0x3f811111
 8006f88:	55555549 	.word	0x55555549
 8006f8c:	bfc55555 	.word	0xbfc55555
 8006f90:	55555549 	.word	0x55555549
 8006f94:	3fc55555 	.word	0x3fc55555

08006f98 <fabs>:
 8006f98:	ec51 0b10 	vmov	r0, r1, d0
 8006f9c:	ee10 2a10 	vmov	r2, s0
 8006fa0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006fa4:	ec43 2b10 	vmov	d0, r2, r3
 8006fa8:	4770      	bx	lr
 8006faa:	0000      	movs	r0, r0
 8006fac:	0000      	movs	r0, r0
	...

08006fb0 <floor>:
 8006fb0:	ee10 1a90 	vmov	r1, s1
 8006fb4:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8006fb8:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 8006fbc:	2b13      	cmp	r3, #19
 8006fbe:	b530      	push	{r4, r5, lr}
 8006fc0:	ee10 0a10 	vmov	r0, s0
 8006fc4:	ee10 5a10 	vmov	r5, s0
 8006fc8:	dc33      	bgt.n	8007032 <floor+0x82>
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	da17      	bge.n	8006ffe <floor+0x4e>
 8006fce:	ed9f 7b30 	vldr	d7, [pc, #192]	; 8007090 <floor+0xe0>
 8006fd2:	ee30 0b07 	vadd.f64	d0, d0, d7
 8006fd6:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8006fda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fde:	dd09      	ble.n	8006ff4 <floor+0x44>
 8006fe0:	2900      	cmp	r1, #0
 8006fe2:	da50      	bge.n	8007086 <floor+0xd6>
 8006fe4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006fe8:	4a2b      	ldr	r2, [pc, #172]	; (8007098 <floor+0xe8>)
 8006fea:	4303      	orrs	r3, r0
 8006fec:	2000      	movs	r0, #0
 8006fee:	4283      	cmp	r3, r0
 8006ff0:	bf18      	it	ne
 8006ff2:	4611      	movne	r1, r2
 8006ff4:	460b      	mov	r3, r1
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	ec43 2b10 	vmov	d0, r2, r3
 8006ffc:	e020      	b.n	8007040 <floor+0x90>
 8006ffe:	4a27      	ldr	r2, [pc, #156]	; (800709c <floor+0xec>)
 8007000:	411a      	asrs	r2, r3
 8007002:	ea01 0402 	and.w	r4, r1, r2
 8007006:	4304      	orrs	r4, r0
 8007008:	d01a      	beq.n	8007040 <floor+0x90>
 800700a:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8007090 <floor+0xe0>
 800700e:	ee30 0b07 	vadd.f64	d0, d0, d7
 8007012:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007016:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800701a:	ddeb      	ble.n	8006ff4 <floor+0x44>
 800701c:	2900      	cmp	r1, #0
 800701e:	bfbe      	ittt	lt
 8007020:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 8007024:	fa40 f303 	asrlt.w	r3, r0, r3
 8007028:	18c9      	addlt	r1, r1, r3
 800702a:	ea21 0102 	bic.w	r1, r1, r2
 800702e:	2000      	movs	r0, #0
 8007030:	e7e0      	b.n	8006ff4 <floor+0x44>
 8007032:	2b33      	cmp	r3, #51	; 0x33
 8007034:	dd05      	ble.n	8007042 <floor+0x92>
 8007036:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800703a:	d101      	bne.n	8007040 <floor+0x90>
 800703c:	ee30 0b00 	vadd.f64	d0, d0, d0
 8007040:	bd30      	pop	{r4, r5, pc}
 8007042:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 8007046:	f04f 32ff 	mov.w	r2, #4294967295
 800704a:	40e2      	lsrs	r2, r4
 800704c:	4202      	tst	r2, r0
 800704e:	d0f7      	beq.n	8007040 <floor+0x90>
 8007050:	ed9f 7b0f 	vldr	d7, [pc, #60]	; 8007090 <floor+0xe0>
 8007054:	ee30 0b07 	vadd.f64	d0, d0, d7
 8007058:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800705c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007060:	ddc8      	ble.n	8006ff4 <floor+0x44>
 8007062:	2900      	cmp	r1, #0
 8007064:	da02      	bge.n	800706c <floor+0xbc>
 8007066:	2b14      	cmp	r3, #20
 8007068:	d103      	bne.n	8007072 <floor+0xc2>
 800706a:	3101      	adds	r1, #1
 800706c:	ea20 0002 	bic.w	r0, r0, r2
 8007070:	e7c0      	b.n	8006ff4 <floor+0x44>
 8007072:	2401      	movs	r4, #1
 8007074:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8007078:	fa04 f303 	lsl.w	r3, r4, r3
 800707c:	4418      	add	r0, r3
 800707e:	42a8      	cmp	r0, r5
 8007080:	bf38      	it	cc
 8007082:	1909      	addcc	r1, r1, r4
 8007084:	e7f2      	b.n	800706c <floor+0xbc>
 8007086:	2000      	movs	r0, #0
 8007088:	4601      	mov	r1, r0
 800708a:	e7b3      	b.n	8006ff4 <floor+0x44>
 800708c:	f3af 8000 	nop.w
 8007090:	8800759c 	.word	0x8800759c
 8007094:	7e37e43c 	.word	0x7e37e43c
 8007098:	bff00000 	.word	0xbff00000
 800709c:	000fffff 	.word	0x000fffff

080070a0 <scalbn>:
 80070a0:	b500      	push	{lr}
 80070a2:	ed2d 8b02 	vpush	{d8}
 80070a6:	b083      	sub	sp, #12
 80070a8:	ed8d 0b00 	vstr	d0, [sp]
 80070ac:	9b01      	ldr	r3, [sp, #4]
 80070ae:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80070b2:	b9a2      	cbnz	r2, 80070de <scalbn+0x3e>
 80070b4:	9a00      	ldr	r2, [sp, #0]
 80070b6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80070ba:	4313      	orrs	r3, r2
 80070bc:	d03a      	beq.n	8007134 <scalbn+0x94>
 80070be:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8007178 <scalbn+0xd8>
 80070c2:	4b35      	ldr	r3, [pc, #212]	; (8007198 <scalbn+0xf8>)
 80070c4:	ee20 7b07 	vmul.f64	d7, d0, d7
 80070c8:	4298      	cmp	r0, r3
 80070ca:	ed8d 7b00 	vstr	d7, [sp]
 80070ce:	da11      	bge.n	80070f4 <scalbn+0x54>
 80070d0:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 8007180 <scalbn+0xe0>
 80070d4:	ed9d 6b00 	vldr	d6, [sp]
 80070d8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80070dc:	e007      	b.n	80070ee <scalbn+0x4e>
 80070de:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80070e2:	428a      	cmp	r2, r1
 80070e4:	d10a      	bne.n	80070fc <scalbn+0x5c>
 80070e6:	ed9d 7b00 	vldr	d7, [sp]
 80070ea:	ee37 7b07 	vadd.f64	d7, d7, d7
 80070ee:	ed8d 7b00 	vstr	d7, [sp]
 80070f2:	e01f      	b.n	8007134 <scalbn+0x94>
 80070f4:	9b01      	ldr	r3, [sp, #4]
 80070f6:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80070fa:	3a36      	subs	r2, #54	; 0x36
 80070fc:	4402      	add	r2, r0
 80070fe:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8007102:	428a      	cmp	r2, r1
 8007104:	dd0a      	ble.n	800711c <scalbn+0x7c>
 8007106:	ed9f 8b20 	vldr	d8, [pc, #128]	; 8007188 <scalbn+0xe8>
 800710a:	eeb0 0b48 	vmov.f64	d0, d8
 800710e:	ed9d 1b00 	vldr	d1, [sp]
 8007112:	f000 f843 	bl	800719c <copysign>
 8007116:	ee20 7b08 	vmul.f64	d7, d0, d8
 800711a:	e7e8      	b.n	80070ee <scalbn+0x4e>
 800711c:	2a00      	cmp	r2, #0
 800711e:	dd10      	ble.n	8007142 <scalbn+0xa2>
 8007120:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007124:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007128:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800712c:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8007130:	e9cd 0100 	strd	r0, r1, [sp]
 8007134:	ed9d 0b00 	vldr	d0, [sp]
 8007138:	b003      	add	sp, #12
 800713a:	ecbd 8b02 	vpop	{d8}
 800713e:	f85d fb04 	ldr.w	pc, [sp], #4
 8007142:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8007146:	da06      	bge.n	8007156 <scalbn+0xb6>
 8007148:	f24c 3350 	movw	r3, #50000	; 0xc350
 800714c:	4298      	cmp	r0, r3
 800714e:	dcda      	bgt.n	8007106 <scalbn+0x66>
 8007150:	ed9f 8b0b 	vldr	d8, [pc, #44]	; 8007180 <scalbn+0xe0>
 8007154:	e7d9      	b.n	800710a <scalbn+0x6a>
 8007156:	e9dd 0100 	ldrd	r0, r1, [sp]
 800715a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800715e:	3236      	adds	r2, #54	; 0x36
 8007160:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007164:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8007168:	ec41 0b17 	vmov	d7, r0, r1
 800716c:	ed9f 6b08 	vldr	d6, [pc, #32]	; 8007190 <scalbn+0xf0>
 8007170:	e7b2      	b.n	80070d8 <scalbn+0x38>
 8007172:	bf00      	nop
 8007174:	f3af 8000 	nop.w
 8007178:	00000000 	.word	0x00000000
 800717c:	43500000 	.word	0x43500000
 8007180:	c2f8f359 	.word	0xc2f8f359
 8007184:	01a56e1f 	.word	0x01a56e1f
 8007188:	8800759c 	.word	0x8800759c
 800718c:	7e37e43c 	.word	0x7e37e43c
 8007190:	00000000 	.word	0x00000000
 8007194:	3c900000 	.word	0x3c900000
 8007198:	ffff3cb0 	.word	0xffff3cb0

0800719c <copysign>:
 800719c:	ec51 0b10 	vmov	r0, r1, d0
 80071a0:	ee11 0a90 	vmov	r0, s3
 80071a4:	ee10 2a10 	vmov	r2, s0
 80071a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80071ac:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80071b0:	ea41 0300 	orr.w	r3, r1, r0
 80071b4:	ec43 2b10 	vmov	d0, r2, r3
 80071b8:	4770      	bx	lr
	...

080071bc <_init>:
 80071bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071be:	bf00      	nop
 80071c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071c2:	bc08      	pop	{r3}
 80071c4:	469e      	mov	lr, r3
 80071c6:	4770      	bx	lr

080071c8 <_fini>:
 80071c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071ca:	bf00      	nop
 80071cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071ce:	bc08      	pop	{r3}
 80071d0:	469e      	mov	lr, r3
 80071d2:	4770      	bx	lr
