# [doc = "Register `DFII_CONTROL` reader"] pub type R = crate :: R < DfiiControlSpec > ; # [doc = "Register `DFII_CONTROL` writer"] pub type W = crate :: W < DfiiControlSpec > ; # [doc = "Field `sel` reader - None"] pub type SelR = crate :: BitReader ; # [doc = "Field `sel` writer - None"] pub type SelW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `cke` reader - DFI clock enable bus"] pub type CkeR = crate :: BitReader ; # [doc = "Field `cke` writer - DFI clock enable bus"] pub type CkeW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `odt` reader - DFI on-die termination bus"] pub type OdtR = crate :: BitReader ; # [doc = "Field `odt` writer - DFI on-die termination bus"] pub type OdtW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `reset_n` reader - DFI clock reset bus"] pub type ResetNR = crate :: BitReader ; # [doc = "Field `reset_n` writer - DFI clock reset bus"] pub type ResetNW < 'a , REG > = crate :: BitWriter < 'a , REG > ; impl R { # [doc = "Bit 0 - None"] # [inline (always)] pub fn sel (& self) -> SelR { SelR :: new ((self . bits & 1) != 0) } # [doc = "Bit 1 - DFI clock enable bus"] # [inline (always)] pub fn cke (& self) -> CkeR { CkeR :: new (((self . bits >> 1) & 1) != 0) } # [doc = "Bit 2 - DFI on-die termination bus"] # [inline (always)] pub fn odt (& self) -> OdtR { OdtR :: new (((self . bits >> 2) & 1) != 0) } # [doc = "Bit 3 - DFI clock reset bus"] # [inline (always)] pub fn reset_n (& self) -> ResetNR { ResetNR :: new (((self . bits >> 3) & 1) != 0) } } impl W { # [doc = "Bit 0 - None"] # [inline (always)] pub fn sel (& mut self) -> SelW < '_ , DfiiControlSpec > { SelW :: new (self , 0) } # [doc = "Bit 1 - DFI clock enable bus"] # [inline (always)] pub fn cke (& mut self) -> CkeW < '_ , DfiiControlSpec > { CkeW :: new (self , 1) } # [doc = "Bit 2 - DFI on-die termination bus"] # [inline (always)] pub fn odt (& mut self) -> OdtW < '_ , DfiiControlSpec > { OdtW :: new (self , 2) } # [doc = "Bit 3 - DFI clock reset bus"] # [inline (always)] pub fn reset_n (& mut self) -> ResetNW < '_ , DfiiControlSpec > { ResetNW :: new (self , 3) } } # [doc = "Control DFI signals common to all phases\n\nYou can [`read`](crate::Reg::read) this register and get [`dfii_control::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dfii_control::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."] pub struct DfiiControlSpec ; impl crate :: RegisterSpec for DfiiControlSpec { type Ux = u32 ; } # [doc = "`read()` method returns [`dfii_control::R`](R) reader structure"] impl crate :: Readable for DfiiControlSpec { } # [doc = "`write(|w| ..)` method takes [`dfii_control::W`](W) writer structure"] impl crate :: Writable for DfiiControlSpec { type Safety = crate :: Unsafe ; } # [doc = "`reset()` method sets DFII_CONTROL to value 0x01"] impl crate :: Resettable for DfiiControlSpec { const RESET_VALUE : u32 = 0x01 ; }