

================================================================
== Vitis HLS Report for 'funcDataflow_double_16_1_16_8'
================================================================
* Date:           Wed May  8 02:27:18 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.541 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      612|      612|  2.040 us|  2.040 us|  612|  612|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_unrollRow_double_16_1_16_9_fu_401   |unrollRow_double_16_1_16_9   |      279|      279|  0.930 us|  0.930 us|  279|  279|       no|
        |grp_unrollCol_double_16_1_16_10_fu_412  |unrollCol_double_16_1_16_10  |      279|      279|  0.930 us|  0.930 us|  279|  279|       no|
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_883_2_VITIS_LOOP_887_3  |       49|       49|         3|          1|          1|    48|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       88|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     16|     5372|     3710|     -|
|Memory               |        0|      -|      480|      489|     0|
|Multiplexer          |        -|      -|        -|      611|     -|
|Register             |        -|      -|       61|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     16|     5913|     4898|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |                Instance                |            Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |sparsemux_17_3_64_1_1_U196              |sparsemux_17_3_64_1_1        |        0|   0|     0|    43|    0|
    |sparsemux_17_3_64_1_1_U197              |sparsemux_17_3_64_1_1        |        0|   0|     0|    43|    0|
    |grp_unrollCol_double_16_1_16_10_fu_412  |unrollCol_double_16_1_16_10  |        0|   0|  2287|  1652|    0|
    |grp_unrollRow_double_16_1_16_9_fu_401   |unrollRow_double_16_1_16_9   |        0|  16|  3085|  1972|    0|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |Total                                   |                             |        0|  16|  5372|  3710|    0|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                         Module                         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Order1_U        |funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |Order1_1_U      |funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |Order1_2_U      |funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |m_c_right1_U    |funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W  |        0|  64|  65|    0|    16|   64|     1|         1024|
    |m_c_right1_1_U  |funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W  |        0|  64|  65|    0|    16|   64|     1|         1024|
    |m_c_right1_2_U  |funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W  |        0|  64|  65|    0|    16|   64|     1|         1024|
    |m_s_right1_U    |funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W  |        0|  64|  65|    0|    16|   64|     1|         1024|
    |m_s_right1_1_U  |funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W  |        0|  64|  65|    0|    16|   64|     1|         1024|
    |m_s_right1_2_U  |funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W  |        0|  64|  65|    0|    16|   64|     1|         1024|
    +----------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                        |        0| 480| 489|    0|   144|  480|     9|         7680|
    +----------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln883_1_fu_454_p2            |         +|   0|  0|  13|           6|           1|
    |add_ln883_fu_466_p2              |         +|   0|  0|   9|           2|           1|
    |add_ln887_fu_581_p2              |         +|   0|  0|  12|           5|           1|
    |add_ln890_fu_605_p2              |         +|   0|  0|  15|           8|           8|
    |icmp_ln883_fu_448_p2             |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln887_fu_472_p2             |      icmp|   0|  0|  13|           5|           6|
    |ap_block_state8_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |select_ln883_1_fu_486_p3         |    select|   0|  0|   2|           1|           2|
    |select_ln883_fu_478_p3           |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                    |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1          |       xor|   0|  0|   2|           2|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  88|          38|          30|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                        | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Order1_1_address0                                   |  14|          3|    4|         12|
    |Order1_1_ce0                                        |  14|          3|    1|          3|
    |Order1_1_ce1                                        |   9|          2|    1|          2|
    |Order1_2_address0                                   |  14|          3|    4|         12|
    |Order1_2_ce0                                        |  14|          3|    1|          3|
    |Order1_2_ce1                                        |   9|          2|    1|          2|
    |Order1_address0                                     |  14|          3|    4|         12|
    |Order1_ce0                                          |  14|          3|    1|          3|
    |Order1_ce1                                          |   9|          2|    1|          2|
    |ap_NS_fsm                                           |  37|          7|    1|          7|
    |ap_enable_reg_pp0_iter1                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                             |   9|          2|    1|          2|
    |dataA_address0                                      |  14|          3|    8|         24|
    |dataA_address1                                      |  14|          3|    8|         24|
    |dataA_ce0                                           |  14|          3|    1|          3|
    |dataA_ce1                                           |  14|          3|    1|          3|
    |dataA_d0                                            |  14|          3|   64|        192|
    |dataA_d1                                            |  14|          3|   64|        192|
    |dataA_we0                                           |  14|          3|    1|          3|
    |dataA_we1                                           |  14|          3|    1|          3|
    |dataU_out_ce0                                       |   9|          2|    1|          2|
    |dataU_out_ce1                                       |   9|          2|    1|          2|
    |dataU_out_we0                                       |   9|          2|    1|          2|
    |dataU_out_we1                                       |   9|          2|    1|          2|
    |grp_fu_759_ce                                       |   9|          2|    1|          2|
    |grp_fu_763_ce                                       |   9|          2|    1|          2|
    |grp_unrollRow_double_16_1_16_9_fu_401_Order_q0      |  14|          3|   32|         96|
    |grp_unrollRow_double_16_1_16_9_fu_401_Order_q1      |  14|          3|   32|         96|
    |grp_unrollRow_double_16_1_16_9_fu_401_dataA16_q0    |  14|          3|   64|        192|
    |grp_unrollRow_double_16_1_16_9_fu_401_dataA16_q1    |  14|          3|   64|        192|
    |grp_unrollRow_double_16_1_16_9_fu_401_m_c_right_q0  |  14|          3|   64|        192|
    |grp_unrollRow_double_16_1_16_9_fu_401_m_s_right_q0  |  14|          3|   64|        192|
    |indvar_flatten_fu_132                               |   9|          2|    6|         12|
    |j_fu_124                                            |   9|          2|    5|         10|
    |k_fu_128                                            |   9|          2|    2|          4|
    |m_c_right1_1_address0                               |  14|          3|    4|         12|
    |m_c_right1_1_ce0                                    |  14|          3|    1|          3|
    |m_c_right1_2_address0                               |  14|          3|    4|         12|
    |m_c_right1_2_ce0                                    |  14|          3|    1|          3|
    |m_c_right1_address0                                 |  14|          3|    4|         12|
    |m_c_right1_ce0                                      |  14|          3|    1|          3|
    |m_s_right1_1_address0                               |  14|          3|    4|         12|
    |m_s_right1_1_ce0                                    |  14|          3|    1|          3|
    |m_s_right1_2_address0                               |  14|          3|    4|         12|
    |m_s_right1_2_ce0                                    |  14|          3|    1|          3|
    |m_s_right1_address0                                 |  14|          3|    4|         12|
    |m_s_right1_ce0                                      |  14|          3|    1|          3|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                               | 611|        131|  538|       1594|
    +----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+---+----+-----+-----------+
    |                         Name                        | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Order1_1_addr_reg_744                                |  4|   0|    4|          0|
    |Order1_1_addr_reg_744_pp0_iter1_reg                  |  4|   0|    4|          0|
    |Order1_2_addr_reg_749                                |  4|   0|    4|          0|
    |Order1_2_addr_reg_749_pp0_iter1_reg                  |  4|   0|    4|          0|
    |Order1_addr_reg_739                                  |  4|   0|    4|          0|
    |Order1_addr_reg_739_pp0_iter1_reg                    |  4|   0|    4|          0|
    |ap_CS_fsm                                            |  6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                              |  1|   0|    1|          0|
    |grp_unrollCol_double_16_1_16_10_fu_412_ap_start_reg  |  1|   0|    1|          0|
    |grp_unrollRow_double_16_1_16_9_fu_401_ap_start_reg   |  1|   0|    1|          0|
    |indvar_flatten_fu_132                                |  6|   0|    6|          0|
    |j_fu_124                                             |  5|   0|    5|          0|
    |k_fu_128                                             |  2|   0|    2|          0|
    |select_ln883_1_reg_735                               |  2|   0|    2|          0|
    |select_ln883_1_reg_735_pp0_iter1_reg                 |  2|   0|    2|          0|
    |select_ln883_reg_730                                 |  5|   0|    5|          0|
    |tmp_14_reg_722                                       |  4|   0|    8|          4|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Total                                                | 61|   0|   65|          4|
    +-----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|grp_fu_1231_p_din0   |  out|   64|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|grp_fu_1231_p_din1   |  out|   64|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|grp_fu_1231_p_dout0  |   in|   64|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|grp_fu_1231_p_ce     |  out|    1|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|grp_fu_1235_p_din0   |  out|   64|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|grp_fu_1235_p_din1   |  out|   64|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|grp_fu_1235_p_dout0  |   in|   64|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|grp_fu_1235_p_ce     |  out|    1|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|i                    |   in|    4|     ap_none|                                 i|        scalar|
|Order_address0       |  out|    8|   ap_memory|                             Order|         array|
|Order_ce0            |  out|    1|   ap_memory|                             Order|         array|
|Order_q0             |   in|   32|   ap_memory|                             Order|         array|
|m_c_right_0_val      |   in|   64|     ap_none|                   m_c_right_0_val|        scalar|
|m_c_right_1_val      |   in|   64|     ap_none|                   m_c_right_1_val|        scalar|
|m_c_right_2_val      |   in|   64|     ap_none|                   m_c_right_2_val|        scalar|
|m_c_right_3_val      |   in|   64|     ap_none|                   m_c_right_3_val|        scalar|
|m_c_right_4_val      |   in|   64|     ap_none|                   m_c_right_4_val|        scalar|
|m_c_right_5_val      |   in|   64|     ap_none|                   m_c_right_5_val|        scalar|
|m_c_right_6_val      |   in|   64|     ap_none|                   m_c_right_6_val|        scalar|
|m_c_right_7_val      |   in|   64|     ap_none|                   m_c_right_7_val|        scalar|
|m_s_right_0_val      |   in|   64|     ap_none|                   m_s_right_0_val|        scalar|
|m_s_right_1_val      |   in|   64|     ap_none|                   m_s_right_1_val|        scalar|
|m_s_right_2_val      |   in|   64|     ap_none|                   m_s_right_2_val|        scalar|
|m_s_right_3_val      |   in|   64|     ap_none|                   m_s_right_3_val|        scalar|
|m_s_right_4_val      |   in|   64|     ap_none|                   m_s_right_4_val|        scalar|
|m_s_right_5_val      |   in|   64|     ap_none|                   m_s_right_5_val|        scalar|
|m_s_right_6_val      |   in|   64|     ap_none|                   m_s_right_6_val|        scalar|
|m_s_right_7_val      |   in|   64|     ap_none|                   m_s_right_7_val|        scalar|
|dataA_address0       |  out|    8|   ap_memory|                             dataA|         array|
|dataA_ce0            |  out|    1|   ap_memory|                             dataA|         array|
|dataA_we0            |  out|    1|   ap_memory|                             dataA|         array|
|dataA_d0             |  out|   64|   ap_memory|                             dataA|         array|
|dataA_q0             |   in|   64|   ap_memory|                             dataA|         array|
|dataA_address1       |  out|    8|   ap_memory|                             dataA|         array|
|dataA_ce1            |  out|    1|   ap_memory|                             dataA|         array|
|dataA_we1            |  out|    1|   ap_memory|                             dataA|         array|
|dataA_d1             |  out|   64|   ap_memory|                             dataA|         array|
|dataA_q1             |   in|   64|   ap_memory|                             dataA|         array|
|dataU_out_address0   |  out|    8|   ap_memory|                         dataU_out|         array|
|dataU_out_ce0        |  out|    1|   ap_memory|                         dataU_out|         array|
|dataU_out_we0        |  out|    1|   ap_memory|                         dataU_out|         array|
|dataU_out_d0         |  out|   64|   ap_memory|                         dataU_out|         array|
|dataU_out_q0         |   in|   64|   ap_memory|                         dataU_out|         array|
|dataU_out_address1   |  out|    8|   ap_memory|                         dataU_out|         array|
|dataU_out_ce1        |  out|    1|   ap_memory|                         dataU_out|         array|
|dataU_out_we1        |  out|    1|   ap_memory|                         dataU_out|         array|
|dataU_out_d1         |  out|   64|   ap_memory|                         dataU_out|         array|
|dataU_out_q1         |   in|   64|   ap_memory|                         dataU_out|         array|
|lda                  |   in|   32|     ap_none|                               lda|        scalar|
+---------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.71>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:887]   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883]   --->   Operation 10 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Order, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataU_out, i64 666, i64 31, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataA, i64 666, i64 31, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lda_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lda"   --->   Operation 15 'read' 'lda_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%m_s_right_7_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_s_right_7_val"   --->   Operation 16 'read' 'm_s_right_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%m_s_right_6_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_s_right_6_val"   --->   Operation 17 'read' 'm_s_right_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%m_s_right_5_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_s_right_5_val"   --->   Operation 18 'read' 'm_s_right_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%m_s_right_4_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_s_right_4_val"   --->   Operation 19 'read' 'm_s_right_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%m_s_right_3_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_s_right_3_val"   --->   Operation 20 'read' 'm_s_right_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%m_s_right_2_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_s_right_2_val"   --->   Operation 21 'read' 'm_s_right_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%m_s_right_1_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_s_right_1_val"   --->   Operation 22 'read' 'm_s_right_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%m_s_right_0_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_s_right_0_val"   --->   Operation 23 'read' 'm_s_right_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%m_c_right_7_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_c_right_7_val"   --->   Operation 24 'read' 'm_c_right_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%m_c_right_6_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_c_right_6_val"   --->   Operation 25 'read' 'm_c_right_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%m_c_right_5_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_c_right_5_val"   --->   Operation 26 'read' 'm_c_right_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%m_c_right_4_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_c_right_4_val"   --->   Operation 27 'read' 'm_c_right_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%m_c_right_3_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_c_right_3_val"   --->   Operation 28 'read' 'm_c_right_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%m_c_right_2_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_c_right_2_val"   --->   Operation 29 'read' 'm_c_right_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%m_c_right_1_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_c_right_1_val"   --->   Operation 30 'read' 'm_c_right_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%m_c_right_0_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_c_right_0_val"   --->   Operation 31 'read' 'm_c_right_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i"   --->   Operation 32 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.69ns)   --->   "%Order1 = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:867]   --->   Operation 33 'alloca' 'Order1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 34 [1/1] (0.69ns)   --->   "%Order1_1 = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:867]   --->   Operation 34 'alloca' 'Order1_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 35 [1/1] (0.69ns)   --->   "%Order1_2 = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:867]   --->   Operation 35 'alloca' 'Order1_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 36 [1/1] (0.71ns)   --->   "%m_c_right1 = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:868]   --->   Operation 36 'alloca' 'm_c_right1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 37 [1/1] (0.71ns)   --->   "%m_c_right1_1 = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:868]   --->   Operation 37 'alloca' 'm_c_right1_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 38 [1/1] (0.71ns)   --->   "%m_c_right1_2 = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:868]   --->   Operation 38 'alloca' 'm_c_right1_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 39 [1/1] (0.71ns)   --->   "%m_s_right1 = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:869]   --->   Operation 39 'alloca' 'm_s_right1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 40 [1/1] (0.71ns)   --->   "%m_s_right1_1 = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:869]   --->   Operation 40 'alloca' 'm_s_right1_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 41 [1/1] (0.71ns)   --->   "%m_s_right1_2 = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:869]   --->   Operation 41 'alloca' 'm_s_right1_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i_read, i4 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 42 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln883 = store i2 0, i2 %k" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883]   --->   Operation 44 'store' 'store_ln883' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln887 = store i5 0, i5 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:887]   --->   Operation 45 'store' 'store_ln887' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln883 = br void %for.inc33" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883]   --->   Operation 46 'br' 'br_ln883' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.36>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883]   --->   Operation 47 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.70ns)   --->   "%icmp_ln883 = icmp_eq  i6 %indvar_flatten_load, i6 48" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883]   --->   Operation 48 'icmp' 'icmp_ln883' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln883_1 = add i6 %indvar_flatten_load, i6 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883]   --->   Operation 49 'add' 'add_ln883_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln883 = br i1 %icmp_ln883, void %for.inc36, void %for.inc180" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883]   --->   Operation 50 'br' 'br_ln883' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:887]   --->   Operation 51 'load' 'j_load' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%k_load = load i2 %k" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883]   --->   Operation 52 'load' 'k_load' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.43ns)   --->   "%add_ln883 = add i2 %k_load, i2 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883]   --->   Operation 53 'add' 'add_ln883' <Predicate = (!icmp_ln883)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.70ns)   --->   "%icmp_ln887 = icmp_eq  i5 %j_load, i5 16" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:887]   --->   Operation 54 'icmp' 'icmp_ln887' <Predicate = (!icmp_ln883)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.27ns)   --->   "%select_ln883 = select i1 %icmp_ln887, i5 0, i5 %j_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883]   --->   Operation 55 'select' 'select_ln883' <Predicate = (!icmp_ln883)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.27ns)   --->   "%select_ln883_1 = select i1 %icmp_ln887, i2 %add_ln883, i2 %k_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883]   --->   Operation 56 'select' 'select_ln883_1' <Predicate = (!icmp_ln883)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln887 = zext i5 %select_ln883" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:887]   --->   Operation 57 'zext' 'zext_ln887' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln887 = trunc i5 %select_ln883" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:887]   --->   Operation 58 'trunc' 'trunc_ln887' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%Order1_addr = getelementptr i32 %Order1, i64 0, i64 %zext_ln887" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 59 'getelementptr' 'Order1_addr' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%Order1_1_addr = getelementptr i32 %Order1_1, i64 0, i64 %zext_ln887" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 60 'getelementptr' 'Order1_1_addr' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%Order1_2_addr = getelementptr i32 %Order1_2, i64 0, i64 %zext_ln887" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 61 'getelementptr' 'Order1_2_addr' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.58ns)   --->   "%tmp = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %m_c_right_0_val_read, i3 1, i64 %m_c_right_1_val_read, i3 2, i64 %m_c_right_2_val_read, i3 3, i64 %m_c_right_3_val_read, i3 4, i64 %m_c_right_4_val_read, i3 5, i64 %m_c_right_5_val_read, i3 6, i64 %m_c_right_6_val_read, i3 7, i64 %m_c_right_7_val_read, i64 <undef>, i3 %trunc_ln887" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:891]   --->   Operation 62 'sparsemux' 'tmp' <Predicate = (!icmp_ln883)> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%m_c_right1_addr = getelementptr i64 %m_c_right1, i64 0, i64 %zext_ln887" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:891]   --->   Operation 63 'getelementptr' 'm_c_right1_addr' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%m_c_right1_1_addr = getelementptr i64 %m_c_right1_1, i64 0, i64 %zext_ln887" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:891]   --->   Operation 64 'getelementptr' 'm_c_right1_1_addr' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%m_c_right1_2_addr = getelementptr i64 %m_c_right1_2, i64 0, i64 %zext_ln887" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:891]   --->   Operation 65 'getelementptr' 'm_c_right1_2_addr' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.58ns)   --->   "%tmp_s = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %m_s_right_0_val_read, i3 1, i64 %m_s_right_1_val_read, i3 2, i64 %m_s_right_2_val_read, i3 3, i64 %m_s_right_3_val_read, i3 4, i64 %m_s_right_4_val_read, i3 5, i64 %m_s_right_5_val_read, i3 6, i64 %m_s_right_6_val_read, i3 7, i64 %m_s_right_7_val_read, i64 <undef>, i3 %trunc_ln887" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:892]   --->   Operation 66 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln883)> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%m_s_right1_addr = getelementptr i64 %m_s_right1, i64 0, i64 %zext_ln887" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:892]   --->   Operation 67 'getelementptr' 'm_s_right1_addr' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%m_s_right1_1_addr = getelementptr i64 %m_s_right1_1, i64 0, i64 %zext_ln887" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:892]   --->   Operation 68 'getelementptr' 'm_s_right1_1_addr' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%m_s_right1_2_addr = getelementptr i64 %m_s_right1_2, i64 0, i64 %zext_ln887" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:892]   --->   Operation 69 'getelementptr' 'm_s_right1_2_addr' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.66ns)   --->   "%switch_ln890 = switch i2 %select_ln883_1, void %arrayidx32109.case.2, i2 0, void %arrayidx32109.case.0, i2 1, void %arrayidx32109.case.1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 70 'switch' 'switch_ln890' <Predicate = (!icmp_ln883)> <Delay = 0.66>
ST_2 : Operation 71 [1/1] (0.71ns)   --->   "%store_ln891 = store i64 %tmp, i4 %m_c_right1_1_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:891]   --->   Operation 71 'store' 'store_ln891' <Predicate = (!icmp_ln883 & select_ln883_1 == 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 72 [1/1] (0.71ns)   --->   "%store_ln892 = store i64 %tmp_s, i4 %m_s_right1_1_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:892]   --->   Operation 72 'store' 'store_ln892' <Predicate = (!icmp_ln883 & select_ln883_1 == 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 73 [1/1] (0.71ns)   --->   "%store_ln891 = store i64 %tmp, i4 %m_c_right1_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:891]   --->   Operation 73 'store' 'store_ln891' <Predicate = (!icmp_ln883 & select_ln883_1 == 0)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 74 [1/1] (0.71ns)   --->   "%store_ln892 = store i64 %tmp_s, i4 %m_s_right1_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:892]   --->   Operation 74 'store' 'store_ln892' <Predicate = (!icmp_ln883 & select_ln883_1 == 0)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 75 [1/1] (0.71ns)   --->   "%store_ln891 = store i64 %tmp, i4 %m_c_right1_2_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:891]   --->   Operation 75 'store' 'store_ln891' <Predicate = (!icmp_ln883 & select_ln883_1 != 0 & select_ln883_1 != 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 76 [1/1] (0.71ns)   --->   "%store_ln892 = store i64 %tmp_s, i4 %m_s_right1_2_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:892]   --->   Operation 76 'store' 'store_ln892' <Predicate = (!icmp_ln883 & select_ln883_1 != 0 & select_ln883_1 != 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 77 [1/1] (0.70ns)   --->   "%add_ln887 = add i5 %select_ln883, i5 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:887]   --->   Operation 77 'add' 'add_ln887' <Predicate = (!icmp_ln883)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.38ns)   --->   "%store_ln883 = store i6 %add_ln883_1, i6 %indvar_flatten" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883]   --->   Operation 78 'store' 'store_ln883' <Predicate = (!icmp_ln883)> <Delay = 0.38>
ST_2 : Operation 79 [1/1] (0.38ns)   --->   "%store_ln883 = store i2 %select_ln883_1, i2 %k" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883]   --->   Operation 79 'store' 'store_ln883' <Predicate = (!icmp_ln883)> <Delay = 0.38>
ST_2 : Operation 80 [1/1] (0.38ns)   --->   "%store_ln887 = store i5 %add_ln887, i5 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:887]   --->   Operation 80 'store' 'store_ln887' <Predicate = (!icmp_ln883)> <Delay = 0.38>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln887 = br void %for.inc33" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:887]   --->   Operation 81 'br' 'br_ln887' <Predicate = (!icmp_ln883)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.90>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i5 %select_ln883" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 82 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.70ns)   --->   "%add_ln890 = add i8 %tmp_14, i8 %zext_ln890" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 83 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln890_1 = zext i8 %add_ln890" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 84 'zext' 'zext_ln890_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%Order_addr = getelementptr i32 %Order, i64 0, i64 %zext_ln890_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 85 'getelementptr' 'Order_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (1.19ns)   --->   "%Order_load = load i8 %Order_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 86 'load' 'Order_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_883_2_VITIS_LOOP_887_3_str"   --->   Operation 87 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48"   --->   Operation 88 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln889 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:889]   --->   Operation 89 'specpipeline' 'specpipeline_ln889' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/2] (1.19ns)   --->   "%Order_load = load i8 %Order_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 90 'load' 'Order_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 91 [1/1] (0.69ns)   --->   "%store_ln890 = store i32 %Order_load, i4 %Order1_1_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 91 'store' 'store_ln890' <Predicate = (select_ln883_1 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln892 = br void %arrayidx32109.exit" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:892]   --->   Operation 92 'br' 'br_ln892' <Predicate = (select_ln883_1 == 1)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.69ns)   --->   "%store_ln890 = store i32 %Order_load, i4 %Order1_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 93 'store' 'store_ln890' <Predicate = (select_ln883_1 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln892 = br void %arrayidx32109.exit" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:892]   --->   Operation 94 'br' 'br_ln892' <Predicate = (select_ln883_1 == 0)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.69ns)   --->   "%store_ln890 = store i32 %Order_load, i4 %Order1_2_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 95 'store' 'store_ln890' <Predicate = (select_ln883_1 != 0 & select_ln883_1 != 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln892 = br void %arrayidx32109.exit" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:892]   --->   Operation 96 'br' 'br_ln892' <Predicate = (select_ln883_1 != 0 & select_ln883_1 != 1)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 97 [2/2] (0.00ns)   --->   "%call_ln898 = call void @unrollRow<double, 16, 1, 16>9, i32 %lda_read, i32 %Order1, i64 %m_c_right1, i64 %m_s_right1, i64 %dataA" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:898]   --->   Operation 97 'call' 'call_ln898' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 98 [1/2] (0.00ns)   --->   "%call_ln898 = call void @unrollRow<double, 16, 1, 16>9, i32 %lda_read, i32 %Order1, i64 %m_c_right1, i64 %m_s_right1, i64 %dataA" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:898]   --->   Operation 98 'call' 'call_ln898' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 99 [2/2] (0.00ns)   --->   "%call_ln908 = call void @unrollRow<double, 16, 1, 16>9, i32 %lda_read, i32 %Order1_1, i64 %m_c_right1_1, i64 %m_s_right1_1, i64 %dataU_out" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:908]   --->   Operation 99 'call' 'call_ln908' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 100 [2/2] (0.00ns)   --->   "%call_ln919 = call void @unrollCol<double, 16, 1, 16>10, i32 %lda_read, i32 %Order1_2, i64 %m_c_right1_2, i64 %m_s_right1_2, i64 %dataA" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:919]   --->   Operation 100 'call' 'call_ln919' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln908 = call void @unrollRow<double, 16, 1, 16>9, i32 %lda_read, i32 %Order1_1, i64 %m_c_right1_1, i64 %m_s_right1_1, i64 %dataU_out" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:908]   --->   Operation 101 'call' 'call_ln908' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln919 = call void @unrollCol<double, 16, 1, 16>10, i32 %lda_read, i32 %Order1_2, i64 %m_c_right1_2, i64 %m_s_right1_2, i64 %dataA" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:919]   --->   Operation 102 'call' 'call_ln919' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln926 = ret" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:926]   --->   Operation 103 'ret' 'ret_ln926' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Order]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ m_c_right_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_c_right_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_c_right_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_c_right_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_c_right_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_c_right_5_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_c_right_6_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_c_right_7_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_s_right_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_s_right_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_s_right_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_s_right_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_s_right_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_s_right_5_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_s_right_6_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_s_right_7_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dataA]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ dataU_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ lda]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 011110000]
k                     (alloca           ) [ 011110000]
indvar_flatten        (alloca           ) [ 011110000]
specmemcore_ln0       (specmemcore      ) [ 000000000]
specmemcore_ln0       (specmemcore      ) [ 000000000]
specmemcore_ln0       (specmemcore      ) [ 000000000]
lda_read              (read             ) [ 001111111]
m_s_right_7_val_read  (read             ) [ 001110000]
m_s_right_6_val_read  (read             ) [ 001110000]
m_s_right_5_val_read  (read             ) [ 001110000]
m_s_right_4_val_read  (read             ) [ 001110000]
m_s_right_3_val_read  (read             ) [ 001110000]
m_s_right_2_val_read  (read             ) [ 001110000]
m_s_right_1_val_read  (read             ) [ 001110000]
m_s_right_0_val_read  (read             ) [ 001110000]
m_c_right_7_val_read  (read             ) [ 001110000]
m_c_right_6_val_read  (read             ) [ 001110000]
m_c_right_5_val_read  (read             ) [ 001110000]
m_c_right_4_val_read  (read             ) [ 001110000]
m_c_right_3_val_read  (read             ) [ 001110000]
m_c_right_2_val_read  (read             ) [ 001110000]
m_c_right_1_val_read  (read             ) [ 001110000]
m_c_right_0_val_read  (read             ) [ 001110000]
i_read                (read             ) [ 000000000]
Order1                (alloca           ) [ 001111100]
Order1_1              (alloca           ) [ 001111111]
Order1_2              (alloca           ) [ 001111111]
m_c_right1            (alloca           ) [ 001111100]
m_c_right1_1          (alloca           ) [ 001111111]
m_c_right1_2          (alloca           ) [ 001111111]
m_s_right1            (alloca           ) [ 001111100]
m_s_right1_1          (alloca           ) [ 001111111]
m_s_right1_2          (alloca           ) [ 001111111]
tmp_14                (bitconcatenate   ) [ 001110000]
store_ln0             (store            ) [ 000000000]
store_ln883           (store            ) [ 000000000]
store_ln887           (store            ) [ 000000000]
br_ln883              (br               ) [ 000000000]
indvar_flatten_load   (load             ) [ 000000000]
icmp_ln883            (icmp             ) [ 001110000]
add_ln883_1           (add              ) [ 000000000]
br_ln883              (br               ) [ 000000000]
j_load                (load             ) [ 000000000]
k_load                (load             ) [ 000000000]
add_ln883             (add              ) [ 000000000]
icmp_ln887            (icmp             ) [ 000000000]
select_ln883          (select           ) [ 001100000]
select_ln883_1        (select           ) [ 001110000]
zext_ln887            (zext             ) [ 000000000]
trunc_ln887           (trunc            ) [ 000000000]
Order1_addr           (getelementptr    ) [ 001110000]
Order1_1_addr         (getelementptr    ) [ 001110000]
Order1_2_addr         (getelementptr    ) [ 001110000]
tmp                   (sparsemux        ) [ 000000000]
m_c_right1_addr       (getelementptr    ) [ 000000000]
m_c_right1_1_addr     (getelementptr    ) [ 000000000]
m_c_right1_2_addr     (getelementptr    ) [ 000000000]
tmp_s                 (sparsemux        ) [ 000000000]
m_s_right1_addr       (getelementptr    ) [ 000000000]
m_s_right1_1_addr     (getelementptr    ) [ 000000000]
m_s_right1_2_addr     (getelementptr    ) [ 000000000]
switch_ln890          (switch           ) [ 000000000]
store_ln891           (store            ) [ 000000000]
store_ln892           (store            ) [ 000000000]
store_ln891           (store            ) [ 000000000]
store_ln892           (store            ) [ 000000000]
store_ln891           (store            ) [ 000000000]
store_ln892           (store            ) [ 000000000]
add_ln887             (add              ) [ 000000000]
store_ln883           (store            ) [ 000000000]
store_ln883           (store            ) [ 000000000]
store_ln887           (store            ) [ 000000000]
br_ln887              (br               ) [ 000000000]
zext_ln890            (zext             ) [ 000000000]
add_ln890             (add              ) [ 000000000]
zext_ln890_1          (zext             ) [ 000000000]
Order_addr            (getelementptr    ) [ 001010000]
specloopname_ln0      (specloopname     ) [ 000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
specpipeline_ln889    (specpipeline     ) [ 000000000]
Order_load            (load             ) [ 000000000]
store_ln890           (store            ) [ 000000000]
br_ln892              (br               ) [ 000000000]
store_ln890           (store            ) [ 000000000]
br_ln892              (br               ) [ 000000000]
store_ln890           (store            ) [ 000000000]
br_ln892              (br               ) [ 000000000]
call_ln898            (call             ) [ 000000000]
call_ln908            (call             ) [ 000000000]
call_ln919            (call             ) [ 000000000]
ret_ln926             (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Order">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Order"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_c_right_0_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_c_right_0_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_c_right_1_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_c_right_1_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_c_right_2_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_c_right_2_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_c_right_3_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_c_right_3_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_c_right_4_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_c_right_4_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_c_right_5_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_c_right_5_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="m_c_right_6_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_c_right_6_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="m_c_right_7_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_c_right_7_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="m_s_right_0_val">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_s_right_0_val"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="m_s_right_1_val">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_s_right_1_val"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="m_s_right_2_val">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_s_right_2_val"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="m_s_right_3_val">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_s_right_3_val"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="m_s_right_4_val">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_s_right_4_val"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="m_s_right_5_val">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_s_right_5_val"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="m_s_right_6_val">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_s_right_6_val"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="m_s_right_7_val">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_s_right_7_val"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="dataA">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataA"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dataU_out">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataU_out"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="lda">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lda"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8double.double.i3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_883_2_VITIS_LOOP_887_3_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unrollRow<double, 16, 1, 16>9"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unrollCol<double, 16, 1, 16>10"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="j_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="k_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="indvar_flatten_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="Order1_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Order1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="Order1_1_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Order1_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="Order1_2_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Order1_2/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="m_c_right1_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_c_right1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="m_c_right1_1_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_c_right1_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="m_c_right1_2_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_c_right1_2/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="m_s_right1_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_s_right1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="m_s_right1_1_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_s_right1_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="m_s_right1_2_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_s_right1_2/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="lda_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lda_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="m_s_right_7_val_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_s_right_7_val_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="m_s_right_6_val_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_s_right_6_val_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="m_s_right_5_val_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_s_right_5_val_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="m_s_right_4_val_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_s_right_4_val_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="m_s_right_3_val_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_s_right_3_val_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="m_s_right_2_val_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_s_right_2_val_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="m_s_right_1_val_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_s_right_1_val_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="m_s_right_0_val_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_s_right_0_val_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="m_c_right_7_val_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_c_right_7_val_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="m_c_right_6_val_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_c_right_6_val_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="m_c_right_5_val_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_c_right_5_val_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="m_c_right_4_val_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="0"/>
<pin id="247" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_c_right_4_val_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="m_c_right_3_val_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="0"/>
<pin id="253" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_c_right_3_val_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="m_c_right_2_val_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="0"/>
<pin id="259" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_c_right_2_val_read/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="m_c_right_1_val_read_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="0"/>
<pin id="264" dir="0" index="1" bw="64" slack="0"/>
<pin id="265" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_c_right_1_val_read/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="m_c_right_0_val_read_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="0" index="1" bw="64" slack="0"/>
<pin id="271" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_c_right_0_val_read/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="i_read_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="4" slack="0"/>
<pin id="277" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="Order1_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="5" slack="0"/>
<pin id="284" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Order1_addr/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="Order1_1_addr_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="5" slack="0"/>
<pin id="290" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Order1_1_addr/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="Order1_2_addr_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="5" slack="0"/>
<pin id="296" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Order1_2_addr/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="m_c_right1_addr_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="5" slack="0"/>
<pin id="302" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_c_right1_addr/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="m_c_right1_1_addr_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="5" slack="0"/>
<pin id="308" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_c_right1_1_addr/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="m_c_right1_2_addr_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="5" slack="0"/>
<pin id="314" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_c_right1_2_addr/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="m_s_right1_addr_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="5" slack="0"/>
<pin id="320" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_s_right1_addr/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="m_s_right1_1_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="5" slack="0"/>
<pin id="326" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_s_right1_1_addr/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="m_s_right1_2_addr_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="5" slack="0"/>
<pin id="332" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_s_right1_2_addr/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln891_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="0" index="1" bw="64" slack="0"/>
<pin id="337" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln891/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln892_access_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="0" index="1" bw="64" slack="0"/>
<pin id="343" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln892/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln891_access_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="0" index="1" bw="64" slack="0"/>
<pin id="349" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln891/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln892_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="0"/>
<pin id="355" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln892/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln891_access_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="0" index="1" bw="64" slack="0"/>
<pin id="361" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln891/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln892_access_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="0" index="1" bw="64" slack="0"/>
<pin id="367" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln892/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="Order_addr_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="8" slack="0"/>
<pin id="374" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Order_addr/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_access_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Order_load/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln890_access_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="2"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln890/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln890_access_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="2"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln890/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="store_ln890_access_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="2"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln890/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_unrollRow_double_16_1_16_9_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="0" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="2"/>
<pin id="404" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="405" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="406" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="407" dir="0" index="5" bw="64" slack="0"/>
<pin id="408" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln898/5 call_ln908/7 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_unrollCol_double_16_1_16_10_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="0" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="4"/>
<pin id="415" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="416" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="417" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="418" dir="0" index="5" bw="64" slack="0"/>
<pin id="419" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln919/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_14_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="4" slack="0"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln0_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="6" slack="0"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln883_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="2" slack="0"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln883/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln887_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="5" slack="0"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln887/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="indvar_flatten_load_load_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="6" slack="1"/>
<pin id="447" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="icmp_ln883_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="6" slack="0"/>
<pin id="450" dir="0" index="1" bw="6" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln883/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln883_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln883_1/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="j_load_load_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="5" slack="1"/>
<pin id="462" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="k_load_load_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="1"/>
<pin id="465" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln883_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln883/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="icmp_ln887_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="5" slack="0"/>
<pin id="474" dir="0" index="1" bw="5" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="select_ln883_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="5" slack="0"/>
<pin id="481" dir="0" index="2" bw="5" slack="0"/>
<pin id="482" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln883/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="select_ln883_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="2" slack="0"/>
<pin id="489" dir="0" index="2" bw="2" slack="0"/>
<pin id="490" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln883_1/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln887_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="5" slack="0"/>
<pin id="496" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln887/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="trunc_ln887_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="5" slack="0"/>
<pin id="509" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln887/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="64" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="0" index="2" bw="64" slack="1"/>
<pin id="515" dir="0" index="3" bw="1" slack="0"/>
<pin id="516" dir="0" index="4" bw="64" slack="1"/>
<pin id="517" dir="0" index="5" bw="3" slack="0"/>
<pin id="518" dir="0" index="6" bw="64" slack="1"/>
<pin id="519" dir="0" index="7" bw="3" slack="0"/>
<pin id="520" dir="0" index="8" bw="64" slack="1"/>
<pin id="521" dir="0" index="9" bw="3" slack="0"/>
<pin id="522" dir="0" index="10" bw="64" slack="1"/>
<pin id="523" dir="0" index="11" bw="3" slack="0"/>
<pin id="524" dir="0" index="12" bw="64" slack="1"/>
<pin id="525" dir="0" index="13" bw="2" slack="0"/>
<pin id="526" dir="0" index="14" bw="64" slack="1"/>
<pin id="527" dir="0" index="15" bw="1" slack="0"/>
<pin id="528" dir="0" index="16" bw="64" slack="1"/>
<pin id="529" dir="0" index="17" bw="64" slack="0"/>
<pin id="530" dir="0" index="18" bw="3" slack="0"/>
<pin id="531" dir="1" index="19" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_s_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="0" index="2" bw="64" slack="1"/>
<pin id="550" dir="0" index="3" bw="1" slack="0"/>
<pin id="551" dir="0" index="4" bw="64" slack="1"/>
<pin id="552" dir="0" index="5" bw="3" slack="0"/>
<pin id="553" dir="0" index="6" bw="64" slack="1"/>
<pin id="554" dir="0" index="7" bw="3" slack="0"/>
<pin id="555" dir="0" index="8" bw="64" slack="1"/>
<pin id="556" dir="0" index="9" bw="3" slack="0"/>
<pin id="557" dir="0" index="10" bw="64" slack="1"/>
<pin id="558" dir="0" index="11" bw="3" slack="0"/>
<pin id="559" dir="0" index="12" bw="64" slack="1"/>
<pin id="560" dir="0" index="13" bw="2" slack="0"/>
<pin id="561" dir="0" index="14" bw="64" slack="1"/>
<pin id="562" dir="0" index="15" bw="1" slack="0"/>
<pin id="563" dir="0" index="16" bw="64" slack="1"/>
<pin id="564" dir="0" index="17" bw="64" slack="0"/>
<pin id="565" dir="0" index="18" bw="3" slack="0"/>
<pin id="566" dir="1" index="19" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="add_ln887_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="5" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln887/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="store_ln883_store_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="6" slack="0"/>
<pin id="589" dir="0" index="1" bw="6" slack="1"/>
<pin id="590" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln883/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="store_ln883_store_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="2" slack="0"/>
<pin id="594" dir="0" index="1" bw="2" slack="1"/>
<pin id="595" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln883/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="store_ln887_store_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="5" slack="0"/>
<pin id="599" dir="0" index="1" bw="5" slack="1"/>
<pin id="600" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln887/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln890_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="5" slack="1"/>
<pin id="604" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="add_ln890_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="2"/>
<pin id="607" dir="0" index="1" bw="5" slack="0"/>
<pin id="608" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln890_1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="0"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_1/3 "/>
</bind>
</comp>

<comp id="615" class="1005" name="j_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="5" slack="0"/>
<pin id="617" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="622" class="1005" name="k_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="2" slack="0"/>
<pin id="624" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="629" class="1005" name="indvar_flatten_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="6" slack="0"/>
<pin id="631" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="636" class="1005" name="lda_read_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="2"/>
<pin id="638" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="lda_read "/>
</bind>
</comp>

<comp id="642" class="1005" name="m_s_right_7_val_read_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="64" slack="1"/>
<pin id="644" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m_s_right_7_val_read "/>
</bind>
</comp>

<comp id="647" class="1005" name="m_s_right_6_val_read_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="64" slack="1"/>
<pin id="649" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m_s_right_6_val_read "/>
</bind>
</comp>

<comp id="652" class="1005" name="m_s_right_5_val_read_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="64" slack="1"/>
<pin id="654" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m_s_right_5_val_read "/>
</bind>
</comp>

<comp id="657" class="1005" name="m_s_right_4_val_read_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="64" slack="1"/>
<pin id="659" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m_s_right_4_val_read "/>
</bind>
</comp>

<comp id="662" class="1005" name="m_s_right_3_val_read_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="64" slack="1"/>
<pin id="664" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m_s_right_3_val_read "/>
</bind>
</comp>

<comp id="667" class="1005" name="m_s_right_2_val_read_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="64" slack="1"/>
<pin id="669" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m_s_right_2_val_read "/>
</bind>
</comp>

<comp id="672" class="1005" name="m_s_right_1_val_read_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="64" slack="1"/>
<pin id="674" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m_s_right_1_val_read "/>
</bind>
</comp>

<comp id="677" class="1005" name="m_s_right_0_val_read_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="64" slack="1"/>
<pin id="679" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m_s_right_0_val_read "/>
</bind>
</comp>

<comp id="682" class="1005" name="m_c_right_7_val_read_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="64" slack="1"/>
<pin id="684" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m_c_right_7_val_read "/>
</bind>
</comp>

<comp id="687" class="1005" name="m_c_right_6_val_read_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="64" slack="1"/>
<pin id="689" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m_c_right_6_val_read "/>
</bind>
</comp>

<comp id="692" class="1005" name="m_c_right_5_val_read_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="64" slack="1"/>
<pin id="694" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m_c_right_5_val_read "/>
</bind>
</comp>

<comp id="697" class="1005" name="m_c_right_4_val_read_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="64" slack="1"/>
<pin id="699" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m_c_right_4_val_read "/>
</bind>
</comp>

<comp id="702" class="1005" name="m_c_right_3_val_read_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="64" slack="1"/>
<pin id="704" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m_c_right_3_val_read "/>
</bind>
</comp>

<comp id="707" class="1005" name="m_c_right_2_val_read_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="64" slack="1"/>
<pin id="709" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m_c_right_2_val_read "/>
</bind>
</comp>

<comp id="712" class="1005" name="m_c_right_1_val_read_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="64" slack="1"/>
<pin id="714" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m_c_right_1_val_read "/>
</bind>
</comp>

<comp id="717" class="1005" name="m_c_right_0_val_read_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="64" slack="1"/>
<pin id="719" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m_c_right_0_val_read "/>
</bind>
</comp>

<comp id="722" class="1005" name="tmp_14_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="2"/>
<pin id="724" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="730" class="1005" name="select_ln883_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="5" slack="1"/>
<pin id="732" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln883 "/>
</bind>
</comp>

<comp id="735" class="1005" name="select_ln883_1_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="2" slack="2"/>
<pin id="737" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln883_1 "/>
</bind>
</comp>

<comp id="739" class="1005" name="Order1_addr_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="4" slack="2"/>
<pin id="741" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="Order1_addr "/>
</bind>
</comp>

<comp id="744" class="1005" name="Order1_1_addr_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="4" slack="2"/>
<pin id="746" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="Order1_1_addr "/>
</bind>
</comp>

<comp id="749" class="1005" name="Order1_2_addr_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="4" slack="2"/>
<pin id="751" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="Order1_2_addr "/>
</bind>
</comp>

<comp id="754" class="1005" name="Order_addr_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="8" slack="1"/>
<pin id="756" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Order_addr "/>
</bind>
</comp>

<comp id="759" class="1004" name="grp_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="761" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="762" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmpMul0/5 tmpMul1/6 tmpMul0_4/7 tmpMul1_4/8 "/>
</bind>
</comp>

<comp id="763" class="1004" name="grp_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="765" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="766" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmpMul0_5/5 tmpMul1_5/6 tmpMul0_6/7 tmpMul1_6/8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="42" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="42" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="42" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="60" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="60" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="60" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="60" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="60" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="60" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="60" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="60" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="60" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="54" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="40" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="56" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="56" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="32" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="56" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="56" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="56" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="56" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="56" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="56" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="56" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="18" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="56" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="56" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="56" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="12" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="56" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="10" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="56" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="8" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="56" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="6" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="56" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="4" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="58" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="0" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="80" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="80" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="80" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="80" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="80" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="80" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="80" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="80" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="80" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="304" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="322" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="351"><net_src comp="298" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="357"><net_src comp="316" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="363"><net_src comp="310" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="369"><net_src comp="328" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="375"><net_src comp="2" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="80" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="382"><net_src comp="370" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="388"><net_src comp="377" pin="3"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="377" pin="3"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="377" pin="3"/><net_sink comp="395" pin=1"/></net>

<net id="409"><net_src comp="120" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="36" pin="0"/><net_sink comp="401" pin=5"/></net>

<net id="411"><net_src comp="38" pin="0"/><net_sink comp="401" pin=5"/></net>

<net id="420"><net_src comp="122" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="36" pin="0"/><net_sink comp="412" pin=5"/></net>

<net id="427"><net_src comp="62" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="274" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="64" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="434"><net_src comp="66" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="68" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="70" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="452"><net_src comp="445" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="72" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="445" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="74" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="470"><net_src comp="463" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="76" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="460" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="78" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="483"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="70" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="460" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="491"><net_src comp="472" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="466" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="463" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="497"><net_src comp="478" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="500"><net_src comp="494" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="501"><net_src comp="494" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="502"><net_src comp="494" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="503"><net_src comp="494" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="504"><net_src comp="494" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="505"><net_src comp="494" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="506"><net_src comp="494" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="510"><net_src comp="478" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="532"><net_src comp="82" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="533"><net_src comp="84" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="534"><net_src comp="86" pin="0"/><net_sink comp="511" pin=3"/></net>

<net id="535"><net_src comp="88" pin="0"/><net_sink comp="511" pin=5"/></net>

<net id="536"><net_src comp="90" pin="0"/><net_sink comp="511" pin=7"/></net>

<net id="537"><net_src comp="92" pin="0"/><net_sink comp="511" pin=9"/></net>

<net id="538"><net_src comp="94" pin="0"/><net_sink comp="511" pin=11"/></net>

<net id="539"><net_src comp="96" pin="0"/><net_sink comp="511" pin=13"/></net>

<net id="540"><net_src comp="98" pin="0"/><net_sink comp="511" pin=15"/></net>

<net id="541"><net_src comp="100" pin="0"/><net_sink comp="511" pin=17"/></net>

<net id="542"><net_src comp="507" pin="1"/><net_sink comp="511" pin=18"/></net>

<net id="543"><net_src comp="511" pin="19"/><net_sink comp="334" pin=1"/></net>

<net id="544"><net_src comp="511" pin="19"/><net_sink comp="346" pin=1"/></net>

<net id="545"><net_src comp="511" pin="19"/><net_sink comp="358" pin=1"/></net>

<net id="567"><net_src comp="82" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="568"><net_src comp="84" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="569"><net_src comp="86" pin="0"/><net_sink comp="546" pin=3"/></net>

<net id="570"><net_src comp="88" pin="0"/><net_sink comp="546" pin=5"/></net>

<net id="571"><net_src comp="90" pin="0"/><net_sink comp="546" pin=7"/></net>

<net id="572"><net_src comp="92" pin="0"/><net_sink comp="546" pin=9"/></net>

<net id="573"><net_src comp="94" pin="0"/><net_sink comp="546" pin=11"/></net>

<net id="574"><net_src comp="96" pin="0"/><net_sink comp="546" pin=13"/></net>

<net id="575"><net_src comp="98" pin="0"/><net_sink comp="546" pin=15"/></net>

<net id="576"><net_src comp="100" pin="0"/><net_sink comp="546" pin=17"/></net>

<net id="577"><net_src comp="507" pin="1"/><net_sink comp="546" pin=18"/></net>

<net id="578"><net_src comp="546" pin="19"/><net_sink comp="340" pin=1"/></net>

<net id="579"><net_src comp="546" pin="19"/><net_sink comp="352" pin=1"/></net>

<net id="580"><net_src comp="546" pin="19"/><net_sink comp="364" pin=1"/></net>

<net id="585"><net_src comp="478" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="102" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="454" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="596"><net_src comp="486" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="601"><net_src comp="581" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="609"><net_src comp="602" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="605" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="618"><net_src comp="124" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="621"><net_src comp="615" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="625"><net_src comp="128" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="628"><net_src comp="622" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="632"><net_src comp="132" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="635"><net_src comp="629" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="639"><net_src comp="172" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="645"><net_src comp="178" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="546" pin=16"/></net>

<net id="650"><net_src comp="184" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="546" pin=14"/></net>

<net id="655"><net_src comp="190" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="546" pin=12"/></net>

<net id="660"><net_src comp="196" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="546" pin=10"/></net>

<net id="665"><net_src comp="202" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="546" pin=8"/></net>

<net id="670"><net_src comp="208" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="546" pin=6"/></net>

<net id="675"><net_src comp="214" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="546" pin=4"/></net>

<net id="680"><net_src comp="220" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="685"><net_src comp="226" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="511" pin=16"/></net>

<net id="690"><net_src comp="232" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="511" pin=14"/></net>

<net id="695"><net_src comp="238" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="511" pin=12"/></net>

<net id="700"><net_src comp="244" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="511" pin=10"/></net>

<net id="705"><net_src comp="250" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="511" pin=8"/></net>

<net id="710"><net_src comp="256" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="511" pin=6"/></net>

<net id="715"><net_src comp="262" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="511" pin=4"/></net>

<net id="720"><net_src comp="268" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="725"><net_src comp="422" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="733"><net_src comp="478" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="738"><net_src comp="486" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="280" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="747"><net_src comp="286" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="752"><net_src comp="292" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="757"><net_src comp="370" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="377" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dataA | {5 6 7 8 }
	Port: dataU_out | {7 8 }
 - Input state : 
	Port: funcDataflow<double, 16, 1, 16>8 : i | {1 }
	Port: funcDataflow<double, 16, 1, 16>8 : Order | {3 4 }
	Port: funcDataflow<double, 16, 1, 16>8 : m_c_right_0_val | {1 }
	Port: funcDataflow<double, 16, 1, 16>8 : m_c_right_1_val | {1 }
	Port: funcDataflow<double, 16, 1, 16>8 : m_c_right_2_val | {1 }
	Port: funcDataflow<double, 16, 1, 16>8 : m_c_right_3_val | {1 }
	Port: funcDataflow<double, 16, 1, 16>8 : m_c_right_4_val | {1 }
	Port: funcDataflow<double, 16, 1, 16>8 : m_c_right_5_val | {1 }
	Port: funcDataflow<double, 16, 1, 16>8 : m_c_right_6_val | {1 }
	Port: funcDataflow<double, 16, 1, 16>8 : m_c_right_7_val | {1 }
	Port: funcDataflow<double, 16, 1, 16>8 : m_s_right_0_val | {1 }
	Port: funcDataflow<double, 16, 1, 16>8 : m_s_right_1_val | {1 }
	Port: funcDataflow<double, 16, 1, 16>8 : m_s_right_2_val | {1 }
	Port: funcDataflow<double, 16, 1, 16>8 : m_s_right_3_val | {1 }
	Port: funcDataflow<double, 16, 1, 16>8 : m_s_right_4_val | {1 }
	Port: funcDataflow<double, 16, 1, 16>8 : m_s_right_5_val | {1 }
	Port: funcDataflow<double, 16, 1, 16>8 : m_s_right_6_val | {1 }
	Port: funcDataflow<double, 16, 1, 16>8 : m_s_right_7_val | {1 }
	Port: funcDataflow<double, 16, 1, 16>8 : dataA | {5 6 7 8 }
	Port: funcDataflow<double, 16, 1, 16>8 : dataU_out | {7 8 }
	Port: funcDataflow<double, 16, 1, 16>8 : lda | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln883 : 1
		store_ln887 : 1
	State 2
		icmp_ln883 : 1
		add_ln883_1 : 1
		br_ln883 : 2
		add_ln883 : 1
		icmp_ln887 : 1
		select_ln883 : 2
		select_ln883_1 : 2
		zext_ln887 : 3
		trunc_ln887 : 3
		Order1_addr : 4
		Order1_1_addr : 4
		Order1_2_addr : 4
		tmp : 4
		m_c_right1_addr : 4
		m_c_right1_1_addr : 4
		m_c_right1_2_addr : 4
		tmp_s : 4
		m_s_right1_addr : 4
		m_s_right1_1_addr : 4
		m_s_right1_2_addr : 4
		switch_ln890 : 3
		store_ln891 : 5
		store_ln892 : 5
		store_ln891 : 5
		store_ln892 : 5
		store_ln891 : 5
		store_ln892 : 5
		add_ln887 : 3
		store_ln883 : 2
		store_ln883 : 3
		store_ln887 : 4
	State 3
		add_ln890 : 1
		zext_ln890_1 : 2
		Order_addr : 3
		Order_load : 4
	State 4
		store_ln890 : 1
		store_ln890 : 1
		store_ln890 : 1
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   call   |  grp_unrollRow_double_16_1_16_9_fu_401 |    16   |  5.491  |   2796  |   1562  |
|          | grp_unrollCol_double_16_1_16_10_fu_412 |    16   |  5.491  |   2779  |   1496  |
|----------|----------------------------------------|---------|---------|---------|---------|
|   dmul   |               grp_fu_759               |    8    |    0    |   388   |   127   |
|          |               grp_fu_763               |    8    |    0    |   388   |   127   |
|----------|----------------------------------------|---------|---------|---------|---------|
| sparsemux|               tmp_fu_511               |    0    |    0    |    0    |    43   |
|          |              tmp_s_fu_546              |    0    |    0    |    0    |    43   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |           add_ln883_1_fu_454           |    0    |    0    |    0    |    13   |
|    add   |            add_ln883_fu_466            |    0    |    0    |    0    |    9    |
|          |            add_ln887_fu_581            |    0    |    0    |    0    |    12   |
|          |            add_ln890_fu_605            |    0    |    0    |    0    |    15   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   icmp   |            icmp_ln883_fu_448           |    0    |    0    |    0    |    13   |
|          |            icmp_ln887_fu_472           |    0    |    0    |    0    |    12   |
|----------|----------------------------------------|---------|---------|---------|---------|
|  select  |           select_ln883_fu_478          |    0    |    0    |    0    |    5    |
|          |          select_ln883_1_fu_486         |    0    |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |          lda_read_read_fu_172          |    0    |    0    |    0    |    0    |
|          |    m_s_right_7_val_read_read_fu_178    |    0    |    0    |    0    |    0    |
|          |    m_s_right_6_val_read_read_fu_184    |    0    |    0    |    0    |    0    |
|          |    m_s_right_5_val_read_read_fu_190    |    0    |    0    |    0    |    0    |
|          |    m_s_right_4_val_read_read_fu_196    |    0    |    0    |    0    |    0    |
|          |    m_s_right_3_val_read_read_fu_202    |    0    |    0    |    0    |    0    |
|          |    m_s_right_2_val_read_read_fu_208    |    0    |    0    |    0    |    0    |
|          |    m_s_right_1_val_read_read_fu_214    |    0    |    0    |    0    |    0    |
|   read   |    m_s_right_0_val_read_read_fu_220    |    0    |    0    |    0    |    0    |
|          |    m_c_right_7_val_read_read_fu_226    |    0    |    0    |    0    |    0    |
|          |    m_c_right_6_val_read_read_fu_232    |    0    |    0    |    0    |    0    |
|          |    m_c_right_5_val_read_read_fu_238    |    0    |    0    |    0    |    0    |
|          |    m_c_right_4_val_read_read_fu_244    |    0    |    0    |    0    |    0    |
|          |    m_c_right_3_val_read_read_fu_250    |    0    |    0    |    0    |    0    |
|          |    m_c_right_2_val_read_read_fu_256    |    0    |    0    |    0    |    0    |
|          |    m_c_right_1_val_read_read_fu_262    |    0    |    0    |    0    |    0    |
|          |    m_c_right_0_val_read_read_fu_268    |    0    |    0    |    0    |    0    |
|          |           i_read_read_fu_274           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|bitconcatenate|              tmp_14_fu_422             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |            zext_ln887_fu_494           |    0    |    0    |    0    |    0    |
|   zext   |            zext_ln890_fu_602           |    0    |    0    |    0    |    0    |
|          |           zext_ln890_1_fu_610          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   trunc  |           trunc_ln887_fu_507           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   Total  |                                        |    48   |  10.982 |   6351  |   3479  |
|----------|----------------------------------------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|   Order1   |    0   |   32   |   33   |    0   |
|  Order1_1  |    0   |   32   |   33   |    0   |
|  Order1_2  |    0   |   32   |   33   |    0   |
| m_c_right1 |    0   |   64   |   65   |    0   |
|m_c_right1_1|    0   |   64   |   65   |    0   |
|m_c_right1_2|    0   |   64   |   65   |    0   |
| m_s_right1 |    0   |   64   |   65   |    0   |
|m_s_right1_1|    0   |   64   |   65   |    0   |
|m_s_right1_2|    0   |   64   |   65   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |    0   |   480  |   489  |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    Order1_1_addr_reg_744   |    4   |
|    Order1_2_addr_reg_749   |    4   |
|     Order1_addr_reg_739    |    4   |
|     Order_addr_reg_754     |    8   |
|   indvar_flatten_reg_629   |    6   |
|          j_reg_615         |    5   |
|          k_reg_622         |    2   |
|      lda_read_reg_636      |   32   |
|m_c_right_0_val_read_reg_717|   64   |
|m_c_right_1_val_read_reg_712|   64   |
|m_c_right_2_val_read_reg_707|   64   |
|m_c_right_3_val_read_reg_702|   64   |
|m_c_right_4_val_read_reg_697|   64   |
|m_c_right_5_val_read_reg_692|   64   |
|m_c_right_6_val_read_reg_687|   64   |
|m_c_right_7_val_read_reg_682|   64   |
|m_s_right_0_val_read_reg_677|   64   |
|m_s_right_1_val_read_reg_672|   64   |
|m_s_right_2_val_read_reg_667|   64   |
|m_s_right_3_val_read_reg_662|   64   |
|m_s_right_4_val_read_reg_657|   64   |
|m_s_right_5_val_read_reg_652|   64   |
|m_s_right_6_val_read_reg_647|   64   |
|m_s_right_7_val_read_reg_642|   64   |
|   select_ln883_1_reg_735   |    2   |
|    select_ln883_reg_730    |    5   |
|       tmp_14_reg_722       |    8   |
+----------------------------+--------+
|            Total           |  1104  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------|------|------|------|--------||---------||---------|
|           grp_access_fu_377           |  p0  |   2  |   8  |   16   ||    9    |
| grp_unrollRow_double_16_1_16_9_fu_401 |  p5  |   2  |  64  |   128  ||    9    |
|---------------------------------------|------|------|------|--------||---------||---------|
|                 Total                 |      |      |      |   144  ||  0.774  ||    18   |
|---------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   48   |   10   |  6351  |  3479  |    -   |
|   Memory  |    0   |    -   |    -   |   480  |   489  |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |  1104  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   48   |   11   |  7935  |  3986  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
