{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669999161274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669999161274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 11:39:21 2022 " "Processing started: Fri Dec 02 11:39:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669999161274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999161274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lhnRISC621_v -c lhnRISC621_v " "Command: quartus_map --read_settings_files=on --write_settings_files=off lhnRISC621_v -c lhnRISC621_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999161274 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669999161655 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669999161655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhnrisc621_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhnrisc621_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhnRISC621_v " "Found entity 1: lhnRISC621_v" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999167053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhnrisc621_v_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lhnrisc621_v_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhnRISC621_v_tb " "Found entity 1: lhnRISC621_v_tb" {  } { { "lhnRISC621_v_tb.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999167054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_ir2assembly_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_ir2assembly_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_ir2assembly_v " "Found entity 1: lhn_ir2assembly_v" {  } { { "lhn_ir2assembly_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_ir2assembly_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999167056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_mm.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_mm.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_mm " "Found entity 1: lhn_mm" {  } { { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999167058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_pll_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_pll_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_pll_v " "Found entity 1: lhn_pll_v" {  } { { "lhn_pll_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_pll_v.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999167060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_pll_3_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_pll_3_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_pll_3_v " "Found entity 1: lhn_pll_3_v" {  } { { "lhn_pll_3_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_pll_3_v.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999167061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_cache_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_cache_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_cache_v " "Found entity 1: lhn_cache_v" {  } { { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999167063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_cam_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_cam_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_CAM_v " "Found entity 1: lhn_CAM_v" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999167065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_3to8_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_3to8_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_3to8_dec " "Found entity 1: lhn_3to8_dec" {  } { { "lhn_3to8_dec.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_3to8_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999167066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_cache_2w_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_cache_2w_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_cache_2w_v " "Found entity 1: lhn_cache_2w_v" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999167068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Top_Wrapper " "Found entity 1: FPGA_Top_Wrapper" {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999167070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167070 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Top_Wrapper " "Elaborating entity \"FPGA_Top_Wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669999167100 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "array_size FPGA_Top_Wrapper.v(12) " "Verilog HDL or VHDL warning at FPGA_Top_Wrapper.v(12): object \"array_size\" assigned a value but never read" {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669999167101 "|FPGA_Top_Wrapper"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "FPGA_Top_Wrapper.v(92) " "Verilog HDL Case Statement warning at FPGA_Top_Wrapper.v(92): can't check case statement for completeness because the case expression has too many possible states" {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 92 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1669999167103 "|FPGA_Top_Wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhnRISC621_v lhnRISC621_v:risc_inst_0 " "Elaborating entity \"lhnRISC621_v\" for hierarchy \"lhnRISC621_v:risc_inst_0\"" {  } { { "FPGA_Top_Wrapper.v" "risc_inst_0" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999167117 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 12 lhnRISC621_v.v(390) " "Verilog HDL assignment warning at lhnRISC621_v.v(390): truncated value with size 14 to match size of target (12)" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669999167135 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_cache_2w_v lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache " "Elaborating entity \"lhn_cache_2w_v\" for hierarchy \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\"" {  } { { "lhnRISC621_v.v" "my_cache" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999167256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_CAM_v lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0 " "Elaborating entity \"lhn_CAM_v\" for hierarchy \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\"" {  } { { "lhn_cache_2w_v.v" "my_cam0" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999167326 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167328 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167329 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167329 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167329 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167329 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167329 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167329 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167329 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167329 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167329 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167329 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167329 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167329 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167329 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167329 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167329 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167329 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167329 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167329 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167329 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167329 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167329 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167329 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167330 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167330 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167330 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167330 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167330 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167330 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167330 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167330 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167330 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167330 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167330 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167330 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167330 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167330 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167330 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167330 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167330 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167330 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167330 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167330 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167330 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167330 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167330 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167331 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167331 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167331 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167331 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167331 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167331 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167331 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167331 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167331 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167331 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167331 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167331 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167331 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167331 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167331 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167331 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167331 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167331 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_mm lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram " "Elaborating entity \"lhn_mm\" for hierarchy \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\"" {  } { { "lhn_cache_2w_v.v" "my_ram" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999167341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\"" {  } { { "lhn_mm.v" "altsyncram_component" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999167399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\"" {  } { { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999167407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab11_core0.mif " "Parameter \"init_file\" = \"lab11_core0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167407 ""}  } { { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669999167407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eli1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eli1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eli1 " "Found entity 1: altsyncram_eli1" {  } { { "db/altsyncram_eli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/db/altsyncram_eli1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999167445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eli1 lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_eli1:auto_generated " "Elaborating entity \"altsyncram_eli1\" for hierarchy \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_eli1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999167445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_cache_v lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache " "Elaborating entity \"lhn_cache_v\" for hierarchy \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\"" {  } { { "lhn_cache_2w_v.v" "my_cache" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999167466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\"" {  } { { "lhn_cache_v.v" "altsyncram_component" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999167482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\"" {  } { { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999167490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component " "Instantiated megafunction \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167490 ""}  } { { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669999167490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h6g1 " "Found entity 1: altsyncram_h6g1" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/db/altsyncram_h6g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999167526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h6g1 lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated " "Elaborating entity \"altsyncram_h6g1\" for hierarchy \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999167526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_3to8_dec lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_3to8_dec:my_dec " "Elaborating entity \"lhn_3to8_dec\" for hierarchy \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_3to8_dec:my_dec\"" {  } { { "lhn_cache_2w_v.v" "my_dec" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999167533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_ir2assembly_v lhnRISC621_v:risc_inst_0\|lhn_ir2assembly_v:IWdecode " "Elaborating entity \"lhn_ir2assembly_v\" for hierarchy \"lhnRISC621_v:risc_inst_0\|lhn_ir2assembly_v:IWdecode\"" {  } { { "lhnRISC621_v.v" "IWdecode" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999167536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhnRISC621_v lhnRISC621_v:risc_inst_1 " "Elaborating entity \"lhnRISC621_v\" for hierarchy \"lhnRISC621_v:risc_inst_1\"" {  } { { "FPGA_Top_Wrapper.v" "risc_inst_1" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999167551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 12 lhnRISC621_v.v(390) " "Verilog HDL assignment warning at lhnRISC621_v.v(390): truncated value with size 14 to match size of target (12)" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669999167567 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_cache_2w_v lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache " "Elaborating entity \"lhn_cache_2w_v\" for hierarchy \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\"" {  } { { "lhnRISC621_v.v" "my_cache" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999167691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_mm lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram " "Elaborating entity \"lhn_mm\" for hierarchy \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\"" {  } { { "lhn_cache_2w_v.v" "my_ram" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999167715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\"" {  } { { "lhn_mm.v" "altsyncram_component" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999167729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\"" {  } { { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999167738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab11_core3.mif " "Parameter \"init_file\" = \"lab11_core3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167738 ""}  } { { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669999167738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hli1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hli1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hli1 " "Found entity 1: altsyncram_hli1" {  } { { "db/altsyncram_hli1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/db/altsyncram_hli1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999167774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999167774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hli1 lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_hli1:auto_generated " "Elaborating entity \"altsyncram_hli1\" for hierarchy \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_hli1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999167774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhnRISC621_v lhnRISC621_v:risc_inst_2 " "Elaborating entity \"lhnRISC621_v\" for hierarchy \"lhnRISC621_v:risc_inst_2\"" {  } { { "FPGA_Top_Wrapper.v" "risc_inst_2" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999167801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 12 lhnRISC621_v.v(390) " "Verilog HDL assignment warning at lhnRISC621_v.v(390): truncated value with size 14 to match size of target (12)" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669999167816 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_cache_2w_v lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache " "Elaborating entity \"lhn_cache_2w_v\" for hierarchy \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\"" {  } { { "lhnRISC621_v.v" "my_cache" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999167943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_mm lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram " "Elaborating entity \"lhn_mm\" for hierarchy \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\"" {  } { { "lhn_cache_2w_v.v" "my_ram" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999167969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\"" {  } { { "lhn_mm.v" "altsyncram_component" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999167985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\"" {  } { { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999167993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999167993 ""}  } { { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669999167993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_79g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_79g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_79g1 " "Found entity 1: altsyncram_79g1" {  } { { "db/altsyncram_79g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/db/altsyncram_79g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999168030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999168030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_79g1 lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated " "Elaborating entity \"altsyncram_79g1\" for hierarchy \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999168031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_pll_3_v lhn_pll_3_v:my_pll " "Elaborating entity \"lhn_pll_3_v\" for hierarchy \"lhn_pll_3_v:my_pll\"" {  } { { "FPGA_Top_Wrapper.v" "my_pll" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999168083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll lhn_pll_3_v:my_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"lhn_pll_3_v:my_pll\|altpll:altpll_component\"" {  } { { "lhn_pll_3_v.v" "altpll_component" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_pll_3_v.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999168128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lhn_pll_3_v:my_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"lhn_pll_3_v:my_pll\|altpll:altpll_component\"" {  } { { "lhn_pll_3_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_pll_3_v.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999168137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lhn_pll_3_v:my_pll\|altpll:altpll_component " "Instantiated megafunction \"lhn_pll_3_v:my_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 1667 " "Parameter \"clk1_phase_shift\" = \"1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 3333 " "Parameter \"clk2_phase_shift\" = \"3333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=lhn_pll_3_v " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=lhn_pll_3_v\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999168137 ""}  } { { "lhn_pll_3_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_pll_3_v.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669999168137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lhn_pll_3_v_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/lhn_pll_3_v_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_pll_3_v_altpll " "Found entity 1: lhn_pll_3_v_altpll" {  } { { "db/lhn_pll_3_v_altpll.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/db/lhn_pll_3_v_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999168174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999168174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_pll_3_v_altpll lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll:auto_generated " "Elaborating entity \"lhn_pll_3_v_altpll\" for hierarchy \"lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999168175 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 IWdecode 14 16 " "Port \"ordered port 0\" on the entity instantiation of \"IWdecode\" is connected to a signal of width 14. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "lhnRISC621_v.v" "IWdecode" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 71 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1669999168330 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_2|lhn_ir2assembly_v:IWdecode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 my_ram 14 10 " "Port \"ordered port 0\" on the entity instantiation of \"my_ram\" is connected to a signal of width 14. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "lhn_cache_2w_v.v" "my_ram" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 70 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1669999168332 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_2|lhn_cache_2w_v:my_cache|lhn_mm:my_ram"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|cache_clk " "Found clock multiplexer lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|cache_clk" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 39 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1669999168538 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_3|lhn_cache_2w_v:my_cache|cache_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|mem_clk " "Found clock multiplexer lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|mem_clk" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 39 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1669999168538 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_3|lhn_cache_2w_v:my_cache|mem_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|cache_clk " "Found clock multiplexer lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|cache_clk" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 39 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1669999168538 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_2|lhn_cache_2w_v:my_cache|cache_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|mem_clk " "Found clock multiplexer lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|mem_clk" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 39 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1669999168538 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_2|lhn_cache_2w_v:my_cache|mem_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|cache_clk " "Found clock multiplexer lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|cache_clk" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 39 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1669999168538 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|cache_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|mem_clk " "Found clock multiplexer lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|mem_clk" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 39 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1669999168538 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_1|lhn_cache_2w_v:my_cache|mem_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|cache_clk " "Found clock multiplexer lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|cache_clk" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 39 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1669999168538 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|cache_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|mem_clk " "Found clock multiplexer lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|mem_clk" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 39 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1669999168538 "|FPGA_Top_Wrapper|lhnRISC621_v:risc_inst_0|lhn_cache_2w_v:my_cache|mem_clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1669999168538 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[0\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[0\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[1\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[1\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[2\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[2\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[3\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[3\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[4\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[4\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[5\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[5\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[6\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[6\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[7\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[7\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[8\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[8\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[9\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[9\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[10\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[10\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[11\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[11\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[12\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[12\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[13\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|MEM_out\[13\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[3\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[3\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[2\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[2\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[1\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[1\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[0\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[0\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[3\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[3\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[2\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[2\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[1\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[1\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[0\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_3\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[0\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[0\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[0\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[1\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[1\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[2\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[2\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[3\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[3\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[4\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[4\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[5\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[5\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[6\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[6\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[7\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[7\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[8\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[8\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[9\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[9\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[10\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[10\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[11\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[11\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[12\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[12\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[13\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|MEM_out\[13\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[3\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[3\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[2\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[2\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[1\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[1\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[0\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[0\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[3\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[3\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[2\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[2\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[1\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[1\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[0\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_2\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[0\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[0\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[0\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[1\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[1\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[2\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[2\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[3\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[3\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[4\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[4\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[5\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[5\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[6\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[6\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[7\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[7\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[8\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[8\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[9\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[9\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[10\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[10\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[11\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[11\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[12\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[12\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[13\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|MEM_out\[13\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[3\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[3\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[2\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[2\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[1\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[1\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[0\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[0\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[3\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[3\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[2\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[2\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[1\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[1\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[0\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_1\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[0\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[0\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[0\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[1\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[1\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[2\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[2\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[3\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[3\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[4\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[4\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[5\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[5\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[6\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[6\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[7\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[7\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[8\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[8\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[9\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[9\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[10\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[10\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[11\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[11\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[12\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[12\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[13\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|MEM_out\[13\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[3\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[3\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[2\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[2\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[1\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[1\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[0\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[0\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[3\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[3\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[2\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[2\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[1\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[1\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[0\] " "Converted tri-state buffer \"lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[0\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669999168777 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1669999168777 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "24 " "Inferred 24 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "lhnRISC621_v:risc_inst_0\|Add4 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"lhnRISC621_v:risc_inst_0\|Add4\"" {  } { { "lhnRISC621_v.v" "Add4" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 181 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999186454 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lhnRISC621_v:risc_inst_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lhnRISC621_v:risc_inst_0\|Mult0\"" {  } { { "lhnRISC621_v.v" "Mult0" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 218 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999186454 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lhnRISC621_v:risc_inst_0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lhnRISC621_v:risc_inst_0\|Div0\"" {  } { { "lhnRISC621_v.v" "Div0" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 232 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999186454 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lhnRISC621_v:risc_inst_0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lhnRISC621_v:risc_inst_0\|Mod0\"" {  } { { "lhnRISC621_v.v" "Mod0" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 233 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999186454 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "lhnRISC621_v:risc_inst_1\|Add4 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"lhnRISC621_v:risc_inst_1\|Add4\"" {  } { { "lhnRISC621_v.v" "Add4" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 181 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999186454 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lhnRISC621_v:risc_inst_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lhnRISC621_v:risc_inst_1\|Mult0\"" {  } { { "lhnRISC621_v.v" "Mult0" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 218 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999186454 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lhnRISC621_v:risc_inst_1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lhnRISC621_v:risc_inst_1\|Div0\"" {  } { { "lhnRISC621_v.v" "Div0" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 232 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999186454 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lhnRISC621_v:risc_inst_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lhnRISC621_v:risc_inst_1\|Mod0\"" {  } { { "lhnRISC621_v.v" "Mod0" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 233 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999186454 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "lhnRISC621_v:risc_inst_3\|Add4 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"lhnRISC621_v:risc_inst_3\|Add4\"" {  } { { "lhnRISC621_v.v" "Add4" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 181 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999186454 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lhnRISC621_v:risc_inst_3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lhnRISC621_v:risc_inst_3\|Mult0\"" {  } { { "lhnRISC621_v.v" "Mult0" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 218 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999186454 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lhnRISC621_v:risc_inst_3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lhnRISC621_v:risc_inst_3\|Div0\"" {  } { { "lhnRISC621_v.v" "Div0" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 232 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999186454 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lhnRISC621_v:risc_inst_3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lhnRISC621_v:risc_inst_3\|Mod0\"" {  } { { "lhnRISC621_v.v" "Mod0" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 233 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999186454 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "lhnRISC621_v:risc_inst_2\|Add4 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"lhnRISC621_v:risc_inst_2\|Add4\"" {  } { { "lhnRISC621_v.v" "Add4" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 181 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999186454 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lhnRISC621_v:risc_inst_2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lhnRISC621_v:risc_inst_2\|Mult0\"" {  } { { "lhnRISC621_v.v" "Mult0" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 218 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999186454 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lhnRISC621_v:risc_inst_2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lhnRISC621_v:risc_inst_2\|Div0\"" {  } { { "lhnRISC621_v.v" "Div0" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 232 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999186454 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lhnRISC621_v:risc_inst_2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lhnRISC621_v:risc_inst_2\|Mod0\"" {  } { { "lhnRISC621_v.v" "Mod0" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 233 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999186454 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "lhnRISC621_v:risc_inst_0\|Add6 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"lhnRISC621_v:risc_inst_0\|Add6\"" {  } { { "lhnRISC621_v.v" "Add6" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 196 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999186454 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "lhnRISC621_v:risc_inst_0\|Add5 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"lhnRISC621_v:risc_inst_0\|Add5\"" {  } { { "lhnRISC621_v.v" "Add5" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 190 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999186454 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "lhnRISC621_v:risc_inst_1\|Add5 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"lhnRISC621_v:risc_inst_1\|Add5\"" {  } { { "lhnRISC621_v.v" "Add5" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 190 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999186454 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "lhnRISC621_v:risc_inst_1\|Add6 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"lhnRISC621_v:risc_inst_1\|Add6\"" {  } { { "lhnRISC621_v.v" "Add6" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 196 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999186454 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "lhnRISC621_v:risc_inst_3\|Add6 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"lhnRISC621_v:risc_inst_3\|Add6\"" {  } { { "lhnRISC621_v.v" "Add6" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 196 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999186454 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "lhnRISC621_v:risc_inst_3\|Add5 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"lhnRISC621_v:risc_inst_3\|Add5\"" {  } { { "lhnRISC621_v.v" "Add5" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 190 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999186454 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "lhnRISC621_v:risc_inst_2\|Add6 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"lhnRISC621_v:risc_inst_2\|Add6\"" {  } { { "lhnRISC621_v.v" "Add6" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 196 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999186454 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "lhnRISC621_v:risc_inst_2\|Add5 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"lhnRISC621_v:risc_inst_2\|Add5\"" {  } { { "lhnRISC621_v.v" "Add5" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 190 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669999186454 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669999186454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lhnRISC621_v:risc_inst_0\|lpm_add_sub:Add4 " "Elaborated megafunction instantiation \"lhnRISC621_v:risc_inst_0\|lpm_add_sub:Add4\"" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 181 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999186503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lhnRISC621_v:risc_inst_0\|lpm_add_sub:Add4 " "Instantiated megafunction \"lhnRISC621_v:risc_inst_0\|lpm_add_sub:Add4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999186503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999186503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999186503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999186503 ""}  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 181 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669999186503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999186538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999186538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lhnRISC621_v:risc_inst_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lhnRISC621_v:risc_inst_0\|lpm_mult:Mult0\"" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 218 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999186588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lhnRISC621_v:risc_inst_0\|lpm_mult:Mult0 " "Instantiated megafunction \"lhnRISC621_v:risc_inst_0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999186588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999186588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999186588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999186588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999186588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999186588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999186588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999186588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999186588 ""}  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 218 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669999186588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/db/mult_7dt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999186623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999186623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lhnRISC621_v:risc_inst_0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lhnRISC621_v:risc_inst_0\|lpm_divide:Div0\"" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 232 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999186700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lhnRISC621_v:risc_inst_0\|lpm_divide:Div0 " "Instantiated megafunction \"lhnRISC621_v:risc_inst_0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999186700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999186700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999186700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999186700 ""}  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 232 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669999186700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999186734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999186734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999186748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999186748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999186771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999186771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999186826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999186826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999186862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999186862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lhnRISC621_v:risc_inst_0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lhnRISC621_v:risc_inst_0\|lpm_divide:Mod0\"" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 233 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999186896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lhnRISC621_v:risc_inst_0\|lpm_divide:Mod0 " "Instantiated megafunction \"lhnRISC621_v:risc_inst_0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999186896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999186896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999186896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999186896 ""}  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 233 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669999186896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999186932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999186932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lhnRISC621_v:risc_inst_0\|lpm_add_sub:Add6 " "Elaborated megafunction instantiation \"lhnRISC621_v:risc_inst_0\|lpm_add_sub:Add6\"" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 196 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999187060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lhnRISC621_v:risc_inst_0\|lpm_add_sub:Add6 " "Instantiated megafunction \"lhnRISC621_v:risc_inst_0\|lpm_add_sub:Add6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999187060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999187060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999187060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669999187060 ""}  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 196 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669999187060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cui " "Found entity 1: add_sub_cui" {  } { { "db/add_sub_cui.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/db/add_sub_cui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999187094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999187094 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669999188420 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669999196905 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669999207149 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669999207149 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16195 " "Implemented 16195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669999207687 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669999207687 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16059 " "Implemented 16059 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669999207687 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669999207687 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1669999207687 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1669999207687 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669999207687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4958 " "Peak virtual memory: 4958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669999207721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 11:40:07 2022 " "Processing ended: Fri Dec 02 11:40:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669999207721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669999207721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669999207721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999207721 ""}
