$date
	Sun Feb 19 15:52:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pc_tb $end
$var wire 8 ! t_PC [7:0] $end
$var reg 1 " clk $end
$var reg 1 # t_PCSrc $end
$var reg 8 $ t_immediate [7:0] $end
$var reg 1 % t_reset $end
$scope module pc $end
$var wire 1 " CLK $end
$var wire 1 # PCSrc $end
$var wire 8 & immediate [7:0] $end
$var wire 1 % reset $end
$var reg 8 ' PC [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b1 &
1%
b1 $
0#
0"
bx !
$end
#10000
b1 !
b1 '
1#
0%
1"
#20000
0"
#30000
b111 !
b111 '
1"
b111 $
b111 &
#40000
0"
#50000
b1000 !
b1000 '
1"
0#
#60000
0"
#70000
b1001 !
b1001 '
1"
#80000
0"
#90000
b1010 !
b1010 '
1"
#100000
0"
1%
