{"vcs1":{"timestamp_begin":1747914230.233702409, "rt":10.00, "ut":10.28, "st":0.62}}
{"vcselab":{"timestamp_begin":1747914240.307999399, "rt":0.39, "ut":0.28, "st":0.10}}
{"link":{"timestamp_begin":1747914240.758969264, "rt":0.44, "ut":0.22, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747914229.526225021}
{"VCS_COMP_START_TIME": 1747914229.526225021}
{"VCS_COMP_END_TIME": 1747914241.356830429}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488732}}
{"vcselab": {"peak_mem": 183884}}
