{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701800000407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701800000411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 21:13:19 2023 " "Processing started: Tue Dec 05 21:13:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701800000411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800000411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cam_proj -c cam_proj " "Command: quartus_sta cam_proj -c cam_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800000411 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1701800000500 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800001406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800001406 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800001443 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800001443 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800002048 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_45s1 " "Entity dcfifo_45s1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe7\|dffe8a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe7\|dffe8a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701800002213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701800002213 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701800002213 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_97u1 " "Entity dcfifo_97u1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701800002213 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701800002213 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701800002213 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800002213 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *ws_dgrp\|dffpipe_ve9:dffpipe7\|dffe8a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp\|dffpipe_ve9:dffpipe7\|dffe8a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800002228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701800002229 ""}  } { { "C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800002229 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800002230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701800002230 ""}  } { { "C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800002230 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cam_proj.out.sdc " "Synopsys Design Constraints File file not found: 'cam_proj.out.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800002231 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800002232 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50 clk50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50 clk50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701800002233 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 24 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 24 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701800002233 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701800002233 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701800002233 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 24 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 24 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701800002233 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 143 -duty_cycle 50.00 -name \{pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 143 -duty_cycle 50.00 -name \{pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701800002233 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701800002233 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800002233 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800002233 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sdram_controller:SDRAM\|rd_ready_r sdram_controller:SDRAM\|rd_ready_r " "create_clock -period 1.000 -name sdram_controller:SDRAM\|rd_ready_r sdram_controller:SDRAM\|rd_ready_r" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701800002237 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " "create_clock -period 1.000 -name hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701800002237 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sdram_controller:SDRAM\|busy sdram_controller:SDRAM\|busy " "create_clock -period 1.000 -name sdram_controller:SDRAM\|busy sdram_controller:SDRAM\|busy" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701800002237 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PCLK_cam PCLK_cam " "create_clock -period 1.000 -name PCLK_cam PCLK_cam" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701800002237 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TOP:neiroset\|conv_TOP:conv\|STOP TOP:neiroset\|conv_TOP:conv\|STOP " "create_clock -period 1.000 -name TOP:neiroset\|conv_TOP:conv\|STOP TOP:neiroset\|conv_TOP:conv\|STOP" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701800002237 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TOP:neiroset\|memorywork:block\|step\[0\] TOP:neiroset\|memorywork:block\|step\[0\] " "create_clock -period 1.000 -name TOP:neiroset\|memorywork:block\|step\[0\] TOP:neiroset\|memorywork:block\|step\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701800002237 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TOP:neiroset\|nextstep TOP:neiroset\|nextstep " "create_clock -period 1.000 -name TOP:neiroset\|nextstep TOP:neiroset\|nextstep" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701800002237 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800002237 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800002259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800002259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~1  from: datad  to: sumout " "Cell: neiroset\|block\|Add11~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800002259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800002259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800002259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800002259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800002259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800002259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800002259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800002259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800002259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800002259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800002259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800002259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800002259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800002259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800002259 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800002259 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800002274 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800003611 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1701800003615 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1701800003631 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1701800004251 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800004251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.985 " "Worst-case setup slack is -16.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.985           -8008.612 clk50  " "  -16.985           -8008.612 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.936            -174.601 TOP:neiroset\|memorywork:block\|step\[0\]  " "  -10.936            -174.601 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.673            -267.353 PCLK_cam  " "   -8.673            -267.353 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.284            -531.921 sdram_controller:SDRAM\|busy  " "   -8.284            -531.921 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.328             -61.582 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -7.328             -61.582 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.468            -188.109 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -6.468            -188.109 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.121           -3336.488 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -6.121           -3336.488 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.784            -218.252 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -5.784            -218.252 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.066           -1092.369 sdram_controller:SDRAM\|rd_ready_r  " "   -5.066           -1092.369 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.914             -19.526 TOP:neiroset\|nextstep  " "   -3.914             -19.526 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.638               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   33.638               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800004256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.223 " "Worst-case hold slack is -2.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.223             -20.007 clk50  " "   -2.223             -20.007 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "    0.274               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 sdram_controller:SDRAM\|rd_ready_r  " "    0.276               0.000 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 sdram_controller:SDRAM\|busy  " "    0.287               0.000 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.294               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 PCLK_cam  " "    0.322               0.000 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.337               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.373               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    0.426               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.828               0.000 TOP:neiroset\|nextstep  " "    0.828               0.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.768               0.000 TOP:neiroset\|memorywork:block\|step\[0\]  " "    1.768               0.000 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800004318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.415 " "Worst-case recovery slack is -4.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.415            -127.995 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -4.415            -127.995 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800004324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.541 " "Worst-case removal slack is 2.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.541               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    2.541               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800004330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225             -70.504 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -2.225             -70.504 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -938.193 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -2.174            -938.193 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -826.460 PCLK_cam  " "   -2.174            -826.460 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -799.796 sdram_controller:SDRAM\|rd_ready_r  " "   -2.174            -799.796 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -547.237 sdram_controller:SDRAM\|busy  " "   -2.174            -547.237 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.558             -29.082 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -0.558             -29.082 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.555 TOP:neiroset\|nextstep  " "   -0.394              -2.555 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.774               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    2.774               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.282               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.282               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.794               0.000 clk50  " "    8.794               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.294               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   19.294               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800004336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800004336 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 107 synchronizer chains. " "Report Metastability: Found 107 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701800004408 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 107 " "Number of Synchronizer Chains Found: 107" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701800004408 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701800004408 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701800004408 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.259 ns " "Worst Case Available Settling Time: 15.259 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701800004408 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701800004408 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800004408 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1701800004415 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800004449 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800008495 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800008862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800008862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~1  from: datad  to: sumout " "Cell: neiroset\|block\|Add11~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800008862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800008862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800008862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800008862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800008862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800008862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800008862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800008862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800008862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800008862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800008862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800008862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800008862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800008862 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800008862 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800008862 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800010272 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1701800010415 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800010415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.966 " "Worst-case setup slack is -16.966" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.966           -7623.982 clk50  " "  -16.966           -7623.982 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.815            -172.909 TOP:neiroset\|memorywork:block\|step\[0\]  " "  -10.815            -172.909 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.203            -238.473 PCLK_cam  " "   -8.203            -238.473 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.137            -503.338 sdram_controller:SDRAM\|busy  " "   -8.137            -503.338 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.986             -58.721 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -6.986             -58.721 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.531            -187.551 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -6.531            -187.551 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.131           -3362.765 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -6.131           -3362.765 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.429            -205.262 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -5.429            -205.262 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.966           -1049.317 sdram_controller:SDRAM\|rd_ready_r  " "   -4.966           -1049.317 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.992             -19.687 TOP:neiroset\|nextstep  " "   -3.992             -19.687 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.676               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   33.676               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800010419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.338 " "Worst-case hold slack is -2.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.338             -21.103 clk50  " "   -2.338             -21.103 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.119               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.158               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 PCLK_cam  " "    0.194               0.000 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 sdram_controller:SDRAM\|rd_ready_r  " "    0.277               0.000 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "    0.278               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.290               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 sdram_controller:SDRAM\|busy  " "    0.290               0.000 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    0.348               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790               0.000 TOP:neiroset\|nextstep  " "    0.790               0.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.604               0.000 TOP:neiroset\|memorywork:block\|step\[0\]  " "    1.604               0.000 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800010481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.433 " "Worst-case recovery slack is -4.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.433            -128.738 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -4.433            -128.738 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800010486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.607 " "Worst-case removal slack is 2.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.607               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    2.607               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800010492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225             -70.330 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -2.225             -70.330 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -910.916 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -2.174            -910.916 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -829.230 PCLK_cam  " "   -2.174            -829.230 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -796.104 sdram_controller:SDRAM\|rd_ready_r  " "   -2.174            -796.104 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -545.046 sdram_controller:SDRAM\|busy  " "   -2.174            -545.046 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.525             -31.525 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -0.525             -31.525 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.556 TOP:neiroset\|nextstep  " "   -0.394              -2.556 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.724               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    2.724               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.236               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.236               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.796               0.000 clk50  " "    8.796               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.251               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   19.251               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800010499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800010499 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 107 synchronizer chains. " "Report Metastability: Found 107 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701800010569 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 107 " "Number of Synchronizer Chains Found: 107" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701800010569 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701800010569 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701800010569 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.288 ns " "Worst Case Available Settling Time: 15.288 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701800010569 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701800010569 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800010569 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1701800010575 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800010736 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800014577 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800014940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800014940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~1  from: datad  to: sumout " "Cell: neiroset\|block\|Add11~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800014940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800014940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800014940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800014940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800014940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800014940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800014940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800014940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800014940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800014940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800014940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800014940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800014940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800014940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800014940 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800014940 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800016310 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1701800016362 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800016362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.504 " "Worst-case setup slack is -7.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.504           -4722.311 clk50  " "   -7.504           -4722.311 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.661            -103.808 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -6.661            -103.808 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.654             -69.059 PCLK_cam  " "   -6.654             -69.059 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.475             -38.335 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -4.475             -38.335 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.420            -164.154 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -4.420            -164.154 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.169            -241.765 sdram_controller:SDRAM\|busy  " "   -4.169            -241.765 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.490             -99.140 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -3.490             -99.140 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.429           -1746.665 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -3.429           -1746.665 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.865            -578.978 sdram_controller:SDRAM\|rd_ready_r  " "   -2.865            -578.978 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.926              -9.368 TOP:neiroset\|nextstep  " "   -1.926              -9.368 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.443               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   36.443               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800016366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.160 " "Worst-case hold slack is -1.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.160             -10.440 clk50  " "   -1.160             -10.440 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    0.040               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "    0.091               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 sdram_controller:SDRAM\|rd_ready_r  " "    0.095               0.000 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 sdram_controller:SDRAM\|busy  " "    0.099               0.000 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 PCLK_cam  " "    0.179               0.000 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.180               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.181               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.181               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 TOP:neiroset\|nextstep  " "    0.410               0.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.162               0.000 TOP:neiroset\|memorywork:block\|step\[0\]  " "    1.162               0.000 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800016424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.387 " "Worst-case recovery slack is -2.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.387             -66.390 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -2.387             -66.390 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800016430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.174 " "Worst-case removal slack is 1.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.174               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    1.174               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800016436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -926.410 PCLK_cam  " "   -2.174            -926.410 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -747.905 sdram_controller:SDRAM\|rd_ready_r  " "   -2.174            -747.905 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -529.264 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -2.174            -529.264 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -475.570 sdram_controller:SDRAM\|busy  " "   -2.174            -475.570 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -47.656 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -1.702             -47.656 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.151              -3.687 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -0.151              -3.687 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 TOP:neiroset\|nextstep  " "    0.141               0.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.038               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.038               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.545               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.545               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.474               0.000 clk50  " "    8.474               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.551               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   19.551               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800016442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800016442 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 107 synchronizer chains. " "Report Metastability: Found 107 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701800016511 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 107 " "Number of Synchronizer Chains Found: 107" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701800016511 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701800016511 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701800016511 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.060 ns " "Worst Case Available Settling Time: 17.060 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701800016511 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701800016511 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800016511 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1701800016518 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800016836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800016836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~1  from: datad  to: sumout " "Cell: neiroset\|block\|Add11~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800016836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800016836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800016836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800016836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800016836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800016836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800016836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800016836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800016836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800016836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800016836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800016836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800016836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800016836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701800016836 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800016836 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800018219 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1701800018272 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800018272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.724 " "Worst-case setup slack is -6.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.724           -3987.806 clk50  " "   -6.724           -3987.806 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.004             -93.827 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -6.004             -93.827 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.503             -43.435 PCLK_cam  " "   -5.503             -43.435 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.943            -200.316 sdram_controller:SDRAM\|busy  " "   -3.943            -200.316 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.830            -143.135 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -3.830            -143.135 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.819             -32.955 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -3.819             -32.955 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.280             -91.477 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -3.280             -91.477 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.010           -1557.362 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -3.010           -1557.362 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.698            -521.131 sdram_controller:SDRAM\|rd_ready_r  " "   -2.698            -521.131 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.830              -8.941 TOP:neiroset\|nextstep  " "   -1.830              -8.941 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.729               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   36.729               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800018276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.228 " "Worst-case hold slack is -1.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.228             -11.885 clk50  " "   -1.228             -11.885 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.061               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    0.061               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "    0.078               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 sdram_controller:SDRAM\|rd_ready_r  " "    0.080               0.000 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 sdram_controller:SDRAM\|busy  " "    0.086               0.000 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 PCLK_cam  " "    0.139               0.000 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.159               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.170               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.171               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 TOP:neiroset\|nextstep  " "    0.373               0.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.996               0.000 TOP:neiroset\|memorywork:block\|step\[0\]  " "    0.996               0.000 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800018336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.249 " "Worst-case recovery slack is -2.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.249             -63.329 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -2.249             -63.329 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800018342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.204 " "Worst-case removal slack is 1.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.204               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    1.204               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800018348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -945.042 PCLK_cam  " "   -2.174            -945.042 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -745.288 sdram_controller:SDRAM\|rd_ready_r  " "   -2.174            -745.288 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -489.111 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -2.174            -489.111 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -472.084 sdram_controller:SDRAM\|busy  " "   -2.174            -472.084 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -47.656 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -1.702             -47.656 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089              -1.759 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -0.089              -1.759 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 TOP:neiroset\|nextstep  " "    0.143               0.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.029               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.029               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.536               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.536               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.428               0.000 clk50  " "    8.428               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.541               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   19.541               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701800018355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800018355 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 107 synchronizer chains. " "Report Metastability: Found 107 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701800018422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 107 " "Number of Synchronizer Chains Found: 107" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701800018422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701800018422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701800018422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.316 ns " "Worst Case Available Settling Time: 17.316 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701800018422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701800018422 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800018422 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800019920 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800019923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5295 " "Peak virtual memory: 5295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701800020040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 05 21:13:40 2023 " "Processing ended: Tue Dec 05 21:13:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701800020040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701800020040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701800020040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701800020040 ""}
