# compile vhdl design source files
vhdl xil_defaultlib  "../../../OR_NOR_DF.srcs/sources_1/new/OR_NOR_DF.vhd"
vhdl xil_defaultlib  "../../../OR_NOR_DF.srcs/sim_1/new/OR_NOR_TBW.vhd"

# Do not sort compile order
nosort
