// Seed: 1060054271
module module_0;
  always begin
    id_1 <= id_1;
  end
  assign id_2 = id_2;
  assign id_2 = id_2;
  initial @(*) id_2 <= id_2;
  supply1 id_3;
  assign id_3 = 1'b0;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri1  id_1,
    output logic id_2,
    output tri0  id_3
);
  wire id_5;
  and (id_2, id_5, id_6, id_7);
  always id_3 = 1'b0;
  initial id_2 <= 1;
  wire id_6, id_7;
  assign id_6 = id_5 >> 1'd0 ? 1'b0 : 1;
  module_0();
  wire id_8, id_9;
endmodule
