---
title: "3.2 Massively Parallel Processing (MPP)"
description: "A technical examination of the shift towards massive parallelism, focusing on the architecture and impact of the Connection Machine series."
---
import CM12 from '../../../assets/CM-1-2.jpg';
import Hypercube from '../../../assets/12-d-hypercube.jpg';
import CM5 from '../../../assets/cm-5.jpeg';
import CM5BlockDiagram from '../../../assets/CM-5-block-diagram.png';
import CM5ProcessorNodeDiagram from '../../../assets/cm-5-processor-node-diagram.webp';
import CM12Arch from '../../../assets/cm-1-2-arch.png';

In the landscape of high-performance computing during the 1980s, a paradigm shift occurred, moving away from the monolithic vector supercomputers towards Massively Parallel Processing (MPP). The MPP philosophy was that computational power could be scaled by using a large number of simple processors, rather than a single, complex processor.[^4] This section examines the rise of MPP through a case study of a key example: the Connection Machine.

### Case Study: The Connection Machine

The development of the Connection Machine at Thinking Machines Corporation (TMC), co-founded by W. Daniel "Danny" Hillis in 1983, differed from the prevailing von Neumann architecture.[^22] Hillis's doctoral research at MIT formed the basis for a machine designed for data-parallel computation.[^4]

> **Defining Data Parallelism**
>
> The data parallel model is a programming paradigm in which parallelism is achieved by applying the same operation simultaneously to all elements of a large dataset. Instead of a single processor iterating through the data, the model assigns a simple processing element to each data point, allowing for parallel execution.[^25] This approach is particularly well-suited for problems with inherent data regularity, such as image processing, scientific simulations, and neural network training.[^28]

To support this model, TMC developed specialized programming languages, including C* and *Lisp, which provided high-level constructs for expressing data-parallel operations, abstracting the architectural complexity from the programmer.[^4]

### Architectural Evolution: The Connection Machine Series

The Connection Machine series underwent a significant architectural evolution, reflecting both the maturation of the MPP concept and the changing economics of the microprocessor market.

| Feature | CM-1 (1986) | CM-2 (1987) | CM-5 (1991) |
| :--- | :--- | :--- | :--- |
| **Architecture** | SIMD | SIMD | MIMD (with SIMD simulation) |
| **Processors** | Up to 65,536 custom 1-bit processors | Up to 65,536 custom 1-bit processors | Up to 2,048 SPARC RISC processors |
| **Floating Point** | None | Weitek 3132 FPU per 32 processors | Integrated with SPARC processors |
| **Memory** | 4 Kbits per processor | 64 Kbits per processor | Up to 128 MB per processor |
| **Interconnect** | 12-dimensional hypercube | 12-dimensional hypercube | "Fat Tree" network |
| **Peak Performance** | N/A | 2.5 GFLOPS (with FPUs) | 131 GFLOPS (1024-node system, 1993) |

*Sources: [^4], [^21], [^25]*

#### **CM-1 and CM-2: The SIMD Hypercube**

The initial models, the CM-1 and CM-2, were an embodiment of Hillis's original vision. Both machines utilized the same cubic casing (approximately 1.8 meters per side) and shared fundamental architectural principles.[^32]

##### Architectural Details

The CM-1 and CM-2 featured several innovative architectural elements:[^32]

*   **Bit-Serial Processing Elements:** Each custom VLSI chip (using 2-micron CMOS) housed 16 1-bit processor cells, requiring 4,096 chips for a full 65,536-processor system.[^32]
*   **Dual Communication Networks:**[^32]
    *   **12-Dimensional Hypercube Router:** Provided general-purpose packet-switched messaging for irregular communication patterns (latency ~700 cycles). Included hardware message combining for reduction operations.[^32]
    *   **NEWS Grid (North, East, West, South):** A dedicated 2D mesh for nearest-neighbor communication, approximately 6 times faster than the router for regular data patterns.[^32]
*   **Virtual Processor Model:** Programmers could define data structures with more virtual processors than physical processors. The VP-ratio determined how many virtual processors each physical processor simulated, allowing programs to scale independently of hardware configuration.[^32]

Their key architectural features included:

<figure style="margin: 2rem 0; text-align: center;">
    <div style="background-color: black; padding: 1rem; display: inline-block; border-radius: 0.25rem;">
        <img src={CM12.src} alt="The Connection Machine CM-2, a black cube with arrays of blinking red LEDs." width="400" />
    </div>
    <figcaption style="margin-top: 0.5rem; font-size: 0.85rem; color: #666;">The 'cube-of-cubes' design of the Connection Machine. Image Credit: <a href="https://www.computerhistory.org/revolution/supercomputers/10/73/284" target="_blank" rel="noopener noreferrer">Computer History Museum</a></figcaption>
</figure>

<figure style="margin: 2rem 0; text-align: center;">
    <div style="background-color: white; padding: 1rem; display: inline-block; border-radius: 0.25rem;">
        <img src={CM12Arch.src} alt="Architecture of CM-1 and CM-2" width="600" />
    </div>
    <figcaption style="margin-top: 0.5rem; font-size: 0.85rem; color: #666;">Architecture of CM-1 and CM-2. Image Credit: <a href="https://www.slideshare.net/slideshow/connection-machine/3859624" target="_blank" rel="noopener noreferrer">Greg Faust, Mike Gibson and Sal Valente</a></figcaption>
</figure>

*   **Massive Parallelism:** A full system contained 65,536 simple, bit-serial processors.
*   **SIMD Execution:** A central sequencer broadcast a single instruction to all processors, which executed it synchronously on their local data. This model was highly efficient for uniform operations across large datasets.
*   **Hypercube Interconnect:** The processors were connected in a 12-dimensional hypercube topology. This network provided high-bandwidth, low-latency communication, with a maximum hop distance of only 12 between any two nodes.[^5]
*   **Floating-Point Enhancement (CM-2):** The CM-2 addressed the CM-1's computational limitations by integrating Weitek 32-bit floating-point accelerators (FPAs).[^21][^32] The 1-bit processors handled control, memory access, and data routing, while feeding operands to the FPAs for high-speed arithmetic. This hybrid approach achieved 2.5 GigaFLOPS for 64-bit matrix multiplication and up to 5 GigaFLOPS for dot products.[^32]
*   **Memory Expansion (CM-2):** Memory per processor increased from 4 Kilobits (CM-1) to 64-256 Kilobits (CM-2), supporting total system memory of 512 MB.[^32]

The physical design was a cube composed of smaller cubes, with LEDs indicating processor activity.[^4]

<figure style="margin: 2rem 0; text-align: center;">
    <div style="background-color: white; padding: 1rem; display: inline-block; border-radius: 0.25rem;">
        <img src={Hypercube.src} alt="A diagram showing the complex, multi-layered structure of a 12-dimensional hypercube network." width="500" />
    </div>
    <figcaption style="margin-top: 0.5rem; font-size: 0.85rem; color: #666;">The 12-dimensional hypercube interconnect of the Connection Machine. Image Credit: <a href="https://tamikothiel.com/theory/cm_txts/di-ch2.html" target="_blank" rel="noopener noreferrer">Tamiko Thiel</a></figcaption>
</figure>

#### **CM-5: Shift to MIMD and Commodity Processors**

The CM-5, released in 1991, marked a strategic pivot in response to the rapid performance gains of commodity RISC microprocessors.[^7] TMC marketed this as a "Universal Architecture," capable of running both data-parallel and message-passing applications efficiently.[^33]

##### Architectural Innovations

The CM-5 introduced several groundbreaking architectural features:[^33]

*   **Processing Nodes:** Each node contained:
    *   32 MHz Sun SPARC processor (~22 MIPS) for control and scalar operations[^33]
    *   Four custom vector processing units (VUs) operating at 32 MHz, providing 128 MFLOPS peak per node[^33]
    *   32-128 MB of DRAM with 640 MB/sec aggregate memory bandwidth[^33]
*   **Tripartite Network Architecture:**[^33]
    *   **Data Network:** A 4-ary fat-tree topology with 20 MB/sec leaf bandwidth. Used randomized routing to prevent hot spots and provided scalable bisection bandwidth.[^33]
    *   **Control Network:** A binary tree supporting broadcast, reduction, parallel prefix (scan), and barrier synchronization operations in hardware, enabling "Synchronized MIMD" execution.[^33]
    *   **Diagnostic Network:** Provided back-door access for system monitoring and fault isolation.[^33]
*   **Scalable Disk Array (SDA):** Storage nodes connected directly to the data network as first-class citizens, utilizing RAID 3 and delivering sustained transfer rates exceeding 100 MB/sec.[^33]

<figure style="margin: 2rem 0; text-align: center;">
    <div style="background-color: black; padding: 1rem; display: inline-block; border-radius: 0.25rem;">
        <img src={CM5.src} alt="The Connection Machine CM-5, with its characteristic tall, black cabinets and glowing red LED panels." width="600" />
    </div>
    <figcaption style="margin-top: 0.5rem; font-size: 0.85rem; color: #666;">The Connection Machine CM-5. Image Credit: <a href="https://people.csail.mit.edu/bradley/cm5/" target="_blank" rel="noopener noreferrer">MIT CSAIL</a></figcaption>
</figure>

<figure style="margin: 2rem 0; text-align: center;">
    <div style="background-color: white; padding: 1rem; display: inline-block; border-radius: 0.25rem;">
        <img src={CM5BlockDiagram.src} alt="Block diagram of CM5" width="600" />
    </div>
    <figcaption style="margin-top: 0.5rem; font-size: 0.85rem; color: #666;">Block diagram of CM5. Image Credit: <a href="https://www.researchgate.net/figure/CM-5-block-diagram_fig1_2568512" target="_blank" rel="noopener noreferrer">Scott Pakin</a></figcaption>
</figure>

<figure style="margin: 2rem 0; text-align: center;">
    <div style="background-color: white; padding: 1rem; display: inline-block; border-radius: 0.25rem;">
        <img src={CM5ProcessorNodeDiagram.src} alt="Processor node diagram for CM5" width="600" />
    </div>
    <figcaption style="margin-top: 0.5rem; font-size: 0.85rem; color: #666;">Processor node diagram for CM5. Image Credit: <a href="https://www.slideshare.net/slideshow/connection-machine/3859624" target="_blank" rel="noopener noreferrer">Greg Faust, Mike Gibson and Sal Valente</a></figcaption>
</figure>

*   **MIMD Architecture with Data-Parallel Support:** The custom bit-serial processors were replaced with hundreds or thousands of standard Sun SPARC RISC processors. Each processor could execute an independent instruction stream, making the system a MIMD machine, yet it could efficiently simulate SIMD behavior for data-parallel codes through the Control Network.[^21][^33]
*   **Software Ecosystem:** The system ran CMost (a SunOS variant) and supported multiple programming models:[^33]
    *   CM Fortran and C* for data parallelism
    *   CMMD library for explicit message passing
    *   Active Messages (developed at UC Berkeley), which reduced communication latency from milliseconds to microseconds[^33]
*   **Performance Achievement:** A 1,024-node CM-5 at Los Alamos National Laboratory achieved 59.7 GFLOPS on the Linpack benchmark, ranking it #1 on the June 1993 TOP500 list.[^33]

### Impact and Legacy

While Thinking Machines Corporation ultimately filed for bankruptcy in 1994, the Connection Machine series had a significant impact on high-performance computing.

*   **Demonstration of MPP Viability:** The CM series demonstrated that massively parallel architectures could achieve performance comparable or superior to traditional vector supercomputers for certain applications. A CM-5 was ranked the world's fastest computer in 1993.[^4]
*   **Popularizing Data Parallelism:** It popularized the data-parallel programming model, which remains a key concept in modern parallel computing, particularly in the context of GPUs.
*   **Influence on Interconnects:** The hypercube and fat tree networks led to research and development in high-performance interconnects, a critical component of all modern supercomputers.
*   **Scientific Applications:** CM-2 and CM-5 systems were used to advance research in fields such as quantum chromodynamics, oil reservoir simulation, and molecular dynamics.[^31]

The concepts developed by TMC provided a foundation for subsequent supercomputer designs, demonstrating the viability of large-scale parallelism.

## References

[^4]: Connection Machine - Wikipedia, accessed October 2, 2025, [https://en.wikipedia.org/wiki/Connection_Machine](https://en.wikipedia.org/wiki/Connection_Machine)
[^5]: "The Design of the Connection Machine" - Article in DesignIssues Journal, Tamiko Thiel. Artificial intelligence parallel programming supercomputer design., accessed October 2, 2025, [https://www.tamikothiel.com/theory/cm_txts/index.html](https://www.tamikothiel.com/theory/cm_txts/index.html)
[^7]: Commodity computing - Wikipedia, accessed October 2, 2025, [https://en.wikipedia.org/wiki/Commodity_computing](https://en.wikipedia.org/wiki/Commodity_computing)
[^21]: Connection Machine - Chessprogramming wiki, accessed October 2, 2025, [https://www.chessprogramming.org/Connection_Machine](https://www.chessprogramming.org/Connection_Machine)
[^22]: Thinking Machines Corporation - Wikipedia, accessed October 2, 2025, [https://en.wikipedia.org/wiki/Thinking_Machines_Corporation](https://en.wikipedia.org/wiki/Thinking_Machines_Corporation)
[^25]: Connection MachineÂ® Model CM-2 Technical Summary - Bitsavers.org, accessed October 2, 2025, [https://bitsavers.org/pdf/thinkingMachines/CM2/HA87-4_Connection_Machine_Model_CM-2_Technical_Summary_Apr1987.pdf](https://bitsavers.org/pdf/thinkingMachines/CM2/HA87-4_Connection_Machine_Model_CM-2_Technical_Summary_Apr1987.pdf)
[^28]: The Connection Machine (CM-2) - An Introduction - Carolyn JC ..., accessed October 2, 2025, [https://spl.cde.state.co.us/artemis/ucbserials/ucb51110internet/1992/ucb51110615internet.pdf](https://spl.cde.state.co.us/artemis/ucbserials/ucb51110internet/1992/ucb51110615internet.pdf)
[^31]: CM-2 | PSC - Pittsburgh Supercomputing Center, accessed October 2, 2025, [https://www.psc.edu/resources/cm-2/](https://www.psc.edu/resources/cm-2/)
[^32]: Architecture and applications of the Connection Machine - cs.wisc.edu, accessed November 18, 2025, [https://pages.cs.wisc.edu/~markhill/restricted/computer88_cm2.pdf](https://pages.cs.wisc.edu/~markhill/restricted/computer88_cm2.pdf)
[^33]: Connection Machine CM-5 Technical Summary - MIT CSAIL, accessed November 19, 2025, [https://people.csail.mit.edu/bradley/cm5docs/nov06/ConnectionMachineCM-5TechnicalSummary1993.pdf](https://people.csail.mit.edu/bradley/cm5docs/nov06/ConnectionMachineCM-5TechnicalSummary1993.pdf)
