|DE4Gen1x8If64
OSC_50_BANK2 => inclk0.IN1
OSC_50_BANK3 => ~NO_FANOUT~
OSC_50_BANK4 => ~NO_FANOUT~
OSC_50_BANK5 => ~NO_FANOUT~
OSC_50_BANK6 => ~NO_FANOUT~
PCIE_RESET_N => npor.IN1
PCIE_REFCLK => refclk.IN1
PCIE_RX_IN[0] => PCIE_RX_IN[0].IN1
PCIE_RX_IN[1] => PCIE_RX_IN[1].IN1
PCIE_RX_IN[2] => PCIE_RX_IN[2].IN1
PCIE_RX_IN[3] => PCIE_RX_IN[3].IN1
PCIE_RX_IN[4] => PCIE_RX_IN[4].IN1
PCIE_RX_IN[5] => PCIE_RX_IN[5].IN1
PCIE_RX_IN[6] => PCIE_RX_IN[6].IN1
PCIE_RX_IN[7] => PCIE_RX_IN[7].IN1
PCIE_TX_OUT[0] <= PCIeGen1x8If64:pcie_inst.tx_out0
PCIE_TX_OUT[1] <= PCIeGen1x8If64:pcie_inst.tx_out1
PCIE_TX_OUT[2] <= PCIeGen1x8If64:pcie_inst.tx_out2
PCIE_TX_OUT[3] <= PCIeGen1x8If64:pcie_inst.tx_out3
PCIE_TX_OUT[4] <= PCIeGen1x8If64:pcie_inst.tx_out4
PCIE_TX_OUT[5] <= PCIeGen1x8If64:pcie_inst.tx_out5
PCIE_TX_OUT[6] <= PCIeGen1x8If64:pcie_inst.tx_out6
PCIE_TX_OUT[7] <= PCIeGen1x8If64:pcie_inst.tx_out7
LED[0] <= <GND>
LED[1] <= <GND>
LED[2] <= <GND>
LED[3] <= <GND>
LED[4] <= <GND>
LED[5] <= <GND>
LED[6] <= <GND>
LED[7] <= <GND>


|DE4Gen1x8If64|ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|DE4Gen1x8If64|ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component
inclk[0] => ALTPLL50I50O125O250O_altpll:auto_generated.inclk[0]
inclk[1] => ALTPLL50I50O125O250O_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
clk[6] <= clk[6].DB_MAX_OUTPUT_PORT_TYPE
clk[7] <= clk[7].DB_MAX_OUTPUT_PORT_TYPE
clk[8] <= clk[8].DB_MAX_OUTPUT_PORT_TYPE
clk[9] <= clk[9].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= ALTPLL50I50O125O250O_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE4Gen1x8If64|ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component|ALTPLL50I50O125O250O_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
clk[5] <= pll1.CLK5
clk[6] <= pll1.CLK6
clk[7] <= pll1.CLK7
clk[8] <= pll1.CLK8
clk[9] <= pll1.CLK9
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|DE4Gen1x8If64|ALTGXPCIeGen1x8:altgx_inst
reconfig_clk => reconfig_clk.IN1
reconfig_fromgxb[0] => reconfig_fromgxb[0].IN1
reconfig_fromgxb[1] => reconfig_fromgxb[1].IN1
reconfig_fromgxb[2] => reconfig_fromgxb[2].IN1
reconfig_fromgxb[3] => reconfig_fromgxb[3].IN1
reconfig_fromgxb[4] => reconfig_fromgxb[4].IN1
reconfig_fromgxb[5] => reconfig_fromgxb[5].IN1
reconfig_fromgxb[6] => reconfig_fromgxb[6].IN1
reconfig_fromgxb[7] => reconfig_fromgxb[7].IN1
reconfig_fromgxb[8] => reconfig_fromgxb[8].IN1
reconfig_fromgxb[9] => reconfig_fromgxb[9].IN1
reconfig_fromgxb[10] => reconfig_fromgxb[10].IN1
reconfig_fromgxb[11] => reconfig_fromgxb[11].IN1
reconfig_fromgxb[12] => reconfig_fromgxb[12].IN1
reconfig_fromgxb[13] => reconfig_fromgxb[13].IN1
reconfig_fromgxb[14] => reconfig_fromgxb[14].IN1
reconfig_fromgxb[15] => reconfig_fromgxb[15].IN1
reconfig_fromgxb[16] => reconfig_fromgxb[16].IN1
reconfig_fromgxb[17] => reconfig_fromgxb[17].IN1
reconfig_fromgxb[18] => reconfig_fromgxb[18].IN1
reconfig_fromgxb[19] => reconfig_fromgxb[19].IN1
reconfig_fromgxb[20] => reconfig_fromgxb[20].IN1
reconfig_fromgxb[21] => reconfig_fromgxb[21].IN1
reconfig_fromgxb[22] => reconfig_fromgxb[22].IN1
reconfig_fromgxb[23] => reconfig_fromgxb[23].IN1
reconfig_fromgxb[24] => reconfig_fromgxb[24].IN1
reconfig_fromgxb[25] => reconfig_fromgxb[25].IN1
reconfig_fromgxb[26] => reconfig_fromgxb[26].IN1
reconfig_fromgxb[27] => reconfig_fromgxb[27].IN1
reconfig_fromgxb[28] => reconfig_fromgxb[28].IN1
reconfig_fromgxb[29] => reconfig_fromgxb[29].IN1
reconfig_fromgxb[30] => reconfig_fromgxb[30].IN1
reconfig_fromgxb[31] => reconfig_fromgxb[31].IN1
reconfig_fromgxb[32] => reconfig_fromgxb[32].IN1
reconfig_fromgxb[33] => reconfig_fromgxb[33].IN1
busy <= ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component.busy
reconfig_togxb[0] <= ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component.reconfig_togxb
reconfig_togxb[1] <= ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component.reconfig_togxb
reconfig_togxb[2] <= ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component.reconfig_togxb
reconfig_togxb[3] <= ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component.reconfig_togxb


|DE4Gen1x8If64|ALTGXPCIeGen1x8:altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component
busy <= alt_cal:calibration.busy
reconfig_clk => reconfig_clk.IN2
reconfig_fromgxb[0] => cal_dprioout_wire[0].IN1
reconfig_fromgxb[1] => cal_testbuses[0].IN1
reconfig_fromgxb[2] => cal_testbuses[1].IN1
reconfig_fromgxb[3] => cal_testbuses[2].IN1
reconfig_fromgxb[4] => cal_testbuses[3].IN1
reconfig_fromgxb[5] => cal_testbuses[4].IN1
reconfig_fromgxb[6] => cal_testbuses[5].IN1
reconfig_fromgxb[7] => cal_testbuses[6].IN1
reconfig_fromgxb[8] => cal_testbuses[7].IN1
reconfig_fromgxb[9] => cal_testbuses[8].IN1
reconfig_fromgxb[10] => cal_testbuses[9].IN1
reconfig_fromgxb[11] => cal_testbuses[10].IN1
reconfig_fromgxb[12] => cal_testbuses[11].IN1
reconfig_fromgxb[13] => cal_testbuses[12].IN1
reconfig_fromgxb[14] => cal_testbuses[13].IN1
reconfig_fromgxb[15] => cal_testbuses[14].IN1
reconfig_fromgxb[16] => cal_testbuses[15].IN1
reconfig_fromgxb[17] => cal_dprioout_wire[1].IN1
reconfig_fromgxb[18] => cal_testbuses[16].IN1
reconfig_fromgxb[19] => cal_testbuses[17].IN1
reconfig_fromgxb[20] => cal_testbuses[18].IN1
reconfig_fromgxb[21] => cal_testbuses[19].IN1
reconfig_fromgxb[22] => cal_testbuses[20].IN1
reconfig_fromgxb[23] => cal_testbuses[21].IN1
reconfig_fromgxb[24] => cal_testbuses[22].IN1
reconfig_fromgxb[25] => cal_testbuses[23].IN1
reconfig_fromgxb[26] => cal_testbuses[24].IN1
reconfig_fromgxb[27] => cal_testbuses[25].IN1
reconfig_fromgxb[28] => cal_testbuses[26].IN1
reconfig_fromgxb[29] => cal_testbuses[27].IN1
reconfig_fromgxb[30] => cal_testbuses[28].IN1
reconfig_fromgxb[31] => cal_testbuses[29].IN1
reconfig_fromgxb[32] => cal_testbuses[30].IN1
reconfig_fromgxb[33] => cal_testbuses[31].IN1
reconfig_mode_sel[0] => ~NO_FANOUT~
reconfig_mode_sel[1] => ~NO_FANOUT~
reconfig_mode_sel[2] => ~NO_FANOUT~
reconfig_togxb[0] <= ALTGXPCIeGen1x8_alt_dprio_2vj:dprio.dprioin
reconfig_togxb[1] <= ALTGXPCIeGen1x8_alt_dprio_2vj:dprio.dpriodisable
reconfig_togxb[2] <= ALTGXPCIeGen1x8_alt_dprio_2vj:dprio.dprioload
reconfig_togxb[3] <= alt_cal:calibration.busy


|DE4Gen1x8If64|ALTGXPCIeGen1x8:altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration
clock => done.CLK
clock => pd_1[0].CLK
clock => pd_1[1].CLK
clock => pd_1[2].CLK
clock => pd_1[3].CLK
clock => pd_0[0].CLK
clock => pd_0[1].CLK
clock => pd_0[2].CLK
clock => pd_0[3].CLK
clock => pd_1_p[0].CLK
clock => pd_1_p[1].CLK
clock => pd_1_p[2].CLK
clock => pd_1_p[3].CLK
clock => pd_0_p[0].CLK
clock => pd_0_p[1].CLK
clock => pd_0_p[2].CLK
clock => pd_0_p[3].CLK
clock => delay_oc_count[0].CLK
clock => delay_oc_count[1].CLK
clock => delay_oc_count[2].CLK
clock => delay_oc_count[3].CLK
clock => delay_oc_count[4].CLK
clock => delay_oc_count[5].CLK
clock => delay_oc_count[6].CLK
clock => delay_oc_count[7].CLK
clock => delay_oc_count[8].CLK
clock => delay_oc_count[9].CLK
clock => delay_oc_count[10].CLK
clock => delay_oc_count[11].CLK
clock => delay_oc_count[12].CLK
clock => delay_oc_count[13].CLK
clock => delay_oc_count[14].CLK
clock => delay_oc_count[15].CLK
clock => delay_oc_count[16].CLK
clock => channel_backup[0].CLK
clock => channel_backup[1].CLK
clock => kickstart_ch.CLK
clock => recal_counter[0].CLK
clock => recal_counter[1].CLK
clock => do_recal.CLK
clock => quad_done.CLK
clock => powerup_done.CLK
clock => kick_done.CLK
clock => powerdown_done.CLK
clock => ignore_solid[0].CLK
clock => ignore_solid[1].CLK
clock => ignore_solid[2].CLK
clock => ignore_solid[3].CLK
clock => dprio_reuse.CLK
clock => dprio_save[0].CLK
clock => dprio_save[1].CLK
clock => dprio_save[2].CLK
clock => dprio_save[3].CLK
clock => dprio_save[4].CLK
clock => dprio_save[5].CLK
clock => dprio_save[6].CLK
clock => dprio_save[7].CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => cal_inc[0].CLK
clock => cal_inc[1].CLK
clock => cal_inc[2].CLK
clock => cal_inc[3].CLK
clock => cal_done[0].CLK
clock => cal_done[1].CLK
clock => cal_done[2].CLK
clock => cal_done[3].CLK
clock => rx_inc.CLK
clock => rx_done.CLK
clock => cal_pd270_l[0].CLK
clock => cal_pd270_l[1].CLK
clock => cal_pd270_l[2].CLK
clock => cal_pd270_l[3].CLK
clock => cal_pd180_l[0].CLK
clock => cal_pd180_l[1].CLK
clock => cal_pd180_l[2].CLK
clock => cal_pd180_l[3].CLK
clock => cal_pd90_l[0].CLK
clock => cal_pd90_l[1].CLK
clock => cal_pd90_l[2].CLK
clock => cal_pd90_l[3].CLK
clock => cal_pd0_l[0].CLK
clock => cal_pd0_l[1].CLK
clock => cal_pd0_l[2].CLK
clock => cal_pd0_l[3].CLK
clock => cal_pd270[0].CLK
clock => cal_pd270[1].CLK
clock => cal_pd270[2].CLK
clock => cal_pd270[3].CLK
clock => cal_pd180[0].CLK
clock => cal_pd180[1].CLK
clock => cal_pd180[2].CLK
clock => cal_pd180[3].CLK
clock => cal_pd90[0].CLK
clock => cal_pd90[1].CLK
clock => cal_pd90[2].CLK
clock => cal_pd90[3].CLK
clock => cal_pd0[0].CLK
clock => cal_pd0[1].CLK
clock => cal_pd0[2].CLK
clock => cal_pd0[3].CLK
clock => cal_rx_lr_l[0].CLK
clock => cal_rx_lr_l[1].CLK
clock => cal_rx_lr_l[2].CLK
clock => cal_rx_lr_l[3].CLK
clock => cal_rx_lr_l[4].CLK
clock => cal_rx_lr[0].CLK
clock => cal_rx_lr[1].CLK
clock => cal_rx_lr[2].CLK
clock => cal_rx_lr[3].CLK
clock => cal_rx_lr[4].CLK
clock => cal_en.CLK
clock => alt_cal_channel[0].CLK
clock => alt_cal_channel[1].CLK
clock => alt_cal_channel[2].CLK
clock => alt_cal_channel[3].CLK
clock => alt_cal_channel[4].CLK
clock => alt_cal_channel[5].CLK
clock => alt_cal_channel[6].CLK
clock => alt_cal_channel[7].CLK
clock => alt_cal_channel[8].CLK
clock => alt_cal_channel[9].CLK
clock => did_dprio.CLK
clock => read.CLK
clock => write_reg.CLK
clock => dataout[0].CLK
clock => dataout[1].CLK
clock => dataout[2].CLK
clock => dataout[3].CLK
clock => dataout[4].CLK
clock => dataout[5].CLK
clock => dataout[6].CLK
clock => dataout[7].CLK
clock => dataout[8].CLK
clock => dataout[9].CLK
clock => dataout[10].CLK
clock => dataout[11].CLK
clock => dataout[12].CLK
clock => dataout[13].CLK
clock => dataout[14].CLK
clock => dataout[15].CLK
clock => address[0].CLK
clock => address[1].CLK
clock => address[2].CLK
clock => address[3].CLK
clock => address[4].CLK
clock => address[5].CLK
clock => address[6].CLK
clock => address[7].CLK
clock => address[8].CLK
clock => address[9].CLK
clock => address[10].CLK
clock => address[11].CLK
clock => alt_cal_busy.CLK
clock => p0addr.CLK
clock => ch_testbus1q[0].CLK
clock => ch_testbus1q[1].CLK
clock => ch_testbus1q[2].CLK
clock => ch_testbus1q[3].CLK
clock => ch_testbus0q[0].CLK
clock => ch_testbus0q[1].CLK
clock => ch_testbus0q[2].CLK
clock => ch_testbus0q[3].CLK
clock => data_e1q[0].CLK
clock => data_e1q[1].CLK
clock => data_e1q[2].CLK
clock => data_e1q[3].CLK
clock => data_e0q[0].CLK
clock => data_e0q[1].CLK
clock => data_e0q[2].CLK
clock => data_e0q[3].CLK
clock => ret_state~14.DATAIN
clock => state~24.DATAIN
reset => data_e0q.OUTPUTSELECT
reset => data_e0q.OUTPUTSELECT
reset => data_e0q.OUTPUTSELECT
reset => data_e0q.OUTPUTSELECT
reset => data_e1q.OUTPUTSELECT
reset => data_e1q.OUTPUTSELECT
reset => data_e1q.OUTPUTSELECT
reset => data_e1q.OUTPUTSELECT
reset => ch_testbus0q.OUTPUTSELECT
reset => ch_testbus0q.OUTPUTSELECT
reset => ch_testbus0q.OUTPUTSELECT
reset => ch_testbus0q.OUTPUTSELECT
reset => ch_testbus1q.OUTPUTSELECT
reset => ch_testbus1q.OUTPUTSELECT
reset => ch_testbus1q.OUTPUTSELECT
reset => ch_testbus1q.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => alt_cal_busy.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => write_reg.OUTPUTSELECT
reset => read.OUTPUTSELECT
reset => did_dprio.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => cal_en.OUTPUTSELECT
reset => cal_rx_lr.OUTPUTSELECT
reset => cal_rx_lr.OUTPUTSELECT
reset => cal_rx_lr.OUTPUTSELECT
reset => cal_rx_lr.OUTPUTSELECT
reset => cal_rx_lr.OUTPUTSELECT
reset => cal_rx_lr_l.OUTPUTSELECT
reset => cal_rx_lr_l.OUTPUTSELECT
reset => cal_rx_lr_l.OUTPUTSELECT
reset => cal_rx_lr_l.OUTPUTSELECT
reset => cal_rx_lr_l.OUTPUTSELECT
reset => cal_pd0.OUTPUTSELECT
reset => cal_pd0.OUTPUTSELECT
reset => cal_pd0.OUTPUTSELECT
reset => cal_pd0.OUTPUTSELECT
reset => cal_pd90.OUTPUTSELECT
reset => cal_pd90.OUTPUTSELECT
reset => cal_pd90.OUTPUTSELECT
reset => cal_pd90.OUTPUTSELECT
reset => cal_pd180.OUTPUTSELECT
reset => cal_pd180.OUTPUTSELECT
reset => cal_pd180.OUTPUTSELECT
reset => cal_pd180.OUTPUTSELECT
reset => cal_pd270.OUTPUTSELECT
reset => cal_pd270.OUTPUTSELECT
reset => cal_pd270.OUTPUTSELECT
reset => cal_pd270.OUTPUTSELECT
reset => cal_pd0_l.OUTPUTSELECT
reset => cal_pd0_l.OUTPUTSELECT
reset => cal_pd0_l.OUTPUTSELECT
reset => cal_pd0_l.OUTPUTSELECT
reset => cal_pd90_l.OUTPUTSELECT
reset => cal_pd90_l.OUTPUTSELECT
reset => cal_pd90_l.OUTPUTSELECT
reset => cal_pd90_l.OUTPUTSELECT
reset => cal_pd180_l.OUTPUTSELECT
reset => cal_pd180_l.OUTPUTSELECT
reset => cal_pd180_l.OUTPUTSELECT
reset => cal_pd180_l.OUTPUTSELECT
reset => cal_pd270_l.OUTPUTSELECT
reset => cal_pd270_l.OUTPUTSELECT
reset => cal_pd270_l.OUTPUTSELECT
reset => cal_pd270_l.OUTPUTSELECT
reset => rx_done.OUTPUTSELECT
reset => rx_inc.OUTPUTSELECT
reset => cal_done.OUTPUTSELECT
reset => cal_done.OUTPUTSELECT
reset => cal_done.OUTPUTSELECT
reset => cal_done.OUTPUTSELECT
reset => cal_inc.OUTPUTSELECT
reset => cal_inc.OUTPUTSELECT
reset => cal_inc.OUTPUTSELECT
reset => cal_inc.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_reuse.OUTPUTSELECT
reset => ignore_solid.OUTPUTSELECT
reset => ignore_solid.OUTPUTSELECT
reset => ignore_solid.OUTPUTSELECT
reset => ignore_solid.OUTPUTSELECT
reset => powerdown_done.OUTPUTSELECT
reset => kick_done.OUTPUTSELECT
reset => powerup_done.OUTPUTSELECT
reset => quad_done.OUTPUTSELECT
reset => do_recal.OUTPUTSELECT
reset => recal_counter.OUTPUTSELECT
reset => recal_counter.OUTPUTSELECT
reset => pd_1_p[2].ENA
reset => pd_1_p[1].ENA
reset => pd_1_p[0].ENA
reset => pd_0[3].ENA
reset => pd_0[2].ENA
reset => pd_0[1].ENA
reset => pd_0[0].ENA
reset => pd_1[3].ENA
reset => pd_1[2].ENA
reset => pd_1[1].ENA
reset => pd_1[0].ENA
reset => done.ENA
reset => pd_1_p[3].ENA
reset => pd_0_p[0].ENA
reset => pd_0_p[1].ENA
reset => pd_0_p[2].ENA
reset => pd_0_p[3].ENA
reset => delay_oc_count[0].ENA
reset => delay_oc_count[1].ENA
reset => delay_oc_count[2].ENA
reset => delay_oc_count[3].ENA
reset => delay_oc_count[4].ENA
reset => delay_oc_count[5].ENA
reset => delay_oc_count[6].ENA
reset => delay_oc_count[7].ENA
reset => delay_oc_count[8].ENA
reset => delay_oc_count[9].ENA
reset => delay_oc_count[10].ENA
reset => delay_oc_count[11].ENA
reset => delay_oc_count[12].ENA
reset => delay_oc_count[13].ENA
reset => delay_oc_count[14].ENA
reset => delay_oc_count[15].ENA
reset => delay_oc_count[16].ENA
reset => channel_backup[0].ENA
reset => channel_backup[1].ENA
reset => kickstart_ch.ENA
start => always1.IN1
transceiver_init => always1.IN1
busy <= alt_cal_busy.DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[8] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[9] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[10] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[11] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[12] <= alt_cal_channel[0].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[13] <= alt_cal_channel[1].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[14] <= kickstart_ch.DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[15] <= <GND>
quad_addr[0] <= alt_cal_channel[2].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[1] <= alt_cal_channel[3].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[2] <= alt_cal_channel[4].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[3] <= alt_cal_channel[5].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[4] <= alt_cal_channel[6].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[5] <= alt_cal_channel[7].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[6] <= alt_cal_channel[8].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[7] <= alt_cal_channel[9].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[8] <= <GND>
dprio_dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[1] <= dataout[1].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[2] <= dataout[2].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[3] <= dataout[3].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[4] <= dataout[4].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[5] <= dataout[5].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[6] <= dataout[6].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[7] <= dataout[7].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[8] <= dataout[8].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[9] <= dataout[9].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[10] <= dataout[10].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[11] <= dataout[11].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[12] <= dataout[12].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[13] <= dataout[13].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[14] <= dataout[14].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[15] <= dataout[15].DB_MAX_OUTPUT_PORT_TYPE
dprio_datain[0] => dataout.DATAB
dprio_datain[0] => dprio_save.DATAB
dprio_datain[0] => Selector74.IN4
dprio_datain[1] => dataout.DATAB
dprio_datain[1] => dprio_save.DATAB
dprio_datain[1] => Selector73.IN4
dprio_datain[2] => dataout.DATAB
dprio_datain[2] => dprio_save.DATAB
dprio_datain[2] => Selector72.IN4
dprio_datain[2] => cal_en.OUTPUTSELECT
dprio_datain[2] => Selector30.IN6
dprio_datain[2] => Selector36.IN1
dprio_datain[3] => dataout.DATAB
dprio_datain[3] => Selector71.IN5
dprio_datain[4] => dataout.DATAB
dprio_datain[4] => Selector70.IN5
dprio_datain[5] => dataout.DATAB
dprio_datain[5] => Selector69.IN6
dprio_datain[6] => dataout.DATAB
dprio_datain[6] => Selector68.IN5
dprio_datain[7] => Selector67.IN7
dprio_datain[8] => Selector66.IN7
dprio_datain[9] => Selector65.IN7
dprio_datain[10] => Selector64.IN7
dprio_datain[11] => dataout.DATAB
dprio_datain[11] => dprio_save.DATAB
dprio_datain[11] => Selector63.IN4
dprio_datain[12] => dataout.DATAB
dprio_datain[12] => dprio_save.DATAB
dprio_datain[12] => Selector62.IN4
dprio_datain[13] => dataout.DATAB
dprio_datain[13] => dprio_save.DATAB
dprio_datain[13] => Selector61.IN4
dprio_datain[14] => dprio_save.DATAB
dprio_datain[14] => Selector60.IN3
dprio_datain[15] => dataout.DATAB
dprio_datain[15] => dprio_save.DATAB
dprio_datain[15] => Selector59.IN4
dprio_wren <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
dprio_rden <= read.DB_MAX_OUTPUT_PORT_TYPE
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => read.OUTPUTSELECT
dprio_busy => did_dprio.OUTPUTSELECT
dprio_busy => alt_cal_channel.OUTPUTSELECT
dprio_busy => alt_cal_channel.OUTPUTSELECT
dprio_busy => kickstart_ch.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => write_reg.OUTPUTSELECT
retain_addr <= <GND>
remap_addr[0] => Equal0.IN11
remap_addr[1] => Equal0.IN10
remap_addr[2] => Equal0.IN9
remap_addr[3] => Equal0.IN8
remap_addr[4] => Equal0.IN7
remap_addr[5] => Equal0.IN6
remap_addr[6] => Equal0.IN5
remap_addr[7] => Equal0.IN4
remap_addr[8] => Equal0.IN3
remap_addr[9] => Equal0.IN2
remap_addr[10] => Equal0.IN1
remap_addr[11] => Equal0.IN0
testbuses[0] => testbuses[0].IN1
testbuses[1] => testbuses[1].IN1
testbuses[2] => testbuses[2].IN1
testbuses[3] => testbuses[3].IN1
testbuses[4] => testbuses[4].IN1
testbuses[5] => testbuses[5].IN1
testbuses[6] => testbuses[6].IN1
testbuses[7] => testbuses[7].IN1
testbuses[8] => testbuses[8].IN1
testbuses[9] => testbuses[9].IN1
testbuses[10] => testbuses[10].IN1
testbuses[11] => testbuses[11].IN1
testbuses[12] => testbuses[12].IN1
testbuses[13] => testbuses[13].IN1
testbuses[14] => testbuses[14].IN1
testbuses[15] => testbuses[15].IN1
testbuses[16] => testbuses[16].IN1
testbuses[17] => testbuses[17].IN1
testbuses[18] => testbuses[18].IN1
testbuses[19] => testbuses[19].IN1
testbuses[20] => testbuses[20].IN1
testbuses[21] => testbuses[21].IN1
testbuses[22] => testbuses[22].IN1
testbuses[23] => testbuses[23].IN1
testbuses[24] => testbuses[24].IN1
testbuses[25] => testbuses[25].IN1
testbuses[26] => testbuses[26].IN1
testbuses[27] => testbuses[27].IN1
testbuses[28] => testbuses[28].IN1
testbuses[29] => testbuses[29].IN1
testbuses[30] => testbuses[30].IN1
testbuses[31] => testbuses[31].IN1
cal_error[0] <= <GND>
cal_error[1] <= <GND>
cal_error[2] <= <GND>
cal_error[3] <= <GND>
cal_error[4] <= <GND>
cal_error[5] <= <GND>
cal_error[6] <= <GND>
cal_error[7] <= <GND>


|DE4Gen1x8If64|ALTGXPCIeGen1x8:altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux
data[0][0] => mux_foc:auto_generated.data[0]
data[0][1] => mux_foc:auto_generated.data[1]
data[0][2] => mux_foc:auto_generated.data[2]
data[0][3] => mux_foc:auto_generated.data[3]
data[1][0] => mux_foc:auto_generated.data[4]
data[1][1] => mux_foc:auto_generated.data[5]
data[1][2] => mux_foc:auto_generated.data[6]
data[1][3] => mux_foc:auto_generated.data[7]
data[2][0] => mux_foc:auto_generated.data[8]
data[2][1] => mux_foc:auto_generated.data[9]
data[2][2] => mux_foc:auto_generated.data[10]
data[2][3] => mux_foc:auto_generated.data[11]
data[3][0] => mux_foc:auto_generated.data[12]
data[3][1] => mux_foc:auto_generated.data[13]
data[3][2] => mux_foc:auto_generated.data[14]
data[3][3] => mux_foc:auto_generated.data[15]
data[4][0] => mux_foc:auto_generated.data[16]
data[4][1] => mux_foc:auto_generated.data[17]
data[4][2] => mux_foc:auto_generated.data[18]
data[4][3] => mux_foc:auto_generated.data[19]
data[5][0] => mux_foc:auto_generated.data[20]
data[5][1] => mux_foc:auto_generated.data[21]
data[5][2] => mux_foc:auto_generated.data[22]
data[5][3] => mux_foc:auto_generated.data[23]
data[6][0] => mux_foc:auto_generated.data[24]
data[6][1] => mux_foc:auto_generated.data[25]
data[6][2] => mux_foc:auto_generated.data[26]
data[6][3] => mux_foc:auto_generated.data[27]
data[7][0] => mux_foc:auto_generated.data[28]
data[7][1] => mux_foc:auto_generated.data[29]
data[7][2] => mux_foc:auto_generated.data[30]
data[7][3] => mux_foc:auto_generated.data[31]
sel[0] => mux_foc:auto_generated.sel[0]
sel[1] => mux_foc:auto_generated.sel[1]
sel[2] => mux_foc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_foc:auto_generated.result[0]
result[1] <= mux_foc:auto_generated.result[1]
result[2] <= mux_foc:auto_generated.result[2]
result[3] <= mux_foc:auto_generated.result[3]


|DE4Gen1x8If64|ALTGXPCIeGen1x8:altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
data[8] => l1_w0_n1_mux_dataout.IN1
data[9] => l1_w1_n1_mux_dataout.IN1
data[10] => l1_w2_n1_mux_dataout.IN1
data[11] => l1_w3_n1_mux_dataout.IN1
data[12] => l1_w0_n1_mux_dataout.IN1
data[13] => l1_w1_n1_mux_dataout.IN1
data[14] => l1_w2_n1_mux_dataout.IN1
data[15] => l1_w3_n1_mux_dataout.IN1
data[16] => l1_w0_n2_mux_dataout.IN1
data[17] => l1_w1_n2_mux_dataout.IN1
data[18] => l1_w2_n2_mux_dataout.IN1
data[19] => l1_w3_n2_mux_dataout.IN1
data[20] => l1_w0_n2_mux_dataout.IN1
data[21] => l1_w1_n2_mux_dataout.IN1
data[22] => l1_w2_n2_mux_dataout.IN1
data[23] => l1_w3_n2_mux_dataout.IN1
data[24] => l1_w0_n3_mux_dataout.IN1
data[25] => l1_w1_n3_mux_dataout.IN1
data[26] => l1_w2_n3_mux_dataout.IN1
data[27] => l1_w3_n3_mux_dataout.IN1
data[28] => l1_w0_n3_mux_dataout.IN1
data[29] => l1_w1_n3_mux_dataout.IN1
data[30] => l1_w2_n3_mux_dataout.IN1
data[31] => l1_w3_n3_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0


|DE4Gen1x8If64|ALTGXPCIeGen1x8:altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|alt_cal_edge_detect:pd0_det
pd_edge <= ff2.DB_MAX_OUTPUT_PORT_TYPE
reset => alt_edge_det_ff0.ALOAD
reset => alt_edge_det_ff1.ALOAD
reset => ff2.ACLR
testbus => alt_edge_det_ff0.CLK
testbus => alt_edge_det_ff1.CLK


|DE4Gen1x8If64|ALTGXPCIeGen1x8:altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|alt_cal_edge_detect:pd90_det
pd_edge <= ff2.DB_MAX_OUTPUT_PORT_TYPE
reset => alt_edge_det_ff0.ALOAD
reset => alt_edge_det_ff1.ALOAD
reset => ff2.ACLR
testbus => alt_edge_det_ff0.CLK
testbus => alt_edge_det_ff1.CLK


|DE4Gen1x8If64|ALTGXPCIeGen1x8:altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|alt_cal_edge_detect:pd180_det
pd_edge <= ff2.DB_MAX_OUTPUT_PORT_TYPE
reset => alt_edge_det_ff0.ALOAD
reset => alt_edge_det_ff1.ALOAD
reset => ff2.ACLR
testbus => alt_edge_det_ff0.CLK
testbus => alt_edge_det_ff1.CLK


|DE4Gen1x8If64|ALTGXPCIeGen1x8:altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|alt_cal_edge_detect:pd270_det
pd_edge <= ff2.DB_MAX_OUTPUT_PORT_TYPE
reset => alt_edge_det_ff0.ALOAD
reset => alt_edge_det_ff1.ALOAD
reset => ff2.ACLR
testbus => alt_edge_det_ff0.CLK
testbus => alt_edge_det_ff1.CLK


|DE4Gen1x8If64|ALTGXPCIeGen1x8:altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio
address[0] => addr_shift_reg.DATAB
address[1] => addr_shift_reg.DATAB
address[2] => addr_shift_reg.DATAB
address[3] => addr_shift_reg.DATAB
address[4] => addr_shift_reg.DATAB
address[5] => addr_shift_reg.DATAB
address[6] => addr_shift_reg.DATAB
address[7] => addr_shift_reg.DATAB
address[8] => addr_shift_reg.DATAB
address[9] => addr_shift_reg.DATAB
address[10] => addr_shift_reg.DATAB
address[11] => addr_shift_reg.DATAB
address[12] => addr_shift_reg.DATAB
address[13] => addr_shift_reg.DATAB
address[14] => addr_shift_reg.DATAB
address[15] => addr_shift_reg.DATAB
busy <= busy_state.DB_MAX_OUTPUT_PORT_TYPE
datain[0] => wr_out_data_shift_reg.DATAB
datain[1] => wr_out_data_shift_reg.DATAB
datain[2] => wr_out_data_shift_reg.DATAB
datain[3] => wr_out_data_shift_reg.DATAB
datain[4] => wr_out_data_shift_reg.DATAB
datain[5] => wr_out_data_shift_reg.DATAB
datain[6] => wr_out_data_shift_reg.DATAB
datain[7] => wr_out_data_shift_reg.DATAB
datain[8] => wr_out_data_shift_reg.DATAB
datain[9] => wr_out_data_shift_reg.DATAB
datain[10] => wr_out_data_shift_reg.DATAB
datain[11] => wr_out_data_shift_reg.DATAB
datain[12] => wr_out_data_shift_reg.DATAB
datain[13] => wr_out_data_shift_reg.DATAB
datain[14] => wr_out_data_shift_reg.DATAB
datain[15] => wr_out_data_shift_reg.DATAB
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15].DB_MAX_OUTPUT_PORT_TYPE
dpclk => dpclk.IN1
dpriodisable <= dpriodisable.DB_MAX_OUTPUT_PORT_TYPE
dprioin <= comb.DB_MAX_OUTPUT_PORT_TYPE
dprioload <= dprioload.DB_MAX_OUTPUT_PORT_TYPE
dprioout => in_data_shift_reg[0].DATAIN
quad_address[0] => addr_shift_reg.DATAB
quad_address[0] => rd_out_data_shift_reg.DATAB
quad_address[0] => wr_out_data_shift_reg.DATAB
quad_address[1] => addr_shift_reg.DATAB
quad_address[1] => rd_out_data_shift_reg.DATAB
quad_address[1] => wr_out_data_shift_reg.DATAB
quad_address[2] => addr_shift_reg.DATAB
quad_address[2] => rd_out_data_shift_reg.DATAB
quad_address[2] => wr_out_data_shift_reg.DATAB
quad_address[3] => addr_shift_reg.DATAB
quad_address[3] => rd_out_data_shift_reg.DATAB
quad_address[3] => wr_out_data_shift_reg.DATAB
quad_address[4] => addr_shift_reg.DATAB
quad_address[4] => rd_out_data_shift_reg.DATAB
quad_address[4] => wr_out_data_shift_reg.DATAB
quad_address[5] => addr_shift_reg.DATAB
quad_address[5] => rd_out_data_shift_reg.DATAB
quad_address[5] => wr_out_data_shift_reg.DATAB
quad_address[6] => addr_shift_reg.DATAB
quad_address[6] => rd_out_data_shift_reg.DATAB
quad_address[6] => wr_out_data_shift_reg.DATAB
quad_address[7] => addr_shift_reg.DATAB
quad_address[7] => rd_out_data_shift_reg.DATAB
quad_address[7] => wr_out_data_shift_reg.DATAB
quad_address[8] => addr_shift_reg.DATAB
quad_address[8] => rd_out_data_shift_reg.DATAB
quad_address[8] => wr_out_data_shift_reg.DATAB
rden => wire_startup_cntr_ena.IN0
rden => s0_to_1.IN0
rden => s2_to_1.IN1
reset => reset.IN1
wren => wire_startup_cntr_ena.IN1
wren => s0_to_1.IN1
wren => s1_to_0.IN1
wren => s2_to_0.IN0
wren => s2_to_1.IN0
wren => s1_to_1.IN0
wren => s0_to_1.IN1
wren_data => s0_to_1.IN1
wren_data => s2_to_0.IN1
wren_data => s1_to_1.IN1
wren_data => s2_to_1.IN1


|DE4Gen1x8If64|ALTGXPCIeGen1x8:altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio|lpm_compare:pre_amble_cmpr
dataa[0] => cmpr_b0e:auto_generated.dataa[0]
dataa[1] => cmpr_b0e:auto_generated.dataa[1]
dataa[2] => cmpr_b0e:auto_generated.dataa[2]
dataa[3] => cmpr_b0e:auto_generated.dataa[3]
dataa[4] => cmpr_b0e:auto_generated.dataa[4]
dataa[5] => cmpr_b0e:auto_generated.dataa[5]
datab[0] => cmpr_b0e:auto_generated.datab[0]
datab[1] => cmpr_b0e:auto_generated.datab[1]
datab[2] => cmpr_b0e:auto_generated.datab[2]
datab[3] => cmpr_b0e:auto_generated.datab[3]
datab[4] => cmpr_b0e:auto_generated.datab[4]
datab[5] => cmpr_b0e:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_b0e:auto_generated.aeb
agb <= cmpr_b0e:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|DE4Gen1x8If64|ALTGXPCIeGen1x8:altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio|lpm_compare:pre_amble_cmpr|cmpr_b0e:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN12
dataa[1] => _.IN0
dataa[1] => op_1.IN10
dataa[2] => _.IN0
dataa[2] => op_1.IN8
dataa[3] => _.IN0
dataa[3] => op_1.IN6
dataa[4] => _.IN0
dataa[4] => op_1.IN4
dataa[5] => _.IN0
dataa[5] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN11
datab[1] => _.IN1
datab[1] => op_1.IN9
datab[2] => _.IN1
datab[2] => op_1.IN7
datab[3] => _.IN1
datab[3] => op_1.IN5
datab[4] => _.IN1
datab[4] => op_1.IN3
datab[5] => _.IN1
datab[5] => op_1.IN1


|DE4Gen1x8If64|ALTGXPCIeGen1x8:altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio|lpm_compare:rd_data_output_cmpr
dataa[0] => cmpr_n3e:auto_generated.dataa[0]
dataa[1] => cmpr_n3e:auto_generated.dataa[1]
dataa[2] => cmpr_n3e:auto_generated.dataa[2]
dataa[3] => cmpr_n3e:auto_generated.dataa[3]
dataa[4] => cmpr_n3e:auto_generated.dataa[4]
dataa[5] => cmpr_n3e:auto_generated.dataa[5]
datab[0] => cmpr_n3e:auto_generated.datab[0]
datab[1] => cmpr_n3e:auto_generated.datab[1]
datab[2] => cmpr_n3e:auto_generated.datab[2]
datab[3] => cmpr_n3e:auto_generated.datab[3]
datab[4] => cmpr_n3e:auto_generated.datab[4]
datab[5] => cmpr_n3e:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_n3e:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_n3e:auto_generated.ageb


|DE4Gen1x8If64|ALTGXPCIeGen1x8:altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio|lpm_compare:rd_data_output_cmpr|cmpr_n3e:auto_generated
ageb <= ageb.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2


|DE4Gen1x8If64|ALTGXPCIeGen1x8:altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio|lpm_compare:state_mc_cmpr
dataa[0] => cmpr_1md:auto_generated.dataa[0]
dataa[1] => cmpr_1md:auto_generated.dataa[1]
dataa[2] => cmpr_1md:auto_generated.dataa[2]
dataa[3] => cmpr_1md:auto_generated.dataa[3]
dataa[4] => cmpr_1md:auto_generated.dataa[4]
dataa[5] => cmpr_1md:auto_generated.dataa[5]
datab[0] => cmpr_1md:auto_generated.datab[0]
datab[1] => cmpr_1md:auto_generated.datab[1]
datab[2] => cmpr_1md:auto_generated.datab[2]
datab[3] => cmpr_1md:auto_generated.datab[3]
datab[4] => cmpr_1md:auto_generated.datab[4]
datab[5] => cmpr_1md:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_1md:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|DE4Gen1x8If64|ALTGXPCIeGen1x8:altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio|lpm_compare:state_mc_cmpr|cmpr_1md:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE4Gen1x8If64|ALTGXPCIeGen1x8:altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio|lpm_counter:state_mc_counter
clock => cntr_52h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_52h:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_52h:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_52h:auto_generated.q[0]
q[1] <= cntr_52h:auto_generated.q[1]
q[2] <= cntr_52h:auto_generated.q[2]
q[3] <= cntr_52h:auto_generated.q[3]
q[4] <= cntr_52h:auto_generated.q[4]
q[5] <= cntr_52h:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DE4Gen1x8If64|ALTGXPCIeGen1x8:altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio|lpm_counter:state_mc_counter|cntr_52h:auto_generated
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|DE4Gen1x8If64|ALTGXPCIeGen1x8:altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio|lpm_decode:state_mc_decode
data[0] => decode_b8f:auto_generated.data[0]
data[1] => decode_b8f:auto_generated.data[1]
data[2] => decode_b8f:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_b8f:auto_generated.eq[0]
eq[1] <= decode_b8f:auto_generated.eq[1]
eq[2] <= decode_b8f:auto_generated.eq[2]
eq[3] <= decode_b8f:auto_generated.eq[3]
eq[4] <= decode_b8f:auto_generated.eq[4]
eq[5] <= decode_b8f:auto_generated.eq[5]
eq[6] <= decode_b8f:auto_generated.eq[6]
eq[7] <= decode_b8f:auto_generated.eq[7]


|DE4Gen1x8If64|ALTGXPCIeGen1x8:altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|ALTGXPCIeGen1x8_alt_dprio_2vj:dprio|lpm_decode:state_mc_decode|decode_b8f:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode30w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1].IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1].IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2].IN0
data[1] => w_anode63w[2].IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3].IN0
data[2] => w_anode1w[3].IN0
data[2] => w_anode30w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|ALTGXPCIeGen1x8:altgx_inst|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component|ALTGXPCIeGen1x8_mux_46a:dprioout_mux
data[0] => wire_l1_w0_n0_mux_dataout.DATAA
data[1] => wire_l1_w0_n0_mux_dataout.DATAB
result[0] <= wire_l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => wire_l1_w0_n0_mux_dataout.OUTPUTSELECT


|DE4Gen1x8If64|PCIeGen1x8If64:pcie_inst
app_int_sts => app_int_sts.IN1
app_msi_num[0] => app_msi_num[0].IN1
app_msi_num[1] => app_msi_num[1].IN1
app_msi_num[2] => app_msi_num[2].IN1
app_msi_num[3] => app_msi_num[3].IN1
app_msi_num[4] => app_msi_num[4].IN1
app_msi_req => app_msi_req.IN1
app_msi_tc[0] => app_msi_tc[0].IN1
app_msi_tc[1] => app_msi_tc[1].IN1
app_msi_tc[2] => app_msi_tc[2].IN1
busy_altgxb_reconfig => busy_altgxb_reconfig.IN1
cal_blk_clk => cal_blk_clk.IN1
cpl_err[0] => cpl_err[0].IN1
cpl_err[1] => cpl_err[1].IN1
cpl_err[2] => cpl_err[2].IN1
cpl_err[3] => cpl_err[3].IN1
cpl_err[4] => cpl_err[4].IN1
cpl_err[5] => cpl_err[5].IN1
cpl_err[6] => cpl_err[6].IN1
cpl_pending => cpl_pending.IN1
crst => crst.IN1
fixedclk_serdes => fixedclk_serdes.IN1
gxb_powerdown => gxb_powerdown_int.IN1
hpg_ctrler[0] => hpg_ctrler[0].IN1
hpg_ctrler[1] => hpg_ctrler[1].IN1
hpg_ctrler[2] => hpg_ctrler[2].IN1
hpg_ctrler[3] => hpg_ctrler[3].IN1
hpg_ctrler[4] => hpg_ctrler[4].IN1
lmi_addr[0] => lmi_addr[0].IN1
lmi_addr[1] => lmi_addr[1].IN1
lmi_addr[2] => lmi_addr[2].IN1
lmi_addr[3] => lmi_addr[3].IN1
lmi_addr[4] => lmi_addr[4].IN1
lmi_addr[5] => lmi_addr[5].IN1
lmi_addr[6] => lmi_addr[6].IN1
lmi_addr[7] => lmi_addr[7].IN1
lmi_addr[8] => lmi_addr[8].IN1
lmi_addr[9] => lmi_addr[9].IN1
lmi_addr[10] => lmi_addr[10].IN1
lmi_addr[11] => lmi_addr[11].IN1
lmi_din[0] => lmi_din[0].IN1
lmi_din[1] => lmi_din[1].IN1
lmi_din[2] => lmi_din[2].IN1
lmi_din[3] => lmi_din[3].IN1
lmi_din[4] => lmi_din[4].IN1
lmi_din[5] => lmi_din[5].IN1
lmi_din[6] => lmi_din[6].IN1
lmi_din[7] => lmi_din[7].IN1
lmi_din[8] => lmi_din[8].IN1
lmi_din[9] => lmi_din[9].IN1
lmi_din[10] => lmi_din[10].IN1
lmi_din[11] => lmi_din[11].IN1
lmi_din[12] => lmi_din[12].IN1
lmi_din[13] => lmi_din[13].IN1
lmi_din[14] => lmi_din[14].IN1
lmi_din[15] => lmi_din[15].IN1
lmi_din[16] => lmi_din[16].IN1
lmi_din[17] => lmi_din[17].IN1
lmi_din[18] => lmi_din[18].IN1
lmi_din[19] => lmi_din[19].IN1
lmi_din[20] => lmi_din[20].IN1
lmi_din[21] => lmi_din[21].IN1
lmi_din[22] => lmi_din[22].IN1
lmi_din[23] => lmi_din[23].IN1
lmi_din[24] => lmi_din[24].IN1
lmi_din[25] => lmi_din[25].IN1
lmi_din[26] => lmi_din[26].IN1
lmi_din[27] => lmi_din[27].IN1
lmi_din[28] => lmi_din[28].IN1
lmi_din[29] => lmi_din[29].IN1
lmi_din[30] => lmi_din[30].IN1
lmi_din[31] => lmi_din[31].IN1
lmi_rden => lmi_rden.IN1
lmi_wren => lmi_wren.IN1
npor => npor.IN2
pclk_in => ~NO_FANOUT~
pex_msi_num[0] => pex_msi_num[0].IN1
pex_msi_num[1] => pex_msi_num[1].IN1
pex_msi_num[2] => pex_msi_num[2].IN1
pex_msi_num[3] => pex_msi_num[3].IN1
pex_msi_num[4] => pex_msi_num[4].IN1
phystatus_ext => ~NO_FANOUT~
pipe_mode => ~NO_FANOUT~
pld_clk => pld_clk.IN2
pll_powerdown => pll_powerdown_int.IN1
pm_auxpwr => pm_auxpwr.IN1
pm_data[0] => pm_data[0].IN1
pm_data[1] => pm_data[1].IN1
pm_data[2] => pm_data[2].IN1
pm_data[3] => pm_data[3].IN1
pm_data[4] => pm_data[4].IN1
pm_data[5] => pm_data[5].IN1
pm_data[6] => pm_data[6].IN1
pm_data[7] => pm_data[7].IN1
pm_data[8] => pm_data[8].IN1
pm_data[9] => pm_data[9].IN1
pm_event => pm_event.IN1
pme_to_cr => pme_to_cr.IN1
reconfig_clk => reconfig_clk.IN1
reconfig_togxb[0] => reconfig_togxb[0].IN1
reconfig_togxb[1] => reconfig_togxb[1].IN1
reconfig_togxb[2] => reconfig_togxb[2].IN1
reconfig_togxb[3] => reconfig_togxb[3].IN1
refclk => refclk.IN9
rx_in0 => rx_in[0].IN1
rx_in1 => rx_in[1].IN1
rx_in2 => rx_in[2].IN1
rx_in3 => rx_in[3].IN1
rx_in4 => rx_in[4].IN1
rx_in5 => rx_in[5].IN1
rx_in6 => rx_in[6].IN1
rx_in7 => rx_in[7].IN1
rx_st_mask0 => rx_st_mask0.IN1
rx_st_ready0 => rx_st_ready0.IN1
rxdata0_ext[0] => ~NO_FANOUT~
rxdata0_ext[1] => ~NO_FANOUT~
rxdata0_ext[2] => ~NO_FANOUT~
rxdata0_ext[3] => ~NO_FANOUT~
rxdata0_ext[4] => ~NO_FANOUT~
rxdata0_ext[5] => ~NO_FANOUT~
rxdata0_ext[6] => ~NO_FANOUT~
rxdata0_ext[7] => ~NO_FANOUT~
rxdata1_ext[0] => ~NO_FANOUT~
rxdata1_ext[1] => ~NO_FANOUT~
rxdata1_ext[2] => ~NO_FANOUT~
rxdata1_ext[3] => ~NO_FANOUT~
rxdata1_ext[4] => ~NO_FANOUT~
rxdata1_ext[5] => ~NO_FANOUT~
rxdata1_ext[6] => ~NO_FANOUT~
rxdata1_ext[7] => ~NO_FANOUT~
rxdata2_ext[0] => ~NO_FANOUT~
rxdata2_ext[1] => ~NO_FANOUT~
rxdata2_ext[2] => ~NO_FANOUT~
rxdata2_ext[3] => ~NO_FANOUT~
rxdata2_ext[4] => ~NO_FANOUT~
rxdata2_ext[5] => ~NO_FANOUT~
rxdata2_ext[6] => ~NO_FANOUT~
rxdata2_ext[7] => ~NO_FANOUT~
rxdata3_ext[0] => ~NO_FANOUT~
rxdata3_ext[1] => ~NO_FANOUT~
rxdata3_ext[2] => ~NO_FANOUT~
rxdata3_ext[3] => ~NO_FANOUT~
rxdata3_ext[4] => ~NO_FANOUT~
rxdata3_ext[5] => ~NO_FANOUT~
rxdata3_ext[6] => ~NO_FANOUT~
rxdata3_ext[7] => ~NO_FANOUT~
rxdata4_ext[0] => ~NO_FANOUT~
rxdata4_ext[1] => ~NO_FANOUT~
rxdata4_ext[2] => ~NO_FANOUT~
rxdata4_ext[3] => ~NO_FANOUT~
rxdata4_ext[4] => ~NO_FANOUT~
rxdata4_ext[5] => ~NO_FANOUT~
rxdata4_ext[6] => ~NO_FANOUT~
rxdata4_ext[7] => ~NO_FANOUT~
rxdata5_ext[0] => ~NO_FANOUT~
rxdata5_ext[1] => ~NO_FANOUT~
rxdata5_ext[2] => ~NO_FANOUT~
rxdata5_ext[3] => ~NO_FANOUT~
rxdata5_ext[4] => ~NO_FANOUT~
rxdata5_ext[5] => ~NO_FANOUT~
rxdata5_ext[6] => ~NO_FANOUT~
rxdata5_ext[7] => ~NO_FANOUT~
rxdata6_ext[0] => ~NO_FANOUT~
rxdata6_ext[1] => ~NO_FANOUT~
rxdata6_ext[2] => ~NO_FANOUT~
rxdata6_ext[3] => ~NO_FANOUT~
rxdata6_ext[4] => ~NO_FANOUT~
rxdata6_ext[5] => ~NO_FANOUT~
rxdata6_ext[6] => ~NO_FANOUT~
rxdata6_ext[7] => ~NO_FANOUT~
rxdata7_ext[0] => ~NO_FANOUT~
rxdata7_ext[1] => ~NO_FANOUT~
rxdata7_ext[2] => ~NO_FANOUT~
rxdata7_ext[3] => ~NO_FANOUT~
rxdata7_ext[4] => ~NO_FANOUT~
rxdata7_ext[5] => ~NO_FANOUT~
rxdata7_ext[6] => ~NO_FANOUT~
rxdata7_ext[7] => ~NO_FANOUT~
rxdatak0_ext => ~NO_FANOUT~
rxdatak1_ext => ~NO_FANOUT~
rxdatak2_ext => ~NO_FANOUT~
rxdatak3_ext => ~NO_FANOUT~
rxdatak4_ext => ~NO_FANOUT~
rxdatak5_ext => ~NO_FANOUT~
rxdatak6_ext => ~NO_FANOUT~
rxdatak7_ext => ~NO_FANOUT~
rxelecidle0_ext => ~NO_FANOUT~
rxelecidle1_ext => ~NO_FANOUT~
rxelecidle2_ext => ~NO_FANOUT~
rxelecidle3_ext => ~NO_FANOUT~
rxelecidle4_ext => ~NO_FANOUT~
rxelecidle5_ext => ~NO_FANOUT~
rxelecidle6_ext => ~NO_FANOUT~
rxelecidle7_ext => ~NO_FANOUT~
rxstatus0_ext[0] => ~NO_FANOUT~
rxstatus0_ext[1] => ~NO_FANOUT~
rxstatus0_ext[2] => ~NO_FANOUT~
rxstatus1_ext[0] => ~NO_FANOUT~
rxstatus1_ext[1] => ~NO_FANOUT~
rxstatus1_ext[2] => ~NO_FANOUT~
rxstatus2_ext[0] => ~NO_FANOUT~
rxstatus2_ext[1] => ~NO_FANOUT~
rxstatus2_ext[2] => ~NO_FANOUT~
rxstatus3_ext[0] => ~NO_FANOUT~
rxstatus3_ext[1] => ~NO_FANOUT~
rxstatus3_ext[2] => ~NO_FANOUT~
rxstatus4_ext[0] => ~NO_FANOUT~
rxstatus4_ext[1] => ~NO_FANOUT~
rxstatus4_ext[2] => ~NO_FANOUT~
rxstatus5_ext[0] => ~NO_FANOUT~
rxstatus5_ext[1] => ~NO_FANOUT~
rxstatus5_ext[2] => ~NO_FANOUT~
rxstatus6_ext[0] => ~NO_FANOUT~
rxstatus6_ext[1] => ~NO_FANOUT~
rxstatus6_ext[2] => ~NO_FANOUT~
rxstatus7_ext[0] => ~NO_FANOUT~
rxstatus7_ext[1] => ~NO_FANOUT~
rxstatus7_ext[2] => ~NO_FANOUT~
rxvalid0_ext => ~NO_FANOUT~
rxvalid1_ext => ~NO_FANOUT~
rxvalid2_ext => ~NO_FANOUT~
rxvalid3_ext => ~NO_FANOUT~
rxvalid4_ext => ~NO_FANOUT~
rxvalid5_ext => ~NO_FANOUT~
rxvalid6_ext => ~NO_FANOUT~
rxvalid7_ext => ~NO_FANOUT~
srst => srst.IN1
test_in[0] => test_in[0].IN2
test_in[1] => test_in[1].IN2
test_in[2] => test_in[2].IN2
test_in[3] => test_in[3].IN2
test_in[4] => test_in[4].IN2
test_in[5] => test_in[5].IN2
test_in[6] => test_in[6].IN2
test_in[7] => test_in[7].IN2
test_in[8] => test_in[8].IN2
test_in[9] => test_in[9].IN2
test_in[10] => test_in[10].IN2
test_in[11] => test_in[11].IN2
test_in[12] => test_in[12].IN2
test_in[13] => test_in[13].IN2
test_in[14] => test_in[14].IN2
test_in[15] => test_in[15].IN2
test_in[16] => test_in[16].IN2
test_in[17] => test_in[17].IN2
test_in[18] => test_in[18].IN2
test_in[19] => test_in[19].IN2
test_in[20] => test_in[20].IN2
test_in[21] => test_in[21].IN2
test_in[22] => test_in[22].IN2
test_in[23] => test_in[23].IN2
test_in[24] => test_in[24].IN2
test_in[25] => test_in[25].IN2
test_in[26] => test_in[26].IN2
test_in[27] => test_in[27].IN2
test_in[28] => test_in[28].IN2
test_in[29] => test_in[29].IN2
test_in[30] => test_in[30].IN2
test_in[31] => test_in[31].IN2
test_in[32] => test_in[32].IN2
test_in[33] => test_in[33].IN2
test_in[34] => test_in[34].IN2
test_in[35] => test_in[35].IN2
test_in[36] => test_in[36].IN2
test_in[37] => test_in[37].IN2
test_in[38] => test_in[38].IN2
test_in[39] => test_in[39].IN2
tx_st_data0[0] => tx_st_data0[0].IN1
tx_st_data0[1] => tx_st_data0[1].IN1
tx_st_data0[2] => tx_st_data0[2].IN1
tx_st_data0[3] => tx_st_data0[3].IN1
tx_st_data0[4] => tx_st_data0[4].IN1
tx_st_data0[5] => tx_st_data0[5].IN1
tx_st_data0[6] => tx_st_data0[6].IN1
tx_st_data0[7] => tx_st_data0[7].IN1
tx_st_data0[8] => tx_st_data0[8].IN1
tx_st_data0[9] => tx_st_data0[9].IN1
tx_st_data0[10] => tx_st_data0[10].IN1
tx_st_data0[11] => tx_st_data0[11].IN1
tx_st_data0[12] => tx_st_data0[12].IN1
tx_st_data0[13] => tx_st_data0[13].IN1
tx_st_data0[14] => tx_st_data0[14].IN1
tx_st_data0[15] => tx_st_data0[15].IN1
tx_st_data0[16] => tx_st_data0[16].IN1
tx_st_data0[17] => tx_st_data0[17].IN1
tx_st_data0[18] => tx_st_data0[18].IN1
tx_st_data0[19] => tx_st_data0[19].IN1
tx_st_data0[20] => tx_st_data0[20].IN1
tx_st_data0[21] => tx_st_data0[21].IN1
tx_st_data0[22] => tx_st_data0[22].IN1
tx_st_data0[23] => tx_st_data0[23].IN1
tx_st_data0[24] => tx_st_data0[24].IN1
tx_st_data0[25] => tx_st_data0[25].IN1
tx_st_data0[26] => tx_st_data0[26].IN1
tx_st_data0[27] => tx_st_data0[27].IN1
tx_st_data0[28] => tx_st_data0[28].IN1
tx_st_data0[29] => tx_st_data0[29].IN1
tx_st_data0[30] => tx_st_data0[30].IN1
tx_st_data0[31] => tx_st_data0[31].IN1
tx_st_data0[32] => tx_st_data0[32].IN1
tx_st_data0[33] => tx_st_data0[33].IN1
tx_st_data0[34] => tx_st_data0[34].IN1
tx_st_data0[35] => tx_st_data0[35].IN1
tx_st_data0[36] => tx_st_data0[36].IN1
tx_st_data0[37] => tx_st_data0[37].IN1
tx_st_data0[38] => tx_st_data0[38].IN1
tx_st_data0[39] => tx_st_data0[39].IN1
tx_st_data0[40] => tx_st_data0[40].IN1
tx_st_data0[41] => tx_st_data0[41].IN1
tx_st_data0[42] => tx_st_data0[42].IN1
tx_st_data0[43] => tx_st_data0[43].IN1
tx_st_data0[44] => tx_st_data0[44].IN1
tx_st_data0[45] => tx_st_data0[45].IN1
tx_st_data0[46] => tx_st_data0[46].IN1
tx_st_data0[47] => tx_st_data0[47].IN1
tx_st_data0[48] => tx_st_data0[48].IN1
tx_st_data0[49] => tx_st_data0[49].IN1
tx_st_data0[50] => tx_st_data0[50].IN1
tx_st_data0[51] => tx_st_data0[51].IN1
tx_st_data0[52] => tx_st_data0[52].IN1
tx_st_data0[53] => tx_st_data0[53].IN1
tx_st_data0[54] => tx_st_data0[54].IN1
tx_st_data0[55] => tx_st_data0[55].IN1
tx_st_data0[56] => tx_st_data0[56].IN1
tx_st_data0[57] => tx_st_data0[57].IN1
tx_st_data0[58] => tx_st_data0[58].IN1
tx_st_data0[59] => tx_st_data0[59].IN1
tx_st_data0[60] => tx_st_data0[60].IN1
tx_st_data0[61] => tx_st_data0[61].IN1
tx_st_data0[62] => tx_st_data0[62].IN1
tx_st_data0[63] => tx_st_data0[63].IN1
tx_st_eop0 => tx_st_eop0.IN1
tx_st_err0 => tx_st_err0.IN1
tx_st_sop0 => tx_st_sop0.IN1
tx_st_valid0 => tx_st_valid0.IN1
app_int_ack <= PCIeGen1x8If64_core:wrapper.app_int_ack
app_msi_ack <= PCIeGen1x8If64_core:wrapper.app_msi_ack
clk250_out <= <GND>
clk500_out <= <GND>
core_clk_out <= PCIeGen1x8If64_core:wrapper.core_clk_out
derr_cor_ext_rcv0 <= PCIeGen1x8If64_core:wrapper.derr_cor_ext_rcv0
derr_cor_ext_rpl <= PCIeGen1x8If64_core:wrapper.derr_cor_ext_rpl
derr_rpl <= PCIeGen1x8If64_core:wrapper.derr_rpl
dlup_exit <= PCIeGen1x8If64_core:wrapper.dlup_exit
hotrst_exit <= PCIeGen1x8If64_core:wrapper.hotrst_exit
ko_cpl_spc_vc0[0] <= <GND>
ko_cpl_spc_vc0[1] <= <GND>
ko_cpl_spc_vc0[2] <= <GND>
ko_cpl_spc_vc0[3] <= <GND>
ko_cpl_spc_vc0[4] <= <VCC>
ko_cpl_spc_vc0[5] <= <VCC>
ko_cpl_spc_vc0[6] <= <VCC>
ko_cpl_spc_vc0[7] <= <GND>
ko_cpl_spc_vc0[8] <= <GND>
ko_cpl_spc_vc0[9] <= <GND>
ko_cpl_spc_vc0[10] <= <GND>
ko_cpl_spc_vc0[11] <= <GND>
ko_cpl_spc_vc0[12] <= <GND>
ko_cpl_spc_vc0[13] <= <GND>
ko_cpl_spc_vc0[14] <= <VCC>
ko_cpl_spc_vc0[15] <= <VCC>
ko_cpl_spc_vc0[16] <= <VCC>
ko_cpl_spc_vc0[17] <= <GND>
ko_cpl_spc_vc0[18] <= <GND>
ko_cpl_spc_vc0[19] <= <GND>
l2_exit <= PCIeGen1x8If64_core:wrapper.l2_exit
lane_act[0] <= PCIeGen1x8If64_core:wrapper.lane_act
lane_act[1] <= PCIeGen1x8If64_core:wrapper.lane_act
lane_act[2] <= PCIeGen1x8If64_core:wrapper.lane_act
lane_act[3] <= PCIeGen1x8If64_core:wrapper.lane_act
lmi_ack <= PCIeGen1x8If64_core:wrapper.lmi_ack
lmi_dout[0] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[1] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[2] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[3] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[4] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[5] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[6] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[7] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[8] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[9] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[10] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[11] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[12] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[13] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[14] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[15] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[16] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[17] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[18] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[19] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[20] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[21] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[22] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[23] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[24] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[25] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[26] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[27] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[28] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[29] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[30] <= PCIeGen1x8If64_core:wrapper.lmi_dout
lmi_dout[31] <= PCIeGen1x8If64_core:wrapper.lmi_dout
ltssm[0] <= ltssm[0].DB_MAX_OUTPUT_PORT_TYPE
ltssm[1] <= ltssm[1].DB_MAX_OUTPUT_PORT_TYPE
ltssm[2] <= ltssm[2].DB_MAX_OUTPUT_PORT_TYPE
ltssm[3] <= ltssm[3].DB_MAX_OUTPUT_PORT_TYPE
ltssm[4] <= ltssm[4].DB_MAX_OUTPUT_PORT_TYPE
npd_alloc_1cred_vc0 <= PCIeGen1x8If64_core:wrapper.npd_alloc_1cred_vc0
npd_cred_vio_vc0 <= PCIeGen1x8If64_core:wrapper.npd_cred_vio_vc0
nph_alloc_1cred_vc0 <= PCIeGen1x8If64_core:wrapper.nph_alloc_1cred_vc0
nph_cred_vio_vc0 <= PCIeGen1x8If64_core:wrapper.nph_cred_vio_vc0
pme_to_sr <= PCIeGen1x8If64_core:wrapper.pme_to_sr
powerdown_ext[0] <= <GND>
powerdown_ext[1] <= <GND>
r2c_err0 <= PCIeGen1x8If64_core:wrapper.r2c_err0
rate_ext <= <GND>
rc_pll_locked <= rc_pll_locked.DB_MAX_OUTPUT_PORT_TYPE
rc_rx_digitalreset <= PCIeGen1x8If64_core:wrapper.rc_rx_digitalreset
reconfig_fromgxb[0] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[1] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[2] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[3] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[4] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[5] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[6] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[7] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[8] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[9] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[10] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[11] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[12] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[13] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[14] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[15] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[16] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[17] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[18] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[19] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[20] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[21] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[22] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[23] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[24] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[25] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[26] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[27] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[28] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[29] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[30] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[31] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[32] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[33] <= PCIeGen1x8If64_serdes:serdes.reconfig_fromgxb
reset_status <= PCIeGen1x8If64_core:wrapper.reset_status
rx_fifo_empty0 <= PCIeGen1x8If64_core:wrapper.rx_fifo_empty0
rx_fifo_full0 <= PCIeGen1x8If64_core:wrapper.rx_fifo_full0
rx_st_bardec0[0] <= PCIeGen1x8If64_core:wrapper.rx_st_bardec0
rx_st_bardec0[1] <= PCIeGen1x8If64_core:wrapper.rx_st_bardec0
rx_st_bardec0[2] <= PCIeGen1x8If64_core:wrapper.rx_st_bardec0
rx_st_bardec0[3] <= PCIeGen1x8If64_core:wrapper.rx_st_bardec0
rx_st_bardec0[4] <= PCIeGen1x8If64_core:wrapper.rx_st_bardec0
rx_st_bardec0[5] <= PCIeGen1x8If64_core:wrapper.rx_st_bardec0
rx_st_bardec0[6] <= PCIeGen1x8If64_core:wrapper.rx_st_bardec0
rx_st_bardec0[7] <= PCIeGen1x8If64_core:wrapper.rx_st_bardec0
rx_st_be0[0] <= PCIeGen1x8If64_core:wrapper.rx_st_be0
rx_st_be0[1] <= PCIeGen1x8If64_core:wrapper.rx_st_be0
rx_st_be0[2] <= PCIeGen1x8If64_core:wrapper.rx_st_be0
rx_st_be0[3] <= PCIeGen1x8If64_core:wrapper.rx_st_be0
rx_st_be0[4] <= PCIeGen1x8If64_core:wrapper.rx_st_be0
rx_st_be0[5] <= PCIeGen1x8If64_core:wrapper.rx_st_be0
rx_st_be0[6] <= PCIeGen1x8If64_core:wrapper.rx_st_be0
rx_st_be0[7] <= PCIeGen1x8If64_core:wrapper.rx_st_be0
rx_st_data0[0] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[1] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[2] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[3] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[4] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[5] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[6] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[7] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[8] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[9] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[10] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[11] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[12] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[13] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[14] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[15] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[16] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[17] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[18] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[19] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[20] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[21] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[22] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[23] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[24] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[25] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[26] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[27] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[28] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[29] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[30] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[31] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[32] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[33] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[34] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[35] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[36] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[37] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[38] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[39] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[40] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[41] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[42] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[43] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[44] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[45] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[46] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[47] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[48] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[49] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[50] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[51] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[52] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[53] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[54] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[55] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[56] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[57] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[58] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[59] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[60] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[61] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[62] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_data0[63] <= PCIeGen1x8If64_core:wrapper.rx_st_data0
rx_st_eop0 <= PCIeGen1x8If64_core:wrapper.rx_st_eop0
rx_st_err0 <= PCIeGen1x8If64_core:wrapper.rx_st_err0
rx_st_sop0 <= PCIeGen1x8If64_core:wrapper.rx_st_sop0
rx_st_valid0 <= PCIeGen1x8If64_core:wrapper.rx_st_valid0
rxpolarity0_ext <= <GND>
rxpolarity1_ext <= <GND>
rxpolarity2_ext <= <GND>
rxpolarity3_ext <= <GND>
rxpolarity4_ext <= <GND>
rxpolarity5_ext <= <GND>
rxpolarity6_ext <= <GND>
rxpolarity7_ext <= <GND>
suc_spd_neg <= PCIeGen1x8If64_core:wrapper.suc_spd_neg
test_out[0] <= ltssm[0].DB_MAX_OUTPUT_PORT_TYPE
test_out[1] <= ltssm[1].DB_MAX_OUTPUT_PORT_TYPE
test_out[2] <= ltssm[2].DB_MAX_OUTPUT_PORT_TYPE
test_out[3] <= ltssm[3].DB_MAX_OUTPUT_PORT_TYPE
test_out[4] <= ltssm[4].DB_MAX_OUTPUT_PORT_TYPE
test_out[5] <= PCIeGen1x8If64_core:wrapper.lane_act
test_out[6] <= PCIeGen1x8If64_core:wrapper.lane_act
test_out[7] <= PCIeGen1x8If64_core:wrapper.lane_act
test_out[8] <= PCIeGen1x8If64_core:wrapper.lane_act
tl_cfg_add[0] <= PCIeGen1x8If64_core:wrapper.tl_cfg_add
tl_cfg_add[1] <= PCIeGen1x8If64_core:wrapper.tl_cfg_add
tl_cfg_add[2] <= PCIeGen1x8If64_core:wrapper.tl_cfg_add
tl_cfg_add[3] <= PCIeGen1x8If64_core:wrapper.tl_cfg_add
tl_cfg_ctl[0] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[1] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[2] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[3] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[4] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[5] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[6] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[7] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[8] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[9] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[10] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[11] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[12] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[13] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[14] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[15] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[16] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[17] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[18] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[19] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[20] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[21] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[22] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[23] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[24] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[25] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[26] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[27] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[28] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[29] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[30] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[31] <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl
tl_cfg_ctl_wr <= PCIeGen1x8If64_core:wrapper.tl_cfg_ctl_wr
tl_cfg_sts[0] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[1] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[2] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[3] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[4] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[5] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[6] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[7] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[8] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[9] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[10] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[11] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[12] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[13] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[14] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[15] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[16] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[17] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[18] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[19] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[20] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[21] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[22] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[23] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[24] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[25] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[26] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[27] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[28] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[29] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[30] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[31] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[32] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[33] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[34] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[35] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[36] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[37] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[38] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[39] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[40] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[41] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[42] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[43] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[44] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[45] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[46] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[47] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[48] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[49] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[50] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[51] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts[52] <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts
tl_cfg_sts_wr <= PCIeGen1x8If64_core:wrapper.tl_cfg_sts_wr
tx_cred0[0] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[1] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[2] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[3] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[4] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[5] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[6] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[7] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[8] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[9] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[10] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[11] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[12] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[13] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[14] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[15] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[16] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[17] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[18] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[19] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[20] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[21] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[22] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[23] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[24] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[25] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[26] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[27] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[28] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[29] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[30] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[31] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[32] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[33] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[34] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_cred0[35] <= PCIeGen1x8If64_core:wrapper.tx_cred0
tx_fifo_empty0 <= PCIeGen1x8If64_core:wrapper.tx_fifo_empty0
tx_fifo_full0 <= PCIeGen1x8If64_core:wrapper.tx_fifo_full0
tx_fifo_rdptr0[0] <= PCIeGen1x8If64_core:wrapper.tx_fifo_rdptr0
tx_fifo_rdptr0[1] <= PCIeGen1x8If64_core:wrapper.tx_fifo_rdptr0
tx_fifo_rdptr0[2] <= PCIeGen1x8If64_core:wrapper.tx_fifo_rdptr0
tx_fifo_rdptr0[3] <= PCIeGen1x8If64_core:wrapper.tx_fifo_rdptr0
tx_fifo_wrptr0[0] <= PCIeGen1x8If64_core:wrapper.tx_fifo_wrptr0
tx_fifo_wrptr0[1] <= PCIeGen1x8If64_core:wrapper.tx_fifo_wrptr0
tx_fifo_wrptr0[2] <= PCIeGen1x8If64_core:wrapper.tx_fifo_wrptr0
tx_fifo_wrptr0[3] <= PCIeGen1x8If64_core:wrapper.tx_fifo_wrptr0
tx_out0 <= PCIeGen1x8If64_serdes:serdes.tx_dataout
tx_out1 <= PCIeGen1x8If64_serdes:serdes.tx_dataout
tx_out2 <= PCIeGen1x8If64_serdes:serdes.tx_dataout
tx_out3 <= PCIeGen1x8If64_serdes:serdes.tx_dataout
tx_out4 <= PCIeGen1x8If64_serdes:serdes.tx_dataout
tx_out5 <= PCIeGen1x8If64_serdes:serdes.tx_dataout
tx_out6 <= PCIeGen1x8If64_serdes:serdes.tx_dataout
tx_out7 <= PCIeGen1x8If64_serdes:serdes.tx_dataout
tx_st_ready0 <= PCIeGen1x8If64_core:wrapper.tx_st_ready0
txcompl0_ext <= <GND>
txcompl1_ext <= <GND>
txcompl2_ext <= <GND>
txcompl3_ext <= <GND>
txcompl4_ext <= <GND>
txcompl5_ext <= <GND>
txcompl6_ext <= <GND>
txcompl7_ext <= <GND>
txdata0_ext[0] <= <GND>
txdata0_ext[1] <= <GND>
txdata0_ext[2] <= <GND>
txdata0_ext[3] <= <GND>
txdata0_ext[4] <= <GND>
txdata0_ext[5] <= <GND>
txdata0_ext[6] <= <GND>
txdata0_ext[7] <= <GND>
txdata1_ext[0] <= <GND>
txdata1_ext[1] <= <GND>
txdata1_ext[2] <= <GND>
txdata1_ext[3] <= <GND>
txdata1_ext[4] <= <GND>
txdata1_ext[5] <= <GND>
txdata1_ext[6] <= <GND>
txdata1_ext[7] <= <GND>
txdata2_ext[0] <= <GND>
txdata2_ext[1] <= <GND>
txdata2_ext[2] <= <GND>
txdata2_ext[3] <= <GND>
txdata2_ext[4] <= <GND>
txdata2_ext[5] <= <GND>
txdata2_ext[6] <= <GND>
txdata2_ext[7] <= <GND>
txdata3_ext[0] <= <GND>
txdata3_ext[1] <= <GND>
txdata3_ext[2] <= <GND>
txdata3_ext[3] <= <GND>
txdata3_ext[4] <= <GND>
txdata3_ext[5] <= <GND>
txdata3_ext[6] <= <GND>
txdata3_ext[7] <= <GND>
txdata4_ext[0] <= <GND>
txdata4_ext[1] <= <GND>
txdata4_ext[2] <= <GND>
txdata4_ext[3] <= <GND>
txdata4_ext[4] <= <GND>
txdata4_ext[5] <= <GND>
txdata4_ext[6] <= <GND>
txdata4_ext[7] <= <GND>
txdata5_ext[0] <= <GND>
txdata5_ext[1] <= <GND>
txdata5_ext[2] <= <GND>
txdata5_ext[3] <= <GND>
txdata5_ext[4] <= <GND>
txdata5_ext[5] <= <GND>
txdata5_ext[6] <= <GND>
txdata5_ext[7] <= <GND>
txdata6_ext[0] <= <GND>
txdata6_ext[1] <= <GND>
txdata6_ext[2] <= <GND>
txdata6_ext[3] <= <GND>
txdata6_ext[4] <= <GND>
txdata6_ext[5] <= <GND>
txdata6_ext[6] <= <GND>
txdata6_ext[7] <= <GND>
txdata7_ext[0] <= <GND>
txdata7_ext[1] <= <GND>
txdata7_ext[2] <= <GND>
txdata7_ext[3] <= <GND>
txdata7_ext[4] <= <GND>
txdata7_ext[5] <= <GND>
txdata7_ext[6] <= <GND>
txdata7_ext[7] <= <GND>
txdatak0_ext <= <GND>
txdatak1_ext <= <GND>
txdatak2_ext <= <GND>
txdatak3_ext <= <GND>
txdatak4_ext <= <GND>
txdatak5_ext <= <GND>
txdatak6_ext <= <GND>
txdatak7_ext <= <GND>
txdetectrx_ext <= <GND>
txelecidle0_ext <= <GND>
txelecidle1_ext <= <GND>
txelecidle2_ext <= <GND>
txelecidle3_ext <= <GND>
txelecidle4_ext <= <GND>
txelecidle5_ext <= <GND>
txelecidle6_ext <= <GND>
txelecidle7_ext <= <GND>


|DE4Gen1x8If64|PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes
cal_blk_clk => cal_blk_clk.IN1
fixedclk => fixedclk.IN1
gxb_powerdown[0] => gxb_powerdown[0].IN1
pipe8b10binvpolarity[0] => pipe8b10binvpolarity[0].IN1
pipe8b10binvpolarity[1] => pipe8b10binvpolarity[1].IN1
pipe8b10binvpolarity[2] => pipe8b10binvpolarity[2].IN1
pipe8b10binvpolarity[3] => pipe8b10binvpolarity[3].IN1
pipe8b10binvpolarity[4] => pipe8b10binvpolarity[4].IN1
pipe8b10binvpolarity[5] => pipe8b10binvpolarity[5].IN1
pipe8b10binvpolarity[6] => pipe8b10binvpolarity[6].IN1
pipe8b10binvpolarity[7] => pipe8b10binvpolarity[7].IN1
pll_inclk => pll_inclk.IN1
pll_powerdown[0] => pll_powerdown[0].IN1
powerdn[0] => powerdn[0].IN1
powerdn[1] => powerdn[1].IN1
powerdn[2] => powerdn[2].IN1
powerdn[3] => powerdn[3].IN1
powerdn[4] => powerdn[4].IN1
powerdn[5] => powerdn[5].IN1
powerdn[6] => powerdn[6].IN1
powerdn[7] => powerdn[7].IN1
powerdn[8] => powerdn[8].IN1
powerdn[9] => powerdn[9].IN1
powerdn[10] => powerdn[10].IN1
powerdn[11] => powerdn[11].IN1
powerdn[12] => powerdn[12].IN1
powerdn[13] => powerdn[13].IN1
powerdn[14] => powerdn[14].IN1
powerdn[15] => powerdn[15].IN1
rateswitch[0] => rateswitch[0].IN1
reconfig_clk => reconfig_clk.IN1
reconfig_togxb[0] => reconfig_togxb[0].IN1
reconfig_togxb[1] => reconfig_togxb[1].IN1
reconfig_togxb[2] => reconfig_togxb[2].IN1
reconfig_togxb[3] => reconfig_togxb[3].IN1
rx_analogreset[0] => rx_analogreset[0].IN1
rx_cruclk[0] => rx_cruclk[0].IN1
rx_cruclk[1] => rx_cruclk[1].IN1
rx_cruclk[2] => rx_cruclk[2].IN1
rx_cruclk[3] => rx_cruclk[3].IN1
rx_cruclk[4] => rx_cruclk[4].IN1
rx_cruclk[5] => rx_cruclk[5].IN1
rx_cruclk[6] => rx_cruclk[6].IN1
rx_cruclk[7] => rx_cruclk[7].IN1
rx_datain[0] => rx_datain[0].IN1
rx_datain[1] => rx_datain[1].IN1
rx_datain[2] => rx_datain[2].IN1
rx_datain[3] => rx_datain[3].IN1
rx_datain[4] => rx_datain[4].IN1
rx_datain[5] => rx_datain[5].IN1
rx_datain[6] => rx_datain[6].IN1
rx_datain[7] => rx_datain[7].IN1
rx_digitalreset[0] => rx_digitalreset[0].IN1
rx_elecidleinfersel[0] => rx_elecidleinfersel[0].IN1
rx_elecidleinfersel[1] => rx_elecidleinfersel[1].IN1
rx_elecidleinfersel[2] => rx_elecidleinfersel[2].IN1
rx_elecidleinfersel[3] => rx_elecidleinfersel[3].IN1
rx_elecidleinfersel[4] => rx_elecidleinfersel[4].IN1
rx_elecidleinfersel[5] => rx_elecidleinfersel[5].IN1
rx_elecidleinfersel[6] => rx_elecidleinfersel[6].IN1
rx_elecidleinfersel[7] => rx_elecidleinfersel[7].IN1
rx_elecidleinfersel[8] => rx_elecidleinfersel[8].IN1
rx_elecidleinfersel[9] => rx_elecidleinfersel[9].IN1
rx_elecidleinfersel[10] => rx_elecidleinfersel[10].IN1
rx_elecidleinfersel[11] => rx_elecidleinfersel[11].IN1
rx_elecidleinfersel[12] => rx_elecidleinfersel[12].IN1
rx_elecidleinfersel[13] => rx_elecidleinfersel[13].IN1
rx_elecidleinfersel[14] => rx_elecidleinfersel[14].IN1
rx_elecidleinfersel[15] => rx_elecidleinfersel[15].IN1
rx_elecidleinfersel[16] => rx_elecidleinfersel[16].IN1
rx_elecidleinfersel[17] => rx_elecidleinfersel[17].IN1
rx_elecidleinfersel[18] => rx_elecidleinfersel[18].IN1
rx_elecidleinfersel[19] => rx_elecidleinfersel[19].IN1
rx_elecidleinfersel[20] => rx_elecidleinfersel[20].IN1
rx_elecidleinfersel[21] => rx_elecidleinfersel[21].IN1
rx_elecidleinfersel[22] => rx_elecidleinfersel[22].IN1
rx_elecidleinfersel[23] => rx_elecidleinfersel[23].IN1
tx_ctrlenable[0] => tx_ctrlenable[0].IN1
tx_ctrlenable[1] => tx_ctrlenable[1].IN1
tx_ctrlenable[2] => tx_ctrlenable[2].IN1
tx_ctrlenable[3] => tx_ctrlenable[3].IN1
tx_ctrlenable[4] => tx_ctrlenable[4].IN1
tx_ctrlenable[5] => tx_ctrlenable[5].IN1
tx_ctrlenable[6] => tx_ctrlenable[6].IN1
tx_ctrlenable[7] => tx_ctrlenable[7].IN1
tx_datain[0] => tx_datain[0].IN1
tx_datain[1] => tx_datain[1].IN1
tx_datain[2] => tx_datain[2].IN1
tx_datain[3] => tx_datain[3].IN1
tx_datain[4] => tx_datain[4].IN1
tx_datain[5] => tx_datain[5].IN1
tx_datain[6] => tx_datain[6].IN1
tx_datain[7] => tx_datain[7].IN1
tx_datain[8] => tx_datain[8].IN1
tx_datain[9] => tx_datain[9].IN1
tx_datain[10] => tx_datain[10].IN1
tx_datain[11] => tx_datain[11].IN1
tx_datain[12] => tx_datain[12].IN1
tx_datain[13] => tx_datain[13].IN1
tx_datain[14] => tx_datain[14].IN1
tx_datain[15] => tx_datain[15].IN1
tx_datain[16] => tx_datain[16].IN1
tx_datain[17] => tx_datain[17].IN1
tx_datain[18] => tx_datain[18].IN1
tx_datain[19] => tx_datain[19].IN1
tx_datain[20] => tx_datain[20].IN1
tx_datain[21] => tx_datain[21].IN1
tx_datain[22] => tx_datain[22].IN1
tx_datain[23] => tx_datain[23].IN1
tx_datain[24] => tx_datain[24].IN1
tx_datain[25] => tx_datain[25].IN1
tx_datain[26] => tx_datain[26].IN1
tx_datain[27] => tx_datain[27].IN1
tx_datain[28] => tx_datain[28].IN1
tx_datain[29] => tx_datain[29].IN1
tx_datain[30] => tx_datain[30].IN1
tx_datain[31] => tx_datain[31].IN1
tx_datain[32] => tx_datain[32].IN1
tx_datain[33] => tx_datain[33].IN1
tx_datain[34] => tx_datain[34].IN1
tx_datain[35] => tx_datain[35].IN1
tx_datain[36] => tx_datain[36].IN1
tx_datain[37] => tx_datain[37].IN1
tx_datain[38] => tx_datain[38].IN1
tx_datain[39] => tx_datain[39].IN1
tx_datain[40] => tx_datain[40].IN1
tx_datain[41] => tx_datain[41].IN1
tx_datain[42] => tx_datain[42].IN1
tx_datain[43] => tx_datain[43].IN1
tx_datain[44] => tx_datain[44].IN1
tx_datain[45] => tx_datain[45].IN1
tx_datain[46] => tx_datain[46].IN1
tx_datain[47] => tx_datain[47].IN1
tx_datain[48] => tx_datain[48].IN1
tx_datain[49] => tx_datain[49].IN1
tx_datain[50] => tx_datain[50].IN1
tx_datain[51] => tx_datain[51].IN1
tx_datain[52] => tx_datain[52].IN1
tx_datain[53] => tx_datain[53].IN1
tx_datain[54] => tx_datain[54].IN1
tx_datain[55] => tx_datain[55].IN1
tx_datain[56] => tx_datain[56].IN1
tx_datain[57] => tx_datain[57].IN1
tx_datain[58] => tx_datain[58].IN1
tx_datain[59] => tx_datain[59].IN1
tx_datain[60] => tx_datain[60].IN1
tx_datain[61] => tx_datain[61].IN1
tx_datain[62] => tx_datain[62].IN1
tx_datain[63] => tx_datain[63].IN1
tx_detectrxloop[0] => tx_detectrxloop[0].IN1
tx_detectrxloop[1] => tx_detectrxloop[1].IN1
tx_detectrxloop[2] => tx_detectrxloop[2].IN1
tx_detectrxloop[3] => tx_detectrxloop[3].IN1
tx_detectrxloop[4] => tx_detectrxloop[4].IN1
tx_detectrxloop[5] => tx_detectrxloop[5].IN1
tx_detectrxloop[6] => tx_detectrxloop[6].IN1
tx_detectrxloop[7] => tx_detectrxloop[7].IN1
tx_digitalreset[0] => tx_digitalreset[0].IN1
tx_forcedispcompliance[0] => tx_forcedispcompliance[0].IN1
tx_forcedispcompliance[1] => tx_forcedispcompliance[1].IN1
tx_forcedispcompliance[2] => tx_forcedispcompliance[2].IN1
tx_forcedispcompliance[3] => tx_forcedispcompliance[3].IN1
tx_forcedispcompliance[4] => tx_forcedispcompliance[4].IN1
tx_forcedispcompliance[5] => tx_forcedispcompliance[5].IN1
tx_forcedispcompliance[6] => tx_forcedispcompliance[6].IN1
tx_forcedispcompliance[7] => tx_forcedispcompliance[7].IN1
tx_forceelecidle[0] => tx_forceelecidle[0].IN1
tx_forceelecidle[1] => tx_forceelecidle[1].IN1
tx_forceelecidle[2] => tx_forceelecidle[2].IN1
tx_forceelecidle[3] => tx_forceelecidle[3].IN1
tx_forceelecidle[4] => tx_forceelecidle[4].IN1
tx_forceelecidle[5] => tx_forceelecidle[5].IN1
tx_forceelecidle[6] => tx_forceelecidle[6].IN1
tx_forceelecidle[7] => tx_forceelecidle[7].IN1
tx_pipedeemph[0] => tx_pipedeemph[0].IN1
tx_pipedeemph[1] => tx_pipedeemph[1].IN1
tx_pipedeemph[2] => tx_pipedeemph[2].IN1
tx_pipedeemph[3] => tx_pipedeemph[3].IN1
tx_pipedeemph[4] => tx_pipedeemph[4].IN1
tx_pipedeemph[5] => tx_pipedeemph[5].IN1
tx_pipedeemph[6] => tx_pipedeemph[6].IN1
tx_pipedeemph[7] => tx_pipedeemph[7].IN1
tx_pipemargin[0] => tx_pipemargin[0].IN1
tx_pipemargin[1] => tx_pipemargin[1].IN1
tx_pipemargin[2] => tx_pipemargin[2].IN1
tx_pipemargin[3] => tx_pipemargin[3].IN1
tx_pipemargin[4] => tx_pipemargin[4].IN1
tx_pipemargin[5] => tx_pipemargin[5].IN1
tx_pipemargin[6] => tx_pipemargin[6].IN1
tx_pipemargin[7] => tx_pipemargin[7].IN1
tx_pipemargin[8] => tx_pipemargin[8].IN1
tx_pipemargin[9] => tx_pipemargin[9].IN1
tx_pipemargin[10] => tx_pipemargin[10].IN1
tx_pipemargin[11] => tx_pipemargin[11].IN1
tx_pipemargin[12] => tx_pipemargin[12].IN1
tx_pipemargin[13] => tx_pipemargin[13].IN1
tx_pipemargin[14] => tx_pipemargin[14].IN1
tx_pipemargin[15] => tx_pipemargin[15].IN1
tx_pipemargin[16] => tx_pipemargin[16].IN1
tx_pipemargin[17] => tx_pipemargin[17].IN1
tx_pipemargin[18] => tx_pipemargin[18].IN1
tx_pipemargin[19] => tx_pipemargin[19].IN1
tx_pipemargin[20] => tx_pipemargin[20].IN1
tx_pipemargin[21] => tx_pipemargin[21].IN1
tx_pipemargin[22] => tx_pipemargin[22].IN1
tx_pipemargin[23] => tx_pipemargin[23].IN1
coreclkout[0] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.coreclkout
hip_tx_clkout[0] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.hip_tx_clkout
hip_tx_clkout[1] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.hip_tx_clkout
hip_tx_clkout[2] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.hip_tx_clkout
hip_tx_clkout[3] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.hip_tx_clkout
hip_tx_clkout[4] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.hip_tx_clkout
hip_tx_clkout[5] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.hip_tx_clkout
hip_tx_clkout[6] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.hip_tx_clkout
hip_tx_clkout[7] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.hip_tx_clkout
pipedatavalid[0] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipedatavalid
pipedatavalid[1] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipedatavalid
pipedatavalid[2] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipedatavalid
pipedatavalid[3] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipedatavalid
pipedatavalid[4] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipedatavalid
pipedatavalid[5] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipedatavalid
pipedatavalid[6] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipedatavalid
pipedatavalid[7] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipedatavalid
pipeelecidle[0] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipeelecidle
pipeelecidle[1] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipeelecidle
pipeelecidle[2] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipeelecidle
pipeelecidle[3] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipeelecidle
pipeelecidle[4] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipeelecidle
pipeelecidle[5] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipeelecidle
pipeelecidle[6] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipeelecidle
pipeelecidle[7] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipeelecidle
pipephydonestatus[0] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipephydonestatus
pipephydonestatus[1] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipephydonestatus
pipephydonestatus[2] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipephydonestatus
pipephydonestatus[3] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipephydonestatus
pipephydonestatus[4] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipephydonestatus
pipephydonestatus[5] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipephydonestatus
pipephydonestatus[6] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipephydonestatus
pipephydonestatus[7] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipephydonestatus
pipestatus[0] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipestatus
pipestatus[1] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipestatus
pipestatus[2] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipestatus
pipestatus[3] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipestatus
pipestatus[4] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipestatus
pipestatus[5] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipestatus
pipestatus[6] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipestatus
pipestatus[7] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipestatus
pipestatus[8] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipestatus
pipestatus[9] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipestatus
pipestatus[10] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipestatus
pipestatus[11] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipestatus
pipestatus[12] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipestatus
pipestatus[13] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipestatus
pipestatus[14] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipestatus
pipestatus[15] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipestatus
pipestatus[16] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipestatus
pipestatus[17] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipestatus
pipestatus[18] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipestatus
pipestatus[19] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipestatus
pipestatus[20] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipestatus
pipestatus[21] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipestatus
pipestatus[22] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipestatus
pipestatus[23] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pipestatus
pll_locked[0] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.pll_locked
rateswitchbaseclock[0] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rateswitchbaseclock
rateswitchbaseclock[1] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rateswitchbaseclock
reconfig_fromgxb[0] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[1] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[2] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[3] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[4] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[5] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[6] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[7] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[8] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[9] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[10] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[11] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[12] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[13] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[14] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[15] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[16] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[17] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[18] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[19] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[20] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[21] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[22] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[23] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[24] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[25] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[26] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[27] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[28] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[29] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[30] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[31] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[32] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
reconfig_fromgxb[33] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.reconfig_fromgxb
rx_ctrldetect[0] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_ctrldetect
rx_ctrldetect[1] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_ctrldetect
rx_ctrldetect[2] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_ctrldetect
rx_ctrldetect[3] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_ctrldetect
rx_ctrldetect[4] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_ctrldetect
rx_ctrldetect[5] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_ctrldetect
rx_ctrldetect[6] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_ctrldetect
rx_ctrldetect[7] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_ctrldetect
rx_dataout[0] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[1] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[2] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[3] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[4] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[5] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[6] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[7] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[8] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[9] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[10] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[11] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[12] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[13] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[14] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[15] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[16] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[17] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[18] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[19] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[20] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[21] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[22] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[23] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[24] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[25] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[26] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[27] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[28] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[29] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[30] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[31] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[32] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[33] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[34] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[35] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[36] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[37] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[38] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[39] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[40] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[41] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[42] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[43] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[44] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[45] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[46] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[47] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[48] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[49] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[50] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[51] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[52] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[53] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[54] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[55] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[56] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[57] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[58] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[59] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[60] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[61] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[62] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_dataout[63] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_dataout
rx_freqlocked[0] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_freqlocked
rx_freqlocked[1] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_freqlocked
rx_freqlocked[2] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_freqlocked
rx_freqlocked[3] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_freqlocked
rx_freqlocked[4] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_freqlocked
rx_freqlocked[5] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_freqlocked
rx_freqlocked[6] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_freqlocked
rx_freqlocked[7] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_freqlocked
rx_patterndetect[0] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_patterndetect
rx_patterndetect[1] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_patterndetect
rx_patterndetect[2] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_patterndetect
rx_patterndetect[3] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_patterndetect
rx_patterndetect[4] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_patterndetect
rx_patterndetect[5] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_patterndetect
rx_patterndetect[6] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_patterndetect
rx_patterndetect[7] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_patterndetect
rx_pll_locked[0] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_pll_locked
rx_pll_locked[1] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_pll_locked
rx_pll_locked[2] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_pll_locked
rx_pll_locked[3] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_pll_locked
rx_pll_locked[4] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_pll_locked
rx_pll_locked[5] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_pll_locked
rx_pll_locked[6] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_pll_locked
rx_pll_locked[7] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_pll_locked
rx_signaldetect[0] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_signaldetect
rx_signaldetect[1] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_signaldetect
rx_signaldetect[2] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_signaldetect
rx_signaldetect[3] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_signaldetect
rx_signaldetect[4] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_signaldetect
rx_signaldetect[5] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_signaldetect
rx_signaldetect[6] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_signaldetect
rx_signaldetect[7] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_signaldetect
rx_syncstatus[0] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_syncstatus
rx_syncstatus[1] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_syncstatus
rx_syncstatus[2] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_syncstatus
rx_syncstatus[3] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_syncstatus
rx_syncstatus[4] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_syncstatus
rx_syncstatus[5] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_syncstatus
rx_syncstatus[6] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_syncstatus
rx_syncstatus[7] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.rx_syncstatus
tx_dataout[0] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.tx_dataout
tx_dataout[1] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.tx_dataout
tx_dataout[2] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.tx_dataout
tx_dataout[3] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.tx_dataout
tx_dataout[4] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.tx_dataout
tx_dataout[5] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.tx_dataout
tx_dataout[6] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.tx_dataout
tx_dataout[7] <= PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component.tx_dataout


|DE4Gen1x8If64|PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_serdes:serdes|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component
cal_blk_clk => cal_blk0.CLK
cal_blk_clk => cal_blk1.CLK
coreclkout[0] <= central_clk_div0.CORECLKOUT
fixedclk => fixedclk_to_cmu.IN1
fixedclk => fixedclk_div3quad1c.CLK
fixedclk => fixedclk_to_cmu.IN1
fixedclk => fixedclk_div2quad1c.CLK
fixedclk => fixedclk_to_cmu.IN1
fixedclk => fixedclk_div1quad1c.CLK
fixedclk => fixedclk_to_cmu.IN1
fixedclk => fixedclk_div0quad1c.CLK
fixedclk => fixedclk_to_cmu.IN1
fixedclk => fixedclk_div3quad0c.CLK
fixedclk => fixedclk_to_cmu.IN1
fixedclk => fixedclk_div2quad0c.CLK
fixedclk => fixedclk_to_cmu.IN1
fixedclk => fixedclk_div1quad0c.CLK
fixedclk => fixedclk_to_cmu.IN1
fixedclk => fixedclk_div0quad0c.CLK
fixedclk => reconfig_togxb_busy_reg[0].CLK
fixedclk => reconfig_togxb_busy_reg[1].CLK
gxb_powerdown[0] => cent_unit0.QUADRESET
gxb_powerdown[0] => cent_unit1.QUADRESET
hip_tx_clkout[0] <= central_clk_div0.REFCLKOUT
hip_tx_clkout[1] <= <GND>
hip_tx_clkout[2] <= <GND>
hip_tx_clkout[3] <= <GND>
hip_tx_clkout[4] <= central_clk_div1.REFCLKOUT
hip_tx_clkout[5] <= <GND>
hip_tx_clkout[6] <= <GND>
hip_tx_clkout[7] <= <GND>
pipe8b10binvpolarity[0] => receive_pcs0.HIP_8B10B_INV_POLARITY
pipe8b10binvpolarity[1] => receive_pcs1.HIP_8B10B_INV_POLARITY
pipe8b10binvpolarity[2] => receive_pcs2.HIP_8B10B_INV_POLARITY
pipe8b10binvpolarity[3] => receive_pcs3.HIP_8B10B_INV_POLARITY
pipe8b10binvpolarity[4] => receive_pcs4.HIP_8B10B_INV_POLARITY
pipe8b10binvpolarity[5] => receive_pcs5.HIP_8B10B_INV_POLARITY
pipe8b10binvpolarity[6] => receive_pcs6.HIP_8B10B_INV_POLARITY
pipe8b10binvpolarity[7] => receive_pcs7.HIP_8B10B_INV_POLARITY
pipedatavalid[0] <= receive_pcs0.HIP_DATA_VALID
pipedatavalid[1] <= receive_pcs1.HIP_DATA_VALID
pipedatavalid[2] <= receive_pcs2.HIP_DATA_VALID
pipedatavalid[3] <= receive_pcs3.HIP_DATA_VALID
pipedatavalid[4] <= receive_pcs4.HIP_DATA_VALID
pipedatavalid[5] <= receive_pcs5.HIP_DATA_VALID
pipedatavalid[6] <= receive_pcs6.HIP_DATA_VALID
pipedatavalid[7] <= receive_pcs7.HIP_DATA_VALID
pipeelecidle[0] <= receive_pcs0.HIP_ELEC_IDLE
pipeelecidle[1] <= receive_pcs1.HIP_ELEC_IDLE
pipeelecidle[2] <= receive_pcs2.HIP_ELEC_IDLE
pipeelecidle[3] <= receive_pcs3.HIP_ELEC_IDLE
pipeelecidle[4] <= receive_pcs4.HIP_ELEC_IDLE
pipeelecidle[5] <= receive_pcs5.HIP_ELEC_IDLE
pipeelecidle[6] <= receive_pcs6.HIP_ELEC_IDLE
pipeelecidle[7] <= receive_pcs7.HIP_ELEC_IDLE
pipephydonestatus[0] <= receive_pcs0.HIP_PHY_DONE_STATUS
pipephydonestatus[1] <= receive_pcs1.HIP_PHY_DONE_STATUS
pipephydonestatus[2] <= receive_pcs2.HIP_PHY_DONE_STATUS
pipephydonestatus[3] <= receive_pcs3.HIP_PHY_DONE_STATUS
pipephydonestatus[4] <= receive_pcs4.HIP_PHY_DONE_STATUS
pipephydonestatus[5] <= receive_pcs5.HIP_PHY_DONE_STATUS
pipephydonestatus[6] <= receive_pcs6.HIP_PHY_DONE_STATUS
pipephydonestatus[7] <= receive_pcs7.HIP_PHY_DONE_STATUS
pipestatus[0] <= receive_pcs0.HIP_STATUS
pipestatus[1] <= receive_pcs0.HIP_STATUS1
pipestatus[2] <= receive_pcs0.HIP_STATUS2
pipestatus[3] <= receive_pcs1.HIP_STATUS
pipestatus[4] <= receive_pcs1.HIP_STATUS1
pipestatus[5] <= receive_pcs1.HIP_STATUS2
pipestatus[6] <= receive_pcs2.HIP_STATUS
pipestatus[7] <= receive_pcs2.HIP_STATUS1
pipestatus[8] <= receive_pcs2.HIP_STATUS2
pipestatus[9] <= receive_pcs3.HIP_STATUS
pipestatus[10] <= receive_pcs3.HIP_STATUS1
pipestatus[11] <= receive_pcs3.HIP_STATUS2
pipestatus[12] <= receive_pcs4.HIP_STATUS
pipestatus[13] <= receive_pcs4.HIP_STATUS1
pipestatus[14] <= receive_pcs4.HIP_STATUS2
pipestatus[15] <= receive_pcs5.HIP_STATUS
pipestatus[16] <= receive_pcs5.HIP_STATUS1
pipestatus[17] <= receive_pcs5.HIP_STATUS2
pipestatus[18] <= receive_pcs6.HIP_STATUS
pipestatus[19] <= receive_pcs6.HIP_STATUS1
pipestatus[20] <= receive_pcs6.HIP_STATUS2
pipestatus[21] <= receive_pcs7.HIP_STATUS
pipestatus[22] <= receive_pcs7.HIP_STATUS1
pipestatus[23] <= receive_pcs7.HIP_STATUS2
pll_inclk => tx_pll0.CLK
pll_locked[0] <= tx_pll0.LOCKED
pll_powerdown[0] => cent_unit0.TX_PLL_RESET
powerdn[0] => receive_pcs0.HIP_POWER_DOWN
powerdn[0] => transmit_pcs0.HIP_POWERN_DN
powerdn[1] => receive_pcs0.HIP_POWER_DOWN1
powerdn[1] => transmit_pcs0.HIP_POWERN_DN1
powerdn[2] => receive_pcs1.HIP_POWER_DOWN
powerdn[2] => transmit_pcs1.HIP_POWERN_DN
powerdn[3] => receive_pcs1.HIP_POWER_DOWN1
powerdn[3] => transmit_pcs1.HIP_POWERN_DN1
powerdn[4] => receive_pcs2.HIP_POWER_DOWN
powerdn[4] => transmit_pcs2.HIP_POWERN_DN
powerdn[5] => receive_pcs2.HIP_POWER_DOWN1
powerdn[5] => transmit_pcs2.HIP_POWERN_DN1
powerdn[6] => receive_pcs3.HIP_POWER_DOWN
powerdn[6] => transmit_pcs3.HIP_POWERN_DN
powerdn[7] => receive_pcs3.HIP_POWER_DOWN1
powerdn[7] => transmit_pcs3.HIP_POWERN_DN1
powerdn[8] => receive_pcs4.HIP_POWER_DOWN
powerdn[8] => transmit_pcs4.HIP_POWERN_DN
powerdn[9] => receive_pcs4.HIP_POWER_DOWN1
powerdn[9] => transmit_pcs4.HIP_POWERN_DN1
powerdn[10] => receive_pcs5.HIP_POWER_DOWN
powerdn[10] => transmit_pcs5.HIP_POWERN_DN
powerdn[11] => receive_pcs5.HIP_POWER_DOWN1
powerdn[11] => transmit_pcs5.HIP_POWERN_DN1
powerdn[12] => receive_pcs6.HIP_POWER_DOWN
powerdn[12] => transmit_pcs6.HIP_POWERN_DN
powerdn[13] => receive_pcs6.HIP_POWER_DOWN1
powerdn[13] => transmit_pcs6.HIP_POWERN_DN1
powerdn[14] => receive_pcs7.HIP_POWER_DOWN
powerdn[14] => transmit_pcs7.HIP_POWERN_DN
powerdn[15] => receive_pcs7.HIP_POWER_DOWN1
powerdn[15] => transmit_pcs7.HIP_POWERN_DN1
rateswitch[0] => receive_pcs0.HIP_RATE_SWITCH
rateswitch[0] => receive_pcs1.HIP_RATE_SWITCH
rateswitch[0] => receive_pcs2.HIP_RATE_SWITCH
rateswitch[0] => receive_pcs3.HIP_RATE_SWITCH
rateswitch[0] => receive_pcs4.HIP_RATE_SWITCH
rateswitch[0] => receive_pcs5.HIP_RATE_SWITCH
rateswitch[0] => receive_pcs6.HIP_RATE_SWITCH
rateswitch[0] => receive_pcs7.HIP_RATE_SWITCH
rateswitchbaseclock[0] <= central_clk_div0.RATESWITCHBASECLOCK
rateswitchbaseclock[1] <= central_clk_div1.RATESWITCHBASECLOCK
reconfig_clk => cent_unit0.DPRIOCLK
reconfig_clk => cent_unit1.DPRIOCLK
reconfig_fromgxb[0] <= cent_unit0.DPRIOOUT
reconfig_fromgxb[1] <= receive_pma0.ANALOGTESTBUS2
reconfig_fromgxb[2] <= receive_pma0.ANALOGTESTBUS3
reconfig_fromgxb[3] <= receive_pma0.ANALOGTESTBUS4
reconfig_fromgxb[4] <= receive_pma0.ANALOGTESTBUS5
reconfig_fromgxb[5] <= receive_pma1.ANALOGTESTBUS2
reconfig_fromgxb[6] <= receive_pma1.ANALOGTESTBUS3
reconfig_fromgxb[7] <= receive_pma1.ANALOGTESTBUS4
reconfig_fromgxb[8] <= receive_pma1.ANALOGTESTBUS5
reconfig_fromgxb[9] <= receive_pma2.ANALOGTESTBUS2
reconfig_fromgxb[10] <= receive_pma2.ANALOGTESTBUS3
reconfig_fromgxb[11] <= receive_pma2.ANALOGTESTBUS4
reconfig_fromgxb[12] <= receive_pma2.ANALOGTESTBUS5
reconfig_fromgxb[13] <= receive_pma3.ANALOGTESTBUS2
reconfig_fromgxb[14] <= receive_pma3.ANALOGTESTBUS3
reconfig_fromgxb[15] <= receive_pma3.ANALOGTESTBUS4
reconfig_fromgxb[16] <= receive_pma3.ANALOGTESTBUS5
reconfig_fromgxb[17] <= cent_unit1.DPRIOOUT
reconfig_fromgxb[18] <= receive_pma4.ANALOGTESTBUS2
reconfig_fromgxb[19] <= receive_pma4.ANALOGTESTBUS3
reconfig_fromgxb[20] <= receive_pma4.ANALOGTESTBUS4
reconfig_fromgxb[21] <= receive_pma4.ANALOGTESTBUS5
reconfig_fromgxb[22] <= receive_pma5.ANALOGTESTBUS2
reconfig_fromgxb[23] <= receive_pma5.ANALOGTESTBUS3
reconfig_fromgxb[24] <= receive_pma5.ANALOGTESTBUS4
reconfig_fromgxb[25] <= receive_pma5.ANALOGTESTBUS5
reconfig_fromgxb[26] <= receive_pma6.ANALOGTESTBUS2
reconfig_fromgxb[27] <= receive_pma6.ANALOGTESTBUS3
reconfig_fromgxb[28] <= receive_pma6.ANALOGTESTBUS4
reconfig_fromgxb[29] <= receive_pma6.ANALOGTESTBUS5
reconfig_fromgxb[30] <= receive_pma7.ANALOGTESTBUS2
reconfig_fromgxb[31] <= receive_pma7.ANALOGTESTBUS3
reconfig_fromgxb[32] <= receive_pma7.ANALOGTESTBUS4
reconfig_fromgxb[33] <= receive_pma7.ANALOGTESTBUS5
reconfig_togxb[0] => cent_unit0.DPRIOIN
reconfig_togxb[0] => cent_unit1.DPRIOIN
reconfig_togxb[1] => cent_unit0.DPRIODISABLE
reconfig_togxb[1] => cent_unit1.DPRIODISABLE
reconfig_togxb[2] => cent_unit0.DPRIOLOAD
reconfig_togxb[2] => cent_unit1.DPRIOLOAD
reconfig_togxb[3] => reconfig_togxb_busy_reg[0].DATAIN
reconfig_togxb[3] => rx_analogreset_in[7].IN0
rx_analogreset[0] => rx_analogreset_in[7].IN1
rx_analogreset[0] => rx_freqlocked.IN0
rx_analogreset[0] => rx_freqlocked.IN0
rx_analogreset[0] => rx_freqlocked.IN0
rx_analogreset[0] => rx_freqlocked.IN0
rx_analogreset[0] => rx_freqlocked.IN0
rx_analogreset[0] => rx_freqlocked.IN0
rx_analogreset[0] => rx_freqlocked.IN0
rx_analogreset[0] => rx_freqlocked.IN0
rx_analogreset[0] => rx_pll_locked.IN0
rx_analogreset[0] => rx_pll_locked.IN0
rx_analogreset[0] => rx_pll_locked.IN0
rx_analogreset[0] => rx_pll_locked.IN0
rx_analogreset[0] => rx_pll_locked.IN0
rx_analogreset[0] => rx_pll_locked.IN0
rx_analogreset[0] => rx_pll_locked.IN0
rx_analogreset[0] => rx_pll_locked.IN0
rx_cruclk[0] => rx_cdr_pll0.CLK
rx_cruclk[1] => rx_cdr_pll1.CLK
rx_cruclk[2] => rx_cdr_pll2.CLK
rx_cruclk[3] => rx_cdr_pll3.CLK
rx_cruclk[4] => rx_cdr_pll4.CLK
rx_cruclk[5] => rx_cdr_pll5.CLK
rx_cruclk[6] => rx_cdr_pll6.CLK
rx_cruclk[7] => rx_cdr_pll7.CLK
rx_ctrldetect[0] <= receive_pcs0.HIP_DATA_OUT8
rx_ctrldetect[1] <= receive_pcs1.HIP_DATA_OUT8
rx_ctrldetect[2] <= receive_pcs2.HIP_DATA_OUT8
rx_ctrldetect[3] <= receive_pcs3.HIP_DATA_OUT8
rx_ctrldetect[4] <= receive_pcs4.HIP_DATA_OUT8
rx_ctrldetect[5] <= receive_pcs5.HIP_DATA_OUT8
rx_ctrldetect[6] <= receive_pcs6.HIP_DATA_OUT8
rx_ctrldetect[7] <= receive_pcs7.HIP_DATA_OUT8
rx_datain[0] => receive_pma0.DATAIN
rx_datain[1] => receive_pma1.DATAIN
rx_datain[2] => receive_pma2.DATAIN
rx_datain[3] => receive_pma3.DATAIN
rx_datain[4] => receive_pma4.DATAIN
rx_datain[5] => receive_pma5.DATAIN
rx_datain[6] => receive_pma6.DATAIN
rx_datain[7] => receive_pma7.DATAIN
rx_dataout[0] <= receive_pcs0.HIP_DATA_OUT
rx_dataout[1] <= receive_pcs0.HIP_DATA_OUT1
rx_dataout[2] <= receive_pcs0.HIP_DATA_OUT2
rx_dataout[3] <= receive_pcs0.HIP_DATA_OUT3
rx_dataout[4] <= receive_pcs0.HIP_DATA_OUT4
rx_dataout[5] <= receive_pcs0.HIP_DATA_OUT5
rx_dataout[6] <= receive_pcs0.HIP_DATA_OUT6
rx_dataout[7] <= receive_pcs0.HIP_DATA_OUT7
rx_dataout[8] <= receive_pcs1.HIP_DATA_OUT
rx_dataout[9] <= receive_pcs1.HIP_DATA_OUT1
rx_dataout[10] <= receive_pcs1.HIP_DATA_OUT2
rx_dataout[11] <= receive_pcs1.HIP_DATA_OUT3
rx_dataout[12] <= receive_pcs1.HIP_DATA_OUT4
rx_dataout[13] <= receive_pcs1.HIP_DATA_OUT5
rx_dataout[14] <= receive_pcs1.HIP_DATA_OUT6
rx_dataout[15] <= receive_pcs1.HIP_DATA_OUT7
rx_dataout[16] <= receive_pcs2.HIP_DATA_OUT
rx_dataout[17] <= receive_pcs2.HIP_DATA_OUT1
rx_dataout[18] <= receive_pcs2.HIP_DATA_OUT2
rx_dataout[19] <= receive_pcs2.HIP_DATA_OUT3
rx_dataout[20] <= receive_pcs2.HIP_DATA_OUT4
rx_dataout[21] <= receive_pcs2.HIP_DATA_OUT5
rx_dataout[22] <= receive_pcs2.HIP_DATA_OUT6
rx_dataout[23] <= receive_pcs2.HIP_DATA_OUT7
rx_dataout[24] <= receive_pcs3.HIP_DATA_OUT
rx_dataout[25] <= receive_pcs3.HIP_DATA_OUT1
rx_dataout[26] <= receive_pcs3.HIP_DATA_OUT2
rx_dataout[27] <= receive_pcs3.HIP_DATA_OUT3
rx_dataout[28] <= receive_pcs3.HIP_DATA_OUT4
rx_dataout[29] <= receive_pcs3.HIP_DATA_OUT5
rx_dataout[30] <= receive_pcs3.HIP_DATA_OUT6
rx_dataout[31] <= receive_pcs3.HIP_DATA_OUT7
rx_dataout[32] <= receive_pcs4.HIP_DATA_OUT
rx_dataout[33] <= receive_pcs4.HIP_DATA_OUT1
rx_dataout[34] <= receive_pcs4.HIP_DATA_OUT2
rx_dataout[35] <= receive_pcs4.HIP_DATA_OUT3
rx_dataout[36] <= receive_pcs4.HIP_DATA_OUT4
rx_dataout[37] <= receive_pcs4.HIP_DATA_OUT5
rx_dataout[38] <= receive_pcs4.HIP_DATA_OUT6
rx_dataout[39] <= receive_pcs4.HIP_DATA_OUT7
rx_dataout[40] <= receive_pcs5.HIP_DATA_OUT
rx_dataout[41] <= receive_pcs5.HIP_DATA_OUT1
rx_dataout[42] <= receive_pcs5.HIP_DATA_OUT2
rx_dataout[43] <= receive_pcs5.HIP_DATA_OUT3
rx_dataout[44] <= receive_pcs5.HIP_DATA_OUT4
rx_dataout[45] <= receive_pcs5.HIP_DATA_OUT5
rx_dataout[46] <= receive_pcs5.HIP_DATA_OUT6
rx_dataout[47] <= receive_pcs5.HIP_DATA_OUT7
rx_dataout[48] <= receive_pcs6.HIP_DATA_OUT
rx_dataout[49] <= receive_pcs6.HIP_DATA_OUT1
rx_dataout[50] <= receive_pcs6.HIP_DATA_OUT2
rx_dataout[51] <= receive_pcs6.HIP_DATA_OUT3
rx_dataout[52] <= receive_pcs6.HIP_DATA_OUT4
rx_dataout[53] <= receive_pcs6.HIP_DATA_OUT5
rx_dataout[54] <= receive_pcs6.HIP_DATA_OUT6
rx_dataout[55] <= receive_pcs6.HIP_DATA_OUT7
rx_dataout[56] <= receive_pcs7.HIP_DATA_OUT
rx_dataout[57] <= receive_pcs7.HIP_DATA_OUT1
rx_dataout[58] <= receive_pcs7.HIP_DATA_OUT2
rx_dataout[59] <= receive_pcs7.HIP_DATA_OUT3
rx_dataout[60] <= receive_pcs7.HIP_DATA_OUT4
rx_dataout[61] <= receive_pcs7.HIP_DATA_OUT5
rx_dataout[62] <= receive_pcs7.HIP_DATA_OUT6
rx_dataout[63] <= receive_pcs7.HIP_DATA_OUT7
rx_digitalreset[0] => rx_digitalreset_reg0c[0].DATAIN
rx_elecidleinfersel[0] => transmit_pcs0.HIP_ELEC_IDLE_INFER_SEL
rx_elecidleinfersel[1] => transmit_pcs0.HIP_ELEC_IDLE_INFER_SEL1
rx_elecidleinfersel[2] => transmit_pcs0.HIP_ELEC_IDLE_INFER_SEL2
rx_elecidleinfersel[3] => transmit_pcs1.HIP_ELEC_IDLE_INFER_SEL
rx_elecidleinfersel[4] => transmit_pcs1.HIP_ELEC_IDLE_INFER_SEL1
rx_elecidleinfersel[5] => transmit_pcs1.HIP_ELEC_IDLE_INFER_SEL2
rx_elecidleinfersel[6] => transmit_pcs2.HIP_ELEC_IDLE_INFER_SEL
rx_elecidleinfersel[7] => transmit_pcs2.HIP_ELEC_IDLE_INFER_SEL1
rx_elecidleinfersel[8] => transmit_pcs2.HIP_ELEC_IDLE_INFER_SEL2
rx_elecidleinfersel[9] => transmit_pcs3.HIP_ELEC_IDLE_INFER_SEL
rx_elecidleinfersel[10] => transmit_pcs3.HIP_ELEC_IDLE_INFER_SEL1
rx_elecidleinfersel[11] => transmit_pcs3.HIP_ELEC_IDLE_INFER_SEL2
rx_elecidleinfersel[12] => transmit_pcs4.HIP_ELEC_IDLE_INFER_SEL
rx_elecidleinfersel[13] => transmit_pcs4.HIP_ELEC_IDLE_INFER_SEL1
rx_elecidleinfersel[14] => transmit_pcs4.HIP_ELEC_IDLE_INFER_SEL2
rx_elecidleinfersel[15] => transmit_pcs5.HIP_ELEC_IDLE_INFER_SEL
rx_elecidleinfersel[16] => transmit_pcs5.HIP_ELEC_IDLE_INFER_SEL1
rx_elecidleinfersel[17] => transmit_pcs5.HIP_ELEC_IDLE_INFER_SEL2
rx_elecidleinfersel[18] => transmit_pcs6.HIP_ELEC_IDLE_INFER_SEL
rx_elecidleinfersel[19] => transmit_pcs6.HIP_ELEC_IDLE_INFER_SEL1
rx_elecidleinfersel[20] => transmit_pcs6.HIP_ELEC_IDLE_INFER_SEL2
rx_elecidleinfersel[21] => transmit_pcs7.HIP_ELEC_IDLE_INFER_SEL
rx_elecidleinfersel[22] => transmit_pcs7.HIP_ELEC_IDLE_INFER_SEL1
rx_elecidleinfersel[23] => transmit_pcs7.HIP_ELEC_IDLE_INFER_SEL2
rx_freqlocked[0] <= rx_freqlocked.DB_MAX_OUTPUT_PORT_TYPE
rx_freqlocked[1] <= rx_freqlocked.DB_MAX_OUTPUT_PORT_TYPE
rx_freqlocked[2] <= rx_freqlocked.DB_MAX_OUTPUT_PORT_TYPE
rx_freqlocked[3] <= rx_freqlocked.DB_MAX_OUTPUT_PORT_TYPE
rx_freqlocked[4] <= rx_freqlocked.DB_MAX_OUTPUT_PORT_TYPE
rx_freqlocked[5] <= rx_freqlocked.DB_MAX_OUTPUT_PORT_TYPE
rx_freqlocked[6] <= rx_freqlocked.DB_MAX_OUTPUT_PORT_TYPE
rx_freqlocked[7] <= rx_freqlocked.DB_MAX_OUTPUT_PORT_TYPE
rx_patterndetect[0] <= <GND>
rx_patterndetect[1] <= <GND>
rx_patterndetect[2] <= <GND>
rx_patterndetect[3] <= <GND>
rx_patterndetect[4] <= <GND>
rx_patterndetect[5] <= <GND>
rx_patterndetect[6] <= <GND>
rx_patterndetect[7] <= <GND>
rx_pll_locked[0] <= rx_pll_locked.DB_MAX_OUTPUT_PORT_TYPE
rx_pll_locked[1] <= rx_pll_locked.DB_MAX_OUTPUT_PORT_TYPE
rx_pll_locked[2] <= rx_pll_locked.DB_MAX_OUTPUT_PORT_TYPE
rx_pll_locked[3] <= rx_pll_locked.DB_MAX_OUTPUT_PORT_TYPE
rx_pll_locked[4] <= rx_pll_locked.DB_MAX_OUTPUT_PORT_TYPE
rx_pll_locked[5] <= rx_pll_locked.DB_MAX_OUTPUT_PORT_TYPE
rx_pll_locked[6] <= rx_pll_locked.DB_MAX_OUTPUT_PORT_TYPE
rx_pll_locked[7] <= rx_pll_locked.DB_MAX_OUTPUT_PORT_TYPE
rx_signaldetect[0] <= receive_pcs0.SIGNALDETECT
rx_signaldetect[1] <= receive_pcs1.SIGNALDETECT
rx_signaldetect[2] <= receive_pcs2.SIGNALDETECT
rx_signaldetect[3] <= receive_pcs3.SIGNALDETECT
rx_signaldetect[4] <= receive_pcs4.SIGNALDETECT
rx_signaldetect[5] <= receive_pcs5.SIGNALDETECT
rx_signaldetect[6] <= receive_pcs6.SIGNALDETECT
rx_signaldetect[7] <= receive_pcs7.SIGNALDETECT
rx_syncstatus[0] <= <GND>
rx_syncstatus[1] <= <GND>
rx_syncstatus[2] <= <GND>
rx_syncstatus[3] <= <GND>
rx_syncstatus[4] <= <GND>
rx_syncstatus[5] <= <GND>
rx_syncstatus[6] <= <GND>
rx_syncstatus[7] <= <GND>
tx_ctrlenable[0] => transmit_pcs0.HIP_DATA_IN8
tx_ctrlenable[1] => transmit_pcs1.HIP_DATA_IN8
tx_ctrlenable[2] => transmit_pcs2.HIP_DATA_IN8
tx_ctrlenable[3] => transmit_pcs3.HIP_DATA_IN8
tx_ctrlenable[4] => transmit_pcs4.HIP_DATA_IN8
tx_ctrlenable[5] => transmit_pcs5.HIP_DATA_IN8
tx_ctrlenable[6] => transmit_pcs6.HIP_DATA_IN8
tx_ctrlenable[7] => transmit_pcs7.HIP_DATA_IN8
tx_datain[0] => transmit_pcs0.HIP_DATA_IN
tx_datain[1] => transmit_pcs0.HIP_DATA_IN1
tx_datain[2] => transmit_pcs0.HIP_DATA_IN2
tx_datain[3] => transmit_pcs0.HIP_DATA_IN3
tx_datain[4] => transmit_pcs0.HIP_DATA_IN4
tx_datain[5] => transmit_pcs0.HIP_DATA_IN5
tx_datain[6] => transmit_pcs0.HIP_DATA_IN6
tx_datain[7] => transmit_pcs0.HIP_DATA_IN7
tx_datain[8] => transmit_pcs1.HIP_DATA_IN
tx_datain[9] => transmit_pcs1.HIP_DATA_IN1
tx_datain[10] => transmit_pcs1.HIP_DATA_IN2
tx_datain[11] => transmit_pcs1.HIP_DATA_IN3
tx_datain[12] => transmit_pcs1.HIP_DATA_IN4
tx_datain[13] => transmit_pcs1.HIP_DATA_IN5
tx_datain[14] => transmit_pcs1.HIP_DATA_IN6
tx_datain[15] => transmit_pcs1.HIP_DATA_IN7
tx_datain[16] => transmit_pcs2.HIP_DATA_IN
tx_datain[17] => transmit_pcs2.HIP_DATA_IN1
tx_datain[18] => transmit_pcs2.HIP_DATA_IN2
tx_datain[19] => transmit_pcs2.HIP_DATA_IN3
tx_datain[20] => transmit_pcs2.HIP_DATA_IN4
tx_datain[21] => transmit_pcs2.HIP_DATA_IN5
tx_datain[22] => transmit_pcs2.HIP_DATA_IN6
tx_datain[23] => transmit_pcs2.HIP_DATA_IN7
tx_datain[24] => transmit_pcs3.HIP_DATA_IN
tx_datain[25] => transmit_pcs3.HIP_DATA_IN1
tx_datain[26] => transmit_pcs3.HIP_DATA_IN2
tx_datain[27] => transmit_pcs3.HIP_DATA_IN3
tx_datain[28] => transmit_pcs3.HIP_DATA_IN4
tx_datain[29] => transmit_pcs3.HIP_DATA_IN5
tx_datain[30] => transmit_pcs3.HIP_DATA_IN6
tx_datain[31] => transmit_pcs3.HIP_DATA_IN7
tx_datain[32] => transmit_pcs4.HIP_DATA_IN
tx_datain[33] => transmit_pcs4.HIP_DATA_IN1
tx_datain[34] => transmit_pcs4.HIP_DATA_IN2
tx_datain[35] => transmit_pcs4.HIP_DATA_IN3
tx_datain[36] => transmit_pcs4.HIP_DATA_IN4
tx_datain[37] => transmit_pcs4.HIP_DATA_IN5
tx_datain[38] => transmit_pcs4.HIP_DATA_IN6
tx_datain[39] => transmit_pcs4.HIP_DATA_IN7
tx_datain[40] => transmit_pcs5.HIP_DATA_IN
tx_datain[41] => transmit_pcs5.HIP_DATA_IN1
tx_datain[42] => transmit_pcs5.HIP_DATA_IN2
tx_datain[43] => transmit_pcs5.HIP_DATA_IN3
tx_datain[44] => transmit_pcs5.HIP_DATA_IN4
tx_datain[45] => transmit_pcs5.HIP_DATA_IN5
tx_datain[46] => transmit_pcs5.HIP_DATA_IN6
tx_datain[47] => transmit_pcs5.HIP_DATA_IN7
tx_datain[48] => transmit_pcs6.HIP_DATA_IN
tx_datain[49] => transmit_pcs6.HIP_DATA_IN1
tx_datain[50] => transmit_pcs6.HIP_DATA_IN2
tx_datain[51] => transmit_pcs6.HIP_DATA_IN3
tx_datain[52] => transmit_pcs6.HIP_DATA_IN4
tx_datain[53] => transmit_pcs6.HIP_DATA_IN5
tx_datain[54] => transmit_pcs6.HIP_DATA_IN6
tx_datain[55] => transmit_pcs6.HIP_DATA_IN7
tx_datain[56] => transmit_pcs7.HIP_DATA_IN
tx_datain[57] => transmit_pcs7.HIP_DATA_IN1
tx_datain[58] => transmit_pcs7.HIP_DATA_IN2
tx_datain[59] => transmit_pcs7.HIP_DATA_IN3
tx_datain[60] => transmit_pcs7.HIP_DATA_IN4
tx_datain[61] => transmit_pcs7.HIP_DATA_IN5
tx_datain[62] => transmit_pcs7.HIP_DATA_IN6
tx_datain[63] => transmit_pcs7.HIP_DATA_IN7
tx_dataout[0] <= transmit_pma0.DATAOUT
tx_dataout[1] <= transmit_pma1.DATAOUT
tx_dataout[2] <= transmit_pma2.DATAOUT
tx_dataout[3] <= transmit_pma3.DATAOUT
tx_dataout[4] <= transmit_pma4.DATAOUT
tx_dataout[5] <= transmit_pma5.DATAOUT
tx_dataout[6] <= transmit_pma6.DATAOUT
tx_dataout[7] <= transmit_pma7.DATAOUT
tx_detectrxloop[0] => transmit_pcs0.HIP_DETECT_RX_LOOP
tx_detectrxloop[1] => transmit_pcs1.HIP_DETECT_RX_LOOP
tx_detectrxloop[2] => transmit_pcs2.HIP_DETECT_RX_LOOP
tx_detectrxloop[3] => transmit_pcs3.HIP_DETECT_RX_LOOP
tx_detectrxloop[4] => transmit_pcs4.HIP_DETECT_RX_LOOP
tx_detectrxloop[5] => transmit_pcs5.HIP_DETECT_RX_LOOP
tx_detectrxloop[6] => transmit_pcs6.HIP_DETECT_RX_LOOP
tx_detectrxloop[7] => transmit_pcs7.HIP_DETECT_RX_LOOP
tx_digitalreset[0] => tx_digitalreset_reg0c[0].DATAIN
tx_forcedispcompliance[0] => transmit_pcs0.HIP_DATA_IN9
tx_forcedispcompliance[1] => transmit_pcs1.HIP_DATA_IN9
tx_forcedispcompliance[2] => transmit_pcs2.HIP_DATA_IN9
tx_forcedispcompliance[3] => transmit_pcs3.HIP_DATA_IN9
tx_forcedispcompliance[4] => transmit_pcs4.HIP_DATA_IN9
tx_forcedispcompliance[5] => transmit_pcs5.HIP_DATA_IN9
tx_forcedispcompliance[6] => transmit_pcs6.HIP_DATA_IN9
tx_forcedispcompliance[7] => transmit_pcs7.HIP_DATA_IN9
tx_forceelecidle[0] => transmit_pcs0.HIP_FORCE_ELEC_IDLE
tx_forceelecidle[1] => transmit_pcs1.HIP_FORCE_ELEC_IDLE
tx_forceelecidle[2] => transmit_pcs2.HIP_FORCE_ELEC_IDLE
tx_forceelecidle[3] => transmit_pcs3.HIP_FORCE_ELEC_IDLE
tx_forceelecidle[4] => transmit_pcs4.HIP_FORCE_ELEC_IDLE
tx_forceelecidle[5] => transmit_pcs5.HIP_FORCE_ELEC_IDLE
tx_forceelecidle[6] => transmit_pcs6.HIP_FORCE_ELEC_IDLE
tx_forceelecidle[7] => transmit_pcs7.HIP_FORCE_ELEC_IDLE
tx_pipedeemph[0] => transmit_pcs0.HIP_TXDEEMP
tx_pipedeemph[1] => transmit_pcs1.HIP_TXDEEMP
tx_pipedeemph[2] => transmit_pcs2.HIP_TXDEEMP
tx_pipedeemph[3] => transmit_pcs3.HIP_TXDEEMP
tx_pipedeemph[4] => transmit_pcs4.HIP_TXDEEMP
tx_pipedeemph[5] => transmit_pcs5.HIP_TXDEEMP
tx_pipedeemph[6] => transmit_pcs6.HIP_TXDEEMP
tx_pipedeemph[7] => transmit_pcs7.HIP_TXDEEMP
tx_pipemargin[0] => transmit_pcs0.HIP_TXMARGIN
tx_pipemargin[1] => transmit_pcs0.HIP_TXMARGIN1
tx_pipemargin[2] => transmit_pcs0.HIP_TXMARGIN2
tx_pipemargin[3] => transmit_pcs1.HIP_TXMARGIN
tx_pipemargin[4] => transmit_pcs1.HIP_TXMARGIN1
tx_pipemargin[5] => transmit_pcs1.HIP_TXMARGIN2
tx_pipemargin[6] => transmit_pcs2.HIP_TXMARGIN
tx_pipemargin[7] => transmit_pcs2.HIP_TXMARGIN1
tx_pipemargin[8] => transmit_pcs2.HIP_TXMARGIN2
tx_pipemargin[9] => transmit_pcs3.HIP_TXMARGIN
tx_pipemargin[10] => transmit_pcs3.HIP_TXMARGIN1
tx_pipemargin[11] => transmit_pcs3.HIP_TXMARGIN2
tx_pipemargin[12] => transmit_pcs4.HIP_TXMARGIN
tx_pipemargin[13] => transmit_pcs4.HIP_TXMARGIN1
tx_pipemargin[14] => transmit_pcs4.HIP_TXMARGIN2
tx_pipemargin[15] => transmit_pcs5.HIP_TXMARGIN
tx_pipemargin[16] => transmit_pcs5.HIP_TXMARGIN1
tx_pipemargin[17] => transmit_pcs5.HIP_TXMARGIN2
tx_pipemargin[18] => transmit_pcs6.HIP_TXMARGIN
tx_pipemargin[19] => transmit_pcs6.HIP_TXMARGIN1
tx_pipemargin[20] => transmit_pcs6.HIP_TXMARGIN2
tx_pipemargin[21] => transmit_pcs7.HIP_TXMARGIN
tx_pipemargin[22] => transmit_pcs7.HIP_TXMARGIN1
tx_pipemargin[23] => transmit_pcs7.HIP_TXMARGIN2


|DE4Gen1x8If64|PCIeGen1x8If64:pcie_inst|altpcie_rs_serdes:rs_serdes
pld_clk => sd_state[0].CLK
pld_clk => sd_state[1].CLK
pld_clk => rx_sd_idl_cnt[0].CLK
pld_clk => rx_sd_idl_cnt[1].CLK
pld_clk => rx_sd_idl_cnt[2].CLK
pld_clk => rx_sd_idl_cnt[3].CLK
pld_clk => rx_sd_idl_cnt[4].CLK
pld_clk => rx_sd_idl_cnt[5].CLK
pld_clk => rx_sd_idl_cnt[6].CLK
pld_clk => rx_sd_idl_cnt[7].CLK
pld_clk => rx_sd_idl_cnt[8].CLK
pld_clk => rx_sd_idl_cnt[9].CLK
pld_clk => rx_sd_idl_cnt[10].CLK
pld_clk => rx_sd_idl_cnt[11].CLK
pld_clk => rx_sd_idl_cnt[12].CLK
pld_clk => rx_sd_idl_cnt[13].CLK
pld_clk => rx_sd_idl_cnt[14].CLK
pld_clk => rx_sd_idl_cnt[15].CLK
pld_clk => rx_sd_idl_cnt[16].CLK
pld_clk => rx_sd_idl_cnt[17].CLK
pld_clk => rx_sd_idl_cnt[18].CLK
pld_clk => rx_sd_idl_cnt[19].CLK
pld_clk => rx_sd_strb1[0].CLK
pld_clk => rx_sd_strb1[1].CLK
pld_clk => rx_sd_strb1[2].CLK
pld_clk => rx_sd_strb1[3].CLK
pld_clk => rx_sd_strb1[4].CLK
pld_clk => rx_sd_strb1[5].CLK
pld_clk => rx_sd_strb1[6].CLK
pld_clk => rx_sd_strb1[7].CLK
pld_clk => rx_sd_strb0[0].CLK
pld_clk => rx_sd_strb0[1].CLK
pld_clk => rx_sd_strb0[2].CLK
pld_clk => rx_sd_strb0[3].CLK
pld_clk => rx_sd_strb0[4].CLK
pld_clk => rx_sd_strb0[5].CLK
pld_clk => rx_sd_strb0[6].CLK
pld_clk => rx_sd_strb0[7].CLK
pld_clk => ltssm_detect.CLK
pld_clk => pll_locked_stable.CLK
pld_clk => pll_locked_cnt[0].CLK
pld_clk => pll_locked_cnt[1].CLK
pld_clk => pll_locked_cnt[2].CLK
pld_clk => pll_locked_cnt[3].CLK
pld_clk => pll_locked_cnt[4].CLK
pld_clk => pll_locked_cnt[5].CLK
pld_clk => pll_locked_cnt[6].CLK
pld_clk => busy_altgxb_reconfig_r[0].CLK
pld_clk => busy_altgxb_reconfig_r[1].CLK
pld_clk => rx_pll_locked_sync_r[0].CLK
pld_clk => rx_pll_locked_sync_r[1].CLK
pld_clk => rx_pll_locked_sync_r[2].CLK
pld_clk => rx_pll_locked_sync_r[3].CLK
pld_clk => rx_pll_locked_sync_r[4].CLK
pld_clk => rx_pll_locked_sync_r[5].CLK
pld_clk => rx_pll_locked_sync_r[6].CLK
pld_clk => rx_pll_locked_sync_r[7].CLK
pld_clk => rx_pll_freq_locked_sync_r.CLK
pld_clk => rx_pll_freq_locked_cnt[0].CLK
pld_clk => rx_pll_freq_locked_cnt[1].CLK
pld_clk => rx_pll_freq_locked_cnt[2].CLK
pld_clk => ld_ws_tmr_short.CLK
pld_clk => ld_ws_tmr.CLK
pld_clk => ws_tmr_eq_0.CLK
pld_clk => waitstate_timer[0].CLK
pld_clk => waitstate_timer[1].CLK
pld_clk => waitstate_timer[2].CLK
pld_clk => waitstate_timer[3].CLK
pld_clk => waitstate_timer[4].CLK
pld_clk => waitstate_timer[5].CLK
pld_clk => waitstate_timer[6].CLK
pld_clk => waitstate_timer[7].CLK
pld_clk => waitstate_timer[8].CLK
pld_clk => waitstate_timer[9].CLK
pld_clk => waitstate_timer[10].CLK
pld_clk => waitstate_timer[11].CLK
pld_clk => waitstate_timer[12].CLK
pld_clk => waitstate_timer[13].CLK
pld_clk => waitstate_timer[14].CLK
pld_clk => waitstate_timer[15].CLK
pld_clk => waitstate_timer[16].CLK
pld_clk => waitstate_timer[17].CLK
pld_clk => waitstate_timer[18].CLK
pld_clk => waitstate_timer[19].CLK
pld_clk => rxdigitalreset_r.CLK
pld_clk => rxanalogreset_r.CLK
pld_clk => txdigitalreset_r.CLK
pld_clk => rx_signaldetect_rrr[7].CLK
pld_clk => rx_signaldetect_rr[7].CLK
pld_clk => rx_signaldetect_r[7].CLK
pld_clk => rx_pll_locked_rrr[7].CLK
pld_clk => rx_pll_locked_rr[7].CLK
pld_clk => rx_pll_locked_r[7].CLK
pld_clk => rx_signaldetect_rrr[6].CLK
pld_clk => rx_signaldetect_rr[6].CLK
pld_clk => rx_signaldetect_r[6].CLK
pld_clk => rx_pll_locked_rrr[6].CLK
pld_clk => rx_pll_locked_rr[6].CLK
pld_clk => rx_pll_locked_r[6].CLK
pld_clk => rx_signaldetect_rrr[5].CLK
pld_clk => rx_signaldetect_rr[5].CLK
pld_clk => rx_signaldetect_r[5].CLK
pld_clk => rx_pll_locked_rrr[5].CLK
pld_clk => rx_pll_locked_rr[5].CLK
pld_clk => rx_pll_locked_r[5].CLK
pld_clk => rx_signaldetect_rrr[4].CLK
pld_clk => rx_signaldetect_rr[4].CLK
pld_clk => rx_signaldetect_r[4].CLK
pld_clk => rx_pll_locked_rrr[4].CLK
pld_clk => rx_pll_locked_rr[4].CLK
pld_clk => rx_pll_locked_r[4].CLK
pld_clk => rx_signaldetect_rrr[3].CLK
pld_clk => rx_signaldetect_rr[3].CLK
pld_clk => rx_signaldetect_r[3].CLK
pld_clk => rx_pll_locked_rrr[3].CLK
pld_clk => rx_pll_locked_rr[3].CLK
pld_clk => rx_pll_locked_r[3].CLK
pld_clk => rx_signaldetect_rrr[2].CLK
pld_clk => rx_signaldetect_rr[2].CLK
pld_clk => rx_signaldetect_r[2].CLK
pld_clk => rx_pll_locked_rrr[2].CLK
pld_clk => rx_pll_locked_rr[2].CLK
pld_clk => rx_pll_locked_r[2].CLK
pld_clk => rx_signaldetect_rrr[1].CLK
pld_clk => rx_signaldetect_rr[1].CLK
pld_clk => rx_signaldetect_r[1].CLK
pld_clk => rx_pll_locked_rrr[1].CLK
pld_clk => rx_pll_locked_rr[1].CLK
pld_clk => rx_pll_locked_r[1].CLK
pld_clk => rx_signaldetect_rrr[0].CLK
pld_clk => rx_signaldetect_rr[0].CLK
pld_clk => rx_signaldetect_r[0].CLK
pld_clk => rx_pll_locked_rrr[0].CLK
pld_clk => rx_pll_locked_rr[0].CLK
pld_clk => rx_pll_locked_r[0].CLK
pld_clk => ltssm_r[0].CLK
pld_clk => ltssm_r[1].CLK
pld_clk => ltssm_r[2].CLK
pld_clk => ltssm_r[3].CLK
pld_clk => ltssm_r[4].CLK
pld_clk => rx_pll_freq_locked_r[0].CLK
pld_clk => rx_pll_freq_locked_r[1].CLK
pld_clk => rx_pll_freq_locked_r[2].CLK
pld_clk => pll_locked_r[0].CLK
pld_clk => pll_locked_r[1].CLK
pld_clk => pll_locked_r[2].CLK
pld_clk => arst_r[0].CLK
pld_clk => arst_r[1].CLK
pld_clk => arst_r[2].CLK
pld_clk => serdes_rst_state~1.DATAIN
test_in[0] => waitstate_timer.OUTPUTSELECT
test_in[0] => waitstate_timer.OUTPUTSELECT
test_in[0] => always12.IN1
test_in[0] => waitstate_timer.DATAB
test_in[0] => waitstate_timer.DATAB
test_in[0] => waitstate_timer.DATAB
test_in[0] => waitstate_timer.DATAB
test_in[1] => ~NO_FANOUT~
test_in[2] => ~NO_FANOUT~
test_in[3] => ~NO_FANOUT~
test_in[4] => ~NO_FANOUT~
test_in[5] => ~NO_FANOUT~
test_in[6] => ~NO_FANOUT~
test_in[7] => ~NO_FANOUT~
test_in[8] => ~NO_FANOUT~
test_in[9] => ~NO_FANOUT~
test_in[10] => ~NO_FANOUT~
test_in[11] => ~NO_FANOUT~
test_in[12] => ~NO_FANOUT~
test_in[13] => ~NO_FANOUT~
test_in[14] => ~NO_FANOUT~
test_in[15] => ~NO_FANOUT~
test_in[16] => ~NO_FANOUT~
test_in[17] => ~NO_FANOUT~
test_in[18] => ~NO_FANOUT~
test_in[19] => ~NO_FANOUT~
test_in[20] => ~NO_FANOUT~
test_in[21] => ~NO_FANOUT~
test_in[22] => ~NO_FANOUT~
test_in[23] => ~NO_FANOUT~
test_in[24] => ~NO_FANOUT~
test_in[25] => ~NO_FANOUT~
test_in[26] => ~NO_FANOUT~
test_in[27] => ~NO_FANOUT~
test_in[28] => ~NO_FANOUT~
test_in[29] => ~NO_FANOUT~
test_in[30] => ~NO_FANOUT~
test_in[31] => ~NO_FANOUT~
test_in[32] => rst_rxpcs_sd.IN0
test_in[33] => ~NO_FANOUT~
test_in[34] => ~NO_FANOUT~
test_in[35] => ~NO_FANOUT~
test_in[36] => ~NO_FANOUT~
test_in[37] => ~NO_FANOUT~
test_in[38] => ~NO_FANOUT~
test_in[39] => ~NO_FANOUT~
ltssm[0] => ltssm_r[0].DATAIN
ltssm[1] => ltssm_r[1].DATAIN
ltssm[2] => ltssm_r[2].DATAIN
ltssm[3] => ltssm_r[3].DATAIN
ltssm[4] => ltssm_r[4].DATAIN
npor => arst_r[0].PRESET
npor => arst_r[1].PRESET
npor => arst_r[2].PRESET
pll_locked => pll_locked_r[0].DATAIN
busy_altgxb_reconfig => busy_altgxb_reconfig_r[0].DATAIN
rx_pll_locked[0] => rx_pll_locked_r[0].DATAIN
rx_pll_locked[1] => rx_pll_locked_r[1].DATAIN
rx_pll_locked[2] => rx_pll_locked_r[2].DATAIN
rx_pll_locked[3] => rx_pll_locked_r[3].DATAIN
rx_pll_locked[4] => rx_pll_locked_r[4].DATAIN
rx_pll_locked[5] => rx_pll_locked_r[5].DATAIN
rx_pll_locked[6] => rx_pll_locked_r[6].DATAIN
rx_pll_locked[7] => rx_pll_locked_r[7].DATAIN
rx_freqlocked[0] => rx_pll_freq_locked.IN1
rx_freqlocked[1] => rx_pll_freq_locked.IN1
rx_freqlocked[2] => rx_pll_freq_locked.IN1
rx_freqlocked[3] => rx_pll_freq_locked.IN1
rx_freqlocked[4] => rx_pll_freq_locked.IN1
rx_freqlocked[5] => rx_pll_freq_locked.IN1
rx_freqlocked[6] => rx_pll_freq_locked.IN1
rx_freqlocked[7] => rx_pll_freq_locked.IN1
rx_signaldetect[0] => rx_signaldetect_r[0].DATAIN
rx_signaldetect[1] => rx_signaldetect_r[1].DATAIN
rx_signaldetect[2] => rx_signaldetect_r[2].DATAIN
rx_signaldetect[3] => rx_signaldetect_r[3].DATAIN
rx_signaldetect[4] => rx_signaldetect_r[4].DATAIN
rx_signaldetect[5] => rx_signaldetect_r[5].DATAIN
rx_signaldetect[6] => rx_signaldetect_r[6].DATAIN
rx_signaldetect[7] => rx_signaldetect_r[7].DATAIN
use_c4gx_serdes => rxanalogreset.OUTPUTSELECT
use_c4gx_serdes => rst_rxpcs_sd.IN1
fifo_err => serdes_rst_state.DATAB
fifo_err => serdes_rst_state.DATAB
rc_inclk_eq_125mhz => waitstate_timer.DATAA
rc_inclk_eq_125mhz => waitstate_timer.DATAA
detect_mask_rxdrst => rxdigitalreset.OUTPUTSELECT
txdigitalreset <= txdigitalreset_r.DB_MAX_OUTPUT_PORT_TYPE
rxanalogreset <= rxanalogreset.DB_MAX_OUTPUT_PORT_TYPE
rxdigitalreset <= rxdigitalreset.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_core:wrapper
AvlClk_i => AvlClk_i.IN1
CraAddress_i[0] => CraAddress_i[0].IN1
CraAddress_i[1] => CraAddress_i[1].IN1
CraAddress_i[2] => CraAddress_i[2].IN1
CraAddress_i[3] => CraAddress_i[3].IN1
CraAddress_i[4] => CraAddress_i[4].IN1
CraAddress_i[5] => CraAddress_i[5].IN1
CraAddress_i[6] => CraAddress_i[6].IN1
CraAddress_i[7] => CraAddress_i[7].IN1
CraAddress_i[8] => CraAddress_i[8].IN1
CraAddress_i[9] => CraAddress_i[9].IN1
CraAddress_i[10] => CraAddress_i[10].IN1
CraAddress_i[11] => CraAddress_i[11].IN1
CraByteEnable_i[0] => CraByteEnable_i[0].IN1
CraByteEnable_i[1] => CraByteEnable_i[1].IN1
CraByteEnable_i[2] => CraByteEnable_i[2].IN1
CraByteEnable_i[3] => CraByteEnable_i[3].IN1
CraChipSelect_i => CraChipSelect_i.IN1
CraRead => CraRead.IN1
CraWrite => CraWrite.IN1
CraWriteData_i[0] => CraWriteData_i[0].IN1
CraWriteData_i[1] => CraWriteData_i[1].IN1
CraWriteData_i[2] => CraWriteData_i[2].IN1
CraWriteData_i[3] => CraWriteData_i[3].IN1
CraWriteData_i[4] => CraWriteData_i[4].IN1
CraWriteData_i[5] => CraWriteData_i[5].IN1
CraWriteData_i[6] => CraWriteData_i[6].IN1
CraWriteData_i[7] => CraWriteData_i[7].IN1
CraWriteData_i[8] => CraWriteData_i[8].IN1
CraWriteData_i[9] => CraWriteData_i[9].IN1
CraWriteData_i[10] => CraWriteData_i[10].IN1
CraWriteData_i[11] => CraWriteData_i[11].IN1
CraWriteData_i[12] => CraWriteData_i[12].IN1
CraWriteData_i[13] => CraWriteData_i[13].IN1
CraWriteData_i[14] => CraWriteData_i[14].IN1
CraWriteData_i[15] => CraWriteData_i[15].IN1
CraWriteData_i[16] => CraWriteData_i[16].IN1
CraWriteData_i[17] => CraWriteData_i[17].IN1
CraWriteData_i[18] => CraWriteData_i[18].IN1
CraWriteData_i[19] => CraWriteData_i[19].IN1
CraWriteData_i[20] => CraWriteData_i[20].IN1
CraWriteData_i[21] => CraWriteData_i[21].IN1
CraWriteData_i[22] => CraWriteData_i[22].IN1
CraWriteData_i[23] => CraWriteData_i[23].IN1
CraWriteData_i[24] => CraWriteData_i[24].IN1
CraWriteData_i[25] => CraWriteData_i[25].IN1
CraWriteData_i[26] => CraWriteData_i[26].IN1
CraWriteData_i[27] => CraWriteData_i[27].IN1
CraWriteData_i[28] => CraWriteData_i[28].IN1
CraWriteData_i[29] => CraWriteData_i[29].IN1
CraWriteData_i[30] => CraWriteData_i[30].IN1
CraWriteData_i[31] => CraWriteData_i[31].IN1
Rstn_i => Rstn_i.IN1
RxmIrqNum_i[0] => RxmIrqNum_i[0].IN1
RxmIrqNum_i[1] => RxmIrqNum_i[1].IN1
RxmIrqNum_i[2] => RxmIrqNum_i[2].IN1
RxmIrqNum_i[3] => RxmIrqNum_i[3].IN1
RxmIrqNum_i[4] => RxmIrqNum_i[4].IN1
RxmIrqNum_i[5] => RxmIrqNum_i[5].IN1
RxmIrq_i => RxmIrq_i.IN1
RxmReadDataValid_i => RxmReadDataValid_i.IN1
RxmReadData_i[0] => RxmReadData_i[0].IN1
RxmReadData_i[1] => RxmReadData_i[1].IN1
RxmReadData_i[2] => RxmReadData_i[2].IN1
RxmReadData_i[3] => RxmReadData_i[3].IN1
RxmReadData_i[4] => RxmReadData_i[4].IN1
RxmReadData_i[5] => RxmReadData_i[5].IN1
RxmReadData_i[6] => RxmReadData_i[6].IN1
RxmReadData_i[7] => RxmReadData_i[7].IN1
RxmReadData_i[8] => RxmReadData_i[8].IN1
RxmReadData_i[9] => RxmReadData_i[9].IN1
RxmReadData_i[10] => RxmReadData_i[10].IN1
RxmReadData_i[11] => RxmReadData_i[11].IN1
RxmReadData_i[12] => RxmReadData_i[12].IN1
RxmReadData_i[13] => RxmReadData_i[13].IN1
RxmReadData_i[14] => RxmReadData_i[14].IN1
RxmReadData_i[15] => RxmReadData_i[15].IN1
RxmReadData_i[16] => RxmReadData_i[16].IN1
RxmReadData_i[17] => RxmReadData_i[17].IN1
RxmReadData_i[18] => RxmReadData_i[18].IN1
RxmReadData_i[19] => RxmReadData_i[19].IN1
RxmReadData_i[20] => RxmReadData_i[20].IN1
RxmReadData_i[21] => RxmReadData_i[21].IN1
RxmReadData_i[22] => RxmReadData_i[22].IN1
RxmReadData_i[23] => RxmReadData_i[23].IN1
RxmReadData_i[24] => RxmReadData_i[24].IN1
RxmReadData_i[25] => RxmReadData_i[25].IN1
RxmReadData_i[26] => RxmReadData_i[26].IN1
RxmReadData_i[27] => RxmReadData_i[27].IN1
RxmReadData_i[28] => RxmReadData_i[28].IN1
RxmReadData_i[29] => RxmReadData_i[29].IN1
RxmReadData_i[30] => RxmReadData_i[30].IN1
RxmReadData_i[31] => RxmReadData_i[31].IN1
RxmReadData_i[32] => RxmReadData_i[32].IN1
RxmReadData_i[33] => RxmReadData_i[33].IN1
RxmReadData_i[34] => RxmReadData_i[34].IN1
RxmReadData_i[35] => RxmReadData_i[35].IN1
RxmReadData_i[36] => RxmReadData_i[36].IN1
RxmReadData_i[37] => RxmReadData_i[37].IN1
RxmReadData_i[38] => RxmReadData_i[38].IN1
RxmReadData_i[39] => RxmReadData_i[39].IN1
RxmReadData_i[40] => RxmReadData_i[40].IN1
RxmReadData_i[41] => RxmReadData_i[41].IN1
RxmReadData_i[42] => RxmReadData_i[42].IN1
RxmReadData_i[43] => RxmReadData_i[43].IN1
RxmReadData_i[44] => RxmReadData_i[44].IN1
RxmReadData_i[45] => RxmReadData_i[45].IN1
RxmReadData_i[46] => RxmReadData_i[46].IN1
RxmReadData_i[47] => RxmReadData_i[47].IN1
RxmReadData_i[48] => RxmReadData_i[48].IN1
RxmReadData_i[49] => RxmReadData_i[49].IN1
RxmReadData_i[50] => RxmReadData_i[50].IN1
RxmReadData_i[51] => RxmReadData_i[51].IN1
RxmReadData_i[52] => RxmReadData_i[52].IN1
RxmReadData_i[53] => RxmReadData_i[53].IN1
RxmReadData_i[54] => RxmReadData_i[54].IN1
RxmReadData_i[55] => RxmReadData_i[55].IN1
RxmReadData_i[56] => RxmReadData_i[56].IN1
RxmReadData_i[57] => RxmReadData_i[57].IN1
RxmReadData_i[58] => RxmReadData_i[58].IN1
RxmReadData_i[59] => RxmReadData_i[59].IN1
RxmReadData_i[60] => RxmReadData_i[60].IN1
RxmReadData_i[61] => RxmReadData_i[61].IN1
RxmReadData_i[62] => RxmReadData_i[62].IN1
RxmReadData_i[63] => RxmReadData_i[63].IN1
RxmWaitRequest_i => RxmWaitRequest_i.IN1
TxsAddress_i[0] => TxsAddress_i[0].IN1
TxsAddress_i[1] => TxsAddress_i[1].IN1
TxsAddress_i[2] => TxsAddress_i[2].IN1
TxsAddress_i[3] => TxsAddress_i[3].IN1
TxsAddress_i[4] => TxsAddress_i[4].IN1
TxsAddress_i[5] => TxsAddress_i[5].IN1
TxsAddress_i[6] => TxsAddress_i[6].IN1
TxsAddress_i[7] => TxsAddress_i[7].IN1
TxsAddress_i[8] => TxsAddress_i[8].IN1
TxsAddress_i[9] => TxsAddress_i[9].IN1
TxsAddress_i[10] => TxsAddress_i[10].IN1
TxsAddress_i[11] => TxsAddress_i[11].IN1
TxsAddress_i[12] => TxsAddress_i[12].IN1
TxsAddress_i[13] => TxsAddress_i[13].IN1
TxsAddress_i[14] => TxsAddress_i[14].IN1
TxsAddress_i[15] => TxsAddress_i[15].IN1
TxsAddress_i[16] => TxsAddress_i[16].IN1
TxsBurstCount_i[0] => TxsBurstCount_i[0].IN1
TxsBurstCount_i[1] => TxsBurstCount_i[1].IN1
TxsBurstCount_i[2] => TxsBurstCount_i[2].IN1
TxsBurstCount_i[3] => TxsBurstCount_i[3].IN1
TxsBurstCount_i[4] => TxsBurstCount_i[4].IN1
TxsBurstCount_i[5] => TxsBurstCount_i[5].IN1
TxsBurstCount_i[6] => TxsBurstCount_i[6].IN1
TxsBurstCount_i[7] => TxsBurstCount_i[7].IN1
TxsBurstCount_i[8] => TxsBurstCount_i[8].IN1
TxsBurstCount_i[9] => TxsBurstCount_i[9].IN1
TxsByteEnable_i[0] => TxsByteEnable_i[0].IN1
TxsByteEnable_i[1] => TxsByteEnable_i[1].IN1
TxsByteEnable_i[2] => TxsByteEnable_i[2].IN1
TxsByteEnable_i[3] => TxsByteEnable_i[3].IN1
TxsByteEnable_i[4] => TxsByteEnable_i[4].IN1
TxsByteEnable_i[5] => TxsByteEnable_i[5].IN1
TxsByteEnable_i[6] => TxsByteEnable_i[6].IN1
TxsByteEnable_i[7] => TxsByteEnable_i[7].IN1
TxsChipSelect_i => TxsChipSelect_i.IN1
TxsRead_i => TxsRead_i.IN1
TxsWriteData_i[0] => TxsWriteData_i[0].IN1
TxsWriteData_i[1] => TxsWriteData_i[1].IN1
TxsWriteData_i[2] => TxsWriteData_i[2].IN1
TxsWriteData_i[3] => TxsWriteData_i[3].IN1
TxsWriteData_i[4] => TxsWriteData_i[4].IN1
TxsWriteData_i[5] => TxsWriteData_i[5].IN1
TxsWriteData_i[6] => TxsWriteData_i[6].IN1
TxsWriteData_i[7] => TxsWriteData_i[7].IN1
TxsWriteData_i[8] => TxsWriteData_i[8].IN1
TxsWriteData_i[9] => TxsWriteData_i[9].IN1
TxsWriteData_i[10] => TxsWriteData_i[10].IN1
TxsWriteData_i[11] => TxsWriteData_i[11].IN1
TxsWriteData_i[12] => TxsWriteData_i[12].IN1
TxsWriteData_i[13] => TxsWriteData_i[13].IN1
TxsWriteData_i[14] => TxsWriteData_i[14].IN1
TxsWriteData_i[15] => TxsWriteData_i[15].IN1
TxsWriteData_i[16] => TxsWriteData_i[16].IN1
TxsWriteData_i[17] => TxsWriteData_i[17].IN1
TxsWriteData_i[18] => TxsWriteData_i[18].IN1
TxsWriteData_i[19] => TxsWriteData_i[19].IN1
TxsWriteData_i[20] => TxsWriteData_i[20].IN1
TxsWriteData_i[21] => TxsWriteData_i[21].IN1
TxsWriteData_i[22] => TxsWriteData_i[22].IN1
TxsWriteData_i[23] => TxsWriteData_i[23].IN1
TxsWriteData_i[24] => TxsWriteData_i[24].IN1
TxsWriteData_i[25] => TxsWriteData_i[25].IN1
TxsWriteData_i[26] => TxsWriteData_i[26].IN1
TxsWriteData_i[27] => TxsWriteData_i[27].IN1
TxsWriteData_i[28] => TxsWriteData_i[28].IN1
TxsWriteData_i[29] => TxsWriteData_i[29].IN1
TxsWriteData_i[30] => TxsWriteData_i[30].IN1
TxsWriteData_i[31] => TxsWriteData_i[31].IN1
TxsWriteData_i[32] => TxsWriteData_i[32].IN1
TxsWriteData_i[33] => TxsWriteData_i[33].IN1
TxsWriteData_i[34] => TxsWriteData_i[34].IN1
TxsWriteData_i[35] => TxsWriteData_i[35].IN1
TxsWriteData_i[36] => TxsWriteData_i[36].IN1
TxsWriteData_i[37] => TxsWriteData_i[37].IN1
TxsWriteData_i[38] => TxsWriteData_i[38].IN1
TxsWriteData_i[39] => TxsWriteData_i[39].IN1
TxsWriteData_i[40] => TxsWriteData_i[40].IN1
TxsWriteData_i[41] => TxsWriteData_i[41].IN1
TxsWriteData_i[42] => TxsWriteData_i[42].IN1
TxsWriteData_i[43] => TxsWriteData_i[43].IN1
TxsWriteData_i[44] => TxsWriteData_i[44].IN1
TxsWriteData_i[45] => TxsWriteData_i[45].IN1
TxsWriteData_i[46] => TxsWriteData_i[46].IN1
TxsWriteData_i[47] => TxsWriteData_i[47].IN1
TxsWriteData_i[48] => TxsWriteData_i[48].IN1
TxsWriteData_i[49] => TxsWriteData_i[49].IN1
TxsWriteData_i[50] => TxsWriteData_i[50].IN1
TxsWriteData_i[51] => TxsWriteData_i[51].IN1
TxsWriteData_i[52] => TxsWriteData_i[52].IN1
TxsWriteData_i[53] => TxsWriteData_i[53].IN1
TxsWriteData_i[54] => TxsWriteData_i[54].IN1
TxsWriteData_i[55] => TxsWriteData_i[55].IN1
TxsWriteData_i[56] => TxsWriteData_i[56].IN1
TxsWriteData_i[57] => TxsWriteData_i[57].IN1
TxsWriteData_i[58] => TxsWriteData_i[58].IN1
TxsWriteData_i[59] => TxsWriteData_i[59].IN1
TxsWriteData_i[60] => TxsWriteData_i[60].IN1
TxsWriteData_i[61] => TxsWriteData_i[61].IN1
TxsWriteData_i[62] => TxsWriteData_i[62].IN1
TxsWriteData_i[63] => TxsWriteData_i[63].IN1
TxsWrite_i => TxsWrite_i.IN1
aer_msi_num[0] => aer_msi_num[0].IN1
aer_msi_num[1] => aer_msi_num[1].IN1
aer_msi_num[2] => aer_msi_num[2].IN1
aer_msi_num[3] => aer_msi_num[3].IN1
aer_msi_num[4] => aer_msi_num[4].IN1
app_int_sts => app_int_sts.IN1
app_msi_num[0] => app_msi_num[0].IN1
app_msi_num[1] => app_msi_num[1].IN1
app_msi_num[2] => app_msi_num[2].IN1
app_msi_num[3] => app_msi_num[3].IN1
app_msi_num[4] => app_msi_num[4].IN1
app_msi_req => app_msi_req.IN1
app_msi_tc[0] => app_msi_tc[0].IN1
app_msi_tc[1] => app_msi_tc[1].IN1
app_msi_tc[2] => app_msi_tc[2].IN1
core_clk_in => core_clk_in.IN1
cpl_err[0] => cpl_err[0].IN1
cpl_err[1] => cpl_err[1].IN1
cpl_err[2] => cpl_err[2].IN1
cpl_err[3] => cpl_err[3].IN1
cpl_err[4] => cpl_err[4].IN1
cpl_err[5] => cpl_err[5].IN1
cpl_err[6] => cpl_err[6].IN1
cpl_pending => cpl_pending.IN1
crst => crst.IN1
hpg_ctrler[0] => hpg_ctrler[0].IN1
hpg_ctrler[1] => hpg_ctrler[1].IN1
hpg_ctrler[2] => hpg_ctrler[2].IN1
hpg_ctrler[3] => hpg_ctrler[3].IN1
hpg_ctrler[4] => hpg_ctrler[4].IN1
lmi_addr[0] => lmi_addr[0].IN1
lmi_addr[1] => lmi_addr[1].IN1
lmi_addr[2] => lmi_addr[2].IN1
lmi_addr[3] => lmi_addr[3].IN1
lmi_addr[4] => lmi_addr[4].IN1
lmi_addr[5] => lmi_addr[5].IN1
lmi_addr[6] => lmi_addr[6].IN1
lmi_addr[7] => lmi_addr[7].IN1
lmi_addr[8] => lmi_addr[8].IN1
lmi_addr[9] => lmi_addr[9].IN1
lmi_addr[10] => lmi_addr[10].IN1
lmi_addr[11] => lmi_addr[11].IN1
lmi_din[0] => lmi_din[0].IN1
lmi_din[1] => lmi_din[1].IN1
lmi_din[2] => lmi_din[2].IN1
lmi_din[3] => lmi_din[3].IN1
lmi_din[4] => lmi_din[4].IN1
lmi_din[5] => lmi_din[5].IN1
lmi_din[6] => lmi_din[6].IN1
lmi_din[7] => lmi_din[7].IN1
lmi_din[8] => lmi_din[8].IN1
lmi_din[9] => lmi_din[9].IN1
lmi_din[10] => lmi_din[10].IN1
lmi_din[11] => lmi_din[11].IN1
lmi_din[12] => lmi_din[12].IN1
lmi_din[13] => lmi_din[13].IN1
lmi_din[14] => lmi_din[14].IN1
lmi_din[15] => lmi_din[15].IN1
lmi_din[16] => lmi_din[16].IN1
lmi_din[17] => lmi_din[17].IN1
lmi_din[18] => lmi_din[18].IN1
lmi_din[19] => lmi_din[19].IN1
lmi_din[20] => lmi_din[20].IN1
lmi_din[21] => lmi_din[21].IN1
lmi_din[22] => lmi_din[22].IN1
lmi_din[23] => lmi_din[23].IN1
lmi_din[24] => lmi_din[24].IN1
lmi_din[25] => lmi_din[25].IN1
lmi_din[26] => lmi_din[26].IN1
lmi_din[27] => lmi_din[27].IN1
lmi_din[28] => lmi_din[28].IN1
lmi_din[29] => lmi_din[29].IN1
lmi_din[30] => lmi_din[30].IN1
lmi_din[31] => lmi_din[31].IN1
lmi_rden => lmi_rden.IN1
lmi_wren => lmi_wren.IN1
npor => npor.IN1
pclk_central => pclk_central.IN1
pclk_ch0 => pclk_ch0.IN1
pex_msi_num[0] => pex_msi_num[0].IN1
pex_msi_num[1] => pex_msi_num[1].IN1
pex_msi_num[2] => pex_msi_num[2].IN1
pex_msi_num[3] => pex_msi_num[3].IN1
pex_msi_num[4] => pex_msi_num[4].IN1
pld_clk => pld_clk.IN1
pll_fixed_clk => pll_fixed_clk.IN1
pm_auxpwr => pm_auxpwr.IN1
pm_data[0] => pm_data[0].IN1
pm_data[1] => pm_data[1].IN1
pm_data[2] => pm_data[2].IN1
pm_data[3] => pm_data[3].IN1
pm_data[4] => pm_data[4].IN1
pm_data[5] => pm_data[5].IN1
pm_data[6] => pm_data[6].IN1
pm_data[7] => pm_data[7].IN1
pm_data[8] => pm_data[8].IN1
pm_data[9] => pm_data[9].IN1
pm_event => pm_event.IN1
pme_to_cr => pme_to_cr.IN1
rc_areset => rc_areset.IN1
rc_inclk_eq_125mhz => rc_inclk_eq_125mhz.IN1
rc_pll_locked => rc_pll_locked.IN1
rc_rx_pll_locked_one => rc_rx_pll_locked_one.IN1
rx_st_mask0 => rx_st_mask0.IN1
rx_st_ready0 => rx_st_ready0.IN1
srst => srst.IN1
test_in[0] => test_in[0].IN1
test_in[1] => test_in[1].IN1
test_in[2] => test_in[2].IN1
test_in[3] => test_in[3].IN1
test_in[4] => test_in[4].IN1
test_in[5] => test_in[5].IN1
test_in[6] => test_in[6].IN1
test_in[7] => test_in[7].IN1
test_in[8] => test_in[8].IN1
test_in[9] => test_in[9].IN1
test_in[10] => test_in[10].IN1
test_in[11] => test_in[11].IN1
test_in[12] => test_in[12].IN1
test_in[13] => test_in[13].IN1
test_in[14] => test_in[14].IN1
test_in[15] => test_in[15].IN1
test_in[16] => test_in[16].IN1
test_in[17] => test_in[17].IN1
test_in[18] => test_in[18].IN1
test_in[19] => test_in[19].IN1
test_in[20] => test_in[20].IN1
test_in[21] => test_in[21].IN1
test_in[22] => test_in[22].IN1
test_in[23] => test_in[23].IN1
test_in[24] => test_in[24].IN1
test_in[25] => test_in[25].IN1
test_in[26] => test_in[26].IN1
test_in[27] => test_in[27].IN1
test_in[28] => test_in[28].IN1
test_in[29] => test_in[29].IN1
test_in[30] => test_in[30].IN1
test_in[31] => test_in[31].IN1
test_in[32] => test_in[32].IN1
test_in[33] => test_in[33].IN1
test_in[34] => test_in[34].IN1
test_in[35] => test_in[35].IN1
test_in[36] => test_in[36].IN1
test_in[37] => test_in[37].IN1
test_in[38] => test_in[38].IN1
test_in[39] => test_in[39].IN1
tx_st_data0[0] => tx_st_data0[0].IN1
tx_st_data0[1] => tx_st_data0[1].IN1
tx_st_data0[2] => tx_st_data0[2].IN1
tx_st_data0[3] => tx_st_data0[3].IN1
tx_st_data0[4] => tx_st_data0[4].IN1
tx_st_data0[5] => tx_st_data0[5].IN1
tx_st_data0[6] => tx_st_data0[6].IN1
tx_st_data0[7] => tx_st_data0[7].IN1
tx_st_data0[8] => tx_st_data0[8].IN1
tx_st_data0[9] => tx_st_data0[9].IN1
tx_st_data0[10] => tx_st_data0[10].IN1
tx_st_data0[11] => tx_st_data0[11].IN1
tx_st_data0[12] => tx_st_data0[12].IN1
tx_st_data0[13] => tx_st_data0[13].IN1
tx_st_data0[14] => tx_st_data0[14].IN1
tx_st_data0[15] => tx_st_data0[15].IN1
tx_st_data0[16] => tx_st_data0[16].IN1
tx_st_data0[17] => tx_st_data0[17].IN1
tx_st_data0[18] => tx_st_data0[18].IN1
tx_st_data0[19] => tx_st_data0[19].IN1
tx_st_data0[20] => tx_st_data0[20].IN1
tx_st_data0[21] => tx_st_data0[21].IN1
tx_st_data0[22] => tx_st_data0[22].IN1
tx_st_data0[23] => tx_st_data0[23].IN1
tx_st_data0[24] => tx_st_data0[24].IN1
tx_st_data0[25] => tx_st_data0[25].IN1
tx_st_data0[26] => tx_st_data0[26].IN1
tx_st_data0[27] => tx_st_data0[27].IN1
tx_st_data0[28] => tx_st_data0[28].IN1
tx_st_data0[29] => tx_st_data0[29].IN1
tx_st_data0[30] => tx_st_data0[30].IN1
tx_st_data0[31] => tx_st_data0[31].IN1
tx_st_data0[32] => tx_st_data0[32].IN1
tx_st_data0[33] => tx_st_data0[33].IN1
tx_st_data0[34] => tx_st_data0[34].IN1
tx_st_data0[35] => tx_st_data0[35].IN1
tx_st_data0[36] => tx_st_data0[36].IN1
tx_st_data0[37] => tx_st_data0[37].IN1
tx_st_data0[38] => tx_st_data0[38].IN1
tx_st_data0[39] => tx_st_data0[39].IN1
tx_st_data0[40] => tx_st_data0[40].IN1
tx_st_data0[41] => tx_st_data0[41].IN1
tx_st_data0[42] => tx_st_data0[42].IN1
tx_st_data0[43] => tx_st_data0[43].IN1
tx_st_data0[44] => tx_st_data0[44].IN1
tx_st_data0[45] => tx_st_data0[45].IN1
tx_st_data0[46] => tx_st_data0[46].IN1
tx_st_data0[47] => tx_st_data0[47].IN1
tx_st_data0[48] => tx_st_data0[48].IN1
tx_st_data0[49] => tx_st_data0[49].IN1
tx_st_data0[50] => tx_st_data0[50].IN1
tx_st_data0[51] => tx_st_data0[51].IN1
tx_st_data0[52] => tx_st_data0[52].IN1
tx_st_data0[53] => tx_st_data0[53].IN1
tx_st_data0[54] => tx_st_data0[54].IN1
tx_st_data0[55] => tx_st_data0[55].IN1
tx_st_data0[56] => tx_st_data0[56].IN1
tx_st_data0[57] => tx_st_data0[57].IN1
tx_st_data0[58] => tx_st_data0[58].IN1
tx_st_data0[59] => tx_st_data0[59].IN1
tx_st_data0[60] => tx_st_data0[60].IN1
tx_st_data0[61] => tx_st_data0[61].IN1
tx_st_data0[62] => tx_st_data0[62].IN1
tx_st_data0[63] => tx_st_data0[63].IN1
tx_st_data0_p1[0] => tx_st_data0_p1[0].IN1
tx_st_data0_p1[1] => tx_st_data0_p1[1].IN1
tx_st_data0_p1[2] => tx_st_data0_p1[2].IN1
tx_st_data0_p1[3] => tx_st_data0_p1[3].IN1
tx_st_data0_p1[4] => tx_st_data0_p1[4].IN1
tx_st_data0_p1[5] => tx_st_data0_p1[5].IN1
tx_st_data0_p1[6] => tx_st_data0_p1[6].IN1
tx_st_data0_p1[7] => tx_st_data0_p1[7].IN1
tx_st_data0_p1[8] => tx_st_data0_p1[8].IN1
tx_st_data0_p1[9] => tx_st_data0_p1[9].IN1
tx_st_data0_p1[10] => tx_st_data0_p1[10].IN1
tx_st_data0_p1[11] => tx_st_data0_p1[11].IN1
tx_st_data0_p1[12] => tx_st_data0_p1[12].IN1
tx_st_data0_p1[13] => tx_st_data0_p1[13].IN1
tx_st_data0_p1[14] => tx_st_data0_p1[14].IN1
tx_st_data0_p1[15] => tx_st_data0_p1[15].IN1
tx_st_data0_p1[16] => tx_st_data0_p1[16].IN1
tx_st_data0_p1[17] => tx_st_data0_p1[17].IN1
tx_st_data0_p1[18] => tx_st_data0_p1[18].IN1
tx_st_data0_p1[19] => tx_st_data0_p1[19].IN1
tx_st_data0_p1[20] => tx_st_data0_p1[20].IN1
tx_st_data0_p1[21] => tx_st_data0_p1[21].IN1
tx_st_data0_p1[22] => tx_st_data0_p1[22].IN1
tx_st_data0_p1[23] => tx_st_data0_p1[23].IN1
tx_st_data0_p1[24] => tx_st_data0_p1[24].IN1
tx_st_data0_p1[25] => tx_st_data0_p1[25].IN1
tx_st_data0_p1[26] => tx_st_data0_p1[26].IN1
tx_st_data0_p1[27] => tx_st_data0_p1[27].IN1
tx_st_data0_p1[28] => tx_st_data0_p1[28].IN1
tx_st_data0_p1[29] => tx_st_data0_p1[29].IN1
tx_st_data0_p1[30] => tx_st_data0_p1[30].IN1
tx_st_data0_p1[31] => tx_st_data0_p1[31].IN1
tx_st_data0_p1[32] => tx_st_data0_p1[32].IN1
tx_st_data0_p1[33] => tx_st_data0_p1[33].IN1
tx_st_data0_p1[34] => tx_st_data0_p1[34].IN1
tx_st_data0_p1[35] => tx_st_data0_p1[35].IN1
tx_st_data0_p1[36] => tx_st_data0_p1[36].IN1
tx_st_data0_p1[37] => tx_st_data0_p1[37].IN1
tx_st_data0_p1[38] => tx_st_data0_p1[38].IN1
tx_st_data0_p1[39] => tx_st_data0_p1[39].IN1
tx_st_data0_p1[40] => tx_st_data0_p1[40].IN1
tx_st_data0_p1[41] => tx_st_data0_p1[41].IN1
tx_st_data0_p1[42] => tx_st_data0_p1[42].IN1
tx_st_data0_p1[43] => tx_st_data0_p1[43].IN1
tx_st_data0_p1[44] => tx_st_data0_p1[44].IN1
tx_st_data0_p1[45] => tx_st_data0_p1[45].IN1
tx_st_data0_p1[46] => tx_st_data0_p1[46].IN1
tx_st_data0_p1[47] => tx_st_data0_p1[47].IN1
tx_st_data0_p1[48] => tx_st_data0_p1[48].IN1
tx_st_data0_p1[49] => tx_st_data0_p1[49].IN1
tx_st_data0_p1[50] => tx_st_data0_p1[50].IN1
tx_st_data0_p1[51] => tx_st_data0_p1[51].IN1
tx_st_data0_p1[52] => tx_st_data0_p1[52].IN1
tx_st_data0_p1[53] => tx_st_data0_p1[53].IN1
tx_st_data0_p1[54] => tx_st_data0_p1[54].IN1
tx_st_data0_p1[55] => tx_st_data0_p1[55].IN1
tx_st_data0_p1[56] => tx_st_data0_p1[56].IN1
tx_st_data0_p1[57] => tx_st_data0_p1[57].IN1
tx_st_data0_p1[58] => tx_st_data0_p1[58].IN1
tx_st_data0_p1[59] => tx_st_data0_p1[59].IN1
tx_st_data0_p1[60] => tx_st_data0_p1[60].IN1
tx_st_data0_p1[61] => tx_st_data0_p1[61].IN1
tx_st_data0_p1[62] => tx_st_data0_p1[62].IN1
tx_st_data0_p1[63] => tx_st_data0_p1[63].IN1
tx_st_eop0 => tx_st_eop0.IN1
tx_st_eop0_p1 => tx_st_eop0_p1.IN1
tx_st_err0 => tx_st_err0.IN1
tx_st_sop0 => tx_st_sop0.IN1
tx_st_sop0_p1 => tx_st_sop0_p1.IN1
tx_st_valid0 => tx_st_valid0.IN1
phystatus0_ext => phystatus0_ext.IN1
rxdata0_ext[0] => rxdata0_ext[0].IN1
rxdata0_ext[1] => rxdata0_ext[1].IN1
rxdata0_ext[2] => rxdata0_ext[2].IN1
rxdata0_ext[3] => rxdata0_ext[3].IN1
rxdata0_ext[4] => rxdata0_ext[4].IN1
rxdata0_ext[5] => rxdata0_ext[5].IN1
rxdata0_ext[6] => rxdata0_ext[6].IN1
rxdata0_ext[7] => rxdata0_ext[7].IN1
rxdatak0_ext => rxdatak0_ext.IN1
rxelecidle0_ext => rxelecidle0_ext.IN1
rxstatus0_ext[0] => rxstatus0_ext[0].IN1
rxstatus0_ext[1] => rxstatus0_ext[1].IN1
rxstatus0_ext[2] => rxstatus0_ext[2].IN1
rxvalid0_ext => rxvalid0_ext.IN1
phystatus1_ext => phystatus1_ext.IN1
rxdata1_ext[0] => rxdata1_ext[0].IN1
rxdata1_ext[1] => rxdata1_ext[1].IN1
rxdata1_ext[2] => rxdata1_ext[2].IN1
rxdata1_ext[3] => rxdata1_ext[3].IN1
rxdata1_ext[4] => rxdata1_ext[4].IN1
rxdata1_ext[5] => rxdata1_ext[5].IN1
rxdata1_ext[6] => rxdata1_ext[6].IN1
rxdata1_ext[7] => rxdata1_ext[7].IN1
rxdatak1_ext => rxdatak1_ext.IN1
rxelecidle1_ext => rxelecidle1_ext.IN1
rxstatus1_ext[0] => rxstatus1_ext[0].IN1
rxstatus1_ext[1] => rxstatus1_ext[1].IN1
rxstatus1_ext[2] => rxstatus1_ext[2].IN1
rxvalid1_ext => rxvalid1_ext.IN1
phystatus2_ext => phystatus2_ext.IN1
rxdata2_ext[0] => rxdata2_ext[0].IN1
rxdata2_ext[1] => rxdata2_ext[1].IN1
rxdata2_ext[2] => rxdata2_ext[2].IN1
rxdata2_ext[3] => rxdata2_ext[3].IN1
rxdata2_ext[4] => rxdata2_ext[4].IN1
rxdata2_ext[5] => rxdata2_ext[5].IN1
rxdata2_ext[6] => rxdata2_ext[6].IN1
rxdata2_ext[7] => rxdata2_ext[7].IN1
rxdatak2_ext => rxdatak2_ext.IN1
rxelecidle2_ext => rxelecidle2_ext.IN1
rxstatus2_ext[0] => rxstatus2_ext[0].IN1
rxstatus2_ext[1] => rxstatus2_ext[1].IN1
rxstatus2_ext[2] => rxstatus2_ext[2].IN1
rxvalid2_ext => rxvalid2_ext.IN1
phystatus3_ext => phystatus3_ext.IN1
rxdata3_ext[0] => rxdata3_ext[0].IN1
rxdata3_ext[1] => rxdata3_ext[1].IN1
rxdata3_ext[2] => rxdata3_ext[2].IN1
rxdata3_ext[3] => rxdata3_ext[3].IN1
rxdata3_ext[4] => rxdata3_ext[4].IN1
rxdata3_ext[5] => rxdata3_ext[5].IN1
rxdata3_ext[6] => rxdata3_ext[6].IN1
rxdata3_ext[7] => rxdata3_ext[7].IN1
rxdatak3_ext => rxdatak3_ext.IN1
rxelecidle3_ext => rxelecidle3_ext.IN1
rxstatus3_ext[0] => rxstatus3_ext[0].IN1
rxstatus3_ext[1] => rxstatus3_ext[1].IN1
rxstatus3_ext[2] => rxstatus3_ext[2].IN1
rxvalid3_ext => rxvalid3_ext.IN1
phystatus4_ext => phystatus4_ext.IN1
rxdata4_ext[0] => rxdata4_ext[0].IN1
rxdata4_ext[1] => rxdata4_ext[1].IN1
rxdata4_ext[2] => rxdata4_ext[2].IN1
rxdata4_ext[3] => rxdata4_ext[3].IN1
rxdata4_ext[4] => rxdata4_ext[4].IN1
rxdata4_ext[5] => rxdata4_ext[5].IN1
rxdata4_ext[6] => rxdata4_ext[6].IN1
rxdata4_ext[7] => rxdata4_ext[7].IN1
rxdatak4_ext => rxdatak4_ext.IN1
rxelecidle4_ext => rxelecidle4_ext.IN1
rxstatus4_ext[0] => rxstatus4_ext[0].IN1
rxstatus4_ext[1] => rxstatus4_ext[1].IN1
rxstatus4_ext[2] => rxstatus4_ext[2].IN1
rxvalid4_ext => rxvalid4_ext.IN1
phystatus5_ext => phystatus5_ext.IN1
rxdata5_ext[0] => rxdata5_ext[0].IN1
rxdata5_ext[1] => rxdata5_ext[1].IN1
rxdata5_ext[2] => rxdata5_ext[2].IN1
rxdata5_ext[3] => rxdata5_ext[3].IN1
rxdata5_ext[4] => rxdata5_ext[4].IN1
rxdata5_ext[5] => rxdata5_ext[5].IN1
rxdata5_ext[6] => rxdata5_ext[6].IN1
rxdata5_ext[7] => rxdata5_ext[7].IN1
rxdatak5_ext => rxdatak5_ext.IN1
rxelecidle5_ext => rxelecidle5_ext.IN1
rxstatus5_ext[0] => rxstatus5_ext[0].IN1
rxstatus5_ext[1] => rxstatus5_ext[1].IN1
rxstatus5_ext[2] => rxstatus5_ext[2].IN1
rxvalid5_ext => rxvalid5_ext.IN1
phystatus6_ext => phystatus6_ext.IN1
rxdata6_ext[0] => rxdata6_ext[0].IN1
rxdata6_ext[1] => rxdata6_ext[1].IN1
rxdata6_ext[2] => rxdata6_ext[2].IN1
rxdata6_ext[3] => rxdata6_ext[3].IN1
rxdata6_ext[4] => rxdata6_ext[4].IN1
rxdata6_ext[5] => rxdata6_ext[5].IN1
rxdata6_ext[6] => rxdata6_ext[6].IN1
rxdata6_ext[7] => rxdata6_ext[7].IN1
rxdatak6_ext => rxdatak6_ext.IN1
rxelecidle6_ext => rxelecidle6_ext.IN1
rxstatus6_ext[0] => rxstatus6_ext[0].IN1
rxstatus6_ext[1] => rxstatus6_ext[1].IN1
rxstatus6_ext[2] => rxstatus6_ext[2].IN1
rxvalid6_ext => rxvalid6_ext.IN1
phystatus7_ext => phystatus7_ext.IN1
rxdata7_ext[0] => rxdata7_ext[0].IN1
rxdata7_ext[1] => rxdata7_ext[1].IN1
rxdata7_ext[2] => rxdata7_ext[2].IN1
rxdata7_ext[3] => rxdata7_ext[3].IN1
rxdata7_ext[4] => rxdata7_ext[4].IN1
rxdata7_ext[5] => rxdata7_ext[5].IN1
rxdata7_ext[6] => rxdata7_ext[6].IN1
rxdata7_ext[7] => rxdata7_ext[7].IN1
rxdatak7_ext => rxdatak7_ext.IN1
rxelecidle7_ext => rxelecidle7_ext.IN1
rxstatus7_ext[0] => rxstatus7_ext[0].IN1
rxstatus7_ext[1] => rxstatus7_ext[1].IN1
rxstatus7_ext[2] => rxstatus7_ext[2].IN1
rxvalid7_ext => rxvalid7_ext.IN1
CraIrq_o <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraIrq_o
CraReadData_o[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraWaitRequest_o <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraWaitRequest_o
RxmAddress_o[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmBurstCount_o[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmBurstCount_o[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmBurstCount_o[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmBurstCount_o[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmBurstCount_o[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmBurstCount_o[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmBurstCount_o[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmBurstCount_o[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmBurstCount_o[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmBurstCount_o[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmByteEnable_o[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmByteEnable_o
RxmByteEnable_o[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmByteEnable_o
RxmByteEnable_o[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmByteEnable_o
RxmByteEnable_o[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmByteEnable_o
RxmByteEnable_o[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmByteEnable_o
RxmByteEnable_o[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmByteEnable_o
RxmByteEnable_o[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmByteEnable_o
RxmByteEnable_o[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmByteEnable_o
RxmRead_o <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmRead_o
RxmWriteData_o[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[32] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[33] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[34] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[35] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[36] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[37] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[38] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[39] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[40] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[41] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[42] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[43] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[44] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[45] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[46] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[47] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[48] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[49] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[50] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[51] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[52] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[53] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[54] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[55] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[56] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[57] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[58] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[59] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[60] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[61] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[62] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[63] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWrite_o <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWrite_o
TxsReadDataValid_o <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadDataValid_o
TxsReadData_o[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[32] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[33] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[34] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[35] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[36] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[37] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[38] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[39] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[40] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[41] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[42] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[43] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[44] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[45] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[46] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[47] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[48] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[49] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[50] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[51] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[52] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[53] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[54] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[55] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[56] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[57] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[58] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[59] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[60] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[61] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[62] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[63] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsWaitRequest_o <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsWaitRequest_o
app_int_ack <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.app_int_ack
app_msi_ack <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.app_msi_ack
avs_pcie_reconfig_readdata[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdatavalid <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdatavalid
avs_pcie_reconfig_waitrequest <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_waitrequest
core_clk_out <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.core_clk_out
derr_cor_ext_rcv0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.derr_cor_ext_rcv0
derr_cor_ext_rpl <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.derr_cor_ext_rpl
derr_rpl <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.derr_rpl
dl_ltssm[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.dl_ltssm
dl_ltssm[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.dl_ltssm
dl_ltssm[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.dl_ltssm
dl_ltssm[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.dl_ltssm
dl_ltssm[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.dl_ltssm
dlup_exit <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.dlup_exit
eidle_infer_sel[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
ev_128ns <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.ev_128ns
ev_1us <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.ev_1us
hip_extraclkout[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.hip_extraclkout
hip_extraclkout[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.hip_extraclkout
hotrst_exit <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.hotrst_exit
int_status[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.int_status
int_status[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.int_status
int_status[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.int_status
int_status[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.int_status
l2_exit <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.l2_exit
lane_act[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lane_act
lane_act[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lane_act
lane_act[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lane_act
lane_act[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lane_act
lmi_ack <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_ack
lmi_dout[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
npd_alloc_1cred_vc0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.npd_alloc_1cred_vc0
npd_cred_vio_vc0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.npd_cred_vio_vc0
nph_alloc_1cred_vc0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.nph_alloc_1cred_vc0
nph_cred_vio_vc0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.nph_cred_vio_vc0
pme_to_sr <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.pme_to_sr
r2c_err0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.r2c_err0
rate_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rate_ext
rc_gxb_powerdown <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rc_gxb_powerdown
rc_rx_analogreset <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rc_rx_analogreset
rc_rx_digitalreset <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rc_rx_digitalreset
rc_tx_digitalreset <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rc_tx_digitalreset
reset_status <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.reset_status
rx_fifo_empty0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_fifo_empty0
rx_fifo_full0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_fifo_full0
rx_st_bardec0[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_bardec0
rx_st_bardec0[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_bardec0
rx_st_bardec0[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_bardec0
rx_st_bardec0[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_bardec0
rx_st_bardec0[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_bardec0
rx_st_bardec0[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_bardec0
rx_st_bardec0[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_bardec0
rx_st_bardec0[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_bardec0
rx_st_be0[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0
rx_st_be0[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0
rx_st_be0[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0
rx_st_be0[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0
rx_st_be0[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0
rx_st_be0[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0
rx_st_be0[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0
rx_st_be0[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0
rx_st_be0_p1[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0_p1
rx_st_be0_p1[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0_p1
rx_st_be0_p1[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0_p1
rx_st_be0_p1[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0_p1
rx_st_be0_p1[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0_p1
rx_st_be0_p1[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0_p1
rx_st_be0_p1[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0_p1
rx_st_be0_p1[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0_p1
rx_st_data0[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[32] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[33] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[34] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[35] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[36] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[37] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[38] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[39] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[40] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[41] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[42] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[43] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[44] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[45] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[46] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[47] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[48] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[49] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[50] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[51] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[52] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[53] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[54] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[55] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[56] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[57] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[58] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[59] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[60] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[61] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[62] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[63] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0_p1[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[32] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[33] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[34] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[35] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[36] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[37] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[38] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[39] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[40] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[41] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[42] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[43] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[44] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[45] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[46] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[47] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[48] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[49] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[50] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[51] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[52] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[53] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[54] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[55] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[56] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[57] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[58] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[59] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[60] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[61] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[62] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[63] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_eop0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_eop0
rx_st_eop0_p1 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_eop0_p1
rx_st_err0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_err0
rx_st_sop0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_sop0
rx_st_sop0_p1 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_sop0_p1
rx_st_valid0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_valid0
serr_out <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.serr_out
suc_spd_neg <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.suc_spd_neg
swdn_wake <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.swdn_wake
swup_hotrst <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.swup_hotrst
test_out[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[32] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[33] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[34] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[35] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[36] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[37] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[38] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[39] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[40] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[41] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[42] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[43] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[44] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[45] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[46] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[47] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[48] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[49] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[50] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[51] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[52] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[53] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[54] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[55] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[56] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[57] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[58] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[59] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[60] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[61] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[62] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[63] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
tl_cfg_add[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_add
tl_cfg_add[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_add
tl_cfg_add[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_add
tl_cfg_add[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_add
tl_cfg_ctl[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl_wr <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl_wr
tl_cfg_sts[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[32] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[33] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[34] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[35] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[36] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[37] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[38] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[39] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[40] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[41] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[42] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[43] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[44] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[45] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[46] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[47] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[48] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[49] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[50] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[51] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[52] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts_wr <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts_wr
tx_cred0[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[32] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[33] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[34] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[35] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_deemph[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_deemph
tx_deemph[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_deemph
tx_deemph[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_deemph
tx_deemph[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_deemph
tx_deemph[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_deemph
tx_deemph[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_deemph
tx_deemph[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_deemph
tx_deemph[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_deemph
tx_fifo_empty0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_empty0
tx_fifo_full0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_full0
tx_fifo_rdptr0[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_rdptr0
tx_fifo_rdptr0[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_rdptr0
tx_fifo_rdptr0[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_rdptr0
tx_fifo_rdptr0[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_rdptr0
tx_fifo_wrptr0[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_wrptr0
tx_fifo_wrptr0[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_wrptr0
tx_fifo_wrptr0[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_wrptr0
tx_fifo_wrptr0[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_wrptr0
tx_margin[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_st_ready0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_st_ready0
use_pcie_reconfig <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.use_pcie_reconfig
wake_oen <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.wake_oen
powerdown0_ext[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.powerdown0_ext
powerdown0_ext[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.powerdown0_ext
rxpolarity0_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rxpolarity0_ext
txcompl0_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txcompl0_ext
txdata0_ext[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata0_ext
txdata0_ext[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata0_ext
txdata0_ext[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata0_ext
txdata0_ext[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata0_ext
txdata0_ext[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata0_ext
txdata0_ext[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata0_ext
txdata0_ext[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata0_ext
txdata0_ext[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata0_ext
txdatak0_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdatak0_ext
txdetectrx0_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdetectrx0_ext
txelecidle0_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txelecidle0_ext
powerdown1_ext[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.powerdown1_ext
powerdown1_ext[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.powerdown1_ext
rxpolarity1_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rxpolarity1_ext
txcompl1_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txcompl1_ext
txdata1_ext[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata1_ext
txdata1_ext[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata1_ext
txdata1_ext[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata1_ext
txdata1_ext[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata1_ext
txdata1_ext[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata1_ext
txdata1_ext[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata1_ext
txdata1_ext[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata1_ext
txdata1_ext[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata1_ext
txdatak1_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdatak1_ext
txdetectrx1_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdetectrx1_ext
txelecidle1_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txelecidle1_ext
powerdown2_ext[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.powerdown2_ext
powerdown2_ext[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.powerdown2_ext
rxpolarity2_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rxpolarity2_ext
txcompl2_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txcompl2_ext
txdata2_ext[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata2_ext
txdata2_ext[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata2_ext
txdata2_ext[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata2_ext
txdata2_ext[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata2_ext
txdata2_ext[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata2_ext
txdata2_ext[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata2_ext
txdata2_ext[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata2_ext
txdata2_ext[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata2_ext
txdatak2_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdatak2_ext
txdetectrx2_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdetectrx2_ext
txelecidle2_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txelecidle2_ext
powerdown3_ext[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.powerdown3_ext
powerdown3_ext[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.powerdown3_ext
rxpolarity3_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rxpolarity3_ext
txcompl3_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txcompl3_ext
txdata3_ext[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata3_ext
txdata3_ext[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata3_ext
txdata3_ext[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata3_ext
txdata3_ext[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata3_ext
txdata3_ext[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata3_ext
txdata3_ext[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata3_ext
txdata3_ext[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata3_ext
txdata3_ext[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata3_ext
txdatak3_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdatak3_ext
txdetectrx3_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdetectrx3_ext
txelecidle3_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txelecidle3_ext
powerdown4_ext[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.powerdown4_ext
powerdown4_ext[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.powerdown4_ext
rxpolarity4_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rxpolarity4_ext
txcompl4_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txcompl4_ext
txdata4_ext[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata4_ext
txdata4_ext[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata4_ext
txdata4_ext[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata4_ext
txdata4_ext[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata4_ext
txdata4_ext[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata4_ext
txdata4_ext[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata4_ext
txdata4_ext[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata4_ext
txdata4_ext[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata4_ext
txdatak4_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdatak4_ext
txdetectrx4_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdetectrx4_ext
txelecidle4_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txelecidle4_ext
powerdown5_ext[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.powerdown5_ext
powerdown5_ext[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.powerdown5_ext
rxpolarity5_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rxpolarity5_ext
txcompl5_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txcompl5_ext
txdata5_ext[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata5_ext
txdata5_ext[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata5_ext
txdata5_ext[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata5_ext
txdata5_ext[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata5_ext
txdata5_ext[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata5_ext
txdata5_ext[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata5_ext
txdata5_ext[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata5_ext
txdata5_ext[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata5_ext
txdatak5_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdatak5_ext
txdetectrx5_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdetectrx5_ext
txelecidle5_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txelecidle5_ext
powerdown6_ext[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.powerdown6_ext
powerdown6_ext[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.powerdown6_ext
rxpolarity6_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rxpolarity6_ext
txcompl6_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txcompl6_ext
txdata6_ext[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata6_ext
txdata6_ext[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata6_ext
txdata6_ext[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata6_ext
txdata6_ext[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata6_ext
txdata6_ext[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata6_ext
txdata6_ext[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata6_ext
txdata6_ext[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata6_ext
txdata6_ext[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata6_ext
txdatak6_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdatak6_ext
txdetectrx6_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdetectrx6_ext
txelecidle6_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txelecidle6_ext
powerdown7_ext[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.powerdown7_ext
powerdown7_ext[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.powerdown7_ext
rxpolarity7_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rxpolarity7_ext
txcompl7_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txcompl7_ext
txdata7_ext[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata7_ext
txdata7_ext[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata7_ext
txdata7_ext[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata7_ext
txdata7_ext[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata7_ext
txdata7_ext[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata7_ext
txdata7_ext[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata7_ext
txdata7_ext[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata7_ext
txdata7_ext[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata7_ext
txdatak7_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdatak7_ext
txdetectrx7_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdetectrx7_ext
txelecidle7_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txelecidle7_ext


|DE4Gen1x8If64|PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst
CraIrq_o <= <GND>
CraReadData_o[0] <= <GND>
CraReadData_o[1] <= <GND>
CraReadData_o[2] <= <GND>
CraReadData_o[3] <= <GND>
CraReadData_o[4] <= <GND>
CraReadData_o[5] <= <GND>
CraReadData_o[6] <= <GND>
CraReadData_o[7] <= <GND>
CraReadData_o[8] <= <GND>
CraReadData_o[9] <= <GND>
CraReadData_o[10] <= <GND>
CraReadData_o[11] <= <GND>
CraReadData_o[12] <= <GND>
CraReadData_o[13] <= <GND>
CraReadData_o[14] <= <GND>
CraReadData_o[15] <= <GND>
CraReadData_o[16] <= <GND>
CraReadData_o[17] <= <GND>
CraReadData_o[18] <= <GND>
CraReadData_o[19] <= <GND>
CraReadData_o[20] <= <GND>
CraReadData_o[21] <= <GND>
CraReadData_o[22] <= <GND>
CraReadData_o[23] <= <GND>
CraReadData_o[24] <= <GND>
CraReadData_o[25] <= <GND>
CraReadData_o[26] <= <GND>
CraReadData_o[27] <= <GND>
CraReadData_o[28] <= <GND>
CraReadData_o[29] <= <GND>
CraReadData_o[30] <= <GND>
CraReadData_o[31] <= <GND>
CraWaitRequest_o <= <GND>
RxmAddress_o[0] <= <GND>
RxmAddress_o[1] <= <GND>
RxmAddress_o[2] <= <GND>
RxmAddress_o[3] <= <GND>
RxmAddress_o[4] <= <GND>
RxmAddress_o[5] <= <GND>
RxmAddress_o[6] <= <GND>
RxmAddress_o[7] <= <GND>
RxmAddress_o[8] <= <GND>
RxmAddress_o[9] <= <GND>
RxmAddress_o[10] <= <GND>
RxmAddress_o[11] <= <GND>
RxmAddress_o[12] <= <GND>
RxmAddress_o[13] <= <GND>
RxmAddress_o[14] <= <GND>
RxmAddress_o[15] <= <GND>
RxmAddress_o[16] <= <GND>
RxmAddress_o[17] <= <GND>
RxmAddress_o[18] <= <GND>
RxmAddress_o[19] <= <GND>
RxmAddress_o[20] <= <GND>
RxmAddress_o[21] <= <GND>
RxmAddress_o[22] <= <GND>
RxmAddress_o[23] <= <GND>
RxmAddress_o[24] <= <GND>
RxmAddress_o[25] <= <GND>
RxmAddress_o[26] <= <GND>
RxmAddress_o[27] <= <GND>
RxmAddress_o[28] <= <GND>
RxmAddress_o[29] <= <GND>
RxmAddress_o[30] <= <GND>
RxmAddress_o[31] <= <GND>
RxmBurstCount_o[0] <= <GND>
RxmBurstCount_o[1] <= <GND>
RxmBurstCount_o[2] <= <GND>
RxmBurstCount_o[3] <= <GND>
RxmBurstCount_o[4] <= <GND>
RxmBurstCount_o[5] <= <GND>
RxmBurstCount_o[6] <= <GND>
RxmBurstCount_o[7] <= <GND>
RxmBurstCount_o[8] <= <GND>
RxmBurstCount_o[9] <= <GND>
RxmByteEnable_o[0] <= <GND>
RxmByteEnable_o[1] <= <GND>
RxmByteEnable_o[2] <= <GND>
RxmByteEnable_o[3] <= <GND>
RxmByteEnable_o[4] <= <GND>
RxmByteEnable_o[5] <= <GND>
RxmByteEnable_o[6] <= <GND>
RxmByteEnable_o[7] <= <GND>
RxmRead_o <= <GND>
RxmWriteData_o[0] <= <GND>
RxmWriteData_o[1] <= <GND>
RxmWriteData_o[2] <= <GND>
RxmWriteData_o[3] <= <GND>
RxmWriteData_o[4] <= <GND>
RxmWriteData_o[5] <= <GND>
RxmWriteData_o[6] <= <GND>
RxmWriteData_o[7] <= <GND>
RxmWriteData_o[8] <= <GND>
RxmWriteData_o[9] <= <GND>
RxmWriteData_o[10] <= <GND>
RxmWriteData_o[11] <= <GND>
RxmWriteData_o[12] <= <GND>
RxmWriteData_o[13] <= <GND>
RxmWriteData_o[14] <= <GND>
RxmWriteData_o[15] <= <GND>
RxmWriteData_o[16] <= <GND>
RxmWriteData_o[17] <= <GND>
RxmWriteData_o[18] <= <GND>
RxmWriteData_o[19] <= <GND>
RxmWriteData_o[20] <= <GND>
RxmWriteData_o[21] <= <GND>
RxmWriteData_o[22] <= <GND>
RxmWriteData_o[23] <= <GND>
RxmWriteData_o[24] <= <GND>
RxmWriteData_o[25] <= <GND>
RxmWriteData_o[26] <= <GND>
RxmWriteData_o[27] <= <GND>
RxmWriteData_o[28] <= <GND>
RxmWriteData_o[29] <= <GND>
RxmWriteData_o[30] <= <GND>
RxmWriteData_o[31] <= <GND>
RxmWriteData_o[32] <= <GND>
RxmWriteData_o[33] <= <GND>
RxmWriteData_o[34] <= <GND>
RxmWriteData_o[35] <= <GND>
RxmWriteData_o[36] <= <GND>
RxmWriteData_o[37] <= <GND>
RxmWriteData_o[38] <= <GND>
RxmWriteData_o[39] <= <GND>
RxmWriteData_o[40] <= <GND>
RxmWriteData_o[41] <= <GND>
RxmWriteData_o[42] <= <GND>
RxmWriteData_o[43] <= <GND>
RxmWriteData_o[44] <= <GND>
RxmWriteData_o[45] <= <GND>
RxmWriteData_o[46] <= <GND>
RxmWriteData_o[47] <= <GND>
RxmWriteData_o[48] <= <GND>
RxmWriteData_o[49] <= <GND>
RxmWriteData_o[50] <= <GND>
RxmWriteData_o[51] <= <GND>
RxmWriteData_o[52] <= <GND>
RxmWriteData_o[53] <= <GND>
RxmWriteData_o[54] <= <GND>
RxmWriteData_o[55] <= <GND>
RxmWriteData_o[56] <= <GND>
RxmWriteData_o[57] <= <GND>
RxmWriteData_o[58] <= <GND>
RxmWriteData_o[59] <= <GND>
RxmWriteData_o[60] <= <GND>
RxmWriteData_o[61] <= <GND>
RxmWriteData_o[62] <= <GND>
RxmWriteData_o[63] <= <GND>
RxmWrite_o <= <GND>
TxsReadDataValid_o <= <GND>
TxsReadData_o[0] <= <GND>
TxsReadData_o[1] <= <GND>
TxsReadData_o[2] <= <GND>
TxsReadData_o[3] <= <GND>
TxsReadData_o[4] <= <GND>
TxsReadData_o[5] <= <GND>
TxsReadData_o[6] <= <GND>
TxsReadData_o[7] <= <GND>
TxsReadData_o[8] <= <GND>
TxsReadData_o[9] <= <GND>
TxsReadData_o[10] <= <GND>
TxsReadData_o[11] <= <GND>
TxsReadData_o[12] <= <GND>
TxsReadData_o[13] <= <GND>
TxsReadData_o[14] <= <GND>
TxsReadData_o[15] <= <GND>
TxsReadData_o[16] <= <GND>
TxsReadData_o[17] <= <GND>
TxsReadData_o[18] <= <GND>
TxsReadData_o[19] <= <GND>
TxsReadData_o[20] <= <GND>
TxsReadData_o[21] <= <GND>
TxsReadData_o[22] <= <GND>
TxsReadData_o[23] <= <GND>
TxsReadData_o[24] <= <GND>
TxsReadData_o[25] <= <GND>
TxsReadData_o[26] <= <GND>
TxsReadData_o[27] <= <GND>
TxsReadData_o[28] <= <GND>
TxsReadData_o[29] <= <GND>
TxsReadData_o[30] <= <GND>
TxsReadData_o[31] <= <GND>
TxsReadData_o[32] <= <GND>
TxsReadData_o[33] <= <GND>
TxsReadData_o[34] <= <GND>
TxsReadData_o[35] <= <GND>
TxsReadData_o[36] <= <GND>
TxsReadData_o[37] <= <GND>
TxsReadData_o[38] <= <GND>
TxsReadData_o[39] <= <GND>
TxsReadData_o[40] <= <GND>
TxsReadData_o[41] <= <GND>
TxsReadData_o[42] <= <GND>
TxsReadData_o[43] <= <GND>
TxsReadData_o[44] <= <GND>
TxsReadData_o[45] <= <GND>
TxsReadData_o[46] <= <GND>
TxsReadData_o[47] <= <GND>
TxsReadData_o[48] <= <GND>
TxsReadData_o[49] <= <GND>
TxsReadData_o[50] <= <GND>
TxsReadData_o[51] <= <GND>
TxsReadData_o[52] <= <GND>
TxsReadData_o[53] <= <GND>
TxsReadData_o[54] <= <GND>
TxsReadData_o[55] <= <GND>
TxsReadData_o[56] <= <GND>
TxsReadData_o[57] <= <GND>
TxsReadData_o[58] <= <GND>
TxsReadData_o[59] <= <GND>
TxsReadData_o[60] <= <GND>
TxsReadData_o[61] <= <GND>
TxsReadData_o[62] <= <GND>
TxsReadData_o[63] <= <GND>
TxsWaitRequest_o <= <GND>
app_int_ack <= stratix_iv.stratixiv_hssi_pcie_hip.TLAPPINTAACK
app_msi_ack <= stratix_iv.stratixiv_hssi_pcie_hip.TLAPPMSIACK
avs_pcie_reconfig_readdata[0] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[1] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[2] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[3] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[4] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[5] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[6] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[7] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[8] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[9] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[10] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[11] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[12] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[13] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[14] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[15] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdatavalid <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdatavalid
avs_pcie_reconfig_waitrequest <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_waitrequest
core_clk_out <= stratix_iv.stratixiv_hssi_pcie_hip.CORE_CLK_OUT
derr_cor_ext_rcv0 <= stratix_iv.stratixiv_hssi_pcie_hip.DERR_COR_EXT_RCV0
derr_cor_ext_rcv1 <= stratix_iv.stratixiv_hssi_pcie_hip.DERR_COR_EXT_RCV1
derr_cor_ext_rpl <= stratix_iv.stratixiv_hssi_pcie_hip.DERR_COR_EXT_RPL
derr_rpl <= stratix_iv.stratixiv_hssi_pcie_hip.DERR_RPL
dl_ltssm[0] <= stratix_iv.stratixiv_hssi_pcie_hip.DL_LTSSM
dl_ltssm[1] <= stratix_iv.stratixiv_hssi_pcie_hip.DL_LTSSM1
dl_ltssm[2] <= stratix_iv.stratixiv_hssi_pcie_hip.DL_LTSSM2
dl_ltssm[3] <= stratix_iv.stratixiv_hssi_pcie_hip.DL_LTSSM3
dl_ltssm[4] <= stratix_iv.stratixiv_hssi_pcie_hip.DL_LTSSM4
dlup_exit <= stratix_iv.stratixiv_hssi_pcie_hip.DLUPEXIT
eidle_infer_sel[0] <= stratix_iv.stratixiv_hssi_pcie_hip.EIDLEINFERSEL
eidle_infer_sel[1] <= stratix_iv.stratixiv_hssi_pcie_hip.EIDLEINFERSEL1
eidle_infer_sel[2] <= stratix_iv.stratixiv_hssi_pcie_hip.EIDLEINFERSEL2
eidle_infer_sel[3] <= stratix_iv.stratixiv_hssi_pcie_hip.EIDLEINFERSEL3
eidle_infer_sel[4] <= stratix_iv.stratixiv_hssi_pcie_hip.EIDLEINFERSEL4
eidle_infer_sel[5] <= stratix_iv.stratixiv_hssi_pcie_hip.EIDLEINFERSEL5
eidle_infer_sel[6] <= stratix_iv.stratixiv_hssi_pcie_hip.EIDLEINFERSEL6
eidle_infer_sel[7] <= stratix_iv.stratixiv_hssi_pcie_hip.EIDLEINFERSEL7
eidle_infer_sel[8] <= stratix_iv.stratixiv_hssi_pcie_hip.EIDLEINFERSEL8
eidle_infer_sel[9] <= stratix_iv.stratixiv_hssi_pcie_hip.EIDLEINFERSEL9
eidle_infer_sel[10] <= stratix_iv.stratixiv_hssi_pcie_hip.EIDLEINFERSEL10
eidle_infer_sel[11] <= stratix_iv.stratixiv_hssi_pcie_hip.EIDLEINFERSEL11
eidle_infer_sel[12] <= stratix_iv.stratixiv_hssi_pcie_hip.EIDLEINFERSEL12
eidle_infer_sel[13] <= stratix_iv.stratixiv_hssi_pcie_hip.EIDLEINFERSEL13
eidle_infer_sel[14] <= stratix_iv.stratixiv_hssi_pcie_hip.EIDLEINFERSEL14
eidle_infer_sel[15] <= stratix_iv.stratixiv_hssi_pcie_hip.EIDLEINFERSEL15
eidle_infer_sel[16] <= stratix_iv.stratixiv_hssi_pcie_hip.EIDLEINFERSEL16
eidle_infer_sel[17] <= stratix_iv.stratixiv_hssi_pcie_hip.EIDLEINFERSEL17
eidle_infer_sel[18] <= stratix_iv.stratixiv_hssi_pcie_hip.EIDLEINFERSEL18
eidle_infer_sel[19] <= stratix_iv.stratixiv_hssi_pcie_hip.EIDLEINFERSEL19
eidle_infer_sel[20] <= stratix_iv.stratixiv_hssi_pcie_hip.EIDLEINFERSEL20
eidle_infer_sel[21] <= stratix_iv.stratixiv_hssi_pcie_hip.EIDLEINFERSEL21
eidle_infer_sel[22] <= stratix_iv.stratixiv_hssi_pcie_hip.EIDLEINFERSEL22
eidle_infer_sel[23] <= stratix_iv.stratixiv_hssi_pcie_hip.EIDLEINFERSEL23
ev_128ns <= stratix_iv.stratixiv_hssi_pcie_hip.EV_128NS
ev_1us <= stratix_iv.stratixiv_hssi_pcie_hip.EV1US
hip_extraclkout[0] <= stratix_iv.stratixiv_hssi_pcie_hip.O_EXTRA_CLK_OUT
hip_extraclkout[1] <= stratix_iv.stratixiv_hssi_pcie_hip.O_EXTRA_CLK_OUT1
hotrst_exit <= stratix_iv.stratixiv_hssi_pcie_hip.HOTRSTEXIT
int_status[0] <= stratix_iv.stratixiv_hssi_pcie_hip.INT_STATUS
int_status[1] <= stratix_iv.stratixiv_hssi_pcie_hip.INT_STATUS1
int_status[2] <= stratix_iv.stratixiv_hssi_pcie_hip.INT_STATUS2
int_status[3] <= stratix_iv.stratixiv_hssi_pcie_hip.INT_STATUS3
l2_exit <= stratix_iv.stratixiv_hssi_pcie_hip.L2EXIT
lane_act[0] <= stratix_iv.stratixiv_hssi_pcie_hip.LANEACT
lane_act[1] <= stratix_iv.stratixiv_hssi_pcie_hip.LANEACT1
lane_act[2] <= stratix_iv.stratixiv_hssi_pcie_hip.LANEACT2
lane_act[3] <= stratix_iv.stratixiv_hssi_pcie_hip.LANEACT3
lmi_ack <= stratix_iv.stratixiv_hssi_pcie_hip.LMIACK
lmi_dout[0] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT
lmi_dout[1] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT1
lmi_dout[2] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT2
lmi_dout[3] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT3
lmi_dout[4] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT4
lmi_dout[5] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT5
lmi_dout[6] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT6
lmi_dout[7] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT7
lmi_dout[8] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT8
lmi_dout[9] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT9
lmi_dout[10] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT10
lmi_dout[11] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT11
lmi_dout[12] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT12
lmi_dout[13] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT13
lmi_dout[14] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT14
lmi_dout[15] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT15
lmi_dout[16] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT16
lmi_dout[17] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT17
lmi_dout[18] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT18
lmi_dout[19] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT19
lmi_dout[20] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT20
lmi_dout[21] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT21
lmi_dout[22] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT22
lmi_dout[23] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT23
lmi_dout[24] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT24
lmi_dout[25] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT25
lmi_dout[26] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT26
lmi_dout[27] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT27
lmi_dout[28] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT28
lmi_dout[29] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT29
lmi_dout[30] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT30
lmi_dout[31] <= stratix_iv.stratixiv_hssi_pcie_hip.LMIDOUT31
npd_alloc_1cred_vc0 <= altpcie_txcred_patch:txcred_patch0.npd_alloc_1cred
npd_alloc_1cred_vc1 <= altpcie_txcred_patch:txcred_patch1.npd_alloc_1cred
npd_cred_vio_vc0 <= altpcie_txcred_patch:txcred_patch0.npd_cred_viol
npd_cred_vio_vc1 <= altpcie_txcred_patch:txcred_patch1.npd_cred_viol
nph_alloc_1cred_vc0 <= altpcie_txcred_patch:txcred_patch0.nph_alloc_1cred
nph_alloc_1cred_vc1 <= altpcie_txcred_patch:txcred_patch1.nph_alloc_1cred
nph_cred_vio_vc0 <= altpcie_txcred_patch:txcred_patch0.nph_cred_viol
nph_cred_vio_vc1 <= altpcie_txcred_patch:txcred_patch1.nph_cred_viol
pme_to_sr <= stratix_iv.stratixiv_hssi_pcie_hip.TLPMETOSR
powerdown0_ext[0] <= stratix_iv.stratixiv_hssi_pcie_hip.POWERDOWN
powerdown0_ext[1] <= stratix_iv.stratixiv_hssi_pcie_hip.POWERDOWN1
powerdown1_ext[0] <= stratix_iv.stratixiv_hssi_pcie_hip.POWERDOWN2
powerdown1_ext[1] <= stratix_iv.stratixiv_hssi_pcie_hip.POWERDOWN3
powerdown2_ext[0] <= stratix_iv.stratixiv_hssi_pcie_hip.POWERDOWN4
powerdown2_ext[1] <= stratix_iv.stratixiv_hssi_pcie_hip.POWERDOWN5
powerdown3_ext[0] <= stratix_iv.stratixiv_hssi_pcie_hip.POWERDOWN6
powerdown3_ext[1] <= stratix_iv.stratixiv_hssi_pcie_hip.POWERDOWN7
powerdown4_ext[0] <= stratix_iv.stratixiv_hssi_pcie_hip.POWERDOWN8
powerdown4_ext[1] <= stratix_iv.stratixiv_hssi_pcie_hip.POWERDOWN9
powerdown5_ext[0] <= stratix_iv.stratixiv_hssi_pcie_hip.POWERDOWN10
powerdown5_ext[1] <= stratix_iv.stratixiv_hssi_pcie_hip.POWERDOWN11
powerdown6_ext[0] <= stratix_iv.stratixiv_hssi_pcie_hip.POWERDOWN12
powerdown6_ext[1] <= stratix_iv.stratixiv_hssi_pcie_hip.POWERDOWN13
powerdown7_ext[0] <= stratix_iv.stratixiv_hssi_pcie_hip.POWERDOWN14
powerdown7_ext[1] <= stratix_iv.stratixiv_hssi_pcie_hip.POWERDOWN15
r2c_err0 <= stratix_iv.stratixiv_hssi_pcie_hip.EXTRA_OUT1
r2c_err1 <= stratix_iv.stratixiv_hssi_pcie_hip.EXTRA_OUT2
rate_ext <= stratix_iv.stratixiv_hssi_pcie_hip.RATE
rc_gxb_powerdown <= <GND>
rc_rx_analogreset <= <GND>
rc_rx_digitalreset <= <GND>
rc_tx_digitalreset <= <GND>
reset_status <= stratix_iv.stratixiv_hssi_pcie_hip.RESETSTATUS
rx_fifo_empty0 <= stratix_iv.stratixiv_hssi_pcie_hip.RXFIFOEMPTYVC0
rx_fifo_empty1 <= stratix_iv.stratixiv_hssi_pcie_hip.RXFIFOEMPTYVC1
rx_fifo_full0 <= stratix_iv.stratixiv_hssi_pcie_hip.RXFIFOFULLVC0
rx_fifo_full1 <= stratix_iv.stratixiv_hssi_pcie_hip.RXFIFOFULLVC1
rx_st_bardec0[0] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBARDECVC0
rx_st_bardec0[1] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBARDECVC01
rx_st_bardec0[2] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBARDECVC02
rx_st_bardec0[3] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBARDECVC03
rx_st_bardec0[4] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBARDECVC04
rx_st_bardec0[5] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBARDECVC05
rx_st_bardec0[6] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBARDECVC06
rx_st_bardec0[7] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBARDECVC07
rx_st_bardec1[0] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBARDECVC1
rx_st_bardec1[1] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBARDECVC11
rx_st_bardec1[2] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBARDECVC12
rx_st_bardec1[3] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBARDECVC13
rx_st_bardec1[4] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBARDECVC14
rx_st_bardec1[5] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBARDECVC15
rx_st_bardec1[6] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBARDECVC16
rx_st_bardec1[7] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBARDECVC17
rx_st_be0[0] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC00
rx_st_be0[1] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC001
rx_st_be0[2] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC002
rx_st_be0[3] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC003
rx_st_be0[4] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC004
rx_st_be0[5] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC005
rx_st_be0[6] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC006
rx_st_be0[7] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC007
rx_st_be0_p1[0] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC01
rx_st_be0_p1[1] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC011
rx_st_be0_p1[2] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC012
rx_st_be0_p1[3] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC013
rx_st_be0_p1[4] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC014
rx_st_be0_p1[5] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC015
rx_st_be0_p1[6] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC016
rx_st_be0_p1[7] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC017
rx_st_be1[0] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC10
rx_st_be1[1] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC101
rx_st_be1[2] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC102
rx_st_be1[3] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC103
rx_st_be1[4] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC104
rx_st_be1[5] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC105
rx_st_be1[6] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC106
rx_st_be1[7] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC107
rx_st_be1_p1[0] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC11
rx_st_be1_p1[1] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC111
rx_st_be1_p1[2] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC112
rx_st_be1_p1[3] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC113
rx_st_be1_p1[4] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC114
rx_st_be1_p1[5] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC115
rx_st_be1_p1[6] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC116
rx_st_be1_p1[7] <= stratix_iv.stratixiv_hssi_pcie_hip.RXBEVC117
rx_st_data0[0] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC00
rx_st_data0[1] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC001
rx_st_data0[2] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC002
rx_st_data0[3] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC003
rx_st_data0[4] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC004
rx_st_data0[5] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC005
rx_st_data0[6] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC006
rx_st_data0[7] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC007
rx_st_data0[8] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC008
rx_st_data0[9] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC009
rx_st_data0[10] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0010
rx_st_data0[11] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0011
rx_st_data0[12] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0012
rx_st_data0[13] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0013
rx_st_data0[14] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0014
rx_st_data0[15] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0015
rx_st_data0[16] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0016
rx_st_data0[17] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0017
rx_st_data0[18] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0018
rx_st_data0[19] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0019
rx_st_data0[20] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0020
rx_st_data0[21] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0021
rx_st_data0[22] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0022
rx_st_data0[23] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0023
rx_st_data0[24] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0024
rx_st_data0[25] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0025
rx_st_data0[26] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0026
rx_st_data0[27] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0027
rx_st_data0[28] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0028
rx_st_data0[29] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0029
rx_st_data0[30] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0030
rx_st_data0[31] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0031
rx_st_data0[32] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0032
rx_st_data0[33] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0033
rx_st_data0[34] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0034
rx_st_data0[35] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0035
rx_st_data0[36] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0036
rx_st_data0[37] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0037
rx_st_data0[38] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0038
rx_st_data0[39] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0039
rx_st_data0[40] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0040
rx_st_data0[41] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0041
rx_st_data0[42] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0042
rx_st_data0[43] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0043
rx_st_data0[44] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0044
rx_st_data0[45] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0045
rx_st_data0[46] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0046
rx_st_data0[47] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0047
rx_st_data0[48] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0048
rx_st_data0[49] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0049
rx_st_data0[50] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0050
rx_st_data0[51] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0051
rx_st_data0[52] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0052
rx_st_data0[53] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0053
rx_st_data0[54] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0054
rx_st_data0[55] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0055
rx_st_data0[56] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0056
rx_st_data0[57] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0057
rx_st_data0[58] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0058
rx_st_data0[59] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0059
rx_st_data0[60] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0060
rx_st_data0[61] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0061
rx_st_data0[62] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0062
rx_st_data0[63] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0063
rx_st_data0_p1[0] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC01
rx_st_data0_p1[1] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC011
rx_st_data0_p1[2] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC012
rx_st_data0_p1[3] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC013
rx_st_data0_p1[4] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC014
rx_st_data0_p1[5] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC015
rx_st_data0_p1[6] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC016
rx_st_data0_p1[7] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC017
rx_st_data0_p1[8] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC018
rx_st_data0_p1[9] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC019
rx_st_data0_p1[10] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0110
rx_st_data0_p1[11] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0111
rx_st_data0_p1[12] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0112
rx_st_data0_p1[13] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0113
rx_st_data0_p1[14] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0114
rx_st_data0_p1[15] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0115
rx_st_data0_p1[16] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0116
rx_st_data0_p1[17] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0117
rx_st_data0_p1[18] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0118
rx_st_data0_p1[19] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0119
rx_st_data0_p1[20] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0120
rx_st_data0_p1[21] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0121
rx_st_data0_p1[22] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0122
rx_st_data0_p1[23] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0123
rx_st_data0_p1[24] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0124
rx_st_data0_p1[25] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0125
rx_st_data0_p1[26] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0126
rx_st_data0_p1[27] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0127
rx_st_data0_p1[28] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0128
rx_st_data0_p1[29] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0129
rx_st_data0_p1[30] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0130
rx_st_data0_p1[31] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0131
rx_st_data0_p1[32] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0132
rx_st_data0_p1[33] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0133
rx_st_data0_p1[34] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0134
rx_st_data0_p1[35] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0135
rx_st_data0_p1[36] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0136
rx_st_data0_p1[37] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0137
rx_st_data0_p1[38] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0138
rx_st_data0_p1[39] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0139
rx_st_data0_p1[40] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0140
rx_st_data0_p1[41] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0141
rx_st_data0_p1[42] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0142
rx_st_data0_p1[43] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0143
rx_st_data0_p1[44] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0144
rx_st_data0_p1[45] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0145
rx_st_data0_p1[46] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0146
rx_st_data0_p1[47] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0147
rx_st_data0_p1[48] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0148
rx_st_data0_p1[49] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0149
rx_st_data0_p1[50] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0150
rx_st_data0_p1[51] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0151
rx_st_data0_p1[52] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0152
rx_st_data0_p1[53] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0153
rx_st_data0_p1[54] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0154
rx_st_data0_p1[55] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0155
rx_st_data0_p1[56] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0156
rx_st_data0_p1[57] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0157
rx_st_data0_p1[58] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0158
rx_st_data0_p1[59] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0159
rx_st_data0_p1[60] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0160
rx_st_data0_p1[61] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0161
rx_st_data0_p1[62] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0162
rx_st_data0_p1[63] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC0163
rx_st_data1[0] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC10
rx_st_data1[1] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC101
rx_st_data1[2] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC102
rx_st_data1[3] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC103
rx_st_data1[4] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC104
rx_st_data1[5] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC105
rx_st_data1[6] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC106
rx_st_data1[7] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC107
rx_st_data1[8] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC108
rx_st_data1[9] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC109
rx_st_data1[10] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1010
rx_st_data1[11] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1011
rx_st_data1[12] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1012
rx_st_data1[13] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1013
rx_st_data1[14] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1014
rx_st_data1[15] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1015
rx_st_data1[16] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1016
rx_st_data1[17] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1017
rx_st_data1[18] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1018
rx_st_data1[19] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1019
rx_st_data1[20] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1020
rx_st_data1[21] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1021
rx_st_data1[22] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1022
rx_st_data1[23] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1023
rx_st_data1[24] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1024
rx_st_data1[25] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1025
rx_st_data1[26] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1026
rx_st_data1[27] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1027
rx_st_data1[28] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1028
rx_st_data1[29] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1029
rx_st_data1[30] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1030
rx_st_data1[31] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1031
rx_st_data1[32] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1032
rx_st_data1[33] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1033
rx_st_data1[34] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1034
rx_st_data1[35] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1035
rx_st_data1[36] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1036
rx_st_data1[37] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1037
rx_st_data1[38] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1038
rx_st_data1[39] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1039
rx_st_data1[40] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1040
rx_st_data1[41] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1041
rx_st_data1[42] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1042
rx_st_data1[43] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1043
rx_st_data1[44] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1044
rx_st_data1[45] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1045
rx_st_data1[46] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1046
rx_st_data1[47] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1047
rx_st_data1[48] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1048
rx_st_data1[49] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1049
rx_st_data1[50] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1050
rx_st_data1[51] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1051
rx_st_data1[52] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1052
rx_st_data1[53] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1053
rx_st_data1[54] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1054
rx_st_data1[55] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1055
rx_st_data1[56] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1056
rx_st_data1[57] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1057
rx_st_data1[58] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1058
rx_st_data1[59] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1059
rx_st_data1[60] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1060
rx_st_data1[61] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1061
rx_st_data1[62] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1062
rx_st_data1[63] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1063
rx_st_data1_p1[0] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC11
rx_st_data1_p1[1] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC111
rx_st_data1_p1[2] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC112
rx_st_data1_p1[3] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC113
rx_st_data1_p1[4] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC114
rx_st_data1_p1[5] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC115
rx_st_data1_p1[6] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC116
rx_st_data1_p1[7] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC117
rx_st_data1_p1[8] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC118
rx_st_data1_p1[9] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC119
rx_st_data1_p1[10] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1110
rx_st_data1_p1[11] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1111
rx_st_data1_p1[12] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1112
rx_st_data1_p1[13] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1113
rx_st_data1_p1[14] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1114
rx_st_data1_p1[15] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1115
rx_st_data1_p1[16] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1116
rx_st_data1_p1[17] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1117
rx_st_data1_p1[18] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1118
rx_st_data1_p1[19] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1119
rx_st_data1_p1[20] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1120
rx_st_data1_p1[21] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1121
rx_st_data1_p1[22] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1122
rx_st_data1_p1[23] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1123
rx_st_data1_p1[24] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1124
rx_st_data1_p1[25] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1125
rx_st_data1_p1[26] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1126
rx_st_data1_p1[27] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1127
rx_st_data1_p1[28] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1128
rx_st_data1_p1[29] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1129
rx_st_data1_p1[30] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1130
rx_st_data1_p1[31] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1131
rx_st_data1_p1[32] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1132
rx_st_data1_p1[33] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1133
rx_st_data1_p1[34] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1134
rx_st_data1_p1[35] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1135
rx_st_data1_p1[36] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1136
rx_st_data1_p1[37] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1137
rx_st_data1_p1[38] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1138
rx_st_data1_p1[39] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1139
rx_st_data1_p1[40] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1140
rx_st_data1_p1[41] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1141
rx_st_data1_p1[42] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1142
rx_st_data1_p1[43] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1143
rx_st_data1_p1[44] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1144
rx_st_data1_p1[45] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1145
rx_st_data1_p1[46] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1146
rx_st_data1_p1[47] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1147
rx_st_data1_p1[48] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1148
rx_st_data1_p1[49] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1149
rx_st_data1_p1[50] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1150
rx_st_data1_p1[51] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1151
rx_st_data1_p1[52] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1152
rx_st_data1_p1[53] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1153
rx_st_data1_p1[54] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1154
rx_st_data1_p1[55] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1155
rx_st_data1_p1[56] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1156
rx_st_data1_p1[57] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1157
rx_st_data1_p1[58] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1158
rx_st_data1_p1[59] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1159
rx_st_data1_p1[60] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1160
rx_st_data1_p1[61] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1161
rx_st_data1_p1[62] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1162
rx_st_data1_p1[63] <= stratix_iv.stratixiv_hssi_pcie_hip.RXDATAVC1163
rx_st_eop0 <= stratix_iv.stratixiv_hssi_pcie_hip.RXEOPVC00
rx_st_eop0_p1 <= stratix_iv.stratixiv_hssi_pcie_hip.RXEOPVC01
rx_st_eop1 <= stratix_iv.stratixiv_hssi_pcie_hip.RXEOPVC10
rx_st_eop1_p1 <= stratix_iv.stratixiv_hssi_pcie_hip.RXEOPVC11
rx_st_err0 <= stratix_iv.stratixiv_hssi_pcie_hip.RXERRVC0
rx_st_err1 <= stratix_iv.stratixiv_hssi_pcie_hip.RXERRVC1
rx_st_sop0 <= stratix_iv.stratixiv_hssi_pcie_hip.RXSOPVC00
rx_st_sop0_p1 <= stratix_iv.stratixiv_hssi_pcie_hip.RXSOPVC01
rx_st_sop1 <= stratix_iv.stratixiv_hssi_pcie_hip.RXSOPVC10
rx_st_sop1_p1 <= stratix_iv.stratixiv_hssi_pcie_hip.RXSOPVC11
rx_st_valid0 <= stratix_iv.stratixiv_hssi_pcie_hip.RXVALIDVC0
rx_st_valid1 <= stratix_iv.stratixiv_hssi_pcie_hip.RXVALIDVC1
rxpolarity0_ext <= stratix_iv.stratixiv_hssi_pcie_hip.RXPOLARITY
rxpolarity1_ext <= stratix_iv.stratixiv_hssi_pcie_hip.RXPOLARITY1
rxpolarity2_ext <= stratix_iv.stratixiv_hssi_pcie_hip.RXPOLARITY2
rxpolarity3_ext <= stratix_iv.stratixiv_hssi_pcie_hip.RXPOLARITY3
rxpolarity4_ext <= stratix_iv.stratixiv_hssi_pcie_hip.RXPOLARITY4
rxpolarity5_ext <= stratix_iv.stratixiv_hssi_pcie_hip.RXPOLARITY5
rxpolarity6_ext <= stratix_iv.stratixiv_hssi_pcie_hip.RXPOLARITY6
rxpolarity7_ext <= stratix_iv.stratixiv_hssi_pcie_hip.RXPOLARITY7
serr_out <= stratix_iv.stratixiv_hssi_pcie_hip.SERROUT
suc_spd_neg <= stratix_iv.stratixiv_hssi_pcie_hip.EXTRA_OUT
swdn_wake <= stratix_iv.stratixiv_hssi_pcie_hip.SWDN_WAKE
swup_hotrst <= stratix_iv.stratixiv_hssi_pcie_hip.SWUP_HOTRST
test_out[0] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP
test_out[1] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP1
test_out[2] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP2
test_out[3] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP3
test_out[4] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP4
test_out[5] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP5
test_out[6] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP6
test_out[7] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP7
test_out[8] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP8
test_out[9] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP9
test_out[10] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP10
test_out[11] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP11
test_out[12] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP12
test_out[13] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP13
test_out[14] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP14
test_out[15] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP15
test_out[16] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP16
test_out[17] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP17
test_out[18] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP18
test_out[19] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP19
test_out[20] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP20
test_out[21] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP21
test_out[22] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP22
test_out[23] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP23
test_out[24] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP24
test_out[25] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP25
test_out[26] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP26
test_out[27] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP27
test_out[28] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP28
test_out[29] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP29
test_out[30] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP30
test_out[31] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP31
test_out[32] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP32
test_out[33] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP33
test_out[34] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP34
test_out[35] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP35
test_out[36] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP36
test_out[37] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP37
test_out[38] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP38
test_out[39] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP39
test_out[40] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP40
test_out[41] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP41
test_out[42] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP42
test_out[43] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP43
test_out[44] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP44
test_out[45] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP45
test_out[46] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP46
test_out[47] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP47
test_out[48] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP48
test_out[49] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP49
test_out[50] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP50
test_out[51] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP51
test_out[52] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP52
test_out[53] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP53
test_out[54] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP54
test_out[55] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP55
test_out[56] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP56
test_out[57] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP57
test_out[58] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP58
test_out[59] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP59
test_out[60] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP60
test_out[61] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP61
test_out[62] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP62
test_out[63] <= stratix_iv.stratixiv_hssi_pcie_hip.TESTOUTHIP63
tl_cfg_add[0] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_add
tl_cfg_add[1] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_add
tl_cfg_add[2] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_add
tl_cfg_add[3] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_add
tl_cfg_ctl[0] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[1] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[2] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[3] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[4] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[5] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[6] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[7] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[8] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[9] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[10] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[11] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[12] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[13] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[14] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[15] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[16] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[17] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[18] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[19] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[20] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[21] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[22] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[23] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[24] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[25] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[26] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[27] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[28] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[29] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[30] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[31] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl_wr <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl_wr
tl_cfg_sts[0] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[1] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[2] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[3] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[4] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[5] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[6] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[7] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[8] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[9] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[10] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[11] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[12] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[13] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[14] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[15] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[16] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[17] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[18] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[19] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[20] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[21] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[22] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[23] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[24] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[25] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[26] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[27] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[28] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[29] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[30] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[31] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[32] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[33] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[34] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[35] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[36] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[37] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[38] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[39] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[40] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[41] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[42] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[43] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[44] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[45] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[46] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[47] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[48] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[49] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[50] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[51] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[52] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts_wr <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts_wr
tlbp_dl_ack_phypm[0] <= stratix_iv.stratixiv_hssi_pcie_hip.DLACKPHYPM
tlbp_dl_ack_phypm[1] <= stratix_iv.stratixiv_hssi_pcie_hip.DLACKPHYPM1
tlbp_dl_ack_requpfc <= stratix_iv.stratixiv_hssi_pcie_hip.DL_ACK_REQ_UPFC
tlbp_dl_ack_sndupfc <= stratix_iv.stratixiv_hssi_pcie_hip.DL_ACK_SND_UPFC
tlbp_dl_current_deemp <= stratix_iv.stratixiv_hssi_pcie_hip.DLCURRENTDEEMP
tlbp_dl_currentspeed[0] <= stratix_iv.stratixiv_hssi_pcie_hip.DLCURRENTSPEED
tlbp_dl_currentspeed[1] <= stratix_iv.stratixiv_hssi_pcie_hip.DLCURRENTSPEED1
tlbp_dl_dll_req <= stratix_iv.stratixiv_hssi_pcie_hip.DLDLLREQ
tlbp_dl_err_dll[0] <= stratix_iv.stratixiv_hssi_pcie_hip.DLERRDLL
tlbp_dl_err_dll[1] <= stratix_iv.stratixiv_hssi_pcie_hip.DLERRDLL1
tlbp_dl_err_dll[2] <= stratix_iv.stratixiv_hssi_pcie_hip.DLERRDLL2
tlbp_dl_err_dll[3] <= stratix_iv.stratixiv_hssi_pcie_hip.DLERRDLL3
tlbp_dl_err_dll[4] <= stratix_iv.stratixiv_hssi_pcie_hip.DLERRDLL4
tlbp_dl_errphy <= stratix_iv.stratixiv_hssi_pcie_hip.DLERRPHY
tlbp_dl_link_autobdw_status <= stratix_iv.stratixiv_hssi_pcie_hip.DLLINKAUTOBDWSTATUS
tlbp_dl_link_bdwmng_status <= stratix_iv.stratixiv_hssi_pcie_hip.DLLINKBDWMNGSTATUS
tlbp_dl_rpbuf_emp <= stratix_iv.stratixiv_hssi_pcie_hip.DLRPBUFEMP
tlbp_dl_rst_enter_comp_bit <= stratix_iv.stratixiv_hssi_pcie_hip.DLRSTENTERCOMPBIT
tlbp_dl_rst_tx_margin_field <= stratix_iv.stratixiv_hssi_pcie_hip.DLRSTTXMARGINFIELD
tlbp_dl_rx_typ_pm[0] <= stratix_iv.stratixiv_hssi_pcie_hip.DLRXTYPPM
tlbp_dl_rx_typ_pm[1] <= stratix_iv.stratixiv_hssi_pcie_hip.DLRXTYPPM1
tlbp_dl_rx_typ_pm[2] <= stratix_iv.stratixiv_hssi_pcie_hip.DLRXTYPPM2
tlbp_dl_rx_valpm <= stratix_iv.stratixiv_hssi_pcie_hip.DLRXVALPM
tlbp_dl_tx_ackpm <= stratix_iv.stratixiv_hssi_pcie_hip.DLTXACKPM
tlbp_dl_up <= stratix_iv.stratixiv_hssi_pcie_hip.DLUP
tlbp_dl_vc_status[0] <= stratix_iv.stratixiv_hssi_pcie_hip.DLVCSTATUS
tlbp_dl_vc_status[1] <= stratix_iv.stratixiv_hssi_pcie_hip.DLVCSTATUS1
tlbp_dl_vc_status[2] <= stratix_iv.stratixiv_hssi_pcie_hip.DLVCSTATUS2
tlbp_dl_vc_status[3] <= stratix_iv.stratixiv_hssi_pcie_hip.DLVCSTATUS3
tlbp_dl_vc_status[4] <= stratix_iv.stratixiv_hssi_pcie_hip.DLVCSTATUS4
tlbp_dl_vc_status[5] <= stratix_iv.stratixiv_hssi_pcie_hip.DLVCSTATUS5
tlbp_dl_vc_status[6] <= stratix_iv.stratixiv_hssi_pcie_hip.DLVCSTATUS6
tlbp_dl_vc_status[7] <= stratix_iv.stratixiv_hssi_pcie_hip.DLVCSTATUS7
tlbp_link_up <= stratix_iv.stratixiv_hssi_pcie_hip.LINKUP
tx_cred0[0] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[1] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[2] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[3] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[4] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[5] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[6] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[7] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[8] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[9] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[10] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[11] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[12] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[13] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[14] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[15] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[16] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[17] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[18] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[19] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[20] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[21] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[22] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[23] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[24] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[25] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[26] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[27] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[28] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[29] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[30] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[31] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[32] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[33] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[34] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[35] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred1[0] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[1] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[2] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[3] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[4] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[5] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[6] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[7] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[8] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[9] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[10] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[11] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[12] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[13] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[14] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[15] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[16] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[17] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[18] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[19] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[20] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[21] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[22] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[23] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[24] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[25] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[26] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[27] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[28] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[29] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[30] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[31] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[32] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[33] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[34] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[35] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_deemph[0] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDEEMPH
tx_deemph[1] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDEEMPH1
tx_deemph[2] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDEEMPH2
tx_deemph[3] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDEEMPH3
tx_deemph[4] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDEEMPH4
tx_deemph[5] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDEEMPH5
tx_deemph[6] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDEEMPH6
tx_deemph[7] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDEEMPH7
tx_fifo_empty0 <= stratix_iv.stratixiv_hssi_pcie_hip.TXFIFOEMPTYVC0
tx_fifo_empty1 <= stratix_iv.stratixiv_hssi_pcie_hip.TXFIFOEMPTYVC1
tx_fifo_full0 <= stratix_iv.stratixiv_hssi_pcie_hip.TXFIFOFULLVC0
tx_fifo_full1 <= stratix_iv.stratixiv_hssi_pcie_hip.TXFIFOFULLVC1
tx_fifo_rdptr0[0] <= stratix_iv.stratixiv_hssi_pcie_hip.TXFIFORDPVC0
tx_fifo_rdptr0[1] <= stratix_iv.stratixiv_hssi_pcie_hip.TXFIFORDPVC01
tx_fifo_rdptr0[2] <= stratix_iv.stratixiv_hssi_pcie_hip.TXFIFORDPVC02
tx_fifo_rdptr0[3] <= stratix_iv.stratixiv_hssi_pcie_hip.TXFIFORDPVC03
tx_fifo_rdptr1[0] <= stratix_iv.stratixiv_hssi_pcie_hip.TXFIFORDPVC1
tx_fifo_rdptr1[1] <= stratix_iv.stratixiv_hssi_pcie_hip.TXFIFORDPVC11
tx_fifo_rdptr1[2] <= stratix_iv.stratixiv_hssi_pcie_hip.TXFIFORDPVC12
tx_fifo_rdptr1[3] <= stratix_iv.stratixiv_hssi_pcie_hip.TXFIFORDPVC13
tx_fifo_wrptr0[0] <= stratix_iv.stratixiv_hssi_pcie_hip.TXFIFOWRPVC0
tx_fifo_wrptr0[1] <= stratix_iv.stratixiv_hssi_pcie_hip.TXFIFOWRPVC01
tx_fifo_wrptr0[2] <= stratix_iv.stratixiv_hssi_pcie_hip.TXFIFOWRPVC02
tx_fifo_wrptr0[3] <= stratix_iv.stratixiv_hssi_pcie_hip.TXFIFOWRPVC03
tx_fifo_wrptr1[0] <= stratix_iv.stratixiv_hssi_pcie_hip.TXFIFOWRPVC1
tx_fifo_wrptr1[1] <= stratix_iv.stratixiv_hssi_pcie_hip.TXFIFOWRPVC11
tx_fifo_wrptr1[2] <= stratix_iv.stratixiv_hssi_pcie_hip.TXFIFOWRPVC12
tx_fifo_wrptr1[3] <= stratix_iv.stratixiv_hssi_pcie_hip.TXFIFOWRPVC13
tx_margin[0] <= stratix_iv.stratixiv_hssi_pcie_hip.TXMARGIN
tx_margin[1] <= stratix_iv.stratixiv_hssi_pcie_hip.TXMARGIN1
tx_margin[2] <= stratix_iv.stratixiv_hssi_pcie_hip.TXMARGIN2
tx_margin[3] <= stratix_iv.stratixiv_hssi_pcie_hip.TXMARGIN3
tx_margin[4] <= stratix_iv.stratixiv_hssi_pcie_hip.TXMARGIN4
tx_margin[5] <= stratix_iv.stratixiv_hssi_pcie_hip.TXMARGIN5
tx_margin[6] <= stratix_iv.stratixiv_hssi_pcie_hip.TXMARGIN6
tx_margin[7] <= stratix_iv.stratixiv_hssi_pcie_hip.TXMARGIN7
tx_margin[8] <= stratix_iv.stratixiv_hssi_pcie_hip.TXMARGIN8
tx_margin[9] <= stratix_iv.stratixiv_hssi_pcie_hip.TXMARGIN9
tx_margin[10] <= stratix_iv.stratixiv_hssi_pcie_hip.TXMARGIN10
tx_margin[11] <= stratix_iv.stratixiv_hssi_pcie_hip.TXMARGIN11
tx_margin[12] <= stratix_iv.stratixiv_hssi_pcie_hip.TXMARGIN12
tx_margin[13] <= stratix_iv.stratixiv_hssi_pcie_hip.TXMARGIN13
tx_margin[14] <= stratix_iv.stratixiv_hssi_pcie_hip.TXMARGIN14
tx_margin[15] <= stratix_iv.stratixiv_hssi_pcie_hip.TXMARGIN15
tx_margin[16] <= stratix_iv.stratixiv_hssi_pcie_hip.TXMARGIN16
tx_margin[17] <= stratix_iv.stratixiv_hssi_pcie_hip.TXMARGIN17
tx_margin[18] <= stratix_iv.stratixiv_hssi_pcie_hip.TXMARGIN18
tx_margin[19] <= stratix_iv.stratixiv_hssi_pcie_hip.TXMARGIN19
tx_margin[20] <= stratix_iv.stratixiv_hssi_pcie_hip.TXMARGIN20
tx_margin[21] <= stratix_iv.stratixiv_hssi_pcie_hip.TXMARGIN21
tx_margin[22] <= stratix_iv.stratixiv_hssi_pcie_hip.TXMARGIN22
tx_margin[23] <= stratix_iv.stratixiv_hssi_pcie_hip.TXMARGIN23
tx_st_ready0 <= stratix_iv.stratixiv_hssi_pcie_hip.TXREADYVC0
tx_st_ready1 <= stratix_iv.stratixiv_hssi_pcie_hip.TXREADYVC1
txcompl0_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXCOMPL
txcompl1_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXCOMPL1
txcompl2_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXCOMPL2
txcompl3_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXCOMPL3
txcompl4_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXCOMPL4
txcompl5_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXCOMPL5
txcompl6_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXCOMPL6
txcompl7_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXCOMPL7
txdata0_ext[0] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA
txdata0_ext[1] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA1
txdata0_ext[2] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA2
txdata0_ext[3] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA3
txdata0_ext[4] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA4
txdata0_ext[5] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA5
txdata0_ext[6] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA6
txdata0_ext[7] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA7
txdata1_ext[0] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA8
txdata1_ext[1] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA9
txdata1_ext[2] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA10
txdata1_ext[3] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA11
txdata1_ext[4] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA12
txdata1_ext[5] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA13
txdata1_ext[6] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA14
txdata1_ext[7] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA15
txdata2_ext[0] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA16
txdata2_ext[1] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA17
txdata2_ext[2] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA18
txdata2_ext[3] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA19
txdata2_ext[4] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA20
txdata2_ext[5] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA21
txdata2_ext[6] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA22
txdata2_ext[7] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA23
txdata3_ext[0] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA24
txdata3_ext[1] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA25
txdata3_ext[2] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA26
txdata3_ext[3] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA27
txdata3_ext[4] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA28
txdata3_ext[5] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA29
txdata3_ext[6] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA30
txdata3_ext[7] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA31
txdata4_ext[0] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA32
txdata4_ext[1] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA33
txdata4_ext[2] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA34
txdata4_ext[3] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA35
txdata4_ext[4] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA36
txdata4_ext[5] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA37
txdata4_ext[6] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA38
txdata4_ext[7] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA39
txdata5_ext[0] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA40
txdata5_ext[1] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA41
txdata5_ext[2] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA42
txdata5_ext[3] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA43
txdata5_ext[4] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA44
txdata5_ext[5] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA45
txdata5_ext[6] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA46
txdata5_ext[7] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA47
txdata6_ext[0] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA48
txdata6_ext[1] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA49
txdata6_ext[2] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA50
txdata6_ext[3] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA51
txdata6_ext[4] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA52
txdata6_ext[5] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA53
txdata6_ext[6] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA54
txdata6_ext[7] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA55
txdata7_ext[0] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA56
txdata7_ext[1] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA57
txdata7_ext[2] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA58
txdata7_ext[3] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA59
txdata7_ext[4] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA60
txdata7_ext[5] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA61
txdata7_ext[6] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA62
txdata7_ext[7] <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATA63
txdatak0_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATAK
txdatak1_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATAK1
txdatak2_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATAK2
txdatak3_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATAK3
txdatak4_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATAK4
txdatak5_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATAK5
txdatak6_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATAK6
txdatak7_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXDATAK7
txdetectrx0_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXDETECTRX
txdetectrx1_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXDETECTRX1
txdetectrx2_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXDETECTRX2
txdetectrx3_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXDETECTRX3
txdetectrx4_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXDETECTRX4
txdetectrx5_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXDETECTRX5
txdetectrx6_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXDETECTRX6
txdetectrx7_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXDETECTRX7
txelecidle0_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXELECIDLE
txelecidle1_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXELECIDLE1
txelecidle2_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXELECIDLE2
txelecidle3_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXELECIDLE3
txelecidle4_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXELECIDLE4
txelecidle5_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXELECIDLE5
txelecidle6_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXELECIDLE6
txelecidle7_ext <= stratix_iv.stratixiv_hssi_pcie_hip.TXELECIDLE7
use_pcie_reconfig <= <GND>
wake_oen <= stratix_iv.stratixiv_hssi_pcie_hip.WAKEOEN
AvlClk_i => ~NO_FANOUT~
CraAddress_i[0] => ~NO_FANOUT~
CraAddress_i[1] => ~NO_FANOUT~
CraAddress_i[2] => ~NO_FANOUT~
CraAddress_i[3] => ~NO_FANOUT~
CraAddress_i[4] => ~NO_FANOUT~
CraAddress_i[5] => ~NO_FANOUT~
CraAddress_i[6] => ~NO_FANOUT~
CraAddress_i[7] => ~NO_FANOUT~
CraAddress_i[8] => ~NO_FANOUT~
CraAddress_i[9] => ~NO_FANOUT~
CraAddress_i[10] => ~NO_FANOUT~
CraAddress_i[11] => ~NO_FANOUT~
CraByteEnable_i[0] => ~NO_FANOUT~
CraByteEnable_i[1] => ~NO_FANOUT~
CraByteEnable_i[2] => ~NO_FANOUT~
CraByteEnable_i[3] => ~NO_FANOUT~
CraChipSelect_i => ~NO_FANOUT~
CraRead => ~NO_FANOUT~
CraWrite => ~NO_FANOUT~
CraWriteData_i[0] => ~NO_FANOUT~
CraWriteData_i[1] => ~NO_FANOUT~
CraWriteData_i[2] => ~NO_FANOUT~
CraWriteData_i[3] => ~NO_FANOUT~
CraWriteData_i[4] => ~NO_FANOUT~
CraWriteData_i[5] => ~NO_FANOUT~
CraWriteData_i[6] => ~NO_FANOUT~
CraWriteData_i[7] => ~NO_FANOUT~
CraWriteData_i[8] => ~NO_FANOUT~
CraWriteData_i[9] => ~NO_FANOUT~
CraWriteData_i[10] => ~NO_FANOUT~
CraWriteData_i[11] => ~NO_FANOUT~
CraWriteData_i[12] => ~NO_FANOUT~
CraWriteData_i[13] => ~NO_FANOUT~
CraWriteData_i[14] => ~NO_FANOUT~
CraWriteData_i[15] => ~NO_FANOUT~
CraWriteData_i[16] => ~NO_FANOUT~
CraWriteData_i[17] => ~NO_FANOUT~
CraWriteData_i[18] => ~NO_FANOUT~
CraWriteData_i[19] => ~NO_FANOUT~
CraWriteData_i[20] => ~NO_FANOUT~
CraWriteData_i[21] => ~NO_FANOUT~
CraWriteData_i[22] => ~NO_FANOUT~
CraWriteData_i[23] => ~NO_FANOUT~
CraWriteData_i[24] => ~NO_FANOUT~
CraWriteData_i[25] => ~NO_FANOUT~
CraWriteData_i[26] => ~NO_FANOUT~
CraWriteData_i[27] => ~NO_FANOUT~
CraWriteData_i[28] => ~NO_FANOUT~
CraWriteData_i[29] => ~NO_FANOUT~
CraWriteData_i[30] => ~NO_FANOUT~
CraWriteData_i[31] => ~NO_FANOUT~
Rstn_i => ~NO_FANOUT~
RxmIrqNum_i[0] => ~NO_FANOUT~
RxmIrqNum_i[1] => ~NO_FANOUT~
RxmIrqNum_i[2] => ~NO_FANOUT~
RxmIrqNum_i[3] => ~NO_FANOUT~
RxmIrqNum_i[4] => ~NO_FANOUT~
RxmIrqNum_i[5] => ~NO_FANOUT~
RxmIrq_i[0] => ~NO_FANOUT~
RxmReadDataValid_i => ~NO_FANOUT~
RxmReadData_i[0] => ~NO_FANOUT~
RxmReadData_i[1] => ~NO_FANOUT~
RxmReadData_i[2] => ~NO_FANOUT~
RxmReadData_i[3] => ~NO_FANOUT~
RxmReadData_i[4] => ~NO_FANOUT~
RxmReadData_i[5] => ~NO_FANOUT~
RxmReadData_i[6] => ~NO_FANOUT~
RxmReadData_i[7] => ~NO_FANOUT~
RxmReadData_i[8] => ~NO_FANOUT~
RxmReadData_i[9] => ~NO_FANOUT~
RxmReadData_i[10] => ~NO_FANOUT~
RxmReadData_i[11] => ~NO_FANOUT~
RxmReadData_i[12] => ~NO_FANOUT~
RxmReadData_i[13] => ~NO_FANOUT~
RxmReadData_i[14] => ~NO_FANOUT~
RxmReadData_i[15] => ~NO_FANOUT~
RxmReadData_i[16] => ~NO_FANOUT~
RxmReadData_i[17] => ~NO_FANOUT~
RxmReadData_i[18] => ~NO_FANOUT~
RxmReadData_i[19] => ~NO_FANOUT~
RxmReadData_i[20] => ~NO_FANOUT~
RxmReadData_i[21] => ~NO_FANOUT~
RxmReadData_i[22] => ~NO_FANOUT~
RxmReadData_i[23] => ~NO_FANOUT~
RxmReadData_i[24] => ~NO_FANOUT~
RxmReadData_i[25] => ~NO_FANOUT~
RxmReadData_i[26] => ~NO_FANOUT~
RxmReadData_i[27] => ~NO_FANOUT~
RxmReadData_i[28] => ~NO_FANOUT~
RxmReadData_i[29] => ~NO_FANOUT~
RxmReadData_i[30] => ~NO_FANOUT~
RxmReadData_i[31] => ~NO_FANOUT~
RxmReadData_i[32] => ~NO_FANOUT~
RxmReadData_i[33] => ~NO_FANOUT~
RxmReadData_i[34] => ~NO_FANOUT~
RxmReadData_i[35] => ~NO_FANOUT~
RxmReadData_i[36] => ~NO_FANOUT~
RxmReadData_i[37] => ~NO_FANOUT~
RxmReadData_i[38] => ~NO_FANOUT~
RxmReadData_i[39] => ~NO_FANOUT~
RxmReadData_i[40] => ~NO_FANOUT~
RxmReadData_i[41] => ~NO_FANOUT~
RxmReadData_i[42] => ~NO_FANOUT~
RxmReadData_i[43] => ~NO_FANOUT~
RxmReadData_i[44] => ~NO_FANOUT~
RxmReadData_i[45] => ~NO_FANOUT~
RxmReadData_i[46] => ~NO_FANOUT~
RxmReadData_i[47] => ~NO_FANOUT~
RxmReadData_i[48] => ~NO_FANOUT~
RxmReadData_i[49] => ~NO_FANOUT~
RxmReadData_i[50] => ~NO_FANOUT~
RxmReadData_i[51] => ~NO_FANOUT~
RxmReadData_i[52] => ~NO_FANOUT~
RxmReadData_i[53] => ~NO_FANOUT~
RxmReadData_i[54] => ~NO_FANOUT~
RxmReadData_i[55] => ~NO_FANOUT~
RxmReadData_i[56] => ~NO_FANOUT~
RxmReadData_i[57] => ~NO_FANOUT~
RxmReadData_i[58] => ~NO_FANOUT~
RxmReadData_i[59] => ~NO_FANOUT~
RxmReadData_i[60] => ~NO_FANOUT~
RxmReadData_i[61] => ~NO_FANOUT~
RxmReadData_i[62] => ~NO_FANOUT~
RxmReadData_i[63] => ~NO_FANOUT~
RxmWaitRequest_i => ~NO_FANOUT~
TxsAddress_i[0] => ~NO_FANOUT~
TxsAddress_i[1] => ~NO_FANOUT~
TxsAddress_i[2] => ~NO_FANOUT~
TxsAddress_i[3] => ~NO_FANOUT~
TxsAddress_i[4] => ~NO_FANOUT~
TxsAddress_i[5] => ~NO_FANOUT~
TxsAddress_i[6] => ~NO_FANOUT~
TxsAddress_i[7] => ~NO_FANOUT~
TxsAddress_i[8] => ~NO_FANOUT~
TxsAddress_i[9] => ~NO_FANOUT~
TxsAddress_i[10] => ~NO_FANOUT~
TxsAddress_i[11] => ~NO_FANOUT~
TxsAddress_i[12] => ~NO_FANOUT~
TxsAddress_i[13] => ~NO_FANOUT~
TxsAddress_i[14] => ~NO_FANOUT~
TxsAddress_i[15] => ~NO_FANOUT~
TxsAddress_i[16] => ~NO_FANOUT~
TxsAddress_i[17] => ~NO_FANOUT~
TxsAddress_i[18] => ~NO_FANOUT~
TxsAddress_i[19] => ~NO_FANOUT~
TxsAddress_i[20] => ~NO_FANOUT~
TxsBurstCount_i[0] => ~NO_FANOUT~
TxsBurstCount_i[1] => ~NO_FANOUT~
TxsBurstCount_i[2] => ~NO_FANOUT~
TxsBurstCount_i[3] => ~NO_FANOUT~
TxsBurstCount_i[4] => ~NO_FANOUT~
TxsBurstCount_i[5] => ~NO_FANOUT~
TxsBurstCount_i[6] => ~NO_FANOUT~
TxsBurstCount_i[7] => ~NO_FANOUT~
TxsBurstCount_i[8] => ~NO_FANOUT~
TxsBurstCount_i[9] => ~NO_FANOUT~
TxsByteEnable_i[0] => ~NO_FANOUT~
TxsByteEnable_i[1] => ~NO_FANOUT~
TxsByteEnable_i[2] => ~NO_FANOUT~
TxsByteEnable_i[3] => ~NO_FANOUT~
TxsByteEnable_i[4] => ~NO_FANOUT~
TxsByteEnable_i[5] => ~NO_FANOUT~
TxsByteEnable_i[6] => ~NO_FANOUT~
TxsByteEnable_i[7] => ~NO_FANOUT~
TxsChipSelect_i => ~NO_FANOUT~
TxsRead_i => ~NO_FANOUT~
TxsWriteData_i[0] => ~NO_FANOUT~
TxsWriteData_i[1] => ~NO_FANOUT~
TxsWriteData_i[2] => ~NO_FANOUT~
TxsWriteData_i[3] => ~NO_FANOUT~
TxsWriteData_i[4] => ~NO_FANOUT~
TxsWriteData_i[5] => ~NO_FANOUT~
TxsWriteData_i[6] => ~NO_FANOUT~
TxsWriteData_i[7] => ~NO_FANOUT~
TxsWriteData_i[8] => ~NO_FANOUT~
TxsWriteData_i[9] => ~NO_FANOUT~
TxsWriteData_i[10] => ~NO_FANOUT~
TxsWriteData_i[11] => ~NO_FANOUT~
TxsWriteData_i[12] => ~NO_FANOUT~
TxsWriteData_i[13] => ~NO_FANOUT~
TxsWriteData_i[14] => ~NO_FANOUT~
TxsWriteData_i[15] => ~NO_FANOUT~
TxsWriteData_i[16] => ~NO_FANOUT~
TxsWriteData_i[17] => ~NO_FANOUT~
TxsWriteData_i[18] => ~NO_FANOUT~
TxsWriteData_i[19] => ~NO_FANOUT~
TxsWriteData_i[20] => ~NO_FANOUT~
TxsWriteData_i[21] => ~NO_FANOUT~
TxsWriteData_i[22] => ~NO_FANOUT~
TxsWriteData_i[23] => ~NO_FANOUT~
TxsWriteData_i[24] => ~NO_FANOUT~
TxsWriteData_i[25] => ~NO_FANOUT~
TxsWriteData_i[26] => ~NO_FANOUT~
TxsWriteData_i[27] => ~NO_FANOUT~
TxsWriteData_i[28] => ~NO_FANOUT~
TxsWriteData_i[29] => ~NO_FANOUT~
TxsWriteData_i[30] => ~NO_FANOUT~
TxsWriteData_i[31] => ~NO_FANOUT~
TxsWriteData_i[32] => ~NO_FANOUT~
TxsWriteData_i[33] => ~NO_FANOUT~
TxsWriteData_i[34] => ~NO_FANOUT~
TxsWriteData_i[35] => ~NO_FANOUT~
TxsWriteData_i[36] => ~NO_FANOUT~
TxsWriteData_i[37] => ~NO_FANOUT~
TxsWriteData_i[38] => ~NO_FANOUT~
TxsWriteData_i[39] => ~NO_FANOUT~
TxsWriteData_i[40] => ~NO_FANOUT~
TxsWriteData_i[41] => ~NO_FANOUT~
TxsWriteData_i[42] => ~NO_FANOUT~
TxsWriteData_i[43] => ~NO_FANOUT~
TxsWriteData_i[44] => ~NO_FANOUT~
TxsWriteData_i[45] => ~NO_FANOUT~
TxsWriteData_i[46] => ~NO_FANOUT~
TxsWriteData_i[47] => ~NO_FANOUT~
TxsWriteData_i[48] => ~NO_FANOUT~
TxsWriteData_i[49] => ~NO_FANOUT~
TxsWriteData_i[50] => ~NO_FANOUT~
TxsWriteData_i[51] => ~NO_FANOUT~
TxsWriteData_i[52] => ~NO_FANOUT~
TxsWriteData_i[53] => ~NO_FANOUT~
TxsWriteData_i[54] => ~NO_FANOUT~
TxsWriteData_i[55] => ~NO_FANOUT~
TxsWriteData_i[56] => ~NO_FANOUT~
TxsWriteData_i[57] => ~NO_FANOUT~
TxsWriteData_i[58] => ~NO_FANOUT~
TxsWriteData_i[59] => ~NO_FANOUT~
TxsWriteData_i[60] => ~NO_FANOUT~
TxsWriteData_i[61] => ~NO_FANOUT~
TxsWriteData_i[62] => ~NO_FANOUT~
TxsWriteData_i[63] => ~NO_FANOUT~
TxsWrite_i => ~NO_FANOUT~
aer_msi_num[0] => aer_msi_num_int[0].DATAA
aer_msi_num[1] => aer_msi_num_int[1].DATAA
aer_msi_num[2] => aer_msi_num_int[2].DATAA
aer_msi_num[3] => aer_msi_num_int[3].DATAA
aer_msi_num[4] => aer_msi_num_int[4].DATAA
app_int_sts => app_int_sts_int.DATAA
app_msi_num[0] => stratix_iv.stratixiv_hssi_pcie_hip.TLAPPMSINUM
app_msi_num[1] => stratix_iv.stratixiv_hssi_pcie_hip.TLAPPMSINUM1
app_msi_num[2] => stratix_iv.stratixiv_hssi_pcie_hip.TLAPPMSINUM2
app_msi_num[3] => stratix_iv.stratixiv_hssi_pcie_hip.TLAPPMSINUM3
app_msi_num[4] => stratix_iv.stratixiv_hssi_pcie_hip.TLAPPMSINUM4
app_msi_req => app_msi_req_int.DATAA
app_msi_tc[0] => app_msi_tc_int[0].DATAA
app_msi_tc[1] => app_msi_tc_int[1].DATAA
app_msi_tc[2] => app_msi_tc_int[2].DATAA
avs_pcie_reconfig_address[0] => avs_pcie_reconfig_address[0].IN1
avs_pcie_reconfig_address[1] => avs_pcie_reconfig_address[1].IN1
avs_pcie_reconfig_address[2] => avs_pcie_reconfig_address[2].IN1
avs_pcie_reconfig_address[3] => avs_pcie_reconfig_address[3].IN1
avs_pcie_reconfig_address[4] => avs_pcie_reconfig_address[4].IN1
avs_pcie_reconfig_address[5] => avs_pcie_reconfig_address[5].IN1
avs_pcie_reconfig_address[6] => avs_pcie_reconfig_address[6].IN1
avs_pcie_reconfig_address[7] => avs_pcie_reconfig_address[7].IN1
avs_pcie_reconfig_chipselect => avs_pcie_reconfig_chipselect.IN1
avs_pcie_reconfig_clk => avs_pcie_reconfig_clk.IN1
avs_pcie_reconfig_read => avs_pcie_reconfig_read.IN1
avs_pcie_reconfig_rstn => ~NO_FANOUT~
avs_pcie_reconfig_write => avs_pcie_reconfig_write.IN1
avs_pcie_reconfig_writedata[0] => avs_pcie_reconfig_writedata[0].IN1
avs_pcie_reconfig_writedata[1] => avs_pcie_reconfig_writedata[1].IN1
avs_pcie_reconfig_writedata[2] => avs_pcie_reconfig_writedata[2].IN1
avs_pcie_reconfig_writedata[3] => avs_pcie_reconfig_writedata[3].IN1
avs_pcie_reconfig_writedata[4] => avs_pcie_reconfig_writedata[4].IN1
avs_pcie_reconfig_writedata[5] => avs_pcie_reconfig_writedata[5].IN1
avs_pcie_reconfig_writedata[6] => avs_pcie_reconfig_writedata[6].IN1
avs_pcie_reconfig_writedata[7] => avs_pcie_reconfig_writedata[7].IN1
avs_pcie_reconfig_writedata[8] => avs_pcie_reconfig_writedata[8].IN1
avs_pcie_reconfig_writedata[9] => avs_pcie_reconfig_writedata[9].IN1
avs_pcie_reconfig_writedata[10] => avs_pcie_reconfig_writedata[10].IN1
avs_pcie_reconfig_writedata[11] => avs_pcie_reconfig_writedata[11].IN1
avs_pcie_reconfig_writedata[12] => avs_pcie_reconfig_writedata[12].IN1
avs_pcie_reconfig_writedata[13] => avs_pcie_reconfig_writedata[13].IN1
avs_pcie_reconfig_writedata[14] => avs_pcie_reconfig_writedata[14].IN1
avs_pcie_reconfig_writedata[15] => avs_pcie_reconfig_writedata[15].IN1
core_clk_in => stratix_iv.stratixiv_hssi_pcie_hip.CORE_CLK_IN
cpl_err[0] => stratix_iv.stratixiv_hssi_pcie_hip.CPLERR
cpl_err[1] => stratix_iv.stratixiv_hssi_pcie_hip.CPLERR1
cpl_err[2] => stratix_iv.stratixiv_hssi_pcie_hip.CPLERR2
cpl_err[3] => stratix_iv.stratixiv_hssi_pcie_hip.CPLERR3
cpl_err[4] => stratix_iv.stratixiv_hssi_pcie_hip.CPLERR4
cpl_err[5] => stratix_iv.stratixiv_hssi_pcie_hip.CPLERR5
cpl_err[6] => stratix_iv.stratixiv_hssi_pcie_hip.CPLERR6
cpl_pending => cpl_pending_int.DATAA
crst => stratix_iv.stratixiv_hssi_pcie_hip.CORECRST
dbg_pipex1_rx[0] => ~NO_FANOUT~
dbg_pipex1_rx[1] => ~NO_FANOUT~
dbg_pipex1_rx[2] => ~NO_FANOUT~
dbg_pipex1_rx[3] => ~NO_FANOUT~
dbg_pipex1_rx[4] => ~NO_FANOUT~
dbg_pipex1_rx[5] => ~NO_FANOUT~
dbg_pipex1_rx[6] => ~NO_FANOUT~
dbg_pipex1_rx[7] => ~NO_FANOUT~
dbg_pipex1_rx[8] => ~NO_FANOUT~
dbg_pipex1_rx[9] => ~NO_FANOUT~
dbg_pipex1_rx[10] => ~NO_FANOUT~
dbg_pipex1_rx[11] => ~NO_FANOUT~
dbg_pipex1_rx[12] => ~NO_FANOUT~
dbg_pipex1_rx[13] => ~NO_FANOUT~
dbg_pipex1_rx[14] => ~NO_FANOUT~
hpg_ctrler[0] => stratix_iv.stratixiv_hssi_pcie_hip.TLHPGCTRLER
hpg_ctrler[1] => stratix_iv.stratixiv_hssi_pcie_hip.TLHPGCTRLER1
hpg_ctrler[2] => stratix_iv.stratixiv_hssi_pcie_hip.TLHPGCTRLER2
hpg_ctrler[3] => stratix_iv.stratixiv_hssi_pcie_hip.TLHPGCTRLER3
hpg_ctrler[4] => stratix_iv.stratixiv_hssi_pcie_hip.TLHPGCTRLER4
lmi_addr[0] => stratix_iv.stratixiv_hssi_pcie_hip.LMIADDR
lmi_addr[1] => stratix_iv.stratixiv_hssi_pcie_hip.LMIADDR1
lmi_addr[2] => stratix_iv.stratixiv_hssi_pcie_hip.LMIADDR2
lmi_addr[3] => stratix_iv.stratixiv_hssi_pcie_hip.LMIADDR3
lmi_addr[4] => stratix_iv.stratixiv_hssi_pcie_hip.LMIADDR4
lmi_addr[5] => stratix_iv.stratixiv_hssi_pcie_hip.LMIADDR5
lmi_addr[6] => stratix_iv.stratixiv_hssi_pcie_hip.LMIADDR6
lmi_addr[7] => stratix_iv.stratixiv_hssi_pcie_hip.LMIADDR7
lmi_addr[8] => stratix_iv.stratixiv_hssi_pcie_hip.LMIADDR8
lmi_addr[9] => stratix_iv.stratixiv_hssi_pcie_hip.LMIADDR9
lmi_addr[10] => stratix_iv.stratixiv_hssi_pcie_hip.LMIADDR10
lmi_addr[11] => stratix_iv.stratixiv_hssi_pcie_hip.LMIADDR11
lmi_din[0] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN
lmi_din[1] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN1
lmi_din[2] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN2
lmi_din[3] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN3
lmi_din[4] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN4
lmi_din[5] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN5
lmi_din[6] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN6
lmi_din[7] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN7
lmi_din[8] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN8
lmi_din[9] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN9
lmi_din[10] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN10
lmi_din[11] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN11
lmi_din[12] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN12
lmi_din[13] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN13
lmi_din[14] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN14
lmi_din[15] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN15
lmi_din[16] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN16
lmi_din[17] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN17
lmi_din[18] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN18
lmi_din[19] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN19
lmi_din[20] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN20
lmi_din[21] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN21
lmi_din[22] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN22
lmi_din[23] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN23
lmi_din[24] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN24
lmi_din[25] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN25
lmi_din[26] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN26
lmi_din[27] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN27
lmi_din[28] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN28
lmi_din[29] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN29
lmi_din[30] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN30
lmi_din[31] => stratix_iv.stratixiv_hssi_pcie_hip.LMIDIN31
lmi_rden => stratix_iv.stratixiv_hssi_pcie_hip.LMIRDEN
lmi_wren => stratix_iv.stratixiv_hssi_pcie_hip.LMIWREN
mode[0] => stratix_iv.stratixiv_hssi_pcie_hip.MODE
mode[1] => stratix_iv.stratixiv_hssi_pcie_hip.MODE1
npor => npor.IN2
pclk_central => stratix_iv.stratixiv_hssi_pcie_hip.PCLK_CENTRAL
pclk_ch0 => stratix_iv.stratixiv_hssi_pcie_hip.PCLK_CH0
pex_msi_num[0] => stratix_iv.stratixiv_hssi_pcie_hip.TLPEXMSINUM
pex_msi_num[1] => stratix_iv.stratixiv_hssi_pcie_hip.TLPEXMSINUM1
pex_msi_num[2] => stratix_iv.stratixiv_hssi_pcie_hip.TLPEXMSINUM2
pex_msi_num[3] => stratix_iv.stratixiv_hssi_pcie_hip.TLPEXMSINUM3
pex_msi_num[4] => stratix_iv.stratixiv_hssi_pcie_hip.TLPEXMSINUM4
phystatus0_ext => stratix_iv.stratixiv_hssi_pcie_hip.PHYSTATUS
phystatus1_ext => stratix_iv.stratixiv_hssi_pcie_hip.PHYSTATUS1
phystatus2_ext => stratix_iv.stratixiv_hssi_pcie_hip.PHYSTATUS2
phystatus3_ext => stratix_iv.stratixiv_hssi_pcie_hip.PHYSTATUS3
phystatus4_ext => stratix_iv.stratixiv_hssi_pcie_hip.PHYSTATUS4
phystatus5_ext => stratix_iv.stratixiv_hssi_pcie_hip.PHYSTATUS5
phystatus6_ext => stratix_iv.stratixiv_hssi_pcie_hip.PHYSTATUS6
phystatus7_ext => stratix_iv.stratixiv_hssi_pcie_hip.PHYSTATUS7
pld_clk => pld_clk.IN3
pll_fixed_clk => stratix_iv.stratixiv_hssi_pcie_hip.PLL_FIXED_CLK
pm_auxpwr => stratix_iv.stratixiv_hssi_pcie_hip.TLPMAUXPWR
pm_data[0] => stratix_iv.stratixiv_hssi_pcie_hip.TLPMDATA
pm_data[1] => stratix_iv.stratixiv_hssi_pcie_hip.TLPMDATA1
pm_data[2] => stratix_iv.stratixiv_hssi_pcie_hip.TLPMDATA2
pm_data[3] => stratix_iv.stratixiv_hssi_pcie_hip.TLPMDATA3
pm_data[4] => stratix_iv.stratixiv_hssi_pcie_hip.TLPMDATA4
pm_data[5] => stratix_iv.stratixiv_hssi_pcie_hip.TLPMDATA5
pm_data[6] => stratix_iv.stratixiv_hssi_pcie_hip.TLPMDATA6
pm_data[7] => stratix_iv.stratixiv_hssi_pcie_hip.TLPMDATA7
pm_data[8] => stratix_iv.stratixiv_hssi_pcie_hip.TLPMDATA8
pm_data[9] => stratix_iv.stratixiv_hssi_pcie_hip.TLPMDATA9
pm_event => pm_event_int.DATAA
pme_to_cr => pme_to_cr_int.DATAA
rc_areset => ~NO_FANOUT~
rc_inclk_eq_125mhz => ~NO_FANOUT~
rc_pll_locked => ~NO_FANOUT~
rc_rx_pll_locked_one => ~NO_FANOUT~
rx_st_mask0 => rx_st_mask0_int.DATAA
rx_st_mask1 => stratix_iv.stratixiv_hssi_pcie_hip.RXMASKVC1
rx_st_ready0 => rx_st_ready0_int.DATAA
rx_st_ready1 => stratix_iv.stratixiv_hssi_pcie_hip.RXREADYVC1
rxdata0_ext[0] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA
rxdata0_ext[1] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA1
rxdata0_ext[2] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA2
rxdata0_ext[3] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA3
rxdata0_ext[4] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA4
rxdata0_ext[5] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA5
rxdata0_ext[6] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA6
rxdata0_ext[7] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA7
rxdata1_ext[0] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA8
rxdata1_ext[1] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA9
rxdata1_ext[2] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA10
rxdata1_ext[3] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA11
rxdata1_ext[4] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA12
rxdata1_ext[5] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA13
rxdata1_ext[6] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA14
rxdata1_ext[7] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA15
rxdata2_ext[0] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA16
rxdata2_ext[1] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA17
rxdata2_ext[2] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA18
rxdata2_ext[3] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA19
rxdata2_ext[4] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA20
rxdata2_ext[5] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA21
rxdata2_ext[6] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA22
rxdata2_ext[7] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA23
rxdata3_ext[0] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA24
rxdata3_ext[1] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA25
rxdata3_ext[2] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA26
rxdata3_ext[3] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA27
rxdata3_ext[4] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA28
rxdata3_ext[5] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA29
rxdata3_ext[6] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA30
rxdata3_ext[7] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA31
rxdata4_ext[0] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA32
rxdata4_ext[1] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA33
rxdata4_ext[2] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA34
rxdata4_ext[3] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA35
rxdata4_ext[4] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA36
rxdata4_ext[5] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA37
rxdata4_ext[6] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA38
rxdata4_ext[7] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA39
rxdata5_ext[0] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA40
rxdata5_ext[1] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA41
rxdata5_ext[2] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA42
rxdata5_ext[3] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA43
rxdata5_ext[4] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA44
rxdata5_ext[5] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA45
rxdata5_ext[6] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA46
rxdata5_ext[7] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA47
rxdata6_ext[0] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA48
rxdata6_ext[1] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA49
rxdata6_ext[2] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA50
rxdata6_ext[3] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA51
rxdata6_ext[4] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA52
rxdata6_ext[5] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA53
rxdata6_ext[6] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA54
rxdata6_ext[7] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA55
rxdata7_ext[0] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA56
rxdata7_ext[1] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA57
rxdata7_ext[2] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA58
rxdata7_ext[3] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA59
rxdata7_ext[4] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA60
rxdata7_ext[5] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA61
rxdata7_ext[6] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA62
rxdata7_ext[7] => stratix_iv.stratixiv_hssi_pcie_hip.RXDATA63
rxdatak0_ext => stratix_iv.stratixiv_hssi_pcie_hip.RXDATAK
rxdatak1_ext => stratix_iv.stratixiv_hssi_pcie_hip.RXDATAK1
rxdatak2_ext => stratix_iv.stratixiv_hssi_pcie_hip.RXDATAK2
rxdatak3_ext => stratix_iv.stratixiv_hssi_pcie_hip.RXDATAK3
rxdatak4_ext => stratix_iv.stratixiv_hssi_pcie_hip.RXDATAK4
rxdatak5_ext => stratix_iv.stratixiv_hssi_pcie_hip.RXDATAK5
rxdatak6_ext => stratix_iv.stratixiv_hssi_pcie_hip.RXDATAK6
rxdatak7_ext => stratix_iv.stratixiv_hssi_pcie_hip.RXDATAK7
rxelecidle0_ext => stratix_iv.stratixiv_hssi_pcie_hip.RXELECIDLE
rxelecidle1_ext => stratix_iv.stratixiv_hssi_pcie_hip.RXELECIDLE1
rxelecidle2_ext => stratix_iv.stratixiv_hssi_pcie_hip.RXELECIDLE2
rxelecidle3_ext => stratix_iv.stratixiv_hssi_pcie_hip.RXELECIDLE3
rxelecidle4_ext => stratix_iv.stratixiv_hssi_pcie_hip.RXELECIDLE4
rxelecidle5_ext => stratix_iv.stratixiv_hssi_pcie_hip.RXELECIDLE5
rxelecidle6_ext => stratix_iv.stratixiv_hssi_pcie_hip.RXELECIDLE6
rxelecidle7_ext => stratix_iv.stratixiv_hssi_pcie_hip.RXELECIDLE7
rxstatus0_ext[0] => stratix_iv.stratixiv_hssi_pcie_hip.RXSTATUS
rxstatus0_ext[1] => stratix_iv.stratixiv_hssi_pcie_hip.RXSTATUS1
rxstatus0_ext[2] => stratix_iv.stratixiv_hssi_pcie_hip.RXSTATUS2
rxstatus1_ext[0] => stratix_iv.stratixiv_hssi_pcie_hip.RXSTATUS3
rxstatus1_ext[1] => stratix_iv.stratixiv_hssi_pcie_hip.RXSTATUS4
rxstatus1_ext[2] => stratix_iv.stratixiv_hssi_pcie_hip.RXSTATUS5
rxstatus2_ext[0] => stratix_iv.stratixiv_hssi_pcie_hip.RXSTATUS6
rxstatus2_ext[1] => stratix_iv.stratixiv_hssi_pcie_hip.RXSTATUS7
rxstatus2_ext[2] => stratix_iv.stratixiv_hssi_pcie_hip.RXSTATUS8
rxstatus3_ext[0] => stratix_iv.stratixiv_hssi_pcie_hip.RXSTATUS9
rxstatus3_ext[1] => stratix_iv.stratixiv_hssi_pcie_hip.RXSTATUS10
rxstatus3_ext[2] => stratix_iv.stratixiv_hssi_pcie_hip.RXSTATUS11
rxstatus4_ext[0] => stratix_iv.stratixiv_hssi_pcie_hip.RXSTATUS12
rxstatus4_ext[1] => stratix_iv.stratixiv_hssi_pcie_hip.RXSTATUS13
rxstatus4_ext[2] => stratix_iv.stratixiv_hssi_pcie_hip.RXSTATUS14
rxstatus5_ext[0] => stratix_iv.stratixiv_hssi_pcie_hip.RXSTATUS15
rxstatus5_ext[1] => stratix_iv.stratixiv_hssi_pcie_hip.RXSTATUS16
rxstatus5_ext[2] => stratix_iv.stratixiv_hssi_pcie_hip.RXSTATUS17
rxstatus6_ext[0] => stratix_iv.stratixiv_hssi_pcie_hip.RXSTATUS18
rxstatus6_ext[1] => stratix_iv.stratixiv_hssi_pcie_hip.RXSTATUS19
rxstatus6_ext[2] => stratix_iv.stratixiv_hssi_pcie_hip.RXSTATUS20
rxstatus7_ext[0] => stratix_iv.stratixiv_hssi_pcie_hip.RXSTATUS21
rxstatus7_ext[1] => stratix_iv.stratixiv_hssi_pcie_hip.RXSTATUS22
rxstatus7_ext[2] => stratix_iv.stratixiv_hssi_pcie_hip.RXSTATUS23
rxvalid0_ext => stratix_iv.stratixiv_hssi_pcie_hip.RXVALID
rxvalid1_ext => stratix_iv.stratixiv_hssi_pcie_hip.RXVALID1
rxvalid2_ext => stratix_iv.stratixiv_hssi_pcie_hip.RXVALID2
rxvalid3_ext => stratix_iv.stratixiv_hssi_pcie_hip.RXVALID3
rxvalid4_ext => stratix_iv.stratixiv_hssi_pcie_hip.RXVALID4
rxvalid5_ext => stratix_iv.stratixiv_hssi_pcie_hip.RXVALID5
rxvalid6_ext => stratix_iv.stratixiv_hssi_pcie_hip.RXVALID6
rxvalid7_ext => stratix_iv.stratixiv_hssi_pcie_hip.RXVALID7
srst => srst.IN3
swdn_in[0] => swdn_in_int[0].DATAA
swdn_in[1] => swdn_in_int[1].DATAA
swdn_in[2] => swdn_in_int[2].DATAA
swup_in[0] => swup_in_int[0].DATAA
swup_in[1] => swup_in_int[1].DATAA
swup_in[2] => swup_in_int[2].DATAA
swup_in[3] => swup_in_int[3].DATAA
swup_in[4] => swup_in_int[4].DATAA
swup_in[5] => swup_in_int[5].DATAA
swup_in[6] => swup_in_int[6].DATAA
test_in[0] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP
test_in[1] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP1
test_in[2] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP2
test_in[3] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP3
test_in[4] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP4
test_in[5] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP5
test_in[6] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP6
test_in[7] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP7
test_in[8] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP8
test_in[9] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP9
test_in[10] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP10
test_in[11] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP11
test_in[12] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP12
test_in[13] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP13
test_in[14] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP14
test_in[15] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP15
test_in[16] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP16
test_in[17] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP17
test_in[18] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP18
test_in[19] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP19
test_in[20] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP20
test_in[21] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP21
test_in[22] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP22
test_in[23] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP23
test_in[24] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP24
test_in[25] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP25
test_in[26] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP26
test_in[27] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP27
test_in[28] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP28
test_in[29] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP29
test_in[30] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP30
test_in[31] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP31
test_in[32] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP32
test_in[33] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP33
test_in[34] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP34
test_in[35] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP35
test_in[36] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP36
test_in[37] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP37
test_in[38] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP38
test_in[39] => stratix_iv.stratixiv_hssi_pcie_hip.TESTINHIP39
tl_slotclk_cfg => stratix_iv.stratixiv_hssi_pcie_hip.TLSLOTCLKCFG
tlbp_dl_aspm_cr0 => stratix_iv.stratixiv_hssi_pcie_hip.DL_ASPM_CR0
tlbp_dl_comclk_reg => stratix_iv.stratixiv_hssi_pcie_hip.DL_COMCLK_REG
tlbp_dl_ctrl_link2[0] => dlctrllink2[0].DATAA
tlbp_dl_ctrl_link2[1] => dlctrllink2[1].DATAA
tlbp_dl_ctrl_link2[2] => dlctrllink2[2].DATAA
tlbp_dl_ctrl_link2[3] => dlctrllink2[3].DATAA
tlbp_dl_ctrl_link2[4] => dlctrllink2[4].DATAA
tlbp_dl_ctrl_link2[5] => dlctrllink2[5].DATAA
tlbp_dl_ctrl_link2[6] => dlctrllink2[6].DATAA
tlbp_dl_ctrl_link2[7] => dlctrllink2[7].DATAA
tlbp_dl_ctrl_link2[8] => dlctrllink2[8].DATAA
tlbp_dl_ctrl_link2[9] => dlctrllink2[9].DATAA
tlbp_dl_ctrl_link2[10] => dlctrllink2[10].DATAA
tlbp_dl_ctrl_link2[11] => dlctrllink2[11].DATAA
tlbp_dl_ctrl_link2[12] => dlctrllink2[12].DATAA
tlbp_dl_data_upfc[0] => dldataupfc[0].DATAA
tlbp_dl_data_upfc[1] => dldataupfc[1].DATAA
tlbp_dl_data_upfc[2] => dldataupfc[2].DATAA
tlbp_dl_data_upfc[3] => dldataupfc[3].DATAA
tlbp_dl_data_upfc[4] => dldataupfc[4].DATAA
tlbp_dl_data_upfc[5] => dldataupfc[5].DATAA
tlbp_dl_data_upfc[6] => dldataupfc[6].DATAA
tlbp_dl_data_upfc[7] => dldataupfc[7].DATAA
tlbp_dl_data_upfc[8] => dldataupfc[8].DATAA
tlbp_dl_data_upfc[9] => dldataupfc[9].DATAA
tlbp_dl_data_upfc[10] => dldataupfc[10].DATAA
tlbp_dl_data_upfc[11] => dldataupfc[11].DATAA
tlbp_dl_hdr_upfc[0] => dlhdrupfc[0].DATAA
tlbp_dl_hdr_upfc[1] => dlhdrupfc[1].DATAA
tlbp_dl_hdr_upfc[2] => dlhdrupfc[2].DATAA
tlbp_dl_hdr_upfc[3] => dlhdrupfc[3].DATAA
tlbp_dl_hdr_upfc[4] => dlhdrupfc[4].DATAA
tlbp_dl_hdr_upfc[5] => dlhdrupfc[5].DATAA
tlbp_dl_hdr_upfc[6] => dlhdrupfc[6].DATAA
tlbp_dl_hdr_upfc[7] => dlhdrupfc[7].DATAA
tlbp_dl_inh_dllp => dlinhdllp.DATAA
tlbp_dl_maxpload_dcr[0] => stratix_iv.stratixiv_hssi_pcie_hip.DLMAXPLOADDCR
tlbp_dl_maxpload_dcr[1] => stratix_iv.stratixiv_hssi_pcie_hip.DLMAXPLOADDCR1
tlbp_dl_maxpload_dcr[2] => stratix_iv.stratixiv_hssi_pcie_hip.DLMAXPLOADDCR2
tlbp_dl_req_phycfg[0] => dlreqphycfg[0].DATAA
tlbp_dl_req_phycfg[1] => dlreqphycfg[1].DATAA
tlbp_dl_req_phycfg[2] => dlreqphycfg[2].DATAA
tlbp_dl_req_phycfg[3] => dlreqphycfg[3].DATAA
tlbp_dl_req_phypm[0] => dlreqphypm[0].DATAA
tlbp_dl_req_phypm[1] => dlreqphypm[1].DATAA
tlbp_dl_req_phypm[2] => dlreqphypm[2].DATAA
tlbp_dl_req_phypm[3] => dlreqphypm[3].DATAA
tlbp_dl_req_upfc => dlrequpfc.DATAA
tlbp_dl_req_wake => dlreqwake.DATAA
tlbp_dl_rx_ecrcchk => dlrxecrcchk.DATAA
tlbp_dl_snd_upfc => dlsndupfc.DATAA
tlbp_dl_tx_reqpm => dltxreqpm.DATAA
tlbp_dl_tx_typpm[0] => dltxtyppm[0].DATAA
tlbp_dl_tx_typpm[1] => dltxtyppm[1].DATAA
tlbp_dl_tx_typpm[2] => dltxtyppm[2].DATAA
tlbp_dl_txcfg_extsy => dltxcfgextsy.DATAA
tlbp_dl_typ_upfc[0] => dltypupfc[0].DATAA
tlbp_dl_typ_upfc[1] => dltypupfc[1].DATAA
tlbp_dl_vc_ctrl[0] => dlvcctrl[0].DATAA
tlbp_dl_vc_ctrl[1] => dlvcctrl[1].DATAA
tlbp_dl_vc_ctrl[2] => dlvcctrl[2].DATAA
tlbp_dl_vc_ctrl[3] => dlvcctrl[3].DATAA
tlbp_dl_vc_ctrl[4] => dlvcctrl[4].DATAA
tlbp_dl_vc_ctrl[5] => dlvcctrl[5].DATAA
tlbp_dl_vc_ctrl[6] => dlvcctrl[6].DATAA
tlbp_dl_vc_ctrl[7] => dlvcctrl[7].DATAA
tlbp_dl_vcid_map[0] => dlvcidmap[0].DATAA
tlbp_dl_vcid_map[1] => dlvcidmap[1].DATAA
tlbp_dl_vcid_map[2] => dlvcidmap[2].DATAA
tlbp_dl_vcid_map[3] => dlvcidmap[3].DATAA
tlbp_dl_vcid_map[4] => dlvcidmap[4].DATAA
tlbp_dl_vcid_map[5] => dlvcidmap[5].DATAA
tlbp_dl_vcid_map[6] => dlvcidmap[6].DATAA
tlbp_dl_vcid_map[7] => dlvcidmap[7].DATAA
tlbp_dl_vcid_map[8] => dlvcidmap[8].DATAA
tlbp_dl_vcid_map[9] => dlvcidmap[9].DATAA
tlbp_dl_vcid_map[10] => dlvcidmap[10].DATAA
tlbp_dl_vcid_map[11] => dlvcidmap[11].DATAA
tlbp_dl_vcid_map[12] => dlvcidmap[12].DATAA
tlbp_dl_vcid_map[13] => dlvcidmap[13].DATAA
tlbp_dl_vcid_map[14] => dlvcidmap[14].DATAA
tlbp_dl_vcid_map[15] => dlvcidmap[15].DATAA
tlbp_dl_vcid_map[16] => dlvcidmap[16].DATAA
tlbp_dl_vcid_map[17] => dlvcidmap[17].DATAA
tlbp_dl_vcid_map[18] => dlvcidmap[18].DATAA
tlbp_dl_vcid_map[19] => dlvcidmap[19].DATAA
tlbp_dl_vcid_map[20] => dlvcidmap[20].DATAA
tlbp_dl_vcid_map[21] => dlvcidmap[21].DATAA
tlbp_dl_vcid_map[22] => dlvcidmap[22].DATAA
tlbp_dl_vcid_map[23] => dlvcidmap[23].DATAA
tlbp_dl_vcid_upfc[0] => dlvcidupfc[0].DATAA
tlbp_dl_vcid_upfc[1] => dlvcidupfc[1].DATAA
tlbp_dl_vcid_upfc[2] => dlvcidupfc[2].DATAA
tx_st_data0[0] => tx_st_data0_int.DATAA
tx_st_data0[1] => tx_st_data0_int.DATAA
tx_st_data0[2] => tx_st_data0_int.DATAA
tx_st_data0[3] => tx_st_data0_int.DATAA
tx_st_data0[4] => tx_st_data0_int.DATAA
tx_st_data0[5] => tx_st_data0_int.DATAA
tx_st_data0[6] => tx_st_data0_int.DATAA
tx_st_data0[7] => tx_st_data0_int.DATAA
tx_st_data0[8] => tx_st_data0_int.DATAA
tx_st_data0[9] => tx_st_data0_int.DATAA
tx_st_data0[10] => tx_st_data0_int.DATAA
tx_st_data0[11] => tx_st_data0_int.DATAA
tx_st_data0[12] => tx_st_data0_int.DATAA
tx_st_data0[13] => tx_st_data0_int.DATAA
tx_st_data0[14] => tx_st_data0_int.DATAA
tx_st_data0[15] => tx_st_data0_int.DATAA
tx_st_data0[16] => tx_st_data0_int.DATAA
tx_st_data0[17] => tx_st_data0_int.DATAA
tx_st_data0[18] => tx_st_data0_int.DATAA
tx_st_data0[19] => tx_st_data0_int.DATAA
tx_st_data0[20] => tx_st_data0_int.DATAA
tx_st_data0[21] => tx_st_data0_int.DATAA
tx_st_data0[22] => tx_st_data0_int.DATAA
tx_st_data0[23] => tx_st_data0_int.DATAA
tx_st_data0[24] => tx_st_data0_int.DATAA
tx_st_data0[25] => tx_st_data0_int.DATAA
tx_st_data0[26] => tx_st_data0_int.DATAA
tx_st_data0[27] => tx_st_data0_int.DATAA
tx_st_data0[28] => tx_st_data0_int.DATAA
tx_st_data0[29] => tx_st_data0_int.DATAA
tx_st_data0[30] => tx_st_data0_int.DATAA
tx_st_data0[31] => tx_st_data0_int.DATAA
tx_st_data0[32] => tx_st_data0_int[32].DATAA
tx_st_data0[33] => tx_st_data0_int[33].DATAA
tx_st_data0[34] => tx_st_data0_int[34].DATAA
tx_st_data0[35] => tx_st_data0_int[35].DATAA
tx_st_data0[36] => tx_st_data0_int[36].DATAA
tx_st_data0[37] => tx_st_data0_int[37].DATAA
tx_st_data0[38] => tx_st_data0_int[38].DATAA
tx_st_data0[39] => tx_st_data0_int[39].DATAA
tx_st_data0[40] => tx_st_data0_int[40].DATAA
tx_st_data0[41] => tx_st_data0_int[41].DATAA
tx_st_data0[42] => tx_st_data0_int[42].DATAA
tx_st_data0[43] => tx_st_data0_int[43].DATAA
tx_st_data0[44] => tx_st_data0_int[44].DATAA
tx_st_data0[45] => tx_st_data0_int[45].DATAA
tx_st_data0[46] => tx_st_data0_int[46].DATAA
tx_st_data0[47] => tx_st_data0_int[47].DATAA
tx_st_data0[48] => tx_st_data0_int[48].DATAA
tx_st_data0[49] => tx_st_data0_int[49].DATAA
tx_st_data0[50] => tx_st_data0_int[50].DATAA
tx_st_data0[51] => tx_st_data0_int[51].DATAA
tx_st_data0[52] => tx_st_data0_int[52].DATAA
tx_st_data0[53] => tx_st_data0_int[53].DATAA
tx_st_data0[54] => tx_st_data0_int[54].DATAA
tx_st_data0[55] => tx_st_data0_int[55].DATAA
tx_st_data0[56] => tx_st_data0_int[56].DATAA
tx_st_data0[57] => tx_st_data0_int[57].DATAA
tx_st_data0[58] => tx_st_data0_int[58].DATAA
tx_st_data0[59] => tx_st_data0_int[59].DATAA
tx_st_data0[60] => tx_st_data0_int[60].DATAA
tx_st_data0[61] => tx_st_data0_int[61].DATAA
tx_st_data0[62] => tx_st_data0_int[62].DATAA
tx_st_data0[63] => tx_st_data0_int[63].DATAA
tx_st_data0_p1[0] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC01
tx_st_data0_p1[1] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC011
tx_st_data0_p1[2] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC012
tx_st_data0_p1[3] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC013
tx_st_data0_p1[4] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC014
tx_st_data0_p1[5] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC015
tx_st_data0_p1[6] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC016
tx_st_data0_p1[7] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC017
tx_st_data0_p1[8] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC018
tx_st_data0_p1[9] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC019
tx_st_data0_p1[10] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0110
tx_st_data0_p1[11] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0111
tx_st_data0_p1[12] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0112
tx_st_data0_p1[13] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0113
tx_st_data0_p1[14] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0114
tx_st_data0_p1[15] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0115
tx_st_data0_p1[16] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0116
tx_st_data0_p1[17] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0117
tx_st_data0_p1[18] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0118
tx_st_data0_p1[19] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0119
tx_st_data0_p1[20] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0120
tx_st_data0_p1[21] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0121
tx_st_data0_p1[22] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0122
tx_st_data0_p1[23] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0123
tx_st_data0_p1[24] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0124
tx_st_data0_p1[25] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0125
tx_st_data0_p1[26] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0126
tx_st_data0_p1[27] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0127
tx_st_data0_p1[28] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0128
tx_st_data0_p1[29] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0129
tx_st_data0_p1[30] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0130
tx_st_data0_p1[31] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0131
tx_st_data0_p1[32] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0132
tx_st_data0_p1[33] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0133
tx_st_data0_p1[34] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0134
tx_st_data0_p1[35] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0135
tx_st_data0_p1[36] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0136
tx_st_data0_p1[37] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0137
tx_st_data0_p1[38] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0138
tx_st_data0_p1[39] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0139
tx_st_data0_p1[40] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0140
tx_st_data0_p1[41] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0141
tx_st_data0_p1[42] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0142
tx_st_data0_p1[43] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0143
tx_st_data0_p1[44] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0144
tx_st_data0_p1[45] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0145
tx_st_data0_p1[46] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0146
tx_st_data0_p1[47] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0147
tx_st_data0_p1[48] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0148
tx_st_data0_p1[49] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0149
tx_st_data0_p1[50] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0150
tx_st_data0_p1[51] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0151
tx_st_data0_p1[52] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0152
tx_st_data0_p1[53] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0153
tx_st_data0_p1[54] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0154
tx_st_data0_p1[55] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0155
tx_st_data0_p1[56] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0156
tx_st_data0_p1[57] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0157
tx_st_data0_p1[58] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0158
tx_st_data0_p1[59] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0159
tx_st_data0_p1[60] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0160
tx_st_data0_p1[61] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0161
tx_st_data0_p1[62] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0162
tx_st_data0_p1[63] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC0163
tx_st_data1[0] => tx_st_data1_int[0].IN1
tx_st_data1[1] => tx_st_data1_int[1].IN1
tx_st_data1[2] => tx_st_data1_int[2].IN1
tx_st_data1[3] => tx_st_data1_int[3].IN1
tx_st_data1[4] => tx_st_data1_int[4].IN1
tx_st_data1[5] => tx_st_data1_int[5].IN1
tx_st_data1[6] => tx_st_data1_int[6].IN1
tx_st_data1[7] => tx_st_data1_int[7].IN1
tx_st_data1[8] => tx_st_data1_int[8].IN1
tx_st_data1[9] => tx_st_data1_int[9].IN1
tx_st_data1[10] => tx_st_data1_int[10].IN1
tx_st_data1[11] => tx_st_data1_int[11].IN1
tx_st_data1[12] => tx_st_data1_int[12].IN1
tx_st_data1[13] => tx_st_data1_int[13].IN1
tx_st_data1[14] => tx_st_data1_int[14].IN1
tx_st_data1[15] => tx_st_data1_int[15].IN1
tx_st_data1[16] => tx_st_data1_int[16].IN1
tx_st_data1[17] => tx_st_data1_int[17].IN1
tx_st_data1[18] => tx_st_data1_int[18].IN1
tx_st_data1[19] => tx_st_data1_int[19].IN1
tx_st_data1[20] => tx_st_data1_int[20].IN1
tx_st_data1[21] => tx_st_data1_int[21].IN1
tx_st_data1[22] => tx_st_data1_int[22].IN1
tx_st_data1[23] => tx_st_data1_int[23].IN1
tx_st_data1[24] => tx_st_data1_int[24].IN1
tx_st_data1[25] => tx_st_data1_int[25].IN1
tx_st_data1[26] => tx_st_data1_int[26].IN1
tx_st_data1[27] => tx_st_data1_int[27].IN1
tx_st_data1[28] => tx_st_data1_int[28].IN1
tx_st_data1[29] => tx_st_data1_int[29].IN1
tx_st_data1[30] => tx_st_data1_int[30].IN1
tx_st_data1[31] => tx_st_data1_int[31].IN1
tx_st_data1[32] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1032
tx_st_data1[33] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1033
tx_st_data1[34] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1034
tx_st_data1[35] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1035
tx_st_data1[36] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1036
tx_st_data1[37] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1037
tx_st_data1[38] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1038
tx_st_data1[39] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1039
tx_st_data1[40] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1040
tx_st_data1[41] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1041
tx_st_data1[42] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1042
tx_st_data1[43] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1043
tx_st_data1[44] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1044
tx_st_data1[45] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1045
tx_st_data1[46] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1046
tx_st_data1[47] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1047
tx_st_data1[48] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1048
tx_st_data1[49] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1049
tx_st_data1[50] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1050
tx_st_data1[51] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1051
tx_st_data1[52] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1052
tx_st_data1[53] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1053
tx_st_data1[54] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1054
tx_st_data1[55] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1055
tx_st_data1[56] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1056
tx_st_data1[57] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1057
tx_st_data1[58] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1058
tx_st_data1[59] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1059
tx_st_data1[60] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1060
tx_st_data1[61] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1061
tx_st_data1[62] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1062
tx_st_data1[63] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1063
tx_st_data1_p1[0] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC11
tx_st_data1_p1[1] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC111
tx_st_data1_p1[2] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC112
tx_st_data1_p1[3] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC113
tx_st_data1_p1[4] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC114
tx_st_data1_p1[5] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC115
tx_st_data1_p1[6] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC116
tx_st_data1_p1[7] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC117
tx_st_data1_p1[8] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC118
tx_st_data1_p1[9] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC119
tx_st_data1_p1[10] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1110
tx_st_data1_p1[11] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1111
tx_st_data1_p1[12] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1112
tx_st_data1_p1[13] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1113
tx_st_data1_p1[14] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1114
tx_st_data1_p1[15] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1115
tx_st_data1_p1[16] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1116
tx_st_data1_p1[17] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1117
tx_st_data1_p1[18] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1118
tx_st_data1_p1[19] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1119
tx_st_data1_p1[20] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1120
tx_st_data1_p1[21] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1121
tx_st_data1_p1[22] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1122
tx_st_data1_p1[23] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1123
tx_st_data1_p1[24] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1124
tx_st_data1_p1[25] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1125
tx_st_data1_p1[26] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1126
tx_st_data1_p1[27] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1127
tx_st_data1_p1[28] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1128
tx_st_data1_p1[29] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1129
tx_st_data1_p1[30] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1130
tx_st_data1_p1[31] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1131
tx_st_data1_p1[32] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1132
tx_st_data1_p1[33] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1133
tx_st_data1_p1[34] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1134
tx_st_data1_p1[35] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1135
tx_st_data1_p1[36] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1136
tx_st_data1_p1[37] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1137
tx_st_data1_p1[38] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1138
tx_st_data1_p1[39] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1139
tx_st_data1_p1[40] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1140
tx_st_data1_p1[41] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1141
tx_st_data1_p1[42] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1142
tx_st_data1_p1[43] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1143
tx_st_data1_p1[44] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1144
tx_st_data1_p1[45] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1145
tx_st_data1_p1[46] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1146
tx_st_data1_p1[47] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1147
tx_st_data1_p1[48] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1148
tx_st_data1_p1[49] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1149
tx_st_data1_p1[50] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1150
tx_st_data1_p1[51] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1151
tx_st_data1_p1[52] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1152
tx_st_data1_p1[53] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1153
tx_st_data1_p1[54] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1154
tx_st_data1_p1[55] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1155
tx_st_data1_p1[56] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1156
tx_st_data1_p1[57] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1157
tx_st_data1_p1[58] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1158
tx_st_data1_p1[59] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1159
tx_st_data1_p1[60] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1160
tx_st_data1_p1[61] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1161
tx_st_data1_p1[62] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1162
tx_st_data1_p1[63] => stratix_iv.stratixiv_hssi_pcie_hip.TXDATAVC1163
tx_st_eop0 => tx_st_eop0_int.DATAA
tx_st_eop0_p1 => tx_st_eop0_p1.IN1
tx_st_eop1 => tx_st_eop1.IN1
tx_st_eop1_p1 => tx_st_eop1_p1.IN1
tx_st_err0 => tx_st_err0_int.DATAA
tx_st_err1 => tx_st_err1.IN1
tx_st_sop0 => tx_st_sop0_int.DATAA
tx_st_sop0_p1 => stratix_iv.stratixiv_hssi_pcie_hip.TXSOPVC01
tx_st_sop1 => tx_st_sop1_int.IN1
tx_st_sop1_p1 => stratix_iv.stratixiv_hssi_pcie_hip.TXSOPVC11
tx_st_valid0 => tx_st_valid0_int.DATAA
tx_st_valid1 => tx_st_valid1_int.IN1


|DE4Gen1x8If64|PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0
avs_pcie_reconfig_address[0] => shift_dprioin.DATAB
avs_pcie_reconfig_address[0] => Decoder0.IN6
avs_pcie_reconfig_address[0] => LessThan1.IN14
avs_pcie_reconfig_address[0] => LessThan2.IN14
avs_pcie_reconfig_address[0] => LessThan3.IN14
avs_pcie_reconfig_address[0] => LessThan4.IN14
avs_pcie_reconfig_address[0] => LessThan5.IN14
avs_pcie_reconfig_address[0] => Equal2.IN6
avs_pcie_reconfig_address[0] => Equal3.IN1
avs_pcie_reconfig_address[0] => Equal5.IN0
avs_pcie_reconfig_address[0] => Equal6.IN6
avs_pcie_reconfig_address[1] => shift_dprioin.DATAB
avs_pcie_reconfig_address[1] => Decoder0.IN5
avs_pcie_reconfig_address[1] => LessThan1.IN13
avs_pcie_reconfig_address[1] => LessThan2.IN13
avs_pcie_reconfig_address[1] => LessThan3.IN13
avs_pcie_reconfig_address[1] => LessThan4.IN13
avs_pcie_reconfig_address[1] => LessThan5.IN13
avs_pcie_reconfig_address[1] => Equal2.IN5
avs_pcie_reconfig_address[1] => Equal3.IN0
avs_pcie_reconfig_address[1] => Equal5.IN6
avs_pcie_reconfig_address[1] => Equal6.IN0
avs_pcie_reconfig_address[2] => shift_dprioin.DATAB
avs_pcie_reconfig_address[2] => Decoder0.IN4
avs_pcie_reconfig_address[2] => LessThan1.IN12
avs_pcie_reconfig_address[2] => LessThan2.IN12
avs_pcie_reconfig_address[2] => LessThan3.IN12
avs_pcie_reconfig_address[2] => LessThan4.IN12
avs_pcie_reconfig_address[2] => LessThan5.IN12
avs_pcie_reconfig_address[2] => Equal2.IN4
avs_pcie_reconfig_address[2] => Equal3.IN6
avs_pcie_reconfig_address[2] => Equal5.IN5
avs_pcie_reconfig_address[2] => Equal6.IN5
avs_pcie_reconfig_address[3] => shift_dprioin.DATAB
avs_pcie_reconfig_address[3] => Decoder0.IN3
avs_pcie_reconfig_address[3] => LessThan1.IN11
avs_pcie_reconfig_address[3] => LessThan2.IN11
avs_pcie_reconfig_address[3] => LessThan3.IN11
avs_pcie_reconfig_address[3] => LessThan4.IN11
avs_pcie_reconfig_address[3] => LessThan5.IN11
avs_pcie_reconfig_address[3] => Equal2.IN3
avs_pcie_reconfig_address[3] => Equal3.IN5
avs_pcie_reconfig_address[3] => Equal5.IN4
avs_pcie_reconfig_address[3] => Equal6.IN4
avs_pcie_reconfig_address[4] => shift_dprioin.DATAB
avs_pcie_reconfig_address[4] => Decoder0.IN2
avs_pcie_reconfig_address[4] => LessThan1.IN10
avs_pcie_reconfig_address[4] => LessThan2.IN10
avs_pcie_reconfig_address[4] => LessThan3.IN10
avs_pcie_reconfig_address[4] => LessThan4.IN10
avs_pcie_reconfig_address[4] => LessThan5.IN10
avs_pcie_reconfig_address[4] => Equal2.IN2
avs_pcie_reconfig_address[4] => Equal3.IN4
avs_pcie_reconfig_address[4] => Equal5.IN3
avs_pcie_reconfig_address[4] => Equal6.IN3
avs_pcie_reconfig_address[5] => shift_dprioin.DATAB
avs_pcie_reconfig_address[5] => Decoder0.IN1
avs_pcie_reconfig_address[5] => LessThan1.IN9
avs_pcie_reconfig_address[5] => LessThan2.IN9
avs_pcie_reconfig_address[5] => LessThan3.IN9
avs_pcie_reconfig_address[5] => LessThan4.IN9
avs_pcie_reconfig_address[5] => LessThan5.IN9
avs_pcie_reconfig_address[5] => Equal2.IN1
avs_pcie_reconfig_address[5] => Equal3.IN3
avs_pcie_reconfig_address[5] => Equal5.IN2
avs_pcie_reconfig_address[5] => Equal6.IN2
avs_pcie_reconfig_address[6] => shift_dprioin.DATAB
avs_pcie_reconfig_address[6] => Decoder0.IN0
avs_pcie_reconfig_address[6] => LessThan1.IN8
avs_pcie_reconfig_address[6] => LessThan2.IN8
avs_pcie_reconfig_address[6] => LessThan3.IN8
avs_pcie_reconfig_address[6] => LessThan4.IN8
avs_pcie_reconfig_address[6] => LessThan5.IN8
avs_pcie_reconfig_address[6] => Equal2.IN0
avs_pcie_reconfig_address[6] => Equal3.IN2
avs_pcie_reconfig_address[6] => Equal5.IN1
avs_pcie_reconfig_address[6] => Equal6.IN1
avs_pcie_reconfig_address[7] => nstate.OUTPUTSELECT
avs_pcie_reconfig_address[7] => nstate.OUTPUTSELECT
avs_pcie_reconfig_address[7] => nstate.OUTPUTSELECT
avs_pcie_reconfig_address[7] => nstate.DATAA
avs_pcie_reconfig_address[7] => valid_addrreg.OUTPUTSELECT
avs_pcie_reconfig_chipselect => always0.IN1
avs_pcie_reconfig_chipselect => always14.IN0
avs_pcie_reconfig_write => write_cycle.DATAIN
avs_pcie_reconfig_writedata[0] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[0] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[0] => Equal4.IN15
avs_pcie_reconfig_writedata[0] => dpriodisable~reg0.DATAIN
avs_pcie_reconfig_writedata[0] => dprioload~reg0.DATAIN
avs_pcie_reconfig_writedata[0] => hip_dev_addr[0].DATAIN
avs_pcie_reconfig_writedata[0] => hip_base_addr[0].DATAIN
avs_pcie_reconfig_writedata[1] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[1] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[1] => Equal4.IN14
avs_pcie_reconfig_writedata[1] => hip_dev_addr[1].DATAIN
avs_pcie_reconfig_writedata[1] => hip_base_addr[1].DATAIN
avs_pcie_reconfig_writedata[2] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[2] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[2] => error_status.DATAB
avs_pcie_reconfig_writedata[2] => Equal4.IN13
avs_pcie_reconfig_writedata[2] => hip_dev_addr[2].DATAIN
avs_pcie_reconfig_writedata[2] => hip_base_addr[2].DATAIN
avs_pcie_reconfig_writedata[3] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[3] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[3] => error_status.DATAB
avs_pcie_reconfig_writedata[3] => Equal4.IN12
avs_pcie_reconfig_writedata[3] => hip_dev_addr[3].DATAIN
avs_pcie_reconfig_writedata[3] => hip_base_addr[3].DATAIN
avs_pcie_reconfig_writedata[4] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[4] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[4] => Equal4.IN6
avs_pcie_reconfig_writedata[4] => hip_dev_addr[4].DATAIN
avs_pcie_reconfig_writedata[4] => hip_base_addr[4].DATAIN
avs_pcie_reconfig_writedata[5] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[5] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[5] => Equal4.IN11
avs_pcie_reconfig_writedata[5] => hip_port_addr[0].DATAIN
avs_pcie_reconfig_writedata[5] => hip_base_addr[5].DATAIN
avs_pcie_reconfig_writedata[6] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[6] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[6] => Equal4.IN10
avs_pcie_reconfig_writedata[6] => hip_port_addr[1].DATAIN
avs_pcie_reconfig_writedata[6] => hip_base_addr[6].DATAIN
avs_pcie_reconfig_writedata[7] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[7] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[7] => Equal4.IN9
avs_pcie_reconfig_writedata[7] => hip_port_addr[2].DATAIN
avs_pcie_reconfig_writedata[7] => hip_base_addr[7].DATAIN
avs_pcie_reconfig_writedata[8] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[8] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[8] => Equal4.IN5
avs_pcie_reconfig_writedata[8] => hip_port_addr[3].DATAIN
avs_pcie_reconfig_writedata[9] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[9] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[9] => Equal4.IN8
avs_pcie_reconfig_writedata[9] => hip_port_addr[4].DATAIN
avs_pcie_reconfig_writedata[10] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[10] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[10] => Equal4.IN4
avs_pcie_reconfig_writedata[11] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[11] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[11] => Equal4.IN3
avs_pcie_reconfig_writedata[12] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[12] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[12] => Equal4.IN7
avs_pcie_reconfig_writedata[13] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[13] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[13] => Equal4.IN2
avs_pcie_reconfig_writedata[14] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[14] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[14] => Equal4.IN1
avs_pcie_reconfig_writedata[15] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[15] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[15] => Equal4.IN0
avs_pcie_reconfig_waitrequest <= avs_pcie_reconfig_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_read => read_cycle.DATAIN
avs_pcie_reconfig_readdata[0] <= avs_pcie_reconfig_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[1] <= avs_pcie_reconfig_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[2] <= avs_pcie_reconfig_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[3] <= avs_pcie_reconfig_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[4] <= avs_pcie_reconfig_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[5] <= avs_pcie_reconfig_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[6] <= avs_pcie_reconfig_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[7] <= avs_pcie_reconfig_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[8] <= avs_pcie_reconfig_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[9] <= avs_pcie_reconfig_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[10] <= avs_pcie_reconfig_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[11] <= avs_pcie_reconfig_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[12] <= avs_pcie_reconfig_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[13] <= avs_pcie_reconfig_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[14] <= avs_pcie_reconfig_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[15] <= avs_pcie_reconfig_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdatavalid <= avs_pcie_reconfig_readdatavalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_clk => valid_addrreg.CLK
avs_pcie_reconfig_clk => write_cycle.CLK
avs_pcie_reconfig_clk => read_cycle.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdatavalid~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[0]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[1]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[2]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[3]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[4]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[5]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[6]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[7]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[8]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[9]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[10]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[11]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[12]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[13]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[14]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[15]~reg0.CLK
avs_pcie_reconfig_clk => hip_base_addr[0].CLK
avs_pcie_reconfig_clk => hip_base_addr[1].CLK
avs_pcie_reconfig_clk => hip_base_addr[2].CLK
avs_pcie_reconfig_clk => hip_base_addr[3].CLK
avs_pcie_reconfig_clk => hip_base_addr[4].CLK
avs_pcie_reconfig_clk => hip_base_addr[5].CLK
avs_pcie_reconfig_clk => hip_base_addr[6].CLK
avs_pcie_reconfig_clk => hip_base_addr[7].CLK
avs_pcie_reconfig_clk => hip_port_addr[0].CLK
avs_pcie_reconfig_clk => hip_port_addr[1].CLK
avs_pcie_reconfig_clk => hip_port_addr[2].CLK
avs_pcie_reconfig_clk => hip_port_addr[3].CLK
avs_pcie_reconfig_clk => hip_port_addr[4].CLK
avs_pcie_reconfig_clk => hip_dev_addr[0].CLK
avs_pcie_reconfig_clk => hip_dev_addr[1].CLK
avs_pcie_reconfig_clk => hip_dev_addr[2].CLK
avs_pcie_reconfig_clk => hip_dev_addr[3].CLK
avs_pcie_reconfig_clk => hip_dev_addr[4].CLK
avs_pcie_reconfig_clk => error_status[0].CLK
avs_pcie_reconfig_clk => error_status[1].CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_waitrequest~reg0.CLK
avs_pcie_reconfig_clk => extended_dprio_access.CLK
avs_pcie_reconfig_clk => dprioload~reg0.CLK
avs_pcie_reconfig_clk => dpriodisable~reg0.CLK
avs_pcie_reconfig_clk => shift_dprioout[0].CLK
avs_pcie_reconfig_clk => shift_dprioout[1].CLK
avs_pcie_reconfig_clk => shift_dprioout[2].CLK
avs_pcie_reconfig_clk => shift_dprioout[3].CLK
avs_pcie_reconfig_clk => shift_dprioout[4].CLK
avs_pcie_reconfig_clk => shift_dprioout[5].CLK
avs_pcie_reconfig_clk => shift_dprioout[6].CLK
avs_pcie_reconfig_clk => shift_dprioout[7].CLK
avs_pcie_reconfig_clk => shift_dprioout[8].CLK
avs_pcie_reconfig_clk => shift_dprioout[9].CLK
avs_pcie_reconfig_clk => shift_dprioout[10].CLK
avs_pcie_reconfig_clk => shift_dprioout[11].CLK
avs_pcie_reconfig_clk => shift_dprioout[12].CLK
avs_pcie_reconfig_clk => shift_dprioout[13].CLK
avs_pcie_reconfig_clk => shift_dprioout[14].CLK
avs_pcie_reconfig_clk => shift_dprioout[15].CLK
avs_pcie_reconfig_clk => dprioin~reg0.CLK
avs_pcie_reconfig_clk => shift_dprioin[0].CLK
avs_pcie_reconfig_clk => shift_dprioin[1].CLK
avs_pcie_reconfig_clk => shift_dprioin[2].CLK
avs_pcie_reconfig_clk => shift_dprioin[3].CLK
avs_pcie_reconfig_clk => shift_dprioin[4].CLK
avs_pcie_reconfig_clk => shift_dprioin[5].CLK
avs_pcie_reconfig_clk => shift_dprioin[6].CLK
avs_pcie_reconfig_clk => shift_dprioin[7].CLK
avs_pcie_reconfig_clk => shift_dprioin[8].CLK
avs_pcie_reconfig_clk => shift_dprioin[9].CLK
avs_pcie_reconfig_clk => shift_dprioin[10].CLK
avs_pcie_reconfig_clk => shift_dprioin[11].CLK
avs_pcie_reconfig_clk => shift_dprioin[12].CLK
avs_pcie_reconfig_clk => shift_dprioin[13].CLK
avs_pcie_reconfig_clk => shift_dprioin[14].CLK
avs_pcie_reconfig_clk => shift_dprioin[15].CLK
avs_pcie_reconfig_clk => shift_dprioin[16].CLK
avs_pcie_reconfig_clk => shift_dprioin[17].CLK
avs_pcie_reconfig_clk => shift_dprioin[18].CLK
avs_pcie_reconfig_clk => shift_dprioin[19].CLK
avs_pcie_reconfig_clk => shift_dprioin[20].CLK
avs_pcie_reconfig_clk => shift_dprioin[21].CLK
avs_pcie_reconfig_clk => shift_dprioin[22].CLK
avs_pcie_reconfig_clk => shift_dprioin[23].CLK
avs_pcie_reconfig_clk => shift_dprioin[24].CLK
avs_pcie_reconfig_clk => shift_dprioin[25].CLK
avs_pcie_reconfig_clk => shift_dprioin[26].CLK
avs_pcie_reconfig_clk => shift_dprioin[27].CLK
avs_pcie_reconfig_clk => shift_dprioin[28].CLK
avs_pcie_reconfig_clk => shift_dprioin[29].CLK
avs_pcie_reconfig_clk => shift_dprioin[30].CLK
avs_pcie_reconfig_clk => shift_dprioin[31].CLK
avs_pcie_reconfig_clk => count_mdio_st[0].CLK
avs_pcie_reconfig_clk => count_mdio_st[1].CLK
avs_pcie_reconfig_clk => count_mdio_st[2].CLK
avs_pcie_reconfig_clk => count_mdio_st[3].CLK
avs_pcie_reconfig_clk => count_mdio_st[4].CLK
avs_pcie_reconfig_clk => count_mdio_st[5].CLK
avs_pcie_reconfig_clk => count_mdio_st[6].CLK
avs_pcie_reconfig_clk => dpclk.DATAIN
avs_pcie_reconfig_clk => mdio_cycle~2.DATAIN
avs_pcie_reconfig_clk => cstate~1.DATAIN
avs_pcie_reconfig_rstn => shift_dprioin[0].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[1].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[2].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[3].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[4].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[5].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[6].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[7].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[8].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[9].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[10].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[11].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[12].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[13].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[14].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[15].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[16].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[17].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[18].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[19].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[20].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[21].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[22].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[23].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[24].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[25].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[26].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[27].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[28].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[29].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[30].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[31].ACLR
avs_pcie_reconfig_rstn => extended_dprio_access.ACLR
avs_pcie_reconfig_rstn => dprioload~reg0.ACLR
avs_pcie_reconfig_rstn => dpriodisable~reg0.PRESET
avs_pcie_reconfig_rstn => avs_pcie_reconfig_waitrequest~reg0.PRESET
avs_pcie_reconfig_rstn => dprioin~reg0.ACLR
avs_pcie_reconfig_rstn => count_mdio_st[0].ACLR
avs_pcie_reconfig_rstn => count_mdio_st[1].ACLR
avs_pcie_reconfig_rstn => count_mdio_st[2].ACLR
avs_pcie_reconfig_rstn => count_mdio_st[3].ACLR
avs_pcie_reconfig_rstn => count_mdio_st[4].ACLR
avs_pcie_reconfig_rstn => count_mdio_st[5].ACLR
avs_pcie_reconfig_rstn => count_mdio_st[6].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[0].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[1].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[2].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[3].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[4].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[5].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[6].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[7].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[8].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[9].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[10].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[11].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[12].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[13].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[14].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[15].ACLR
avs_pcie_reconfig_rstn => error_status[0].ACLR
avs_pcie_reconfig_rstn => error_status[1].ACLR
avs_pcie_reconfig_rstn => hip_port_addr[0].ACLR
avs_pcie_reconfig_rstn => hip_port_addr[1].ACLR
avs_pcie_reconfig_rstn => hip_port_addr[2].ACLR
avs_pcie_reconfig_rstn => hip_port_addr[3].ACLR
avs_pcie_reconfig_rstn => hip_port_addr[4].ACLR
avs_pcie_reconfig_rstn => hip_dev_addr[0].ACLR
avs_pcie_reconfig_rstn => hip_dev_addr[1].ACLR
avs_pcie_reconfig_rstn => hip_dev_addr[2].ACLR
avs_pcie_reconfig_rstn => hip_dev_addr[3].ACLR
avs_pcie_reconfig_rstn => hip_dev_addr[4].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[0].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[1].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[2].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[3].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[4].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[5].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[6].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[7].ACLR
avs_pcie_reconfig_rstn => valid_addrreg.PRESET
avs_pcie_reconfig_rstn => write_cycle.ACLR
avs_pcie_reconfig_rstn => read_cycle.ACLR
avs_pcie_reconfig_rstn => mdio_cycle~4.DATAIN
avs_pcie_reconfig_rstn => cstate~3.DATAIN
dpriodisable <= dpriodisable~reg0.DB_MAX_OUTPUT_PORT_TYPE
dprioin <= dprioin~reg0.DB_MAX_OUTPUT_PORT_TYPE
dprioload <= dprioload~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpclk <= avs_pcie_reconfig_clk.DB_MAX_OUTPUT_PORT_TYPE
dprioout => shift_dprioout[0].DATAIN


|DE4Gen1x8If64|PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch0
clk => has_payld_hold.CLK
clk => non_posted_hold.CLK
clk => npd_cred_viol~reg0.CLK
clk => nph_cred_viol~reg0.CLK
clk => npd_alloc_1cred~reg0.CLK
clk => nph_alloc_1cred~reg0.CLK
clk => npd_unitialized.CLK
clk => nph_unitialized.CLK
clk => npd_cred_cons[0].CLK
clk => npd_cred_cons[1].CLK
clk => npd_cred_cons[2].CLK
clk => npd_cred_cons[3].CLK
clk => npd_cred_cons[4].CLK
clk => npd_cred_cons[5].CLK
clk => npd_cred_cons[6].CLK
clk => npd_cred_cons[7].CLK
clk => npd_cred_cons[8].CLK
clk => npd_cred_cons[9].CLK
clk => npd_cred_cons[10].CLK
clk => npd_cred_cons[11].CLK
clk => npd_cred_app[0].CLK
clk => npd_cred_app[1].CLK
clk => npd_cred_app[2].CLK
clk => npd_sent_pipe[0].CLK
clk => nph_cred_cons[0].CLK
clk => nph_cred_cons[1].CLK
clk => nph_cred_cons[2].CLK
clk => nph_cred_cons[3].CLK
clk => nph_cred_cons[4].CLK
clk => nph_cred_cons[5].CLK
clk => nph_cred_cons[6].CLK
clk => nph_cred_cons[7].CLK
clk => nph_cred_app[0].CLK
clk => nph_cred_app[1].CLK
clk => nph_cred_app[2].CLK
clk => nph_sent_pipe[0].CLK
clk => rstn_rr.CLK
clk => rstn_r.CLK
rstn => rstn_rr.ACLR
rstn => rstn_r.ACLR
srst => nph_sent_pipe.OUTPUTSELECT
srst => nph_cred_app.OUTPUTSELECT
srst => nph_cred_app.OUTPUTSELECT
srst => nph_cred_app.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => npd_sent_pipe.OUTPUTSELECT
srst => npd_cred_app.OUTPUTSELECT
srst => npd_cred_app.OUTPUTSELECT
srst => npd_cred_app.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => nph_unitialized.OUTPUTSELECT
srst => npd_unitialized.OUTPUTSELECT
srst => nph_alloc_1cred.OUTPUTSELECT
srst => npd_alloc_1cred.OUTPUTSELECT
srst => nph_cred_viol.OUTPUTSELECT
srst => npd_cred_viol.OUTPUTSELECT
srst => non_posted_hold.OUTPUTSELECT
srst => has_payld_hold.OUTPUTSELECT
tx_cred_int[0] => tx_cred[0].DATAIN
tx_cred_int[1] => tx_cred[1].DATAIN
tx_cred_int[2] => tx_cred[2].DATAIN
tx_cred_int[3] => tx_cred[3].DATAIN
tx_cred_int[4] => tx_cred[4].DATAIN
tx_cred_int[5] => tx_cred[5].DATAIN
tx_cred_int[6] => tx_cred[6].DATAIN
tx_cred_int[7] => tx_cred[7].DATAIN
tx_cred_int[8] => tx_cred[8].DATAIN
tx_cred_int[9] => tx_cred[9].DATAIN
tx_cred_int[10] => tx_cred[10].DATAIN
tx_cred_int[11] => tx_cred[11].DATAIN
tx_cred_int[12] => tx_cred[12].DATAIN
tx_cred_int[13] => tx_cred[13].DATAIN
tx_cred_int[14] => tx_cred[14].DATAIN
tx_cred_int[15] => LessThan0.IN6
tx_cred_int[15] => LessThan6.IN6
tx_cred_int[15] => Add3.IN6
tx_cred_int[15] => Equal4.IN0
tx_cred_int[15] => Equal8.IN2
tx_cred_int[16] => LessThan0.IN5
tx_cred_int[16] => LessThan6.IN5
tx_cred_int[16] => Add3.IN5
tx_cred_int[16] => Equal4.IN7
tx_cred_int[16] => Equal8.IN1
tx_cred_int[17] => LessThan0.IN4
tx_cred_int[17] => LessThan6.IN4
tx_cred_int[17] => Add3.IN4
tx_cred_int[17] => Equal4.IN6
tx_cred_int[17] => Equal8.IN0
tx_cred_int[18] => LessThan1.IN6
tx_cred_int[18] => LessThan7.IN6
tx_cred_int[18] => Add5.IN6
tx_cred_int[18] => Equal5.IN0
tx_cred_int[18] => Equal9.IN2
tx_cred_int[19] => LessThan1.IN5
tx_cred_int[19] => LessThan7.IN5
tx_cred_int[19] => Add5.IN5
tx_cred_int[19] => Equal5.IN7
tx_cred_int[19] => Equal9.IN1
tx_cred_int[20] => LessThan1.IN4
tx_cred_int[20] => LessThan7.IN4
tx_cred_int[20] => Add5.IN4
tx_cred_int[20] => Equal5.IN6
tx_cred_int[20] => Equal9.IN0
tx_cred_int[21] => tx_cred[21].DATAIN
tx_cred_int[22] => tx_cred[22].DATAIN
tx_cred_int[23] => tx_cred[23].DATAIN
tx_cred_int[24] => tx_cred[24].DATAIN
tx_cred_int[25] => tx_cred[25].DATAIN
tx_cred_int[26] => tx_cred[26].DATAIN
tx_cred_int[27] => tx_cred[27].DATAIN
tx_cred_int[28] => tx_cred[28].DATAIN
tx_cred_int[29] => tx_cred[29].DATAIN
tx_cred_int[30] => tx_cred[30].DATAIN
tx_cred_int[31] => tx_cred[31].DATAIN
tx_cred_int[32] => tx_cred[32].DATAIN
tx_cred_int[33] => tx_cred[33].DATAIN
tx_cred_int[34] => tx_cred[34].DATAIN
tx_cred_int[35] => tx_cred[35].DATAIN
tx_stream_valid => has_payld.IN0
tx_stream_valid => nph_sent.IN1
tx_stream_valid => always1.IN0
tx_st_sop => has_payld.IN1
tx_st_eop[0] => WideOr0.IN1
tx_st_eop[0] => tx_eop_int[0].IN0
tx_st_eop[1] => tx_eop_int[0].IN1
tx_st_err => always1.IN1
tx_st_err => nph_sent.IN1
tx_st_data[0] => ~NO_FANOUT~
tx_st_data[1] => ~NO_FANOUT~
tx_st_data[2] => ~NO_FANOUT~
tx_st_data[3] => ~NO_FANOUT~
tx_st_data[4] => ~NO_FANOUT~
tx_st_data[5] => ~NO_FANOUT~
tx_st_data[6] => ~NO_FANOUT~
tx_st_data[7] => ~NO_FANOUT~
tx_st_data[8] => ~NO_FANOUT~
tx_st_data[9] => ~NO_FANOUT~
tx_st_data[10] => ~NO_FANOUT~
tx_st_data[11] => ~NO_FANOUT~
tx_st_data[12] => ~NO_FANOUT~
tx_st_data[13] => ~NO_FANOUT~
tx_st_data[14] => ~NO_FANOUT~
tx_st_data[15] => ~NO_FANOUT~
tx_st_data[16] => ~NO_FANOUT~
tx_st_data[17] => ~NO_FANOUT~
tx_st_data[18] => ~NO_FANOUT~
tx_st_data[19] => ~NO_FANOUT~
tx_st_data[20] => ~NO_FANOUT~
tx_st_data[21] => ~NO_FANOUT~
tx_st_data[22] => ~NO_FANOUT~
tx_st_data[23] => ~NO_FANOUT~
tx_st_data[24] => Equal0.IN5
tx_st_data[24] => Equal2.IN2
tx_st_data[25] => Equal0.IN4
tx_st_data[25] => Equal2.IN1
tx_st_data[26] => Equal0.IN0
tx_st_data[26] => Equal2.IN0
tx_st_data[27] => Equal0.IN3
tx_st_data[27] => Equal3.IN1
tx_st_data[28] => Equal0.IN2
tx_st_data[28] => Equal3.IN0
tx_st_data[29] => Equal0.IN1
tx_st_data[29] => Equal1.IN1
tx_st_data[30] => has_payld.IN1
tx_st_data[30] => non_posted.IN1
tx_st_data[30] => Equal1.IN0
tx_st_data[31] => ~NO_FANOUT~
nph_alloc_1cred <= nph_alloc_1cred~reg0.DB_MAX_OUTPUT_PORT_TYPE
npd_alloc_1cred <= npd_alloc_1cred~reg0.DB_MAX_OUTPUT_PORT_TYPE
nph_cred_viol <= nph_cred_viol~reg0.DB_MAX_OUTPUT_PORT_TYPE
npd_cred_viol <= npd_cred_viol~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_cred[0] <= tx_cred_int[0].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[1] <= tx_cred_int[1].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[2] <= tx_cred_int[2].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[3] <= tx_cred_int[3].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[4] <= tx_cred_int[4].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[5] <= tx_cred_int[5].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[6] <= tx_cred_int[6].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[7] <= tx_cred_int[7].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[8] <= tx_cred_int[8].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[9] <= tx_cred_int[9].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[10] <= tx_cred_int[10].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[11] <= tx_cred_int[11].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[12] <= tx_cred_int[12].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[13] <= tx_cred_int[13].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[14] <= tx_cred_int[14].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[15] <= nph_cred_app[0].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[16] <= nph_cred_app[1].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[17] <= nph_cred_app[2].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[18] <= npd_cred_app[0].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[19] <= npd_cred_app[1].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[20] <= npd_cred_app[2].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[21] <= tx_cred_int[21].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[22] <= tx_cred_int[22].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[23] <= tx_cred_int[23].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[24] <= tx_cred_int[24].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[25] <= tx_cred_int[25].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[26] <= tx_cred_int[26].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[27] <= tx_cred_int[27].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[28] <= tx_cred_int[28].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[29] <= tx_cred_int[29].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[30] <= tx_cred_int[30].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[31] <= tx_cred_int[31].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[32] <= tx_cred_int[32].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[33] <= tx_cred_int[33].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[34] <= tx_cred_int[34].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[35] <= tx_cred_int[35].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch1
clk => has_payld_hold.CLK
clk => non_posted_hold.CLK
clk => npd_cred_viol~reg0.CLK
clk => nph_cred_viol~reg0.CLK
clk => npd_alloc_1cred~reg0.CLK
clk => nph_alloc_1cred~reg0.CLK
clk => npd_unitialized.CLK
clk => nph_unitialized.CLK
clk => npd_cred_cons[0].CLK
clk => npd_cred_cons[1].CLK
clk => npd_cred_cons[2].CLK
clk => npd_cred_cons[3].CLK
clk => npd_cred_cons[4].CLK
clk => npd_cred_cons[5].CLK
clk => npd_cred_cons[6].CLK
clk => npd_cred_cons[7].CLK
clk => npd_cred_cons[8].CLK
clk => npd_cred_cons[9].CLK
clk => npd_cred_cons[10].CLK
clk => npd_cred_cons[11].CLK
clk => npd_cred_app[0].CLK
clk => npd_cred_app[1].CLK
clk => npd_cred_app[2].CLK
clk => npd_sent_pipe[0].CLK
clk => nph_cred_cons[0].CLK
clk => nph_cred_cons[1].CLK
clk => nph_cred_cons[2].CLK
clk => nph_cred_cons[3].CLK
clk => nph_cred_cons[4].CLK
clk => nph_cred_cons[5].CLK
clk => nph_cred_cons[6].CLK
clk => nph_cred_cons[7].CLK
clk => nph_cred_app[0].CLK
clk => nph_cred_app[1].CLK
clk => nph_cred_app[2].CLK
clk => nph_sent_pipe[0].CLK
clk => rstn_rr.CLK
clk => rstn_r.CLK
rstn => rstn_rr.ACLR
rstn => rstn_r.ACLR
srst => nph_sent_pipe.OUTPUTSELECT
srst => nph_cred_app.OUTPUTSELECT
srst => nph_cred_app.OUTPUTSELECT
srst => nph_cred_app.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => npd_sent_pipe.OUTPUTSELECT
srst => npd_cred_app.OUTPUTSELECT
srst => npd_cred_app.OUTPUTSELECT
srst => npd_cred_app.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => nph_unitialized.OUTPUTSELECT
srst => npd_unitialized.OUTPUTSELECT
srst => nph_alloc_1cred.OUTPUTSELECT
srst => npd_alloc_1cred.OUTPUTSELECT
srst => nph_cred_viol.OUTPUTSELECT
srst => npd_cred_viol.OUTPUTSELECT
srst => non_posted_hold.OUTPUTSELECT
srst => has_payld_hold.OUTPUTSELECT
tx_cred_int[0] => tx_cred[0].DATAIN
tx_cred_int[1] => tx_cred[1].DATAIN
tx_cred_int[2] => tx_cred[2].DATAIN
tx_cred_int[3] => tx_cred[3].DATAIN
tx_cred_int[4] => tx_cred[4].DATAIN
tx_cred_int[5] => tx_cred[5].DATAIN
tx_cred_int[6] => tx_cred[6].DATAIN
tx_cred_int[7] => tx_cred[7].DATAIN
tx_cred_int[8] => tx_cred[8].DATAIN
tx_cred_int[9] => tx_cred[9].DATAIN
tx_cred_int[10] => tx_cred[10].DATAIN
tx_cred_int[11] => tx_cred[11].DATAIN
tx_cred_int[12] => tx_cred[12].DATAIN
tx_cred_int[13] => tx_cred[13].DATAIN
tx_cred_int[14] => tx_cred[14].DATAIN
tx_cred_int[15] => LessThan0.IN6
tx_cred_int[15] => LessThan6.IN6
tx_cred_int[15] => Add3.IN6
tx_cred_int[15] => Equal4.IN0
tx_cred_int[15] => Equal8.IN2
tx_cred_int[16] => LessThan0.IN5
tx_cred_int[16] => LessThan6.IN5
tx_cred_int[16] => Add3.IN5
tx_cred_int[16] => Equal4.IN7
tx_cred_int[16] => Equal8.IN1
tx_cred_int[17] => LessThan0.IN4
tx_cred_int[17] => LessThan6.IN4
tx_cred_int[17] => Add3.IN4
tx_cred_int[17] => Equal4.IN6
tx_cred_int[17] => Equal8.IN0
tx_cred_int[18] => LessThan1.IN6
tx_cred_int[18] => LessThan7.IN6
tx_cred_int[18] => Add5.IN6
tx_cred_int[18] => Equal5.IN0
tx_cred_int[18] => Equal9.IN2
tx_cred_int[19] => LessThan1.IN5
tx_cred_int[19] => LessThan7.IN5
tx_cred_int[19] => Add5.IN5
tx_cred_int[19] => Equal5.IN7
tx_cred_int[19] => Equal9.IN1
tx_cred_int[20] => LessThan1.IN4
tx_cred_int[20] => LessThan7.IN4
tx_cred_int[20] => Add5.IN4
tx_cred_int[20] => Equal5.IN6
tx_cred_int[20] => Equal9.IN0
tx_cred_int[21] => tx_cred[21].DATAIN
tx_cred_int[22] => tx_cred[22].DATAIN
tx_cred_int[23] => tx_cred[23].DATAIN
tx_cred_int[24] => tx_cred[24].DATAIN
tx_cred_int[25] => tx_cred[25].DATAIN
tx_cred_int[26] => tx_cred[26].DATAIN
tx_cred_int[27] => tx_cred[27].DATAIN
tx_cred_int[28] => tx_cred[28].DATAIN
tx_cred_int[29] => tx_cred[29].DATAIN
tx_cred_int[30] => tx_cred[30].DATAIN
tx_cred_int[31] => tx_cred[31].DATAIN
tx_cred_int[32] => tx_cred[32].DATAIN
tx_cred_int[33] => tx_cred[33].DATAIN
tx_cred_int[34] => tx_cred[34].DATAIN
tx_cred_int[35] => tx_cred[35].DATAIN
tx_stream_valid => has_payld.IN0
tx_stream_valid => nph_sent.IN1
tx_stream_valid => always1.IN0
tx_st_sop => has_payld.IN1
tx_st_eop[0] => WideOr0.IN1
tx_st_eop[0] => tx_eop_int[0].IN0
tx_st_eop[1] => tx_eop_int[0].IN1
tx_st_err => always1.IN1
tx_st_err => nph_sent.IN1
tx_st_data[0] => ~NO_FANOUT~
tx_st_data[1] => ~NO_FANOUT~
tx_st_data[2] => ~NO_FANOUT~
tx_st_data[3] => ~NO_FANOUT~
tx_st_data[4] => ~NO_FANOUT~
tx_st_data[5] => ~NO_FANOUT~
tx_st_data[6] => ~NO_FANOUT~
tx_st_data[7] => ~NO_FANOUT~
tx_st_data[8] => ~NO_FANOUT~
tx_st_data[9] => ~NO_FANOUT~
tx_st_data[10] => ~NO_FANOUT~
tx_st_data[11] => ~NO_FANOUT~
tx_st_data[12] => ~NO_FANOUT~
tx_st_data[13] => ~NO_FANOUT~
tx_st_data[14] => ~NO_FANOUT~
tx_st_data[15] => ~NO_FANOUT~
tx_st_data[16] => ~NO_FANOUT~
tx_st_data[17] => ~NO_FANOUT~
tx_st_data[18] => ~NO_FANOUT~
tx_st_data[19] => ~NO_FANOUT~
tx_st_data[20] => ~NO_FANOUT~
tx_st_data[21] => ~NO_FANOUT~
tx_st_data[22] => ~NO_FANOUT~
tx_st_data[23] => ~NO_FANOUT~
tx_st_data[24] => Equal0.IN5
tx_st_data[24] => Equal2.IN2
tx_st_data[25] => Equal0.IN4
tx_st_data[25] => Equal2.IN1
tx_st_data[26] => Equal0.IN0
tx_st_data[26] => Equal2.IN0
tx_st_data[27] => Equal0.IN3
tx_st_data[27] => Equal3.IN1
tx_st_data[28] => Equal0.IN2
tx_st_data[28] => Equal3.IN0
tx_st_data[29] => Equal0.IN1
tx_st_data[29] => Equal1.IN1
tx_st_data[30] => has_payld.IN1
tx_st_data[30] => non_posted.IN1
tx_st_data[30] => Equal1.IN0
tx_st_data[31] => ~NO_FANOUT~
nph_alloc_1cred <= nph_alloc_1cred~reg0.DB_MAX_OUTPUT_PORT_TYPE
npd_alloc_1cred <= npd_alloc_1cred~reg0.DB_MAX_OUTPUT_PORT_TYPE
nph_cred_viol <= nph_cred_viol~reg0.DB_MAX_OUTPUT_PORT_TYPE
npd_cred_viol <= npd_cred_viol~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_cred[0] <= tx_cred_int[0].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[1] <= tx_cred_int[1].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[2] <= tx_cred_int[2].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[3] <= tx_cred_int[3].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[4] <= tx_cred_int[4].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[5] <= tx_cred_int[5].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[6] <= tx_cred_int[6].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[7] <= tx_cred_int[7].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[8] <= tx_cred_int[8].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[9] <= tx_cred_int[9].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[10] <= tx_cred_int[10].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[11] <= tx_cred_int[11].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[12] <= tx_cred_int[12].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[13] <= tx_cred_int[13].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[14] <= tx_cred_int[14].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[15] <= nph_cred_app[0].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[16] <= nph_cred_app[1].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[17] <= nph_cred_app[2].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[18] <= npd_cred_app[0].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[19] <= npd_cred_app[1].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[20] <= npd_cred_app[2].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[21] <= tx_cred_int[21].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[22] <= tx_cred_int[22].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[23] <= tx_cred_int[23].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[24] <= tx_cred_int[24].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[25] <= tx_cred_int[25].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[26] <= tx_cred_int[26].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[27] <= tx_cred_int[27].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[28] <= tx_cred_int[28].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[29] <= tx_cred_int[29].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[30] <= tx_cred_int[30].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[31] <= tx_cred_int[31].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[32] <= tx_cred_int[32].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[33] <= tx_cred_int[33].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[34] <= tx_cred_int[34].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[35] <= tx_cred_int[35].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|PCIeGen1x8If64:pcie_inst|PCIeGen1x8If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst
clk => ctl_wr_rr.CLK
clk => ctl_wr_r.CLK
clk => sts_wr_rr.CLK
clk => sts_wr_r.CLK
clk => o_tl_cfg_sts_wr~reg0.CLK
clk => o_tl_cfg_sts[0]~reg0.CLK
clk => o_tl_cfg_sts[1]~reg0.CLK
clk => o_tl_cfg_sts[2]~reg0.CLK
clk => o_tl_cfg_sts[3]~reg0.CLK
clk => o_tl_cfg_sts[4]~reg0.CLK
clk => o_tl_cfg_sts[5]~reg0.CLK
clk => o_tl_cfg_sts[6]~reg0.CLK
clk => o_tl_cfg_sts[7]~reg0.CLK
clk => o_tl_cfg_sts[8]~reg0.CLK
clk => o_tl_cfg_sts[9]~reg0.CLK
clk => o_tl_cfg_sts[10]~reg0.CLK
clk => o_tl_cfg_sts[11]~reg0.CLK
clk => o_tl_cfg_sts[12]~reg0.CLK
clk => o_tl_cfg_sts[13]~reg0.CLK
clk => o_tl_cfg_sts[14]~reg0.CLK
clk => o_tl_cfg_sts[15]~reg0.CLK
clk => o_tl_cfg_sts[16]~reg0.CLK
clk => o_tl_cfg_sts[17]~reg0.CLK
clk => o_tl_cfg_sts[18]~reg0.CLK
clk => o_tl_cfg_sts[19]~reg0.CLK
clk => o_tl_cfg_sts[20]~reg0.CLK
clk => o_tl_cfg_sts[21]~reg0.CLK
clk => o_tl_cfg_sts[22]~reg0.CLK
clk => o_tl_cfg_sts[23]~reg0.CLK
clk => o_tl_cfg_sts[24]~reg0.CLK
clk => o_tl_cfg_sts[25]~reg0.CLK
clk => o_tl_cfg_sts[26]~reg0.CLK
clk => o_tl_cfg_sts[27]~reg0.CLK
clk => o_tl_cfg_sts[28]~reg0.CLK
clk => o_tl_cfg_sts[29]~reg0.CLK
clk => o_tl_cfg_sts[30]~reg0.CLK
clk => o_tl_cfg_sts[31]~reg0.CLK
clk => o_tl_cfg_sts[32]~reg0.CLK
clk => o_tl_cfg_sts[33]~reg0.CLK
clk => o_tl_cfg_sts[34]~reg0.CLK
clk => o_tl_cfg_sts[35]~reg0.CLK
clk => o_tl_cfg_sts[36]~reg0.CLK
clk => o_tl_cfg_sts[37]~reg0.CLK
clk => o_tl_cfg_sts[38]~reg0.CLK
clk => o_tl_cfg_sts[39]~reg0.CLK
clk => o_tl_cfg_sts[40]~reg0.CLK
clk => o_tl_cfg_sts[41]~reg0.CLK
clk => o_tl_cfg_sts[42]~reg0.CLK
clk => o_tl_cfg_sts[43]~reg0.CLK
clk => o_tl_cfg_sts[44]~reg0.CLK
clk => o_tl_cfg_sts[45]~reg0.CLK
clk => o_tl_cfg_sts[46]~reg0.CLK
clk => o_tl_cfg_sts[47]~reg0.CLK
clk => o_tl_cfg_sts[48]~reg0.CLK
clk => o_tl_cfg_sts[49]~reg0.CLK
clk => o_tl_cfg_sts[50]~reg0.CLK
clk => o_tl_cfg_sts[51]~reg0.CLK
clk => o_tl_cfg_sts[52]~reg0.CLK
clk => o_tl_cfg_ctl_wr~reg0.CLK
clk => o_tl_cfg_ctl[0]~reg0.CLK
clk => o_tl_cfg_ctl[1]~reg0.CLK
clk => o_tl_cfg_ctl[2]~reg0.CLK
clk => o_tl_cfg_ctl[3]~reg0.CLK
clk => o_tl_cfg_ctl[4]~reg0.CLK
clk => o_tl_cfg_ctl[5]~reg0.CLK
clk => o_tl_cfg_ctl[6]~reg0.CLK
clk => o_tl_cfg_ctl[7]~reg0.CLK
clk => o_tl_cfg_ctl[8]~reg0.CLK
clk => o_tl_cfg_ctl[9]~reg0.CLK
clk => o_tl_cfg_ctl[10]~reg0.CLK
clk => o_tl_cfg_ctl[11]~reg0.CLK
clk => o_tl_cfg_ctl[12]~reg0.CLK
clk => o_tl_cfg_ctl[13]~reg0.CLK
clk => o_tl_cfg_ctl[14]~reg0.CLK
clk => o_tl_cfg_ctl[15]~reg0.CLK
clk => o_tl_cfg_ctl[16]~reg0.CLK
clk => o_tl_cfg_ctl[17]~reg0.CLK
clk => o_tl_cfg_ctl[18]~reg0.CLK
clk => o_tl_cfg_ctl[19]~reg0.CLK
clk => o_tl_cfg_ctl[20]~reg0.CLK
clk => o_tl_cfg_ctl[21]~reg0.CLK
clk => o_tl_cfg_ctl[22]~reg0.CLK
clk => o_tl_cfg_ctl[23]~reg0.CLK
clk => o_tl_cfg_ctl[24]~reg0.CLK
clk => o_tl_cfg_ctl[25]~reg0.CLK
clk => o_tl_cfg_ctl[26]~reg0.CLK
clk => o_tl_cfg_ctl[27]~reg0.CLK
clk => o_tl_cfg_ctl[28]~reg0.CLK
clk => o_tl_cfg_ctl[29]~reg0.CLK
clk => o_tl_cfg_ctl[30]~reg0.CLK
clk => o_tl_cfg_ctl[31]~reg0.CLK
clk => o_tl_cfg_add[0]~reg0.CLK
clk => o_tl_cfg_add[1]~reg0.CLK
clk => o_tl_cfg_add[2]~reg0.CLK
clk => o_tl_cfg_add[3]~reg0.CLK
srst => o_tl_cfg_add.OUTPUTSELECT
srst => o_tl_cfg_add.OUTPUTSELECT
srst => o_tl_cfg_add.OUTPUTSELECT
srst => o_tl_cfg_add.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl_wr.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts_wr.OUTPUTSELECT
srst => ctl_wr_rr.ENA
srst => ctl_wr_r.ENA
srst => sts_wr_rr.ENA
srst => sts_wr_r.ENA
o_tl_cfg_add[0] <= o_tl_cfg_add[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_add[1] <= o_tl_cfg_add[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_add[2] <= o_tl_cfg_add[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_add[3] <= o_tl_cfg_add[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[0] <= o_tl_cfg_ctl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[1] <= o_tl_cfg_ctl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[2] <= o_tl_cfg_ctl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[3] <= o_tl_cfg_ctl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[4] <= o_tl_cfg_ctl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[5] <= o_tl_cfg_ctl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[6] <= o_tl_cfg_ctl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[7] <= o_tl_cfg_ctl[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[8] <= o_tl_cfg_ctl[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[9] <= o_tl_cfg_ctl[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[10] <= o_tl_cfg_ctl[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[11] <= o_tl_cfg_ctl[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[12] <= o_tl_cfg_ctl[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[13] <= o_tl_cfg_ctl[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[14] <= o_tl_cfg_ctl[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[15] <= o_tl_cfg_ctl[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[16] <= o_tl_cfg_ctl[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[17] <= o_tl_cfg_ctl[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[18] <= o_tl_cfg_ctl[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[19] <= o_tl_cfg_ctl[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[20] <= o_tl_cfg_ctl[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[21] <= o_tl_cfg_ctl[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[22] <= o_tl_cfg_ctl[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[23] <= o_tl_cfg_ctl[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[24] <= o_tl_cfg_ctl[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[25] <= o_tl_cfg_ctl[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[26] <= o_tl_cfg_ctl[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[27] <= o_tl_cfg_ctl[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[28] <= o_tl_cfg_ctl[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[29] <= o_tl_cfg_ctl[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[30] <= o_tl_cfg_ctl[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[31] <= o_tl_cfg_ctl[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl_wr <= o_tl_cfg_ctl_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[0] <= o_tl_cfg_sts[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[1] <= o_tl_cfg_sts[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[2] <= o_tl_cfg_sts[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[3] <= o_tl_cfg_sts[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[4] <= o_tl_cfg_sts[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[5] <= o_tl_cfg_sts[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[6] <= o_tl_cfg_sts[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[7] <= o_tl_cfg_sts[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[8] <= o_tl_cfg_sts[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[9] <= o_tl_cfg_sts[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[10] <= o_tl_cfg_sts[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[11] <= o_tl_cfg_sts[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[12] <= o_tl_cfg_sts[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[13] <= o_tl_cfg_sts[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[14] <= o_tl_cfg_sts[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[15] <= o_tl_cfg_sts[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[16] <= o_tl_cfg_sts[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[17] <= o_tl_cfg_sts[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[18] <= o_tl_cfg_sts[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[19] <= o_tl_cfg_sts[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[20] <= o_tl_cfg_sts[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[21] <= o_tl_cfg_sts[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[22] <= o_tl_cfg_sts[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[23] <= o_tl_cfg_sts[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[24] <= o_tl_cfg_sts[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[25] <= o_tl_cfg_sts[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[26] <= o_tl_cfg_sts[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[27] <= o_tl_cfg_sts[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[28] <= o_tl_cfg_sts[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[29] <= o_tl_cfg_sts[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[30] <= o_tl_cfg_sts[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[31] <= o_tl_cfg_sts[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[32] <= o_tl_cfg_sts[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[33] <= o_tl_cfg_sts[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[34] <= o_tl_cfg_sts[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[35] <= o_tl_cfg_sts[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[36] <= o_tl_cfg_sts[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[37] <= o_tl_cfg_sts[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[38] <= o_tl_cfg_sts[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[39] <= o_tl_cfg_sts[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[40] <= o_tl_cfg_sts[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[41] <= o_tl_cfg_sts[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[42] <= o_tl_cfg_sts[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[43] <= o_tl_cfg_sts[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[44] <= o_tl_cfg_sts[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[45] <= o_tl_cfg_sts[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[46] <= o_tl_cfg_sts[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[47] <= o_tl_cfg_sts[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[48] <= o_tl_cfg_sts[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[49] <= o_tl_cfg_sts[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[50] <= o_tl_cfg_sts[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[51] <= o_tl_cfg_sts[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[52] <= o_tl_cfg_sts[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts_wr <= o_tl_cfg_sts_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_tl_cfg_add[0] => o_tl_cfg_add.DATAB
i_tl_cfg_add[1] => o_tl_cfg_add.DATAB
i_tl_cfg_add[2] => o_tl_cfg_add.DATAB
i_tl_cfg_add[3] => o_tl_cfg_add.DATAB
i_tl_cfg_ctl[0] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[1] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[2] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[3] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[4] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[5] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[6] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[7] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[8] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[9] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[10] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[11] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[12] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[13] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[14] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[15] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[16] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[17] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[18] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[19] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[20] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[21] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[22] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[23] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[24] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[25] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[26] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[27] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[28] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[29] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[30] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[31] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl_wr => ctl_wr_r.DATAIN
i_tl_cfg_sts[0] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[1] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[2] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[3] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[4] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[5] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[6] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[7] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[8] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[9] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[10] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[11] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[12] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[13] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[14] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[15] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[16] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[17] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[18] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[19] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[20] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[21] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[22] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[23] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[24] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[25] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[26] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[27] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[28] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[29] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[30] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[31] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[32] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[33] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[34] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[35] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[36] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[37] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[38] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[39] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[40] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[41] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[42] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[43] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[44] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[45] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[46] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[47] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[48] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[49] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[50] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[51] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[52] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts_wr => sts_wr_r.DATAIN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa
RX_ST_DATA[0] => RX_ST_DATA[0].IN1
RX_ST_DATA[1] => RX_ST_DATA[1].IN1
RX_ST_DATA[2] => RX_ST_DATA[2].IN1
RX_ST_DATA[3] => RX_ST_DATA[3].IN1
RX_ST_DATA[4] => RX_ST_DATA[4].IN1
RX_ST_DATA[5] => RX_ST_DATA[5].IN1
RX_ST_DATA[6] => RX_ST_DATA[6].IN1
RX_ST_DATA[7] => RX_ST_DATA[7].IN1
RX_ST_DATA[8] => RX_ST_DATA[8].IN1
RX_ST_DATA[9] => RX_ST_DATA[9].IN1
RX_ST_DATA[10] => RX_ST_DATA[10].IN1
RX_ST_DATA[11] => RX_ST_DATA[11].IN1
RX_ST_DATA[12] => RX_ST_DATA[12].IN1
RX_ST_DATA[13] => RX_ST_DATA[13].IN1
RX_ST_DATA[14] => RX_ST_DATA[14].IN1
RX_ST_DATA[15] => RX_ST_DATA[15].IN1
RX_ST_DATA[16] => RX_ST_DATA[16].IN1
RX_ST_DATA[17] => RX_ST_DATA[17].IN1
RX_ST_DATA[18] => RX_ST_DATA[18].IN1
RX_ST_DATA[19] => RX_ST_DATA[19].IN1
RX_ST_DATA[20] => RX_ST_DATA[20].IN1
RX_ST_DATA[21] => RX_ST_DATA[21].IN1
RX_ST_DATA[22] => RX_ST_DATA[22].IN1
RX_ST_DATA[23] => RX_ST_DATA[23].IN1
RX_ST_DATA[24] => RX_ST_DATA[24].IN1
RX_ST_DATA[25] => RX_ST_DATA[25].IN1
RX_ST_DATA[26] => RX_ST_DATA[26].IN1
RX_ST_DATA[27] => RX_ST_DATA[27].IN1
RX_ST_DATA[28] => RX_ST_DATA[28].IN1
RX_ST_DATA[29] => RX_ST_DATA[29].IN1
RX_ST_DATA[30] => RX_ST_DATA[30].IN1
RX_ST_DATA[31] => RX_ST_DATA[31].IN1
RX_ST_DATA[32] => RX_ST_DATA[32].IN1
RX_ST_DATA[33] => RX_ST_DATA[33].IN1
RX_ST_DATA[34] => RX_ST_DATA[34].IN1
RX_ST_DATA[35] => RX_ST_DATA[35].IN1
RX_ST_DATA[36] => RX_ST_DATA[36].IN1
RX_ST_DATA[37] => RX_ST_DATA[37].IN1
RX_ST_DATA[38] => RX_ST_DATA[38].IN1
RX_ST_DATA[39] => RX_ST_DATA[39].IN1
RX_ST_DATA[40] => RX_ST_DATA[40].IN1
RX_ST_DATA[41] => RX_ST_DATA[41].IN1
RX_ST_DATA[42] => RX_ST_DATA[42].IN1
RX_ST_DATA[43] => RX_ST_DATA[43].IN1
RX_ST_DATA[44] => RX_ST_DATA[44].IN1
RX_ST_DATA[45] => RX_ST_DATA[45].IN1
RX_ST_DATA[46] => RX_ST_DATA[46].IN1
RX_ST_DATA[47] => RX_ST_DATA[47].IN1
RX_ST_DATA[48] => RX_ST_DATA[48].IN1
RX_ST_DATA[49] => RX_ST_DATA[49].IN1
RX_ST_DATA[50] => RX_ST_DATA[50].IN1
RX_ST_DATA[51] => RX_ST_DATA[51].IN1
RX_ST_DATA[52] => RX_ST_DATA[52].IN1
RX_ST_DATA[53] => RX_ST_DATA[53].IN1
RX_ST_DATA[54] => RX_ST_DATA[54].IN1
RX_ST_DATA[55] => RX_ST_DATA[55].IN1
RX_ST_DATA[56] => RX_ST_DATA[56].IN1
RX_ST_DATA[57] => RX_ST_DATA[57].IN1
RX_ST_DATA[58] => RX_ST_DATA[58].IN1
RX_ST_DATA[59] => RX_ST_DATA[59].IN1
RX_ST_DATA[60] => RX_ST_DATA[60].IN1
RX_ST_DATA[61] => RX_ST_DATA[61].IN1
RX_ST_DATA[62] => RX_ST_DATA[62].IN1
RX_ST_DATA[63] => RX_ST_DATA[63].IN1
RX_ST_EOP[0] => RX_ST_EOP[0].IN1
RX_ST_SOP[0] => RX_ST_SOP[0].IN1
RX_ST_VALID[0] => RX_ST_VALID[0].IN1
RX_ST_READY <= translation_altera:trans.RX_ST_READY
RX_ST_EMPTY[0] => RX_ST_EMPTY[0].IN1
TX_ST_DATA[0] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[1] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[2] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[3] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[4] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[5] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[6] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[7] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[8] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[9] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[10] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[11] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[12] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[13] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[14] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[15] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[16] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[17] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[18] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[19] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[20] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[21] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[22] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[23] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[24] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[25] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[26] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[27] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[28] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[29] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[30] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[31] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[32] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[33] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[34] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[35] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[36] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[37] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[38] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[39] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[40] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[41] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[42] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[43] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[44] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[45] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[46] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[47] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[48] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[49] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[50] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[51] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[52] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[53] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[54] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[55] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[56] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[57] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[58] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[59] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[60] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[61] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[62] <= translation_altera:trans.TX_ST_DATA
TX_ST_DATA[63] <= translation_altera:trans.TX_ST_DATA
TX_ST_VALID[0] <= translation_altera:trans.TX_ST_VALID
TX_ST_READY => TX_ST_READY.IN1
TX_ST_EOP[0] <= translation_altera:trans.TX_ST_EOP
TX_ST_SOP[0] <= translation_altera:trans.TX_ST_SOP
TX_ST_EMPTY[0] <= translation_altera:trans.TX_ST_EMPTY
TL_CFG_CTL[0] => TL_CFG_CTL[0].IN1
TL_CFG_CTL[1] => TL_CFG_CTL[1].IN1
TL_CFG_CTL[2] => TL_CFG_CTL[2].IN1
TL_CFG_CTL[3] => TL_CFG_CTL[3].IN1
TL_CFG_CTL[4] => TL_CFG_CTL[4].IN1
TL_CFG_CTL[5] => TL_CFG_CTL[5].IN1
TL_CFG_CTL[6] => TL_CFG_CTL[6].IN1
TL_CFG_CTL[7] => TL_CFG_CTL[7].IN1
TL_CFG_CTL[8] => TL_CFG_CTL[8].IN1
TL_CFG_CTL[9] => TL_CFG_CTL[9].IN1
TL_CFG_CTL[10] => TL_CFG_CTL[10].IN1
TL_CFG_CTL[11] => TL_CFG_CTL[11].IN1
TL_CFG_CTL[12] => TL_CFG_CTL[12].IN1
TL_CFG_CTL[13] => TL_CFG_CTL[13].IN1
TL_CFG_CTL[14] => TL_CFG_CTL[14].IN1
TL_CFG_CTL[15] => TL_CFG_CTL[15].IN1
TL_CFG_CTL[16] => TL_CFG_CTL[16].IN1
TL_CFG_CTL[17] => TL_CFG_CTL[17].IN1
TL_CFG_CTL[18] => TL_CFG_CTL[18].IN1
TL_CFG_CTL[19] => TL_CFG_CTL[19].IN1
TL_CFG_CTL[20] => TL_CFG_CTL[20].IN1
TL_CFG_CTL[21] => TL_CFG_CTL[21].IN1
TL_CFG_CTL[22] => TL_CFG_CTL[22].IN1
TL_CFG_CTL[23] => TL_CFG_CTL[23].IN1
TL_CFG_CTL[24] => TL_CFG_CTL[24].IN1
TL_CFG_CTL[25] => TL_CFG_CTL[25].IN1
TL_CFG_CTL[26] => TL_CFG_CTL[26].IN1
TL_CFG_CTL[27] => TL_CFG_CTL[27].IN1
TL_CFG_CTL[28] => TL_CFG_CTL[28].IN1
TL_CFG_CTL[29] => TL_CFG_CTL[29].IN1
TL_CFG_CTL[30] => TL_CFG_CTL[30].IN1
TL_CFG_CTL[31] => TL_CFG_CTL[31].IN1
TL_CFG_ADD[0] => TL_CFG_ADD[0].IN1
TL_CFG_ADD[1] => TL_CFG_ADD[1].IN1
TL_CFG_ADD[2] => TL_CFG_ADD[2].IN1
TL_CFG_ADD[3] => TL_CFG_ADD[3].IN1
TL_CFG_STS[0] => TL_CFG_STS[0].IN1
TL_CFG_STS[1] => TL_CFG_STS[1].IN1
TL_CFG_STS[2] => TL_CFG_STS[2].IN1
TL_CFG_STS[3] => TL_CFG_STS[3].IN1
TL_CFG_STS[4] => TL_CFG_STS[4].IN1
TL_CFG_STS[5] => TL_CFG_STS[5].IN1
TL_CFG_STS[6] => TL_CFG_STS[6].IN1
TL_CFG_STS[7] => TL_CFG_STS[7].IN1
TL_CFG_STS[8] => TL_CFG_STS[8].IN1
TL_CFG_STS[9] => TL_CFG_STS[9].IN1
TL_CFG_STS[10] => TL_CFG_STS[10].IN1
TL_CFG_STS[11] => TL_CFG_STS[11].IN1
TL_CFG_STS[12] => TL_CFG_STS[12].IN1
TL_CFG_STS[13] => TL_CFG_STS[13].IN1
TL_CFG_STS[14] => TL_CFG_STS[14].IN1
TL_CFG_STS[15] => TL_CFG_STS[15].IN1
TL_CFG_STS[16] => TL_CFG_STS[16].IN1
TL_CFG_STS[17] => TL_CFG_STS[17].IN1
TL_CFG_STS[18] => TL_CFG_STS[18].IN1
TL_CFG_STS[19] => TL_CFG_STS[19].IN1
TL_CFG_STS[20] => TL_CFG_STS[20].IN1
TL_CFG_STS[21] => TL_CFG_STS[21].IN1
TL_CFG_STS[22] => TL_CFG_STS[22].IN1
TL_CFG_STS[23] => TL_CFG_STS[23].IN1
TL_CFG_STS[24] => TL_CFG_STS[24].IN1
TL_CFG_STS[25] => TL_CFG_STS[25].IN1
TL_CFG_STS[26] => TL_CFG_STS[26].IN1
TL_CFG_STS[27] => TL_CFG_STS[27].IN1
TL_CFG_STS[28] => TL_CFG_STS[28].IN1
TL_CFG_STS[29] => TL_CFG_STS[29].IN1
TL_CFG_STS[30] => TL_CFG_STS[30].IN1
TL_CFG_STS[31] => TL_CFG_STS[31].IN1
TL_CFG_STS[32] => TL_CFG_STS[32].IN1
TL_CFG_STS[33] => TL_CFG_STS[33].IN1
TL_CFG_STS[34] => TL_CFG_STS[34].IN1
TL_CFG_STS[35] => TL_CFG_STS[35].IN1
TL_CFG_STS[36] => TL_CFG_STS[36].IN1
TL_CFG_STS[37] => TL_CFG_STS[37].IN1
TL_CFG_STS[38] => TL_CFG_STS[38].IN1
TL_CFG_STS[39] => TL_CFG_STS[39].IN1
TL_CFG_STS[40] => TL_CFG_STS[40].IN1
TL_CFG_STS[41] => TL_CFG_STS[41].IN1
TL_CFG_STS[42] => TL_CFG_STS[42].IN1
TL_CFG_STS[43] => TL_CFG_STS[43].IN1
TL_CFG_STS[44] => TL_CFG_STS[44].IN1
TL_CFG_STS[45] => TL_CFG_STS[45].IN1
TL_CFG_STS[46] => TL_CFG_STS[46].IN1
TL_CFG_STS[47] => TL_CFG_STS[47].IN1
TL_CFG_STS[48] => TL_CFG_STS[48].IN1
TL_CFG_STS[49] => TL_CFG_STS[49].IN1
TL_CFG_STS[50] => TL_CFG_STS[50].IN1
TL_CFG_STS[51] => TL_CFG_STS[51].IN1
TL_CFG_STS[52] => TL_CFG_STS[52].IN1
KO_CPL_SPC_HEADER[0] => KO_CPL_SPC_HEADER[0].IN1
KO_CPL_SPC_HEADER[1] => KO_CPL_SPC_HEADER[1].IN1
KO_CPL_SPC_HEADER[2] => KO_CPL_SPC_HEADER[2].IN1
KO_CPL_SPC_HEADER[3] => KO_CPL_SPC_HEADER[3].IN1
KO_CPL_SPC_HEADER[4] => KO_CPL_SPC_HEADER[4].IN1
KO_CPL_SPC_HEADER[5] => KO_CPL_SPC_HEADER[5].IN1
KO_CPL_SPC_HEADER[6] => KO_CPL_SPC_HEADER[6].IN1
KO_CPL_SPC_HEADER[7] => KO_CPL_SPC_HEADER[7].IN1
KO_CPL_SPC_DATA[0] => KO_CPL_SPC_DATA[0].IN1
KO_CPL_SPC_DATA[1] => KO_CPL_SPC_DATA[1].IN1
KO_CPL_SPC_DATA[2] => KO_CPL_SPC_DATA[2].IN1
KO_CPL_SPC_DATA[3] => KO_CPL_SPC_DATA[3].IN1
KO_CPL_SPC_DATA[4] => KO_CPL_SPC_DATA[4].IN1
KO_CPL_SPC_DATA[5] => KO_CPL_SPC_DATA[5].IN1
KO_CPL_SPC_DATA[6] => KO_CPL_SPC_DATA[6].IN1
KO_CPL_SPC_DATA[7] => KO_CPL_SPC_DATA[7].IN1
KO_CPL_SPC_DATA[8] => KO_CPL_SPC_DATA[8].IN1
KO_CPL_SPC_DATA[9] => KO_CPL_SPC_DATA[9].IN1
KO_CPL_SPC_DATA[10] => KO_CPL_SPC_DATA[10].IN1
KO_CPL_SPC_DATA[11] => KO_CPL_SPC_DATA[11].IN1
APP_MSI_ACK => APP_MSI_ACK.IN1
APP_MSI_REQ <= translation_altera:trans.APP_MSI_REQ
PLD_CLK => clk.IN3
RESET_STATUS => rst_in.IN3
RST_OUT <= riffa:riffa_inst.RST_OUT
CHNL_RX_CLK[0] => CHNL_RX_CLK[0].IN1
CHNL_RX_CLK[1] => CHNL_RX_CLK[1].IN1
CHNL_RX[0] <= riffa:riffa_inst.CHNL_RX
CHNL_RX[1] <= riffa:riffa_inst.CHNL_RX
CHNL_RX_ACK[0] => CHNL_RX_ACK[0].IN1
CHNL_RX_ACK[1] => CHNL_RX_ACK[1].IN1
CHNL_RX_LAST[0] <= riffa:riffa_inst.CHNL_RX_LAST
CHNL_RX_LAST[1] <= riffa:riffa_inst.CHNL_RX_LAST
CHNL_RX_LEN[0] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[1] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[2] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[3] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[4] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[5] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[6] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[7] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[8] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[9] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[10] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[11] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[12] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[13] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[14] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[15] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[16] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[17] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[18] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[19] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[20] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[21] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[22] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[23] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[24] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[25] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[26] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[27] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[28] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[29] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[30] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[31] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[32] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[33] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[34] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[35] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[36] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[37] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[38] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[39] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[40] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[41] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[42] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[43] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[44] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[45] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[46] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[47] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[48] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[49] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[50] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[51] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[52] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[53] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[54] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[55] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[56] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[57] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[58] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[59] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[60] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[61] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[62] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_LEN[63] <= riffa:riffa_inst.CHNL_RX_LEN
CHNL_RX_OFF[0] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[1] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[2] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[3] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[4] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[5] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[6] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[7] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[8] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[9] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[10] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[11] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[12] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[13] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[14] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[15] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[16] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[17] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[18] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[19] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[20] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[21] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[22] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[23] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[24] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[25] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[26] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[27] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[28] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[29] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[30] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[31] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[32] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[33] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[34] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[35] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[36] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[37] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[38] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[39] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[40] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[41] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[42] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[43] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[44] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[45] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[46] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[47] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[48] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[49] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[50] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[51] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[52] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[53] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[54] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[55] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[56] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[57] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[58] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[59] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[60] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_OFF[61] <= riffa:riffa_inst.CHNL_RX_OFF
CHNL_RX_DATA[0] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[1] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[2] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[3] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[4] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[5] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[6] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[7] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[8] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[9] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[10] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[11] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[12] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[13] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[14] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[15] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[16] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[17] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[18] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[19] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[20] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[21] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[22] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[23] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[24] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[25] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[26] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[27] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[28] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[29] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[30] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[31] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[32] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[33] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[34] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[35] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[36] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[37] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[38] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[39] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[40] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[41] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[42] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[43] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[44] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[45] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[46] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[47] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[48] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[49] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[50] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[51] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[52] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[53] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[54] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[55] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[56] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[57] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[58] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[59] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[60] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[61] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[62] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[63] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[64] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[65] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[66] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[67] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[68] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[69] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[70] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[71] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[72] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[73] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[74] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[75] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[76] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[77] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[78] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[79] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[80] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[81] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[82] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[83] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[84] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[85] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[86] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[87] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[88] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[89] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[90] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[91] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[92] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[93] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[94] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[95] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[96] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[97] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[98] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[99] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[100] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[101] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[102] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[103] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[104] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[105] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[106] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[107] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[108] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[109] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[110] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[111] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[112] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[113] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[114] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[115] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[116] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[117] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[118] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[119] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[120] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[121] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[122] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[123] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[124] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[125] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[126] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA[127] <= riffa:riffa_inst.CHNL_RX_DATA
CHNL_RX_DATA_VALID[0] <= riffa:riffa_inst.CHNL_RX_DATA_VALID
CHNL_RX_DATA_VALID[1] <= riffa:riffa_inst.CHNL_RX_DATA_VALID
CHNL_RX_DATA_REN[0] => CHNL_RX_DATA_REN[0].IN1
CHNL_RX_DATA_REN[1] => CHNL_RX_DATA_REN[1].IN1
CHNL_TX_CLK[0] => CHNL_TX_CLK[0].IN1
CHNL_TX_CLK[1] => CHNL_TX_CLK[1].IN1
CHNL_TX[0] => CHNL_TX[0].IN1
CHNL_TX[1] => CHNL_TX[1].IN1
CHNL_TX_ACK[0] <= riffa:riffa_inst.CHNL_TX_ACK
CHNL_TX_ACK[1] <= riffa:riffa_inst.CHNL_TX_ACK
CHNL_TX_LAST[0] => CHNL_TX_LAST[0].IN1
CHNL_TX_LAST[1] => CHNL_TX_LAST[1].IN1
CHNL_TX_LEN[0] => CHNL_TX_LEN[0].IN1
CHNL_TX_LEN[1] => CHNL_TX_LEN[1].IN1
CHNL_TX_LEN[2] => CHNL_TX_LEN[2].IN1
CHNL_TX_LEN[3] => CHNL_TX_LEN[3].IN1
CHNL_TX_LEN[4] => CHNL_TX_LEN[4].IN1
CHNL_TX_LEN[5] => CHNL_TX_LEN[5].IN1
CHNL_TX_LEN[6] => CHNL_TX_LEN[6].IN1
CHNL_TX_LEN[7] => CHNL_TX_LEN[7].IN1
CHNL_TX_LEN[8] => CHNL_TX_LEN[8].IN1
CHNL_TX_LEN[9] => CHNL_TX_LEN[9].IN1
CHNL_TX_LEN[10] => CHNL_TX_LEN[10].IN1
CHNL_TX_LEN[11] => CHNL_TX_LEN[11].IN1
CHNL_TX_LEN[12] => CHNL_TX_LEN[12].IN1
CHNL_TX_LEN[13] => CHNL_TX_LEN[13].IN1
CHNL_TX_LEN[14] => CHNL_TX_LEN[14].IN1
CHNL_TX_LEN[15] => CHNL_TX_LEN[15].IN1
CHNL_TX_LEN[16] => CHNL_TX_LEN[16].IN1
CHNL_TX_LEN[17] => CHNL_TX_LEN[17].IN1
CHNL_TX_LEN[18] => CHNL_TX_LEN[18].IN1
CHNL_TX_LEN[19] => CHNL_TX_LEN[19].IN1
CHNL_TX_LEN[20] => CHNL_TX_LEN[20].IN1
CHNL_TX_LEN[21] => CHNL_TX_LEN[21].IN1
CHNL_TX_LEN[22] => CHNL_TX_LEN[22].IN1
CHNL_TX_LEN[23] => CHNL_TX_LEN[23].IN1
CHNL_TX_LEN[24] => CHNL_TX_LEN[24].IN1
CHNL_TX_LEN[25] => CHNL_TX_LEN[25].IN1
CHNL_TX_LEN[26] => CHNL_TX_LEN[26].IN1
CHNL_TX_LEN[27] => CHNL_TX_LEN[27].IN1
CHNL_TX_LEN[28] => CHNL_TX_LEN[28].IN1
CHNL_TX_LEN[29] => CHNL_TX_LEN[29].IN1
CHNL_TX_LEN[30] => CHNL_TX_LEN[30].IN1
CHNL_TX_LEN[31] => CHNL_TX_LEN[31].IN1
CHNL_TX_LEN[32] => CHNL_TX_LEN[32].IN1
CHNL_TX_LEN[33] => CHNL_TX_LEN[33].IN1
CHNL_TX_LEN[34] => CHNL_TX_LEN[34].IN1
CHNL_TX_LEN[35] => CHNL_TX_LEN[35].IN1
CHNL_TX_LEN[36] => CHNL_TX_LEN[36].IN1
CHNL_TX_LEN[37] => CHNL_TX_LEN[37].IN1
CHNL_TX_LEN[38] => CHNL_TX_LEN[38].IN1
CHNL_TX_LEN[39] => CHNL_TX_LEN[39].IN1
CHNL_TX_LEN[40] => CHNL_TX_LEN[40].IN1
CHNL_TX_LEN[41] => CHNL_TX_LEN[41].IN1
CHNL_TX_LEN[42] => CHNL_TX_LEN[42].IN1
CHNL_TX_LEN[43] => CHNL_TX_LEN[43].IN1
CHNL_TX_LEN[44] => CHNL_TX_LEN[44].IN1
CHNL_TX_LEN[45] => CHNL_TX_LEN[45].IN1
CHNL_TX_LEN[46] => CHNL_TX_LEN[46].IN1
CHNL_TX_LEN[47] => CHNL_TX_LEN[47].IN1
CHNL_TX_LEN[48] => CHNL_TX_LEN[48].IN1
CHNL_TX_LEN[49] => CHNL_TX_LEN[49].IN1
CHNL_TX_LEN[50] => CHNL_TX_LEN[50].IN1
CHNL_TX_LEN[51] => CHNL_TX_LEN[51].IN1
CHNL_TX_LEN[52] => CHNL_TX_LEN[52].IN1
CHNL_TX_LEN[53] => CHNL_TX_LEN[53].IN1
CHNL_TX_LEN[54] => CHNL_TX_LEN[54].IN1
CHNL_TX_LEN[55] => CHNL_TX_LEN[55].IN1
CHNL_TX_LEN[56] => CHNL_TX_LEN[56].IN1
CHNL_TX_LEN[57] => CHNL_TX_LEN[57].IN1
CHNL_TX_LEN[58] => CHNL_TX_LEN[58].IN1
CHNL_TX_LEN[59] => CHNL_TX_LEN[59].IN1
CHNL_TX_LEN[60] => CHNL_TX_LEN[60].IN1
CHNL_TX_LEN[61] => CHNL_TX_LEN[61].IN1
CHNL_TX_LEN[62] => CHNL_TX_LEN[62].IN1
CHNL_TX_LEN[63] => CHNL_TX_LEN[63].IN1
CHNL_TX_OFF[0] => CHNL_TX_OFF[0].IN1
CHNL_TX_OFF[1] => CHNL_TX_OFF[1].IN1
CHNL_TX_OFF[2] => CHNL_TX_OFF[2].IN1
CHNL_TX_OFF[3] => CHNL_TX_OFF[3].IN1
CHNL_TX_OFF[4] => CHNL_TX_OFF[4].IN1
CHNL_TX_OFF[5] => CHNL_TX_OFF[5].IN1
CHNL_TX_OFF[6] => CHNL_TX_OFF[6].IN1
CHNL_TX_OFF[7] => CHNL_TX_OFF[7].IN1
CHNL_TX_OFF[8] => CHNL_TX_OFF[8].IN1
CHNL_TX_OFF[9] => CHNL_TX_OFF[9].IN1
CHNL_TX_OFF[10] => CHNL_TX_OFF[10].IN1
CHNL_TX_OFF[11] => CHNL_TX_OFF[11].IN1
CHNL_TX_OFF[12] => CHNL_TX_OFF[12].IN1
CHNL_TX_OFF[13] => CHNL_TX_OFF[13].IN1
CHNL_TX_OFF[14] => CHNL_TX_OFF[14].IN1
CHNL_TX_OFF[15] => CHNL_TX_OFF[15].IN1
CHNL_TX_OFF[16] => CHNL_TX_OFF[16].IN1
CHNL_TX_OFF[17] => CHNL_TX_OFF[17].IN1
CHNL_TX_OFF[18] => CHNL_TX_OFF[18].IN1
CHNL_TX_OFF[19] => CHNL_TX_OFF[19].IN1
CHNL_TX_OFF[20] => CHNL_TX_OFF[20].IN1
CHNL_TX_OFF[21] => CHNL_TX_OFF[21].IN1
CHNL_TX_OFF[22] => CHNL_TX_OFF[22].IN1
CHNL_TX_OFF[23] => CHNL_TX_OFF[23].IN1
CHNL_TX_OFF[24] => CHNL_TX_OFF[24].IN1
CHNL_TX_OFF[25] => CHNL_TX_OFF[25].IN1
CHNL_TX_OFF[26] => CHNL_TX_OFF[26].IN1
CHNL_TX_OFF[27] => CHNL_TX_OFF[27].IN1
CHNL_TX_OFF[28] => CHNL_TX_OFF[28].IN1
CHNL_TX_OFF[29] => CHNL_TX_OFF[29].IN1
CHNL_TX_OFF[30] => CHNL_TX_OFF[30].IN1
CHNL_TX_OFF[31] => CHNL_TX_OFF[31].IN1
CHNL_TX_OFF[32] => CHNL_TX_OFF[32].IN1
CHNL_TX_OFF[33] => CHNL_TX_OFF[33].IN1
CHNL_TX_OFF[34] => CHNL_TX_OFF[34].IN1
CHNL_TX_OFF[35] => CHNL_TX_OFF[35].IN1
CHNL_TX_OFF[36] => CHNL_TX_OFF[36].IN1
CHNL_TX_OFF[37] => CHNL_TX_OFF[37].IN1
CHNL_TX_OFF[38] => CHNL_TX_OFF[38].IN1
CHNL_TX_OFF[39] => CHNL_TX_OFF[39].IN1
CHNL_TX_OFF[40] => CHNL_TX_OFF[40].IN1
CHNL_TX_OFF[41] => CHNL_TX_OFF[41].IN1
CHNL_TX_OFF[42] => CHNL_TX_OFF[42].IN1
CHNL_TX_OFF[43] => CHNL_TX_OFF[43].IN1
CHNL_TX_OFF[44] => CHNL_TX_OFF[44].IN1
CHNL_TX_OFF[45] => CHNL_TX_OFF[45].IN1
CHNL_TX_OFF[46] => CHNL_TX_OFF[46].IN1
CHNL_TX_OFF[47] => CHNL_TX_OFF[47].IN1
CHNL_TX_OFF[48] => CHNL_TX_OFF[48].IN1
CHNL_TX_OFF[49] => CHNL_TX_OFF[49].IN1
CHNL_TX_OFF[50] => CHNL_TX_OFF[50].IN1
CHNL_TX_OFF[51] => CHNL_TX_OFF[51].IN1
CHNL_TX_OFF[52] => CHNL_TX_OFF[52].IN1
CHNL_TX_OFF[53] => CHNL_TX_OFF[53].IN1
CHNL_TX_OFF[54] => CHNL_TX_OFF[54].IN1
CHNL_TX_OFF[55] => CHNL_TX_OFF[55].IN1
CHNL_TX_OFF[56] => CHNL_TX_OFF[56].IN1
CHNL_TX_OFF[57] => CHNL_TX_OFF[57].IN1
CHNL_TX_OFF[58] => CHNL_TX_OFF[58].IN1
CHNL_TX_OFF[59] => CHNL_TX_OFF[59].IN1
CHNL_TX_OFF[60] => CHNL_TX_OFF[60].IN1
CHNL_TX_OFF[61] => CHNL_TX_OFF[61].IN1
CHNL_TX_DATA[0] => CHNL_TX_DATA[0].IN1
CHNL_TX_DATA[1] => CHNL_TX_DATA[1].IN1
CHNL_TX_DATA[2] => CHNL_TX_DATA[2].IN1
CHNL_TX_DATA[3] => CHNL_TX_DATA[3].IN1
CHNL_TX_DATA[4] => CHNL_TX_DATA[4].IN1
CHNL_TX_DATA[5] => CHNL_TX_DATA[5].IN1
CHNL_TX_DATA[6] => CHNL_TX_DATA[6].IN1
CHNL_TX_DATA[7] => CHNL_TX_DATA[7].IN1
CHNL_TX_DATA[8] => CHNL_TX_DATA[8].IN1
CHNL_TX_DATA[9] => CHNL_TX_DATA[9].IN1
CHNL_TX_DATA[10] => CHNL_TX_DATA[10].IN1
CHNL_TX_DATA[11] => CHNL_TX_DATA[11].IN1
CHNL_TX_DATA[12] => CHNL_TX_DATA[12].IN1
CHNL_TX_DATA[13] => CHNL_TX_DATA[13].IN1
CHNL_TX_DATA[14] => CHNL_TX_DATA[14].IN1
CHNL_TX_DATA[15] => CHNL_TX_DATA[15].IN1
CHNL_TX_DATA[16] => CHNL_TX_DATA[16].IN1
CHNL_TX_DATA[17] => CHNL_TX_DATA[17].IN1
CHNL_TX_DATA[18] => CHNL_TX_DATA[18].IN1
CHNL_TX_DATA[19] => CHNL_TX_DATA[19].IN1
CHNL_TX_DATA[20] => CHNL_TX_DATA[20].IN1
CHNL_TX_DATA[21] => CHNL_TX_DATA[21].IN1
CHNL_TX_DATA[22] => CHNL_TX_DATA[22].IN1
CHNL_TX_DATA[23] => CHNL_TX_DATA[23].IN1
CHNL_TX_DATA[24] => CHNL_TX_DATA[24].IN1
CHNL_TX_DATA[25] => CHNL_TX_DATA[25].IN1
CHNL_TX_DATA[26] => CHNL_TX_DATA[26].IN1
CHNL_TX_DATA[27] => CHNL_TX_DATA[27].IN1
CHNL_TX_DATA[28] => CHNL_TX_DATA[28].IN1
CHNL_TX_DATA[29] => CHNL_TX_DATA[29].IN1
CHNL_TX_DATA[30] => CHNL_TX_DATA[30].IN1
CHNL_TX_DATA[31] => CHNL_TX_DATA[31].IN1
CHNL_TX_DATA[32] => CHNL_TX_DATA[32].IN1
CHNL_TX_DATA[33] => CHNL_TX_DATA[33].IN1
CHNL_TX_DATA[34] => CHNL_TX_DATA[34].IN1
CHNL_TX_DATA[35] => CHNL_TX_DATA[35].IN1
CHNL_TX_DATA[36] => CHNL_TX_DATA[36].IN1
CHNL_TX_DATA[37] => CHNL_TX_DATA[37].IN1
CHNL_TX_DATA[38] => CHNL_TX_DATA[38].IN1
CHNL_TX_DATA[39] => CHNL_TX_DATA[39].IN1
CHNL_TX_DATA[40] => CHNL_TX_DATA[40].IN1
CHNL_TX_DATA[41] => CHNL_TX_DATA[41].IN1
CHNL_TX_DATA[42] => CHNL_TX_DATA[42].IN1
CHNL_TX_DATA[43] => CHNL_TX_DATA[43].IN1
CHNL_TX_DATA[44] => CHNL_TX_DATA[44].IN1
CHNL_TX_DATA[45] => CHNL_TX_DATA[45].IN1
CHNL_TX_DATA[46] => CHNL_TX_DATA[46].IN1
CHNL_TX_DATA[47] => CHNL_TX_DATA[47].IN1
CHNL_TX_DATA[48] => CHNL_TX_DATA[48].IN1
CHNL_TX_DATA[49] => CHNL_TX_DATA[49].IN1
CHNL_TX_DATA[50] => CHNL_TX_DATA[50].IN1
CHNL_TX_DATA[51] => CHNL_TX_DATA[51].IN1
CHNL_TX_DATA[52] => CHNL_TX_DATA[52].IN1
CHNL_TX_DATA[53] => CHNL_TX_DATA[53].IN1
CHNL_TX_DATA[54] => CHNL_TX_DATA[54].IN1
CHNL_TX_DATA[55] => CHNL_TX_DATA[55].IN1
CHNL_TX_DATA[56] => CHNL_TX_DATA[56].IN1
CHNL_TX_DATA[57] => CHNL_TX_DATA[57].IN1
CHNL_TX_DATA[58] => CHNL_TX_DATA[58].IN1
CHNL_TX_DATA[59] => CHNL_TX_DATA[59].IN1
CHNL_TX_DATA[60] => CHNL_TX_DATA[60].IN1
CHNL_TX_DATA[61] => CHNL_TX_DATA[61].IN1
CHNL_TX_DATA[62] => CHNL_TX_DATA[62].IN1
CHNL_TX_DATA[63] => CHNL_TX_DATA[63].IN1
CHNL_TX_DATA[64] => CHNL_TX_DATA[64].IN1
CHNL_TX_DATA[65] => CHNL_TX_DATA[65].IN1
CHNL_TX_DATA[66] => CHNL_TX_DATA[66].IN1
CHNL_TX_DATA[67] => CHNL_TX_DATA[67].IN1
CHNL_TX_DATA[68] => CHNL_TX_DATA[68].IN1
CHNL_TX_DATA[69] => CHNL_TX_DATA[69].IN1
CHNL_TX_DATA[70] => CHNL_TX_DATA[70].IN1
CHNL_TX_DATA[71] => CHNL_TX_DATA[71].IN1
CHNL_TX_DATA[72] => CHNL_TX_DATA[72].IN1
CHNL_TX_DATA[73] => CHNL_TX_DATA[73].IN1
CHNL_TX_DATA[74] => CHNL_TX_DATA[74].IN1
CHNL_TX_DATA[75] => CHNL_TX_DATA[75].IN1
CHNL_TX_DATA[76] => CHNL_TX_DATA[76].IN1
CHNL_TX_DATA[77] => CHNL_TX_DATA[77].IN1
CHNL_TX_DATA[78] => CHNL_TX_DATA[78].IN1
CHNL_TX_DATA[79] => CHNL_TX_DATA[79].IN1
CHNL_TX_DATA[80] => CHNL_TX_DATA[80].IN1
CHNL_TX_DATA[81] => CHNL_TX_DATA[81].IN1
CHNL_TX_DATA[82] => CHNL_TX_DATA[82].IN1
CHNL_TX_DATA[83] => CHNL_TX_DATA[83].IN1
CHNL_TX_DATA[84] => CHNL_TX_DATA[84].IN1
CHNL_TX_DATA[85] => CHNL_TX_DATA[85].IN1
CHNL_TX_DATA[86] => CHNL_TX_DATA[86].IN1
CHNL_TX_DATA[87] => CHNL_TX_DATA[87].IN1
CHNL_TX_DATA[88] => CHNL_TX_DATA[88].IN1
CHNL_TX_DATA[89] => CHNL_TX_DATA[89].IN1
CHNL_TX_DATA[90] => CHNL_TX_DATA[90].IN1
CHNL_TX_DATA[91] => CHNL_TX_DATA[91].IN1
CHNL_TX_DATA[92] => CHNL_TX_DATA[92].IN1
CHNL_TX_DATA[93] => CHNL_TX_DATA[93].IN1
CHNL_TX_DATA[94] => CHNL_TX_DATA[94].IN1
CHNL_TX_DATA[95] => CHNL_TX_DATA[95].IN1
CHNL_TX_DATA[96] => CHNL_TX_DATA[96].IN1
CHNL_TX_DATA[97] => CHNL_TX_DATA[97].IN1
CHNL_TX_DATA[98] => CHNL_TX_DATA[98].IN1
CHNL_TX_DATA[99] => CHNL_TX_DATA[99].IN1
CHNL_TX_DATA[100] => CHNL_TX_DATA[100].IN1
CHNL_TX_DATA[101] => CHNL_TX_DATA[101].IN1
CHNL_TX_DATA[102] => CHNL_TX_DATA[102].IN1
CHNL_TX_DATA[103] => CHNL_TX_DATA[103].IN1
CHNL_TX_DATA[104] => CHNL_TX_DATA[104].IN1
CHNL_TX_DATA[105] => CHNL_TX_DATA[105].IN1
CHNL_TX_DATA[106] => CHNL_TX_DATA[106].IN1
CHNL_TX_DATA[107] => CHNL_TX_DATA[107].IN1
CHNL_TX_DATA[108] => CHNL_TX_DATA[108].IN1
CHNL_TX_DATA[109] => CHNL_TX_DATA[109].IN1
CHNL_TX_DATA[110] => CHNL_TX_DATA[110].IN1
CHNL_TX_DATA[111] => CHNL_TX_DATA[111].IN1
CHNL_TX_DATA[112] => CHNL_TX_DATA[112].IN1
CHNL_TX_DATA[113] => CHNL_TX_DATA[113].IN1
CHNL_TX_DATA[114] => CHNL_TX_DATA[114].IN1
CHNL_TX_DATA[115] => CHNL_TX_DATA[115].IN1
CHNL_TX_DATA[116] => CHNL_TX_DATA[116].IN1
CHNL_TX_DATA[117] => CHNL_TX_DATA[117].IN1
CHNL_TX_DATA[118] => CHNL_TX_DATA[118].IN1
CHNL_TX_DATA[119] => CHNL_TX_DATA[119].IN1
CHNL_TX_DATA[120] => CHNL_TX_DATA[120].IN1
CHNL_TX_DATA[121] => CHNL_TX_DATA[121].IN1
CHNL_TX_DATA[122] => CHNL_TX_DATA[122].IN1
CHNL_TX_DATA[123] => CHNL_TX_DATA[123].IN1
CHNL_TX_DATA[124] => CHNL_TX_DATA[124].IN1
CHNL_TX_DATA[125] => CHNL_TX_DATA[125].IN1
CHNL_TX_DATA[126] => CHNL_TX_DATA[126].IN1
CHNL_TX_DATA[127] => CHNL_TX_DATA[127].IN1
CHNL_TX_DATA_VALID[0] => CHNL_TX_DATA_VALID[0].IN1
CHNL_TX_DATA_VALID[1] => CHNL_TX_DATA_VALID[1].IN1
CHNL_TX_DATA_REN[0] <= riffa:riffa_inst.CHNL_TX_DATA_REN
CHNL_TX_DATA_REN[1] <= riffa:riffa_inst.CHNL_TX_DATA_REN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|translation_altera:trans
CLK => rCfgCompleterId[0].CLK
CLK => rCfgCompleterId[1].CLK
CLK => rCfgCompleterId[2].CLK
CLK => rCfgCompleterId[3].CLK
CLK => rCfgCompleterId[4].CLK
CLK => rCfgCompleterId[5].CLK
CLK => rCfgCompleterId[6].CLK
CLK => rCfgCompleterId[7].CLK
CLK => rCfgCompleterId[8].CLK
CLK => rCfgCompleterId[9].CLK
CLK => rCfgCompleterId[10].CLK
CLK => rCfgCompleterId[11].CLK
CLK => rCfgCompleterId[12].CLK
CLK => rCfgCompleterId[13].CLK
CLK => rCfgCompleterId[14].CLK
CLK => rCfgCompleterId[15].CLK
CLK => rCfgInterruptMsienable.CLK
CLK => rCfgBusMstrEnable.CLK
CLK => rReadCompletionBoundarySel.CLK
CLK => rCfgMaxPayloadSize[0].CLK
CLK => rCfgMaxPayloadSize[1].CLK
CLK => rCfgMaxPayloadSize[2].CLK
CLK => rCfgMaxReadRequestSize[0].CLK
CLK => rCfgMaxReadRequestSize[1].CLK
CLK => rCfgMaxReadRequestSize[2].CLK
CLK => rTlCfgSts[31].CLK
CLK => rTlCfgSts[32].CLK
CLK => rTlCfgSts[33].CLK
CLK => rTlCfgSts[34].CLK
CLK => rTlCfgSts[35].CLK
CLK => rTlCfgSts[36].CLK
CLK => rTlCfgSts[37].CLK
CLK => rTlCfgSts[38].CLK
CLK => rTlCfgSts[39].CLK
CLK => rTlCfgSts[40].CLK
CLK => rTlCfgCtl[0].CLK
CLK => rTlCfgCtl[1].CLK
CLK => rTlCfgCtl[2].CLK
CLK => rTlCfgCtl[3].CLK
CLK => rTlCfgCtl[4].CLK
CLK => rTlCfgCtl[5].CLK
CLK => rTlCfgCtl[6].CLK
CLK => rTlCfgCtl[7].CLK
CLK => rTlCfgCtl[8].CLK
CLK => rTlCfgCtl[9].CLK
CLK => rTlCfgCtl[10].CLK
CLK => rTlCfgCtl[11].CLK
CLK => rTlCfgCtl[12].CLK
CLK => rTlCfgCtl[19].CLK
CLK => rTlCfgCtl[21].CLK
CLK => rTlCfgCtl[22].CLK
CLK => rTlCfgCtl[23].CLK
CLK => rTlCfgCtl[28].CLK
CLK => rTlCfgCtl[29].CLK
CLK => rTlCfgCtl[30].CLK
CLK => rTlCfgAdd[0].CLK
CLK => rTlCfgAdd[1].CLK
CLK => rTlCfgAdd[2].CLK
CLK => rTlCfgAdd[3].CLK
CLK => rTxStReady[0].CLK
RST_IN => ~NO_FANOUT~
RX_ST_DATA[0] => RX_TLP[0].DATAIN
RX_ST_DATA[1] => RX_TLP[1].DATAIN
RX_ST_DATA[2] => RX_TLP[2].DATAIN
RX_ST_DATA[3] => RX_TLP[3].DATAIN
RX_ST_DATA[4] => RX_TLP[4].DATAIN
RX_ST_DATA[5] => RX_TLP[5].DATAIN
RX_ST_DATA[6] => RX_TLP[6].DATAIN
RX_ST_DATA[7] => RX_TLP[7].DATAIN
RX_ST_DATA[8] => RX_TLP[8].DATAIN
RX_ST_DATA[9] => RX_TLP[9].DATAIN
RX_ST_DATA[10] => RX_TLP[10].DATAIN
RX_ST_DATA[11] => RX_TLP[11].DATAIN
RX_ST_DATA[12] => RX_TLP[12].DATAIN
RX_ST_DATA[13] => RX_TLP[13].DATAIN
RX_ST_DATA[14] => RX_TLP[14].DATAIN
RX_ST_DATA[15] => RX_TLP[15].DATAIN
RX_ST_DATA[16] => RX_TLP[16].DATAIN
RX_ST_DATA[17] => RX_TLP[17].DATAIN
RX_ST_DATA[18] => RX_TLP[18].DATAIN
RX_ST_DATA[19] => RX_TLP[19].DATAIN
RX_ST_DATA[20] => RX_TLP[20].DATAIN
RX_ST_DATA[21] => RX_TLP[21].DATAIN
RX_ST_DATA[22] => RX_TLP[22].DATAIN
RX_ST_DATA[23] => RX_TLP[23].DATAIN
RX_ST_DATA[24] => RX_TLP[24].DATAIN
RX_ST_DATA[25] => RX_TLP[25].DATAIN
RX_ST_DATA[26] => RX_TLP[26].DATAIN
RX_ST_DATA[27] => RX_TLP[27].DATAIN
RX_ST_DATA[28] => RX_TLP[28].DATAIN
RX_ST_DATA[29] => RX_TLP[29].DATAIN
RX_ST_DATA[30] => RX_TLP[30].DATAIN
RX_ST_DATA[31] => RX_TLP[31].DATAIN
RX_ST_DATA[32] => RX_TLP[32].DATAIN
RX_ST_DATA[33] => RX_TLP[33].DATAIN
RX_ST_DATA[34] => RX_TLP[34].DATAIN
RX_ST_DATA[35] => RX_TLP[35].DATAIN
RX_ST_DATA[36] => RX_TLP[36].DATAIN
RX_ST_DATA[37] => RX_TLP[37].DATAIN
RX_ST_DATA[38] => RX_TLP[38].DATAIN
RX_ST_DATA[39] => RX_TLP[39].DATAIN
RX_ST_DATA[40] => RX_TLP[40].DATAIN
RX_ST_DATA[41] => RX_TLP[41].DATAIN
RX_ST_DATA[42] => RX_TLP[42].DATAIN
RX_ST_DATA[43] => RX_TLP[43].DATAIN
RX_ST_DATA[44] => RX_TLP[44].DATAIN
RX_ST_DATA[45] => RX_TLP[45].DATAIN
RX_ST_DATA[46] => RX_TLP[46].DATAIN
RX_ST_DATA[47] => RX_TLP[47].DATAIN
RX_ST_DATA[48] => RX_TLP[48].DATAIN
RX_ST_DATA[49] => RX_TLP[49].DATAIN
RX_ST_DATA[50] => RX_TLP[50].DATAIN
RX_ST_DATA[51] => RX_TLP[51].DATAIN
RX_ST_DATA[52] => RX_TLP[52].DATAIN
RX_ST_DATA[53] => RX_TLP[53].DATAIN
RX_ST_DATA[54] => RX_TLP[54].DATAIN
RX_ST_DATA[55] => RX_TLP[55].DATAIN
RX_ST_DATA[56] => RX_TLP[56].DATAIN
RX_ST_DATA[57] => RX_TLP[57].DATAIN
RX_ST_DATA[58] => RX_TLP[58].DATAIN
RX_ST_DATA[59] => RX_TLP[59].DATAIN
RX_ST_DATA[60] => RX_TLP[60].DATAIN
RX_ST_DATA[61] => RX_TLP[61].DATAIN
RX_ST_DATA[62] => RX_TLP[62].DATAIN
RX_ST_DATA[63] => RX_TLP[63].DATAIN
RX_ST_EOP[0] => RX_TLP_END_FLAG.DATAIN
RX_ST_SOP[0] => RX_TLP_START_FLAG.DATAIN
RX_ST_VALID[0] => RX_TLP_VALID.DATAIN
RX_ST_READY <= RX_TLP_READY.DB_MAX_OUTPUT_PORT_TYPE
RX_ST_EMPTY[0] => RX_TLP_END_OFFSET[0].DATAIN
TX_ST_DATA[0] <= TX_TLP[0].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[1] <= TX_TLP[1].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[2] <= TX_TLP[2].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[3] <= TX_TLP[3].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[4] <= TX_TLP[4].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[5] <= TX_TLP[5].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[6] <= TX_TLP[6].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[7] <= TX_TLP[7].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[8] <= TX_TLP[8].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[9] <= TX_TLP[9].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[10] <= TX_TLP[10].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[11] <= TX_TLP[11].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[12] <= TX_TLP[12].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[13] <= TX_TLP[13].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[14] <= TX_TLP[14].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[15] <= TX_TLP[15].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[16] <= TX_TLP[16].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[17] <= TX_TLP[17].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[18] <= TX_TLP[18].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[19] <= TX_TLP[19].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[20] <= TX_TLP[20].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[21] <= TX_TLP[21].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[22] <= TX_TLP[22].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[23] <= TX_TLP[23].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[24] <= TX_TLP[24].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[25] <= TX_TLP[25].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[26] <= TX_TLP[26].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[27] <= TX_TLP[27].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[28] <= TX_TLP[28].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[29] <= TX_TLP[29].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[30] <= TX_TLP[30].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[31] <= TX_TLP[31].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[32] <= TX_TLP[32].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[33] <= TX_TLP[33].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[34] <= TX_TLP[34].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[35] <= TX_TLP[35].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[36] <= TX_TLP[36].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[37] <= TX_TLP[37].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[38] <= TX_TLP[38].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[39] <= TX_TLP[39].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[40] <= TX_TLP[40].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[41] <= TX_TLP[41].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[42] <= TX_TLP[42].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[43] <= TX_TLP[43].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[44] <= TX_TLP[44].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[45] <= TX_TLP[45].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[46] <= TX_TLP[46].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[47] <= TX_TLP[47].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[48] <= TX_TLP[48].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[49] <= TX_TLP[49].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[50] <= TX_TLP[50].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[51] <= TX_TLP[51].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[52] <= TX_TLP[52].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[53] <= TX_TLP[53].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[54] <= TX_TLP[54].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[55] <= TX_TLP[55].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[56] <= TX_TLP[56].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[57] <= TX_TLP[57].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[58] <= TX_TLP[58].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[59] <= TX_TLP[59].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[60] <= TX_TLP[60].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[61] <= TX_TLP[61].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[62] <= TX_TLP[62].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_DATA[63] <= TX_TLP[63].DB_MAX_OUTPUT_PORT_TYPE
TX_ST_VALID[0] <= TX_ST_VALID.DB_MAX_OUTPUT_PORT_TYPE
TX_ST_READY => rTxStReady[0].DATAIN
TX_ST_EOP[0] <= TX_TLP_END_FLAG.DB_MAX_OUTPUT_PORT_TYPE
TX_ST_SOP[0] <= TX_TLP_START_FLAG.DB_MAX_OUTPUT_PORT_TYPE
TX_ST_EMPTY[0] <= <GND>
TL_CFG_CTL[0] => rTlCfgCtl[0].DATAIN
TL_CFG_CTL[1] => rTlCfgCtl[1].DATAIN
TL_CFG_CTL[2] => rTlCfgCtl[2].DATAIN
TL_CFG_CTL[3] => rTlCfgCtl[3].DATAIN
TL_CFG_CTL[4] => rTlCfgCtl[4].DATAIN
TL_CFG_CTL[5] => rTlCfgCtl[5].DATAIN
TL_CFG_CTL[6] => rTlCfgCtl[6].DATAIN
TL_CFG_CTL[7] => rTlCfgCtl[7].DATAIN
TL_CFG_CTL[8] => rTlCfgCtl[8].DATAIN
TL_CFG_CTL[9] => rTlCfgCtl[9].DATAIN
TL_CFG_CTL[10] => rTlCfgCtl[10].DATAIN
TL_CFG_CTL[11] => rTlCfgCtl[11].DATAIN
TL_CFG_CTL[12] => rTlCfgCtl[12].DATAIN
TL_CFG_CTL[13] => ~NO_FANOUT~
TL_CFG_CTL[14] => ~NO_FANOUT~
TL_CFG_CTL[15] => ~NO_FANOUT~
TL_CFG_CTL[16] => ~NO_FANOUT~
TL_CFG_CTL[17] => ~NO_FANOUT~
TL_CFG_CTL[18] => ~NO_FANOUT~
TL_CFG_CTL[19] => rTlCfgCtl[19].DATAIN
TL_CFG_CTL[20] => ~NO_FANOUT~
TL_CFG_CTL[21] => rTlCfgCtl[21].DATAIN
TL_CFG_CTL[22] => rTlCfgCtl[22].DATAIN
TL_CFG_CTL[23] => rTlCfgCtl[23].DATAIN
TL_CFG_CTL[24] => ~NO_FANOUT~
TL_CFG_CTL[25] => ~NO_FANOUT~
TL_CFG_CTL[26] => ~NO_FANOUT~
TL_CFG_CTL[27] => ~NO_FANOUT~
TL_CFG_CTL[28] => rTlCfgCtl[28].DATAIN
TL_CFG_CTL[29] => rTlCfgCtl[29].DATAIN
TL_CFG_CTL[30] => rTlCfgCtl[30].DATAIN
TL_CFG_CTL[31] => ~NO_FANOUT~
TL_CFG_ADD[0] => rTlCfgAdd[0].DATAIN
TL_CFG_ADD[1] => rTlCfgAdd[1].DATAIN
TL_CFG_ADD[2] => rTlCfgAdd[2].DATAIN
TL_CFG_ADD[3] => rTlCfgAdd[3].DATAIN
TL_CFG_STS[0] => ~NO_FANOUT~
TL_CFG_STS[1] => ~NO_FANOUT~
TL_CFG_STS[2] => ~NO_FANOUT~
TL_CFG_STS[3] => ~NO_FANOUT~
TL_CFG_STS[4] => ~NO_FANOUT~
TL_CFG_STS[5] => ~NO_FANOUT~
TL_CFG_STS[6] => ~NO_FANOUT~
TL_CFG_STS[7] => ~NO_FANOUT~
TL_CFG_STS[8] => ~NO_FANOUT~
TL_CFG_STS[9] => ~NO_FANOUT~
TL_CFG_STS[10] => ~NO_FANOUT~
TL_CFG_STS[11] => ~NO_FANOUT~
TL_CFG_STS[12] => ~NO_FANOUT~
TL_CFG_STS[13] => ~NO_FANOUT~
TL_CFG_STS[14] => ~NO_FANOUT~
TL_CFG_STS[15] => ~NO_FANOUT~
TL_CFG_STS[16] => ~NO_FANOUT~
TL_CFG_STS[17] => ~NO_FANOUT~
TL_CFG_STS[18] => ~NO_FANOUT~
TL_CFG_STS[19] => ~NO_FANOUT~
TL_CFG_STS[20] => ~NO_FANOUT~
TL_CFG_STS[21] => ~NO_FANOUT~
TL_CFG_STS[22] => ~NO_FANOUT~
TL_CFG_STS[23] => ~NO_FANOUT~
TL_CFG_STS[24] => ~NO_FANOUT~
TL_CFG_STS[25] => ~NO_FANOUT~
TL_CFG_STS[26] => ~NO_FANOUT~
TL_CFG_STS[27] => ~NO_FANOUT~
TL_CFG_STS[28] => ~NO_FANOUT~
TL_CFG_STS[29] => ~NO_FANOUT~
TL_CFG_STS[30] => ~NO_FANOUT~
TL_CFG_STS[31] => rTlCfgSts[31].DATAIN
TL_CFG_STS[32] => rTlCfgSts[32].DATAIN
TL_CFG_STS[33] => rTlCfgSts[33].DATAIN
TL_CFG_STS[34] => rTlCfgSts[34].DATAIN
TL_CFG_STS[35] => rTlCfgSts[35].DATAIN
TL_CFG_STS[36] => rTlCfgSts[36].DATAIN
TL_CFG_STS[37] => rTlCfgSts[37].DATAIN
TL_CFG_STS[38] => rTlCfgSts[38].DATAIN
TL_CFG_STS[39] => rTlCfgSts[39].DATAIN
TL_CFG_STS[40] => rTlCfgSts[40].DATAIN
TL_CFG_STS[41] => ~NO_FANOUT~
TL_CFG_STS[42] => ~NO_FANOUT~
TL_CFG_STS[43] => ~NO_FANOUT~
TL_CFG_STS[44] => ~NO_FANOUT~
TL_CFG_STS[45] => ~NO_FANOUT~
TL_CFG_STS[46] => ~NO_FANOUT~
TL_CFG_STS[47] => ~NO_FANOUT~
TL_CFG_STS[48] => ~NO_FANOUT~
TL_CFG_STS[49] => ~NO_FANOUT~
TL_CFG_STS[50] => ~NO_FANOUT~
TL_CFG_STS[51] => ~NO_FANOUT~
TL_CFG_STS[52] => ~NO_FANOUT~
KO_CPL_SPC_HEADER[0] => CONFIG_MAX_CPL_HDR[0].DATAIN
KO_CPL_SPC_HEADER[1] => CONFIG_MAX_CPL_HDR[1].DATAIN
KO_CPL_SPC_HEADER[2] => CONFIG_MAX_CPL_HDR[2].DATAIN
KO_CPL_SPC_HEADER[3] => CONFIG_MAX_CPL_HDR[3].DATAIN
KO_CPL_SPC_HEADER[4] => CONFIG_MAX_CPL_HDR[4].DATAIN
KO_CPL_SPC_HEADER[5] => CONFIG_MAX_CPL_HDR[5].DATAIN
KO_CPL_SPC_HEADER[6] => CONFIG_MAX_CPL_HDR[6].DATAIN
KO_CPL_SPC_HEADER[7] => CONFIG_MAX_CPL_HDR[7].DATAIN
KO_CPL_SPC_DATA[0] => CONFIG_MAX_CPL_DATA[0].DATAIN
KO_CPL_SPC_DATA[1] => CONFIG_MAX_CPL_DATA[1].DATAIN
KO_CPL_SPC_DATA[2] => CONFIG_MAX_CPL_DATA[2].DATAIN
KO_CPL_SPC_DATA[3] => CONFIG_MAX_CPL_DATA[3].DATAIN
KO_CPL_SPC_DATA[4] => CONFIG_MAX_CPL_DATA[4].DATAIN
KO_CPL_SPC_DATA[5] => CONFIG_MAX_CPL_DATA[5].DATAIN
KO_CPL_SPC_DATA[6] => CONFIG_MAX_CPL_DATA[6].DATAIN
KO_CPL_SPC_DATA[7] => CONFIG_MAX_CPL_DATA[7].DATAIN
KO_CPL_SPC_DATA[8] => CONFIG_MAX_CPL_DATA[8].DATAIN
KO_CPL_SPC_DATA[9] => CONFIG_MAX_CPL_DATA[9].DATAIN
KO_CPL_SPC_DATA[10] => CONFIG_MAX_CPL_DATA[10].DATAIN
KO_CPL_SPC_DATA[11] => CONFIG_MAX_CPL_DATA[11].DATAIN
APP_MSI_ACK => INTR_MSI_RDY.DATAIN
APP_MSI_REQ <= INTR_MSI_REQUEST.DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[0] <= RX_ST_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[1] <= RX_ST_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[2] <= RX_ST_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[3] <= RX_ST_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[4] <= RX_ST_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[5] <= RX_ST_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[6] <= RX_ST_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[7] <= RX_ST_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[8] <= RX_ST_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[9] <= RX_ST_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[10] <= RX_ST_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[11] <= RX_ST_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[12] <= RX_ST_DATA[12].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[13] <= RX_ST_DATA[13].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[14] <= RX_ST_DATA[14].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[15] <= RX_ST_DATA[15].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[16] <= RX_ST_DATA[16].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[17] <= RX_ST_DATA[17].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[18] <= RX_ST_DATA[18].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[19] <= RX_ST_DATA[19].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[20] <= RX_ST_DATA[20].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[21] <= RX_ST_DATA[21].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[22] <= RX_ST_DATA[22].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[23] <= RX_ST_DATA[23].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[24] <= RX_ST_DATA[24].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[25] <= RX_ST_DATA[25].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[26] <= RX_ST_DATA[26].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[27] <= RX_ST_DATA[27].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[28] <= RX_ST_DATA[28].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[29] <= RX_ST_DATA[29].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[30] <= RX_ST_DATA[30].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[31] <= RX_ST_DATA[31].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[32] <= RX_ST_DATA[32].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[33] <= RX_ST_DATA[33].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[34] <= RX_ST_DATA[34].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[35] <= RX_ST_DATA[35].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[36] <= RX_ST_DATA[36].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[37] <= RX_ST_DATA[37].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[38] <= RX_ST_DATA[38].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[39] <= RX_ST_DATA[39].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[40] <= RX_ST_DATA[40].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[41] <= RX_ST_DATA[41].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[42] <= RX_ST_DATA[42].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[43] <= RX_ST_DATA[43].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[44] <= RX_ST_DATA[44].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[45] <= RX_ST_DATA[45].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[46] <= RX_ST_DATA[46].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[47] <= RX_ST_DATA[47].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[48] <= RX_ST_DATA[48].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[49] <= RX_ST_DATA[49].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[50] <= RX_ST_DATA[50].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[51] <= RX_ST_DATA[51].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[52] <= RX_ST_DATA[52].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[53] <= RX_ST_DATA[53].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[54] <= RX_ST_DATA[54].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[55] <= RX_ST_DATA[55].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[56] <= RX_ST_DATA[56].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[57] <= RX_ST_DATA[57].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[58] <= RX_ST_DATA[58].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[59] <= RX_ST_DATA[59].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[60] <= RX_ST_DATA[60].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[61] <= RX_ST_DATA[61].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[62] <= RX_ST_DATA[62].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP[63] <= RX_ST_DATA[63].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP_VALID <= RX_ST_VALID[0].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP_START_FLAG <= RX_ST_SOP[0].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP_START_OFFSET[0] <= <GND>
RX_TLP_START_OFFSET[1] <= <GND>
RX_TLP_START_OFFSET[2] <= <GND>
RX_TLP_START_OFFSET[3] <= <GND>
RX_TLP_END_FLAG <= RX_ST_EOP[0].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP_END_OFFSET[0] <= RX_ST_EMPTY[0].DB_MAX_OUTPUT_PORT_TYPE
RX_TLP_END_OFFSET[1] <= <GND>
RX_TLP_END_OFFSET[2] <= <GND>
RX_TLP_END_OFFSET[3] <= <GND>
RX_TLP_BAR_DECODE[0] <= <GND>
RX_TLP_BAR_DECODE[1] <= <GND>
RX_TLP_BAR_DECODE[2] <= <GND>
RX_TLP_BAR_DECODE[3] <= <GND>
RX_TLP_BAR_DECODE[4] <= <GND>
RX_TLP_BAR_DECODE[5] <= <GND>
RX_TLP_BAR_DECODE[6] <= <GND>
RX_TLP_BAR_DECODE[7] <= <GND>
RX_TLP_READY => RX_ST_READY.DATAIN
TX_TLP_READY <= rTxStReady[0].DB_MAX_OUTPUT_PORT_TYPE
TX_TLP[0] => TX_ST_DATA[0].DATAIN
TX_TLP[1] => TX_ST_DATA[1].DATAIN
TX_TLP[2] => TX_ST_DATA[2].DATAIN
TX_TLP[3] => TX_ST_DATA[3].DATAIN
TX_TLP[4] => TX_ST_DATA[4].DATAIN
TX_TLP[5] => TX_ST_DATA[5].DATAIN
TX_TLP[6] => TX_ST_DATA[6].DATAIN
TX_TLP[7] => TX_ST_DATA[7].DATAIN
TX_TLP[8] => TX_ST_DATA[8].DATAIN
TX_TLP[9] => TX_ST_DATA[9].DATAIN
TX_TLP[10] => TX_ST_DATA[10].DATAIN
TX_TLP[11] => TX_ST_DATA[11].DATAIN
TX_TLP[12] => TX_ST_DATA[12].DATAIN
TX_TLP[13] => TX_ST_DATA[13].DATAIN
TX_TLP[14] => TX_ST_DATA[14].DATAIN
TX_TLP[15] => TX_ST_DATA[15].DATAIN
TX_TLP[16] => TX_ST_DATA[16].DATAIN
TX_TLP[17] => TX_ST_DATA[17].DATAIN
TX_TLP[18] => TX_ST_DATA[18].DATAIN
TX_TLP[19] => TX_ST_DATA[19].DATAIN
TX_TLP[20] => TX_ST_DATA[20].DATAIN
TX_TLP[21] => TX_ST_DATA[21].DATAIN
TX_TLP[22] => TX_ST_DATA[22].DATAIN
TX_TLP[23] => TX_ST_DATA[23].DATAIN
TX_TLP[24] => TX_ST_DATA[24].DATAIN
TX_TLP[25] => TX_ST_DATA[25].DATAIN
TX_TLP[26] => TX_ST_DATA[26].DATAIN
TX_TLP[27] => TX_ST_DATA[27].DATAIN
TX_TLP[28] => TX_ST_DATA[28].DATAIN
TX_TLP[29] => TX_ST_DATA[29].DATAIN
TX_TLP[30] => TX_ST_DATA[30].DATAIN
TX_TLP[31] => TX_ST_DATA[31].DATAIN
TX_TLP[32] => TX_ST_DATA[32].DATAIN
TX_TLP[33] => TX_ST_DATA[33].DATAIN
TX_TLP[34] => TX_ST_DATA[34].DATAIN
TX_TLP[35] => TX_ST_DATA[35].DATAIN
TX_TLP[36] => TX_ST_DATA[36].DATAIN
TX_TLP[37] => TX_ST_DATA[37].DATAIN
TX_TLP[38] => TX_ST_DATA[38].DATAIN
TX_TLP[39] => TX_ST_DATA[39].DATAIN
TX_TLP[40] => TX_ST_DATA[40].DATAIN
TX_TLP[41] => TX_ST_DATA[41].DATAIN
TX_TLP[42] => TX_ST_DATA[42].DATAIN
TX_TLP[43] => TX_ST_DATA[43].DATAIN
TX_TLP[44] => TX_ST_DATA[44].DATAIN
TX_TLP[45] => TX_ST_DATA[45].DATAIN
TX_TLP[46] => TX_ST_DATA[46].DATAIN
TX_TLP[47] => TX_ST_DATA[47].DATAIN
TX_TLP[48] => TX_ST_DATA[48].DATAIN
TX_TLP[49] => TX_ST_DATA[49].DATAIN
TX_TLP[50] => TX_ST_DATA[50].DATAIN
TX_TLP[51] => TX_ST_DATA[51].DATAIN
TX_TLP[52] => TX_ST_DATA[52].DATAIN
TX_TLP[53] => TX_ST_DATA[53].DATAIN
TX_TLP[54] => TX_ST_DATA[54].DATAIN
TX_TLP[55] => TX_ST_DATA[55].DATAIN
TX_TLP[56] => TX_ST_DATA[56].DATAIN
TX_TLP[57] => TX_ST_DATA[57].DATAIN
TX_TLP[58] => TX_ST_DATA[58].DATAIN
TX_TLP[59] => TX_ST_DATA[59].DATAIN
TX_TLP[60] => TX_ST_DATA[60].DATAIN
TX_TLP[61] => TX_ST_DATA[61].DATAIN
TX_TLP[62] => TX_ST_DATA[62].DATAIN
TX_TLP[63] => TX_ST_DATA[63].DATAIN
TX_TLP_VALID => TX_ST_VALID.IN1
TX_TLP_START_FLAG => TX_ST_SOP[0].DATAIN
TX_TLP_START_OFFSET[0] => ~NO_FANOUT~
TX_TLP_START_OFFSET[1] => ~NO_FANOUT~
TX_TLP_START_OFFSET[2] => ~NO_FANOUT~
TX_TLP_START_OFFSET[3] => ~NO_FANOUT~
TX_TLP_END_FLAG => TX_ST_EOP[0].DATAIN
TX_TLP_END_OFFSET[0] => ~NO_FANOUT~
TX_TLP_END_OFFSET[1] => ~NO_FANOUT~
TX_TLP_END_OFFSET[2] => ~NO_FANOUT~
TX_TLP_END_OFFSET[3] => ~NO_FANOUT~
CONFIG_COMPLETER_ID[0] <= rCfgCompleterId[0].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_COMPLETER_ID[1] <= rCfgCompleterId[1].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_COMPLETER_ID[2] <= rCfgCompleterId[2].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_COMPLETER_ID[3] <= rCfgCompleterId[3].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_COMPLETER_ID[4] <= rCfgCompleterId[4].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_COMPLETER_ID[5] <= rCfgCompleterId[5].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_COMPLETER_ID[6] <= rCfgCompleterId[6].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_COMPLETER_ID[7] <= rCfgCompleterId[7].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_COMPLETER_ID[8] <= rCfgCompleterId[8].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_COMPLETER_ID[9] <= rCfgCompleterId[9].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_COMPLETER_ID[10] <= rCfgCompleterId[10].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_COMPLETER_ID[11] <= rCfgCompleterId[11].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_COMPLETER_ID[12] <= rCfgCompleterId[12].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_COMPLETER_ID[13] <= rCfgCompleterId[13].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_COMPLETER_ID[14] <= rCfgCompleterId[14].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_COMPLETER_ID[15] <= rCfgCompleterId[15].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_BUS_MASTER_ENABLE <= rCfgBusMstrEnable.DB_MAX_OUTPUT_PORT_TYPE
CONFIG_LINK_WIDTH[0] <= rTlCfgSts[35].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_LINK_WIDTH[1] <= rTlCfgSts[36].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_LINK_WIDTH[2] <= rTlCfgSts[37].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_LINK_WIDTH[3] <= rTlCfgSts[38].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_LINK_WIDTH[4] <= rTlCfgSts[39].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_LINK_WIDTH[5] <= rTlCfgSts[40].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_LINK_RATE[0] <= rTlCfgSts[31].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_LINK_RATE[1] <= rTlCfgSts[32].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_LINK_RATE[2] <= rTlCfgSts[33].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_LINK_RATE[3] <= rTlCfgSts[34].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_MAX_READ_REQUEST_SIZE[0] <= rCfgMaxReadRequestSize[0].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_MAX_READ_REQUEST_SIZE[1] <= rCfgMaxReadRequestSize[1].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_MAX_READ_REQUEST_SIZE[2] <= rCfgMaxReadRequestSize[2].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_MAX_PAYLOAD_SIZE[0] <= rCfgMaxPayloadSize[0].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_MAX_PAYLOAD_SIZE[1] <= rCfgMaxPayloadSize[1].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_MAX_PAYLOAD_SIZE[2] <= rCfgMaxPayloadSize[2].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_INTERRUPT_MSIENABLE <= rCfgInterruptMsienable.DB_MAX_OUTPUT_PORT_TYPE
CONFIG_CPL_BOUNDARY_SEL <= rReadCompletionBoundarySel.DB_MAX_OUTPUT_PORT_TYPE
CONFIG_MAX_CPL_DATA[0] <= KO_CPL_SPC_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_MAX_CPL_DATA[1] <= KO_CPL_SPC_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_MAX_CPL_DATA[2] <= KO_CPL_SPC_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_MAX_CPL_DATA[3] <= KO_CPL_SPC_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_MAX_CPL_DATA[4] <= KO_CPL_SPC_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_MAX_CPL_DATA[5] <= KO_CPL_SPC_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_MAX_CPL_DATA[6] <= KO_CPL_SPC_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_MAX_CPL_DATA[7] <= KO_CPL_SPC_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_MAX_CPL_DATA[8] <= KO_CPL_SPC_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_MAX_CPL_DATA[9] <= KO_CPL_SPC_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_MAX_CPL_DATA[10] <= KO_CPL_SPC_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_MAX_CPL_DATA[11] <= KO_CPL_SPC_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_MAX_CPL_HDR[0] <= KO_CPL_SPC_HEADER[0].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_MAX_CPL_HDR[1] <= KO_CPL_SPC_HEADER[1].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_MAX_CPL_HDR[2] <= KO_CPL_SPC_HEADER[2].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_MAX_CPL_HDR[3] <= KO_CPL_SPC_HEADER[3].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_MAX_CPL_HDR[4] <= KO_CPL_SPC_HEADER[4].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_MAX_CPL_HDR[5] <= KO_CPL_SPC_HEADER[5].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_MAX_CPL_HDR[6] <= KO_CPL_SPC_HEADER[6].DB_MAX_OUTPUT_PORT_TYPE
CONFIG_MAX_CPL_HDR[7] <= KO_CPL_SPC_HEADER[7].DB_MAX_OUTPUT_PORT_TYPE
INTR_MSI_RDY <= APP_MSI_ACK.DB_MAX_OUTPUT_PORT_TYPE
INTR_MSI_REQUEST => APP_MSI_REQ.DATAIN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst
CLK => CLK.IN2
RST_IN => RST_IN.IN2
CONFIG_COMPLETER_ID[0] => CONFIG_COMPLETER_ID[0].IN1
CONFIG_COMPLETER_ID[1] => CONFIG_COMPLETER_ID[1].IN1
CONFIG_COMPLETER_ID[2] => CONFIG_COMPLETER_ID[2].IN1
CONFIG_COMPLETER_ID[3] => CONFIG_COMPLETER_ID[3].IN1
CONFIG_COMPLETER_ID[4] => CONFIG_COMPLETER_ID[4].IN1
CONFIG_COMPLETER_ID[5] => CONFIG_COMPLETER_ID[5].IN1
CONFIG_COMPLETER_ID[6] => CONFIG_COMPLETER_ID[6].IN1
CONFIG_COMPLETER_ID[7] => CONFIG_COMPLETER_ID[7].IN1
CONFIG_COMPLETER_ID[8] => CONFIG_COMPLETER_ID[8].IN1
CONFIG_COMPLETER_ID[9] => CONFIG_COMPLETER_ID[9].IN1
CONFIG_COMPLETER_ID[10] => CONFIG_COMPLETER_ID[10].IN1
CONFIG_COMPLETER_ID[11] => CONFIG_COMPLETER_ID[11].IN1
CONFIG_COMPLETER_ID[12] => CONFIG_COMPLETER_ID[12].IN1
CONFIG_COMPLETER_ID[13] => CONFIG_COMPLETER_ID[13].IN1
CONFIG_COMPLETER_ID[14] => CONFIG_COMPLETER_ID[14].IN1
CONFIG_COMPLETER_ID[15] => CONFIG_COMPLETER_ID[15].IN1
RX_TLP[0] => RX_TLP[0].IN1
RX_TLP[1] => RX_TLP[1].IN1
RX_TLP[2] => RX_TLP[2].IN1
RX_TLP[3] => RX_TLP[3].IN1
RX_TLP[4] => RX_TLP[4].IN1
RX_TLP[5] => RX_TLP[5].IN1
RX_TLP[6] => RX_TLP[6].IN1
RX_TLP[7] => RX_TLP[7].IN1
RX_TLP[8] => RX_TLP[8].IN1
RX_TLP[9] => RX_TLP[9].IN1
RX_TLP[10] => RX_TLP[10].IN1
RX_TLP[11] => RX_TLP[11].IN1
RX_TLP[12] => RX_TLP[12].IN1
RX_TLP[13] => RX_TLP[13].IN1
RX_TLP[14] => RX_TLP[14].IN1
RX_TLP[15] => RX_TLP[15].IN1
RX_TLP[16] => RX_TLP[16].IN1
RX_TLP[17] => RX_TLP[17].IN1
RX_TLP[18] => RX_TLP[18].IN1
RX_TLP[19] => RX_TLP[19].IN1
RX_TLP[20] => RX_TLP[20].IN1
RX_TLP[21] => RX_TLP[21].IN1
RX_TLP[22] => RX_TLP[22].IN1
RX_TLP[23] => RX_TLP[23].IN1
RX_TLP[24] => RX_TLP[24].IN1
RX_TLP[25] => RX_TLP[25].IN1
RX_TLP[26] => RX_TLP[26].IN1
RX_TLP[27] => RX_TLP[27].IN1
RX_TLP[28] => RX_TLP[28].IN1
RX_TLP[29] => RX_TLP[29].IN1
RX_TLP[30] => RX_TLP[30].IN1
RX_TLP[31] => RX_TLP[31].IN1
RX_TLP[32] => RX_TLP[32].IN1
RX_TLP[33] => RX_TLP[33].IN1
RX_TLP[34] => RX_TLP[34].IN1
RX_TLP[35] => RX_TLP[35].IN1
RX_TLP[36] => RX_TLP[36].IN1
RX_TLP[37] => RX_TLP[37].IN1
RX_TLP[38] => RX_TLP[38].IN1
RX_TLP[39] => RX_TLP[39].IN1
RX_TLP[40] => RX_TLP[40].IN1
RX_TLP[41] => RX_TLP[41].IN1
RX_TLP[42] => RX_TLP[42].IN1
RX_TLP[43] => RX_TLP[43].IN1
RX_TLP[44] => RX_TLP[44].IN1
RX_TLP[45] => RX_TLP[45].IN1
RX_TLP[46] => RX_TLP[46].IN1
RX_TLP[47] => RX_TLP[47].IN1
RX_TLP[48] => RX_TLP[48].IN1
RX_TLP[49] => RX_TLP[49].IN1
RX_TLP[50] => RX_TLP[50].IN1
RX_TLP[51] => RX_TLP[51].IN1
RX_TLP[52] => RX_TLP[52].IN1
RX_TLP[53] => RX_TLP[53].IN1
RX_TLP[54] => RX_TLP[54].IN1
RX_TLP[55] => RX_TLP[55].IN1
RX_TLP[56] => RX_TLP[56].IN1
RX_TLP[57] => RX_TLP[57].IN1
RX_TLP[58] => RX_TLP[58].IN1
RX_TLP[59] => RX_TLP[59].IN1
RX_TLP[60] => RX_TLP[60].IN1
RX_TLP[61] => RX_TLP[61].IN1
RX_TLP[62] => RX_TLP[62].IN1
RX_TLP[63] => RX_TLP[63].IN1
RX_TLP_VALID => RX_TLP_VALID.IN1
RX_TLP_START_FLAG => RX_TLP_START_FLAG.IN1
RX_TLP_START_OFFSET[0] => RX_TLP_START_OFFSET[0].IN1
RX_TLP_START_OFFSET[1] => RX_TLP_START_OFFSET[1].IN1
RX_TLP_START_OFFSET[2] => RX_TLP_START_OFFSET[2].IN1
RX_TLP_START_OFFSET[3] => RX_TLP_START_OFFSET[3].IN1
RX_TLP_END_FLAG => RX_TLP_END_FLAG.IN1
RX_TLP_END_OFFSET[0] => RX_TLP_END_OFFSET[0].IN1
RX_TLP_END_OFFSET[1] => RX_TLP_END_OFFSET[1].IN1
RX_TLP_END_OFFSET[2] => RX_TLP_END_OFFSET[2].IN1
RX_TLP_END_OFFSET[3] => RX_TLP_END_OFFSET[3].IN1
RX_TLP_BAR_DECODE[0] => RX_TLP_BAR_DECODE[0].IN1
RX_TLP_BAR_DECODE[1] => RX_TLP_BAR_DECODE[1].IN1
RX_TLP_BAR_DECODE[2] => RX_TLP_BAR_DECODE[2].IN1
RX_TLP_BAR_DECODE[3] => RX_TLP_BAR_DECODE[3].IN1
RX_TLP_BAR_DECODE[4] => RX_TLP_BAR_DECODE[4].IN1
RX_TLP_BAR_DECODE[5] => RX_TLP_BAR_DECODE[5].IN1
RX_TLP_BAR_DECODE[6] => RX_TLP_BAR_DECODE[6].IN1
RX_TLP_BAR_DECODE[7] => RX_TLP_BAR_DECODE[7].IN1
RX_TLP_READY <= rx_engine_classic:rx_engine_classic_inst.RX_TLP_READY
TX_TLP_READY => TX_TLP_READY.IN1
TX_TLP[0] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[1] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[2] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[3] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[4] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[5] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[6] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[7] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[8] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[9] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[10] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[11] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[12] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[13] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[14] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[15] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[16] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[17] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[18] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[19] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[20] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[21] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[22] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[23] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[24] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[25] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[26] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[27] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[28] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[29] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[30] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[31] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[32] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[33] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[34] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[35] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[36] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[37] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[38] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[39] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[40] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[41] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[42] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[43] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[44] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[45] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[46] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[47] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[48] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[49] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[50] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[51] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[52] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[53] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[54] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[55] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[56] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[57] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[58] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[59] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[60] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[61] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[62] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP[63] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP
TX_TLP_VALID <= tx_engine_classic:tx_engine_classic_inst.TX_TLP_VALID
TX_TLP_START_FLAG <= tx_engine_classic:tx_engine_classic_inst.TX_TLP_START_FLAG
TX_TLP_START_OFFSET[0] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP_START_OFFSET
TX_TLP_START_OFFSET[1] <= <GND>
TX_TLP_START_OFFSET[2] <= <GND>
TX_TLP_START_OFFSET[3] <= <GND>
TX_TLP_END_FLAG <= tx_engine_classic:tx_engine_classic_inst.TX_TLP_END_FLAG
TX_TLP_END_OFFSET[0] <= tx_engine_classic:tx_engine_classic_inst.TX_TLP_END_OFFSET
TX_TLP_END_OFFSET[1] <= <GND>
TX_TLP_END_OFFSET[2] <= <GND>
TX_TLP_END_OFFSET[3] <= <GND>
M_AXIS_CQ_TVALID => ~NO_FANOUT~
M_AXIS_CQ_TLAST => ~NO_FANOUT~
M_AXIS_CQ_TDATA[0] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[1] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[2] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[3] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[4] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[5] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[6] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[7] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[8] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[9] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[10] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[11] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[12] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[13] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[14] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[15] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[16] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[17] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[18] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[19] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[20] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[21] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[22] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[23] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[24] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[25] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[26] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[27] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[28] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[29] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[30] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[31] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[32] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[33] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[34] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[35] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[36] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[37] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[38] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[39] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[40] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[41] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[42] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[43] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[44] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[45] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[46] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[47] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[48] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[49] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[50] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[51] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[52] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[53] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[54] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[55] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[56] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[57] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[58] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[59] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[60] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[61] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[62] => ~NO_FANOUT~
M_AXIS_CQ_TDATA[63] => ~NO_FANOUT~
M_AXIS_CQ_TKEEP[0] => ~NO_FANOUT~
M_AXIS_CQ_TKEEP[1] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[0] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[1] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[2] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[3] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[4] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[5] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[6] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[7] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[8] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[9] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[10] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[11] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[12] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[13] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[14] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[15] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[16] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[17] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[18] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[19] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[20] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[21] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[22] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[23] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[24] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[25] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[26] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[27] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[28] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[29] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[30] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[31] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[32] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[33] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[34] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[35] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[36] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[37] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[38] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[39] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[40] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[41] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[42] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[43] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[44] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[45] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[46] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[47] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[48] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[49] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[50] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[51] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[52] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[53] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[54] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[55] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[56] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[57] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[58] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[59] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[60] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[61] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[62] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[63] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[64] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[65] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[66] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[67] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[68] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[69] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[70] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[71] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[72] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[73] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[74] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[75] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[76] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[77] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[78] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[79] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[80] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[81] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[82] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[83] => ~NO_FANOUT~
M_AXIS_CQ_TUSER[84] => ~NO_FANOUT~
M_AXIS_CQ_TREADY <= <GND>
M_AXIS_RC_TVALID => ~NO_FANOUT~
M_AXIS_RC_TLAST => ~NO_FANOUT~
M_AXIS_RC_TDATA[0] => ~NO_FANOUT~
M_AXIS_RC_TDATA[1] => ~NO_FANOUT~
M_AXIS_RC_TDATA[2] => ~NO_FANOUT~
M_AXIS_RC_TDATA[3] => ~NO_FANOUT~
M_AXIS_RC_TDATA[4] => ~NO_FANOUT~
M_AXIS_RC_TDATA[5] => ~NO_FANOUT~
M_AXIS_RC_TDATA[6] => ~NO_FANOUT~
M_AXIS_RC_TDATA[7] => ~NO_FANOUT~
M_AXIS_RC_TDATA[8] => ~NO_FANOUT~
M_AXIS_RC_TDATA[9] => ~NO_FANOUT~
M_AXIS_RC_TDATA[10] => ~NO_FANOUT~
M_AXIS_RC_TDATA[11] => ~NO_FANOUT~
M_AXIS_RC_TDATA[12] => ~NO_FANOUT~
M_AXIS_RC_TDATA[13] => ~NO_FANOUT~
M_AXIS_RC_TDATA[14] => ~NO_FANOUT~
M_AXIS_RC_TDATA[15] => ~NO_FANOUT~
M_AXIS_RC_TDATA[16] => ~NO_FANOUT~
M_AXIS_RC_TDATA[17] => ~NO_FANOUT~
M_AXIS_RC_TDATA[18] => ~NO_FANOUT~
M_AXIS_RC_TDATA[19] => ~NO_FANOUT~
M_AXIS_RC_TDATA[20] => ~NO_FANOUT~
M_AXIS_RC_TDATA[21] => ~NO_FANOUT~
M_AXIS_RC_TDATA[22] => ~NO_FANOUT~
M_AXIS_RC_TDATA[23] => ~NO_FANOUT~
M_AXIS_RC_TDATA[24] => ~NO_FANOUT~
M_AXIS_RC_TDATA[25] => ~NO_FANOUT~
M_AXIS_RC_TDATA[26] => ~NO_FANOUT~
M_AXIS_RC_TDATA[27] => ~NO_FANOUT~
M_AXIS_RC_TDATA[28] => ~NO_FANOUT~
M_AXIS_RC_TDATA[29] => ~NO_FANOUT~
M_AXIS_RC_TDATA[30] => ~NO_FANOUT~
M_AXIS_RC_TDATA[31] => ~NO_FANOUT~
M_AXIS_RC_TDATA[32] => ~NO_FANOUT~
M_AXIS_RC_TDATA[33] => ~NO_FANOUT~
M_AXIS_RC_TDATA[34] => ~NO_FANOUT~
M_AXIS_RC_TDATA[35] => ~NO_FANOUT~
M_AXIS_RC_TDATA[36] => ~NO_FANOUT~
M_AXIS_RC_TDATA[37] => ~NO_FANOUT~
M_AXIS_RC_TDATA[38] => ~NO_FANOUT~
M_AXIS_RC_TDATA[39] => ~NO_FANOUT~
M_AXIS_RC_TDATA[40] => ~NO_FANOUT~
M_AXIS_RC_TDATA[41] => ~NO_FANOUT~
M_AXIS_RC_TDATA[42] => ~NO_FANOUT~
M_AXIS_RC_TDATA[43] => ~NO_FANOUT~
M_AXIS_RC_TDATA[44] => ~NO_FANOUT~
M_AXIS_RC_TDATA[45] => ~NO_FANOUT~
M_AXIS_RC_TDATA[46] => ~NO_FANOUT~
M_AXIS_RC_TDATA[47] => ~NO_FANOUT~
M_AXIS_RC_TDATA[48] => ~NO_FANOUT~
M_AXIS_RC_TDATA[49] => ~NO_FANOUT~
M_AXIS_RC_TDATA[50] => ~NO_FANOUT~
M_AXIS_RC_TDATA[51] => ~NO_FANOUT~
M_AXIS_RC_TDATA[52] => ~NO_FANOUT~
M_AXIS_RC_TDATA[53] => ~NO_FANOUT~
M_AXIS_RC_TDATA[54] => ~NO_FANOUT~
M_AXIS_RC_TDATA[55] => ~NO_FANOUT~
M_AXIS_RC_TDATA[56] => ~NO_FANOUT~
M_AXIS_RC_TDATA[57] => ~NO_FANOUT~
M_AXIS_RC_TDATA[58] => ~NO_FANOUT~
M_AXIS_RC_TDATA[59] => ~NO_FANOUT~
M_AXIS_RC_TDATA[60] => ~NO_FANOUT~
M_AXIS_RC_TDATA[61] => ~NO_FANOUT~
M_AXIS_RC_TDATA[62] => ~NO_FANOUT~
M_AXIS_RC_TDATA[63] => ~NO_FANOUT~
M_AXIS_RC_TKEEP[0] => ~NO_FANOUT~
M_AXIS_RC_TKEEP[1] => ~NO_FANOUT~
M_AXIS_RC_TUSER[0] => ~NO_FANOUT~
M_AXIS_RC_TUSER[1] => ~NO_FANOUT~
M_AXIS_RC_TUSER[2] => ~NO_FANOUT~
M_AXIS_RC_TUSER[3] => ~NO_FANOUT~
M_AXIS_RC_TUSER[4] => ~NO_FANOUT~
M_AXIS_RC_TUSER[5] => ~NO_FANOUT~
M_AXIS_RC_TUSER[6] => ~NO_FANOUT~
M_AXIS_RC_TUSER[7] => ~NO_FANOUT~
M_AXIS_RC_TUSER[8] => ~NO_FANOUT~
M_AXIS_RC_TUSER[9] => ~NO_FANOUT~
M_AXIS_RC_TUSER[10] => ~NO_FANOUT~
M_AXIS_RC_TUSER[11] => ~NO_FANOUT~
M_AXIS_RC_TUSER[12] => ~NO_FANOUT~
M_AXIS_RC_TUSER[13] => ~NO_FANOUT~
M_AXIS_RC_TUSER[14] => ~NO_FANOUT~
M_AXIS_RC_TUSER[15] => ~NO_FANOUT~
M_AXIS_RC_TUSER[16] => ~NO_FANOUT~
M_AXIS_RC_TUSER[17] => ~NO_FANOUT~
M_AXIS_RC_TUSER[18] => ~NO_FANOUT~
M_AXIS_RC_TUSER[19] => ~NO_FANOUT~
M_AXIS_RC_TUSER[20] => ~NO_FANOUT~
M_AXIS_RC_TUSER[21] => ~NO_FANOUT~
M_AXIS_RC_TUSER[22] => ~NO_FANOUT~
M_AXIS_RC_TUSER[23] => ~NO_FANOUT~
M_AXIS_RC_TUSER[24] => ~NO_FANOUT~
M_AXIS_RC_TUSER[25] => ~NO_FANOUT~
M_AXIS_RC_TUSER[26] => ~NO_FANOUT~
M_AXIS_RC_TUSER[27] => ~NO_FANOUT~
M_AXIS_RC_TUSER[28] => ~NO_FANOUT~
M_AXIS_RC_TUSER[29] => ~NO_FANOUT~
M_AXIS_RC_TUSER[30] => ~NO_FANOUT~
M_AXIS_RC_TUSER[31] => ~NO_FANOUT~
M_AXIS_RC_TUSER[32] => ~NO_FANOUT~
M_AXIS_RC_TUSER[33] => ~NO_FANOUT~
M_AXIS_RC_TUSER[34] => ~NO_FANOUT~
M_AXIS_RC_TUSER[35] => ~NO_FANOUT~
M_AXIS_RC_TUSER[36] => ~NO_FANOUT~
M_AXIS_RC_TUSER[37] => ~NO_FANOUT~
M_AXIS_RC_TUSER[38] => ~NO_FANOUT~
M_AXIS_RC_TUSER[39] => ~NO_FANOUT~
M_AXIS_RC_TUSER[40] => ~NO_FANOUT~
M_AXIS_RC_TUSER[41] => ~NO_FANOUT~
M_AXIS_RC_TUSER[42] => ~NO_FANOUT~
M_AXIS_RC_TUSER[43] => ~NO_FANOUT~
M_AXIS_RC_TUSER[44] => ~NO_FANOUT~
M_AXIS_RC_TUSER[45] => ~NO_FANOUT~
M_AXIS_RC_TUSER[46] => ~NO_FANOUT~
M_AXIS_RC_TUSER[47] => ~NO_FANOUT~
M_AXIS_RC_TUSER[48] => ~NO_FANOUT~
M_AXIS_RC_TUSER[49] => ~NO_FANOUT~
M_AXIS_RC_TUSER[50] => ~NO_FANOUT~
M_AXIS_RC_TUSER[51] => ~NO_FANOUT~
M_AXIS_RC_TUSER[52] => ~NO_FANOUT~
M_AXIS_RC_TUSER[53] => ~NO_FANOUT~
M_AXIS_RC_TUSER[54] => ~NO_FANOUT~
M_AXIS_RC_TUSER[55] => ~NO_FANOUT~
M_AXIS_RC_TUSER[56] => ~NO_FANOUT~
M_AXIS_RC_TUSER[57] => ~NO_FANOUT~
M_AXIS_RC_TUSER[58] => ~NO_FANOUT~
M_AXIS_RC_TUSER[59] => ~NO_FANOUT~
M_AXIS_RC_TUSER[60] => ~NO_FANOUT~
M_AXIS_RC_TUSER[61] => ~NO_FANOUT~
M_AXIS_RC_TUSER[62] => ~NO_FANOUT~
M_AXIS_RC_TUSER[63] => ~NO_FANOUT~
M_AXIS_RC_TUSER[64] => ~NO_FANOUT~
M_AXIS_RC_TUSER[65] => ~NO_FANOUT~
M_AXIS_RC_TUSER[66] => ~NO_FANOUT~
M_AXIS_RC_TUSER[67] => ~NO_FANOUT~
M_AXIS_RC_TUSER[68] => ~NO_FANOUT~
M_AXIS_RC_TUSER[69] => ~NO_FANOUT~
M_AXIS_RC_TUSER[70] => ~NO_FANOUT~
M_AXIS_RC_TUSER[71] => ~NO_FANOUT~
M_AXIS_RC_TUSER[72] => ~NO_FANOUT~
M_AXIS_RC_TUSER[73] => ~NO_FANOUT~
M_AXIS_RC_TUSER[74] => ~NO_FANOUT~
M_AXIS_RC_TREADY <= <GND>
S_AXIS_CC_TREADY => ~NO_FANOUT~
S_AXIS_CC_TVALID <= <GND>
S_AXIS_CC_TLAST <= <GND>
S_AXIS_CC_TDATA[0] <= <GND>
S_AXIS_CC_TDATA[1] <= <GND>
S_AXIS_CC_TDATA[2] <= <GND>
S_AXIS_CC_TDATA[3] <= <GND>
S_AXIS_CC_TDATA[4] <= <GND>
S_AXIS_CC_TDATA[5] <= <GND>
S_AXIS_CC_TDATA[6] <= <GND>
S_AXIS_CC_TDATA[7] <= <GND>
S_AXIS_CC_TDATA[8] <= <GND>
S_AXIS_CC_TDATA[9] <= <GND>
S_AXIS_CC_TDATA[10] <= <GND>
S_AXIS_CC_TDATA[11] <= <GND>
S_AXIS_CC_TDATA[12] <= <GND>
S_AXIS_CC_TDATA[13] <= <GND>
S_AXIS_CC_TDATA[14] <= <GND>
S_AXIS_CC_TDATA[15] <= <GND>
S_AXIS_CC_TDATA[16] <= <GND>
S_AXIS_CC_TDATA[17] <= <GND>
S_AXIS_CC_TDATA[18] <= <GND>
S_AXIS_CC_TDATA[19] <= <GND>
S_AXIS_CC_TDATA[20] <= <GND>
S_AXIS_CC_TDATA[21] <= <GND>
S_AXIS_CC_TDATA[22] <= <GND>
S_AXIS_CC_TDATA[23] <= <GND>
S_AXIS_CC_TDATA[24] <= <GND>
S_AXIS_CC_TDATA[25] <= <GND>
S_AXIS_CC_TDATA[26] <= <GND>
S_AXIS_CC_TDATA[27] <= <GND>
S_AXIS_CC_TDATA[28] <= <GND>
S_AXIS_CC_TDATA[29] <= <GND>
S_AXIS_CC_TDATA[30] <= <GND>
S_AXIS_CC_TDATA[31] <= <GND>
S_AXIS_CC_TDATA[32] <= <GND>
S_AXIS_CC_TDATA[33] <= <GND>
S_AXIS_CC_TDATA[34] <= <GND>
S_AXIS_CC_TDATA[35] <= <GND>
S_AXIS_CC_TDATA[36] <= <GND>
S_AXIS_CC_TDATA[37] <= <GND>
S_AXIS_CC_TDATA[38] <= <GND>
S_AXIS_CC_TDATA[39] <= <GND>
S_AXIS_CC_TDATA[40] <= <GND>
S_AXIS_CC_TDATA[41] <= <GND>
S_AXIS_CC_TDATA[42] <= <GND>
S_AXIS_CC_TDATA[43] <= <GND>
S_AXIS_CC_TDATA[44] <= <GND>
S_AXIS_CC_TDATA[45] <= <GND>
S_AXIS_CC_TDATA[46] <= <GND>
S_AXIS_CC_TDATA[47] <= <GND>
S_AXIS_CC_TDATA[48] <= <GND>
S_AXIS_CC_TDATA[49] <= <GND>
S_AXIS_CC_TDATA[50] <= <GND>
S_AXIS_CC_TDATA[51] <= <GND>
S_AXIS_CC_TDATA[52] <= <GND>
S_AXIS_CC_TDATA[53] <= <GND>
S_AXIS_CC_TDATA[54] <= <GND>
S_AXIS_CC_TDATA[55] <= <GND>
S_AXIS_CC_TDATA[56] <= <GND>
S_AXIS_CC_TDATA[57] <= <GND>
S_AXIS_CC_TDATA[58] <= <GND>
S_AXIS_CC_TDATA[59] <= <GND>
S_AXIS_CC_TDATA[60] <= <GND>
S_AXIS_CC_TDATA[61] <= <GND>
S_AXIS_CC_TDATA[62] <= <GND>
S_AXIS_CC_TDATA[63] <= <GND>
S_AXIS_CC_TKEEP[0] <= <GND>
S_AXIS_CC_TKEEP[1] <= <GND>
S_AXIS_CC_TUSER[0] <= <GND>
S_AXIS_CC_TUSER[1] <= <GND>
S_AXIS_CC_TUSER[2] <= <GND>
S_AXIS_CC_TUSER[3] <= <GND>
S_AXIS_CC_TUSER[4] <= <GND>
S_AXIS_CC_TUSER[5] <= <GND>
S_AXIS_CC_TUSER[6] <= <GND>
S_AXIS_CC_TUSER[7] <= <GND>
S_AXIS_CC_TUSER[8] <= <GND>
S_AXIS_CC_TUSER[9] <= <GND>
S_AXIS_CC_TUSER[10] <= <GND>
S_AXIS_CC_TUSER[11] <= <GND>
S_AXIS_CC_TUSER[12] <= <GND>
S_AXIS_CC_TUSER[13] <= <GND>
S_AXIS_CC_TUSER[14] <= <GND>
S_AXIS_CC_TUSER[15] <= <GND>
S_AXIS_CC_TUSER[16] <= <GND>
S_AXIS_CC_TUSER[17] <= <GND>
S_AXIS_CC_TUSER[18] <= <GND>
S_AXIS_CC_TUSER[19] <= <GND>
S_AXIS_CC_TUSER[20] <= <GND>
S_AXIS_CC_TUSER[21] <= <GND>
S_AXIS_CC_TUSER[22] <= <GND>
S_AXIS_CC_TUSER[23] <= <GND>
S_AXIS_CC_TUSER[24] <= <GND>
S_AXIS_CC_TUSER[25] <= <GND>
S_AXIS_CC_TUSER[26] <= <GND>
S_AXIS_CC_TUSER[27] <= <GND>
S_AXIS_CC_TUSER[28] <= <GND>
S_AXIS_CC_TUSER[29] <= <GND>
S_AXIS_CC_TUSER[30] <= <GND>
S_AXIS_CC_TUSER[31] <= <GND>
S_AXIS_CC_TUSER[32] <= <GND>
S_AXIS_RQ_TREADY => ~NO_FANOUT~
S_AXIS_RQ_TVALID <= <GND>
S_AXIS_RQ_TLAST <= <GND>
S_AXIS_RQ_TDATA[0] <= <GND>
S_AXIS_RQ_TDATA[1] <= <GND>
S_AXIS_RQ_TDATA[2] <= <GND>
S_AXIS_RQ_TDATA[3] <= <GND>
S_AXIS_RQ_TDATA[4] <= <GND>
S_AXIS_RQ_TDATA[5] <= <GND>
S_AXIS_RQ_TDATA[6] <= <GND>
S_AXIS_RQ_TDATA[7] <= <GND>
S_AXIS_RQ_TDATA[8] <= <GND>
S_AXIS_RQ_TDATA[9] <= <GND>
S_AXIS_RQ_TDATA[10] <= <GND>
S_AXIS_RQ_TDATA[11] <= <GND>
S_AXIS_RQ_TDATA[12] <= <GND>
S_AXIS_RQ_TDATA[13] <= <GND>
S_AXIS_RQ_TDATA[14] <= <GND>
S_AXIS_RQ_TDATA[15] <= <GND>
S_AXIS_RQ_TDATA[16] <= <GND>
S_AXIS_RQ_TDATA[17] <= <GND>
S_AXIS_RQ_TDATA[18] <= <GND>
S_AXIS_RQ_TDATA[19] <= <GND>
S_AXIS_RQ_TDATA[20] <= <GND>
S_AXIS_RQ_TDATA[21] <= <GND>
S_AXIS_RQ_TDATA[22] <= <GND>
S_AXIS_RQ_TDATA[23] <= <GND>
S_AXIS_RQ_TDATA[24] <= <GND>
S_AXIS_RQ_TDATA[25] <= <GND>
S_AXIS_RQ_TDATA[26] <= <GND>
S_AXIS_RQ_TDATA[27] <= <GND>
S_AXIS_RQ_TDATA[28] <= <GND>
S_AXIS_RQ_TDATA[29] <= <GND>
S_AXIS_RQ_TDATA[30] <= <GND>
S_AXIS_RQ_TDATA[31] <= <GND>
S_AXIS_RQ_TDATA[32] <= <GND>
S_AXIS_RQ_TDATA[33] <= <GND>
S_AXIS_RQ_TDATA[34] <= <GND>
S_AXIS_RQ_TDATA[35] <= <GND>
S_AXIS_RQ_TDATA[36] <= <GND>
S_AXIS_RQ_TDATA[37] <= <GND>
S_AXIS_RQ_TDATA[38] <= <GND>
S_AXIS_RQ_TDATA[39] <= <GND>
S_AXIS_RQ_TDATA[40] <= <GND>
S_AXIS_RQ_TDATA[41] <= <GND>
S_AXIS_RQ_TDATA[42] <= <GND>
S_AXIS_RQ_TDATA[43] <= <GND>
S_AXIS_RQ_TDATA[44] <= <GND>
S_AXIS_RQ_TDATA[45] <= <GND>
S_AXIS_RQ_TDATA[46] <= <GND>
S_AXIS_RQ_TDATA[47] <= <GND>
S_AXIS_RQ_TDATA[48] <= <GND>
S_AXIS_RQ_TDATA[49] <= <GND>
S_AXIS_RQ_TDATA[50] <= <GND>
S_AXIS_RQ_TDATA[51] <= <GND>
S_AXIS_RQ_TDATA[52] <= <GND>
S_AXIS_RQ_TDATA[53] <= <GND>
S_AXIS_RQ_TDATA[54] <= <GND>
S_AXIS_RQ_TDATA[55] <= <GND>
S_AXIS_RQ_TDATA[56] <= <GND>
S_AXIS_RQ_TDATA[57] <= <GND>
S_AXIS_RQ_TDATA[58] <= <GND>
S_AXIS_RQ_TDATA[59] <= <GND>
S_AXIS_RQ_TDATA[60] <= <GND>
S_AXIS_RQ_TDATA[61] <= <GND>
S_AXIS_RQ_TDATA[62] <= <GND>
S_AXIS_RQ_TDATA[63] <= <GND>
S_AXIS_RQ_TKEEP[0] <= <GND>
S_AXIS_RQ_TKEEP[1] <= <GND>
S_AXIS_RQ_TUSER[0] <= <GND>
S_AXIS_RQ_TUSER[1] <= <GND>
S_AXIS_RQ_TUSER[2] <= <GND>
S_AXIS_RQ_TUSER[3] <= <GND>
S_AXIS_RQ_TUSER[4] <= <GND>
S_AXIS_RQ_TUSER[5] <= <GND>
S_AXIS_RQ_TUSER[6] <= <GND>
S_AXIS_RQ_TUSER[7] <= <GND>
S_AXIS_RQ_TUSER[8] <= <GND>
S_AXIS_RQ_TUSER[9] <= <GND>
S_AXIS_RQ_TUSER[10] <= <GND>
S_AXIS_RQ_TUSER[11] <= <GND>
S_AXIS_RQ_TUSER[12] <= <GND>
S_AXIS_RQ_TUSER[13] <= <GND>
S_AXIS_RQ_TUSER[14] <= <GND>
S_AXIS_RQ_TUSER[15] <= <GND>
S_AXIS_RQ_TUSER[16] <= <GND>
S_AXIS_RQ_TUSER[17] <= <GND>
S_AXIS_RQ_TUSER[18] <= <GND>
S_AXIS_RQ_TUSER[19] <= <GND>
S_AXIS_RQ_TUSER[20] <= <GND>
S_AXIS_RQ_TUSER[21] <= <GND>
S_AXIS_RQ_TUSER[22] <= <GND>
S_AXIS_RQ_TUSER[23] <= <GND>
S_AXIS_RQ_TUSER[24] <= <GND>
S_AXIS_RQ_TUSER[25] <= <GND>
S_AXIS_RQ_TUSER[26] <= <GND>
S_AXIS_RQ_TUSER[27] <= <GND>
S_AXIS_RQ_TUSER[28] <= <GND>
S_AXIS_RQ_TUSER[29] <= <GND>
S_AXIS_RQ_TUSER[30] <= <GND>
S_AXIS_RQ_TUSER[31] <= <GND>
S_AXIS_RQ_TUSER[32] <= <GND>
S_AXIS_RQ_TUSER[33] <= <GND>
S_AXIS_RQ_TUSER[34] <= <GND>
S_AXIS_RQ_TUSER[35] <= <GND>
S_AXIS_RQ_TUSER[36] <= <GND>
S_AXIS_RQ_TUSER[37] <= <GND>
S_AXIS_RQ_TUSER[38] <= <GND>
S_AXIS_RQ_TUSER[39] <= <GND>
S_AXIS_RQ_TUSER[40] <= <GND>
S_AXIS_RQ_TUSER[41] <= <GND>
S_AXIS_RQ_TUSER[42] <= <GND>
S_AXIS_RQ_TUSER[43] <= <GND>
S_AXIS_RQ_TUSER[44] <= <GND>
S_AXIS_RQ_TUSER[45] <= <GND>
S_AXIS_RQ_TUSER[46] <= <GND>
S_AXIS_RQ_TUSER[47] <= <GND>
S_AXIS_RQ_TUSER[48] <= <GND>
S_AXIS_RQ_TUSER[49] <= <GND>
S_AXIS_RQ_TUSER[50] <= <GND>
S_AXIS_RQ_TUSER[51] <= <GND>
S_AXIS_RQ_TUSER[52] <= <GND>
S_AXIS_RQ_TUSER[53] <= <GND>
S_AXIS_RQ_TUSER[54] <= <GND>
S_AXIS_RQ_TUSER[55] <= <GND>
S_AXIS_RQ_TUSER[56] <= <GND>
S_AXIS_RQ_TUSER[57] <= <GND>
S_AXIS_RQ_TUSER[58] <= <GND>
S_AXIS_RQ_TUSER[59] <= <GND>
RXC_DATA[0] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[1] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[2] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[3] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[4] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[5] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[6] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[7] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[8] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[9] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[10] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[11] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[12] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[13] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[14] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[15] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[16] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[17] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[18] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[19] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[20] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[21] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[22] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[23] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[24] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[25] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[26] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[27] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[28] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[29] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[30] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[31] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[32] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[33] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[34] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[35] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[36] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[37] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[38] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[39] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[40] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[41] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[42] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[43] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[44] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[45] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[46] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[47] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[48] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[49] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[50] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[51] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[52] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[53] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[54] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[55] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[56] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[57] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[58] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[59] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[60] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[61] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[62] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA[63] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA
RXC_DATA_VALID <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA_VALID
RXC_DATA_WORD_ENABLE[0] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA_WORD_ENABLE
RXC_DATA_WORD_ENABLE[1] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA_WORD_ENABLE
RXC_DATA_START_FLAG <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA_START_FLAG
RXC_DATA_START_OFFSET[0] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA_START_OFFSET
RXC_DATA_END_FLAG <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA_END_FLAG
RXC_DATA_END_OFFSET[0] <= rx_engine_classic:rx_engine_classic_inst.RXC_DATA_END_OFFSET
RXC_META_LDWBE[0] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_LDWBE
RXC_META_LDWBE[1] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_LDWBE
RXC_META_LDWBE[2] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_LDWBE
RXC_META_LDWBE[3] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_LDWBE
RXC_META_FDWBE[0] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_FDWBE
RXC_META_FDWBE[1] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_FDWBE
RXC_META_FDWBE[2] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_FDWBE
RXC_META_FDWBE[3] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_FDWBE
RXC_META_TAG[0] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_TAG
RXC_META_TAG[1] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_TAG
RXC_META_TAG[2] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_TAG
RXC_META_TAG[3] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_TAG
RXC_META_TAG[4] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_TAG
RXC_META_TAG[5] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_TAG
RXC_META_TAG[6] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_TAG
RXC_META_TAG[7] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_TAG
RXC_META_ADDR[0] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_ADDR
RXC_META_ADDR[1] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_ADDR
RXC_META_ADDR[2] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_ADDR
RXC_META_ADDR[3] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_ADDR
RXC_META_ADDR[4] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_ADDR
RXC_META_ADDR[5] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_ADDR
RXC_META_ADDR[6] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_ADDR
RXC_META_TYPE[0] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_TYPE
RXC_META_TYPE[1] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_TYPE
RXC_META_TYPE[2] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_TYPE
RXC_META_LENGTH[0] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_LENGTH
RXC_META_LENGTH[1] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_LENGTH
RXC_META_LENGTH[2] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_LENGTH
RXC_META_LENGTH[3] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_LENGTH
RXC_META_LENGTH[4] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_LENGTH
RXC_META_LENGTH[5] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_LENGTH
RXC_META_LENGTH[6] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_LENGTH
RXC_META_LENGTH[7] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_LENGTH
RXC_META_LENGTH[8] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_LENGTH
RXC_META_LENGTH[9] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_LENGTH
RXC_META_BYTES_REMAINING[0] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_BYTES_REMAINING
RXC_META_BYTES_REMAINING[1] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_BYTES_REMAINING
RXC_META_BYTES_REMAINING[2] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_BYTES_REMAINING
RXC_META_BYTES_REMAINING[3] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_BYTES_REMAINING
RXC_META_BYTES_REMAINING[4] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_BYTES_REMAINING
RXC_META_BYTES_REMAINING[5] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_BYTES_REMAINING
RXC_META_BYTES_REMAINING[6] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_BYTES_REMAINING
RXC_META_BYTES_REMAINING[7] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_BYTES_REMAINING
RXC_META_BYTES_REMAINING[8] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_BYTES_REMAINING
RXC_META_BYTES_REMAINING[9] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_BYTES_REMAINING
RXC_META_BYTES_REMAINING[10] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_BYTES_REMAINING
RXC_META_BYTES_REMAINING[11] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_BYTES_REMAINING
RXC_META_COMPLETER_ID[0] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[1] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[2] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[3] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[4] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[5] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[6] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[7] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[8] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[9] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[10] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[11] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[12] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[13] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[14] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[15] <= rx_engine_classic:rx_engine_classic_inst.RXC_META_COMPLETER_ID
RXC_META_EP <= rx_engine_classic:rx_engine_classic_inst.RXC_META_EP
RXR_DATA[0] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[1] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[2] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[3] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[4] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[5] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[6] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[7] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[8] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[9] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[10] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[11] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[12] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[13] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[14] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[15] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[16] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[17] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[18] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[19] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[20] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[21] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[22] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[23] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[24] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[25] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[26] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[27] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[28] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[29] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[30] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[31] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[32] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[33] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[34] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[35] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[36] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[37] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[38] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[39] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[40] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[41] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[42] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[43] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[44] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[45] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[46] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[47] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[48] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[49] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[50] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[51] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[52] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[53] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[54] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[55] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[56] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[57] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[58] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[59] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[60] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[61] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[62] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA[63] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA
RXR_DATA_VALID <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA_VALID
RXR_DATA_WORD_ENABLE[0] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA_WORD_ENABLE
RXR_DATA_WORD_ENABLE[1] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA_WORD_ENABLE
RXR_DATA_START_FLAG <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA_START_FLAG
RXR_DATA_START_OFFSET[0] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA_START_OFFSET
RXR_DATA_END_FLAG <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA_END_FLAG
RXR_DATA_END_OFFSET[0] <= rx_engine_classic:rx_engine_classic_inst.RXR_DATA_END_OFFSET
RXR_META_FDWBE[0] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_FDWBE
RXR_META_FDWBE[1] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_FDWBE
RXR_META_FDWBE[2] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_FDWBE
RXR_META_FDWBE[3] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_FDWBE
RXR_META_LDWBE[0] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_LDWBE
RXR_META_LDWBE[1] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_LDWBE
RXR_META_LDWBE[2] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_LDWBE
RXR_META_LDWBE[3] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_LDWBE
RXR_META_TC[0] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_TC
RXR_META_TC[1] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_TC
RXR_META_TC[2] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_TC
RXR_META_ATTR[0] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ATTR
RXR_META_ATTR[1] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ATTR
RXR_META_ATTR[2] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ATTR
RXR_META_TAG[0] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_TAG
RXR_META_TAG[1] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_TAG
RXR_META_TAG[2] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_TAG
RXR_META_TAG[3] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_TAG
RXR_META_TAG[4] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_TAG
RXR_META_TAG[5] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_TAG
RXR_META_TAG[6] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_TAG
RXR_META_TAG[7] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_TAG
RXR_META_TYPE[0] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_TYPE
RXR_META_TYPE[1] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_TYPE
RXR_META_TYPE[2] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_TYPE
RXR_META_ADDR[0] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[1] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[2] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[3] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[4] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[5] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[6] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[7] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[8] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[9] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[10] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[11] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[12] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[13] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[14] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[15] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[16] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[17] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[18] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[19] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[20] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[21] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[22] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[23] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[24] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[25] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[26] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[27] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[28] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[29] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[30] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[31] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[32] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[33] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[34] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[35] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[36] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[37] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[38] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[39] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[40] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[41] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[42] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[43] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[44] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[45] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[46] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[47] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[48] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[49] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[50] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[51] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[52] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[53] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[54] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[55] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[56] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[57] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[58] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[59] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[60] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[61] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[62] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_ADDR[63] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_ADDR
RXR_META_BAR_DECODED[0] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_BAR_DECODED
RXR_META_BAR_DECODED[1] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_BAR_DECODED
RXR_META_BAR_DECODED[2] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_BAR_DECODED
RXR_META_BAR_DECODED[3] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_BAR_DECODED
RXR_META_BAR_DECODED[4] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_BAR_DECODED
RXR_META_BAR_DECODED[5] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_BAR_DECODED
RXR_META_BAR_DECODED[6] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_BAR_DECODED
RXR_META_BAR_DECODED[7] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_BAR_DECODED
RXR_META_REQUESTER_ID[0] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[1] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[2] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[3] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[4] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[5] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[6] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[7] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[8] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[9] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[10] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[11] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[12] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[13] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[14] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[15] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_REQUESTER_ID
RXR_META_LENGTH[0] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_LENGTH
RXR_META_LENGTH[1] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_LENGTH
RXR_META_LENGTH[2] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_LENGTH
RXR_META_LENGTH[3] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_LENGTH
RXR_META_LENGTH[4] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_LENGTH
RXR_META_LENGTH[5] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_LENGTH
RXR_META_LENGTH[6] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_LENGTH
RXR_META_LENGTH[7] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_LENGTH
RXR_META_LENGTH[8] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_LENGTH
RXR_META_LENGTH[9] <= rx_engine_classic:rx_engine_classic_inst.RXR_META_LENGTH
RXR_META_EP <= rx_engine_classic:rx_engine_classic_inst.RXR_META_EP
TXC_DATA_VALID => TXC_DATA_VALID.IN1
TXC_DATA[0] => TXC_DATA[0].IN1
TXC_DATA[1] => TXC_DATA[1].IN1
TXC_DATA[2] => TXC_DATA[2].IN1
TXC_DATA[3] => TXC_DATA[3].IN1
TXC_DATA[4] => TXC_DATA[4].IN1
TXC_DATA[5] => TXC_DATA[5].IN1
TXC_DATA[6] => TXC_DATA[6].IN1
TXC_DATA[7] => TXC_DATA[7].IN1
TXC_DATA[8] => TXC_DATA[8].IN1
TXC_DATA[9] => TXC_DATA[9].IN1
TXC_DATA[10] => TXC_DATA[10].IN1
TXC_DATA[11] => TXC_DATA[11].IN1
TXC_DATA[12] => TXC_DATA[12].IN1
TXC_DATA[13] => TXC_DATA[13].IN1
TXC_DATA[14] => TXC_DATA[14].IN1
TXC_DATA[15] => TXC_DATA[15].IN1
TXC_DATA[16] => TXC_DATA[16].IN1
TXC_DATA[17] => TXC_DATA[17].IN1
TXC_DATA[18] => TXC_DATA[18].IN1
TXC_DATA[19] => TXC_DATA[19].IN1
TXC_DATA[20] => TXC_DATA[20].IN1
TXC_DATA[21] => TXC_DATA[21].IN1
TXC_DATA[22] => TXC_DATA[22].IN1
TXC_DATA[23] => TXC_DATA[23].IN1
TXC_DATA[24] => TXC_DATA[24].IN1
TXC_DATA[25] => TXC_DATA[25].IN1
TXC_DATA[26] => TXC_DATA[26].IN1
TXC_DATA[27] => TXC_DATA[27].IN1
TXC_DATA[28] => TXC_DATA[28].IN1
TXC_DATA[29] => TXC_DATA[29].IN1
TXC_DATA[30] => TXC_DATA[30].IN1
TXC_DATA[31] => TXC_DATA[31].IN1
TXC_DATA[32] => TXC_DATA[32].IN1
TXC_DATA[33] => TXC_DATA[33].IN1
TXC_DATA[34] => TXC_DATA[34].IN1
TXC_DATA[35] => TXC_DATA[35].IN1
TXC_DATA[36] => TXC_DATA[36].IN1
TXC_DATA[37] => TXC_DATA[37].IN1
TXC_DATA[38] => TXC_DATA[38].IN1
TXC_DATA[39] => TXC_DATA[39].IN1
TXC_DATA[40] => TXC_DATA[40].IN1
TXC_DATA[41] => TXC_DATA[41].IN1
TXC_DATA[42] => TXC_DATA[42].IN1
TXC_DATA[43] => TXC_DATA[43].IN1
TXC_DATA[44] => TXC_DATA[44].IN1
TXC_DATA[45] => TXC_DATA[45].IN1
TXC_DATA[46] => TXC_DATA[46].IN1
TXC_DATA[47] => TXC_DATA[47].IN1
TXC_DATA[48] => TXC_DATA[48].IN1
TXC_DATA[49] => TXC_DATA[49].IN1
TXC_DATA[50] => TXC_DATA[50].IN1
TXC_DATA[51] => TXC_DATA[51].IN1
TXC_DATA[52] => TXC_DATA[52].IN1
TXC_DATA[53] => TXC_DATA[53].IN1
TXC_DATA[54] => TXC_DATA[54].IN1
TXC_DATA[55] => TXC_DATA[55].IN1
TXC_DATA[56] => TXC_DATA[56].IN1
TXC_DATA[57] => TXC_DATA[57].IN1
TXC_DATA[58] => TXC_DATA[58].IN1
TXC_DATA[59] => TXC_DATA[59].IN1
TXC_DATA[60] => TXC_DATA[60].IN1
TXC_DATA[61] => TXC_DATA[61].IN1
TXC_DATA[62] => TXC_DATA[62].IN1
TXC_DATA[63] => TXC_DATA[63].IN1
TXC_DATA_START_FLAG => TXC_DATA_START_FLAG.IN1
TXC_DATA_START_OFFSET[0] => TXC_DATA_START_OFFSET[0].IN1
TXC_DATA_END_FLAG => TXC_DATA_END_FLAG.IN1
TXC_DATA_END_OFFSET[0] => TXC_DATA_END_OFFSET[0].IN1
TXC_DATA_READY <= tx_engine_classic:tx_engine_classic_inst.TXC_DATA_READY
TXC_META_VALID => TXC_META_VALID.IN1
TXC_META_FDWBE[0] => TXC_META_FDWBE[0].IN1
TXC_META_FDWBE[1] => TXC_META_FDWBE[1].IN1
TXC_META_FDWBE[2] => TXC_META_FDWBE[2].IN1
TXC_META_FDWBE[3] => TXC_META_FDWBE[3].IN1
TXC_META_LDWBE[0] => TXC_META_LDWBE[0].IN1
TXC_META_LDWBE[1] => TXC_META_LDWBE[1].IN1
TXC_META_LDWBE[2] => TXC_META_LDWBE[2].IN1
TXC_META_LDWBE[3] => TXC_META_LDWBE[3].IN1
TXC_META_ADDR[0] => TXC_META_ADDR[0].IN1
TXC_META_ADDR[1] => TXC_META_ADDR[1].IN1
TXC_META_ADDR[2] => TXC_META_ADDR[2].IN1
TXC_META_ADDR[3] => TXC_META_ADDR[3].IN1
TXC_META_ADDR[4] => TXC_META_ADDR[4].IN1
TXC_META_ADDR[5] => TXC_META_ADDR[5].IN1
TXC_META_ADDR[6] => TXC_META_ADDR[6].IN1
TXC_META_TYPE[0] => TXC_META_TYPE[0].IN1
TXC_META_TYPE[1] => TXC_META_TYPE[1].IN1
TXC_META_TYPE[2] => TXC_META_TYPE[2].IN1
TXC_META_LENGTH[0] => TXC_META_LENGTH[0].IN1
TXC_META_LENGTH[1] => TXC_META_LENGTH[1].IN1
TXC_META_LENGTH[2] => TXC_META_LENGTH[2].IN1
TXC_META_LENGTH[3] => TXC_META_LENGTH[3].IN1
TXC_META_LENGTH[4] => TXC_META_LENGTH[4].IN1
TXC_META_LENGTH[5] => TXC_META_LENGTH[5].IN1
TXC_META_LENGTH[6] => TXC_META_LENGTH[6].IN1
TXC_META_LENGTH[7] => TXC_META_LENGTH[7].IN1
TXC_META_LENGTH[8] => TXC_META_LENGTH[8].IN1
TXC_META_LENGTH[9] => TXC_META_LENGTH[9].IN1
TXC_META_BYTE_COUNT[0] => TXC_META_BYTE_COUNT[0].IN1
TXC_META_BYTE_COUNT[1] => TXC_META_BYTE_COUNT[1].IN1
TXC_META_BYTE_COUNT[2] => TXC_META_BYTE_COUNT[2].IN1
TXC_META_BYTE_COUNT[3] => TXC_META_BYTE_COUNT[3].IN1
TXC_META_BYTE_COUNT[4] => TXC_META_BYTE_COUNT[4].IN1
TXC_META_BYTE_COUNT[5] => TXC_META_BYTE_COUNT[5].IN1
TXC_META_BYTE_COUNT[6] => TXC_META_BYTE_COUNT[6].IN1
TXC_META_BYTE_COUNT[7] => TXC_META_BYTE_COUNT[7].IN1
TXC_META_BYTE_COUNT[8] => TXC_META_BYTE_COUNT[8].IN1
TXC_META_BYTE_COUNT[9] => TXC_META_BYTE_COUNT[9].IN1
TXC_META_BYTE_COUNT[10] => TXC_META_BYTE_COUNT[10].IN1
TXC_META_BYTE_COUNT[11] => TXC_META_BYTE_COUNT[11].IN1
TXC_META_TAG[0] => TXC_META_TAG[0].IN1
TXC_META_TAG[1] => TXC_META_TAG[1].IN1
TXC_META_TAG[2] => TXC_META_TAG[2].IN1
TXC_META_TAG[3] => TXC_META_TAG[3].IN1
TXC_META_TAG[4] => TXC_META_TAG[4].IN1
TXC_META_TAG[5] => TXC_META_TAG[5].IN1
TXC_META_TAG[6] => TXC_META_TAG[6].IN1
TXC_META_TAG[7] => TXC_META_TAG[7].IN1
TXC_META_REQUESTER_ID[0] => TXC_META_REQUESTER_ID[0].IN1
TXC_META_REQUESTER_ID[1] => TXC_META_REQUESTER_ID[1].IN1
TXC_META_REQUESTER_ID[2] => TXC_META_REQUESTER_ID[2].IN1
TXC_META_REQUESTER_ID[3] => TXC_META_REQUESTER_ID[3].IN1
TXC_META_REQUESTER_ID[4] => TXC_META_REQUESTER_ID[4].IN1
TXC_META_REQUESTER_ID[5] => TXC_META_REQUESTER_ID[5].IN1
TXC_META_REQUESTER_ID[6] => TXC_META_REQUESTER_ID[6].IN1
TXC_META_REQUESTER_ID[7] => TXC_META_REQUESTER_ID[7].IN1
TXC_META_REQUESTER_ID[8] => TXC_META_REQUESTER_ID[8].IN1
TXC_META_REQUESTER_ID[9] => TXC_META_REQUESTER_ID[9].IN1
TXC_META_REQUESTER_ID[10] => TXC_META_REQUESTER_ID[10].IN1
TXC_META_REQUESTER_ID[11] => TXC_META_REQUESTER_ID[11].IN1
TXC_META_REQUESTER_ID[12] => TXC_META_REQUESTER_ID[12].IN1
TXC_META_REQUESTER_ID[13] => TXC_META_REQUESTER_ID[13].IN1
TXC_META_REQUESTER_ID[14] => TXC_META_REQUESTER_ID[14].IN1
TXC_META_REQUESTER_ID[15] => TXC_META_REQUESTER_ID[15].IN1
TXC_META_TC[0] => TXC_META_TC[0].IN1
TXC_META_TC[1] => TXC_META_TC[1].IN1
TXC_META_TC[2] => TXC_META_TC[2].IN1
TXC_META_ATTR[0] => TXC_META_ATTR[0].IN1
TXC_META_ATTR[1] => TXC_META_ATTR[1].IN1
TXC_META_ATTR[2] => TXC_META_ATTR[2].IN1
TXC_META_EP => TXC_META_EP.IN1
TXC_META_READY <= tx_engine_classic:tx_engine_classic_inst.TXC_META_READY
TXC_SENT <= tx_engine_classic:tx_engine_classic_inst.TXC_SENT
TXR_DATA_VALID => TXR_DATA_VALID.IN1
TXR_DATA[0] => TXR_DATA[0].IN1
TXR_DATA[1] => TXR_DATA[1].IN1
TXR_DATA[2] => TXR_DATA[2].IN1
TXR_DATA[3] => TXR_DATA[3].IN1
TXR_DATA[4] => TXR_DATA[4].IN1
TXR_DATA[5] => TXR_DATA[5].IN1
TXR_DATA[6] => TXR_DATA[6].IN1
TXR_DATA[7] => TXR_DATA[7].IN1
TXR_DATA[8] => TXR_DATA[8].IN1
TXR_DATA[9] => TXR_DATA[9].IN1
TXR_DATA[10] => TXR_DATA[10].IN1
TXR_DATA[11] => TXR_DATA[11].IN1
TXR_DATA[12] => TXR_DATA[12].IN1
TXR_DATA[13] => TXR_DATA[13].IN1
TXR_DATA[14] => TXR_DATA[14].IN1
TXR_DATA[15] => TXR_DATA[15].IN1
TXR_DATA[16] => TXR_DATA[16].IN1
TXR_DATA[17] => TXR_DATA[17].IN1
TXR_DATA[18] => TXR_DATA[18].IN1
TXR_DATA[19] => TXR_DATA[19].IN1
TXR_DATA[20] => TXR_DATA[20].IN1
TXR_DATA[21] => TXR_DATA[21].IN1
TXR_DATA[22] => TXR_DATA[22].IN1
TXR_DATA[23] => TXR_DATA[23].IN1
TXR_DATA[24] => TXR_DATA[24].IN1
TXR_DATA[25] => TXR_DATA[25].IN1
TXR_DATA[26] => TXR_DATA[26].IN1
TXR_DATA[27] => TXR_DATA[27].IN1
TXR_DATA[28] => TXR_DATA[28].IN1
TXR_DATA[29] => TXR_DATA[29].IN1
TXR_DATA[30] => TXR_DATA[30].IN1
TXR_DATA[31] => TXR_DATA[31].IN1
TXR_DATA[32] => TXR_DATA[32].IN1
TXR_DATA[33] => TXR_DATA[33].IN1
TXR_DATA[34] => TXR_DATA[34].IN1
TXR_DATA[35] => TXR_DATA[35].IN1
TXR_DATA[36] => TXR_DATA[36].IN1
TXR_DATA[37] => TXR_DATA[37].IN1
TXR_DATA[38] => TXR_DATA[38].IN1
TXR_DATA[39] => TXR_DATA[39].IN1
TXR_DATA[40] => TXR_DATA[40].IN1
TXR_DATA[41] => TXR_DATA[41].IN1
TXR_DATA[42] => TXR_DATA[42].IN1
TXR_DATA[43] => TXR_DATA[43].IN1
TXR_DATA[44] => TXR_DATA[44].IN1
TXR_DATA[45] => TXR_DATA[45].IN1
TXR_DATA[46] => TXR_DATA[46].IN1
TXR_DATA[47] => TXR_DATA[47].IN1
TXR_DATA[48] => TXR_DATA[48].IN1
TXR_DATA[49] => TXR_DATA[49].IN1
TXR_DATA[50] => TXR_DATA[50].IN1
TXR_DATA[51] => TXR_DATA[51].IN1
TXR_DATA[52] => TXR_DATA[52].IN1
TXR_DATA[53] => TXR_DATA[53].IN1
TXR_DATA[54] => TXR_DATA[54].IN1
TXR_DATA[55] => TXR_DATA[55].IN1
TXR_DATA[56] => TXR_DATA[56].IN1
TXR_DATA[57] => TXR_DATA[57].IN1
TXR_DATA[58] => TXR_DATA[58].IN1
TXR_DATA[59] => TXR_DATA[59].IN1
TXR_DATA[60] => TXR_DATA[60].IN1
TXR_DATA[61] => TXR_DATA[61].IN1
TXR_DATA[62] => TXR_DATA[62].IN1
TXR_DATA[63] => TXR_DATA[63].IN1
TXR_DATA_START_FLAG => TXR_DATA_START_FLAG.IN1
TXR_DATA_START_OFFSET[0] => TXR_DATA_START_OFFSET[0].IN1
TXR_DATA_END_FLAG => TXR_DATA_END_FLAG.IN1
TXR_DATA_END_OFFSET[0] => TXR_DATA_END_OFFSET[0].IN1
TXR_DATA_READY <= tx_engine_classic:tx_engine_classic_inst.TXR_DATA_READY
TXR_META_VALID => TXR_META_VALID.IN1
TXR_META_FDWBE[0] => TXR_META_FDWBE[0].IN1
TXR_META_FDWBE[1] => TXR_META_FDWBE[1].IN1
TXR_META_FDWBE[2] => TXR_META_FDWBE[2].IN1
TXR_META_FDWBE[3] => TXR_META_FDWBE[3].IN1
TXR_META_LDWBE[0] => TXR_META_LDWBE[0].IN1
TXR_META_LDWBE[1] => TXR_META_LDWBE[1].IN1
TXR_META_LDWBE[2] => TXR_META_LDWBE[2].IN1
TXR_META_LDWBE[3] => TXR_META_LDWBE[3].IN1
TXR_META_ADDR[0] => TXR_META_ADDR[0].IN1
TXR_META_ADDR[1] => TXR_META_ADDR[1].IN1
TXR_META_ADDR[2] => TXR_META_ADDR[2].IN1
TXR_META_ADDR[3] => TXR_META_ADDR[3].IN1
TXR_META_ADDR[4] => TXR_META_ADDR[4].IN1
TXR_META_ADDR[5] => TXR_META_ADDR[5].IN1
TXR_META_ADDR[6] => TXR_META_ADDR[6].IN1
TXR_META_ADDR[7] => TXR_META_ADDR[7].IN1
TXR_META_ADDR[8] => TXR_META_ADDR[8].IN1
TXR_META_ADDR[9] => TXR_META_ADDR[9].IN1
TXR_META_ADDR[10] => TXR_META_ADDR[10].IN1
TXR_META_ADDR[11] => TXR_META_ADDR[11].IN1
TXR_META_ADDR[12] => TXR_META_ADDR[12].IN1
TXR_META_ADDR[13] => TXR_META_ADDR[13].IN1
TXR_META_ADDR[14] => TXR_META_ADDR[14].IN1
TXR_META_ADDR[15] => TXR_META_ADDR[15].IN1
TXR_META_ADDR[16] => TXR_META_ADDR[16].IN1
TXR_META_ADDR[17] => TXR_META_ADDR[17].IN1
TXR_META_ADDR[18] => TXR_META_ADDR[18].IN1
TXR_META_ADDR[19] => TXR_META_ADDR[19].IN1
TXR_META_ADDR[20] => TXR_META_ADDR[20].IN1
TXR_META_ADDR[21] => TXR_META_ADDR[21].IN1
TXR_META_ADDR[22] => TXR_META_ADDR[22].IN1
TXR_META_ADDR[23] => TXR_META_ADDR[23].IN1
TXR_META_ADDR[24] => TXR_META_ADDR[24].IN1
TXR_META_ADDR[25] => TXR_META_ADDR[25].IN1
TXR_META_ADDR[26] => TXR_META_ADDR[26].IN1
TXR_META_ADDR[27] => TXR_META_ADDR[27].IN1
TXR_META_ADDR[28] => TXR_META_ADDR[28].IN1
TXR_META_ADDR[29] => TXR_META_ADDR[29].IN1
TXR_META_ADDR[30] => TXR_META_ADDR[30].IN1
TXR_META_ADDR[31] => TXR_META_ADDR[31].IN1
TXR_META_ADDR[32] => TXR_META_ADDR[32].IN1
TXR_META_ADDR[33] => TXR_META_ADDR[33].IN1
TXR_META_ADDR[34] => TXR_META_ADDR[34].IN1
TXR_META_ADDR[35] => TXR_META_ADDR[35].IN1
TXR_META_ADDR[36] => TXR_META_ADDR[36].IN1
TXR_META_ADDR[37] => TXR_META_ADDR[37].IN1
TXR_META_ADDR[38] => TXR_META_ADDR[38].IN1
TXR_META_ADDR[39] => TXR_META_ADDR[39].IN1
TXR_META_ADDR[40] => TXR_META_ADDR[40].IN1
TXR_META_ADDR[41] => TXR_META_ADDR[41].IN1
TXR_META_ADDR[42] => TXR_META_ADDR[42].IN1
TXR_META_ADDR[43] => TXR_META_ADDR[43].IN1
TXR_META_ADDR[44] => TXR_META_ADDR[44].IN1
TXR_META_ADDR[45] => TXR_META_ADDR[45].IN1
TXR_META_ADDR[46] => TXR_META_ADDR[46].IN1
TXR_META_ADDR[47] => TXR_META_ADDR[47].IN1
TXR_META_ADDR[48] => TXR_META_ADDR[48].IN1
TXR_META_ADDR[49] => TXR_META_ADDR[49].IN1
TXR_META_ADDR[50] => TXR_META_ADDR[50].IN1
TXR_META_ADDR[51] => TXR_META_ADDR[51].IN1
TXR_META_ADDR[52] => TXR_META_ADDR[52].IN1
TXR_META_ADDR[53] => TXR_META_ADDR[53].IN1
TXR_META_ADDR[54] => TXR_META_ADDR[54].IN1
TXR_META_ADDR[55] => TXR_META_ADDR[55].IN1
TXR_META_ADDR[56] => TXR_META_ADDR[56].IN1
TXR_META_ADDR[57] => TXR_META_ADDR[57].IN1
TXR_META_ADDR[58] => TXR_META_ADDR[58].IN1
TXR_META_ADDR[59] => TXR_META_ADDR[59].IN1
TXR_META_ADDR[60] => TXR_META_ADDR[60].IN1
TXR_META_ADDR[61] => TXR_META_ADDR[61].IN1
TXR_META_ADDR[62] => TXR_META_ADDR[62].IN1
TXR_META_ADDR[63] => TXR_META_ADDR[63].IN1
TXR_META_LENGTH[0] => TXR_META_LENGTH[0].IN1
TXR_META_LENGTH[1] => TXR_META_LENGTH[1].IN1
TXR_META_LENGTH[2] => TXR_META_LENGTH[2].IN1
TXR_META_LENGTH[3] => TXR_META_LENGTH[3].IN1
TXR_META_LENGTH[4] => TXR_META_LENGTH[4].IN1
TXR_META_LENGTH[5] => TXR_META_LENGTH[5].IN1
TXR_META_LENGTH[6] => TXR_META_LENGTH[6].IN1
TXR_META_LENGTH[7] => TXR_META_LENGTH[7].IN1
TXR_META_LENGTH[8] => TXR_META_LENGTH[8].IN1
TXR_META_LENGTH[9] => TXR_META_LENGTH[9].IN1
TXR_META_TAG[0] => TXR_META_TAG[0].IN1
TXR_META_TAG[1] => TXR_META_TAG[1].IN1
TXR_META_TAG[2] => TXR_META_TAG[2].IN1
TXR_META_TAG[3] => TXR_META_TAG[3].IN1
TXR_META_TAG[4] => TXR_META_TAG[4].IN1
TXR_META_TAG[5] => TXR_META_TAG[5].IN1
TXR_META_TAG[6] => TXR_META_TAG[6].IN1
TXR_META_TAG[7] => TXR_META_TAG[7].IN1
TXR_META_TC[0] => TXR_META_TC[0].IN1
TXR_META_TC[1] => TXR_META_TC[1].IN1
TXR_META_TC[2] => TXR_META_TC[2].IN1
TXR_META_ATTR[0] => TXR_META_ATTR[0].IN1
TXR_META_ATTR[1] => TXR_META_ATTR[1].IN1
TXR_META_ATTR[2] => TXR_META_ATTR[2].IN1
TXR_META_TYPE[0] => TXR_META_TYPE[0].IN1
TXR_META_TYPE[1] => TXR_META_TYPE[1].IN1
TXR_META_TYPE[2] => TXR_META_TYPE[2].IN1
TXR_META_EP => TXR_META_EP.IN1
TXR_META_READY <= tx_engine_classic:tx_engine_classic_inst.TXR_META_READY
TXR_SENT <= tx_engine_classic:tx_engine_classic_inst.TXR_SENT


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst
CLK => CLK.IN8
RST_IN => RST_IN.IN8
RX_TLP[0] => RX_TLP[0].IN3
RX_TLP[1] => RX_TLP[1].IN3
RX_TLP[2] => RX_TLP[2].IN3
RX_TLP[3] => RX_TLP[3].IN3
RX_TLP[4] => RX_TLP[4].IN3
RX_TLP[5] => RX_TLP[5].IN3
RX_TLP[6] => RX_TLP[6].IN3
RX_TLP[7] => RX_TLP[7].IN3
RX_TLP[8] => RX_TLP[8].IN3
RX_TLP[9] => RX_TLP[9].IN3
RX_TLP[10] => RX_TLP[10].IN3
RX_TLP[11] => RX_TLP[11].IN3
RX_TLP[12] => RX_TLP[12].IN3
RX_TLP[13] => RX_TLP[13].IN3
RX_TLP[14] => RX_TLP[14].IN3
RX_TLP[15] => RX_TLP[15].IN3
RX_TLP[16] => RX_TLP[16].IN3
RX_TLP[17] => RX_TLP[17].IN3
RX_TLP[18] => RX_TLP[18].IN3
RX_TLP[19] => RX_TLP[19].IN3
RX_TLP[20] => RX_TLP[20].IN3
RX_TLP[21] => RX_TLP[21].IN3
RX_TLP[22] => RX_TLP[22].IN3
RX_TLP[23] => RX_TLP[23].IN3
RX_TLP[24] => RX_TLP[24].IN3
RX_TLP[25] => RX_TLP[25].IN3
RX_TLP[26] => RX_TLP[26].IN3
RX_TLP[27] => RX_TLP[27].IN3
RX_TLP[28] => RX_TLP[28].IN3
RX_TLP[29] => RX_TLP[29].IN3
RX_TLP[30] => RX_TLP[30].IN3
RX_TLP[31] => RX_TLP[31].IN3
RX_TLP[32] => RX_TLP[32].IN3
RX_TLP[33] => RX_TLP[33].IN3
RX_TLP[34] => RX_TLP[34].IN3
RX_TLP[35] => RX_TLP[35].IN3
RX_TLP[36] => RX_TLP[36].IN3
RX_TLP[37] => RX_TLP[37].IN3
RX_TLP[38] => RX_TLP[38].IN3
RX_TLP[39] => RX_TLP[39].IN3
RX_TLP[40] => RX_TLP[40].IN3
RX_TLP[41] => RX_TLP[41].IN3
RX_TLP[42] => RX_TLP[42].IN3
RX_TLP[43] => RX_TLP[43].IN3
RX_TLP[44] => RX_TLP[44].IN3
RX_TLP[45] => RX_TLP[45].IN3
RX_TLP[46] => RX_TLP[46].IN3
RX_TLP[47] => RX_TLP[47].IN3
RX_TLP[48] => RX_TLP[48].IN3
RX_TLP[49] => RX_TLP[49].IN3
RX_TLP[50] => RX_TLP[50].IN3
RX_TLP[51] => RX_TLP[51].IN3
RX_TLP[52] => RX_TLP[52].IN3
RX_TLP[53] => RX_TLP[53].IN3
RX_TLP[54] => RX_TLP[54].IN3
RX_TLP[55] => RX_TLP[55].IN3
RX_TLP[56] => RX_TLP[56].IN3
RX_TLP[57] => RX_TLP[57].IN3
RX_TLP[58] => RX_TLP[58].IN3
RX_TLP[59] => RX_TLP[59].IN3
RX_TLP[60] => RX_TLP[60].IN3
RX_TLP[61] => RX_TLP[61].IN3
RX_TLP[62] => RX_TLP[62].IN3
RX_TLP[63] => RX_TLP[63].IN3
RX_TLP_VALID => RX_TLP_VALID.IN3
RX_TLP_READY <= <VCC>
RX_TLP_START_FLAG => RX_TLP_START_FLAG.IN2
RX_TLP_START_OFFSET[0] => RX_TLP_START_OFFSET[0].IN3
RX_TLP_START_OFFSET[1] => RX_TLP_START_OFFSET[1].IN3
RX_TLP_START_OFFSET[2] => RX_TLP_START_OFFSET[2].IN3
RX_TLP_START_OFFSET[3] => RX_TLP_START_OFFSET[3].IN3
RX_TLP_END_FLAG => RX_TLP_END_FLAG.IN2
RX_TLP_END_OFFSET[0] => RX_TLP_END_OFFSET[0].IN3
RX_TLP_END_OFFSET[1] => RX_TLP_END_OFFSET[1].IN3
RX_TLP_END_OFFSET[2] => RX_TLP_END_OFFSET[2].IN3
RX_TLP_END_OFFSET[3] => RX_TLP_END_OFFSET[3].IN3
RX_TLP_BAR_DECODE[0] => RX_TLP_BAR_DECODE[0].IN2
RX_TLP_BAR_DECODE[1] => RX_TLP_BAR_DECODE[1].IN2
RX_TLP_BAR_DECODE[2] => RX_TLP_BAR_DECODE[2].IN2
RX_TLP_BAR_DECODE[3] => RX_TLP_BAR_DECODE[3].IN2
RX_TLP_BAR_DECODE[4] => RX_TLP_BAR_DECODE[4].IN2
RX_TLP_BAR_DECODE[5] => RX_TLP_BAR_DECODE[5].IN2
RX_TLP_BAR_DECODE[6] => RX_TLP_BAR_DECODE[6].IN2
RX_TLP_BAR_DECODE[7] => RX_TLP_BAR_DECODE[7].IN2
RXC_DATA[0] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[1] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[2] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[3] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[4] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[5] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[6] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[7] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[8] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[9] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[10] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[11] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[12] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[13] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[14] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[15] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[16] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[17] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[18] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[19] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[20] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[21] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[22] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[23] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[24] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[25] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[26] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[27] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[28] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[29] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[30] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[31] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[32] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[33] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[34] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[35] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[36] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[37] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[38] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[39] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[40] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[41] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[42] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[43] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[44] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[45] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[46] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[47] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[48] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[49] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[50] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[51] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[52] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[53] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[54] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[55] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[56] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[57] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[58] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[59] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[60] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[61] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[62] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA[63] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA
RXC_DATA_VALID <= rxc_engine_classic:rxc_engine_inst.RXC_DATA_VALID
RXC_DATA_WORD_ENABLE[0] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA_WORD_ENABLE
RXC_DATA_WORD_ENABLE[1] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA_WORD_ENABLE
RXC_DATA_START_FLAG <= rxc_engine_classic:rxc_engine_inst.RXC_DATA_START_FLAG
RXC_DATA_START_OFFSET[0] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA_START_OFFSET
RXC_DATA_END_FLAG <= rxc_engine_classic:rxc_engine_inst.RXC_DATA_END_FLAG
RXC_DATA_END_OFFSET[0] <= rxc_engine_classic:rxc_engine_inst.RXC_DATA_END_OFFSET
RXC_META_LDWBE[0] <= rxc_engine_classic:rxc_engine_inst.RXC_META_LDWBE
RXC_META_LDWBE[1] <= rxc_engine_classic:rxc_engine_inst.RXC_META_LDWBE
RXC_META_LDWBE[2] <= rxc_engine_classic:rxc_engine_inst.RXC_META_LDWBE
RXC_META_LDWBE[3] <= rxc_engine_classic:rxc_engine_inst.RXC_META_LDWBE
RXC_META_FDWBE[0] <= rxc_engine_classic:rxc_engine_inst.RXC_META_FDWBE
RXC_META_FDWBE[1] <= rxc_engine_classic:rxc_engine_inst.RXC_META_FDWBE
RXC_META_FDWBE[2] <= rxc_engine_classic:rxc_engine_inst.RXC_META_FDWBE
RXC_META_FDWBE[3] <= rxc_engine_classic:rxc_engine_inst.RXC_META_FDWBE
RXC_META_TAG[0] <= rxc_engine_classic:rxc_engine_inst.RXC_META_TAG
RXC_META_TAG[1] <= rxc_engine_classic:rxc_engine_inst.RXC_META_TAG
RXC_META_TAG[2] <= rxc_engine_classic:rxc_engine_inst.RXC_META_TAG
RXC_META_TAG[3] <= rxc_engine_classic:rxc_engine_inst.RXC_META_TAG
RXC_META_TAG[4] <= rxc_engine_classic:rxc_engine_inst.RXC_META_TAG
RXC_META_TAG[5] <= rxc_engine_classic:rxc_engine_inst.RXC_META_TAG
RXC_META_TAG[6] <= rxc_engine_classic:rxc_engine_inst.RXC_META_TAG
RXC_META_TAG[7] <= rxc_engine_classic:rxc_engine_inst.RXC_META_TAG
RXC_META_ADDR[0] <= rxc_engine_classic:rxc_engine_inst.RXC_META_ADDR
RXC_META_ADDR[1] <= rxc_engine_classic:rxc_engine_inst.RXC_META_ADDR
RXC_META_ADDR[2] <= rxc_engine_classic:rxc_engine_inst.RXC_META_ADDR
RXC_META_ADDR[3] <= rxc_engine_classic:rxc_engine_inst.RXC_META_ADDR
RXC_META_ADDR[4] <= rxc_engine_classic:rxc_engine_inst.RXC_META_ADDR
RXC_META_ADDR[5] <= rxc_engine_classic:rxc_engine_inst.RXC_META_ADDR
RXC_META_ADDR[6] <= rxc_engine_classic:rxc_engine_inst.RXC_META_ADDR
RXC_META_TYPE[0] <= rxc_engine_classic:rxc_engine_inst.RXC_META_TYPE
RXC_META_TYPE[1] <= rxc_engine_classic:rxc_engine_inst.RXC_META_TYPE
RXC_META_TYPE[2] <= rxc_engine_classic:rxc_engine_inst.RXC_META_TYPE
RXC_META_LENGTH[0] <= rxc_engine_classic:rxc_engine_inst.RXC_META_LENGTH
RXC_META_LENGTH[1] <= rxc_engine_classic:rxc_engine_inst.RXC_META_LENGTH
RXC_META_LENGTH[2] <= rxc_engine_classic:rxc_engine_inst.RXC_META_LENGTH
RXC_META_LENGTH[3] <= rxc_engine_classic:rxc_engine_inst.RXC_META_LENGTH
RXC_META_LENGTH[4] <= rxc_engine_classic:rxc_engine_inst.RXC_META_LENGTH
RXC_META_LENGTH[5] <= rxc_engine_classic:rxc_engine_inst.RXC_META_LENGTH
RXC_META_LENGTH[6] <= rxc_engine_classic:rxc_engine_inst.RXC_META_LENGTH
RXC_META_LENGTH[7] <= rxc_engine_classic:rxc_engine_inst.RXC_META_LENGTH
RXC_META_LENGTH[8] <= rxc_engine_classic:rxc_engine_inst.RXC_META_LENGTH
RXC_META_LENGTH[9] <= rxc_engine_classic:rxc_engine_inst.RXC_META_LENGTH
RXC_META_BYTES_REMAINING[0] <= rxc_engine_classic:rxc_engine_inst.RXC_META_BYTES_REMAINING
RXC_META_BYTES_REMAINING[1] <= rxc_engine_classic:rxc_engine_inst.RXC_META_BYTES_REMAINING
RXC_META_BYTES_REMAINING[2] <= rxc_engine_classic:rxc_engine_inst.RXC_META_BYTES_REMAINING
RXC_META_BYTES_REMAINING[3] <= rxc_engine_classic:rxc_engine_inst.RXC_META_BYTES_REMAINING
RXC_META_BYTES_REMAINING[4] <= rxc_engine_classic:rxc_engine_inst.RXC_META_BYTES_REMAINING
RXC_META_BYTES_REMAINING[5] <= rxc_engine_classic:rxc_engine_inst.RXC_META_BYTES_REMAINING
RXC_META_BYTES_REMAINING[6] <= rxc_engine_classic:rxc_engine_inst.RXC_META_BYTES_REMAINING
RXC_META_BYTES_REMAINING[7] <= rxc_engine_classic:rxc_engine_inst.RXC_META_BYTES_REMAINING
RXC_META_BYTES_REMAINING[8] <= rxc_engine_classic:rxc_engine_inst.RXC_META_BYTES_REMAINING
RXC_META_BYTES_REMAINING[9] <= rxc_engine_classic:rxc_engine_inst.RXC_META_BYTES_REMAINING
RXC_META_BYTES_REMAINING[10] <= rxc_engine_classic:rxc_engine_inst.RXC_META_BYTES_REMAINING
RXC_META_BYTES_REMAINING[11] <= rxc_engine_classic:rxc_engine_inst.RXC_META_BYTES_REMAINING
RXC_META_COMPLETER_ID[0] <= rxc_engine_classic:rxc_engine_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[1] <= rxc_engine_classic:rxc_engine_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[2] <= rxc_engine_classic:rxc_engine_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[3] <= rxc_engine_classic:rxc_engine_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[4] <= rxc_engine_classic:rxc_engine_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[5] <= rxc_engine_classic:rxc_engine_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[6] <= rxc_engine_classic:rxc_engine_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[7] <= rxc_engine_classic:rxc_engine_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[8] <= rxc_engine_classic:rxc_engine_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[9] <= rxc_engine_classic:rxc_engine_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[10] <= rxc_engine_classic:rxc_engine_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[11] <= rxc_engine_classic:rxc_engine_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[12] <= rxc_engine_classic:rxc_engine_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[13] <= rxc_engine_classic:rxc_engine_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[14] <= rxc_engine_classic:rxc_engine_inst.RXC_META_COMPLETER_ID
RXC_META_COMPLETER_ID[15] <= rxc_engine_classic:rxc_engine_inst.RXC_META_COMPLETER_ID
RXC_META_EP <= rxc_engine_classic:rxc_engine_inst.RXC_META_EP
RXR_DATA[0] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[1] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[2] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[3] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[4] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[5] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[6] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[7] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[8] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[9] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[10] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[11] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[12] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[13] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[14] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[15] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[16] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[17] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[18] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[19] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[20] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[21] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[22] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[23] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[24] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[25] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[26] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[27] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[28] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[29] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[30] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[31] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[32] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[33] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[34] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[35] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[36] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[37] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[38] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[39] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[40] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[41] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[42] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[43] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[44] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[45] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[46] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[47] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[48] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[49] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[50] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[51] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[52] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[53] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[54] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[55] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[56] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[57] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[58] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[59] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[60] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[61] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[62] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA[63] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA
RXR_DATA_VALID <= rxr_engine_classic:rxr_engine_inst.RXR_DATA_VALID
RXR_DATA_WORD_ENABLE[0] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA_WORD_ENABLE
RXR_DATA_WORD_ENABLE[1] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA_WORD_ENABLE
RXR_DATA_START_FLAG <= rxr_engine_classic:rxr_engine_inst.RXR_DATA_START_FLAG
RXR_DATA_START_OFFSET[0] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA_START_OFFSET
RXR_DATA_END_FLAG <= rxr_engine_classic:rxr_engine_inst.RXR_DATA_END_FLAG
RXR_DATA_END_OFFSET[0] <= rxr_engine_classic:rxr_engine_inst.RXR_DATA_END_OFFSET
RXR_META_FDWBE[0] <= rxr_engine_classic:rxr_engine_inst.RXR_META_FDWBE
RXR_META_FDWBE[1] <= rxr_engine_classic:rxr_engine_inst.RXR_META_FDWBE
RXR_META_FDWBE[2] <= rxr_engine_classic:rxr_engine_inst.RXR_META_FDWBE
RXR_META_FDWBE[3] <= rxr_engine_classic:rxr_engine_inst.RXR_META_FDWBE
RXR_META_LDWBE[0] <= rxr_engine_classic:rxr_engine_inst.RXR_META_LDWBE
RXR_META_LDWBE[1] <= rxr_engine_classic:rxr_engine_inst.RXR_META_LDWBE
RXR_META_LDWBE[2] <= rxr_engine_classic:rxr_engine_inst.RXR_META_LDWBE
RXR_META_LDWBE[3] <= rxr_engine_classic:rxr_engine_inst.RXR_META_LDWBE
RXR_META_TC[0] <= rxr_engine_classic:rxr_engine_inst.RXR_META_TC
RXR_META_TC[1] <= rxr_engine_classic:rxr_engine_inst.RXR_META_TC
RXR_META_TC[2] <= rxr_engine_classic:rxr_engine_inst.RXR_META_TC
RXR_META_ATTR[0] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ATTR
RXR_META_ATTR[1] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ATTR
RXR_META_ATTR[2] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ATTR
RXR_META_TAG[0] <= rxr_engine_classic:rxr_engine_inst.RXR_META_TAG
RXR_META_TAG[1] <= rxr_engine_classic:rxr_engine_inst.RXR_META_TAG
RXR_META_TAG[2] <= rxr_engine_classic:rxr_engine_inst.RXR_META_TAG
RXR_META_TAG[3] <= rxr_engine_classic:rxr_engine_inst.RXR_META_TAG
RXR_META_TAG[4] <= rxr_engine_classic:rxr_engine_inst.RXR_META_TAG
RXR_META_TAG[5] <= rxr_engine_classic:rxr_engine_inst.RXR_META_TAG
RXR_META_TAG[6] <= rxr_engine_classic:rxr_engine_inst.RXR_META_TAG
RXR_META_TAG[7] <= rxr_engine_classic:rxr_engine_inst.RXR_META_TAG
RXR_META_TYPE[0] <= rxr_engine_classic:rxr_engine_inst.RXR_META_TYPE
RXR_META_TYPE[1] <= rxr_engine_classic:rxr_engine_inst.RXR_META_TYPE
RXR_META_TYPE[2] <= rxr_engine_classic:rxr_engine_inst.RXR_META_TYPE
RXR_META_ADDR[0] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[1] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[2] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[3] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[4] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[5] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[6] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[7] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[8] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[9] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[10] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[11] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[12] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[13] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[14] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[15] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[16] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[17] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[18] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[19] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[20] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[21] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[22] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[23] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[24] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[25] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[26] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[27] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[28] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[29] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[30] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[31] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[32] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[33] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[34] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[35] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[36] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[37] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[38] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[39] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[40] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[41] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[42] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[43] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[44] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[45] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[46] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[47] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[48] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[49] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[50] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[51] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[52] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[53] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[54] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[55] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[56] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[57] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[58] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[59] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[60] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[61] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[62] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_ADDR[63] <= rxr_engine_classic:rxr_engine_inst.RXR_META_ADDR
RXR_META_BAR_DECODED[0] <= rxr_engine_classic:rxr_engine_inst.RXR_META_BAR_DECODED
RXR_META_BAR_DECODED[1] <= rxr_engine_classic:rxr_engine_inst.RXR_META_BAR_DECODED
RXR_META_BAR_DECODED[2] <= rxr_engine_classic:rxr_engine_inst.RXR_META_BAR_DECODED
RXR_META_BAR_DECODED[3] <= rxr_engine_classic:rxr_engine_inst.RXR_META_BAR_DECODED
RXR_META_BAR_DECODED[4] <= rxr_engine_classic:rxr_engine_inst.RXR_META_BAR_DECODED
RXR_META_BAR_DECODED[5] <= rxr_engine_classic:rxr_engine_inst.RXR_META_BAR_DECODED
RXR_META_BAR_DECODED[6] <= rxr_engine_classic:rxr_engine_inst.RXR_META_BAR_DECODED
RXR_META_BAR_DECODED[7] <= rxr_engine_classic:rxr_engine_inst.RXR_META_BAR_DECODED
RXR_META_REQUESTER_ID[0] <= rxr_engine_classic:rxr_engine_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[1] <= rxr_engine_classic:rxr_engine_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[2] <= rxr_engine_classic:rxr_engine_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[3] <= rxr_engine_classic:rxr_engine_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[4] <= rxr_engine_classic:rxr_engine_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[5] <= rxr_engine_classic:rxr_engine_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[6] <= rxr_engine_classic:rxr_engine_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[7] <= rxr_engine_classic:rxr_engine_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[8] <= rxr_engine_classic:rxr_engine_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[9] <= rxr_engine_classic:rxr_engine_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[10] <= rxr_engine_classic:rxr_engine_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[11] <= rxr_engine_classic:rxr_engine_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[12] <= rxr_engine_classic:rxr_engine_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[13] <= rxr_engine_classic:rxr_engine_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[14] <= rxr_engine_classic:rxr_engine_inst.RXR_META_REQUESTER_ID
RXR_META_REQUESTER_ID[15] <= rxr_engine_classic:rxr_engine_inst.RXR_META_REQUESTER_ID
RXR_META_LENGTH[0] <= rxr_engine_classic:rxr_engine_inst.RXR_META_LENGTH
RXR_META_LENGTH[1] <= rxr_engine_classic:rxr_engine_inst.RXR_META_LENGTH
RXR_META_LENGTH[2] <= rxr_engine_classic:rxr_engine_inst.RXR_META_LENGTH
RXR_META_LENGTH[3] <= rxr_engine_classic:rxr_engine_inst.RXR_META_LENGTH
RXR_META_LENGTH[4] <= rxr_engine_classic:rxr_engine_inst.RXR_META_LENGTH
RXR_META_LENGTH[5] <= rxr_engine_classic:rxr_engine_inst.RXR_META_LENGTH
RXR_META_LENGTH[6] <= rxr_engine_classic:rxr_engine_inst.RXR_META_LENGTH
RXR_META_LENGTH[7] <= rxr_engine_classic:rxr_engine_inst.RXR_META_LENGTH
RXR_META_LENGTH[8] <= rxr_engine_classic:rxr_engine_inst.RXR_META_LENGTH
RXR_META_LENGTH[9] <= rxr_engine_classic:rxr_engine_inst.RXR_META_LENGTH
RXR_META_EP <= rxr_engine_classic:rxr_engine_inst.RXR_META_EP


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:data_shiftreg_inst
CLK => rDataShift[3][0].CLK
CLK => rDataShift[3][1].CLK
CLK => rDataShift[3][2].CLK
CLK => rDataShift[3][3].CLK
CLK => rDataShift[3][4].CLK
CLK => rDataShift[3][5].CLK
CLK => rDataShift[3][6].CLK
CLK => rDataShift[3][7].CLK
CLK => rDataShift[3][8].CLK
CLK => rDataShift[3][9].CLK
CLK => rDataShift[3][10].CLK
CLK => rDataShift[3][11].CLK
CLK => rDataShift[3][12].CLK
CLK => rDataShift[3][13].CLK
CLK => rDataShift[3][14].CLK
CLK => rDataShift[3][15].CLK
CLK => rDataShift[3][16].CLK
CLK => rDataShift[3][17].CLK
CLK => rDataShift[3][18].CLK
CLK => rDataShift[3][19].CLK
CLK => rDataShift[3][20].CLK
CLK => rDataShift[3][21].CLK
CLK => rDataShift[3][22].CLK
CLK => rDataShift[3][23].CLK
CLK => rDataShift[3][24].CLK
CLK => rDataShift[3][25].CLK
CLK => rDataShift[3][26].CLK
CLK => rDataShift[3][27].CLK
CLK => rDataShift[3][28].CLK
CLK => rDataShift[3][29].CLK
CLK => rDataShift[3][30].CLK
CLK => rDataShift[3][31].CLK
CLK => rDataShift[3][32].CLK
CLK => rDataShift[3][33].CLK
CLK => rDataShift[3][34].CLK
CLK => rDataShift[3][35].CLK
CLK => rDataShift[3][36].CLK
CLK => rDataShift[3][37].CLK
CLK => rDataShift[3][38].CLK
CLK => rDataShift[3][39].CLK
CLK => rDataShift[3][40].CLK
CLK => rDataShift[3][41].CLK
CLK => rDataShift[3][42].CLK
CLK => rDataShift[3][43].CLK
CLK => rDataShift[3][44].CLK
CLK => rDataShift[3][45].CLK
CLK => rDataShift[3][46].CLK
CLK => rDataShift[3][47].CLK
CLK => rDataShift[3][48].CLK
CLK => rDataShift[3][49].CLK
CLK => rDataShift[3][50].CLK
CLK => rDataShift[3][51].CLK
CLK => rDataShift[3][52].CLK
CLK => rDataShift[3][53].CLK
CLK => rDataShift[3][54].CLK
CLK => rDataShift[3][55].CLK
CLK => rDataShift[3][56].CLK
CLK => rDataShift[3][57].CLK
CLK => rDataShift[3][58].CLK
CLK => rDataShift[3][59].CLK
CLK => rDataShift[3][60].CLK
CLK => rDataShift[3][61].CLK
CLK => rDataShift[3][62].CLK
CLK => rDataShift[3][63].CLK
CLK => rDataShift[2][0].CLK
CLK => rDataShift[2][1].CLK
CLK => rDataShift[2][2].CLK
CLK => rDataShift[2][3].CLK
CLK => rDataShift[2][4].CLK
CLK => rDataShift[2][5].CLK
CLK => rDataShift[2][6].CLK
CLK => rDataShift[2][7].CLK
CLK => rDataShift[2][8].CLK
CLK => rDataShift[2][9].CLK
CLK => rDataShift[2][10].CLK
CLK => rDataShift[2][11].CLK
CLK => rDataShift[2][12].CLK
CLK => rDataShift[2][13].CLK
CLK => rDataShift[2][14].CLK
CLK => rDataShift[2][15].CLK
CLK => rDataShift[2][16].CLK
CLK => rDataShift[2][17].CLK
CLK => rDataShift[2][18].CLK
CLK => rDataShift[2][19].CLK
CLK => rDataShift[2][20].CLK
CLK => rDataShift[2][21].CLK
CLK => rDataShift[2][22].CLK
CLK => rDataShift[2][23].CLK
CLK => rDataShift[2][24].CLK
CLK => rDataShift[2][25].CLK
CLK => rDataShift[2][26].CLK
CLK => rDataShift[2][27].CLK
CLK => rDataShift[2][28].CLK
CLK => rDataShift[2][29].CLK
CLK => rDataShift[2][30].CLK
CLK => rDataShift[2][31].CLK
CLK => rDataShift[2][32].CLK
CLK => rDataShift[2][33].CLK
CLK => rDataShift[2][34].CLK
CLK => rDataShift[2][35].CLK
CLK => rDataShift[2][36].CLK
CLK => rDataShift[2][37].CLK
CLK => rDataShift[2][38].CLK
CLK => rDataShift[2][39].CLK
CLK => rDataShift[2][40].CLK
CLK => rDataShift[2][41].CLK
CLK => rDataShift[2][42].CLK
CLK => rDataShift[2][43].CLK
CLK => rDataShift[2][44].CLK
CLK => rDataShift[2][45].CLK
CLK => rDataShift[2][46].CLK
CLK => rDataShift[2][47].CLK
CLK => rDataShift[2][48].CLK
CLK => rDataShift[2][49].CLK
CLK => rDataShift[2][50].CLK
CLK => rDataShift[2][51].CLK
CLK => rDataShift[2][52].CLK
CLK => rDataShift[2][53].CLK
CLK => rDataShift[2][54].CLK
CLK => rDataShift[2][55].CLK
CLK => rDataShift[2][56].CLK
CLK => rDataShift[2][57].CLK
CLK => rDataShift[2][58].CLK
CLK => rDataShift[2][59].CLK
CLK => rDataShift[2][60].CLK
CLK => rDataShift[2][61].CLK
CLK => rDataShift[2][62].CLK
CLK => rDataShift[2][63].CLK
CLK => rDataShift[1][0].CLK
CLK => rDataShift[1][1].CLK
CLK => rDataShift[1][2].CLK
CLK => rDataShift[1][3].CLK
CLK => rDataShift[1][4].CLK
CLK => rDataShift[1][5].CLK
CLK => rDataShift[1][6].CLK
CLK => rDataShift[1][7].CLK
CLK => rDataShift[1][8].CLK
CLK => rDataShift[1][9].CLK
CLK => rDataShift[1][10].CLK
CLK => rDataShift[1][11].CLK
CLK => rDataShift[1][12].CLK
CLK => rDataShift[1][13].CLK
CLK => rDataShift[1][14].CLK
CLK => rDataShift[1][15].CLK
CLK => rDataShift[1][16].CLK
CLK => rDataShift[1][17].CLK
CLK => rDataShift[1][18].CLK
CLK => rDataShift[1][19].CLK
CLK => rDataShift[1][20].CLK
CLK => rDataShift[1][21].CLK
CLK => rDataShift[1][22].CLK
CLK => rDataShift[1][23].CLK
CLK => rDataShift[1][24].CLK
CLK => rDataShift[1][25].CLK
CLK => rDataShift[1][26].CLK
CLK => rDataShift[1][27].CLK
CLK => rDataShift[1][28].CLK
CLK => rDataShift[1][29].CLK
CLK => rDataShift[1][30].CLK
CLK => rDataShift[1][31].CLK
CLK => rDataShift[1][32].CLK
CLK => rDataShift[1][33].CLK
CLK => rDataShift[1][34].CLK
CLK => rDataShift[1][35].CLK
CLK => rDataShift[1][36].CLK
CLK => rDataShift[1][37].CLK
CLK => rDataShift[1][38].CLK
CLK => rDataShift[1][39].CLK
CLK => rDataShift[1][40].CLK
CLK => rDataShift[1][41].CLK
CLK => rDataShift[1][42].CLK
CLK => rDataShift[1][43].CLK
CLK => rDataShift[1][44].CLK
CLK => rDataShift[1][45].CLK
CLK => rDataShift[1][46].CLK
CLK => rDataShift[1][47].CLK
CLK => rDataShift[1][48].CLK
CLK => rDataShift[1][49].CLK
CLK => rDataShift[1][50].CLK
CLK => rDataShift[1][51].CLK
CLK => rDataShift[1][52].CLK
CLK => rDataShift[1][53].CLK
CLK => rDataShift[1][54].CLK
CLK => rDataShift[1][55].CLK
CLK => rDataShift[1][56].CLK
CLK => rDataShift[1][57].CLK
CLK => rDataShift[1][58].CLK
CLK => rDataShift[1][59].CLK
CLK => rDataShift[1][60].CLK
CLK => rDataShift[1][61].CLK
CLK => rDataShift[1][62].CLK
CLK => rDataShift[1][63].CLK
CLK => rDataShift[0][0].CLK
CLK => rDataShift[0][1].CLK
CLK => rDataShift[0][2].CLK
CLK => rDataShift[0][3].CLK
CLK => rDataShift[0][4].CLK
CLK => rDataShift[0][5].CLK
CLK => rDataShift[0][6].CLK
CLK => rDataShift[0][7].CLK
CLK => rDataShift[0][8].CLK
CLK => rDataShift[0][9].CLK
CLK => rDataShift[0][10].CLK
CLK => rDataShift[0][11].CLK
CLK => rDataShift[0][12].CLK
CLK => rDataShift[0][13].CLK
CLK => rDataShift[0][14].CLK
CLK => rDataShift[0][15].CLK
CLK => rDataShift[0][16].CLK
CLK => rDataShift[0][17].CLK
CLK => rDataShift[0][18].CLK
CLK => rDataShift[0][19].CLK
CLK => rDataShift[0][20].CLK
CLK => rDataShift[0][21].CLK
CLK => rDataShift[0][22].CLK
CLK => rDataShift[0][23].CLK
CLK => rDataShift[0][24].CLK
CLK => rDataShift[0][25].CLK
CLK => rDataShift[0][26].CLK
CLK => rDataShift[0][27].CLK
CLK => rDataShift[0][28].CLK
CLK => rDataShift[0][29].CLK
CLK => rDataShift[0][30].CLK
CLK => rDataShift[0][31].CLK
CLK => rDataShift[0][32].CLK
CLK => rDataShift[0][33].CLK
CLK => rDataShift[0][34].CLK
CLK => rDataShift[0][35].CLK
CLK => rDataShift[0][36].CLK
CLK => rDataShift[0][37].CLK
CLK => rDataShift[0][38].CLK
CLK => rDataShift[0][39].CLK
CLK => rDataShift[0][40].CLK
CLK => rDataShift[0][41].CLK
CLK => rDataShift[0][42].CLK
CLK => rDataShift[0][43].CLK
CLK => rDataShift[0][44].CLK
CLK => rDataShift[0][45].CLK
CLK => rDataShift[0][46].CLK
CLK => rDataShift[0][47].CLK
CLK => rDataShift[0][48].CLK
CLK => rDataShift[0][49].CLK
CLK => rDataShift[0][50].CLK
CLK => rDataShift[0][51].CLK
CLK => rDataShift[0][52].CLK
CLK => rDataShift[0][53].CLK
CLK => rDataShift[0][54].CLK
CLK => rDataShift[0][55].CLK
CLK => rDataShift[0][56].CLK
CLK => rDataShift[0][57].CLK
CLK => rDataShift[0][58].CLK
CLK => rDataShift[0][59].CLK
CLK => rDataShift[0][60].CLK
CLK => rDataShift[0][61].CLK
CLK => rDataShift[0][62].CLK
CLK => rDataShift[0][63].CLK
RST_IN => ~NO_FANOUT~
WR_DATA[0] => rDataShift[0][0].DATAIN
WR_DATA[0] => RD_DATA[0].DATAIN
WR_DATA[1] => rDataShift[0][1].DATAIN
WR_DATA[1] => RD_DATA[1].DATAIN
WR_DATA[2] => rDataShift[0][2].DATAIN
WR_DATA[2] => RD_DATA[2].DATAIN
WR_DATA[3] => rDataShift[0][3].DATAIN
WR_DATA[3] => RD_DATA[3].DATAIN
WR_DATA[4] => rDataShift[0][4].DATAIN
WR_DATA[4] => RD_DATA[4].DATAIN
WR_DATA[5] => rDataShift[0][5].DATAIN
WR_DATA[5] => RD_DATA[5].DATAIN
WR_DATA[6] => rDataShift[0][6].DATAIN
WR_DATA[6] => RD_DATA[6].DATAIN
WR_DATA[7] => rDataShift[0][7].DATAIN
WR_DATA[7] => RD_DATA[7].DATAIN
WR_DATA[8] => rDataShift[0][8].DATAIN
WR_DATA[8] => RD_DATA[8].DATAIN
WR_DATA[9] => rDataShift[0][9].DATAIN
WR_DATA[9] => RD_DATA[9].DATAIN
WR_DATA[10] => rDataShift[0][10].DATAIN
WR_DATA[10] => RD_DATA[10].DATAIN
WR_DATA[11] => rDataShift[0][11].DATAIN
WR_DATA[11] => RD_DATA[11].DATAIN
WR_DATA[12] => rDataShift[0][12].DATAIN
WR_DATA[12] => RD_DATA[12].DATAIN
WR_DATA[13] => rDataShift[0][13].DATAIN
WR_DATA[13] => RD_DATA[13].DATAIN
WR_DATA[14] => rDataShift[0][14].DATAIN
WR_DATA[14] => RD_DATA[14].DATAIN
WR_DATA[15] => rDataShift[0][15].DATAIN
WR_DATA[15] => RD_DATA[15].DATAIN
WR_DATA[16] => rDataShift[0][16].DATAIN
WR_DATA[16] => RD_DATA[16].DATAIN
WR_DATA[17] => rDataShift[0][17].DATAIN
WR_DATA[17] => RD_DATA[17].DATAIN
WR_DATA[18] => rDataShift[0][18].DATAIN
WR_DATA[18] => RD_DATA[18].DATAIN
WR_DATA[19] => rDataShift[0][19].DATAIN
WR_DATA[19] => RD_DATA[19].DATAIN
WR_DATA[20] => rDataShift[0][20].DATAIN
WR_DATA[20] => RD_DATA[20].DATAIN
WR_DATA[21] => rDataShift[0][21].DATAIN
WR_DATA[21] => RD_DATA[21].DATAIN
WR_DATA[22] => rDataShift[0][22].DATAIN
WR_DATA[22] => RD_DATA[22].DATAIN
WR_DATA[23] => rDataShift[0][23].DATAIN
WR_DATA[23] => RD_DATA[23].DATAIN
WR_DATA[24] => rDataShift[0][24].DATAIN
WR_DATA[24] => RD_DATA[24].DATAIN
WR_DATA[25] => rDataShift[0][25].DATAIN
WR_DATA[25] => RD_DATA[25].DATAIN
WR_DATA[26] => rDataShift[0][26].DATAIN
WR_DATA[26] => RD_DATA[26].DATAIN
WR_DATA[27] => rDataShift[0][27].DATAIN
WR_DATA[27] => RD_DATA[27].DATAIN
WR_DATA[28] => rDataShift[0][28].DATAIN
WR_DATA[28] => RD_DATA[28].DATAIN
WR_DATA[29] => rDataShift[0][29].DATAIN
WR_DATA[29] => RD_DATA[29].DATAIN
WR_DATA[30] => rDataShift[0][30].DATAIN
WR_DATA[30] => RD_DATA[30].DATAIN
WR_DATA[31] => rDataShift[0][31].DATAIN
WR_DATA[31] => RD_DATA[31].DATAIN
WR_DATA[32] => rDataShift[0][32].DATAIN
WR_DATA[32] => RD_DATA[32].DATAIN
WR_DATA[33] => rDataShift[0][33].DATAIN
WR_DATA[33] => RD_DATA[33].DATAIN
WR_DATA[34] => rDataShift[0][34].DATAIN
WR_DATA[34] => RD_DATA[34].DATAIN
WR_DATA[35] => rDataShift[0][35].DATAIN
WR_DATA[35] => RD_DATA[35].DATAIN
WR_DATA[36] => rDataShift[0][36].DATAIN
WR_DATA[36] => RD_DATA[36].DATAIN
WR_DATA[37] => rDataShift[0][37].DATAIN
WR_DATA[37] => RD_DATA[37].DATAIN
WR_DATA[38] => rDataShift[0][38].DATAIN
WR_DATA[38] => RD_DATA[38].DATAIN
WR_DATA[39] => rDataShift[0][39].DATAIN
WR_DATA[39] => RD_DATA[39].DATAIN
WR_DATA[40] => rDataShift[0][40].DATAIN
WR_DATA[40] => RD_DATA[40].DATAIN
WR_DATA[41] => rDataShift[0][41].DATAIN
WR_DATA[41] => RD_DATA[41].DATAIN
WR_DATA[42] => rDataShift[0][42].DATAIN
WR_DATA[42] => RD_DATA[42].DATAIN
WR_DATA[43] => rDataShift[0][43].DATAIN
WR_DATA[43] => RD_DATA[43].DATAIN
WR_DATA[44] => rDataShift[0][44].DATAIN
WR_DATA[44] => RD_DATA[44].DATAIN
WR_DATA[45] => rDataShift[0][45].DATAIN
WR_DATA[45] => RD_DATA[45].DATAIN
WR_DATA[46] => rDataShift[0][46].DATAIN
WR_DATA[46] => RD_DATA[46].DATAIN
WR_DATA[47] => rDataShift[0][47].DATAIN
WR_DATA[47] => RD_DATA[47].DATAIN
WR_DATA[48] => rDataShift[0][48].DATAIN
WR_DATA[48] => RD_DATA[48].DATAIN
WR_DATA[49] => rDataShift[0][49].DATAIN
WR_DATA[49] => RD_DATA[49].DATAIN
WR_DATA[50] => rDataShift[0][50].DATAIN
WR_DATA[50] => RD_DATA[50].DATAIN
WR_DATA[51] => rDataShift[0][51].DATAIN
WR_DATA[51] => RD_DATA[51].DATAIN
WR_DATA[52] => rDataShift[0][52].DATAIN
WR_DATA[52] => RD_DATA[52].DATAIN
WR_DATA[53] => rDataShift[0][53].DATAIN
WR_DATA[53] => RD_DATA[53].DATAIN
WR_DATA[54] => rDataShift[0][54].DATAIN
WR_DATA[54] => RD_DATA[54].DATAIN
WR_DATA[55] => rDataShift[0][55].DATAIN
WR_DATA[55] => RD_DATA[55].DATAIN
WR_DATA[56] => rDataShift[0][56].DATAIN
WR_DATA[56] => RD_DATA[56].DATAIN
WR_DATA[57] => rDataShift[0][57].DATAIN
WR_DATA[57] => RD_DATA[57].DATAIN
WR_DATA[58] => rDataShift[0][58].DATAIN
WR_DATA[58] => RD_DATA[58].DATAIN
WR_DATA[59] => rDataShift[0][59].DATAIN
WR_DATA[59] => RD_DATA[59].DATAIN
WR_DATA[60] => rDataShift[0][60].DATAIN
WR_DATA[60] => RD_DATA[60].DATAIN
WR_DATA[61] => rDataShift[0][61].DATAIN
WR_DATA[61] => RD_DATA[61].DATAIN
WR_DATA[62] => rDataShift[0][62].DATAIN
WR_DATA[62] => RD_DATA[62].DATAIN
WR_DATA[63] => rDataShift[0][63].DATAIN
WR_DATA[63] => RD_DATA[63].DATAIN
RD_DATA[0] <= WR_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= WR_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= WR_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= WR_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= WR_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= WR_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= WR_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= WR_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= WR_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= WR_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= WR_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= WR_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= WR_DATA[12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= WR_DATA[13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= WR_DATA[14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= WR_DATA[15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= WR_DATA[16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= WR_DATA[17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= WR_DATA[18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= WR_DATA[19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= WR_DATA[20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= WR_DATA[21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= WR_DATA[22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= WR_DATA[23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= WR_DATA[24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= WR_DATA[25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= WR_DATA[26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= WR_DATA[27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= WR_DATA[28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= WR_DATA[29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= WR_DATA[30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= WR_DATA[31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= WR_DATA[32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= WR_DATA[33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= WR_DATA[34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= WR_DATA[35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= WR_DATA[36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= WR_DATA[37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= WR_DATA[38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= WR_DATA[39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= WR_DATA[40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= WR_DATA[41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= WR_DATA[42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= WR_DATA[43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= WR_DATA[44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= WR_DATA[45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= WR_DATA[46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= WR_DATA[47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= WR_DATA[48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= WR_DATA[49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= WR_DATA[50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= WR_DATA[51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= WR_DATA[52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= WR_DATA[53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= WR_DATA[54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= WR_DATA[55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= WR_DATA[56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= WR_DATA[57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= WR_DATA[58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= WR_DATA[59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= WR_DATA[60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= WR_DATA[61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= WR_DATA[62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= WR_DATA[63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= rDataShift[0][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= rDataShift[0][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= rDataShift[0][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[67] <= rDataShift[0][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[68] <= rDataShift[0][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[69] <= rDataShift[0][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[70] <= rDataShift[0][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[71] <= rDataShift[0][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[72] <= rDataShift[0][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[73] <= rDataShift[0][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[74] <= rDataShift[0][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[75] <= rDataShift[0][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[76] <= rDataShift[0][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[77] <= rDataShift[0][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[78] <= rDataShift[0][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[79] <= rDataShift[0][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[80] <= rDataShift[0][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[81] <= rDataShift[0][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[82] <= rDataShift[0][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[83] <= rDataShift[0][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[84] <= rDataShift[0][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[85] <= rDataShift[0][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[86] <= rDataShift[0][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[87] <= rDataShift[0][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[88] <= rDataShift[0][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[89] <= rDataShift[0][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[90] <= rDataShift[0][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[91] <= rDataShift[0][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[92] <= rDataShift[0][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[93] <= rDataShift[0][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[94] <= rDataShift[0][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[95] <= rDataShift[0][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[96] <= rDataShift[0][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[97] <= rDataShift[0][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[98] <= rDataShift[0][34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[99] <= rDataShift[0][35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[100] <= rDataShift[0][36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[101] <= rDataShift[0][37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[102] <= rDataShift[0][38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[103] <= rDataShift[0][39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[104] <= rDataShift[0][40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[105] <= rDataShift[0][41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[106] <= rDataShift[0][42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[107] <= rDataShift[0][43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[108] <= rDataShift[0][44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[109] <= rDataShift[0][45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[110] <= rDataShift[0][46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[111] <= rDataShift[0][47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[112] <= rDataShift[0][48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[113] <= rDataShift[0][49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[114] <= rDataShift[0][50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[115] <= rDataShift[0][51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[116] <= rDataShift[0][52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[117] <= rDataShift[0][53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[118] <= rDataShift[0][54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[119] <= rDataShift[0][55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[120] <= rDataShift[0][56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[121] <= rDataShift[0][57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[122] <= rDataShift[0][58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[123] <= rDataShift[0][59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[124] <= rDataShift[0][60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[125] <= rDataShift[0][61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[126] <= rDataShift[0][62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[127] <= rDataShift[0][63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[128] <= rDataShift[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[129] <= rDataShift[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[130] <= rDataShift[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[131] <= rDataShift[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[132] <= rDataShift[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[133] <= rDataShift[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[134] <= rDataShift[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[135] <= rDataShift[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[136] <= rDataShift[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[137] <= rDataShift[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[138] <= rDataShift[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[139] <= rDataShift[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[140] <= rDataShift[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[141] <= rDataShift[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[142] <= rDataShift[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[143] <= rDataShift[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[144] <= rDataShift[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[145] <= rDataShift[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[146] <= rDataShift[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[147] <= rDataShift[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[148] <= rDataShift[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[149] <= rDataShift[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[150] <= rDataShift[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[151] <= rDataShift[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[152] <= rDataShift[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[153] <= rDataShift[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[154] <= rDataShift[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[155] <= rDataShift[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[156] <= rDataShift[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[157] <= rDataShift[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[158] <= rDataShift[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[159] <= rDataShift[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[160] <= rDataShift[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[161] <= rDataShift[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[162] <= rDataShift[1][34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[163] <= rDataShift[1][35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[164] <= rDataShift[1][36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[165] <= rDataShift[1][37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[166] <= rDataShift[1][38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[167] <= rDataShift[1][39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[168] <= rDataShift[1][40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[169] <= rDataShift[1][41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[170] <= rDataShift[1][42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[171] <= rDataShift[1][43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[172] <= rDataShift[1][44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[173] <= rDataShift[1][45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[174] <= rDataShift[1][46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[175] <= rDataShift[1][47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[176] <= rDataShift[1][48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[177] <= rDataShift[1][49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[178] <= rDataShift[1][50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[179] <= rDataShift[1][51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[180] <= rDataShift[1][52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[181] <= rDataShift[1][53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[182] <= rDataShift[1][54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[183] <= rDataShift[1][55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[184] <= rDataShift[1][56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[185] <= rDataShift[1][57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[186] <= rDataShift[1][58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[187] <= rDataShift[1][59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[188] <= rDataShift[1][60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[189] <= rDataShift[1][61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[190] <= rDataShift[1][62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[191] <= rDataShift[1][63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[192] <= rDataShift[2][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[193] <= rDataShift[2][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[194] <= rDataShift[2][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[195] <= rDataShift[2][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[196] <= rDataShift[2][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[197] <= rDataShift[2][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[198] <= rDataShift[2][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[199] <= rDataShift[2][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[200] <= rDataShift[2][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[201] <= rDataShift[2][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[202] <= rDataShift[2][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[203] <= rDataShift[2][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[204] <= rDataShift[2][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[205] <= rDataShift[2][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[206] <= rDataShift[2][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[207] <= rDataShift[2][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[208] <= rDataShift[2][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[209] <= rDataShift[2][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[210] <= rDataShift[2][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[211] <= rDataShift[2][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[212] <= rDataShift[2][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[213] <= rDataShift[2][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[214] <= rDataShift[2][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[215] <= rDataShift[2][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[216] <= rDataShift[2][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[217] <= rDataShift[2][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[218] <= rDataShift[2][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[219] <= rDataShift[2][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[220] <= rDataShift[2][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[221] <= rDataShift[2][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[222] <= rDataShift[2][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[223] <= rDataShift[2][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[224] <= rDataShift[2][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[225] <= rDataShift[2][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[226] <= rDataShift[2][34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[227] <= rDataShift[2][35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[228] <= rDataShift[2][36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[229] <= rDataShift[2][37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[230] <= rDataShift[2][38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[231] <= rDataShift[2][39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[232] <= rDataShift[2][40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[233] <= rDataShift[2][41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[234] <= rDataShift[2][42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[235] <= rDataShift[2][43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[236] <= rDataShift[2][44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[237] <= rDataShift[2][45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[238] <= rDataShift[2][46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[239] <= rDataShift[2][47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[240] <= rDataShift[2][48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[241] <= rDataShift[2][49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[242] <= rDataShift[2][50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[243] <= rDataShift[2][51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[244] <= rDataShift[2][52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[245] <= rDataShift[2][53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[246] <= rDataShift[2][54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[247] <= rDataShift[2][55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[248] <= rDataShift[2][56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[249] <= rDataShift[2][57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[250] <= rDataShift[2][58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[251] <= rDataShift[2][59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[252] <= rDataShift[2][60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[253] <= rDataShift[2][61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[254] <= rDataShift[2][62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[255] <= rDataShift[2][63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[256] <= rDataShift[3][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[257] <= rDataShift[3][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[258] <= rDataShift[3][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[259] <= rDataShift[3][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[260] <= rDataShift[3][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[261] <= rDataShift[3][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[262] <= rDataShift[3][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[263] <= rDataShift[3][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[264] <= rDataShift[3][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[265] <= rDataShift[3][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[266] <= rDataShift[3][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[267] <= rDataShift[3][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[268] <= rDataShift[3][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[269] <= rDataShift[3][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[270] <= rDataShift[3][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[271] <= rDataShift[3][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[272] <= rDataShift[3][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[273] <= rDataShift[3][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[274] <= rDataShift[3][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[275] <= rDataShift[3][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[276] <= rDataShift[3][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[277] <= rDataShift[3][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[278] <= rDataShift[3][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[279] <= rDataShift[3][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[280] <= rDataShift[3][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[281] <= rDataShift[3][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[282] <= rDataShift[3][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[283] <= rDataShift[3][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[284] <= rDataShift[3][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[285] <= rDataShift[3][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[286] <= rDataShift[3][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[287] <= rDataShift[3][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[288] <= rDataShift[3][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[289] <= rDataShift[3][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[290] <= rDataShift[3][34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[291] <= rDataShift[3][35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[292] <= rDataShift[3][36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[293] <= rDataShift[3][37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[294] <= rDataShift[3][38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[295] <= rDataShift[3][39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[296] <= rDataShift[3][40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[297] <= rDataShift[3][41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[298] <= rDataShift[3][42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[299] <= rDataShift[3][43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[300] <= rDataShift[3][44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[301] <= rDataShift[3][45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[302] <= rDataShift[3][46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[303] <= rDataShift[3][47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[304] <= rDataShift[3][48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[305] <= rDataShift[3][49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[306] <= rDataShift[3][50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[307] <= rDataShift[3][51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[308] <= rDataShift[3][52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[309] <= rDataShift[3][53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[310] <= rDataShift[3][54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[311] <= rDataShift[3][55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[312] <= rDataShift[3][56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[313] <= rDataShift[3][57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[314] <= rDataShift[3][58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[315] <= rDataShift[3][59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[316] <= rDataShift[3][60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[317] <= rDataShift[3][61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[318] <= rDataShift[3][62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[319] <= rDataShift[3][63].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:sop_shiftreg_inst
CLK => rDataShift[3][0].CLK
CLK => rDataShift[2][0].CLK
CLK => rDataShift[1][0].CLK
CLK => rDataShift[0][0].CLK
RST_IN => ~NO_FANOUT~
WR_DATA[0] => rDataShift[0][0].DATAIN
WR_DATA[0] => RD_DATA[0].DATAIN
RD_DATA[0] <= WR_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rDataShift[0][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rDataShift[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rDataShift[2][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rDataShift[3][0].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:valid_shiftreg_inst
CLK => rDataShift[3][0].CLK
CLK => rDataShift[2][0].CLK
CLK => rDataShift[1][0].CLK
CLK => rDataShift[0][0].CLK
RST_IN => ~NO_FANOUT~
WR_DATA[0] => rDataShift[0][0].DATAIN
WR_DATA[0] => RD_DATA[0].DATAIN
RD_DATA[0] <= WR_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rDataShift[0][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rDataShift[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rDataShift[2][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rDataShift[3][0].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:eop_shiftreg_inst
CLK => rDataShift[3][0].CLK
CLK => rDataShift[2][0].CLK
CLK => rDataShift[1][0].CLK
CLK => rDataShift[0][0].CLK
RST_IN => ~NO_FANOUT~
WR_DATA[0] => rDataShift[0][0].DATAIN
WR_DATA[0] => RD_DATA[0].DATAIN
RD_DATA[0] <= WR_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rDataShift[0][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rDataShift[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rDataShift[2][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rDataShift[3][0].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:eoff_shiftreg_inst
CLK => rDataShift[3][0].CLK
CLK => rDataShift[3][1].CLK
CLK => rDataShift[3][2].CLK
CLK => rDataShift[3][3].CLK
CLK => rDataShift[2][0].CLK
CLK => rDataShift[2][1].CLK
CLK => rDataShift[2][2].CLK
CLK => rDataShift[2][3].CLK
CLK => rDataShift[1][0].CLK
CLK => rDataShift[1][1].CLK
CLK => rDataShift[1][2].CLK
CLK => rDataShift[1][3].CLK
CLK => rDataShift[0][0].CLK
CLK => rDataShift[0][1].CLK
CLK => rDataShift[0][2].CLK
CLK => rDataShift[0][3].CLK
RST_IN => ~NO_FANOUT~
WR_DATA[0] => rDataShift[0][0].DATAIN
WR_DATA[0] => RD_DATA[0].DATAIN
WR_DATA[1] => rDataShift[0][1].DATAIN
WR_DATA[1] => RD_DATA[1].DATAIN
WR_DATA[2] => rDataShift[0][2].DATAIN
WR_DATA[2] => RD_DATA[2].DATAIN
WR_DATA[3] => rDataShift[0][3].DATAIN
WR_DATA[3] => RD_DATA[3].DATAIN
RD_DATA[0] <= WR_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= WR_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= WR_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= WR_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rDataShift[0][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rDataShift[0][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rDataShift[0][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rDataShift[0][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rDataShift[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rDataShift[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rDataShift[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rDataShift[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rDataShift[2][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rDataShift[2][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rDataShift[2][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rDataShift[2][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rDataShift[3][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rDataShift[3][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rDataShift[3][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rDataShift[3][3].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:soff_shiftreg_inst
CLK => rDataShift[3][0].CLK
CLK => rDataShift[3][1].CLK
CLK => rDataShift[3][2].CLK
CLK => rDataShift[3][3].CLK
CLK => rDataShift[2][0].CLK
CLK => rDataShift[2][1].CLK
CLK => rDataShift[2][2].CLK
CLK => rDataShift[2][3].CLK
CLK => rDataShift[1][0].CLK
CLK => rDataShift[1][1].CLK
CLK => rDataShift[1][2].CLK
CLK => rDataShift[1][3].CLK
CLK => rDataShift[0][0].CLK
CLK => rDataShift[0][1].CLK
CLK => rDataShift[0][2].CLK
CLK => rDataShift[0][3].CLK
RST_IN => ~NO_FANOUT~
WR_DATA[0] => rDataShift[0][0].DATAIN
WR_DATA[0] => RD_DATA[0].DATAIN
WR_DATA[1] => rDataShift[0][1].DATAIN
WR_DATA[1] => RD_DATA[1].DATAIN
WR_DATA[2] => rDataShift[0][2].DATAIN
WR_DATA[2] => RD_DATA[2].DATAIN
WR_DATA[3] => rDataShift[0][3].DATAIN
WR_DATA[3] => RD_DATA[3].DATAIN
RD_DATA[0] <= WR_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= WR_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= WR_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= WR_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rDataShift[0][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rDataShift[0][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rDataShift[0][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rDataShift[0][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rDataShift[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rDataShift[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rDataShift[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rDataShift[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rDataShift[2][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rDataShift[2][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rDataShift[2][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rDataShift[2][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rDataShift[3][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rDataShift[3][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rDataShift[3][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rDataShift[3][3].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst
CLK => CLK.IN14
RST_IN => RST_IN.IN12
RX_TLP[0] => ~NO_FANOUT~
RX_TLP[1] => ~NO_FANOUT~
RX_TLP[2] => ~NO_FANOUT~
RX_TLP[3] => ~NO_FANOUT~
RX_TLP[4] => ~NO_FANOUT~
RX_TLP[5] => ~NO_FANOUT~
RX_TLP[6] => ~NO_FANOUT~
RX_TLP[7] => ~NO_FANOUT~
RX_TLP[8] => ~NO_FANOUT~
RX_TLP[9] => ~NO_FANOUT~
RX_TLP[10] => ~NO_FANOUT~
RX_TLP[11] => ~NO_FANOUT~
RX_TLP[12] => ~NO_FANOUT~
RX_TLP[13] => ~NO_FANOUT~
RX_TLP[14] => ~NO_FANOUT~
RX_TLP[15] => ~NO_FANOUT~
RX_TLP[16] => ~NO_FANOUT~
RX_TLP[17] => ~NO_FANOUT~
RX_TLP[18] => ~NO_FANOUT~
RX_TLP[19] => ~NO_FANOUT~
RX_TLP[20] => ~NO_FANOUT~
RX_TLP[21] => ~NO_FANOUT~
RX_TLP[22] => ~NO_FANOUT~
RX_TLP[23] => ~NO_FANOUT~
RX_TLP[24] => ~NO_FANOUT~
RX_TLP[25] => ~NO_FANOUT~
RX_TLP[26] => ~NO_FANOUT~
RX_TLP[27] => ~NO_FANOUT~
RX_TLP[28] => ~NO_FANOUT~
RX_TLP[29] => ~NO_FANOUT~
RX_TLP[30] => ~NO_FANOUT~
RX_TLP[31] => ~NO_FANOUT~
RX_TLP[32] => ~NO_FANOUT~
RX_TLP[33] => ~NO_FANOUT~
RX_TLP[34] => ~NO_FANOUT~
RX_TLP[35] => ~NO_FANOUT~
RX_TLP[36] => ~NO_FANOUT~
RX_TLP[37] => ~NO_FANOUT~
RX_TLP[38] => ~NO_FANOUT~
RX_TLP[39] => ~NO_FANOUT~
RX_TLP[40] => ~NO_FANOUT~
RX_TLP[41] => ~NO_FANOUT~
RX_TLP[42] => ~NO_FANOUT~
RX_TLP[43] => ~NO_FANOUT~
RX_TLP[44] => ~NO_FANOUT~
RX_TLP[45] => ~NO_FANOUT~
RX_TLP[46] => ~NO_FANOUT~
RX_TLP[47] => ~NO_FANOUT~
RX_TLP[48] => ~NO_FANOUT~
RX_TLP[49] => ~NO_FANOUT~
RX_TLP[50] => ~NO_FANOUT~
RX_TLP[51] => ~NO_FANOUT~
RX_TLP[52] => ~NO_FANOUT~
RX_TLP[53] => ~NO_FANOUT~
RX_TLP[54] => ~NO_FANOUT~
RX_TLP[55] => ~NO_FANOUT~
RX_TLP[56] => ~NO_FANOUT~
RX_TLP[57] => ~NO_FANOUT~
RX_TLP[58] => ~NO_FANOUT~
RX_TLP[59] => ~NO_FANOUT~
RX_TLP[60] => ~NO_FANOUT~
RX_TLP[61] => ~NO_FANOUT~
RX_TLP[62] => ~NO_FANOUT~
RX_TLP[63] => ~NO_FANOUT~
RX_TLP_VALID => comb.IN0
RX_TLP_START_FLAG => comb.IN1
RX_TLP_START_OFFSET[0] => ~NO_FANOUT~
RX_TLP_START_OFFSET[1] => ~NO_FANOUT~
RX_TLP_START_OFFSET[2] => ~NO_FANOUT~
RX_TLP_START_OFFSET[3] => ~NO_FANOUT~
RX_TLP_END_FLAG => ~NO_FANOUT~
RX_TLP_END_OFFSET[0] => ~NO_FANOUT~
RX_TLP_END_OFFSET[1] => ~NO_FANOUT~
RX_TLP_END_OFFSET[2] => ~NO_FANOUT~
RX_TLP_END_OFFSET[3] => ~NO_FANOUT~
RX_TLP_BAR_DECODE[0] => ~NO_FANOUT~
RX_TLP_BAR_DECODE[1] => ~NO_FANOUT~
RX_TLP_BAR_DECODE[2] => ~NO_FANOUT~
RX_TLP_BAR_DECODE[3] => ~NO_FANOUT~
RX_TLP_BAR_DECODE[4] => ~NO_FANOUT~
RX_TLP_BAR_DECODE[5] => ~NO_FANOUT~
RX_TLP_BAR_DECODE[6] => ~NO_FANOUT~
RX_TLP_BAR_DECODE[7] => ~NO_FANOUT~
RXR_DATA[0] <= RX_SR_DATA[192].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[1] <= RX_SR_DATA[193].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[2] <= RX_SR_DATA[194].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[3] <= RX_SR_DATA[195].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[4] <= RX_SR_DATA[196].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[5] <= RX_SR_DATA[197].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[6] <= RX_SR_DATA[198].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[7] <= RX_SR_DATA[199].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[8] <= RX_SR_DATA[200].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[9] <= RX_SR_DATA[201].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[10] <= RX_SR_DATA[202].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[11] <= RX_SR_DATA[203].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[12] <= RX_SR_DATA[204].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[13] <= RX_SR_DATA[205].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[14] <= RX_SR_DATA[206].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[15] <= RX_SR_DATA[207].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[16] <= RX_SR_DATA[208].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[17] <= RX_SR_DATA[209].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[18] <= RX_SR_DATA[210].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[19] <= RX_SR_DATA[211].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[20] <= RX_SR_DATA[212].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[21] <= RX_SR_DATA[213].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[22] <= RX_SR_DATA[214].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[23] <= RX_SR_DATA[215].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[24] <= RX_SR_DATA[216].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[25] <= RX_SR_DATA[217].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[26] <= RX_SR_DATA[218].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[27] <= RX_SR_DATA[219].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[28] <= RX_SR_DATA[220].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[29] <= RX_SR_DATA[221].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[30] <= RX_SR_DATA[222].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[31] <= RX_SR_DATA[223].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[32] <= RX_SR_DATA[224].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[33] <= RX_SR_DATA[225].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[34] <= RX_SR_DATA[226].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[35] <= RX_SR_DATA[227].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[36] <= RX_SR_DATA[228].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[37] <= RX_SR_DATA[229].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[38] <= RX_SR_DATA[230].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[39] <= RX_SR_DATA[231].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[40] <= RX_SR_DATA[232].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[41] <= RX_SR_DATA[233].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[42] <= RX_SR_DATA[234].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[43] <= RX_SR_DATA[235].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[44] <= RX_SR_DATA[236].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[45] <= RX_SR_DATA[237].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[46] <= RX_SR_DATA[238].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[47] <= RX_SR_DATA[239].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[48] <= RX_SR_DATA[240].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[49] <= RX_SR_DATA[241].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[50] <= RX_SR_DATA[242].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[51] <= RX_SR_DATA[243].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[52] <= RX_SR_DATA[244].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[53] <= RX_SR_DATA[245].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[54] <= RX_SR_DATA[246].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[55] <= RX_SR_DATA[247].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[56] <= RX_SR_DATA[248].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[57] <= RX_SR_DATA[249].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[58] <= RX_SR_DATA[250].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[59] <= RX_SR_DATA[251].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[60] <= RX_SR_DATA[252].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[61] <= RX_SR_DATA[253].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[62] <= RX_SR_DATA[254].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA[63] <= RX_SR_DATA[255].DB_MAX_OUTPUT_PORT_TYPE
RXR_DATA_VALID <= pipeline:output_pipeline.RD_DATA_VALID
RXR_DATA_WORD_ENABLE[0] <= pipeline:dw_pipeline.RD_DATA
RXR_DATA_WORD_ENABLE[1] <= pipeline:dw_pipeline.RD_DATA
RXR_DATA_START_FLAG <= pipeline:output_pipeline.RD_DATA
RXR_DATA_START_OFFSET[0] <= pipeline:output_pipeline.RD_DATA
RXR_DATA_END_FLAG <= pipeline:output_pipeline.RD_DATA
RXR_DATA_END_OFFSET[0] <= pipeline:output_pipeline.RD_DATA
RXR_META_FDWBE[0] <= pipeline:output_pipeline.RD_DATA
RXR_META_FDWBE[1] <= pipeline:output_pipeline.RD_DATA
RXR_META_FDWBE[2] <= pipeline:output_pipeline.RD_DATA
RXR_META_FDWBE[3] <= pipeline:output_pipeline.RD_DATA
RXR_META_LDWBE[0] <= pipeline:output_pipeline.RD_DATA
RXR_META_LDWBE[1] <= pipeline:output_pipeline.RD_DATA
RXR_META_LDWBE[2] <= pipeline:output_pipeline.RD_DATA
RXR_META_LDWBE[3] <= pipeline:output_pipeline.RD_DATA
RXR_META_TC[0] <= pipeline:output_pipeline.RD_DATA
RXR_META_TC[1] <= pipeline:output_pipeline.RD_DATA
RXR_META_TC[2] <= pipeline:output_pipeline.RD_DATA
RXR_META_ATTR[0] <= pipeline:output_pipeline.RD_DATA
RXR_META_ATTR[1] <= pipeline:output_pipeline.RD_DATA
RXR_META_ATTR[2] <= pipeline:output_pipeline.RD_DATA
RXR_META_TAG[0] <= pipeline:output_pipeline.RD_DATA
RXR_META_TAG[1] <= pipeline:output_pipeline.RD_DATA
RXR_META_TAG[2] <= pipeline:output_pipeline.RD_DATA
RXR_META_TAG[3] <= pipeline:output_pipeline.RD_DATA
RXR_META_TAG[4] <= pipeline:output_pipeline.RD_DATA
RXR_META_TAG[5] <= pipeline:output_pipeline.RD_DATA
RXR_META_TAG[6] <= pipeline:output_pipeline.RD_DATA
RXR_META_TAG[7] <= pipeline:output_pipeline.RD_DATA
RXR_META_TYPE[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
RXR_META_TYPE[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
RXR_META_TYPE[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
RXR_META_ADDR[0] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[1] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[2] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[3] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[4] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[5] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[6] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[7] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[8] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[9] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[10] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[11] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[12] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[13] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[14] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[15] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[16] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[17] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[18] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[19] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[20] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[21] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[22] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[23] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[24] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[25] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[26] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[27] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[28] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[29] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[30] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[31] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[32] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[33] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[34] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[35] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[36] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[37] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[38] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[39] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[40] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[41] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[42] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[43] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[44] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[45] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[46] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[47] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[48] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[49] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[50] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[51] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[52] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[53] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[54] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[55] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[56] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[57] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[58] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[59] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[60] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[61] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[62] <= pipeline:output_pipeline.RD_DATA
RXR_META_ADDR[63] <= pipeline:output_pipeline.RD_DATA
RXR_META_BAR_DECODED[0] <= <GND>
RXR_META_BAR_DECODED[1] <= <GND>
RXR_META_BAR_DECODED[2] <= <GND>
RXR_META_BAR_DECODED[3] <= <GND>
RXR_META_BAR_DECODED[4] <= <GND>
RXR_META_BAR_DECODED[5] <= <GND>
RXR_META_BAR_DECODED[6] <= <GND>
RXR_META_BAR_DECODED[7] <= <GND>
RXR_META_REQUESTER_ID[0] <= pipeline:output_pipeline.RD_DATA
RXR_META_REQUESTER_ID[1] <= pipeline:output_pipeline.RD_DATA
RXR_META_REQUESTER_ID[2] <= pipeline:output_pipeline.RD_DATA
RXR_META_REQUESTER_ID[3] <= pipeline:output_pipeline.RD_DATA
RXR_META_REQUESTER_ID[4] <= pipeline:output_pipeline.RD_DATA
RXR_META_REQUESTER_ID[5] <= pipeline:output_pipeline.RD_DATA
RXR_META_REQUESTER_ID[6] <= pipeline:output_pipeline.RD_DATA
RXR_META_REQUESTER_ID[7] <= pipeline:output_pipeline.RD_DATA
RXR_META_REQUESTER_ID[8] <= pipeline:output_pipeline.RD_DATA
RXR_META_REQUESTER_ID[9] <= pipeline:output_pipeline.RD_DATA
RXR_META_REQUESTER_ID[10] <= pipeline:output_pipeline.RD_DATA
RXR_META_REQUESTER_ID[11] <= pipeline:output_pipeline.RD_DATA
RXR_META_REQUESTER_ID[12] <= pipeline:output_pipeline.RD_DATA
RXR_META_REQUESTER_ID[13] <= pipeline:output_pipeline.RD_DATA
RXR_META_REQUESTER_ID[14] <= pipeline:output_pipeline.RD_DATA
RXR_META_REQUESTER_ID[15] <= pipeline:output_pipeline.RD_DATA
RXR_META_LENGTH[0] <= pipeline:output_pipeline.RD_DATA
RXR_META_LENGTH[1] <= pipeline:output_pipeline.RD_DATA
RXR_META_LENGTH[2] <= pipeline:output_pipeline.RD_DATA
RXR_META_LENGTH[3] <= pipeline:output_pipeline.RD_DATA
RXR_META_LENGTH[4] <= pipeline:output_pipeline.RD_DATA
RXR_META_LENGTH[5] <= pipeline:output_pipeline.RD_DATA
RXR_META_LENGTH[6] <= pipeline:output_pipeline.RD_DATA
RXR_META_LENGTH[7] <= pipeline:output_pipeline.RD_DATA
RXR_META_LENGTH[8] <= pipeline:output_pipeline.RD_DATA
RXR_META_LENGTH[9] <= pipeline:output_pipeline.RD_DATA
RXR_META_EP <= pipeline:output_pipeline.RD_DATA
RX_SR_DATA[0] => ~NO_FANOUT~
RX_SR_DATA[1] => ~NO_FANOUT~
RX_SR_DATA[2] => ~NO_FANOUT~
RX_SR_DATA[3] => ~NO_FANOUT~
RX_SR_DATA[4] => ~NO_FANOUT~
RX_SR_DATA[5] => ~NO_FANOUT~
RX_SR_DATA[6] => ~NO_FANOUT~
RX_SR_DATA[7] => ~NO_FANOUT~
RX_SR_DATA[8] => ~NO_FANOUT~
RX_SR_DATA[9] => ~NO_FANOUT~
RX_SR_DATA[10] => ~NO_FANOUT~
RX_SR_DATA[11] => ~NO_FANOUT~
RX_SR_DATA[12] => ~NO_FANOUT~
RX_SR_DATA[13] => ~NO_FANOUT~
RX_SR_DATA[14] => ~NO_FANOUT~
RX_SR_DATA[15] => ~NO_FANOUT~
RX_SR_DATA[16] => ~NO_FANOUT~
RX_SR_DATA[17] => ~NO_FANOUT~
RX_SR_DATA[18] => ~NO_FANOUT~
RX_SR_DATA[19] => ~NO_FANOUT~
RX_SR_DATA[20] => ~NO_FANOUT~
RX_SR_DATA[21] => ~NO_FANOUT~
RX_SR_DATA[22] => ~NO_FANOUT~
RX_SR_DATA[23] => ~NO_FANOUT~
RX_SR_DATA[24] => RX_SR_DATA[24].IN1
RX_SR_DATA[25] => RX_SR_DATA[25].IN1
RX_SR_DATA[26] => RX_SR_DATA[26].IN1
RX_SR_DATA[27] => RX_SR_DATA[27].IN1
RX_SR_DATA[28] => RX_SR_DATA[28].IN1
RX_SR_DATA[29] => ~NO_FANOUT~
RX_SR_DATA[30] => ~NO_FANOUT~
RX_SR_DATA[31] => ~NO_FANOUT~
RX_SR_DATA[32] => ~NO_FANOUT~
RX_SR_DATA[33] => ~NO_FANOUT~
RX_SR_DATA[34] => ~NO_FANOUT~
RX_SR_DATA[35] => ~NO_FANOUT~
RX_SR_DATA[36] => ~NO_FANOUT~
RX_SR_DATA[37] => ~NO_FANOUT~
RX_SR_DATA[38] => ~NO_FANOUT~
RX_SR_DATA[39] => ~NO_FANOUT~
RX_SR_DATA[40] => ~NO_FANOUT~
RX_SR_DATA[41] => ~NO_FANOUT~
RX_SR_DATA[42] => ~NO_FANOUT~
RX_SR_DATA[43] => ~NO_FANOUT~
RX_SR_DATA[44] => ~NO_FANOUT~
RX_SR_DATA[45] => ~NO_FANOUT~
RX_SR_DATA[46] => ~NO_FANOUT~
RX_SR_DATA[47] => ~NO_FANOUT~
RX_SR_DATA[48] => ~NO_FANOUT~
RX_SR_DATA[49] => ~NO_FANOUT~
RX_SR_DATA[50] => ~NO_FANOUT~
RX_SR_DATA[51] => ~NO_FANOUT~
RX_SR_DATA[52] => ~NO_FANOUT~
RX_SR_DATA[53] => ~NO_FANOUT~
RX_SR_DATA[54] => ~NO_FANOUT~
RX_SR_DATA[55] => ~NO_FANOUT~
RX_SR_DATA[56] => ~NO_FANOUT~
RX_SR_DATA[57] => ~NO_FANOUT~
RX_SR_DATA[58] => ~NO_FANOUT~
RX_SR_DATA[59] => ~NO_FANOUT~
RX_SR_DATA[60] => ~NO_FANOUT~
RX_SR_DATA[61] => ~NO_FANOUT~
RX_SR_DATA[62] => ~NO_FANOUT~
RX_SR_DATA[63] => ~NO_FANOUT~
RX_SR_DATA[64] => RX_SR_DATA[64].IN3
RX_SR_DATA[65] => RX_SR_DATA[65].IN3
RX_SR_DATA[66] => RX_SR_DATA[66].IN4
RX_SR_DATA[67] => RX_SR_DATA[67].IN3
RX_SR_DATA[68] => RX_SR_DATA[68].IN3
RX_SR_DATA[69] => RX_SR_DATA[69].IN3
RX_SR_DATA[70] => RX_SR_DATA[70].IN3
RX_SR_DATA[71] => RX_SR_DATA[71].IN3
RX_SR_DATA[72] => RX_SR_DATA[72].IN3
RX_SR_DATA[73] => RX_SR_DATA[73].IN3
RX_SR_DATA[74] => RX_SR_DATA[74].IN2
RX_SR_DATA[75] => RX_SR_DATA[75].IN2
RX_SR_DATA[76] => RX_SR_DATA[76].IN2
RX_SR_DATA[77] => RX_SR_DATA[77].IN2
RX_SR_DATA[78] => RX_SR_DATA[78].IN2
RX_SR_DATA[79] => RX_SR_DATA[79].IN2
RX_SR_DATA[80] => RX_SR_DATA[80].IN2
RX_SR_DATA[81] => RX_SR_DATA[81].IN2
RX_SR_DATA[82] => RX_SR_DATA[82].IN2
RX_SR_DATA[83] => RX_SR_DATA[83].IN2
RX_SR_DATA[84] => RX_SR_DATA[84].IN2
RX_SR_DATA[85] => RX_SR_DATA[85].IN2
RX_SR_DATA[86] => RX_SR_DATA[86].IN2
RX_SR_DATA[87] => RX_SR_DATA[87].IN2
RX_SR_DATA[88] => RX_SR_DATA[88].IN2
RX_SR_DATA[89] => RX_SR_DATA[89].IN2
RX_SR_DATA[90] => RX_SR_DATA[90].IN2
RX_SR_DATA[91] => RX_SR_DATA[91].IN2
RX_SR_DATA[92] => RX_SR_DATA[92].IN2
RX_SR_DATA[93] => RX_SR_DATA[93].IN3
RX_SR_DATA[94] => RX_SR_DATA[94].IN3
RX_SR_DATA[95] => RX_SR_DATA[95].IN2
RX_SR_DATA[96] => RX_SR_DATA[96].IN2
RX_SR_DATA[97] => RX_SR_DATA[97].IN2
RX_SR_DATA[98] => RX_SR_DATA[98].IN3
RX_SR_DATA[99] => RX_SR_DATA[99].IN2
RX_SR_DATA[100] => RX_SR_DATA[100].IN2
RX_SR_DATA[101] => RX_SR_DATA[101].IN2
RX_SR_DATA[102] => RX_SR_DATA[102].IN2
RX_SR_DATA[103] => RX_SR_DATA[103].IN2
RX_SR_DATA[104] => RX_SR_DATA[104].IN2
RX_SR_DATA[105] => RX_SR_DATA[105].IN2
RX_SR_DATA[106] => RX_SR_DATA[106].IN2
RX_SR_DATA[107] => RX_SR_DATA[107].IN2
RX_SR_DATA[108] => RX_SR_DATA[108].IN2
RX_SR_DATA[109] => RX_SR_DATA[109].IN2
RX_SR_DATA[110] => RX_SR_DATA[110].IN2
RX_SR_DATA[111] => RX_SR_DATA[111].IN2
RX_SR_DATA[112] => RX_SR_DATA[112].IN2
RX_SR_DATA[113] => RX_SR_DATA[113].IN2
RX_SR_DATA[114] => RX_SR_DATA[114].IN2
RX_SR_DATA[115] => RX_SR_DATA[115].IN2
RX_SR_DATA[116] => RX_SR_DATA[116].IN2
RX_SR_DATA[117] => RX_SR_DATA[117].IN2
RX_SR_DATA[118] => RX_SR_DATA[118].IN2
RX_SR_DATA[119] => RX_SR_DATA[119].IN2
RX_SR_DATA[120] => RX_SR_DATA[120].IN2
RX_SR_DATA[121] => RX_SR_DATA[121].IN2
RX_SR_DATA[122] => RX_SR_DATA[122].IN2
RX_SR_DATA[123] => RX_SR_DATA[123].IN2
RX_SR_DATA[124] => RX_SR_DATA[124].IN2
RX_SR_DATA[125] => RX_SR_DATA[125].IN2
RX_SR_DATA[126] => RX_SR_DATA[126].IN2
RX_SR_DATA[127] => RX_SR_DATA[127].IN2
RX_SR_DATA[128] => ~NO_FANOUT~
RX_SR_DATA[129] => ~NO_FANOUT~
RX_SR_DATA[130] => ~NO_FANOUT~
RX_SR_DATA[131] => ~NO_FANOUT~
RX_SR_DATA[132] => ~NO_FANOUT~
RX_SR_DATA[133] => ~NO_FANOUT~
RX_SR_DATA[134] => ~NO_FANOUT~
RX_SR_DATA[135] => ~NO_FANOUT~
RX_SR_DATA[136] => ~NO_FANOUT~
RX_SR_DATA[137] => ~NO_FANOUT~
RX_SR_DATA[138] => ~NO_FANOUT~
RX_SR_DATA[139] => ~NO_FANOUT~
RX_SR_DATA[140] => ~NO_FANOUT~
RX_SR_DATA[141] => ~NO_FANOUT~
RX_SR_DATA[142] => ~NO_FANOUT~
RX_SR_DATA[143] => ~NO_FANOUT~
RX_SR_DATA[144] => ~NO_FANOUT~
RX_SR_DATA[145] => ~NO_FANOUT~
RX_SR_DATA[146] => ~NO_FANOUT~
RX_SR_DATA[147] => ~NO_FANOUT~
RX_SR_DATA[148] => ~NO_FANOUT~
RX_SR_DATA[149] => ~NO_FANOUT~
RX_SR_DATA[150] => ~NO_FANOUT~
RX_SR_DATA[151] => ~NO_FANOUT~
RX_SR_DATA[152] => ~NO_FANOUT~
RX_SR_DATA[153] => ~NO_FANOUT~
RX_SR_DATA[154] => ~NO_FANOUT~
RX_SR_DATA[155] => ~NO_FANOUT~
RX_SR_DATA[156] => ~NO_FANOUT~
RX_SR_DATA[157] => comb.IN0
RX_SR_DATA[158] => ~NO_FANOUT~
RX_SR_DATA[159] => ~NO_FANOUT~
RX_SR_DATA[160] => ~NO_FANOUT~
RX_SR_DATA[161] => ~NO_FANOUT~
RX_SR_DATA[162] => ~NO_FANOUT~
RX_SR_DATA[163] => ~NO_FANOUT~
RX_SR_DATA[164] => ~NO_FANOUT~
RX_SR_DATA[165] => ~NO_FANOUT~
RX_SR_DATA[166] => ~NO_FANOUT~
RX_SR_DATA[167] => ~NO_FANOUT~
RX_SR_DATA[168] => ~NO_FANOUT~
RX_SR_DATA[169] => ~NO_FANOUT~
RX_SR_DATA[170] => ~NO_FANOUT~
RX_SR_DATA[171] => ~NO_FANOUT~
RX_SR_DATA[172] => ~NO_FANOUT~
RX_SR_DATA[173] => ~NO_FANOUT~
RX_SR_DATA[174] => ~NO_FANOUT~
RX_SR_DATA[175] => ~NO_FANOUT~
RX_SR_DATA[176] => ~NO_FANOUT~
RX_SR_DATA[177] => ~NO_FANOUT~
RX_SR_DATA[178] => ~NO_FANOUT~
RX_SR_DATA[179] => ~NO_FANOUT~
RX_SR_DATA[180] => ~NO_FANOUT~
RX_SR_DATA[181] => ~NO_FANOUT~
RX_SR_DATA[182] => ~NO_FANOUT~
RX_SR_DATA[183] => ~NO_FANOUT~
RX_SR_DATA[184] => ~NO_FANOUT~
RX_SR_DATA[185] => ~NO_FANOUT~
RX_SR_DATA[186] => ~NO_FANOUT~
RX_SR_DATA[187] => ~NO_FANOUT~
RX_SR_DATA[188] => ~NO_FANOUT~
RX_SR_DATA[189] => ~NO_FANOUT~
RX_SR_DATA[190] => ~NO_FANOUT~
RX_SR_DATA[191] => ~NO_FANOUT~
RX_SR_DATA[192] => RXR_DATA[0].DATAIN
RX_SR_DATA[193] => RXR_DATA[1].DATAIN
RX_SR_DATA[194] => RXR_DATA[2].DATAIN
RX_SR_DATA[195] => RXR_DATA[3].DATAIN
RX_SR_DATA[196] => RXR_DATA[4].DATAIN
RX_SR_DATA[197] => RXR_DATA[5].DATAIN
RX_SR_DATA[198] => RXR_DATA[6].DATAIN
RX_SR_DATA[199] => RXR_DATA[7].DATAIN
RX_SR_DATA[200] => RXR_DATA[8].DATAIN
RX_SR_DATA[201] => RXR_DATA[9].DATAIN
RX_SR_DATA[202] => RXR_DATA[10].DATAIN
RX_SR_DATA[203] => RXR_DATA[11].DATAIN
RX_SR_DATA[204] => RXR_DATA[12].DATAIN
RX_SR_DATA[205] => RXR_DATA[13].DATAIN
RX_SR_DATA[206] => RXR_DATA[14].DATAIN
RX_SR_DATA[207] => RXR_DATA[15].DATAIN
RX_SR_DATA[208] => RXR_DATA[16].DATAIN
RX_SR_DATA[209] => RXR_DATA[17].DATAIN
RX_SR_DATA[210] => RXR_DATA[18].DATAIN
RX_SR_DATA[211] => RXR_DATA[19].DATAIN
RX_SR_DATA[212] => RXR_DATA[20].DATAIN
RX_SR_DATA[213] => RXR_DATA[21].DATAIN
RX_SR_DATA[214] => RXR_DATA[22].DATAIN
RX_SR_DATA[215] => RXR_DATA[23].DATAIN
RX_SR_DATA[216] => RXR_DATA[24].DATAIN
RX_SR_DATA[217] => RXR_DATA[25].DATAIN
RX_SR_DATA[218] => RXR_DATA[26].DATAIN
RX_SR_DATA[219] => RXR_DATA[27].DATAIN
RX_SR_DATA[220] => RXR_DATA[28].DATAIN
RX_SR_DATA[221] => RXR_DATA[29].DATAIN
RX_SR_DATA[222] => RXR_DATA[30].DATAIN
RX_SR_DATA[223] => RXR_DATA[31].DATAIN
RX_SR_DATA[224] => RXR_DATA[32].DATAIN
RX_SR_DATA[225] => RXR_DATA[33].DATAIN
RX_SR_DATA[226] => RXR_DATA[34].DATAIN
RX_SR_DATA[227] => RXR_DATA[35].DATAIN
RX_SR_DATA[228] => RXR_DATA[36].DATAIN
RX_SR_DATA[229] => RXR_DATA[37].DATAIN
RX_SR_DATA[230] => RXR_DATA[38].DATAIN
RX_SR_DATA[231] => RXR_DATA[39].DATAIN
RX_SR_DATA[232] => RXR_DATA[40].DATAIN
RX_SR_DATA[233] => RXR_DATA[41].DATAIN
RX_SR_DATA[234] => RXR_DATA[42].DATAIN
RX_SR_DATA[235] => RXR_DATA[43].DATAIN
RX_SR_DATA[236] => RXR_DATA[44].DATAIN
RX_SR_DATA[237] => RXR_DATA[45].DATAIN
RX_SR_DATA[238] => RXR_DATA[46].DATAIN
RX_SR_DATA[239] => RXR_DATA[47].DATAIN
RX_SR_DATA[240] => RXR_DATA[48].DATAIN
RX_SR_DATA[241] => RXR_DATA[49].DATAIN
RX_SR_DATA[242] => RXR_DATA[50].DATAIN
RX_SR_DATA[243] => RXR_DATA[51].DATAIN
RX_SR_DATA[244] => RXR_DATA[52].DATAIN
RX_SR_DATA[245] => RXR_DATA[53].DATAIN
RX_SR_DATA[246] => RXR_DATA[54].DATAIN
RX_SR_DATA[247] => RXR_DATA[55].DATAIN
RX_SR_DATA[248] => RXR_DATA[56].DATAIN
RX_SR_DATA[249] => RXR_DATA[57].DATAIN
RX_SR_DATA[250] => RXR_DATA[58].DATAIN
RX_SR_DATA[251] => RXR_DATA[59].DATAIN
RX_SR_DATA[252] => RXR_DATA[60].DATAIN
RX_SR_DATA[253] => RXR_DATA[61].DATAIN
RX_SR_DATA[254] => RXR_DATA[62].DATAIN
RX_SR_DATA[255] => RXR_DATA[63].DATAIN
RX_SR_DATA[256] => ~NO_FANOUT~
RX_SR_DATA[257] => ~NO_FANOUT~
RX_SR_DATA[258] => ~NO_FANOUT~
RX_SR_DATA[259] => ~NO_FANOUT~
RX_SR_DATA[260] => ~NO_FANOUT~
RX_SR_DATA[261] => ~NO_FANOUT~
RX_SR_DATA[262] => ~NO_FANOUT~
RX_SR_DATA[263] => ~NO_FANOUT~
RX_SR_DATA[264] => ~NO_FANOUT~
RX_SR_DATA[265] => ~NO_FANOUT~
RX_SR_DATA[266] => ~NO_FANOUT~
RX_SR_DATA[267] => ~NO_FANOUT~
RX_SR_DATA[268] => ~NO_FANOUT~
RX_SR_DATA[269] => ~NO_FANOUT~
RX_SR_DATA[270] => ~NO_FANOUT~
RX_SR_DATA[271] => ~NO_FANOUT~
RX_SR_DATA[272] => ~NO_FANOUT~
RX_SR_DATA[273] => ~NO_FANOUT~
RX_SR_DATA[274] => ~NO_FANOUT~
RX_SR_DATA[275] => ~NO_FANOUT~
RX_SR_DATA[276] => ~NO_FANOUT~
RX_SR_DATA[277] => ~NO_FANOUT~
RX_SR_DATA[278] => ~NO_FANOUT~
RX_SR_DATA[279] => ~NO_FANOUT~
RX_SR_DATA[280] => ~NO_FANOUT~
RX_SR_DATA[281] => ~NO_FANOUT~
RX_SR_DATA[282] => ~NO_FANOUT~
RX_SR_DATA[283] => ~NO_FANOUT~
RX_SR_DATA[284] => ~NO_FANOUT~
RX_SR_DATA[285] => ~NO_FANOUT~
RX_SR_DATA[286] => ~NO_FANOUT~
RX_SR_DATA[287] => ~NO_FANOUT~
RX_SR_DATA[288] => ~NO_FANOUT~
RX_SR_DATA[289] => ~NO_FANOUT~
RX_SR_DATA[290] => ~NO_FANOUT~
RX_SR_DATA[291] => ~NO_FANOUT~
RX_SR_DATA[292] => ~NO_FANOUT~
RX_SR_DATA[293] => ~NO_FANOUT~
RX_SR_DATA[294] => ~NO_FANOUT~
RX_SR_DATA[295] => ~NO_FANOUT~
RX_SR_DATA[296] => ~NO_FANOUT~
RX_SR_DATA[297] => ~NO_FANOUT~
RX_SR_DATA[298] => ~NO_FANOUT~
RX_SR_DATA[299] => ~NO_FANOUT~
RX_SR_DATA[300] => ~NO_FANOUT~
RX_SR_DATA[301] => ~NO_FANOUT~
RX_SR_DATA[302] => ~NO_FANOUT~
RX_SR_DATA[303] => ~NO_FANOUT~
RX_SR_DATA[304] => ~NO_FANOUT~
RX_SR_DATA[305] => ~NO_FANOUT~
RX_SR_DATA[306] => ~NO_FANOUT~
RX_SR_DATA[307] => ~NO_FANOUT~
RX_SR_DATA[308] => ~NO_FANOUT~
RX_SR_DATA[309] => ~NO_FANOUT~
RX_SR_DATA[310] => ~NO_FANOUT~
RX_SR_DATA[311] => ~NO_FANOUT~
RX_SR_DATA[312] => ~NO_FANOUT~
RX_SR_DATA[313] => ~NO_FANOUT~
RX_SR_DATA[314] => ~NO_FANOUT~
RX_SR_DATA[315] => ~NO_FANOUT~
RX_SR_DATA[316] => ~NO_FANOUT~
RX_SR_DATA[317] => ~NO_FANOUT~
RX_SR_DATA[318] => ~NO_FANOUT~
RX_SR_DATA[319] => ~NO_FANOUT~
RX_SR_EOP[0] => ~NO_FANOUT~
RX_SR_EOP[1] => ~NO_FANOUT~
RX_SR_EOP[2] => wEndFlag.IN2
RX_SR_EOP[3] => ~NO_FANOUT~
RX_SR_EOP[4] => ~NO_FANOUT~
RX_SR_END_OFFSET[0] => ~NO_FANOUT~
RX_SR_END_OFFSET[1] => ~NO_FANOUT~
RX_SR_END_OFFSET[2] => ~NO_FANOUT~
RX_SR_END_OFFSET[3] => ~NO_FANOUT~
RX_SR_END_OFFSET[4] => ~NO_FANOUT~
RX_SR_END_OFFSET[5] => ~NO_FANOUT~
RX_SR_END_OFFSET[6] => ~NO_FANOUT~
RX_SR_END_OFFSET[7] => ~NO_FANOUT~
RX_SR_END_OFFSET[8] => ~NO_FANOUT~
RX_SR_END_OFFSET[9] => ~NO_FANOUT~
RX_SR_END_OFFSET[10] => ~NO_FANOUT~
RX_SR_END_OFFSET[11] => ~NO_FANOUT~
RX_SR_END_OFFSET[12] => ~NO_FANOUT~
RX_SR_END_OFFSET[13] => ~NO_FANOUT~
RX_SR_END_OFFSET[14] => ~NO_FANOUT~
RX_SR_END_OFFSET[15] => ~NO_FANOUT~
RX_SR_END_OFFSET[16] => ~NO_FANOUT~
RX_SR_END_OFFSET[17] => ~NO_FANOUT~
RX_SR_END_OFFSET[18] => ~NO_FANOUT~
RX_SR_END_OFFSET[19] => ~NO_FANOUT~
RX_SR_SOP[0] => ~NO_FANOUT~
RX_SR_SOP[1] => ~NO_FANOUT~
RX_SR_SOP[2] => ~NO_FANOUT~
RX_SR_SOP[3] => ~NO_FANOUT~
RX_SR_SOP[4] => ~NO_FANOUT~
RX_SR_VALID[0] => ~NO_FANOUT~
RX_SR_VALID[1] => ~NO_FANOUT~
RX_SR_VALID[2] => ~NO_FANOUT~
RX_SR_VALID[3] => ~NO_FANOUT~
RX_SR_VALID[4] => ~NO_FANOUT~


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|offset_to_mask:o2m_ef
OFFSET_ENABLE => Decoder0.IN2
OFFSET[0] => Decoder0.IN3
MASK[0] <= <VCC>
MASK[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:dw_enable
CLK => rData[0].CLK
CLK => rData[1].CLK
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RD_DATA[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[0] => rData.DATAB
WR_DATA[1] => rData.DATAB
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:dw_pipeline
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:dw_pipeline|reg_pipeline:pipeline_inst
CLK => ~NO_FANOUT~
RST_IN => ~NO_FANOUT~
WR_DATA[0] => RD_DATA[0].DATAIN
WR_DATA[1] => RD_DATA[1].DATAIN
WR_DATA_VALID => RD_DATA_VALID.DATAIN
WR_DATA_READY <= RD_DATA_READY.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= WR_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= WR_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= WR_DATA_VALID.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => WR_DATA_READY.DATAIN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_DW0_register
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
CLK => rData[7].CLK
CLK => rData[8].CLK
CLK => rData[9].CLK
CLK => rData[10].CLK
CLK => rData[11].CLK
CLK => rData[12].CLK
CLK => rData[13].CLK
CLK => rData[14].CLK
CLK => rData[15].CLK
CLK => rData[16].CLK
CLK => rData[17].CLK
CLK => rData[18].CLK
CLK => rData[19].CLK
CLK => rData[20].CLK
CLK => rData[21].CLK
CLK => rData[22].CLK
CLK => rData[23].CLK
CLK => rData[24].CLK
CLK => rData[25].CLK
CLK => rData[26].CLK
CLK => rData[27].CLK
CLK => rData[28].CLK
CLK => rData[29].CLK
CLK => rData[30].CLK
CLK => rData[31].CLK
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RD_DATA[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[31].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[0] => rData.DATAB
WR_DATA[1] => rData.DATAB
WR_DATA[2] => rData.DATAB
WR_DATA[3] => rData.DATAB
WR_DATA[4] => rData.DATAB
WR_DATA[5] => rData.DATAB
WR_DATA[6] => rData.DATAB
WR_DATA[7] => rData.DATAB
WR_DATA[8] => rData.DATAB
WR_DATA[9] => rData.DATAB
WR_DATA[10] => rData.DATAB
WR_DATA[11] => rData.DATAB
WR_DATA[12] => rData.DATAB
WR_DATA[13] => rData.DATAB
WR_DATA[14] => rData.DATAB
WR_DATA[15] => rData.DATAB
WR_DATA[16] => rData.DATAB
WR_DATA[17] => rData.DATAB
WR_DATA[18] => rData.DATAB
WR_DATA[19] => rData.DATAB
WR_DATA[20] => rData.DATAB
WR_DATA[21] => rData.DATAB
WR_DATA[22] => rData.DATAB
WR_DATA[23] => rData.DATAB
WR_DATA[24] => rData.DATAB
WR_DATA[25] => rData.DATAB
WR_DATA[26] => rData.DATAB
WR_DATA[27] => rData.DATAB
WR_DATA[28] => rData.DATAB
WR_DATA[29] => rData.DATAB
WR_DATA[30] => rData.DATAB
WR_DATA[31] => rData.DATAB
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:meta_DW1_register
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
CLK => rData[7].CLK
CLK => rData[8].CLK
CLK => rData[9].CLK
CLK => rData[10].CLK
CLK => rData[11].CLK
CLK => rData[12].CLK
CLK => rData[13].CLK
CLK => rData[14].CLK
CLK => rData[15].CLK
CLK => rData[16].CLK
CLK => rData[17].CLK
CLK => rData[18].CLK
CLK => rData[19].CLK
CLK => rData[20].CLK
CLK => rData[21].CLK
CLK => rData[22].CLK
CLK => rData[23].CLK
CLK => rData[24].CLK
CLK => rData[25].CLK
CLK => rData[26].CLK
CLK => rData[27].CLK
CLK => rData[28].CLK
CLK => rData[29].CLK
CLK => rData[30].CLK
CLK => rData[31].CLK
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RD_DATA[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[31].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[0] => rData.DATAB
WR_DATA[1] => rData.DATAB
WR_DATA[2] => rData.DATAB
WR_DATA[3] => rData.DATAB
WR_DATA[4] => rData.DATAB
WR_DATA[5] => rData.DATAB
WR_DATA[6] => rData.DATAB
WR_DATA[7] => rData.DATAB
WR_DATA[8] => rData.DATAB
WR_DATA[9] => rData.DATAB
WR_DATA[10] => rData.DATAB
WR_DATA[11] => rData.DATAB
WR_DATA[12] => rData.DATAB
WR_DATA[13] => rData.DATAB
WR_DATA[14] => rData.DATAB
WR_DATA[15] => rData.DATAB
WR_DATA[16] => rData.DATAB
WR_DATA[17] => rData.DATAB
WR_DATA[18] => rData.DATAB
WR_DATA[19] => rData.DATAB
WR_DATA[20] => rData.DATAB
WR_DATA[21] => rData.DATAB
WR_DATA[22] => rData.DATAB
WR_DATA[23] => rData.DATAB
WR_DATA[24] => rData.DATAB
WR_DATA[25] => rData.DATAB
WR_DATA[26] => rData.DATAB
WR_DATA[27] => rData.DATAB
WR_DATA[28] => rData.DATAB
WR_DATA[29] => rData.DATAB
WR_DATA[30] => rData.DATAB
WR_DATA[31] => rData.DATAB
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW0_register
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
CLK => rData[7].CLK
CLK => rData[8].CLK
CLK => rData[9].CLK
CLK => rData[10].CLK
CLK => rData[11].CLK
CLK => rData[12].CLK
CLK => rData[13].CLK
CLK => rData[14].CLK
CLK => rData[15].CLK
CLK => rData[16].CLK
CLK => rData[17].CLK
CLK => rData[18].CLK
CLK => rData[19].CLK
CLK => rData[20].CLK
CLK => rData[21].CLK
CLK => rData[22].CLK
CLK => rData[23].CLK
CLK => rData[24].CLK
CLK => rData[25].CLK
CLK => rData[26].CLK
CLK => rData[27].CLK
CLK => rData[28].CLK
CLK => rData[29].CLK
CLK => rData[30].CLK
CLK => rData[31].CLK
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RD_DATA[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[31].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[0] => rData.DATAB
WR_DATA[1] => rData.DATAB
WR_DATA[2] => rData.DATAB
WR_DATA[3] => rData.DATAB
WR_DATA[4] => rData.DATAB
WR_DATA[5] => rData.DATAB
WR_DATA[6] => rData.DATAB
WR_DATA[7] => rData.DATAB
WR_DATA[8] => rData.DATAB
WR_DATA[9] => rData.DATAB
WR_DATA[10] => rData.DATAB
WR_DATA[11] => rData.DATAB
WR_DATA[12] => rData.DATAB
WR_DATA[13] => rData.DATAB
WR_DATA[14] => rData.DATAB
WR_DATA[15] => rData.DATAB
WR_DATA[16] => rData.DATAB
WR_DATA[17] => rData.DATAB
WR_DATA[18] => rData.DATAB
WR_DATA[19] => rData.DATAB
WR_DATA[20] => rData.DATAB
WR_DATA[21] => rData.DATAB
WR_DATA[22] => rData.DATAB
WR_DATA[23] => rData.DATAB
WR_DATA[24] => rData.DATAB
WR_DATA[25] => rData.DATAB
WR_DATA[26] => rData.DATAB
WR_DATA[27] => rData.DATAB
WR_DATA[28] => rData.DATAB
WR_DATA[29] => rData.DATAB
WR_DATA[30] => rData.DATAB
WR_DATA[31] => rData.DATAB
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW1_register
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
CLK => rData[7].CLK
CLK => rData[8].CLK
CLK => rData[9].CLK
CLK => rData[10].CLK
CLK => rData[11].CLK
CLK => rData[12].CLK
CLK => rData[13].CLK
CLK => rData[14].CLK
CLK => rData[15].CLK
CLK => rData[16].CLK
CLK => rData[17].CLK
CLK => rData[18].CLK
CLK => rData[19].CLK
CLK => rData[20].CLK
CLK => rData[21].CLK
CLK => rData[22].CLK
CLK => rData[23].CLK
CLK => rData[24].CLK
CLK => rData[25].CLK
CLK => rData[26].CLK
CLK => rData[27].CLK
CLK => rData[28].CLK
CLK => rData[29].CLK
CLK => rData[30].CLK
CLK => rData[31].CLK
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RD_DATA[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[31].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[0] => rData.DATAB
WR_DATA[1] => rData.DATAB
WR_DATA[2] => rData.DATAB
WR_DATA[3] => rData.DATAB
WR_DATA[4] => rData.DATAB
WR_DATA[5] => rData.DATAB
WR_DATA[6] => rData.DATAB
WR_DATA[7] => rData.DATAB
WR_DATA[8] => rData.DATAB
WR_DATA[9] => rData.DATAB
WR_DATA[10] => rData.DATAB
WR_DATA[11] => rData.DATAB
WR_DATA[12] => rData.DATAB
WR_DATA[13] => rData.DATAB
WR_DATA[14] => rData.DATAB
WR_DATA[15] => rData.DATAB
WR_DATA[16] => rData.DATAB
WR_DATA[17] => rData.DATAB
WR_DATA[18] => rData.DATAB
WR_DATA[19] => rData.DATAB
WR_DATA[20] => rData.DATAB
WR_DATA[21] => rData.DATAB
WR_DATA[22] => rData.DATAB
WR_DATA[23] => rData.DATAB
WR_DATA[24] => rData.DATAB
WR_DATA[25] => rData.DATAB
WR_DATA[26] => rData.DATAB
WR_DATA[27] => rData.DATAB
WR_DATA[28] => rData.DATAB
WR_DATA[29] => rData.DATAB
WR_DATA[30] => rData.DATAB
WR_DATA[31] => rData.DATAB
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_4DWH_register
CLK => rData[0].CLK
CLK => rData[1].CLK
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RD_DATA[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[0] => rData.DATAB
WR_DATA[1] => rData.DATAB
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_type_register
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RD_DATA[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[4].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[0] => rData.DATAB
WR_DATA[1] => rData.DATAB
WR_DATA[2] => rData.DATAB
WR_DATA[3] => rData.DATAB
WR_DATA[4] => rData.DATAB
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_length_register
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
CLK => rData[7].CLK
CLK => rData[8].CLK
CLK => rData[9].CLK
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RD_DATA[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[9].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[0] => rData.DATAB
WR_DATA[1] => rData.DATAB
WR_DATA[2] => rData.DATAB
WR_DATA[3] => rData.DATAB
WR_DATA[4] => rData.DATAB
WR_DATA[5] => rData.DATAB
WR_DATA[6] => rData.DATAB
WR_DATA[7] => rData.DATAB
WR_DATA[8] => rData.DATAB
WR_DATA[9] => rData.DATAB
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW0_bit_2_register
CLK => rData[0].CLK
RST_IN => rData.OUTPUTSELECT
RD_DATA[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[0] => rData.DATAB
WR_EN => rData.OUTPUTSELECT


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW1_bit_2_register
CLK => rData[0].CLK
RST_IN => rData.OUTPUTSELECT
RD_DATA[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[0] => rData.DATAB
WR_EN => rData.OUTPUTSELECT


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:start_flag_register
CLK => rData[0].CLK
RST_IN => rData.OUTPUTSELECT
RD_DATA[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[0] => rData.DATAB
WR_EN => rData.OUTPUTSELECT


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:output_pipeline
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA[68] => WR_DATA[68].IN1
WR_DATA[69] => WR_DATA[69].IN1
WR_DATA[70] => WR_DATA[70].IN1
WR_DATA[71] => WR_DATA[71].IN1
WR_DATA[72] => WR_DATA[72].IN1
WR_DATA[73] => WR_DATA[73].IN1
WR_DATA[74] => WR_DATA[74].IN1
WR_DATA[75] => WR_DATA[75].IN1
WR_DATA[76] => WR_DATA[76].IN1
WR_DATA[77] => WR_DATA[77].IN1
WR_DATA[78] => WR_DATA[78].IN1
WR_DATA[79] => WR_DATA[79].IN1
WR_DATA[80] => WR_DATA[80].IN1
WR_DATA[81] => WR_DATA[81].IN1
WR_DATA[82] => WR_DATA[82].IN1
WR_DATA[83] => WR_DATA[83].IN1
WR_DATA[84] => WR_DATA[84].IN1
WR_DATA[85] => WR_DATA[85].IN1
WR_DATA[86] => WR_DATA[86].IN1
WR_DATA[87] => WR_DATA[87].IN1
WR_DATA[88] => WR_DATA[88].IN1
WR_DATA[89] => WR_DATA[89].IN1
WR_DATA[90] => WR_DATA[90].IN1
WR_DATA[91] => WR_DATA[91].IN1
WR_DATA[92] => WR_DATA[92].IN1
WR_DATA[93] => WR_DATA[93].IN1
WR_DATA[94] => WR_DATA[94].IN1
WR_DATA[95] => WR_DATA[95].IN1
WR_DATA[96] => WR_DATA[96].IN1
WR_DATA[97] => WR_DATA[97].IN1
WR_DATA[98] => WR_DATA[98].IN1
WR_DATA[99] => WR_DATA[99].IN1
WR_DATA[100] => WR_DATA[100].IN1
WR_DATA[101] => WR_DATA[101].IN1
WR_DATA[102] => WR_DATA[102].IN1
WR_DATA[103] => WR_DATA[103].IN1
WR_DATA[104] => WR_DATA[104].IN1
WR_DATA[105] => WR_DATA[105].IN1
WR_DATA[106] => WR_DATA[106].IN1
WR_DATA[107] => WR_DATA[107].IN1
WR_DATA[108] => WR_DATA[108].IN1
WR_DATA[109] => WR_DATA[109].IN1
WR_DATA[110] => WR_DATA[110].IN1
WR_DATA[111] => WR_DATA[111].IN1
WR_DATA[112] => WR_DATA[112].IN1
WR_DATA[113] => WR_DATA[113].IN1
WR_DATA[114] => WR_DATA[114].IN1
WR_DATA[115] => WR_DATA[115].IN1
WR_DATA[116] => WR_DATA[116].IN1
WR_DATA[117] => WR_DATA[117].IN1
WR_DATA[118] => WR_DATA[118].IN1
WR_DATA[119] => WR_DATA[119].IN1
WR_DATA[120] => WR_DATA[120].IN1
WR_DATA[121] => WR_DATA[121].IN1
WR_DATA[122] => WR_DATA[122].IN1
WR_DATA[123] => WR_DATA[123].IN1
WR_DATA[124] => WR_DATA[124].IN1
WR_DATA[125] => WR_DATA[125].IN1
WR_DATA[126] => WR_DATA[126].IN1
WR_DATA[127] => WR_DATA[127].IN1
WR_DATA[128] => WR_DATA[128].IN1
WR_DATA[129] => WR_DATA[129].IN1
WR_DATA[130] => WR_DATA[130].IN1
WR_DATA[131] => WR_DATA[131].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[60] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[61] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[62] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[63] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[64] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[65] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[66] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[67] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[68] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[69] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[70] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[71] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[72] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[73] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[74] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[75] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[76] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[77] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[78] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[79] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[80] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[81] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[82] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[83] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[84] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[85] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[86] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[87] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[88] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[89] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[90] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[91] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[92] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[93] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[94] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[95] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[96] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[97] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[98] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[99] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[100] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[101] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[102] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[103] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[104] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[105] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[106] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[107] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[108] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[109] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[110] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[111] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[112] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[113] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[114] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[115] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[116] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[117] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[118] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[119] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[120] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[121] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[122] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[123] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[124] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[125] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[126] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[127] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[128] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[129] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[130] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[131] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:output_pipeline|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
CLK => rData[1][34].CLK
CLK => rData[1][35].CLK
CLK => rData[1][36].CLK
CLK => rData[1][37].CLK
CLK => rData[1][38].CLK
CLK => rData[1][39].CLK
CLK => rData[1][40].CLK
CLK => rData[1][41].CLK
CLK => rData[1][42].CLK
CLK => rData[1][43].CLK
CLK => rData[1][44].CLK
CLK => rData[1][45].CLK
CLK => rData[1][46].CLK
CLK => rData[1][47].CLK
CLK => rData[1][48].CLK
CLK => rData[1][49].CLK
CLK => rData[1][50].CLK
CLK => rData[1][51].CLK
CLK => rData[1][52].CLK
CLK => rData[1][53].CLK
CLK => rData[1][54].CLK
CLK => rData[1][55].CLK
CLK => rData[1][56].CLK
CLK => rData[1][57].CLK
CLK => rData[1][58].CLK
CLK => rData[1][59].CLK
CLK => rData[1][60].CLK
CLK => rData[1][61].CLK
CLK => rData[1][62].CLK
CLK => rData[1][63].CLK
CLK => rData[1][64].CLK
CLK => rData[1][65].CLK
CLK => rData[1][66].CLK
CLK => rData[1][67].CLK
CLK => rData[1][68].CLK
CLK => rData[1][69].CLK
CLK => rData[1][70].CLK
CLK => rData[1][71].CLK
CLK => rData[1][72].CLK
CLK => rData[1][73].CLK
CLK => rData[1][74].CLK
CLK => rData[1][75].CLK
CLK => rData[1][76].CLK
CLK => rData[1][77].CLK
CLK => rData[1][78].CLK
CLK => rData[1][79].CLK
CLK => rData[1][80].CLK
CLK => rData[1][81].CLK
CLK => rData[1][82].CLK
CLK => rData[1][83].CLK
CLK => rData[1][84].CLK
CLK => rData[1][85].CLK
CLK => rData[1][86].CLK
CLK => rData[1][87].CLK
CLK => rData[1][88].CLK
CLK => rData[1][89].CLK
CLK => rData[1][90].CLK
CLK => rData[1][91].CLK
CLK => rData[1][92].CLK
CLK => rData[1][93].CLK
CLK => rData[1][94].CLK
CLK => rData[1][95].CLK
CLK => rData[1][96].CLK
CLK => rData[1][97].CLK
CLK => rData[1][98].CLK
CLK => rData[1][99].CLK
CLK => rData[1][100].CLK
CLK => rData[1][101].CLK
CLK => rData[1][102].CLK
CLK => rData[1][103].CLK
CLK => rData[1][104].CLK
CLK => rData[1][105].CLK
CLK => rData[1][106].CLK
CLK => rData[1][107].CLK
CLK => rData[1][108].CLK
CLK => rData[1][109].CLK
CLK => rData[1][110].CLK
CLK => rData[1][111].CLK
CLK => rData[1][112].CLK
CLK => rData[1][113].CLK
CLK => rData[1][114].CLK
CLK => rData[1][115].CLK
CLK => rData[1][116].CLK
CLK => rData[1][117].CLK
CLK => rData[1][118].CLK
CLK => rData[1][119].CLK
CLK => rData[1][120].CLK
CLK => rData[1][121].CLK
CLK => rData[1][122].CLK
CLK => rData[1][123].CLK
CLK => rData[1][124].CLK
CLK => rData[1][125].CLK
CLK => rData[1][126].CLK
CLK => rData[1][127].CLK
CLK => rData[1][128].CLK
CLK => rData[1][129].CLK
CLK => rData[1][130].CLK
CLK => rData[1][131].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA[34] => rData[1][34].DATAIN
WR_DATA[35] => rData[1][35].DATAIN
WR_DATA[36] => rData[1][36].DATAIN
WR_DATA[37] => rData[1][37].DATAIN
WR_DATA[38] => rData[1][38].DATAIN
WR_DATA[39] => rData[1][39].DATAIN
WR_DATA[40] => rData[1][40].DATAIN
WR_DATA[41] => rData[1][41].DATAIN
WR_DATA[42] => rData[1][42].DATAIN
WR_DATA[43] => rData[1][43].DATAIN
WR_DATA[44] => rData[1][44].DATAIN
WR_DATA[45] => rData[1][45].DATAIN
WR_DATA[46] => rData[1][46].DATAIN
WR_DATA[47] => rData[1][47].DATAIN
WR_DATA[48] => rData[1][48].DATAIN
WR_DATA[49] => rData[1][49].DATAIN
WR_DATA[50] => rData[1][50].DATAIN
WR_DATA[51] => rData[1][51].DATAIN
WR_DATA[52] => rData[1][52].DATAIN
WR_DATA[53] => rData[1][53].DATAIN
WR_DATA[54] => rData[1][54].DATAIN
WR_DATA[55] => rData[1][55].DATAIN
WR_DATA[56] => rData[1][56].DATAIN
WR_DATA[57] => rData[1][57].DATAIN
WR_DATA[58] => rData[1][58].DATAIN
WR_DATA[59] => rData[1][59].DATAIN
WR_DATA[60] => rData[1][60].DATAIN
WR_DATA[61] => rData[1][61].DATAIN
WR_DATA[62] => rData[1][62].DATAIN
WR_DATA[63] => rData[1][63].DATAIN
WR_DATA[64] => rData[1][64].DATAIN
WR_DATA[65] => rData[1][65].DATAIN
WR_DATA[66] => rData[1][66].DATAIN
WR_DATA[67] => rData[1][67].DATAIN
WR_DATA[68] => rData[1][68].DATAIN
WR_DATA[69] => rData[1][69].DATAIN
WR_DATA[70] => rData[1][70].DATAIN
WR_DATA[71] => rData[1][71].DATAIN
WR_DATA[72] => rData[1][72].DATAIN
WR_DATA[73] => rData[1][73].DATAIN
WR_DATA[74] => rData[1][74].DATAIN
WR_DATA[75] => rData[1][75].DATAIN
WR_DATA[76] => rData[1][76].DATAIN
WR_DATA[77] => rData[1][77].DATAIN
WR_DATA[78] => rData[1][78].DATAIN
WR_DATA[79] => rData[1][79].DATAIN
WR_DATA[80] => rData[1][80].DATAIN
WR_DATA[81] => rData[1][81].DATAIN
WR_DATA[82] => rData[1][82].DATAIN
WR_DATA[83] => rData[1][83].DATAIN
WR_DATA[84] => rData[1][84].DATAIN
WR_DATA[85] => rData[1][85].DATAIN
WR_DATA[86] => rData[1][86].DATAIN
WR_DATA[87] => rData[1][87].DATAIN
WR_DATA[88] => rData[1][88].DATAIN
WR_DATA[89] => rData[1][89].DATAIN
WR_DATA[90] => rData[1][90].DATAIN
WR_DATA[91] => rData[1][91].DATAIN
WR_DATA[92] => rData[1][92].DATAIN
WR_DATA[93] => rData[1][93].DATAIN
WR_DATA[94] => rData[1][94].DATAIN
WR_DATA[95] => rData[1][95].DATAIN
WR_DATA[96] => rData[1][96].DATAIN
WR_DATA[97] => rData[1][97].DATAIN
WR_DATA[98] => rData[1][98].DATAIN
WR_DATA[99] => rData[1][99].DATAIN
WR_DATA[100] => rData[1][100].DATAIN
WR_DATA[101] => rData[1][101].DATAIN
WR_DATA[102] => rData[1][102].DATAIN
WR_DATA[103] => rData[1][103].DATAIN
WR_DATA[104] => rData[1][104].DATAIN
WR_DATA[105] => rData[1][105].DATAIN
WR_DATA[106] => rData[1][106].DATAIN
WR_DATA[107] => rData[1][107].DATAIN
WR_DATA[108] => rData[1][108].DATAIN
WR_DATA[109] => rData[1][109].DATAIN
WR_DATA[110] => rData[1][110].DATAIN
WR_DATA[111] => rData[1][111].DATAIN
WR_DATA[112] => rData[1][112].DATAIN
WR_DATA[113] => rData[1][113].DATAIN
WR_DATA[114] => rData[1][114].DATAIN
WR_DATA[115] => rData[1][115].DATAIN
WR_DATA[116] => rData[1][116].DATAIN
WR_DATA[117] => rData[1][117].DATAIN
WR_DATA[118] => rData[1][118].DATAIN
WR_DATA[119] => rData[1][119].DATAIN
WR_DATA[120] => rData[1][120].DATAIN
WR_DATA[121] => rData[1][121].DATAIN
WR_DATA[122] => rData[1][122].DATAIN
WR_DATA[123] => rData[1][123].DATAIN
WR_DATA[124] => rData[1][124].DATAIN
WR_DATA[125] => rData[1][125].DATAIN
WR_DATA[126] => rData[1][126].DATAIN
WR_DATA[127] => rData[1][127].DATAIN
WR_DATA[128] => rData[1][128].DATAIN
WR_DATA[129] => rData[1][129].DATAIN
WR_DATA[130] => rData[1][130].DATAIN
WR_DATA[131] => rData[1][131].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= rData[1][34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= rData[1][35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= rData[1][36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= rData[1][37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= rData[1][38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= rData[1][39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= rData[1][40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= rData[1][41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= rData[1][42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= rData[1][43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= rData[1][44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= rData[1][45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= rData[1][46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= rData[1][47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= rData[1][48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= rData[1][49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= rData[1][50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= rData[1][51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= rData[1][52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= rData[1][53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= rData[1][54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= rData[1][55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= rData[1][56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= rData[1][57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= rData[1][58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= rData[1][59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= rData[1][60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= rData[1][61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= rData[1][62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= rData[1][63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= rData[1][64].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= rData[1][65].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= rData[1][66].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[67] <= rData[1][67].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[68] <= rData[1][68].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[69] <= rData[1][69].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[70] <= rData[1][70].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[71] <= rData[1][71].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[72] <= rData[1][72].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[73] <= rData[1][73].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[74] <= rData[1][74].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[75] <= rData[1][75].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[76] <= rData[1][76].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[77] <= rData[1][77].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[78] <= rData[1][78].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[79] <= rData[1][79].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[80] <= rData[1][80].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[81] <= rData[1][81].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[82] <= rData[1][82].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[83] <= rData[1][83].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[84] <= rData[1][84].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[85] <= rData[1][85].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[86] <= rData[1][86].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[87] <= rData[1][87].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[88] <= rData[1][88].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[89] <= rData[1][89].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[90] <= rData[1][90].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[91] <= rData[1][91].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[92] <= rData[1][92].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[93] <= rData[1][93].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[94] <= rData[1][94].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[95] <= rData[1][95].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[96] <= rData[1][96].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[97] <= rData[1][97].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[98] <= rData[1][98].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[99] <= rData[1][99].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[100] <= rData[1][100].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[101] <= rData[1][101].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[102] <= rData[1][102].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[103] <= rData[1][103].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[104] <= rData[1][104].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[105] <= rData[1][105].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[106] <= rData[1][106].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[107] <= rData[1][107].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[108] <= rData[1][108].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[109] <= rData[1][109].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[110] <= rData[1][110].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[111] <= rData[1][111].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[112] <= rData[1][112].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[113] <= rData[1][113].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[114] <= rData[1][114].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[115] <= rData[1][115].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[116] <= rData[1][116].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[117] <= rData[1][117].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[118] <= rData[1][118].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[119] <= rData[1][119].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[120] <= rData[1][120].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[121] <= rData[1][121].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[122] <= rData[1][122].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[123] <= rData[1][123].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[124] <= rData[1][124].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[125] <= rData[1][125].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[126] <= rData[1][126].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[127] <= rData[1][127].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[128] <= rData[1][128].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[129] <= rData[1][129].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[130] <= rData[1][130].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[131] <= rData[1][131].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|shiftreg:sop_shiftreg_inst
CLK => rDataShift[3][0].CLK
CLK => rDataShift[2][0].CLK
CLK => rDataShift[1][0].CLK
CLK => rDataShift[0][0].CLK
RST_IN => ~NO_FANOUT~
WR_DATA[0] => rDataShift[0][0].DATAIN
WR_DATA[0] => RD_DATA[0].DATAIN
RD_DATA[0] <= WR_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rDataShift[0][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rDataShift[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rDataShift[2][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rDataShift[3][0].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst
CLK => CLK.IN11
RST_IN => RST_IN.IN10
RX_TLP[0] => ~NO_FANOUT~
RX_TLP[1] => ~NO_FANOUT~
RX_TLP[2] => ~NO_FANOUT~
RX_TLP[3] => ~NO_FANOUT~
RX_TLP[4] => ~NO_FANOUT~
RX_TLP[5] => ~NO_FANOUT~
RX_TLP[6] => ~NO_FANOUT~
RX_TLP[7] => ~NO_FANOUT~
RX_TLP[8] => ~NO_FANOUT~
RX_TLP[9] => ~NO_FANOUT~
RX_TLP[10] => ~NO_FANOUT~
RX_TLP[11] => ~NO_FANOUT~
RX_TLP[12] => ~NO_FANOUT~
RX_TLP[13] => ~NO_FANOUT~
RX_TLP[14] => ~NO_FANOUT~
RX_TLP[15] => ~NO_FANOUT~
RX_TLP[16] => ~NO_FANOUT~
RX_TLP[17] => ~NO_FANOUT~
RX_TLP[18] => ~NO_FANOUT~
RX_TLP[19] => ~NO_FANOUT~
RX_TLP[20] => ~NO_FANOUT~
RX_TLP[21] => ~NO_FANOUT~
RX_TLP[22] => ~NO_FANOUT~
RX_TLP[23] => ~NO_FANOUT~
RX_TLP[24] => ~NO_FANOUT~
RX_TLP[25] => ~NO_FANOUT~
RX_TLP[26] => ~NO_FANOUT~
RX_TLP[27] => ~NO_FANOUT~
RX_TLP[28] => ~NO_FANOUT~
RX_TLP[29] => ~NO_FANOUT~
RX_TLP[30] => ~NO_FANOUT~
RX_TLP[31] => ~NO_FANOUT~
RX_TLP[32] => ~NO_FANOUT~
RX_TLP[33] => ~NO_FANOUT~
RX_TLP[34] => ~NO_FANOUT~
RX_TLP[35] => ~NO_FANOUT~
RX_TLP[36] => ~NO_FANOUT~
RX_TLP[37] => ~NO_FANOUT~
RX_TLP[38] => ~NO_FANOUT~
RX_TLP[39] => ~NO_FANOUT~
RX_TLP[40] => ~NO_FANOUT~
RX_TLP[41] => ~NO_FANOUT~
RX_TLP[42] => ~NO_FANOUT~
RX_TLP[43] => ~NO_FANOUT~
RX_TLP[44] => ~NO_FANOUT~
RX_TLP[45] => ~NO_FANOUT~
RX_TLP[46] => ~NO_FANOUT~
RX_TLP[47] => ~NO_FANOUT~
RX_TLP[48] => ~NO_FANOUT~
RX_TLP[49] => ~NO_FANOUT~
RX_TLP[50] => ~NO_FANOUT~
RX_TLP[51] => ~NO_FANOUT~
RX_TLP[52] => ~NO_FANOUT~
RX_TLP[53] => ~NO_FANOUT~
RX_TLP[54] => ~NO_FANOUT~
RX_TLP[55] => ~NO_FANOUT~
RX_TLP[56] => ~NO_FANOUT~
RX_TLP[57] => ~NO_FANOUT~
RX_TLP[58] => ~NO_FANOUT~
RX_TLP[59] => ~NO_FANOUT~
RX_TLP[60] => ~NO_FANOUT~
RX_TLP[61] => ~NO_FANOUT~
RX_TLP[62] => ~NO_FANOUT~
RX_TLP[63] => ~NO_FANOUT~
RX_TLP_VALID => comb.IN0
RX_TLP_START_FLAG => comb.IN1
RX_TLP_START_OFFSET[0] => ~NO_FANOUT~
RX_TLP_START_OFFSET[1] => ~NO_FANOUT~
RX_TLP_START_OFFSET[2] => ~NO_FANOUT~
RX_TLP_START_OFFSET[3] => ~NO_FANOUT~
RX_TLP_END_FLAG => ~NO_FANOUT~
RX_TLP_END_OFFSET[0] => ~NO_FANOUT~
RX_TLP_END_OFFSET[1] => ~NO_FANOUT~
RX_TLP_END_OFFSET[2] => ~NO_FANOUT~
RX_TLP_END_OFFSET[3] => ~NO_FANOUT~
RX_TLP_BAR_DECODE[0] => ~NO_FANOUT~
RX_TLP_BAR_DECODE[1] => ~NO_FANOUT~
RX_TLP_BAR_DECODE[2] => ~NO_FANOUT~
RX_TLP_BAR_DECODE[3] => ~NO_FANOUT~
RX_TLP_BAR_DECODE[4] => ~NO_FANOUT~
RX_TLP_BAR_DECODE[5] => ~NO_FANOUT~
RX_TLP_BAR_DECODE[6] => ~NO_FANOUT~
RX_TLP_BAR_DECODE[7] => ~NO_FANOUT~
RXC_DATA[0] <= RX_SR_DATA[192].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[1] <= RX_SR_DATA[193].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[2] <= RX_SR_DATA[194].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[3] <= RX_SR_DATA[195].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[4] <= RX_SR_DATA[196].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[5] <= RX_SR_DATA[197].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[6] <= RX_SR_DATA[198].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[7] <= RX_SR_DATA[199].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[8] <= RX_SR_DATA[200].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[9] <= RX_SR_DATA[201].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[10] <= RX_SR_DATA[202].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[11] <= RX_SR_DATA[203].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[12] <= RX_SR_DATA[204].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[13] <= RX_SR_DATA[205].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[14] <= RX_SR_DATA[206].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[15] <= RX_SR_DATA[207].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[16] <= RX_SR_DATA[208].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[17] <= RX_SR_DATA[209].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[18] <= RX_SR_DATA[210].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[19] <= RX_SR_DATA[211].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[20] <= RX_SR_DATA[212].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[21] <= RX_SR_DATA[213].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[22] <= RX_SR_DATA[214].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[23] <= RX_SR_DATA[215].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[24] <= RX_SR_DATA[216].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[25] <= RX_SR_DATA[217].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[26] <= RX_SR_DATA[218].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[27] <= RX_SR_DATA[219].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[28] <= RX_SR_DATA[220].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[29] <= RX_SR_DATA[221].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[30] <= RX_SR_DATA[222].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[31] <= RX_SR_DATA[223].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[32] <= RX_SR_DATA[224].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[33] <= RX_SR_DATA[225].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[34] <= RX_SR_DATA[226].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[35] <= RX_SR_DATA[227].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[36] <= RX_SR_DATA[228].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[37] <= RX_SR_DATA[229].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[38] <= RX_SR_DATA[230].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[39] <= RX_SR_DATA[231].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[40] <= RX_SR_DATA[232].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[41] <= RX_SR_DATA[233].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[42] <= RX_SR_DATA[234].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[43] <= RX_SR_DATA[235].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[44] <= RX_SR_DATA[236].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[45] <= RX_SR_DATA[237].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[46] <= RX_SR_DATA[238].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[47] <= RX_SR_DATA[239].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[48] <= RX_SR_DATA[240].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[49] <= RX_SR_DATA[241].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[50] <= RX_SR_DATA[242].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[51] <= RX_SR_DATA[243].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[52] <= RX_SR_DATA[244].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[53] <= RX_SR_DATA[245].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[54] <= RX_SR_DATA[246].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[55] <= RX_SR_DATA[247].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[56] <= RX_SR_DATA[248].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[57] <= RX_SR_DATA[249].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[58] <= RX_SR_DATA[250].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[59] <= RX_SR_DATA[251].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[60] <= RX_SR_DATA[252].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[61] <= RX_SR_DATA[253].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[62] <= RX_SR_DATA[254].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[63] <= RX_SR_DATA[255].DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA_VALID <= pipeline:output_pipeline.RD_DATA_VALID
RXC_DATA_WORD_ENABLE[0] <= pipeline:dw_pipeline.RD_DATA
RXC_DATA_WORD_ENABLE[1] <= pipeline:dw_pipeline.RD_DATA
RXC_DATA_START_FLAG <= pipeline:output_pipeline.RD_DATA
RXC_DATA_START_OFFSET[0] <= pipeline:output_pipeline.RD_DATA
RXC_DATA_END_FLAG <= pipeline:output_pipeline.RD_DATA
RXC_DATA_END_OFFSET[0] <= pipeline:output_pipeline.RD_DATA
RXC_META_LDWBE[0] <= <GND>
RXC_META_LDWBE[1] <= <GND>
RXC_META_LDWBE[2] <= <GND>
RXC_META_LDWBE[3] <= <GND>
RXC_META_FDWBE[0] <= <GND>
RXC_META_FDWBE[1] <= <GND>
RXC_META_FDWBE[2] <= <GND>
RXC_META_FDWBE[3] <= <GND>
RXC_META_TAG[0] <= pipeline:output_pipeline.RD_DATA
RXC_META_TAG[1] <= pipeline:output_pipeline.RD_DATA
RXC_META_TAG[2] <= pipeline:output_pipeline.RD_DATA
RXC_META_TAG[3] <= pipeline:output_pipeline.RD_DATA
RXC_META_TAG[4] <= pipeline:output_pipeline.RD_DATA
RXC_META_TAG[5] <= pipeline:output_pipeline.RD_DATA
RXC_META_TAG[6] <= pipeline:output_pipeline.RD_DATA
RXC_META_TAG[7] <= pipeline:output_pipeline.RD_DATA
RXC_META_ADDR[0] <= pipeline:output_pipeline.RD_DATA
RXC_META_ADDR[1] <= pipeline:output_pipeline.RD_DATA
RXC_META_ADDR[2] <= pipeline:output_pipeline.RD_DATA
RXC_META_ADDR[3] <= pipeline:output_pipeline.RD_DATA
RXC_META_ADDR[4] <= pipeline:output_pipeline.RD_DATA
RXC_META_ADDR[5] <= pipeline:output_pipeline.RD_DATA
RXC_META_ADDR[6] <= pipeline:output_pipeline.RD_DATA
RXC_META_TYPE[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
RXC_META_TYPE[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
RXC_META_TYPE[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
RXC_META_LENGTH[0] <= pipeline:output_pipeline.RD_DATA
RXC_META_LENGTH[1] <= pipeline:output_pipeline.RD_DATA
RXC_META_LENGTH[2] <= pipeline:output_pipeline.RD_DATA
RXC_META_LENGTH[3] <= pipeline:output_pipeline.RD_DATA
RXC_META_LENGTH[4] <= pipeline:output_pipeline.RD_DATA
RXC_META_LENGTH[5] <= pipeline:output_pipeline.RD_DATA
RXC_META_LENGTH[6] <= pipeline:output_pipeline.RD_DATA
RXC_META_LENGTH[7] <= pipeline:output_pipeline.RD_DATA
RXC_META_LENGTH[8] <= pipeline:output_pipeline.RD_DATA
RXC_META_LENGTH[9] <= pipeline:output_pipeline.RD_DATA
RXC_META_BYTES_REMAINING[0] <= pipeline:output_pipeline.RD_DATA
RXC_META_BYTES_REMAINING[1] <= pipeline:output_pipeline.RD_DATA
RXC_META_BYTES_REMAINING[2] <= pipeline:output_pipeline.RD_DATA
RXC_META_BYTES_REMAINING[3] <= pipeline:output_pipeline.RD_DATA
RXC_META_BYTES_REMAINING[4] <= pipeline:output_pipeline.RD_DATA
RXC_META_BYTES_REMAINING[5] <= pipeline:output_pipeline.RD_DATA
RXC_META_BYTES_REMAINING[6] <= pipeline:output_pipeline.RD_DATA
RXC_META_BYTES_REMAINING[7] <= pipeline:output_pipeline.RD_DATA
RXC_META_BYTES_REMAINING[8] <= pipeline:output_pipeline.RD_DATA
RXC_META_BYTES_REMAINING[9] <= pipeline:output_pipeline.RD_DATA
RXC_META_BYTES_REMAINING[10] <= pipeline:output_pipeline.RD_DATA
RXC_META_BYTES_REMAINING[11] <= pipeline:output_pipeline.RD_DATA
RXC_META_COMPLETER_ID[0] <= pipeline:output_pipeline.RD_DATA
RXC_META_COMPLETER_ID[1] <= pipeline:output_pipeline.RD_DATA
RXC_META_COMPLETER_ID[2] <= pipeline:output_pipeline.RD_DATA
RXC_META_COMPLETER_ID[3] <= pipeline:output_pipeline.RD_DATA
RXC_META_COMPLETER_ID[4] <= pipeline:output_pipeline.RD_DATA
RXC_META_COMPLETER_ID[5] <= pipeline:output_pipeline.RD_DATA
RXC_META_COMPLETER_ID[6] <= pipeline:output_pipeline.RD_DATA
RXC_META_COMPLETER_ID[7] <= pipeline:output_pipeline.RD_DATA
RXC_META_COMPLETER_ID[8] <= pipeline:output_pipeline.RD_DATA
RXC_META_COMPLETER_ID[9] <= pipeline:output_pipeline.RD_DATA
RXC_META_COMPLETER_ID[10] <= pipeline:output_pipeline.RD_DATA
RXC_META_COMPLETER_ID[11] <= pipeline:output_pipeline.RD_DATA
RXC_META_COMPLETER_ID[12] <= pipeline:output_pipeline.RD_DATA
RXC_META_COMPLETER_ID[13] <= pipeline:output_pipeline.RD_DATA
RXC_META_COMPLETER_ID[14] <= pipeline:output_pipeline.RD_DATA
RXC_META_COMPLETER_ID[15] <= pipeline:output_pipeline.RD_DATA
RXC_META_EP <= pipeline:output_pipeline.RD_DATA
RX_SR_DATA[0] => ~NO_FANOUT~
RX_SR_DATA[1] => ~NO_FANOUT~
RX_SR_DATA[2] => ~NO_FANOUT~
RX_SR_DATA[3] => ~NO_FANOUT~
RX_SR_DATA[4] => ~NO_FANOUT~
RX_SR_DATA[5] => ~NO_FANOUT~
RX_SR_DATA[6] => ~NO_FANOUT~
RX_SR_DATA[7] => ~NO_FANOUT~
RX_SR_DATA[8] => ~NO_FANOUT~
RX_SR_DATA[9] => ~NO_FANOUT~
RX_SR_DATA[10] => ~NO_FANOUT~
RX_SR_DATA[11] => ~NO_FANOUT~
RX_SR_DATA[12] => ~NO_FANOUT~
RX_SR_DATA[13] => ~NO_FANOUT~
RX_SR_DATA[14] => ~NO_FANOUT~
RX_SR_DATA[15] => ~NO_FANOUT~
RX_SR_DATA[16] => ~NO_FANOUT~
RX_SR_DATA[17] => ~NO_FANOUT~
RX_SR_DATA[18] => ~NO_FANOUT~
RX_SR_DATA[19] => ~NO_FANOUT~
RX_SR_DATA[20] => ~NO_FANOUT~
RX_SR_DATA[21] => ~NO_FANOUT~
RX_SR_DATA[22] => ~NO_FANOUT~
RX_SR_DATA[23] => ~NO_FANOUT~
RX_SR_DATA[24] => Equal1.IN2
RX_SR_DATA[25] => Equal1.IN4
RX_SR_DATA[26] => Equal1.IN1
RX_SR_DATA[27] => Equal1.IN3
RX_SR_DATA[28] => Equal1.IN0
RX_SR_DATA[29] => ~NO_FANOUT~
RX_SR_DATA[30] => ~NO_FANOUT~
RX_SR_DATA[31] => ~NO_FANOUT~
RX_SR_DATA[32] => ~NO_FANOUT~
RX_SR_DATA[33] => ~NO_FANOUT~
RX_SR_DATA[34] => ~NO_FANOUT~
RX_SR_DATA[35] => ~NO_FANOUT~
RX_SR_DATA[36] => ~NO_FANOUT~
RX_SR_DATA[37] => ~NO_FANOUT~
RX_SR_DATA[38] => ~NO_FANOUT~
RX_SR_DATA[39] => ~NO_FANOUT~
RX_SR_DATA[40] => ~NO_FANOUT~
RX_SR_DATA[41] => ~NO_FANOUT~
RX_SR_DATA[42] => ~NO_FANOUT~
RX_SR_DATA[43] => ~NO_FANOUT~
RX_SR_DATA[44] => ~NO_FANOUT~
RX_SR_DATA[45] => ~NO_FANOUT~
RX_SR_DATA[46] => ~NO_FANOUT~
RX_SR_DATA[47] => ~NO_FANOUT~
RX_SR_DATA[48] => ~NO_FANOUT~
RX_SR_DATA[49] => ~NO_FANOUT~
RX_SR_DATA[50] => ~NO_FANOUT~
RX_SR_DATA[51] => ~NO_FANOUT~
RX_SR_DATA[52] => ~NO_FANOUT~
RX_SR_DATA[53] => ~NO_FANOUT~
RX_SR_DATA[54] => ~NO_FANOUT~
RX_SR_DATA[55] => ~NO_FANOUT~
RX_SR_DATA[56] => ~NO_FANOUT~
RX_SR_DATA[57] => ~NO_FANOUT~
RX_SR_DATA[58] => ~NO_FANOUT~
RX_SR_DATA[59] => ~NO_FANOUT~
RX_SR_DATA[60] => ~NO_FANOUT~
RX_SR_DATA[61] => ~NO_FANOUT~
RX_SR_DATA[62] => ~NO_FANOUT~
RX_SR_DATA[63] => ~NO_FANOUT~
RX_SR_DATA[64] => RX_SR_DATA[64].IN4
RX_SR_DATA[65] => RX_SR_DATA[65].IN4
RX_SR_DATA[66] => RX_SR_DATA[66].IN4
RX_SR_DATA[67] => RX_SR_DATA[67].IN4
RX_SR_DATA[68] => RX_SR_DATA[68].IN4
RX_SR_DATA[69] => RX_SR_DATA[69].IN4
RX_SR_DATA[70] => RX_SR_DATA[70].IN4
RX_SR_DATA[71] => RX_SR_DATA[71].IN3
RX_SR_DATA[72] => RX_SR_DATA[72].IN3
RX_SR_DATA[73] => RX_SR_DATA[73].IN3
RX_SR_DATA[74] => RX_SR_DATA[74].IN2
RX_SR_DATA[75] => RX_SR_DATA[75].IN2
RX_SR_DATA[76] => RX_SR_DATA[76].IN2
RX_SR_DATA[77] => RX_SR_DATA[77].IN2
RX_SR_DATA[78] => RX_SR_DATA[78].IN2
RX_SR_DATA[79] => RX_SR_DATA[79].IN2
RX_SR_DATA[80] => RX_SR_DATA[80].IN2
RX_SR_DATA[81] => RX_SR_DATA[81].IN2
RX_SR_DATA[82] => RX_SR_DATA[82].IN2
RX_SR_DATA[83] => RX_SR_DATA[83].IN2
RX_SR_DATA[84] => RX_SR_DATA[84].IN2
RX_SR_DATA[85] => RX_SR_DATA[85].IN2
RX_SR_DATA[86] => RX_SR_DATA[86].IN2
RX_SR_DATA[87] => RX_SR_DATA[87].IN2
RX_SR_DATA[88] => RX_SR_DATA[88].IN3
RX_SR_DATA[89] => RX_SR_DATA[89].IN3
RX_SR_DATA[90] => RX_SR_DATA[90].IN3
RX_SR_DATA[91] => RX_SR_DATA[91].IN3
RX_SR_DATA[92] => RX_SR_DATA[92].IN3
RX_SR_DATA[93] => RX_SR_DATA[93].IN2
RX_SR_DATA[94] => RX_SR_DATA[94].IN2
RX_SR_DATA[95] => RX_SR_DATA[95].IN2
RX_SR_DATA[96] => RX_SR_DATA[96].IN1
RX_SR_DATA[97] => RX_SR_DATA[97].IN1
RX_SR_DATA[98] => RX_SR_DATA[98].IN1
RX_SR_DATA[99] => RX_SR_DATA[99].IN1
RX_SR_DATA[100] => RX_SR_DATA[100].IN1
RX_SR_DATA[101] => RX_SR_DATA[101].IN1
RX_SR_DATA[102] => RX_SR_DATA[102].IN1
RX_SR_DATA[103] => RX_SR_DATA[103].IN1
RX_SR_DATA[104] => RX_SR_DATA[104].IN1
RX_SR_DATA[105] => RX_SR_DATA[105].IN1
RX_SR_DATA[106] => RX_SR_DATA[106].IN1
RX_SR_DATA[107] => RX_SR_DATA[107].IN1
RX_SR_DATA[108] => RX_SR_DATA[108].IN1
RX_SR_DATA[109] => RX_SR_DATA[109].IN1
RX_SR_DATA[110] => RX_SR_DATA[110].IN1
RX_SR_DATA[111] => RX_SR_DATA[111].IN1
RX_SR_DATA[112] => RX_SR_DATA[112].IN1
RX_SR_DATA[113] => RX_SR_DATA[113].IN1
RX_SR_DATA[114] => RX_SR_DATA[114].IN1
RX_SR_DATA[115] => RX_SR_DATA[115].IN1
RX_SR_DATA[116] => RX_SR_DATA[116].IN1
RX_SR_DATA[117] => RX_SR_DATA[117].IN1
RX_SR_DATA[118] => RX_SR_DATA[118].IN1
RX_SR_DATA[119] => RX_SR_DATA[119].IN1
RX_SR_DATA[120] => RX_SR_DATA[120].IN1
RX_SR_DATA[121] => RX_SR_DATA[121].IN1
RX_SR_DATA[122] => RX_SR_DATA[122].IN1
RX_SR_DATA[123] => RX_SR_DATA[123].IN1
RX_SR_DATA[124] => RX_SR_DATA[124].IN1
RX_SR_DATA[125] => RX_SR_DATA[125].IN1
RX_SR_DATA[126] => RX_SR_DATA[126].IN1
RX_SR_DATA[127] => RX_SR_DATA[127].IN1
RX_SR_DATA[128] => ~NO_FANOUT~
RX_SR_DATA[129] => ~NO_FANOUT~
RX_SR_DATA[130] => ~NO_FANOUT~
RX_SR_DATA[131] => ~NO_FANOUT~
RX_SR_DATA[132] => ~NO_FANOUT~
RX_SR_DATA[133] => ~NO_FANOUT~
RX_SR_DATA[134] => ~NO_FANOUT~
RX_SR_DATA[135] => ~NO_FANOUT~
RX_SR_DATA[136] => ~NO_FANOUT~
RX_SR_DATA[137] => ~NO_FANOUT~
RX_SR_DATA[138] => ~NO_FANOUT~
RX_SR_DATA[139] => ~NO_FANOUT~
RX_SR_DATA[140] => ~NO_FANOUT~
RX_SR_DATA[141] => ~NO_FANOUT~
RX_SR_DATA[142] => ~NO_FANOUT~
RX_SR_DATA[143] => ~NO_FANOUT~
RX_SR_DATA[144] => ~NO_FANOUT~
RX_SR_DATA[145] => ~NO_FANOUT~
RX_SR_DATA[146] => ~NO_FANOUT~
RX_SR_DATA[147] => ~NO_FANOUT~
RX_SR_DATA[148] => ~NO_FANOUT~
RX_SR_DATA[149] => ~NO_FANOUT~
RX_SR_DATA[150] => ~NO_FANOUT~
RX_SR_DATA[151] => ~NO_FANOUT~
RX_SR_DATA[152] => ~NO_FANOUT~
RX_SR_DATA[153] => ~NO_FANOUT~
RX_SR_DATA[154] => ~NO_FANOUT~
RX_SR_DATA[155] => ~NO_FANOUT~
RX_SR_DATA[156] => ~NO_FANOUT~
RX_SR_DATA[157] => ~NO_FANOUT~
RX_SR_DATA[158] => ~NO_FANOUT~
RX_SR_DATA[159] => ~NO_FANOUT~
RX_SR_DATA[160] => ~NO_FANOUT~
RX_SR_DATA[161] => ~NO_FANOUT~
RX_SR_DATA[162] => ~NO_FANOUT~
RX_SR_DATA[163] => ~NO_FANOUT~
RX_SR_DATA[164] => ~NO_FANOUT~
RX_SR_DATA[165] => ~NO_FANOUT~
RX_SR_DATA[166] => ~NO_FANOUT~
RX_SR_DATA[167] => ~NO_FANOUT~
RX_SR_DATA[168] => ~NO_FANOUT~
RX_SR_DATA[169] => ~NO_FANOUT~
RX_SR_DATA[170] => ~NO_FANOUT~
RX_SR_DATA[171] => ~NO_FANOUT~
RX_SR_DATA[172] => ~NO_FANOUT~
RX_SR_DATA[173] => ~NO_FANOUT~
RX_SR_DATA[174] => ~NO_FANOUT~
RX_SR_DATA[175] => ~NO_FANOUT~
RX_SR_DATA[176] => ~NO_FANOUT~
RX_SR_DATA[177] => ~NO_FANOUT~
RX_SR_DATA[178] => ~NO_FANOUT~
RX_SR_DATA[179] => ~NO_FANOUT~
RX_SR_DATA[180] => ~NO_FANOUT~
RX_SR_DATA[181] => ~NO_FANOUT~
RX_SR_DATA[182] => ~NO_FANOUT~
RX_SR_DATA[183] => ~NO_FANOUT~
RX_SR_DATA[184] => ~NO_FANOUT~
RX_SR_DATA[185] => ~NO_FANOUT~
RX_SR_DATA[186] => ~NO_FANOUT~
RX_SR_DATA[187] => ~NO_FANOUT~
RX_SR_DATA[188] => ~NO_FANOUT~
RX_SR_DATA[189] => ~NO_FANOUT~
RX_SR_DATA[190] => ~NO_FANOUT~
RX_SR_DATA[191] => ~NO_FANOUT~
RX_SR_DATA[192] => RXC_DATA[0].DATAIN
RX_SR_DATA[193] => RXC_DATA[1].DATAIN
RX_SR_DATA[194] => RXC_DATA[2].DATAIN
RX_SR_DATA[195] => RXC_DATA[3].DATAIN
RX_SR_DATA[196] => RXC_DATA[4].DATAIN
RX_SR_DATA[197] => RXC_DATA[5].DATAIN
RX_SR_DATA[198] => RXC_DATA[6].DATAIN
RX_SR_DATA[199] => RXC_DATA[7].DATAIN
RX_SR_DATA[200] => RXC_DATA[8].DATAIN
RX_SR_DATA[201] => RXC_DATA[9].DATAIN
RX_SR_DATA[202] => RXC_DATA[10].DATAIN
RX_SR_DATA[203] => RXC_DATA[11].DATAIN
RX_SR_DATA[204] => RXC_DATA[12].DATAIN
RX_SR_DATA[205] => RXC_DATA[13].DATAIN
RX_SR_DATA[206] => RXC_DATA[14].DATAIN
RX_SR_DATA[207] => RXC_DATA[15].DATAIN
RX_SR_DATA[208] => RXC_DATA[16].DATAIN
RX_SR_DATA[209] => RXC_DATA[17].DATAIN
RX_SR_DATA[210] => RXC_DATA[18].DATAIN
RX_SR_DATA[211] => RXC_DATA[19].DATAIN
RX_SR_DATA[212] => RXC_DATA[20].DATAIN
RX_SR_DATA[213] => RXC_DATA[21].DATAIN
RX_SR_DATA[214] => RXC_DATA[22].DATAIN
RX_SR_DATA[215] => RXC_DATA[23].DATAIN
RX_SR_DATA[216] => RXC_DATA[24].DATAIN
RX_SR_DATA[217] => RXC_DATA[25].DATAIN
RX_SR_DATA[218] => RXC_DATA[26].DATAIN
RX_SR_DATA[219] => RXC_DATA[27].DATAIN
RX_SR_DATA[220] => RXC_DATA[28].DATAIN
RX_SR_DATA[221] => RXC_DATA[29].DATAIN
RX_SR_DATA[222] => RXC_DATA[30].DATAIN
RX_SR_DATA[223] => RXC_DATA[31].DATAIN
RX_SR_DATA[224] => RXC_DATA[32].DATAIN
RX_SR_DATA[225] => RXC_DATA[33].DATAIN
RX_SR_DATA[226] => RXC_DATA[34].DATAIN
RX_SR_DATA[227] => RXC_DATA[35].DATAIN
RX_SR_DATA[228] => RXC_DATA[36].DATAIN
RX_SR_DATA[229] => RXC_DATA[37].DATAIN
RX_SR_DATA[230] => RXC_DATA[38].DATAIN
RX_SR_DATA[231] => RXC_DATA[39].DATAIN
RX_SR_DATA[232] => RXC_DATA[40].DATAIN
RX_SR_DATA[233] => RXC_DATA[41].DATAIN
RX_SR_DATA[234] => RXC_DATA[42].DATAIN
RX_SR_DATA[235] => RXC_DATA[43].DATAIN
RX_SR_DATA[236] => RXC_DATA[44].DATAIN
RX_SR_DATA[237] => RXC_DATA[45].DATAIN
RX_SR_DATA[238] => RXC_DATA[46].DATAIN
RX_SR_DATA[239] => RXC_DATA[47].DATAIN
RX_SR_DATA[240] => RXC_DATA[48].DATAIN
RX_SR_DATA[241] => RXC_DATA[49].DATAIN
RX_SR_DATA[242] => RXC_DATA[50].DATAIN
RX_SR_DATA[243] => RXC_DATA[51].DATAIN
RX_SR_DATA[244] => RXC_DATA[52].DATAIN
RX_SR_DATA[245] => RXC_DATA[53].DATAIN
RX_SR_DATA[246] => RXC_DATA[54].DATAIN
RX_SR_DATA[247] => RXC_DATA[55].DATAIN
RX_SR_DATA[248] => RXC_DATA[56].DATAIN
RX_SR_DATA[249] => RXC_DATA[57].DATAIN
RX_SR_DATA[250] => RXC_DATA[58].DATAIN
RX_SR_DATA[251] => RXC_DATA[59].DATAIN
RX_SR_DATA[252] => RXC_DATA[60].DATAIN
RX_SR_DATA[253] => RXC_DATA[61].DATAIN
RX_SR_DATA[254] => RXC_DATA[62].DATAIN
RX_SR_DATA[255] => RXC_DATA[63].DATAIN
RX_SR_DATA[256] => ~NO_FANOUT~
RX_SR_DATA[257] => ~NO_FANOUT~
RX_SR_DATA[258] => ~NO_FANOUT~
RX_SR_DATA[259] => ~NO_FANOUT~
RX_SR_DATA[260] => ~NO_FANOUT~
RX_SR_DATA[261] => ~NO_FANOUT~
RX_SR_DATA[262] => ~NO_FANOUT~
RX_SR_DATA[263] => ~NO_FANOUT~
RX_SR_DATA[264] => ~NO_FANOUT~
RX_SR_DATA[265] => ~NO_FANOUT~
RX_SR_DATA[266] => ~NO_FANOUT~
RX_SR_DATA[267] => ~NO_FANOUT~
RX_SR_DATA[268] => ~NO_FANOUT~
RX_SR_DATA[269] => ~NO_FANOUT~
RX_SR_DATA[270] => ~NO_FANOUT~
RX_SR_DATA[271] => ~NO_FANOUT~
RX_SR_DATA[272] => ~NO_FANOUT~
RX_SR_DATA[273] => ~NO_FANOUT~
RX_SR_DATA[274] => ~NO_FANOUT~
RX_SR_DATA[275] => ~NO_FANOUT~
RX_SR_DATA[276] => ~NO_FANOUT~
RX_SR_DATA[277] => ~NO_FANOUT~
RX_SR_DATA[278] => ~NO_FANOUT~
RX_SR_DATA[279] => ~NO_FANOUT~
RX_SR_DATA[280] => ~NO_FANOUT~
RX_SR_DATA[281] => ~NO_FANOUT~
RX_SR_DATA[282] => ~NO_FANOUT~
RX_SR_DATA[283] => ~NO_FANOUT~
RX_SR_DATA[284] => ~NO_FANOUT~
RX_SR_DATA[285] => ~NO_FANOUT~
RX_SR_DATA[286] => ~NO_FANOUT~
RX_SR_DATA[287] => ~NO_FANOUT~
RX_SR_DATA[288] => ~NO_FANOUT~
RX_SR_DATA[289] => ~NO_FANOUT~
RX_SR_DATA[290] => ~NO_FANOUT~
RX_SR_DATA[291] => ~NO_FANOUT~
RX_SR_DATA[292] => ~NO_FANOUT~
RX_SR_DATA[293] => ~NO_FANOUT~
RX_SR_DATA[294] => ~NO_FANOUT~
RX_SR_DATA[295] => ~NO_FANOUT~
RX_SR_DATA[296] => ~NO_FANOUT~
RX_SR_DATA[297] => ~NO_FANOUT~
RX_SR_DATA[298] => ~NO_FANOUT~
RX_SR_DATA[299] => ~NO_FANOUT~
RX_SR_DATA[300] => ~NO_FANOUT~
RX_SR_DATA[301] => ~NO_FANOUT~
RX_SR_DATA[302] => ~NO_FANOUT~
RX_SR_DATA[303] => ~NO_FANOUT~
RX_SR_DATA[304] => ~NO_FANOUT~
RX_SR_DATA[305] => ~NO_FANOUT~
RX_SR_DATA[306] => ~NO_FANOUT~
RX_SR_DATA[307] => ~NO_FANOUT~
RX_SR_DATA[308] => ~NO_FANOUT~
RX_SR_DATA[309] => ~NO_FANOUT~
RX_SR_DATA[310] => ~NO_FANOUT~
RX_SR_DATA[311] => ~NO_FANOUT~
RX_SR_DATA[312] => ~NO_FANOUT~
RX_SR_DATA[313] => ~NO_FANOUT~
RX_SR_DATA[314] => ~NO_FANOUT~
RX_SR_DATA[315] => ~NO_FANOUT~
RX_SR_DATA[316] => ~NO_FANOUT~
RX_SR_DATA[317] => ~NO_FANOUT~
RX_SR_DATA[318] => ~NO_FANOUT~
RX_SR_DATA[319] => ~NO_FANOUT~
RX_SR_EOP[0] => ~NO_FANOUT~
RX_SR_EOP[1] => ~NO_FANOUT~
RX_SR_EOP[2] => wEndFlag.IN2
RX_SR_EOP[3] => ~NO_FANOUT~
RX_SR_EOP[4] => ~NO_FANOUT~
RX_SR_END_OFFSET[0] => ~NO_FANOUT~
RX_SR_END_OFFSET[1] => ~NO_FANOUT~
RX_SR_END_OFFSET[2] => ~NO_FANOUT~
RX_SR_END_OFFSET[3] => ~NO_FANOUT~
RX_SR_END_OFFSET[4] => ~NO_FANOUT~
RX_SR_END_OFFSET[5] => ~NO_FANOUT~
RX_SR_END_OFFSET[6] => ~NO_FANOUT~
RX_SR_END_OFFSET[7] => ~NO_FANOUT~
RX_SR_END_OFFSET[8] => ~NO_FANOUT~
RX_SR_END_OFFSET[9] => ~NO_FANOUT~
RX_SR_END_OFFSET[10] => ~NO_FANOUT~
RX_SR_END_OFFSET[11] => ~NO_FANOUT~
RX_SR_END_OFFSET[12] => ~NO_FANOUT~
RX_SR_END_OFFSET[13] => ~NO_FANOUT~
RX_SR_END_OFFSET[14] => ~NO_FANOUT~
RX_SR_END_OFFSET[15] => ~NO_FANOUT~
RX_SR_END_OFFSET[16] => ~NO_FANOUT~
RX_SR_END_OFFSET[17] => ~NO_FANOUT~
RX_SR_END_OFFSET[18] => ~NO_FANOUT~
RX_SR_END_OFFSET[19] => ~NO_FANOUT~
RX_SR_SOP[0] => ~NO_FANOUT~
RX_SR_SOP[1] => ~NO_FANOUT~
RX_SR_SOP[2] => ~NO_FANOUT~
RX_SR_SOP[3] => ~NO_FANOUT~
RX_SR_SOP[4] => ~NO_FANOUT~
RX_SR_VALID[0] => ~NO_FANOUT~
RX_SR_VALID[1] => ~NO_FANOUT~
RX_SR_VALID[2] => ~NO_FANOUT~
RX_SR_VALID[3] => ~NO_FANOUT~
RX_SR_VALID[4] => ~NO_FANOUT~


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_DW0_register
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
CLK => rData[7].CLK
CLK => rData[8].CLK
CLK => rData[9].CLK
CLK => rData[10].CLK
CLK => rData[11].CLK
CLK => rData[12].CLK
CLK => rData[13].CLK
CLK => rData[14].CLK
CLK => rData[15].CLK
CLK => rData[16].CLK
CLK => rData[17].CLK
CLK => rData[18].CLK
CLK => rData[19].CLK
CLK => rData[20].CLK
CLK => rData[21].CLK
CLK => rData[22].CLK
CLK => rData[23].CLK
CLK => rData[24].CLK
CLK => rData[25].CLK
CLK => rData[26].CLK
CLK => rData[27].CLK
CLK => rData[28].CLK
CLK => rData[29].CLK
CLK => rData[30].CLK
CLK => rData[31].CLK
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RD_DATA[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[31].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[0] => rData.DATAB
WR_DATA[1] => rData.DATAB
WR_DATA[2] => rData.DATAB
WR_DATA[3] => rData.DATAB
WR_DATA[4] => rData.DATAB
WR_DATA[5] => rData.DATAB
WR_DATA[6] => rData.DATAB
WR_DATA[7] => rData.DATAB
WR_DATA[8] => rData.DATAB
WR_DATA[9] => rData.DATAB
WR_DATA[10] => rData.DATAB
WR_DATA[11] => rData.DATAB
WR_DATA[12] => rData.DATAB
WR_DATA[13] => rData.DATAB
WR_DATA[14] => rData.DATAB
WR_DATA[15] => rData.DATAB
WR_DATA[16] => rData.DATAB
WR_DATA[17] => rData.DATAB
WR_DATA[18] => rData.DATAB
WR_DATA[19] => rData.DATAB
WR_DATA[20] => rData.DATAB
WR_DATA[21] => rData.DATAB
WR_DATA[22] => rData.DATAB
WR_DATA[23] => rData.DATAB
WR_DATA[24] => rData.DATAB
WR_DATA[25] => rData.DATAB
WR_DATA[26] => rData.DATAB
WR_DATA[27] => rData.DATAB
WR_DATA[28] => rData.DATAB
WR_DATA[29] => rData.DATAB
WR_DATA[30] => rData.DATAB
WR_DATA[31] => rData.DATAB
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:meta_DW1_register
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
CLK => rData[7].CLK
CLK => rData[8].CLK
CLK => rData[9].CLK
CLK => rData[10].CLK
CLK => rData[11].CLK
CLK => rData[12].CLK
CLK => rData[13].CLK
CLK => rData[14].CLK
CLK => rData[15].CLK
CLK => rData[16].CLK
CLK => rData[17].CLK
CLK => rData[18].CLK
CLK => rData[19].CLK
CLK => rData[20].CLK
CLK => rData[21].CLK
CLK => rData[22].CLK
CLK => rData[23].CLK
CLK => rData[24].CLK
CLK => rData[25].CLK
CLK => rData[26].CLK
CLK => rData[27].CLK
CLK => rData[28].CLK
CLK => rData[29].CLK
CLK => rData[30].CLK
CLK => rData[31].CLK
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RD_DATA[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[31].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[0] => rData.DATAB
WR_DATA[1] => rData.DATAB
WR_DATA[2] => rData.DATAB
WR_DATA[3] => rData.DATAB
WR_DATA[4] => rData.DATAB
WR_DATA[5] => rData.DATAB
WR_DATA[6] => rData.DATAB
WR_DATA[7] => rData.DATAB
WR_DATA[8] => rData.DATAB
WR_DATA[9] => rData.DATAB
WR_DATA[10] => rData.DATAB
WR_DATA[11] => rData.DATAB
WR_DATA[12] => rData.DATAB
WR_DATA[13] => rData.DATAB
WR_DATA[14] => rData.DATAB
WR_DATA[15] => rData.DATAB
WR_DATA[16] => rData.DATAB
WR_DATA[17] => rData.DATAB
WR_DATA[18] => rData.DATAB
WR_DATA[19] => rData.DATAB
WR_DATA[20] => rData.DATAB
WR_DATA[21] => rData.DATAB
WR_DATA[22] => rData.DATAB
WR_DATA[23] => rData.DATAB
WR_DATA[24] => rData.DATAB
WR_DATA[25] => rData.DATAB
WR_DATA[26] => rData.DATAB
WR_DATA[27] => rData.DATAB
WR_DATA[28] => rData.DATAB
WR_DATA[29] => rData.DATAB
WR_DATA[30] => rData.DATAB
WR_DATA[31] => rData.DATAB
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:meta_DW2_register
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
CLK => rData[7].CLK
CLK => rData[8].CLK
CLK => rData[9].CLK
CLK => rData[10].CLK
CLK => rData[11].CLK
CLK => rData[12].CLK
CLK => rData[13].CLK
CLK => rData[14].CLK
CLK => rData[15].CLK
CLK => rData[16].CLK
CLK => rData[17].CLK
CLK => rData[18].CLK
CLK => rData[19].CLK
CLK => rData[20].CLK
CLK => rData[21].CLK
CLK => rData[22].CLK
CLK => rData[23].CLK
CLK => rData[24].CLK
CLK => rData[25].CLK
CLK => rData[26].CLK
CLK => rData[27].CLK
CLK => rData[28].CLK
CLK => rData[29].CLK
CLK => rData[30].CLK
CLK => rData[31].CLK
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RD_DATA[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[31].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[0] => rData.DATAB
WR_DATA[1] => rData.DATAB
WR_DATA[2] => rData.DATAB
WR_DATA[3] => rData.DATAB
WR_DATA[4] => rData.DATAB
WR_DATA[5] => rData.DATAB
WR_DATA[6] => rData.DATAB
WR_DATA[7] => rData.DATAB
WR_DATA[8] => rData.DATAB
WR_DATA[9] => rData.DATAB
WR_DATA[10] => rData.DATAB
WR_DATA[11] => rData.DATAB
WR_DATA[12] => rData.DATAB
WR_DATA[13] => rData.DATAB
WR_DATA[14] => rData.DATAB
WR_DATA[15] => rData.DATAB
WR_DATA[16] => rData.DATAB
WR_DATA[17] => rData.DATAB
WR_DATA[18] => rData.DATAB
WR_DATA[19] => rData.DATAB
WR_DATA[20] => rData.DATAB
WR_DATA[21] => rData.DATAB
WR_DATA[22] => rData.DATAB
WR_DATA[23] => rData.DATAB
WR_DATA[24] => rData.DATAB
WR_DATA[25] => rData.DATAB
WR_DATA[26] => rData.DATAB
WR_DATA[27] => rData.DATAB
WR_DATA[28] => rData.DATAB
WR_DATA[29] => rData.DATAB
WR_DATA[30] => rData.DATAB
WR_DATA[31] => rData.DATAB
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_type_register
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RD_DATA[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[4].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[0] => rData.DATAB
WR_DATA[1] => rData.DATAB
WR_DATA[2] => rData.DATAB
WR_DATA[3] => rData.DATAB
WR_DATA[4] => rData.DATAB
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_length_register
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
CLK => rData[7].CLK
CLK => rData[8].CLK
CLK => rData[9].CLK
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RD_DATA[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[9].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[0] => rData.DATAB
WR_DATA[1] => rData.DATAB
WR_DATA[2] => rData.DATAB
WR_DATA[3] => rData.DATAB
WR_DATA[4] => rData.DATAB
WR_DATA[5] => rData.DATAB
WR_DATA[6] => rData.DATAB
WR_DATA[7] => rData.DATAB
WR_DATA[8] => rData.DATAB
WR_DATA[9] => rData.DATAB
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_address_register
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RD_DATA[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[6].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[0] => rData.DATAB
WR_DATA[1] => rData.DATAB
WR_DATA[2] => rData.DATAB
WR_DATA[3] => rData.DATAB
WR_DATA[4] => rData.DATAB
WR_DATA[5] => rData.DATAB
WR_DATA[6] => rData.DATAB
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:start_flag_register
CLK => rData[0].CLK
RST_IN => rData.OUTPUTSELECT
RD_DATA[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[0] => rData.DATAB
WR_EN => rData.OUTPUTSELECT


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|offset_to_mask:o2m_ef
OFFSET_ENABLE => Decoder0.IN2
OFFSET[0] => Decoder0.IN3
MASK[0] <= <VCC>
MASK[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:dw_enable
CLK => rData[0].CLK
CLK => rData[1].CLK
RST_IN => rData.OUTPUTSELECT
RST_IN => rData.OUTPUTSELECT
RD_DATA[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[0] => rData.DATAB
WR_DATA[1] => rData.DATAB
WR_EN => rData.OUTPUTSELECT
WR_EN => rData.OUTPUTSELECT


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:dw_pipeline
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:dw_pipeline|reg_pipeline:pipeline_inst
CLK => ~NO_FANOUT~
RST_IN => ~NO_FANOUT~
WR_DATA[0] => RD_DATA[0].DATAIN
WR_DATA[1] => RD_DATA[1].DATAIN
WR_DATA_VALID => RD_DATA_VALID.DATAIN
WR_DATA_READY <= RD_DATA_READY.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= WR_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= WR_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= WR_DATA_VALID.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => WR_DATA_READY.DATAIN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:output_pipeline
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA[68] => WR_DATA[68].IN1
WR_DATA[69] => WR_DATA[69].IN1
WR_DATA[70] => WR_DATA[70].IN1
WR_DATA[71] => WR_DATA[71].IN1
WR_DATA[72] => WR_DATA[72].IN1
WR_DATA[73] => WR_DATA[73].IN1
WR_DATA[74] => WR_DATA[74].IN1
WR_DATA[75] => WR_DATA[75].IN1
WR_DATA[76] => WR_DATA[76].IN1
WR_DATA[77] => WR_DATA[77].IN1
WR_DATA[78] => WR_DATA[78].IN1
WR_DATA[79] => WR_DATA[79].IN1
WR_DATA[80] => WR_DATA[80].IN1
WR_DATA[81] => WR_DATA[81].IN1
WR_DATA[82] => WR_DATA[82].IN1
WR_DATA[83] => WR_DATA[83].IN1
WR_DATA[84] => WR_DATA[84].IN1
WR_DATA[85] => WR_DATA[85].IN1
WR_DATA[86] => WR_DATA[86].IN1
WR_DATA[87] => WR_DATA[87].IN1
WR_DATA[88] => WR_DATA[88].IN1
WR_DATA[89] => WR_DATA[89].IN1
WR_DATA[90] => WR_DATA[90].IN1
WR_DATA[91] => WR_DATA[91].IN1
WR_DATA[92] => WR_DATA[92].IN1
WR_DATA[93] => WR_DATA[93].IN1
WR_DATA[94] => WR_DATA[94].IN1
WR_DATA[95] => WR_DATA[95].IN1
WR_DATA[96] => WR_DATA[96].IN1
WR_DATA[97] => WR_DATA[97].IN1
WR_DATA[98] => WR_DATA[98].IN1
WR_DATA[99] => WR_DATA[99].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[60] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[61] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[62] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[63] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[64] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[65] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[66] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[67] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[68] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[69] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[70] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[71] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[72] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[73] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[74] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[75] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[76] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[77] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[78] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[79] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[80] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[81] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[82] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[83] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[84] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[85] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[86] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[87] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[88] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[89] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[90] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[91] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[92] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[93] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[94] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[95] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[96] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[97] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[98] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[99] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:output_pipeline|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
CLK => rData[1][34].CLK
CLK => rData[1][35].CLK
CLK => rData[1][36].CLK
CLK => rData[1][37].CLK
CLK => rData[1][38].CLK
CLK => rData[1][39].CLK
CLK => rData[1][40].CLK
CLK => rData[1][41].CLK
CLK => rData[1][42].CLK
CLK => rData[1][43].CLK
CLK => rData[1][44].CLK
CLK => rData[1][45].CLK
CLK => rData[1][46].CLK
CLK => rData[1][47].CLK
CLK => rData[1][48].CLK
CLK => rData[1][49].CLK
CLK => rData[1][50].CLK
CLK => rData[1][51].CLK
CLK => rData[1][52].CLK
CLK => rData[1][53].CLK
CLK => rData[1][54].CLK
CLK => rData[1][55].CLK
CLK => rData[1][56].CLK
CLK => rData[1][57].CLK
CLK => rData[1][58].CLK
CLK => rData[1][59].CLK
CLK => rData[1][60].CLK
CLK => rData[1][61].CLK
CLK => rData[1][62].CLK
CLK => rData[1][63].CLK
CLK => rData[1][64].CLK
CLK => rData[1][65].CLK
CLK => rData[1][66].CLK
CLK => rData[1][67].CLK
CLK => rData[1][68].CLK
CLK => rData[1][69].CLK
CLK => rData[1][70].CLK
CLK => rData[1][71].CLK
CLK => rData[1][72].CLK
CLK => rData[1][73].CLK
CLK => rData[1][74].CLK
CLK => rData[1][75].CLK
CLK => rData[1][76].CLK
CLK => rData[1][77].CLK
CLK => rData[1][78].CLK
CLK => rData[1][79].CLK
CLK => rData[1][80].CLK
CLK => rData[1][81].CLK
CLK => rData[1][82].CLK
CLK => rData[1][83].CLK
CLK => rData[1][84].CLK
CLK => rData[1][85].CLK
CLK => rData[1][86].CLK
CLK => rData[1][87].CLK
CLK => rData[1][88].CLK
CLK => rData[1][89].CLK
CLK => rData[1][90].CLK
CLK => rData[1][91].CLK
CLK => rData[1][92].CLK
CLK => rData[1][93].CLK
CLK => rData[1][94].CLK
CLK => rData[1][95].CLK
CLK => rData[1][96].CLK
CLK => rData[1][97].CLK
CLK => rData[1][98].CLK
CLK => rData[1][99].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA[34] => rData[1][34].DATAIN
WR_DATA[35] => rData[1][35].DATAIN
WR_DATA[36] => rData[1][36].DATAIN
WR_DATA[37] => rData[1][37].DATAIN
WR_DATA[38] => rData[1][38].DATAIN
WR_DATA[39] => rData[1][39].DATAIN
WR_DATA[40] => rData[1][40].DATAIN
WR_DATA[41] => rData[1][41].DATAIN
WR_DATA[42] => rData[1][42].DATAIN
WR_DATA[43] => rData[1][43].DATAIN
WR_DATA[44] => rData[1][44].DATAIN
WR_DATA[45] => rData[1][45].DATAIN
WR_DATA[46] => rData[1][46].DATAIN
WR_DATA[47] => rData[1][47].DATAIN
WR_DATA[48] => rData[1][48].DATAIN
WR_DATA[49] => rData[1][49].DATAIN
WR_DATA[50] => rData[1][50].DATAIN
WR_DATA[51] => rData[1][51].DATAIN
WR_DATA[52] => rData[1][52].DATAIN
WR_DATA[53] => rData[1][53].DATAIN
WR_DATA[54] => rData[1][54].DATAIN
WR_DATA[55] => rData[1][55].DATAIN
WR_DATA[56] => rData[1][56].DATAIN
WR_DATA[57] => rData[1][57].DATAIN
WR_DATA[58] => rData[1][58].DATAIN
WR_DATA[59] => rData[1][59].DATAIN
WR_DATA[60] => rData[1][60].DATAIN
WR_DATA[61] => rData[1][61].DATAIN
WR_DATA[62] => rData[1][62].DATAIN
WR_DATA[63] => rData[1][63].DATAIN
WR_DATA[64] => rData[1][64].DATAIN
WR_DATA[65] => rData[1][65].DATAIN
WR_DATA[66] => rData[1][66].DATAIN
WR_DATA[67] => rData[1][67].DATAIN
WR_DATA[68] => rData[1][68].DATAIN
WR_DATA[69] => rData[1][69].DATAIN
WR_DATA[70] => rData[1][70].DATAIN
WR_DATA[71] => rData[1][71].DATAIN
WR_DATA[72] => rData[1][72].DATAIN
WR_DATA[73] => rData[1][73].DATAIN
WR_DATA[74] => rData[1][74].DATAIN
WR_DATA[75] => rData[1][75].DATAIN
WR_DATA[76] => rData[1][76].DATAIN
WR_DATA[77] => rData[1][77].DATAIN
WR_DATA[78] => rData[1][78].DATAIN
WR_DATA[79] => rData[1][79].DATAIN
WR_DATA[80] => rData[1][80].DATAIN
WR_DATA[81] => rData[1][81].DATAIN
WR_DATA[82] => rData[1][82].DATAIN
WR_DATA[83] => rData[1][83].DATAIN
WR_DATA[84] => rData[1][84].DATAIN
WR_DATA[85] => rData[1][85].DATAIN
WR_DATA[86] => rData[1][86].DATAIN
WR_DATA[87] => rData[1][87].DATAIN
WR_DATA[88] => rData[1][88].DATAIN
WR_DATA[89] => rData[1][89].DATAIN
WR_DATA[90] => rData[1][90].DATAIN
WR_DATA[91] => rData[1][91].DATAIN
WR_DATA[92] => rData[1][92].DATAIN
WR_DATA[93] => rData[1][93].DATAIN
WR_DATA[94] => rData[1][94].DATAIN
WR_DATA[95] => rData[1][95].DATAIN
WR_DATA[96] => rData[1][96].DATAIN
WR_DATA[97] => rData[1][97].DATAIN
WR_DATA[98] => rData[1][98].DATAIN
WR_DATA[99] => rData[1][99].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= rData[1][34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= rData[1][35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= rData[1][36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= rData[1][37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= rData[1][38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= rData[1][39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= rData[1][40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= rData[1][41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= rData[1][42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= rData[1][43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= rData[1][44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= rData[1][45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= rData[1][46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= rData[1][47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= rData[1][48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= rData[1][49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= rData[1][50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= rData[1][51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= rData[1][52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= rData[1][53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= rData[1][54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= rData[1][55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= rData[1][56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= rData[1][57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= rData[1][58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= rData[1][59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= rData[1][60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= rData[1][61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= rData[1][62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= rData[1][63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= rData[1][64].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= rData[1][65].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= rData[1][66].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[67] <= rData[1][67].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[68] <= rData[1][68].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[69] <= rData[1][69].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[70] <= rData[1][70].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[71] <= rData[1][71].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[72] <= rData[1][72].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[73] <= rData[1][73].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[74] <= rData[1][74].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[75] <= rData[1][75].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[76] <= rData[1][76].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[77] <= rData[1][77].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[78] <= rData[1][78].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[79] <= rData[1][79].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[80] <= rData[1][80].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[81] <= rData[1][81].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[82] <= rData[1][82].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[83] <= rData[1][83].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[84] <= rData[1][84].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[85] <= rData[1][85].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[86] <= rData[1][86].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[87] <= rData[1][87].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[88] <= rData[1][88].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[89] <= rData[1][89].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[90] <= rData[1][90].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[91] <= rData[1][91].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[92] <= rData[1][92].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[93] <= rData[1][93].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[94] <= rData[1][94].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[95] <= rData[1][95].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[96] <= rData[1][96].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[97] <= rData[1][97].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[98] <= rData[1][98].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[99] <= rData[1][99].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|shiftreg:sop_shiftreg_inst
CLK => rDataShift[3][0].CLK
CLK => rDataShift[2][0].CLK
CLK => rDataShift[1][0].CLK
CLK => rDataShift[0][0].CLK
RST_IN => ~NO_FANOUT~
WR_DATA[0] => rDataShift[0][0].DATAIN
WR_DATA[0] => RD_DATA[0].DATAIN
RD_DATA[0] <= WR_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rDataShift[0][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rDataShift[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rDataShift[2][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rDataShift[3][0].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst
CLK => CLK.IN3
RST_IN => RST_IN.IN3
CONFIG_COMPLETER_ID[0] => CONFIG_COMPLETER_ID[0].IN2
CONFIG_COMPLETER_ID[1] => CONFIG_COMPLETER_ID[1].IN2
CONFIG_COMPLETER_ID[2] => CONFIG_COMPLETER_ID[2].IN2
CONFIG_COMPLETER_ID[3] => CONFIG_COMPLETER_ID[3].IN2
CONFIG_COMPLETER_ID[4] => CONFIG_COMPLETER_ID[4].IN2
CONFIG_COMPLETER_ID[5] => CONFIG_COMPLETER_ID[5].IN2
CONFIG_COMPLETER_ID[6] => CONFIG_COMPLETER_ID[6].IN2
CONFIG_COMPLETER_ID[7] => CONFIG_COMPLETER_ID[7].IN2
CONFIG_COMPLETER_ID[8] => CONFIG_COMPLETER_ID[8].IN2
CONFIG_COMPLETER_ID[9] => CONFIG_COMPLETER_ID[9].IN2
CONFIG_COMPLETER_ID[10] => CONFIG_COMPLETER_ID[10].IN2
CONFIG_COMPLETER_ID[11] => CONFIG_COMPLETER_ID[11].IN2
CONFIG_COMPLETER_ID[12] => CONFIG_COMPLETER_ID[12].IN2
CONFIG_COMPLETER_ID[13] => CONFIG_COMPLETER_ID[13].IN2
CONFIG_COMPLETER_ID[14] => CONFIG_COMPLETER_ID[14].IN2
CONFIG_COMPLETER_ID[15] => CONFIG_COMPLETER_ID[15].IN2
TX_TLP_READY => TX_TLP_READY.IN1
TX_TLP[0] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[1] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[2] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[3] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[4] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[5] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[6] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[7] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[8] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[9] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[10] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[11] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[12] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[13] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[14] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[15] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[16] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[17] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[18] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[19] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[20] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[21] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[22] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[23] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[24] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[25] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[26] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[27] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[28] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[29] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[30] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[31] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[32] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[33] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[34] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[35] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[36] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[37] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[38] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[39] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[40] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[41] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[42] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[43] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[44] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[45] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[46] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[47] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[48] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[49] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[50] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[51] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[52] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[53] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[54] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[55] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[56] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[57] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[58] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[59] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[60] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[61] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[62] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP[63] <= tx_mux:tx_mux_inst.TX_TLP
TX_TLP_VALID <= tx_mux:tx_mux_inst.TX_TLP_VALID
TX_TLP_START_FLAG <= tx_mux:tx_mux_inst.TX_TLP_START_FLAG
TX_TLP_START_OFFSET[0] <= tx_mux:tx_mux_inst.TX_TLP_START_OFFSET
TX_TLP_END_FLAG <= tx_mux:tx_mux_inst.TX_TLP_END_FLAG
TX_TLP_END_OFFSET[0] <= tx_mux:tx_mux_inst.TX_TLP_END_OFFSET
TXC_DATA_VALID => TXC_DATA_VALID.IN1
TXC_DATA[0] => _TXC_DATA[0].IN1
TXC_DATA[1] => _TXC_DATA[1].IN1
TXC_DATA[2] => _TXC_DATA[2].IN1
TXC_DATA[3] => _TXC_DATA[3].IN1
TXC_DATA[4] => _TXC_DATA[4].IN1
TXC_DATA[5] => _TXC_DATA[5].IN1
TXC_DATA[6] => _TXC_DATA[6].IN1
TXC_DATA[7] => _TXC_DATA[7].IN1
TXC_DATA[8] => _TXC_DATA[8].IN1
TXC_DATA[9] => _TXC_DATA[9].IN1
TXC_DATA[10] => _TXC_DATA[10].IN1
TXC_DATA[11] => _TXC_DATA[11].IN1
TXC_DATA[12] => _TXC_DATA[12].IN1
TXC_DATA[13] => _TXC_DATA[13].IN1
TXC_DATA[14] => _TXC_DATA[14].IN1
TXC_DATA[15] => _TXC_DATA[15].IN1
TXC_DATA[16] => _TXC_DATA[16].IN1
TXC_DATA[17] => _TXC_DATA[17].IN1
TXC_DATA[18] => _TXC_DATA[18].IN1
TXC_DATA[19] => _TXC_DATA[19].IN1
TXC_DATA[20] => _TXC_DATA[20].IN1
TXC_DATA[21] => _TXC_DATA[21].IN1
TXC_DATA[22] => _TXC_DATA[22].IN1
TXC_DATA[23] => _TXC_DATA[23].IN1
TXC_DATA[24] => _TXC_DATA[24].IN1
TXC_DATA[25] => _TXC_DATA[25].IN1
TXC_DATA[26] => _TXC_DATA[26].IN1
TXC_DATA[27] => _TXC_DATA[27].IN1
TXC_DATA[28] => _TXC_DATA[28].IN1
TXC_DATA[29] => _TXC_DATA[29].IN1
TXC_DATA[30] => _TXC_DATA[30].IN1
TXC_DATA[31] => _TXC_DATA[31].IN1
TXC_DATA[32] => _TXC_DATA[32].IN1
TXC_DATA[33] => _TXC_DATA[33].IN1
TXC_DATA[34] => _TXC_DATA[34].IN1
TXC_DATA[35] => _TXC_DATA[35].IN1
TXC_DATA[36] => _TXC_DATA[36].IN1
TXC_DATA[37] => _TXC_DATA[37].IN1
TXC_DATA[38] => _TXC_DATA[38].IN1
TXC_DATA[39] => _TXC_DATA[39].IN1
TXC_DATA[40] => _TXC_DATA[40].IN1
TXC_DATA[41] => _TXC_DATA[41].IN1
TXC_DATA[42] => _TXC_DATA[42].IN1
TXC_DATA[43] => _TXC_DATA[43].IN1
TXC_DATA[44] => _TXC_DATA[44].IN1
TXC_DATA[45] => _TXC_DATA[45].IN1
TXC_DATA[46] => _TXC_DATA[46].IN1
TXC_DATA[47] => _TXC_DATA[47].IN1
TXC_DATA[48] => _TXC_DATA[48].IN1
TXC_DATA[49] => _TXC_DATA[49].IN1
TXC_DATA[50] => _TXC_DATA[50].IN1
TXC_DATA[51] => _TXC_DATA[51].IN1
TXC_DATA[52] => _TXC_DATA[52].IN1
TXC_DATA[53] => _TXC_DATA[53].IN1
TXC_DATA[54] => _TXC_DATA[54].IN1
TXC_DATA[55] => _TXC_DATA[55].IN1
TXC_DATA[56] => _TXC_DATA[56].IN1
TXC_DATA[57] => _TXC_DATA[57].IN1
TXC_DATA[58] => _TXC_DATA[58].IN1
TXC_DATA[59] => _TXC_DATA[59].IN1
TXC_DATA[60] => _TXC_DATA[60].IN1
TXC_DATA[61] => _TXC_DATA[61].IN1
TXC_DATA[62] => _TXC_DATA[62].IN1
TXC_DATA[63] => _TXC_DATA[63].IN1
TXC_DATA_START_FLAG => TXC_DATA_START_FLAG.IN1
TXC_DATA_START_OFFSET[0] => TXC_DATA_START_OFFSET[0].IN1
TXC_DATA_END_FLAG => TXC_DATA_END_FLAG.IN1
TXC_DATA_END_OFFSET[0] => TXC_DATA_END_OFFSET[0].IN1
TXC_DATA_READY <= txc_engine_classic:txc_engine_inst.TXC_DATA_READY
TXC_META_VALID => TXC_META_VALID.IN1
TXC_META_FDWBE[0] => TXC_META_FDWBE[0].IN1
TXC_META_FDWBE[1] => TXC_META_FDWBE[1].IN1
TXC_META_FDWBE[2] => TXC_META_FDWBE[2].IN1
TXC_META_FDWBE[3] => TXC_META_FDWBE[3].IN1
TXC_META_LDWBE[0] => TXC_META_LDWBE[0].IN1
TXC_META_LDWBE[1] => TXC_META_LDWBE[1].IN1
TXC_META_LDWBE[2] => TXC_META_LDWBE[2].IN1
TXC_META_LDWBE[3] => TXC_META_LDWBE[3].IN1
TXC_META_ADDR[0] => TXC_META_ADDR[0].IN1
TXC_META_ADDR[1] => TXC_META_ADDR[1].IN1
TXC_META_ADDR[2] => TXC_META_ADDR[2].IN1
TXC_META_ADDR[3] => TXC_META_ADDR[3].IN1
TXC_META_ADDR[4] => TXC_META_ADDR[4].IN1
TXC_META_ADDR[5] => TXC_META_ADDR[5].IN1
TXC_META_ADDR[6] => TXC_META_ADDR[6].IN1
TXC_META_TYPE[0] => TXC_META_TYPE[0].IN1
TXC_META_TYPE[1] => TXC_META_TYPE[1].IN1
TXC_META_TYPE[2] => TXC_META_TYPE[2].IN1
TXC_META_LENGTH[0] => TXC_META_LENGTH[0].IN1
TXC_META_LENGTH[1] => TXC_META_LENGTH[1].IN1
TXC_META_LENGTH[2] => TXC_META_LENGTH[2].IN1
TXC_META_LENGTH[3] => TXC_META_LENGTH[3].IN1
TXC_META_LENGTH[4] => TXC_META_LENGTH[4].IN1
TXC_META_LENGTH[5] => TXC_META_LENGTH[5].IN1
TXC_META_LENGTH[6] => TXC_META_LENGTH[6].IN1
TXC_META_LENGTH[7] => TXC_META_LENGTH[7].IN1
TXC_META_LENGTH[8] => TXC_META_LENGTH[8].IN1
TXC_META_LENGTH[9] => TXC_META_LENGTH[9].IN1
TXC_META_BYTE_COUNT[0] => TXC_META_BYTE_COUNT[0].IN1
TXC_META_BYTE_COUNT[1] => TXC_META_BYTE_COUNT[1].IN1
TXC_META_BYTE_COUNT[2] => TXC_META_BYTE_COUNT[2].IN1
TXC_META_BYTE_COUNT[3] => TXC_META_BYTE_COUNT[3].IN1
TXC_META_BYTE_COUNT[4] => TXC_META_BYTE_COUNT[4].IN1
TXC_META_BYTE_COUNT[5] => TXC_META_BYTE_COUNT[5].IN1
TXC_META_BYTE_COUNT[6] => TXC_META_BYTE_COUNT[6].IN1
TXC_META_BYTE_COUNT[7] => TXC_META_BYTE_COUNT[7].IN1
TXC_META_BYTE_COUNT[8] => TXC_META_BYTE_COUNT[8].IN1
TXC_META_BYTE_COUNT[9] => TXC_META_BYTE_COUNT[9].IN1
TXC_META_BYTE_COUNT[10] => TXC_META_BYTE_COUNT[10].IN1
TXC_META_BYTE_COUNT[11] => TXC_META_BYTE_COUNT[11].IN1
TXC_META_TAG[0] => TXC_META_TAG[0].IN1
TXC_META_TAG[1] => TXC_META_TAG[1].IN1
TXC_META_TAG[2] => TXC_META_TAG[2].IN1
TXC_META_TAG[3] => TXC_META_TAG[3].IN1
TXC_META_TAG[4] => TXC_META_TAG[4].IN1
TXC_META_TAG[5] => TXC_META_TAG[5].IN1
TXC_META_TAG[6] => TXC_META_TAG[6].IN1
TXC_META_TAG[7] => TXC_META_TAG[7].IN1
TXC_META_REQUESTER_ID[0] => TXC_META_REQUESTER_ID[0].IN1
TXC_META_REQUESTER_ID[1] => TXC_META_REQUESTER_ID[1].IN1
TXC_META_REQUESTER_ID[2] => TXC_META_REQUESTER_ID[2].IN1
TXC_META_REQUESTER_ID[3] => TXC_META_REQUESTER_ID[3].IN1
TXC_META_REQUESTER_ID[4] => TXC_META_REQUESTER_ID[4].IN1
TXC_META_REQUESTER_ID[5] => TXC_META_REQUESTER_ID[5].IN1
TXC_META_REQUESTER_ID[6] => TXC_META_REQUESTER_ID[6].IN1
TXC_META_REQUESTER_ID[7] => TXC_META_REQUESTER_ID[7].IN1
TXC_META_REQUESTER_ID[8] => TXC_META_REQUESTER_ID[8].IN1
TXC_META_REQUESTER_ID[9] => TXC_META_REQUESTER_ID[9].IN1
TXC_META_REQUESTER_ID[10] => TXC_META_REQUESTER_ID[10].IN1
TXC_META_REQUESTER_ID[11] => TXC_META_REQUESTER_ID[11].IN1
TXC_META_REQUESTER_ID[12] => TXC_META_REQUESTER_ID[12].IN1
TXC_META_REQUESTER_ID[13] => TXC_META_REQUESTER_ID[13].IN1
TXC_META_REQUESTER_ID[14] => TXC_META_REQUESTER_ID[14].IN1
TXC_META_REQUESTER_ID[15] => TXC_META_REQUESTER_ID[15].IN1
TXC_META_TC[0] => TXC_META_TC[0].IN1
TXC_META_TC[1] => TXC_META_TC[1].IN1
TXC_META_TC[2] => TXC_META_TC[2].IN1
TXC_META_ATTR[0] => TXC_META_ATTR[0].IN1
TXC_META_ATTR[1] => TXC_META_ATTR[1].IN1
TXC_META_ATTR[2] => TXC_META_ATTR[2].IN1
TXC_META_EP => TXC_META_EP.IN1
TXC_META_READY <= txc_engine_classic:txc_engine_inst.TXC_META_READY
TXC_SENT <= rTxcSent.DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA_VALID => TXR_DATA_VALID.IN1
TXR_DATA[0] => _TXR_DATA[0].IN1
TXR_DATA[1] => _TXR_DATA[1].IN1
TXR_DATA[2] => _TXR_DATA[2].IN1
TXR_DATA[3] => _TXR_DATA[3].IN1
TXR_DATA[4] => _TXR_DATA[4].IN1
TXR_DATA[5] => _TXR_DATA[5].IN1
TXR_DATA[6] => _TXR_DATA[6].IN1
TXR_DATA[7] => _TXR_DATA[7].IN1
TXR_DATA[8] => _TXR_DATA[8].IN1
TXR_DATA[9] => _TXR_DATA[9].IN1
TXR_DATA[10] => _TXR_DATA[10].IN1
TXR_DATA[11] => _TXR_DATA[11].IN1
TXR_DATA[12] => _TXR_DATA[12].IN1
TXR_DATA[13] => _TXR_DATA[13].IN1
TXR_DATA[14] => _TXR_DATA[14].IN1
TXR_DATA[15] => _TXR_DATA[15].IN1
TXR_DATA[16] => _TXR_DATA[16].IN1
TXR_DATA[17] => _TXR_DATA[17].IN1
TXR_DATA[18] => _TXR_DATA[18].IN1
TXR_DATA[19] => _TXR_DATA[19].IN1
TXR_DATA[20] => _TXR_DATA[20].IN1
TXR_DATA[21] => _TXR_DATA[21].IN1
TXR_DATA[22] => _TXR_DATA[22].IN1
TXR_DATA[23] => _TXR_DATA[23].IN1
TXR_DATA[24] => _TXR_DATA[24].IN1
TXR_DATA[25] => _TXR_DATA[25].IN1
TXR_DATA[26] => _TXR_DATA[26].IN1
TXR_DATA[27] => _TXR_DATA[27].IN1
TXR_DATA[28] => _TXR_DATA[28].IN1
TXR_DATA[29] => _TXR_DATA[29].IN1
TXR_DATA[30] => _TXR_DATA[30].IN1
TXR_DATA[31] => _TXR_DATA[31].IN1
TXR_DATA[32] => _TXR_DATA[32].IN1
TXR_DATA[33] => _TXR_DATA[33].IN1
TXR_DATA[34] => _TXR_DATA[34].IN1
TXR_DATA[35] => _TXR_DATA[35].IN1
TXR_DATA[36] => _TXR_DATA[36].IN1
TXR_DATA[37] => _TXR_DATA[37].IN1
TXR_DATA[38] => _TXR_DATA[38].IN1
TXR_DATA[39] => _TXR_DATA[39].IN1
TXR_DATA[40] => _TXR_DATA[40].IN1
TXR_DATA[41] => _TXR_DATA[41].IN1
TXR_DATA[42] => _TXR_DATA[42].IN1
TXR_DATA[43] => _TXR_DATA[43].IN1
TXR_DATA[44] => _TXR_DATA[44].IN1
TXR_DATA[45] => _TXR_DATA[45].IN1
TXR_DATA[46] => _TXR_DATA[46].IN1
TXR_DATA[47] => _TXR_DATA[47].IN1
TXR_DATA[48] => _TXR_DATA[48].IN1
TXR_DATA[49] => _TXR_DATA[49].IN1
TXR_DATA[50] => _TXR_DATA[50].IN1
TXR_DATA[51] => _TXR_DATA[51].IN1
TXR_DATA[52] => _TXR_DATA[52].IN1
TXR_DATA[53] => _TXR_DATA[53].IN1
TXR_DATA[54] => _TXR_DATA[54].IN1
TXR_DATA[55] => _TXR_DATA[55].IN1
TXR_DATA[56] => _TXR_DATA[56].IN1
TXR_DATA[57] => _TXR_DATA[57].IN1
TXR_DATA[58] => _TXR_DATA[58].IN1
TXR_DATA[59] => _TXR_DATA[59].IN1
TXR_DATA[60] => _TXR_DATA[60].IN1
TXR_DATA[61] => _TXR_DATA[61].IN1
TXR_DATA[62] => _TXR_DATA[62].IN1
TXR_DATA[63] => _TXR_DATA[63].IN1
TXR_DATA_START_FLAG => TXR_DATA_START_FLAG.IN1
TXR_DATA_START_OFFSET[0] => TXR_DATA_START_OFFSET[0].IN1
TXR_DATA_END_FLAG => TXR_DATA_END_FLAG.IN1
TXR_DATA_END_OFFSET[0] => TXR_DATA_END_OFFSET[0].IN1
TXR_DATA_READY <= txr_engine_classic:txr_engine_inst.TXR_DATA_READY
TXR_META_VALID => TXR_META_VALID.IN1
TXR_META_FDWBE[0] => TXR_META_FDWBE[0].IN1
TXR_META_FDWBE[1] => TXR_META_FDWBE[1].IN1
TXR_META_FDWBE[2] => TXR_META_FDWBE[2].IN1
TXR_META_FDWBE[3] => TXR_META_FDWBE[3].IN1
TXR_META_LDWBE[0] => TXR_META_LDWBE[0].IN1
TXR_META_LDWBE[1] => TXR_META_LDWBE[1].IN1
TXR_META_LDWBE[2] => TXR_META_LDWBE[2].IN1
TXR_META_LDWBE[3] => TXR_META_LDWBE[3].IN1
TXR_META_ADDR[0] => TXR_META_ADDR[0].IN1
TXR_META_ADDR[1] => TXR_META_ADDR[1].IN1
TXR_META_ADDR[2] => TXR_META_ADDR[2].IN1
TXR_META_ADDR[3] => TXR_META_ADDR[3].IN1
TXR_META_ADDR[4] => TXR_META_ADDR[4].IN1
TXR_META_ADDR[5] => TXR_META_ADDR[5].IN1
TXR_META_ADDR[6] => TXR_META_ADDR[6].IN1
TXR_META_ADDR[7] => TXR_META_ADDR[7].IN1
TXR_META_ADDR[8] => TXR_META_ADDR[8].IN1
TXR_META_ADDR[9] => TXR_META_ADDR[9].IN1
TXR_META_ADDR[10] => TXR_META_ADDR[10].IN1
TXR_META_ADDR[11] => TXR_META_ADDR[11].IN1
TXR_META_ADDR[12] => TXR_META_ADDR[12].IN1
TXR_META_ADDR[13] => TXR_META_ADDR[13].IN1
TXR_META_ADDR[14] => TXR_META_ADDR[14].IN1
TXR_META_ADDR[15] => TXR_META_ADDR[15].IN1
TXR_META_ADDR[16] => TXR_META_ADDR[16].IN1
TXR_META_ADDR[17] => TXR_META_ADDR[17].IN1
TXR_META_ADDR[18] => TXR_META_ADDR[18].IN1
TXR_META_ADDR[19] => TXR_META_ADDR[19].IN1
TXR_META_ADDR[20] => TXR_META_ADDR[20].IN1
TXR_META_ADDR[21] => TXR_META_ADDR[21].IN1
TXR_META_ADDR[22] => TXR_META_ADDR[22].IN1
TXR_META_ADDR[23] => TXR_META_ADDR[23].IN1
TXR_META_ADDR[24] => TXR_META_ADDR[24].IN1
TXR_META_ADDR[25] => TXR_META_ADDR[25].IN1
TXR_META_ADDR[26] => TXR_META_ADDR[26].IN1
TXR_META_ADDR[27] => TXR_META_ADDR[27].IN1
TXR_META_ADDR[28] => TXR_META_ADDR[28].IN1
TXR_META_ADDR[29] => TXR_META_ADDR[29].IN1
TXR_META_ADDR[30] => TXR_META_ADDR[30].IN1
TXR_META_ADDR[31] => TXR_META_ADDR[31].IN1
TXR_META_ADDR[32] => TXR_META_ADDR[32].IN1
TXR_META_ADDR[33] => TXR_META_ADDR[33].IN1
TXR_META_ADDR[34] => TXR_META_ADDR[34].IN1
TXR_META_ADDR[35] => TXR_META_ADDR[35].IN1
TXR_META_ADDR[36] => TXR_META_ADDR[36].IN1
TXR_META_ADDR[37] => TXR_META_ADDR[37].IN1
TXR_META_ADDR[38] => TXR_META_ADDR[38].IN1
TXR_META_ADDR[39] => TXR_META_ADDR[39].IN1
TXR_META_ADDR[40] => TXR_META_ADDR[40].IN1
TXR_META_ADDR[41] => TXR_META_ADDR[41].IN1
TXR_META_ADDR[42] => TXR_META_ADDR[42].IN1
TXR_META_ADDR[43] => TXR_META_ADDR[43].IN1
TXR_META_ADDR[44] => TXR_META_ADDR[44].IN1
TXR_META_ADDR[45] => TXR_META_ADDR[45].IN1
TXR_META_ADDR[46] => TXR_META_ADDR[46].IN1
TXR_META_ADDR[47] => TXR_META_ADDR[47].IN1
TXR_META_ADDR[48] => TXR_META_ADDR[48].IN1
TXR_META_ADDR[49] => TXR_META_ADDR[49].IN1
TXR_META_ADDR[50] => TXR_META_ADDR[50].IN1
TXR_META_ADDR[51] => TXR_META_ADDR[51].IN1
TXR_META_ADDR[52] => TXR_META_ADDR[52].IN1
TXR_META_ADDR[53] => TXR_META_ADDR[53].IN1
TXR_META_ADDR[54] => TXR_META_ADDR[54].IN1
TXR_META_ADDR[55] => TXR_META_ADDR[55].IN1
TXR_META_ADDR[56] => TXR_META_ADDR[56].IN1
TXR_META_ADDR[57] => TXR_META_ADDR[57].IN1
TXR_META_ADDR[58] => TXR_META_ADDR[58].IN1
TXR_META_ADDR[59] => TXR_META_ADDR[59].IN1
TXR_META_ADDR[60] => TXR_META_ADDR[60].IN1
TXR_META_ADDR[61] => TXR_META_ADDR[61].IN1
TXR_META_ADDR[62] => TXR_META_ADDR[62].IN1
TXR_META_ADDR[63] => TXR_META_ADDR[63].IN1
TXR_META_LENGTH[0] => TXR_META_LENGTH[0].IN1
TXR_META_LENGTH[1] => TXR_META_LENGTH[1].IN1
TXR_META_LENGTH[2] => TXR_META_LENGTH[2].IN1
TXR_META_LENGTH[3] => TXR_META_LENGTH[3].IN1
TXR_META_LENGTH[4] => TXR_META_LENGTH[4].IN1
TXR_META_LENGTH[5] => TXR_META_LENGTH[5].IN1
TXR_META_LENGTH[6] => TXR_META_LENGTH[6].IN1
TXR_META_LENGTH[7] => TXR_META_LENGTH[7].IN1
TXR_META_LENGTH[8] => TXR_META_LENGTH[8].IN1
TXR_META_LENGTH[9] => TXR_META_LENGTH[9].IN1
TXR_META_TAG[0] => TXR_META_TAG[0].IN1
TXR_META_TAG[1] => TXR_META_TAG[1].IN1
TXR_META_TAG[2] => TXR_META_TAG[2].IN1
TXR_META_TAG[3] => TXR_META_TAG[3].IN1
TXR_META_TAG[4] => TXR_META_TAG[4].IN1
TXR_META_TAG[5] => TXR_META_TAG[5].IN1
TXR_META_TAG[6] => TXR_META_TAG[6].IN1
TXR_META_TAG[7] => TXR_META_TAG[7].IN1
TXR_META_TC[0] => TXR_META_TC[0].IN1
TXR_META_TC[1] => TXR_META_TC[1].IN1
TXR_META_TC[2] => TXR_META_TC[2].IN1
TXR_META_ATTR[0] => TXR_META_ATTR[0].IN1
TXR_META_ATTR[1] => TXR_META_ATTR[1].IN1
TXR_META_ATTR[2] => TXR_META_ATTR[2].IN1
TXR_META_TYPE[0] => TXR_META_TYPE[0].IN1
TXR_META_TYPE[1] => TXR_META_TYPE[1].IN1
TXR_META_TYPE[2] => TXR_META_TYPE[2].IN1
TXR_META_EP => TXR_META_EP.IN1
TXR_META_READY <= txr_engine_classic:txr_engine_inst.TXR_META_READY
TXR_SENT <= rTxrSent.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst
CLK => CLK.IN2
RST_IN => RST_IN.IN2
CONFIG_COMPLETER_ID[0] => CONFIG_COMPLETER_ID[0].IN1
CONFIG_COMPLETER_ID[1] => CONFIG_COMPLETER_ID[1].IN1
CONFIG_COMPLETER_ID[2] => CONFIG_COMPLETER_ID[2].IN1
CONFIG_COMPLETER_ID[3] => CONFIG_COMPLETER_ID[3].IN1
CONFIG_COMPLETER_ID[4] => CONFIG_COMPLETER_ID[4].IN1
CONFIG_COMPLETER_ID[5] => CONFIG_COMPLETER_ID[5].IN1
CONFIG_COMPLETER_ID[6] => CONFIG_COMPLETER_ID[6].IN1
CONFIG_COMPLETER_ID[7] => CONFIG_COMPLETER_ID[7].IN1
CONFIG_COMPLETER_ID[8] => CONFIG_COMPLETER_ID[8].IN1
CONFIG_COMPLETER_ID[9] => CONFIG_COMPLETER_ID[9].IN1
CONFIG_COMPLETER_ID[10] => CONFIG_COMPLETER_ID[10].IN1
CONFIG_COMPLETER_ID[11] => CONFIG_COMPLETER_ID[11].IN1
CONFIG_COMPLETER_ID[12] => CONFIG_COMPLETER_ID[12].IN1
CONFIG_COMPLETER_ID[13] => CONFIG_COMPLETER_ID[13].IN1
CONFIG_COMPLETER_ID[14] => CONFIG_COMPLETER_ID[14].IN1
CONFIG_COMPLETER_ID[15] => CONFIG_COMPLETER_ID[15].IN1
TXC_TLP_READY => TXC_TLP_READY.IN1
TXC_TLP[0] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[1] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[2] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[3] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[4] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[5] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[6] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[7] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[8] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[9] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[10] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[11] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[12] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[13] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[14] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[15] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[16] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[17] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[18] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[19] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[20] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[21] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[22] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[23] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[24] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[25] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[26] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[27] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[28] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[29] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[30] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[31] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[32] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[33] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[34] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[35] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[36] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[37] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[38] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[39] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[40] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[41] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[42] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[43] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[44] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[45] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[46] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[47] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[48] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[49] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[50] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[51] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[52] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[53] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[54] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[55] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[56] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[57] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[58] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[59] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[60] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[61] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[62] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP[63] <= tx_engine:txc_engine_inst.TX_PKT
TXC_TLP_VALID <= tx_engine:txc_engine_inst.TX_PKT_VALID
TXC_TLP_START_FLAG <= tx_engine:txc_engine_inst.TX_PKT_START_FLAG
TXC_TLP_START_OFFSET[0] <= tx_engine:txc_engine_inst.TX_PKT_START_OFFSET
TXC_TLP_END_FLAG <= tx_engine:txc_engine_inst.TX_PKT_END_FLAG
TXC_TLP_END_OFFSET[0] <= tx_engine:txc_engine_inst.TX_PKT_END_OFFSET
TXC_DATA_VALID => TXC_DATA_VALID.IN1
TXC_DATA[0] => TXC_DATA[0].IN1
TXC_DATA[1] => TXC_DATA[1].IN1
TXC_DATA[2] => TXC_DATA[2].IN1
TXC_DATA[3] => TXC_DATA[3].IN1
TXC_DATA[4] => TXC_DATA[4].IN1
TXC_DATA[5] => TXC_DATA[5].IN1
TXC_DATA[6] => TXC_DATA[6].IN1
TXC_DATA[7] => TXC_DATA[7].IN1
TXC_DATA[8] => TXC_DATA[8].IN1
TXC_DATA[9] => TXC_DATA[9].IN1
TXC_DATA[10] => TXC_DATA[10].IN1
TXC_DATA[11] => TXC_DATA[11].IN1
TXC_DATA[12] => TXC_DATA[12].IN1
TXC_DATA[13] => TXC_DATA[13].IN1
TXC_DATA[14] => TXC_DATA[14].IN1
TXC_DATA[15] => TXC_DATA[15].IN1
TXC_DATA[16] => TXC_DATA[16].IN1
TXC_DATA[17] => TXC_DATA[17].IN1
TXC_DATA[18] => TXC_DATA[18].IN1
TXC_DATA[19] => TXC_DATA[19].IN1
TXC_DATA[20] => TXC_DATA[20].IN1
TXC_DATA[21] => TXC_DATA[21].IN1
TXC_DATA[22] => TXC_DATA[22].IN1
TXC_DATA[23] => TXC_DATA[23].IN1
TXC_DATA[24] => TXC_DATA[24].IN1
TXC_DATA[25] => TXC_DATA[25].IN1
TXC_DATA[26] => TXC_DATA[26].IN1
TXC_DATA[27] => TXC_DATA[27].IN1
TXC_DATA[28] => TXC_DATA[28].IN1
TXC_DATA[29] => TXC_DATA[29].IN1
TXC_DATA[30] => TXC_DATA[30].IN1
TXC_DATA[31] => TXC_DATA[31].IN1
TXC_DATA[32] => TXC_DATA[32].IN1
TXC_DATA[33] => TXC_DATA[33].IN1
TXC_DATA[34] => TXC_DATA[34].IN1
TXC_DATA[35] => TXC_DATA[35].IN1
TXC_DATA[36] => TXC_DATA[36].IN1
TXC_DATA[37] => TXC_DATA[37].IN1
TXC_DATA[38] => TXC_DATA[38].IN1
TXC_DATA[39] => TXC_DATA[39].IN1
TXC_DATA[40] => TXC_DATA[40].IN1
TXC_DATA[41] => TXC_DATA[41].IN1
TXC_DATA[42] => TXC_DATA[42].IN1
TXC_DATA[43] => TXC_DATA[43].IN1
TXC_DATA[44] => TXC_DATA[44].IN1
TXC_DATA[45] => TXC_DATA[45].IN1
TXC_DATA[46] => TXC_DATA[46].IN1
TXC_DATA[47] => TXC_DATA[47].IN1
TXC_DATA[48] => TXC_DATA[48].IN1
TXC_DATA[49] => TXC_DATA[49].IN1
TXC_DATA[50] => TXC_DATA[50].IN1
TXC_DATA[51] => TXC_DATA[51].IN1
TXC_DATA[52] => TXC_DATA[52].IN1
TXC_DATA[53] => TXC_DATA[53].IN1
TXC_DATA[54] => TXC_DATA[54].IN1
TXC_DATA[55] => TXC_DATA[55].IN1
TXC_DATA[56] => TXC_DATA[56].IN1
TXC_DATA[57] => TXC_DATA[57].IN1
TXC_DATA[58] => TXC_DATA[58].IN1
TXC_DATA[59] => TXC_DATA[59].IN1
TXC_DATA[60] => TXC_DATA[60].IN1
TXC_DATA[61] => TXC_DATA[61].IN1
TXC_DATA[62] => TXC_DATA[62].IN1
TXC_DATA[63] => TXC_DATA[63].IN1
TXC_DATA_START_FLAG => TXC_DATA_START_FLAG.IN1
TXC_DATA_START_OFFSET[0] => TXC_DATA_START_OFFSET[0].IN1
TXC_DATA_END_FLAG => TXC_DATA_END_FLAG.IN1
TXC_DATA_END_OFFSET[0] => TXC_DATA_END_OFFSET[0].IN1
TXC_DATA_READY <= tx_engine:txc_engine_inst.TX_DATA_READY
TXC_META_VALID => TXC_META_VALID.IN1
TXC_META_FDWBE[0] => TXC_META_FDWBE[0].IN1
TXC_META_FDWBE[1] => TXC_META_FDWBE[1].IN1
TXC_META_FDWBE[2] => TXC_META_FDWBE[2].IN1
TXC_META_FDWBE[3] => TXC_META_FDWBE[3].IN1
TXC_META_LDWBE[0] => TXC_META_LDWBE[0].IN1
TXC_META_LDWBE[1] => TXC_META_LDWBE[1].IN1
TXC_META_LDWBE[2] => TXC_META_LDWBE[2].IN1
TXC_META_LDWBE[3] => TXC_META_LDWBE[3].IN1
TXC_META_ADDR[0] => TXC_META_ADDR[0].IN1
TXC_META_ADDR[1] => TXC_META_ADDR[1].IN1
TXC_META_ADDR[2] => TXC_META_ADDR[2].IN1
TXC_META_ADDR[3] => TXC_META_ADDR[3].IN1
TXC_META_ADDR[4] => TXC_META_ADDR[4].IN1
TXC_META_ADDR[5] => TXC_META_ADDR[5].IN1
TXC_META_ADDR[6] => TXC_META_ADDR[6].IN1
TXC_META_TYPE[0] => TXC_META_TYPE[0].IN1
TXC_META_TYPE[1] => TXC_META_TYPE[1].IN1
TXC_META_TYPE[2] => TXC_META_TYPE[2].IN1
TXC_META_LENGTH[0] => TXC_META_LENGTH[0].IN1
TXC_META_LENGTH[1] => TXC_META_LENGTH[1].IN1
TXC_META_LENGTH[2] => TXC_META_LENGTH[2].IN1
TXC_META_LENGTH[3] => TXC_META_LENGTH[3].IN1
TXC_META_LENGTH[4] => TXC_META_LENGTH[4].IN1
TXC_META_LENGTH[5] => TXC_META_LENGTH[5].IN1
TXC_META_LENGTH[6] => TXC_META_LENGTH[6].IN1
TXC_META_LENGTH[7] => TXC_META_LENGTH[7].IN1
TXC_META_LENGTH[8] => TXC_META_LENGTH[8].IN1
TXC_META_LENGTH[9] => TXC_META_LENGTH[9].IN1
TXC_META_BYTE_COUNT[0] => TXC_META_BYTE_COUNT[0].IN1
TXC_META_BYTE_COUNT[1] => TXC_META_BYTE_COUNT[1].IN1
TXC_META_BYTE_COUNT[2] => TXC_META_BYTE_COUNT[2].IN1
TXC_META_BYTE_COUNT[3] => TXC_META_BYTE_COUNT[3].IN1
TXC_META_BYTE_COUNT[4] => TXC_META_BYTE_COUNT[4].IN1
TXC_META_BYTE_COUNT[5] => TXC_META_BYTE_COUNT[5].IN1
TXC_META_BYTE_COUNT[6] => TXC_META_BYTE_COUNT[6].IN1
TXC_META_BYTE_COUNT[7] => TXC_META_BYTE_COUNT[7].IN1
TXC_META_BYTE_COUNT[8] => TXC_META_BYTE_COUNT[8].IN1
TXC_META_BYTE_COUNT[9] => TXC_META_BYTE_COUNT[9].IN1
TXC_META_BYTE_COUNT[10] => TXC_META_BYTE_COUNT[10].IN1
TXC_META_BYTE_COUNT[11] => TXC_META_BYTE_COUNT[11].IN1
TXC_META_TAG[0] => TXC_META_TAG[0].IN1
TXC_META_TAG[1] => TXC_META_TAG[1].IN1
TXC_META_TAG[2] => TXC_META_TAG[2].IN1
TXC_META_TAG[3] => TXC_META_TAG[3].IN1
TXC_META_TAG[4] => TXC_META_TAG[4].IN1
TXC_META_TAG[5] => TXC_META_TAG[5].IN1
TXC_META_TAG[6] => TXC_META_TAG[6].IN1
TXC_META_TAG[7] => TXC_META_TAG[7].IN1
TXC_META_REQUESTER_ID[0] => TXC_META_REQUESTER_ID[0].IN1
TXC_META_REQUESTER_ID[1] => TXC_META_REQUESTER_ID[1].IN1
TXC_META_REQUESTER_ID[2] => TXC_META_REQUESTER_ID[2].IN1
TXC_META_REQUESTER_ID[3] => TXC_META_REQUESTER_ID[3].IN1
TXC_META_REQUESTER_ID[4] => TXC_META_REQUESTER_ID[4].IN1
TXC_META_REQUESTER_ID[5] => TXC_META_REQUESTER_ID[5].IN1
TXC_META_REQUESTER_ID[6] => TXC_META_REQUESTER_ID[6].IN1
TXC_META_REQUESTER_ID[7] => TXC_META_REQUESTER_ID[7].IN1
TXC_META_REQUESTER_ID[8] => TXC_META_REQUESTER_ID[8].IN1
TXC_META_REQUESTER_ID[9] => TXC_META_REQUESTER_ID[9].IN1
TXC_META_REQUESTER_ID[10] => TXC_META_REQUESTER_ID[10].IN1
TXC_META_REQUESTER_ID[11] => TXC_META_REQUESTER_ID[11].IN1
TXC_META_REQUESTER_ID[12] => TXC_META_REQUESTER_ID[12].IN1
TXC_META_REQUESTER_ID[13] => TXC_META_REQUESTER_ID[13].IN1
TXC_META_REQUESTER_ID[14] => TXC_META_REQUESTER_ID[14].IN1
TXC_META_REQUESTER_ID[15] => TXC_META_REQUESTER_ID[15].IN1
TXC_META_TC[0] => TXC_META_TC[0].IN1
TXC_META_TC[1] => TXC_META_TC[1].IN1
TXC_META_TC[2] => TXC_META_TC[2].IN1
TXC_META_ATTR[0] => TXC_META_ATTR[0].IN1
TXC_META_ATTR[1] => TXC_META_ATTR[1].IN1
TXC_META_ATTR[2] => TXC_META_ATTR[2].IN1
TXC_META_EP => TXC_META_EP.IN1
TXC_META_READY <= txc_formatter_classic:txc_formatter_inst.TXC_META_READY


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst
CLK => CLK.IN2
RST_IN => RST_IN.IN2
CONFIG_COMPLETER_ID[0] => wCplHdr[48].IN1
CONFIG_COMPLETER_ID[1] => wCplHdr[49].IN1
CONFIG_COMPLETER_ID[2] => wCplHdr[50].IN1
CONFIG_COMPLETER_ID[3] => wCplHdr[51].IN1
CONFIG_COMPLETER_ID[4] => wCplHdr[52].IN1
CONFIG_COMPLETER_ID[5] => wCplHdr[53].IN1
CONFIG_COMPLETER_ID[6] => wCplHdr[54].IN1
CONFIG_COMPLETER_ID[7] => wCplHdr[55].IN1
CONFIG_COMPLETER_ID[8] => wCplHdr[56].IN1
CONFIG_COMPLETER_ID[9] => wCplHdr[57].IN1
CONFIG_COMPLETER_ID[10] => wCplHdr[58].IN1
CONFIG_COMPLETER_ID[11] => wCplHdr[59].IN1
CONFIG_COMPLETER_ID[12] => wCplHdr[60].IN1
CONFIG_COMPLETER_ID[13] => wCplHdr[61].IN1
CONFIG_COMPLETER_ID[14] => wCplHdr[62].IN1
CONFIG_COMPLETER_ID[15] => wCplHdr[63].IN1
TXC_META_VALID => TXC_META_VALID.IN1
TXC_META_FDWBE[0] => ~NO_FANOUT~
TXC_META_FDWBE[1] => ~NO_FANOUT~
TXC_META_FDWBE[2] => ~NO_FANOUT~
TXC_META_FDWBE[3] => ~NO_FANOUT~
TXC_META_LDWBE[0] => ~NO_FANOUT~
TXC_META_LDWBE[1] => ~NO_FANOUT~
TXC_META_LDWBE[2] => ~NO_FANOUT~
TXC_META_LDWBE[3] => ~NO_FANOUT~
TXC_META_ADDR[0] => wCplHdr[64].IN1
TXC_META_ADDR[1] => wCplHdr[65].IN1
TXC_META_ADDR[2] => wCplHdr[66].IN1
TXC_META_ADDR[3] => wCplHdr[67].IN1
TXC_META_ADDR[4] => wCplHdr[68].IN1
TXC_META_ADDR[5] => wCplHdr[69].IN1
TXC_META_ADDR[6] => wCplHdr[70].IN1
TXC_META_LENGTH[0] => wCplHdr[0].IN1
TXC_META_LENGTH[1] => wCplHdr[1].IN1
TXC_META_LENGTH[2] => wCplHdr[2].IN1
TXC_META_LENGTH[3] => wCplHdr[3].IN1
TXC_META_LENGTH[4] => wCplHdr[4].IN1
TXC_META_LENGTH[5] => wCplHdr[5].IN1
TXC_META_LENGTH[6] => wCplHdr[6].IN1
TXC_META_LENGTH[7] => wCplHdr[7].IN1
TXC_META_LENGTH[8] => wCplHdr[8].IN1
TXC_META_LENGTH[9] => wCplHdr[9].IN1
TXC_META_BYTE_COUNT[0] => wCplHdr[32].IN1
TXC_META_BYTE_COUNT[1] => wCplHdr[33].IN1
TXC_META_BYTE_COUNT[2] => wCplHdr[34].IN1
TXC_META_BYTE_COUNT[3] => wCplHdr[35].IN1
TXC_META_BYTE_COUNT[4] => wCplHdr[36].IN1
TXC_META_BYTE_COUNT[5] => wCplHdr[37].IN1
TXC_META_BYTE_COUNT[6] => wCplHdr[38].IN1
TXC_META_BYTE_COUNT[7] => wCplHdr[39].IN1
TXC_META_BYTE_COUNT[8] => wCplHdr[40].IN1
TXC_META_BYTE_COUNT[9] => wCplHdr[41].IN1
TXC_META_BYTE_COUNT[10] => wCplHdr[42].IN1
TXC_META_BYTE_COUNT[11] => wCplHdr[43].IN1
TXC_META_TAG[0] => wCplHdr[72].IN1
TXC_META_TAG[1] => wCplHdr[73].IN1
TXC_META_TAG[2] => wCplHdr[74].IN1
TXC_META_TAG[3] => wCplHdr[75].IN1
TXC_META_TAG[4] => wCplHdr[76].IN1
TXC_META_TAG[5] => wCplHdr[77].IN1
TXC_META_TAG[6] => wCplHdr[78].IN1
TXC_META_TAG[7] => wCplHdr[79].IN1
TXC_META_TYPE[0] => Decoder0.IN2
TXC_META_TYPE[1] => Decoder0.IN1
TXC_META_TYPE[1] => Decoder1.IN1
TXC_META_TYPE[1] => Decoder2.IN1
TXC_META_TYPE[1] => Decoder3.IN1
TXC_META_TYPE[1] => Decoder4.IN1
TXC_META_TYPE[2] => Decoder0.IN0
TXC_META_TYPE[2] => Decoder1.IN0
TXC_META_TYPE[2] => Decoder2.IN0
TXC_META_TYPE[2] => Decoder3.IN0
TXC_META_TYPE[2] => Decoder4.IN0
TXC_META_REQUESTER_ID[0] => wCplHdr[80].IN1
TXC_META_REQUESTER_ID[1] => wCplHdr[81].IN1
TXC_META_REQUESTER_ID[2] => wCplHdr[82].IN1
TXC_META_REQUESTER_ID[3] => wCplHdr[83].IN1
TXC_META_REQUESTER_ID[4] => wCplHdr[84].IN1
TXC_META_REQUESTER_ID[5] => wCplHdr[85].IN1
TXC_META_REQUESTER_ID[6] => wCplHdr[86].IN1
TXC_META_REQUESTER_ID[7] => wCplHdr[87].IN1
TXC_META_REQUESTER_ID[8] => wCplHdr[88].IN1
TXC_META_REQUESTER_ID[9] => wCplHdr[89].IN1
TXC_META_REQUESTER_ID[10] => wCplHdr[90].IN1
TXC_META_REQUESTER_ID[11] => wCplHdr[91].IN1
TXC_META_REQUESTER_ID[12] => wCplHdr[92].IN1
TXC_META_REQUESTER_ID[13] => wCplHdr[93].IN1
TXC_META_REQUESTER_ID[14] => wCplHdr[94].IN1
TXC_META_REQUESTER_ID[15] => wCplHdr[95].IN1
TXC_META_TC[0] => wCplHdr[20].IN1
TXC_META_TC[1] => wCplHdr[21].IN1
TXC_META_TC[2] => wCplHdr[22].IN1
TXC_META_ATTR[0] => wCplHdr[12].IN1
TXC_META_ATTR[1] => wCplHdr[13].IN1
TXC_META_ATTR[2] => wCplHdr[18].IN1
TXC_META_EP => wCplHdr[14].IN1
TXC_META_READY <= pipeline:input_inst.WR_DATA_READY
TX_HDR_VALID <= pipeline:output_inst.RD_DATA_VALID
TX_HDR[0] <= pipeline:output_inst.RD_DATA
TX_HDR[1] <= pipeline:output_inst.RD_DATA
TX_HDR[2] <= pipeline:output_inst.RD_DATA
TX_HDR[3] <= pipeline:output_inst.RD_DATA
TX_HDR[4] <= pipeline:output_inst.RD_DATA
TX_HDR[5] <= pipeline:output_inst.RD_DATA
TX_HDR[6] <= pipeline:output_inst.RD_DATA
TX_HDR[7] <= pipeline:output_inst.RD_DATA
TX_HDR[8] <= pipeline:output_inst.RD_DATA
TX_HDR[9] <= pipeline:output_inst.RD_DATA
TX_HDR[10] <= pipeline:output_inst.RD_DATA
TX_HDR[11] <= pipeline:output_inst.RD_DATA
TX_HDR[12] <= pipeline:output_inst.RD_DATA
TX_HDR[13] <= pipeline:output_inst.RD_DATA
TX_HDR[14] <= pipeline:output_inst.RD_DATA
TX_HDR[15] <= pipeline:output_inst.RD_DATA
TX_HDR[16] <= pipeline:output_inst.RD_DATA
TX_HDR[17] <= pipeline:output_inst.RD_DATA
TX_HDR[18] <= pipeline:output_inst.RD_DATA
TX_HDR[19] <= pipeline:output_inst.RD_DATA
TX_HDR[20] <= pipeline:output_inst.RD_DATA
TX_HDR[21] <= pipeline:output_inst.RD_DATA
TX_HDR[22] <= pipeline:output_inst.RD_DATA
TX_HDR[23] <= pipeline:output_inst.RD_DATA
TX_HDR[24] <= pipeline:output_inst.RD_DATA
TX_HDR[25] <= pipeline:output_inst.RD_DATA
TX_HDR[26] <= pipeline:output_inst.RD_DATA
TX_HDR[27] <= pipeline:output_inst.RD_DATA
TX_HDR[28] <= pipeline:output_inst.RD_DATA
TX_HDR[29] <= pipeline:output_inst.RD_DATA
TX_HDR[30] <= pipeline:output_inst.RD_DATA
TX_HDR[31] <= pipeline:output_inst.RD_DATA
TX_HDR[32] <= pipeline:output_inst.RD_DATA
TX_HDR[33] <= pipeline:output_inst.RD_DATA
TX_HDR[34] <= pipeline:output_inst.RD_DATA
TX_HDR[35] <= pipeline:output_inst.RD_DATA
TX_HDR[36] <= pipeline:output_inst.RD_DATA
TX_HDR[37] <= pipeline:output_inst.RD_DATA
TX_HDR[38] <= pipeline:output_inst.RD_DATA
TX_HDR[39] <= pipeline:output_inst.RD_DATA
TX_HDR[40] <= pipeline:output_inst.RD_DATA
TX_HDR[41] <= pipeline:output_inst.RD_DATA
TX_HDR[42] <= pipeline:output_inst.RD_DATA
TX_HDR[43] <= pipeline:output_inst.RD_DATA
TX_HDR[44] <= pipeline:output_inst.RD_DATA
TX_HDR[45] <= pipeline:output_inst.RD_DATA
TX_HDR[46] <= pipeline:output_inst.RD_DATA
TX_HDR[47] <= pipeline:output_inst.RD_DATA
TX_HDR[48] <= pipeline:output_inst.RD_DATA
TX_HDR[49] <= pipeline:output_inst.RD_DATA
TX_HDR[50] <= pipeline:output_inst.RD_DATA
TX_HDR[51] <= pipeline:output_inst.RD_DATA
TX_HDR[52] <= pipeline:output_inst.RD_DATA
TX_HDR[53] <= pipeline:output_inst.RD_DATA
TX_HDR[54] <= pipeline:output_inst.RD_DATA
TX_HDR[55] <= pipeline:output_inst.RD_DATA
TX_HDR[56] <= pipeline:output_inst.RD_DATA
TX_HDR[57] <= pipeline:output_inst.RD_DATA
TX_HDR[58] <= pipeline:output_inst.RD_DATA
TX_HDR[59] <= pipeline:output_inst.RD_DATA
TX_HDR[60] <= pipeline:output_inst.RD_DATA
TX_HDR[61] <= pipeline:output_inst.RD_DATA
TX_HDR[62] <= pipeline:output_inst.RD_DATA
TX_HDR[63] <= pipeline:output_inst.RD_DATA
TX_HDR[64] <= pipeline:output_inst.RD_DATA
TX_HDR[65] <= pipeline:output_inst.RD_DATA
TX_HDR[66] <= pipeline:output_inst.RD_DATA
TX_HDR[67] <= pipeline:output_inst.RD_DATA
TX_HDR[68] <= pipeline:output_inst.RD_DATA
TX_HDR[69] <= pipeline:output_inst.RD_DATA
TX_HDR[70] <= pipeline:output_inst.RD_DATA
TX_HDR[71] <= pipeline:output_inst.RD_DATA
TX_HDR[72] <= pipeline:output_inst.RD_DATA
TX_HDR[73] <= pipeline:output_inst.RD_DATA
TX_HDR[74] <= pipeline:output_inst.RD_DATA
TX_HDR[75] <= pipeline:output_inst.RD_DATA
TX_HDR[76] <= pipeline:output_inst.RD_DATA
TX_HDR[77] <= pipeline:output_inst.RD_DATA
TX_HDR[78] <= pipeline:output_inst.RD_DATA
TX_HDR[79] <= pipeline:output_inst.RD_DATA
TX_HDR[80] <= pipeline:output_inst.RD_DATA
TX_HDR[81] <= pipeline:output_inst.RD_DATA
TX_HDR[82] <= pipeline:output_inst.RD_DATA
TX_HDR[83] <= pipeline:output_inst.RD_DATA
TX_HDR[84] <= pipeline:output_inst.RD_DATA
TX_HDR[85] <= pipeline:output_inst.RD_DATA
TX_HDR[86] <= pipeline:output_inst.RD_DATA
TX_HDR[87] <= pipeline:output_inst.RD_DATA
TX_HDR[88] <= pipeline:output_inst.RD_DATA
TX_HDR[89] <= pipeline:output_inst.RD_DATA
TX_HDR[90] <= pipeline:output_inst.RD_DATA
TX_HDR[91] <= pipeline:output_inst.RD_DATA
TX_HDR[92] <= pipeline:output_inst.RD_DATA
TX_HDR[93] <= pipeline:output_inst.RD_DATA
TX_HDR[94] <= pipeline:output_inst.RD_DATA
TX_HDR[95] <= pipeline:output_inst.RD_DATA
TX_HDR[96] <= pipeline:output_inst.RD_DATA
TX_HDR[97] <= pipeline:output_inst.RD_DATA
TX_HDR[98] <= pipeline:output_inst.RD_DATA
TX_HDR[99] <= pipeline:output_inst.RD_DATA
TX_HDR[100] <= pipeline:output_inst.RD_DATA
TX_HDR[101] <= pipeline:output_inst.RD_DATA
TX_HDR[102] <= pipeline:output_inst.RD_DATA
TX_HDR[103] <= pipeline:output_inst.RD_DATA
TX_HDR[104] <= pipeline:output_inst.RD_DATA
TX_HDR[105] <= pipeline:output_inst.RD_DATA
TX_HDR[106] <= pipeline:output_inst.RD_DATA
TX_HDR[107] <= pipeline:output_inst.RD_DATA
TX_HDR[108] <= pipeline:output_inst.RD_DATA
TX_HDR[109] <= pipeline:output_inst.RD_DATA
TX_HDR[110] <= pipeline:output_inst.RD_DATA
TX_HDR[111] <= pipeline:output_inst.RD_DATA
TX_HDR[112] <= pipeline:output_inst.RD_DATA
TX_HDR[113] <= pipeline:output_inst.RD_DATA
TX_HDR[114] <= pipeline:output_inst.RD_DATA
TX_HDR[115] <= pipeline:output_inst.RD_DATA
TX_HDR[116] <= pipeline:output_inst.RD_DATA
TX_HDR[117] <= pipeline:output_inst.RD_DATA
TX_HDR[118] <= pipeline:output_inst.RD_DATA
TX_HDR[119] <= pipeline:output_inst.RD_DATA
TX_HDR[120] <= pipeline:output_inst.RD_DATA
TX_HDR[121] <= pipeline:output_inst.RD_DATA
TX_HDR[122] <= pipeline:output_inst.RD_DATA
TX_HDR[123] <= pipeline:output_inst.RD_DATA
TX_HDR[124] <= pipeline:output_inst.RD_DATA
TX_HDR[125] <= pipeline:output_inst.RD_DATA
TX_HDR[126] <= pipeline:output_inst.RD_DATA
TX_HDR[127] <= pipeline:output_inst.RD_DATA
TX_HDR_PAYLOAD_LEN[0] <= pipeline:output_inst.RD_DATA
TX_HDR_PAYLOAD_LEN[1] <= pipeline:output_inst.RD_DATA
TX_HDR_PAYLOAD_LEN[2] <= pipeline:output_inst.RD_DATA
TX_HDR_PAYLOAD_LEN[3] <= pipeline:output_inst.RD_DATA
TX_HDR_PAYLOAD_LEN[4] <= pipeline:output_inst.RD_DATA
TX_HDR_PAYLOAD_LEN[5] <= pipeline:output_inst.RD_DATA
TX_HDR_PAYLOAD_LEN[6] <= pipeline:output_inst.RD_DATA
TX_HDR_PAYLOAD_LEN[7] <= pipeline:output_inst.RD_DATA
TX_HDR_PAYLOAD_LEN[8] <= pipeline:output_inst.RD_DATA
TX_HDR_PAYLOAD_LEN[9] <= pipeline:output_inst.RD_DATA
TX_HDR_NONPAY_LEN[0] <= pipeline:output_inst.RD_DATA
TX_HDR_NONPAY_LEN[1] <= pipeline:output_inst.RD_DATA
TX_HDR_NONPAY_LEN[2] <= pipeline:output_inst.RD_DATA
TX_HDR_NONPAY_LEN[3] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[0] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[1] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[2] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[3] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[4] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[5] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[6] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[7] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[8] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[9] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[10] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[11] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[12] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[13] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[14] <= pipeline:output_inst.RD_DATA
TX_HDR_NOPAYLOAD <= pipeline:output_inst.RD_DATA
TX_HDR_READY => TX_HDR_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA[68] => WR_DATA[68].IN1
WR_DATA[69] => WR_DATA[69].IN1
WR_DATA[70] => WR_DATA[70].IN1
WR_DATA[71] => WR_DATA[71].IN1
WR_DATA[72] => WR_DATA[72].IN1
WR_DATA[73] => WR_DATA[73].IN1
WR_DATA[74] => WR_DATA[74].IN1
WR_DATA[75] => WR_DATA[75].IN1
WR_DATA[76] => WR_DATA[76].IN1
WR_DATA[77] => WR_DATA[77].IN1
WR_DATA[78] => WR_DATA[78].IN1
WR_DATA[79] => WR_DATA[79].IN1
WR_DATA[80] => WR_DATA[80].IN1
WR_DATA[81] => WR_DATA[81].IN1
WR_DATA[82] => WR_DATA[82].IN1
WR_DATA[83] => WR_DATA[83].IN1
WR_DATA[84] => WR_DATA[84].IN1
WR_DATA[85] => WR_DATA[85].IN1
WR_DATA[86] => WR_DATA[86].IN1
WR_DATA[87] => WR_DATA[87].IN1
WR_DATA[88] => WR_DATA[88].IN1
WR_DATA[89] => WR_DATA[89].IN1
WR_DATA[90] => WR_DATA[90].IN1
WR_DATA[91] => WR_DATA[91].IN1
WR_DATA[92] => WR_DATA[92].IN1
WR_DATA[93] => WR_DATA[93].IN1
WR_DATA[94] => WR_DATA[94].IN1
WR_DATA[95] => WR_DATA[95].IN1
WR_DATA[96] => WR_DATA[96].IN1
WR_DATA[97] => WR_DATA[97].IN1
WR_DATA[98] => WR_DATA[98].IN1
WR_DATA[99] => WR_DATA[99].IN1
WR_DATA[100] => WR_DATA[100].IN1
WR_DATA[101] => WR_DATA[101].IN1
WR_DATA[102] => WR_DATA[102].IN1
WR_DATA[103] => WR_DATA[103].IN1
WR_DATA[104] => WR_DATA[104].IN1
WR_DATA[105] => WR_DATA[105].IN1
WR_DATA[106] => WR_DATA[106].IN1
WR_DATA[107] => WR_DATA[107].IN1
WR_DATA[108] => WR_DATA[108].IN1
WR_DATA[109] => WR_DATA[109].IN1
WR_DATA[110] => WR_DATA[110].IN1
WR_DATA[111] => WR_DATA[111].IN1
WR_DATA[112] => WR_DATA[112].IN1
WR_DATA[113] => WR_DATA[113].IN1
WR_DATA[114] => WR_DATA[114].IN1
WR_DATA[115] => WR_DATA[115].IN1
WR_DATA[116] => WR_DATA[116].IN1
WR_DATA[117] => WR_DATA[117].IN1
WR_DATA[118] => WR_DATA[118].IN1
WR_DATA[119] => WR_DATA[119].IN1
WR_DATA[120] => WR_DATA[120].IN1
WR_DATA[121] => WR_DATA[121].IN1
WR_DATA[122] => WR_DATA[122].IN1
WR_DATA[123] => WR_DATA[123].IN1
WR_DATA[124] => WR_DATA[124].IN1
WR_DATA[125] => WR_DATA[125].IN1
WR_DATA[126] => WR_DATA[126].IN1
WR_DATA[127] => WR_DATA[127].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[60] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[61] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[62] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[63] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[64] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[65] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[66] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[67] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[68] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[69] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[70] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[71] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[72] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[73] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[74] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[75] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[76] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[77] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[78] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[79] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[80] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[81] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[82] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[83] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[84] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[85] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[86] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[87] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[88] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[89] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[90] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[91] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[92] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[93] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[94] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[95] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[96] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[97] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[98] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[99] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[100] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[101] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[102] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[103] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[104] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[105] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[106] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[107] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[108] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[109] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[110] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[111] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[112] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[113] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[114] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[115] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[116] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[117] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[118] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[119] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[120] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[121] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[122] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[123] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[124] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[125] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[126] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[127] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
CLK => rData[1][34].CLK
CLK => rData[1][35].CLK
CLK => rData[1][36].CLK
CLK => rData[1][37].CLK
CLK => rData[1][38].CLK
CLK => rData[1][39].CLK
CLK => rData[1][40].CLK
CLK => rData[1][41].CLK
CLK => rData[1][42].CLK
CLK => rData[1][43].CLK
CLK => rData[1][44].CLK
CLK => rData[1][45].CLK
CLK => rData[1][46].CLK
CLK => rData[1][47].CLK
CLK => rData[1][48].CLK
CLK => rData[1][49].CLK
CLK => rData[1][50].CLK
CLK => rData[1][51].CLK
CLK => rData[1][52].CLK
CLK => rData[1][53].CLK
CLK => rData[1][54].CLK
CLK => rData[1][55].CLK
CLK => rData[1][56].CLK
CLK => rData[1][57].CLK
CLK => rData[1][58].CLK
CLK => rData[1][59].CLK
CLK => rData[1][60].CLK
CLK => rData[1][61].CLK
CLK => rData[1][62].CLK
CLK => rData[1][63].CLK
CLK => rData[1][64].CLK
CLK => rData[1][65].CLK
CLK => rData[1][66].CLK
CLK => rData[1][67].CLK
CLK => rData[1][68].CLK
CLK => rData[1][69].CLK
CLK => rData[1][70].CLK
CLK => rData[1][71].CLK
CLK => rData[1][72].CLK
CLK => rData[1][73].CLK
CLK => rData[1][74].CLK
CLK => rData[1][75].CLK
CLK => rData[1][76].CLK
CLK => rData[1][77].CLK
CLK => rData[1][78].CLK
CLK => rData[1][79].CLK
CLK => rData[1][80].CLK
CLK => rData[1][81].CLK
CLK => rData[1][82].CLK
CLK => rData[1][83].CLK
CLK => rData[1][84].CLK
CLK => rData[1][85].CLK
CLK => rData[1][86].CLK
CLK => rData[1][87].CLK
CLK => rData[1][88].CLK
CLK => rData[1][89].CLK
CLK => rData[1][90].CLK
CLK => rData[1][91].CLK
CLK => rData[1][92].CLK
CLK => rData[1][93].CLK
CLK => rData[1][94].CLK
CLK => rData[1][95].CLK
CLK => rData[1][96].CLK
CLK => rData[1][97].CLK
CLK => rData[1][98].CLK
CLK => rData[1][99].CLK
CLK => rData[1][100].CLK
CLK => rData[1][101].CLK
CLK => rData[1][102].CLK
CLK => rData[1][103].CLK
CLK => rData[1][104].CLK
CLK => rData[1][105].CLK
CLK => rData[1][106].CLK
CLK => rData[1][107].CLK
CLK => rData[1][108].CLK
CLK => rData[1][109].CLK
CLK => rData[1][110].CLK
CLK => rData[1][111].CLK
CLK => rData[1][112].CLK
CLK => rData[1][113].CLK
CLK => rData[1][114].CLK
CLK => rData[1][115].CLK
CLK => rData[1][116].CLK
CLK => rData[1][117].CLK
CLK => rData[1][118].CLK
CLK => rData[1][119].CLK
CLK => rData[1][120].CLK
CLK => rData[1][121].CLK
CLK => rData[1][122].CLK
CLK => rData[1][123].CLK
CLK => rData[1][124].CLK
CLK => rData[1][125].CLK
CLK => rData[1][126].CLK
CLK => rData[1][127].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA[34] => rData[1][34].DATAIN
WR_DATA[35] => rData[1][35].DATAIN
WR_DATA[36] => rData[1][36].DATAIN
WR_DATA[37] => rData[1][37].DATAIN
WR_DATA[38] => rData[1][38].DATAIN
WR_DATA[39] => rData[1][39].DATAIN
WR_DATA[40] => rData[1][40].DATAIN
WR_DATA[41] => rData[1][41].DATAIN
WR_DATA[42] => rData[1][42].DATAIN
WR_DATA[43] => rData[1][43].DATAIN
WR_DATA[44] => rData[1][44].DATAIN
WR_DATA[45] => rData[1][45].DATAIN
WR_DATA[46] => rData[1][46].DATAIN
WR_DATA[47] => rData[1][47].DATAIN
WR_DATA[48] => rData[1][48].DATAIN
WR_DATA[49] => rData[1][49].DATAIN
WR_DATA[50] => rData[1][50].DATAIN
WR_DATA[51] => rData[1][51].DATAIN
WR_DATA[52] => rData[1][52].DATAIN
WR_DATA[53] => rData[1][53].DATAIN
WR_DATA[54] => rData[1][54].DATAIN
WR_DATA[55] => rData[1][55].DATAIN
WR_DATA[56] => rData[1][56].DATAIN
WR_DATA[57] => rData[1][57].DATAIN
WR_DATA[58] => rData[1][58].DATAIN
WR_DATA[59] => rData[1][59].DATAIN
WR_DATA[60] => rData[1][60].DATAIN
WR_DATA[61] => rData[1][61].DATAIN
WR_DATA[62] => rData[1][62].DATAIN
WR_DATA[63] => rData[1][63].DATAIN
WR_DATA[64] => rData[1][64].DATAIN
WR_DATA[65] => rData[1][65].DATAIN
WR_DATA[66] => rData[1][66].DATAIN
WR_DATA[67] => rData[1][67].DATAIN
WR_DATA[68] => rData[1][68].DATAIN
WR_DATA[69] => rData[1][69].DATAIN
WR_DATA[70] => rData[1][70].DATAIN
WR_DATA[71] => rData[1][71].DATAIN
WR_DATA[72] => rData[1][72].DATAIN
WR_DATA[73] => rData[1][73].DATAIN
WR_DATA[74] => rData[1][74].DATAIN
WR_DATA[75] => rData[1][75].DATAIN
WR_DATA[76] => rData[1][76].DATAIN
WR_DATA[77] => rData[1][77].DATAIN
WR_DATA[78] => rData[1][78].DATAIN
WR_DATA[79] => rData[1][79].DATAIN
WR_DATA[80] => rData[1][80].DATAIN
WR_DATA[81] => rData[1][81].DATAIN
WR_DATA[82] => rData[1][82].DATAIN
WR_DATA[83] => rData[1][83].DATAIN
WR_DATA[84] => rData[1][84].DATAIN
WR_DATA[85] => rData[1][85].DATAIN
WR_DATA[86] => rData[1][86].DATAIN
WR_DATA[87] => rData[1][87].DATAIN
WR_DATA[88] => rData[1][88].DATAIN
WR_DATA[89] => rData[1][89].DATAIN
WR_DATA[90] => rData[1][90].DATAIN
WR_DATA[91] => rData[1][91].DATAIN
WR_DATA[92] => rData[1][92].DATAIN
WR_DATA[93] => rData[1][93].DATAIN
WR_DATA[94] => rData[1][94].DATAIN
WR_DATA[95] => rData[1][95].DATAIN
WR_DATA[96] => rData[1][96].DATAIN
WR_DATA[97] => rData[1][97].DATAIN
WR_DATA[98] => rData[1][98].DATAIN
WR_DATA[99] => rData[1][99].DATAIN
WR_DATA[100] => rData[1][100].DATAIN
WR_DATA[101] => rData[1][101].DATAIN
WR_DATA[102] => rData[1][102].DATAIN
WR_DATA[103] => rData[1][103].DATAIN
WR_DATA[104] => rData[1][104].DATAIN
WR_DATA[105] => rData[1][105].DATAIN
WR_DATA[106] => rData[1][106].DATAIN
WR_DATA[107] => rData[1][107].DATAIN
WR_DATA[108] => rData[1][108].DATAIN
WR_DATA[109] => rData[1][109].DATAIN
WR_DATA[110] => rData[1][110].DATAIN
WR_DATA[111] => rData[1][111].DATAIN
WR_DATA[112] => rData[1][112].DATAIN
WR_DATA[113] => rData[1][113].DATAIN
WR_DATA[114] => rData[1][114].DATAIN
WR_DATA[115] => rData[1][115].DATAIN
WR_DATA[116] => rData[1][116].DATAIN
WR_DATA[117] => rData[1][117].DATAIN
WR_DATA[118] => rData[1][118].DATAIN
WR_DATA[119] => rData[1][119].DATAIN
WR_DATA[120] => rData[1][120].DATAIN
WR_DATA[121] => rData[1][121].DATAIN
WR_DATA[122] => rData[1][122].DATAIN
WR_DATA[123] => rData[1][123].DATAIN
WR_DATA[124] => rData[1][124].DATAIN
WR_DATA[125] => rData[1][125].DATAIN
WR_DATA[126] => rData[1][126].DATAIN
WR_DATA[127] => rData[1][127].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= rData[1][34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= rData[1][35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= rData[1][36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= rData[1][37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= rData[1][38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= rData[1][39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= rData[1][40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= rData[1][41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= rData[1][42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= rData[1][43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= rData[1][44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= rData[1][45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= rData[1][46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= rData[1][47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= rData[1][48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= rData[1][49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= rData[1][50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= rData[1][51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= rData[1][52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= rData[1][53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= rData[1][54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= rData[1][55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= rData[1][56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= rData[1][57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= rData[1][58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= rData[1][59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= rData[1][60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= rData[1][61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= rData[1][62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= rData[1][63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= rData[1][64].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= rData[1][65].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= rData[1][66].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[67] <= rData[1][67].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[68] <= rData[1][68].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[69] <= rData[1][69].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[70] <= rData[1][70].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[71] <= rData[1][71].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[72] <= rData[1][72].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[73] <= rData[1][73].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[74] <= rData[1][74].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[75] <= rData[1][75].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[76] <= rData[1][76].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[77] <= rData[1][77].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[78] <= rData[1][78].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[79] <= rData[1][79].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[80] <= rData[1][80].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[81] <= rData[1][81].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[82] <= rData[1][82].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[83] <= rData[1][83].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[84] <= rData[1][84].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[85] <= rData[1][85].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[86] <= rData[1][86].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[87] <= rData[1][87].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[88] <= rData[1][88].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[89] <= rData[1][89].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[90] <= rData[1][90].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[91] <= rData[1][91].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[92] <= rData[1][92].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[93] <= rData[1][93].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[94] <= rData[1][94].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[95] <= rData[1][95].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[96] <= rData[1][96].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[97] <= rData[1][97].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[98] <= rData[1][98].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[99] <= rData[1][99].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[100] <= rData[1][100].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[101] <= rData[1][101].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[102] <= rData[1][102].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[103] <= rData[1][103].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[104] <= rData[1][104].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[105] <= rData[1][105].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[106] <= rData[1][106].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[107] <= rData[1][107].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[108] <= rData[1][108].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[109] <= rData[1][109].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[110] <= rData[1][110].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[111] <= rData[1][111].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[112] <= rData[1][112].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[113] <= rData[1][113].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[114] <= rData[1][114].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[115] <= rData[1][115].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[116] <= rData[1][116].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[117] <= rData[1][117].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[118] <= rData[1][118].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[119] <= rData[1][119].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[120] <= rData[1][120].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[121] <= rData[1][121].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[122] <= rData[1][122].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[123] <= rData[1][123].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[124] <= rData[1][124].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[125] <= rData[1][125].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[126] <= rData[1][126].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[127] <= rData[1][127].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:output_inst
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA[68] => WR_DATA[68].IN1
WR_DATA[69] => WR_DATA[69].IN1
WR_DATA[70] => WR_DATA[70].IN1
WR_DATA[71] => WR_DATA[71].IN1
WR_DATA[72] => WR_DATA[72].IN1
WR_DATA[73] => WR_DATA[73].IN1
WR_DATA[74] => WR_DATA[74].IN1
WR_DATA[75] => WR_DATA[75].IN1
WR_DATA[76] => WR_DATA[76].IN1
WR_DATA[77] => WR_DATA[77].IN1
WR_DATA[78] => WR_DATA[78].IN1
WR_DATA[79] => WR_DATA[79].IN1
WR_DATA[80] => WR_DATA[80].IN1
WR_DATA[81] => WR_DATA[81].IN1
WR_DATA[82] => WR_DATA[82].IN1
WR_DATA[83] => WR_DATA[83].IN1
WR_DATA[84] => WR_DATA[84].IN1
WR_DATA[85] => WR_DATA[85].IN1
WR_DATA[86] => WR_DATA[86].IN1
WR_DATA[87] => WR_DATA[87].IN1
WR_DATA[88] => WR_DATA[88].IN1
WR_DATA[89] => WR_DATA[89].IN1
WR_DATA[90] => WR_DATA[90].IN1
WR_DATA[91] => WR_DATA[91].IN1
WR_DATA[92] => WR_DATA[92].IN1
WR_DATA[93] => WR_DATA[93].IN1
WR_DATA[94] => WR_DATA[94].IN1
WR_DATA[95] => WR_DATA[95].IN1
WR_DATA[96] => WR_DATA[96].IN1
WR_DATA[97] => WR_DATA[97].IN1
WR_DATA[98] => WR_DATA[98].IN1
WR_DATA[99] => WR_DATA[99].IN1
WR_DATA[100] => WR_DATA[100].IN1
WR_DATA[101] => WR_DATA[101].IN1
WR_DATA[102] => WR_DATA[102].IN1
WR_DATA[103] => WR_DATA[103].IN1
WR_DATA[104] => WR_DATA[104].IN1
WR_DATA[105] => WR_DATA[105].IN1
WR_DATA[106] => WR_DATA[106].IN1
WR_DATA[107] => WR_DATA[107].IN1
WR_DATA[108] => WR_DATA[108].IN1
WR_DATA[109] => WR_DATA[109].IN1
WR_DATA[110] => WR_DATA[110].IN1
WR_DATA[111] => WR_DATA[111].IN1
WR_DATA[112] => WR_DATA[112].IN1
WR_DATA[113] => WR_DATA[113].IN1
WR_DATA[114] => WR_DATA[114].IN1
WR_DATA[115] => WR_DATA[115].IN1
WR_DATA[116] => WR_DATA[116].IN1
WR_DATA[117] => WR_DATA[117].IN1
WR_DATA[118] => WR_DATA[118].IN1
WR_DATA[119] => WR_DATA[119].IN1
WR_DATA[120] => WR_DATA[120].IN1
WR_DATA[121] => WR_DATA[121].IN1
WR_DATA[122] => WR_DATA[122].IN1
WR_DATA[123] => WR_DATA[123].IN1
WR_DATA[124] => WR_DATA[124].IN1
WR_DATA[125] => WR_DATA[125].IN1
WR_DATA[126] => WR_DATA[126].IN1
WR_DATA[127] => WR_DATA[127].IN1
WR_DATA[128] => WR_DATA[128].IN1
WR_DATA[129] => WR_DATA[129].IN1
WR_DATA[130] => WR_DATA[130].IN1
WR_DATA[131] => WR_DATA[131].IN1
WR_DATA[132] => WR_DATA[132].IN1
WR_DATA[133] => WR_DATA[133].IN1
WR_DATA[134] => WR_DATA[134].IN1
WR_DATA[135] => WR_DATA[135].IN1
WR_DATA[136] => WR_DATA[136].IN1
WR_DATA[137] => WR_DATA[137].IN1
WR_DATA[138] => WR_DATA[138].IN1
WR_DATA[139] => WR_DATA[139].IN1
WR_DATA[140] => WR_DATA[140].IN1
WR_DATA[141] => WR_DATA[141].IN1
WR_DATA[142] => WR_DATA[142].IN1
WR_DATA[143] => WR_DATA[143].IN1
WR_DATA[144] => WR_DATA[144].IN1
WR_DATA[145] => WR_DATA[145].IN1
WR_DATA[146] => WR_DATA[146].IN1
WR_DATA[147] => WR_DATA[147].IN1
WR_DATA[148] => WR_DATA[148].IN1
WR_DATA[149] => WR_DATA[149].IN1
WR_DATA[150] => WR_DATA[150].IN1
WR_DATA[151] => WR_DATA[151].IN1
WR_DATA[152] => WR_DATA[152].IN1
WR_DATA[153] => WR_DATA[153].IN1
WR_DATA[154] => WR_DATA[154].IN1
WR_DATA[155] => WR_DATA[155].IN1
WR_DATA[156] => WR_DATA[156].IN1
WR_DATA[157] => WR_DATA[157].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[60] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[61] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[62] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[63] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[64] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[65] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[66] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[67] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[68] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[69] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[70] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[71] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[72] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[73] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[74] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[75] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[76] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[77] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[78] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[79] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[80] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[81] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[82] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[83] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[84] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[85] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[86] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[87] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[88] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[89] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[90] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[91] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[92] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[93] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[94] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[95] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[96] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[97] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[98] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[99] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[100] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[101] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[102] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[103] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[104] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[105] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[106] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[107] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[108] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[109] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[110] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[111] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[112] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[113] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[114] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[115] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[116] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[117] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[118] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[119] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[120] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[121] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[122] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[123] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[124] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[125] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[126] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[127] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[128] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[129] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[130] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[131] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[132] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[133] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[134] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[135] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[136] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[137] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[138] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[139] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[140] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[141] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[142] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[143] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[144] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[145] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[146] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[147] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[148] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[149] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[150] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[151] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[152] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[153] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[154] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[155] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[156] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[157] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:output_inst|reg_pipeline:pipeline_inst
CLK => ~NO_FANOUT~
RST_IN => ~NO_FANOUT~
WR_DATA[0] => RD_DATA[0].DATAIN
WR_DATA[1] => RD_DATA[1].DATAIN
WR_DATA[2] => RD_DATA[2].DATAIN
WR_DATA[3] => RD_DATA[3].DATAIN
WR_DATA[4] => RD_DATA[4].DATAIN
WR_DATA[5] => RD_DATA[5].DATAIN
WR_DATA[6] => RD_DATA[6].DATAIN
WR_DATA[7] => RD_DATA[7].DATAIN
WR_DATA[8] => RD_DATA[8].DATAIN
WR_DATA[9] => RD_DATA[9].DATAIN
WR_DATA[10] => RD_DATA[10].DATAIN
WR_DATA[11] => RD_DATA[11].DATAIN
WR_DATA[12] => RD_DATA[12].DATAIN
WR_DATA[13] => RD_DATA[13].DATAIN
WR_DATA[14] => RD_DATA[14].DATAIN
WR_DATA[15] => RD_DATA[15].DATAIN
WR_DATA[16] => RD_DATA[16].DATAIN
WR_DATA[17] => RD_DATA[17].DATAIN
WR_DATA[18] => RD_DATA[18].DATAIN
WR_DATA[19] => RD_DATA[19].DATAIN
WR_DATA[20] => RD_DATA[20].DATAIN
WR_DATA[21] => RD_DATA[21].DATAIN
WR_DATA[22] => RD_DATA[22].DATAIN
WR_DATA[23] => RD_DATA[23].DATAIN
WR_DATA[24] => RD_DATA[24].DATAIN
WR_DATA[25] => RD_DATA[25].DATAIN
WR_DATA[26] => RD_DATA[26].DATAIN
WR_DATA[27] => RD_DATA[27].DATAIN
WR_DATA[28] => RD_DATA[28].DATAIN
WR_DATA[29] => RD_DATA[29].DATAIN
WR_DATA[30] => RD_DATA[30].DATAIN
WR_DATA[31] => RD_DATA[31].DATAIN
WR_DATA[32] => RD_DATA[32].DATAIN
WR_DATA[33] => RD_DATA[33].DATAIN
WR_DATA[34] => RD_DATA[34].DATAIN
WR_DATA[35] => RD_DATA[35].DATAIN
WR_DATA[36] => RD_DATA[36].DATAIN
WR_DATA[37] => RD_DATA[37].DATAIN
WR_DATA[38] => RD_DATA[38].DATAIN
WR_DATA[39] => RD_DATA[39].DATAIN
WR_DATA[40] => RD_DATA[40].DATAIN
WR_DATA[41] => RD_DATA[41].DATAIN
WR_DATA[42] => RD_DATA[42].DATAIN
WR_DATA[43] => RD_DATA[43].DATAIN
WR_DATA[44] => RD_DATA[44].DATAIN
WR_DATA[45] => RD_DATA[45].DATAIN
WR_DATA[46] => RD_DATA[46].DATAIN
WR_DATA[47] => RD_DATA[47].DATAIN
WR_DATA[48] => RD_DATA[48].DATAIN
WR_DATA[49] => RD_DATA[49].DATAIN
WR_DATA[50] => RD_DATA[50].DATAIN
WR_DATA[51] => RD_DATA[51].DATAIN
WR_DATA[52] => RD_DATA[52].DATAIN
WR_DATA[53] => RD_DATA[53].DATAIN
WR_DATA[54] => RD_DATA[54].DATAIN
WR_DATA[55] => RD_DATA[55].DATAIN
WR_DATA[56] => RD_DATA[56].DATAIN
WR_DATA[57] => RD_DATA[57].DATAIN
WR_DATA[58] => RD_DATA[58].DATAIN
WR_DATA[59] => RD_DATA[59].DATAIN
WR_DATA[60] => RD_DATA[60].DATAIN
WR_DATA[61] => RD_DATA[61].DATAIN
WR_DATA[62] => RD_DATA[62].DATAIN
WR_DATA[63] => RD_DATA[63].DATAIN
WR_DATA[64] => RD_DATA[64].DATAIN
WR_DATA[65] => RD_DATA[65].DATAIN
WR_DATA[66] => RD_DATA[66].DATAIN
WR_DATA[67] => RD_DATA[67].DATAIN
WR_DATA[68] => RD_DATA[68].DATAIN
WR_DATA[69] => RD_DATA[69].DATAIN
WR_DATA[70] => RD_DATA[70].DATAIN
WR_DATA[71] => RD_DATA[71].DATAIN
WR_DATA[72] => RD_DATA[72].DATAIN
WR_DATA[73] => RD_DATA[73].DATAIN
WR_DATA[74] => RD_DATA[74].DATAIN
WR_DATA[75] => RD_DATA[75].DATAIN
WR_DATA[76] => RD_DATA[76].DATAIN
WR_DATA[77] => RD_DATA[77].DATAIN
WR_DATA[78] => RD_DATA[78].DATAIN
WR_DATA[79] => RD_DATA[79].DATAIN
WR_DATA[80] => RD_DATA[80].DATAIN
WR_DATA[81] => RD_DATA[81].DATAIN
WR_DATA[82] => RD_DATA[82].DATAIN
WR_DATA[83] => RD_DATA[83].DATAIN
WR_DATA[84] => RD_DATA[84].DATAIN
WR_DATA[85] => RD_DATA[85].DATAIN
WR_DATA[86] => RD_DATA[86].DATAIN
WR_DATA[87] => RD_DATA[87].DATAIN
WR_DATA[88] => RD_DATA[88].DATAIN
WR_DATA[89] => RD_DATA[89].DATAIN
WR_DATA[90] => RD_DATA[90].DATAIN
WR_DATA[91] => RD_DATA[91].DATAIN
WR_DATA[92] => RD_DATA[92].DATAIN
WR_DATA[93] => RD_DATA[93].DATAIN
WR_DATA[94] => RD_DATA[94].DATAIN
WR_DATA[95] => RD_DATA[95].DATAIN
WR_DATA[96] => RD_DATA[96].DATAIN
WR_DATA[97] => RD_DATA[97].DATAIN
WR_DATA[98] => RD_DATA[98].DATAIN
WR_DATA[99] => RD_DATA[99].DATAIN
WR_DATA[100] => RD_DATA[100].DATAIN
WR_DATA[101] => RD_DATA[101].DATAIN
WR_DATA[102] => RD_DATA[102].DATAIN
WR_DATA[103] => RD_DATA[103].DATAIN
WR_DATA[104] => RD_DATA[104].DATAIN
WR_DATA[105] => RD_DATA[105].DATAIN
WR_DATA[106] => RD_DATA[106].DATAIN
WR_DATA[107] => RD_DATA[107].DATAIN
WR_DATA[108] => RD_DATA[108].DATAIN
WR_DATA[109] => RD_DATA[109].DATAIN
WR_DATA[110] => RD_DATA[110].DATAIN
WR_DATA[111] => RD_DATA[111].DATAIN
WR_DATA[112] => RD_DATA[112].DATAIN
WR_DATA[113] => RD_DATA[113].DATAIN
WR_DATA[114] => RD_DATA[114].DATAIN
WR_DATA[115] => RD_DATA[115].DATAIN
WR_DATA[116] => RD_DATA[116].DATAIN
WR_DATA[117] => RD_DATA[117].DATAIN
WR_DATA[118] => RD_DATA[118].DATAIN
WR_DATA[119] => RD_DATA[119].DATAIN
WR_DATA[120] => RD_DATA[120].DATAIN
WR_DATA[121] => RD_DATA[121].DATAIN
WR_DATA[122] => RD_DATA[122].DATAIN
WR_DATA[123] => RD_DATA[123].DATAIN
WR_DATA[124] => RD_DATA[124].DATAIN
WR_DATA[125] => RD_DATA[125].DATAIN
WR_DATA[126] => RD_DATA[126].DATAIN
WR_DATA[127] => RD_DATA[127].DATAIN
WR_DATA[128] => RD_DATA[128].DATAIN
WR_DATA[129] => RD_DATA[129].DATAIN
WR_DATA[130] => RD_DATA[130].DATAIN
WR_DATA[131] => RD_DATA[131].DATAIN
WR_DATA[132] => RD_DATA[132].DATAIN
WR_DATA[133] => RD_DATA[133].DATAIN
WR_DATA[134] => RD_DATA[134].DATAIN
WR_DATA[135] => RD_DATA[135].DATAIN
WR_DATA[136] => RD_DATA[136].DATAIN
WR_DATA[137] => RD_DATA[137].DATAIN
WR_DATA[138] => RD_DATA[138].DATAIN
WR_DATA[139] => RD_DATA[139].DATAIN
WR_DATA[140] => RD_DATA[140].DATAIN
WR_DATA[141] => RD_DATA[141].DATAIN
WR_DATA[142] => RD_DATA[142].DATAIN
WR_DATA[143] => RD_DATA[143].DATAIN
WR_DATA[144] => RD_DATA[144].DATAIN
WR_DATA[145] => RD_DATA[145].DATAIN
WR_DATA[146] => RD_DATA[146].DATAIN
WR_DATA[147] => RD_DATA[147].DATAIN
WR_DATA[148] => RD_DATA[148].DATAIN
WR_DATA[149] => RD_DATA[149].DATAIN
WR_DATA[150] => RD_DATA[150].DATAIN
WR_DATA[151] => RD_DATA[151].DATAIN
WR_DATA[152] => RD_DATA[152].DATAIN
WR_DATA[153] => RD_DATA[153].DATAIN
WR_DATA[154] => RD_DATA[154].DATAIN
WR_DATA[155] => RD_DATA[155].DATAIN
WR_DATA[156] => RD_DATA[156].DATAIN
WR_DATA[157] => RD_DATA[157].DATAIN
WR_DATA_VALID => RD_DATA_VALID.DATAIN
WR_DATA_READY <= RD_DATA_READY.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= WR_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= WR_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= WR_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= WR_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= WR_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= WR_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= WR_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= WR_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= WR_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= WR_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= WR_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= WR_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= WR_DATA[12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= WR_DATA[13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= WR_DATA[14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= WR_DATA[15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= WR_DATA[16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= WR_DATA[17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= WR_DATA[18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= WR_DATA[19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= WR_DATA[20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= WR_DATA[21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= WR_DATA[22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= WR_DATA[23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= WR_DATA[24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= WR_DATA[25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= WR_DATA[26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= WR_DATA[27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= WR_DATA[28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= WR_DATA[29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= WR_DATA[30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= WR_DATA[31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= WR_DATA[32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= WR_DATA[33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= WR_DATA[34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= WR_DATA[35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= WR_DATA[36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= WR_DATA[37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= WR_DATA[38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= WR_DATA[39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= WR_DATA[40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= WR_DATA[41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= WR_DATA[42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= WR_DATA[43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= WR_DATA[44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= WR_DATA[45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= WR_DATA[46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= WR_DATA[47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= WR_DATA[48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= WR_DATA[49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= WR_DATA[50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= WR_DATA[51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= WR_DATA[52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= WR_DATA[53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= WR_DATA[54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= WR_DATA[55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= WR_DATA[56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= WR_DATA[57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= WR_DATA[58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= WR_DATA[59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= WR_DATA[60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= WR_DATA[61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= WR_DATA[62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= WR_DATA[63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= WR_DATA[64].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= WR_DATA[65].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= WR_DATA[66].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[67] <= WR_DATA[67].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[68] <= WR_DATA[68].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[69] <= WR_DATA[69].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[70] <= WR_DATA[70].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[71] <= WR_DATA[71].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[72] <= WR_DATA[72].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[73] <= WR_DATA[73].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[74] <= WR_DATA[74].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[75] <= WR_DATA[75].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[76] <= WR_DATA[76].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[77] <= WR_DATA[77].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[78] <= WR_DATA[78].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[79] <= WR_DATA[79].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[80] <= WR_DATA[80].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[81] <= WR_DATA[81].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[82] <= WR_DATA[82].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[83] <= WR_DATA[83].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[84] <= WR_DATA[84].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[85] <= WR_DATA[85].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[86] <= WR_DATA[86].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[87] <= WR_DATA[87].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[88] <= WR_DATA[88].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[89] <= WR_DATA[89].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[90] <= WR_DATA[90].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[91] <= WR_DATA[91].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[92] <= WR_DATA[92].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[93] <= WR_DATA[93].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[94] <= WR_DATA[94].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[95] <= WR_DATA[95].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[96] <= WR_DATA[96].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[97] <= WR_DATA[97].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[98] <= WR_DATA[98].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[99] <= WR_DATA[99].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[100] <= WR_DATA[100].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[101] <= WR_DATA[101].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[102] <= WR_DATA[102].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[103] <= WR_DATA[103].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[104] <= WR_DATA[104].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[105] <= WR_DATA[105].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[106] <= WR_DATA[106].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[107] <= WR_DATA[107].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[108] <= WR_DATA[108].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[109] <= WR_DATA[109].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[110] <= WR_DATA[110].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[111] <= WR_DATA[111].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[112] <= WR_DATA[112].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[113] <= WR_DATA[113].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[114] <= WR_DATA[114].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[115] <= WR_DATA[115].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[116] <= WR_DATA[116].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[117] <= WR_DATA[117].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[118] <= WR_DATA[118].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[119] <= WR_DATA[119].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[120] <= WR_DATA[120].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[121] <= WR_DATA[121].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[122] <= WR_DATA[122].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[123] <= WR_DATA[123].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[124] <= WR_DATA[124].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[125] <= WR_DATA[125].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[126] <= WR_DATA[126].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[127] <= WR_DATA[127].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[128] <= WR_DATA[128].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[129] <= WR_DATA[129].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[130] <= WR_DATA[130].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[131] <= WR_DATA[131].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[132] <= WR_DATA[132].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[133] <= WR_DATA[133].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[134] <= WR_DATA[134].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[135] <= WR_DATA[135].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[136] <= WR_DATA[136].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[137] <= WR_DATA[137].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[138] <= WR_DATA[138].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[139] <= WR_DATA[139].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[140] <= WR_DATA[140].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[141] <= WR_DATA[141].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[142] <= WR_DATA[142].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[143] <= WR_DATA[143].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[144] <= WR_DATA[144].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[145] <= WR_DATA[145].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[146] <= WR_DATA[146].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[147] <= WR_DATA[147].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[148] <= WR_DATA[148].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[149] <= WR_DATA[149].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[150] <= WR_DATA[150].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[151] <= WR_DATA[151].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[152] <= WR_DATA[152].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[153] <= WR_DATA[153].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[154] <= WR_DATA[154].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[155] <= WR_DATA[155].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[156] <= WR_DATA[156].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[157] <= WR_DATA[157].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= WR_DATA_VALID.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => WR_DATA_READY.DATAIN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst
CLK => CLK.IN3
RST_IN => RST_IN.IN3
TX_HDR_VALID => TX_HDR_VALID.IN1
TX_HDR[0] => TX_HDR[0].IN1
TX_HDR[1] => TX_HDR[1].IN1
TX_HDR[2] => TX_HDR[2].IN1
TX_HDR[3] => TX_HDR[3].IN1
TX_HDR[4] => TX_HDR[4].IN1
TX_HDR[5] => TX_HDR[5].IN1
TX_HDR[6] => TX_HDR[6].IN1
TX_HDR[7] => TX_HDR[7].IN1
TX_HDR[8] => TX_HDR[8].IN1
TX_HDR[9] => TX_HDR[9].IN1
TX_HDR[10] => TX_HDR[10].IN1
TX_HDR[11] => TX_HDR[11].IN1
TX_HDR[12] => TX_HDR[12].IN1
TX_HDR[13] => TX_HDR[13].IN1
TX_HDR[14] => TX_HDR[14].IN1
TX_HDR[15] => TX_HDR[15].IN1
TX_HDR[16] => TX_HDR[16].IN1
TX_HDR[17] => TX_HDR[17].IN1
TX_HDR[18] => TX_HDR[18].IN1
TX_HDR[19] => TX_HDR[19].IN1
TX_HDR[20] => TX_HDR[20].IN1
TX_HDR[21] => TX_HDR[21].IN1
TX_HDR[22] => TX_HDR[22].IN1
TX_HDR[23] => TX_HDR[23].IN1
TX_HDR[24] => TX_HDR[24].IN1
TX_HDR[25] => TX_HDR[25].IN1
TX_HDR[26] => TX_HDR[26].IN1
TX_HDR[27] => TX_HDR[27].IN1
TX_HDR[28] => TX_HDR[28].IN1
TX_HDR[29] => TX_HDR[29].IN1
TX_HDR[30] => TX_HDR[30].IN1
TX_HDR[31] => TX_HDR[31].IN1
TX_HDR[32] => TX_HDR[32].IN1
TX_HDR[33] => TX_HDR[33].IN1
TX_HDR[34] => TX_HDR[34].IN1
TX_HDR[35] => TX_HDR[35].IN1
TX_HDR[36] => TX_HDR[36].IN1
TX_HDR[37] => TX_HDR[37].IN1
TX_HDR[38] => TX_HDR[38].IN1
TX_HDR[39] => TX_HDR[39].IN1
TX_HDR[40] => TX_HDR[40].IN1
TX_HDR[41] => TX_HDR[41].IN1
TX_HDR[42] => TX_HDR[42].IN1
TX_HDR[43] => TX_HDR[43].IN1
TX_HDR[44] => TX_HDR[44].IN1
TX_HDR[45] => TX_HDR[45].IN1
TX_HDR[46] => TX_HDR[46].IN1
TX_HDR[47] => TX_HDR[47].IN1
TX_HDR[48] => TX_HDR[48].IN1
TX_HDR[49] => TX_HDR[49].IN1
TX_HDR[50] => TX_HDR[50].IN1
TX_HDR[51] => TX_HDR[51].IN1
TX_HDR[52] => TX_HDR[52].IN1
TX_HDR[53] => TX_HDR[53].IN1
TX_HDR[54] => TX_HDR[54].IN1
TX_HDR[55] => TX_HDR[55].IN1
TX_HDR[56] => TX_HDR[56].IN1
TX_HDR[57] => TX_HDR[57].IN1
TX_HDR[58] => TX_HDR[58].IN1
TX_HDR[59] => TX_HDR[59].IN1
TX_HDR[60] => TX_HDR[60].IN1
TX_HDR[61] => TX_HDR[61].IN1
TX_HDR[62] => TX_HDR[62].IN1
TX_HDR[63] => TX_HDR[63].IN1
TX_HDR[64] => TX_HDR[64].IN1
TX_HDR[65] => TX_HDR[65].IN1
TX_HDR[66] => TX_HDR[66].IN1
TX_HDR[67] => TX_HDR[67].IN1
TX_HDR[68] => TX_HDR[68].IN1
TX_HDR[69] => TX_HDR[69].IN1
TX_HDR[70] => TX_HDR[70].IN1
TX_HDR[71] => TX_HDR[71].IN1
TX_HDR[72] => TX_HDR[72].IN1
TX_HDR[73] => TX_HDR[73].IN1
TX_HDR[74] => TX_HDR[74].IN1
TX_HDR[75] => TX_HDR[75].IN1
TX_HDR[76] => TX_HDR[76].IN1
TX_HDR[77] => TX_HDR[77].IN1
TX_HDR[78] => TX_HDR[78].IN1
TX_HDR[79] => TX_HDR[79].IN1
TX_HDR[80] => TX_HDR[80].IN1
TX_HDR[81] => TX_HDR[81].IN1
TX_HDR[82] => TX_HDR[82].IN1
TX_HDR[83] => TX_HDR[83].IN1
TX_HDR[84] => TX_HDR[84].IN1
TX_HDR[85] => TX_HDR[85].IN1
TX_HDR[86] => TX_HDR[86].IN1
TX_HDR[87] => TX_HDR[87].IN1
TX_HDR[88] => TX_HDR[88].IN1
TX_HDR[89] => TX_HDR[89].IN1
TX_HDR[90] => TX_HDR[90].IN1
TX_HDR[91] => TX_HDR[91].IN1
TX_HDR[92] => TX_HDR[92].IN1
TX_HDR[93] => TX_HDR[93].IN1
TX_HDR[94] => TX_HDR[94].IN1
TX_HDR[95] => TX_HDR[95].IN1
TX_HDR[96] => TX_HDR[96].IN1
TX_HDR[97] => TX_HDR[97].IN1
TX_HDR[98] => TX_HDR[98].IN1
TX_HDR[99] => TX_HDR[99].IN1
TX_HDR[100] => TX_HDR[100].IN1
TX_HDR[101] => TX_HDR[101].IN1
TX_HDR[102] => TX_HDR[102].IN1
TX_HDR[103] => TX_HDR[103].IN1
TX_HDR[104] => TX_HDR[104].IN1
TX_HDR[105] => TX_HDR[105].IN1
TX_HDR[106] => TX_HDR[106].IN1
TX_HDR[107] => TX_HDR[107].IN1
TX_HDR[108] => TX_HDR[108].IN1
TX_HDR[109] => TX_HDR[109].IN1
TX_HDR[110] => TX_HDR[110].IN1
TX_HDR[111] => TX_HDR[111].IN1
TX_HDR[112] => TX_HDR[112].IN1
TX_HDR[113] => TX_HDR[113].IN1
TX_HDR[114] => TX_HDR[114].IN1
TX_HDR[115] => TX_HDR[115].IN1
TX_HDR[116] => TX_HDR[116].IN1
TX_HDR[117] => TX_HDR[117].IN1
TX_HDR[118] => TX_HDR[118].IN1
TX_HDR[119] => TX_HDR[119].IN1
TX_HDR[120] => TX_HDR[120].IN1
TX_HDR[121] => TX_HDR[121].IN1
TX_HDR[122] => TX_HDR[122].IN1
TX_HDR[123] => TX_HDR[123].IN1
TX_HDR[124] => TX_HDR[124].IN1
TX_HDR[125] => TX_HDR[125].IN1
TX_HDR[126] => TX_HDR[126].IN1
TX_HDR[127] => TX_HDR[127].IN1
TX_HDR_PAYLOAD_LEN[0] => TX_HDR_PAYLOAD_LEN[0].IN1
TX_HDR_PAYLOAD_LEN[1] => TX_HDR_PAYLOAD_LEN[1].IN1
TX_HDR_PAYLOAD_LEN[2] => TX_HDR_PAYLOAD_LEN[2].IN1
TX_HDR_PAYLOAD_LEN[3] => TX_HDR_PAYLOAD_LEN[3].IN1
TX_HDR_PAYLOAD_LEN[4] => TX_HDR_PAYLOAD_LEN[4].IN1
TX_HDR_PAYLOAD_LEN[5] => TX_HDR_PAYLOAD_LEN[5].IN1
TX_HDR_PAYLOAD_LEN[6] => TX_HDR_PAYLOAD_LEN[6].IN1
TX_HDR_PAYLOAD_LEN[7] => TX_HDR_PAYLOAD_LEN[7].IN1
TX_HDR_PAYLOAD_LEN[8] => TX_HDR_PAYLOAD_LEN[8].IN1
TX_HDR_PAYLOAD_LEN[9] => TX_HDR_PAYLOAD_LEN[9].IN1
TX_HDR_NONPAY_LEN[0] => TX_HDR_NONPAY_LEN[0].IN1
TX_HDR_NONPAY_LEN[1] => TX_HDR_NONPAY_LEN[1].IN1
TX_HDR_NONPAY_LEN[2] => TX_HDR_NONPAY_LEN[2].IN1
TX_HDR_NONPAY_LEN[3] => TX_HDR_NONPAY_LEN[3].IN1
TX_HDR_PACKET_LEN[0] => TX_HDR_PACKET_LEN[0].IN1
TX_HDR_PACKET_LEN[1] => TX_HDR_PACKET_LEN[1].IN1
TX_HDR_PACKET_LEN[2] => TX_HDR_PACKET_LEN[2].IN1
TX_HDR_PACKET_LEN[3] => TX_HDR_PACKET_LEN[3].IN1
TX_HDR_PACKET_LEN[4] => TX_HDR_PACKET_LEN[4].IN1
TX_HDR_PACKET_LEN[5] => TX_HDR_PACKET_LEN[5].IN1
TX_HDR_PACKET_LEN[6] => TX_HDR_PACKET_LEN[6].IN1
TX_HDR_PACKET_LEN[7] => TX_HDR_PACKET_LEN[7].IN1
TX_HDR_PACKET_LEN[8] => TX_HDR_PACKET_LEN[8].IN1
TX_HDR_PACKET_LEN[9] => TX_HDR_PACKET_LEN[9].IN1
TX_HDR_PACKET_LEN[10] => TX_HDR_PACKET_LEN[10].IN1
TX_HDR_PACKET_LEN[11] => TX_HDR_PACKET_LEN[11].IN1
TX_HDR_PACKET_LEN[12] => TX_HDR_PACKET_LEN[12].IN1
TX_HDR_PACKET_LEN[13] => TX_HDR_PACKET_LEN[13].IN1
TX_HDR_PACKET_LEN[14] => TX_HDR_PACKET_LEN[14].IN1
TX_HDR_NOPAYLOAD => TX_HDR_NOPAYLOAD.IN1
TX_HDR_READY <= tx_hdr_fifo:txhf_inst.WR_TX_HDR_READY
TX_DATA_VALID => TX_DATA_VALID.IN1
TX_DATA[0] => TX_DATA[0].IN1
TX_DATA[1] => TX_DATA[1].IN1
TX_DATA[2] => TX_DATA[2].IN1
TX_DATA[3] => TX_DATA[3].IN1
TX_DATA[4] => TX_DATA[4].IN1
TX_DATA[5] => TX_DATA[5].IN1
TX_DATA[6] => TX_DATA[6].IN1
TX_DATA[7] => TX_DATA[7].IN1
TX_DATA[8] => TX_DATA[8].IN1
TX_DATA[9] => TX_DATA[9].IN1
TX_DATA[10] => TX_DATA[10].IN1
TX_DATA[11] => TX_DATA[11].IN1
TX_DATA[12] => TX_DATA[12].IN1
TX_DATA[13] => TX_DATA[13].IN1
TX_DATA[14] => TX_DATA[14].IN1
TX_DATA[15] => TX_DATA[15].IN1
TX_DATA[16] => TX_DATA[16].IN1
TX_DATA[17] => TX_DATA[17].IN1
TX_DATA[18] => TX_DATA[18].IN1
TX_DATA[19] => TX_DATA[19].IN1
TX_DATA[20] => TX_DATA[20].IN1
TX_DATA[21] => TX_DATA[21].IN1
TX_DATA[22] => TX_DATA[22].IN1
TX_DATA[23] => TX_DATA[23].IN1
TX_DATA[24] => TX_DATA[24].IN1
TX_DATA[25] => TX_DATA[25].IN1
TX_DATA[26] => TX_DATA[26].IN1
TX_DATA[27] => TX_DATA[27].IN1
TX_DATA[28] => TX_DATA[28].IN1
TX_DATA[29] => TX_DATA[29].IN1
TX_DATA[30] => TX_DATA[30].IN1
TX_DATA[31] => TX_DATA[31].IN1
TX_DATA[32] => TX_DATA[32].IN1
TX_DATA[33] => TX_DATA[33].IN1
TX_DATA[34] => TX_DATA[34].IN1
TX_DATA[35] => TX_DATA[35].IN1
TX_DATA[36] => TX_DATA[36].IN1
TX_DATA[37] => TX_DATA[37].IN1
TX_DATA[38] => TX_DATA[38].IN1
TX_DATA[39] => TX_DATA[39].IN1
TX_DATA[40] => TX_DATA[40].IN1
TX_DATA[41] => TX_DATA[41].IN1
TX_DATA[42] => TX_DATA[42].IN1
TX_DATA[43] => TX_DATA[43].IN1
TX_DATA[44] => TX_DATA[44].IN1
TX_DATA[45] => TX_DATA[45].IN1
TX_DATA[46] => TX_DATA[46].IN1
TX_DATA[47] => TX_DATA[47].IN1
TX_DATA[48] => TX_DATA[48].IN1
TX_DATA[49] => TX_DATA[49].IN1
TX_DATA[50] => TX_DATA[50].IN1
TX_DATA[51] => TX_DATA[51].IN1
TX_DATA[52] => TX_DATA[52].IN1
TX_DATA[53] => TX_DATA[53].IN1
TX_DATA[54] => TX_DATA[54].IN1
TX_DATA[55] => TX_DATA[55].IN1
TX_DATA[56] => TX_DATA[56].IN1
TX_DATA[57] => TX_DATA[57].IN1
TX_DATA[58] => TX_DATA[58].IN1
TX_DATA[59] => TX_DATA[59].IN1
TX_DATA[60] => TX_DATA[60].IN1
TX_DATA[61] => TX_DATA[61].IN1
TX_DATA[62] => TX_DATA[62].IN1
TX_DATA[63] => TX_DATA[63].IN1
TX_DATA_START_FLAG => TX_DATA_START_FLAG.IN1
TX_DATA_START_OFFSET[0] => TX_DATA_START_OFFSET[0].IN1
TX_DATA_END_FLAG => TX_DATA_END_FLAG.IN1
TX_DATA_END_OFFSET[0] => TX_DATA_END_OFFSET[0].IN1
TX_DATA_READY <= tx_data_pipeline:tx_data_pipeline_inst.WR_TX_DATA_READY
TX_PKT_READY => TX_PKT_READY.IN1
TX_PKT[0] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[1] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[2] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[3] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[4] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[5] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[6] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[7] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[8] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[9] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[10] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[11] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[12] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[13] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[14] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[15] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[16] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[17] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[18] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[19] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[20] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[21] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[22] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[23] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[24] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[25] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[26] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[27] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[28] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[29] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[30] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[31] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[32] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[33] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[34] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[35] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[36] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[37] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[38] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[39] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[40] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[41] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[42] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[43] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[44] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[45] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[46] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[47] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[48] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[49] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[50] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[51] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[52] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[53] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[54] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[55] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[56] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[57] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[58] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[59] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[60] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[61] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[62] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[63] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT_START_FLAG <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT_START_FLAG
TX_PKT_START_OFFSET[0] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT_START_OFFSET
TX_PKT_END_FLAG <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT_END_FLAG
TX_PKT_END_OFFSET[0] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT_END_OFFSET
TX_PKT_VALID <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT_VALID


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst
CLK => CLK.IN2
RST_IN => RST_IN.IN2
WR_TX_DATA_VALID => WR_TX_DATA_VALID.IN1
WR_TX_DATA[0] => WR_TX_DATA[0].IN1
WR_TX_DATA[1] => WR_TX_DATA[1].IN1
WR_TX_DATA[2] => WR_TX_DATA[2].IN1
WR_TX_DATA[3] => WR_TX_DATA[3].IN1
WR_TX_DATA[4] => WR_TX_DATA[4].IN1
WR_TX_DATA[5] => WR_TX_DATA[5].IN1
WR_TX_DATA[6] => WR_TX_DATA[6].IN1
WR_TX_DATA[7] => WR_TX_DATA[7].IN1
WR_TX_DATA[8] => WR_TX_DATA[8].IN1
WR_TX_DATA[9] => WR_TX_DATA[9].IN1
WR_TX_DATA[10] => WR_TX_DATA[10].IN1
WR_TX_DATA[11] => WR_TX_DATA[11].IN1
WR_TX_DATA[12] => WR_TX_DATA[12].IN1
WR_TX_DATA[13] => WR_TX_DATA[13].IN1
WR_TX_DATA[14] => WR_TX_DATA[14].IN1
WR_TX_DATA[15] => WR_TX_DATA[15].IN1
WR_TX_DATA[16] => WR_TX_DATA[16].IN1
WR_TX_DATA[17] => WR_TX_DATA[17].IN1
WR_TX_DATA[18] => WR_TX_DATA[18].IN1
WR_TX_DATA[19] => WR_TX_DATA[19].IN1
WR_TX_DATA[20] => WR_TX_DATA[20].IN1
WR_TX_DATA[21] => WR_TX_DATA[21].IN1
WR_TX_DATA[22] => WR_TX_DATA[22].IN1
WR_TX_DATA[23] => WR_TX_DATA[23].IN1
WR_TX_DATA[24] => WR_TX_DATA[24].IN1
WR_TX_DATA[25] => WR_TX_DATA[25].IN1
WR_TX_DATA[26] => WR_TX_DATA[26].IN1
WR_TX_DATA[27] => WR_TX_DATA[27].IN1
WR_TX_DATA[28] => WR_TX_DATA[28].IN1
WR_TX_DATA[29] => WR_TX_DATA[29].IN1
WR_TX_DATA[30] => WR_TX_DATA[30].IN1
WR_TX_DATA[31] => WR_TX_DATA[31].IN1
WR_TX_DATA[32] => WR_TX_DATA[32].IN1
WR_TX_DATA[33] => WR_TX_DATA[33].IN1
WR_TX_DATA[34] => WR_TX_DATA[34].IN1
WR_TX_DATA[35] => WR_TX_DATA[35].IN1
WR_TX_DATA[36] => WR_TX_DATA[36].IN1
WR_TX_DATA[37] => WR_TX_DATA[37].IN1
WR_TX_DATA[38] => WR_TX_DATA[38].IN1
WR_TX_DATA[39] => WR_TX_DATA[39].IN1
WR_TX_DATA[40] => WR_TX_DATA[40].IN1
WR_TX_DATA[41] => WR_TX_DATA[41].IN1
WR_TX_DATA[42] => WR_TX_DATA[42].IN1
WR_TX_DATA[43] => WR_TX_DATA[43].IN1
WR_TX_DATA[44] => WR_TX_DATA[44].IN1
WR_TX_DATA[45] => WR_TX_DATA[45].IN1
WR_TX_DATA[46] => WR_TX_DATA[46].IN1
WR_TX_DATA[47] => WR_TX_DATA[47].IN1
WR_TX_DATA[48] => WR_TX_DATA[48].IN1
WR_TX_DATA[49] => WR_TX_DATA[49].IN1
WR_TX_DATA[50] => WR_TX_DATA[50].IN1
WR_TX_DATA[51] => WR_TX_DATA[51].IN1
WR_TX_DATA[52] => WR_TX_DATA[52].IN1
WR_TX_DATA[53] => WR_TX_DATA[53].IN1
WR_TX_DATA[54] => WR_TX_DATA[54].IN1
WR_TX_DATA[55] => WR_TX_DATA[55].IN1
WR_TX_DATA[56] => WR_TX_DATA[56].IN1
WR_TX_DATA[57] => WR_TX_DATA[57].IN1
WR_TX_DATA[58] => WR_TX_DATA[58].IN1
WR_TX_DATA[59] => WR_TX_DATA[59].IN1
WR_TX_DATA[60] => WR_TX_DATA[60].IN1
WR_TX_DATA[61] => WR_TX_DATA[61].IN1
WR_TX_DATA[62] => WR_TX_DATA[62].IN1
WR_TX_DATA[63] => WR_TX_DATA[63].IN1
WR_TX_DATA_START_FLAG => WR_TX_DATA_START_FLAG.IN1
WR_TX_DATA_START_OFFSET[0] => WR_TX_DATA_START_OFFSET[0].IN1
WR_TX_DATA_END_FLAG => WR_TX_DATA_END_FLAG.IN1
WR_TX_DATA_END_OFFSET[0] => WR_TX_DATA_END_OFFSET[0].IN1
WR_TX_DATA_READY <= tx_data_shift:tx_shift_inst.WR_TX_DATA_READY
RD_TX_DATA_WORD_READY[0] => RD_TX_DATA_WORD_READY[0].IN1
RD_TX_DATA_WORD_READY[1] => RD_TX_DATA_WORD_READY[1].IN1
RD_TX_DATA[0] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[1] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[2] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[3] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[4] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[5] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[6] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[7] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[8] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[9] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[10] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[11] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[12] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[13] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[14] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[15] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[16] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[17] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[18] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[19] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[20] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[21] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[22] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[23] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[24] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[25] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[26] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[27] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[28] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[29] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[30] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[31] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[32] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[33] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[34] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[35] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[36] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[37] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[38] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[39] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[40] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[41] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[42] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[43] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[44] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[45] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[46] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[47] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[48] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[49] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[50] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[51] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[52] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[53] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[54] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[55] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[56] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[57] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[58] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[59] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[60] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[61] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[62] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[63] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA_END_FLAGS[0] <= tx_data_fifo:txdf_inst.RD_TX_DATA_END_FLAGS
RD_TX_DATA_END_FLAGS[1] <= tx_data_fifo:txdf_inst.RD_TX_DATA_END_FLAGS
RD_TX_DATA_START_FLAG <= tx_data_fifo:txdf_inst.RD_TX_DATA_START_FLAG
RD_TX_DATA_WORD_VALID[0] <= tx_data_fifo:txdf_inst.RD_TX_DATA_WORD_VALID
RD_TX_DATA_WORD_VALID[1] <= tx_data_fifo:txdf_inst.RD_TX_DATA_WORD_VALID


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst
CLK => CLK.IN2
RST_IN => RST_IN.IN2
WR_TX_DATA_VALID => WR_TX_DATA_VALID.IN1
WR_TX_DATA[0] => WR_TX_DATA[0].IN1
WR_TX_DATA[1] => WR_TX_DATA[1].IN1
WR_TX_DATA[2] => WR_TX_DATA[2].IN1
WR_TX_DATA[3] => WR_TX_DATA[3].IN1
WR_TX_DATA[4] => WR_TX_DATA[4].IN1
WR_TX_DATA[5] => WR_TX_DATA[5].IN1
WR_TX_DATA[6] => WR_TX_DATA[6].IN1
WR_TX_DATA[7] => WR_TX_DATA[7].IN1
WR_TX_DATA[8] => WR_TX_DATA[8].IN1
WR_TX_DATA[9] => WR_TX_DATA[9].IN1
WR_TX_DATA[10] => WR_TX_DATA[10].IN1
WR_TX_DATA[11] => WR_TX_DATA[11].IN1
WR_TX_DATA[12] => WR_TX_DATA[12].IN1
WR_TX_DATA[13] => WR_TX_DATA[13].IN1
WR_TX_DATA[14] => WR_TX_DATA[14].IN1
WR_TX_DATA[15] => WR_TX_DATA[15].IN1
WR_TX_DATA[16] => WR_TX_DATA[16].IN1
WR_TX_DATA[17] => WR_TX_DATA[17].IN1
WR_TX_DATA[18] => WR_TX_DATA[18].IN1
WR_TX_DATA[19] => WR_TX_DATA[19].IN1
WR_TX_DATA[20] => WR_TX_DATA[20].IN1
WR_TX_DATA[21] => WR_TX_DATA[21].IN1
WR_TX_DATA[22] => WR_TX_DATA[22].IN1
WR_TX_DATA[23] => WR_TX_DATA[23].IN1
WR_TX_DATA[24] => WR_TX_DATA[24].IN1
WR_TX_DATA[25] => WR_TX_DATA[25].IN1
WR_TX_DATA[26] => WR_TX_DATA[26].IN1
WR_TX_DATA[27] => WR_TX_DATA[27].IN1
WR_TX_DATA[28] => WR_TX_DATA[28].IN1
WR_TX_DATA[29] => WR_TX_DATA[29].IN1
WR_TX_DATA[30] => WR_TX_DATA[30].IN1
WR_TX_DATA[31] => WR_TX_DATA[31].IN1
WR_TX_DATA[32] => WR_TX_DATA[32].IN1
WR_TX_DATA[33] => WR_TX_DATA[33].IN1
WR_TX_DATA[34] => WR_TX_DATA[34].IN1
WR_TX_DATA[35] => WR_TX_DATA[35].IN1
WR_TX_DATA[36] => WR_TX_DATA[36].IN1
WR_TX_DATA[37] => WR_TX_DATA[37].IN1
WR_TX_DATA[38] => WR_TX_DATA[38].IN1
WR_TX_DATA[39] => WR_TX_DATA[39].IN1
WR_TX_DATA[40] => WR_TX_DATA[40].IN1
WR_TX_DATA[41] => WR_TX_DATA[41].IN1
WR_TX_DATA[42] => WR_TX_DATA[42].IN1
WR_TX_DATA[43] => WR_TX_DATA[43].IN1
WR_TX_DATA[44] => WR_TX_DATA[44].IN1
WR_TX_DATA[45] => WR_TX_DATA[45].IN1
WR_TX_DATA[46] => WR_TX_DATA[46].IN1
WR_TX_DATA[47] => WR_TX_DATA[47].IN1
WR_TX_DATA[48] => WR_TX_DATA[48].IN1
WR_TX_DATA[49] => WR_TX_DATA[49].IN1
WR_TX_DATA[50] => WR_TX_DATA[50].IN1
WR_TX_DATA[51] => WR_TX_DATA[51].IN1
WR_TX_DATA[52] => WR_TX_DATA[52].IN1
WR_TX_DATA[53] => WR_TX_DATA[53].IN1
WR_TX_DATA[54] => WR_TX_DATA[54].IN1
WR_TX_DATA[55] => WR_TX_DATA[55].IN1
WR_TX_DATA[56] => WR_TX_DATA[56].IN1
WR_TX_DATA[57] => WR_TX_DATA[57].IN1
WR_TX_DATA[58] => WR_TX_DATA[58].IN1
WR_TX_DATA[59] => WR_TX_DATA[59].IN1
WR_TX_DATA[60] => WR_TX_DATA[60].IN1
WR_TX_DATA[61] => WR_TX_DATA[61].IN1
WR_TX_DATA[62] => WR_TX_DATA[62].IN1
WR_TX_DATA[63] => WR_TX_DATA[63].IN1
WR_TX_DATA_START_FLAG => WR_TX_DATA_START_FLAG.IN1
WR_TX_DATA_START_OFFSET[0] => WR_TX_DATA_START_OFFSET[0].IN3
WR_TX_DATA_END_FLAG => WR_TX_DATA_END_FLAG.IN1
WR_TX_DATA_END_OFFSET[0] => WR_TX_DATA_END_OFFSET[0].IN1
WR_TX_DATA_READY <= pipeline:input_register.WR_DATA_READY
RD_TX_DATA_READY => RD_TX_DATA_READY.IN1
RD_TX_DATA[0] <= pipeline:output_register.RD_DATA
RD_TX_DATA[1] <= pipeline:output_register.RD_DATA
RD_TX_DATA[2] <= pipeline:output_register.RD_DATA
RD_TX_DATA[3] <= pipeline:output_register.RD_DATA
RD_TX_DATA[4] <= pipeline:output_register.RD_DATA
RD_TX_DATA[5] <= pipeline:output_register.RD_DATA
RD_TX_DATA[6] <= pipeline:output_register.RD_DATA
RD_TX_DATA[7] <= pipeline:output_register.RD_DATA
RD_TX_DATA[8] <= pipeline:output_register.RD_DATA
RD_TX_DATA[9] <= pipeline:output_register.RD_DATA
RD_TX_DATA[10] <= pipeline:output_register.RD_DATA
RD_TX_DATA[11] <= pipeline:output_register.RD_DATA
RD_TX_DATA[12] <= pipeline:output_register.RD_DATA
RD_TX_DATA[13] <= pipeline:output_register.RD_DATA
RD_TX_DATA[14] <= pipeline:output_register.RD_DATA
RD_TX_DATA[15] <= pipeline:output_register.RD_DATA
RD_TX_DATA[16] <= pipeline:output_register.RD_DATA
RD_TX_DATA[17] <= pipeline:output_register.RD_DATA
RD_TX_DATA[18] <= pipeline:output_register.RD_DATA
RD_TX_DATA[19] <= pipeline:output_register.RD_DATA
RD_TX_DATA[20] <= pipeline:output_register.RD_DATA
RD_TX_DATA[21] <= pipeline:output_register.RD_DATA
RD_TX_DATA[22] <= pipeline:output_register.RD_DATA
RD_TX_DATA[23] <= pipeline:output_register.RD_DATA
RD_TX_DATA[24] <= pipeline:output_register.RD_DATA
RD_TX_DATA[25] <= pipeline:output_register.RD_DATA
RD_TX_DATA[26] <= pipeline:output_register.RD_DATA
RD_TX_DATA[27] <= pipeline:output_register.RD_DATA
RD_TX_DATA[28] <= pipeline:output_register.RD_DATA
RD_TX_DATA[29] <= pipeline:output_register.RD_DATA
RD_TX_DATA[30] <= pipeline:output_register.RD_DATA
RD_TX_DATA[31] <= pipeline:output_register.RD_DATA
RD_TX_DATA[32] <= pipeline:output_register.RD_DATA
RD_TX_DATA[33] <= pipeline:output_register.RD_DATA
RD_TX_DATA[34] <= pipeline:output_register.RD_DATA
RD_TX_DATA[35] <= pipeline:output_register.RD_DATA
RD_TX_DATA[36] <= pipeline:output_register.RD_DATA
RD_TX_DATA[37] <= pipeline:output_register.RD_DATA
RD_TX_DATA[38] <= pipeline:output_register.RD_DATA
RD_TX_DATA[39] <= pipeline:output_register.RD_DATA
RD_TX_DATA[40] <= pipeline:output_register.RD_DATA
RD_TX_DATA[41] <= pipeline:output_register.RD_DATA
RD_TX_DATA[42] <= pipeline:output_register.RD_DATA
RD_TX_DATA[43] <= pipeline:output_register.RD_DATA
RD_TX_DATA[44] <= pipeline:output_register.RD_DATA
RD_TX_DATA[45] <= pipeline:output_register.RD_DATA
RD_TX_DATA[46] <= pipeline:output_register.RD_DATA
RD_TX_DATA[47] <= pipeline:output_register.RD_DATA
RD_TX_DATA[48] <= pipeline:output_register.RD_DATA
RD_TX_DATA[49] <= pipeline:output_register.RD_DATA
RD_TX_DATA[50] <= pipeline:output_register.RD_DATA
RD_TX_DATA[51] <= pipeline:output_register.RD_DATA
RD_TX_DATA[52] <= pipeline:output_register.RD_DATA
RD_TX_DATA[53] <= pipeline:output_register.RD_DATA
RD_TX_DATA[54] <= pipeline:output_register.RD_DATA
RD_TX_DATA[55] <= pipeline:output_register.RD_DATA
RD_TX_DATA[56] <= pipeline:output_register.RD_DATA
RD_TX_DATA[57] <= pipeline:output_register.RD_DATA
RD_TX_DATA[58] <= pipeline:output_register.RD_DATA
RD_TX_DATA[59] <= pipeline:output_register.RD_DATA
RD_TX_DATA[60] <= pipeline:output_register.RD_DATA
RD_TX_DATA[61] <= pipeline:output_register.RD_DATA
RD_TX_DATA[62] <= pipeline:output_register.RD_DATA
RD_TX_DATA[63] <= pipeline:output_register.RD_DATA
RD_TX_DATA_START_FLAG <= pipeline:output_register.RD_DATA
RD_TX_DATA_WORD_VALID[0] <= pipeline:output_register.RD_DATA
RD_TX_DATA_WORD_VALID[1] <= pipeline:output_register.RD_DATA
RD_TX_DATA_END_FLAGS[0] <= pipeline:output_register.RD_DATA
RD_TX_DATA_END_FLAGS[1] <= pipeline:output_register.RD_DATA
RD_TX_DATA_VALID <= pipeline:output_register.RD_DATA_VALID


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[60] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[61] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[62] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[63] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[64] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[65] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[66] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[67] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
CLK => rData[1][34].CLK
CLK => rData[1][35].CLK
CLK => rData[1][36].CLK
CLK => rData[1][37].CLK
CLK => rData[1][38].CLK
CLK => rData[1][39].CLK
CLK => rData[1][40].CLK
CLK => rData[1][41].CLK
CLK => rData[1][42].CLK
CLK => rData[1][43].CLK
CLK => rData[1][44].CLK
CLK => rData[1][45].CLK
CLK => rData[1][46].CLK
CLK => rData[1][47].CLK
CLK => rData[1][48].CLK
CLK => rData[1][49].CLK
CLK => rData[1][50].CLK
CLK => rData[1][51].CLK
CLK => rData[1][52].CLK
CLK => rData[1][53].CLK
CLK => rData[1][54].CLK
CLK => rData[1][55].CLK
CLK => rData[1][56].CLK
CLK => rData[1][57].CLK
CLK => rData[1][58].CLK
CLK => rData[1][59].CLK
CLK => rData[1][60].CLK
CLK => rData[1][61].CLK
CLK => rData[1][62].CLK
CLK => rData[1][63].CLK
CLK => rData[1][64].CLK
CLK => rData[1][65].CLK
CLK => rData[1][66].CLK
CLK => rData[1][67].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA[34] => rData[1][34].DATAIN
WR_DATA[35] => rData[1][35].DATAIN
WR_DATA[36] => rData[1][36].DATAIN
WR_DATA[37] => rData[1][37].DATAIN
WR_DATA[38] => rData[1][38].DATAIN
WR_DATA[39] => rData[1][39].DATAIN
WR_DATA[40] => rData[1][40].DATAIN
WR_DATA[41] => rData[1][41].DATAIN
WR_DATA[42] => rData[1][42].DATAIN
WR_DATA[43] => rData[1][43].DATAIN
WR_DATA[44] => rData[1][44].DATAIN
WR_DATA[45] => rData[1][45].DATAIN
WR_DATA[46] => rData[1][46].DATAIN
WR_DATA[47] => rData[1][47].DATAIN
WR_DATA[48] => rData[1][48].DATAIN
WR_DATA[49] => rData[1][49].DATAIN
WR_DATA[50] => rData[1][50].DATAIN
WR_DATA[51] => rData[1][51].DATAIN
WR_DATA[52] => rData[1][52].DATAIN
WR_DATA[53] => rData[1][53].DATAIN
WR_DATA[54] => rData[1][54].DATAIN
WR_DATA[55] => rData[1][55].DATAIN
WR_DATA[56] => rData[1][56].DATAIN
WR_DATA[57] => rData[1][57].DATAIN
WR_DATA[58] => rData[1][58].DATAIN
WR_DATA[59] => rData[1][59].DATAIN
WR_DATA[60] => rData[1][60].DATAIN
WR_DATA[61] => rData[1][61].DATAIN
WR_DATA[62] => rData[1][62].DATAIN
WR_DATA[63] => rData[1][63].DATAIN
WR_DATA[64] => rData[1][64].DATAIN
WR_DATA[65] => rData[1][65].DATAIN
WR_DATA[66] => rData[1][66].DATAIN
WR_DATA[67] => rData[1][67].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= rData[1][34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= rData[1][35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= rData[1][36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= rData[1][37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= rData[1][38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= rData[1][39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= rData[1][40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= rData[1][41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= rData[1][42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= rData[1][43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= rData[1][44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= rData[1][45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= rData[1][46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= rData[1][47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= rData[1][48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= rData[1][49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= rData[1][50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= rData[1][51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= rData[1][52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= rData[1][53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= rData[1][54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= rData[1][55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= rData[1][56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= rData[1][57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= rData[1][58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= rData[1][59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= rData[1][60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= rData[1][61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= rData[1][62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= rData[1][63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= rData[1][64].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= rData[1][65].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= rData[1][66].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[67] <= rData[1][67].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:output_register
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA[68] => WR_DATA[68].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[60] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[61] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[62] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[63] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[64] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[65] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[66] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[67] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[68] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:output_register|reg_pipeline:pipeline_inst
CLK => ~NO_FANOUT~
RST_IN => ~NO_FANOUT~
WR_DATA[0] => RD_DATA[0].DATAIN
WR_DATA[1] => RD_DATA[1].DATAIN
WR_DATA[2] => RD_DATA[2].DATAIN
WR_DATA[3] => RD_DATA[3].DATAIN
WR_DATA[4] => RD_DATA[4].DATAIN
WR_DATA[5] => RD_DATA[5].DATAIN
WR_DATA[6] => RD_DATA[6].DATAIN
WR_DATA[7] => RD_DATA[7].DATAIN
WR_DATA[8] => RD_DATA[8].DATAIN
WR_DATA[9] => RD_DATA[9].DATAIN
WR_DATA[10] => RD_DATA[10].DATAIN
WR_DATA[11] => RD_DATA[11].DATAIN
WR_DATA[12] => RD_DATA[12].DATAIN
WR_DATA[13] => RD_DATA[13].DATAIN
WR_DATA[14] => RD_DATA[14].DATAIN
WR_DATA[15] => RD_DATA[15].DATAIN
WR_DATA[16] => RD_DATA[16].DATAIN
WR_DATA[17] => RD_DATA[17].DATAIN
WR_DATA[18] => RD_DATA[18].DATAIN
WR_DATA[19] => RD_DATA[19].DATAIN
WR_DATA[20] => RD_DATA[20].DATAIN
WR_DATA[21] => RD_DATA[21].DATAIN
WR_DATA[22] => RD_DATA[22].DATAIN
WR_DATA[23] => RD_DATA[23].DATAIN
WR_DATA[24] => RD_DATA[24].DATAIN
WR_DATA[25] => RD_DATA[25].DATAIN
WR_DATA[26] => RD_DATA[26].DATAIN
WR_DATA[27] => RD_DATA[27].DATAIN
WR_DATA[28] => RD_DATA[28].DATAIN
WR_DATA[29] => RD_DATA[29].DATAIN
WR_DATA[30] => RD_DATA[30].DATAIN
WR_DATA[31] => RD_DATA[31].DATAIN
WR_DATA[32] => RD_DATA[32].DATAIN
WR_DATA[33] => RD_DATA[33].DATAIN
WR_DATA[34] => RD_DATA[34].DATAIN
WR_DATA[35] => RD_DATA[35].DATAIN
WR_DATA[36] => RD_DATA[36].DATAIN
WR_DATA[37] => RD_DATA[37].DATAIN
WR_DATA[38] => RD_DATA[38].DATAIN
WR_DATA[39] => RD_DATA[39].DATAIN
WR_DATA[40] => RD_DATA[40].DATAIN
WR_DATA[41] => RD_DATA[41].DATAIN
WR_DATA[42] => RD_DATA[42].DATAIN
WR_DATA[43] => RD_DATA[43].DATAIN
WR_DATA[44] => RD_DATA[44].DATAIN
WR_DATA[45] => RD_DATA[45].DATAIN
WR_DATA[46] => RD_DATA[46].DATAIN
WR_DATA[47] => RD_DATA[47].DATAIN
WR_DATA[48] => RD_DATA[48].DATAIN
WR_DATA[49] => RD_DATA[49].DATAIN
WR_DATA[50] => RD_DATA[50].DATAIN
WR_DATA[51] => RD_DATA[51].DATAIN
WR_DATA[52] => RD_DATA[52].DATAIN
WR_DATA[53] => RD_DATA[53].DATAIN
WR_DATA[54] => RD_DATA[54].DATAIN
WR_DATA[55] => RD_DATA[55].DATAIN
WR_DATA[56] => RD_DATA[56].DATAIN
WR_DATA[57] => RD_DATA[57].DATAIN
WR_DATA[58] => RD_DATA[58].DATAIN
WR_DATA[59] => RD_DATA[59].DATAIN
WR_DATA[60] => RD_DATA[60].DATAIN
WR_DATA[61] => RD_DATA[61].DATAIN
WR_DATA[62] => RD_DATA[62].DATAIN
WR_DATA[63] => RD_DATA[63].DATAIN
WR_DATA[64] => RD_DATA[64].DATAIN
WR_DATA[65] => RD_DATA[65].DATAIN
WR_DATA[66] => RD_DATA[66].DATAIN
WR_DATA[67] => RD_DATA[67].DATAIN
WR_DATA[68] => RD_DATA[68].DATAIN
WR_DATA_VALID => RD_DATA_VALID.DATAIN
WR_DATA_READY <= RD_DATA_READY.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= WR_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= WR_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= WR_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= WR_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= WR_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= WR_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= WR_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= WR_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= WR_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= WR_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= WR_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= WR_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= WR_DATA[12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= WR_DATA[13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= WR_DATA[14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= WR_DATA[15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= WR_DATA[16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= WR_DATA[17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= WR_DATA[18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= WR_DATA[19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= WR_DATA[20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= WR_DATA[21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= WR_DATA[22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= WR_DATA[23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= WR_DATA[24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= WR_DATA[25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= WR_DATA[26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= WR_DATA[27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= WR_DATA[28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= WR_DATA[29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= WR_DATA[30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= WR_DATA[31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= WR_DATA[32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= WR_DATA[33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= WR_DATA[34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= WR_DATA[35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= WR_DATA[36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= WR_DATA[37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= WR_DATA[38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= WR_DATA[39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= WR_DATA[40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= WR_DATA[41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= WR_DATA[42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= WR_DATA[43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= WR_DATA[44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= WR_DATA[45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= WR_DATA[46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= WR_DATA[47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= WR_DATA[48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= WR_DATA[49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= WR_DATA[50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= WR_DATA[51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= WR_DATA[52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= WR_DATA[53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= WR_DATA[54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= WR_DATA[55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= WR_DATA[56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= WR_DATA[57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= WR_DATA[58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= WR_DATA[59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= WR_DATA[60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= WR_DATA[61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= WR_DATA[62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= WR_DATA[63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= WR_DATA[64].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= WR_DATA[65].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= WR_DATA[66].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[67] <= WR_DATA[67].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[68] <= WR_DATA[68].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= WR_DATA_VALID.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => WR_DATA_READY.DATAIN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|offset_to_mask:eof_convert
OFFSET_ENABLE => Decoder0.IN2
OFFSET[0] => Decoder0.IN3
MASK[0] <= <VCC>
MASK[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:em_rotate_inst
WR_DATA[0] => ShiftRight0.IN4
WR_DATA[0] => ShiftRight0.IN5
WR_DATA[1] => ShiftRight0.IN2
WR_DATA[1] => ShiftRight0.IN3
WR_SHIFTAMT[0] => ShiftRight0.IN1
RD_DATA[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|offset_flag_to_one_hot:ef_onehot_inst
WR_OFFSET[0] => ShiftLeft0.IN2
WR_FLAG => ShiftLeft0.IN3
RD_ONE_HOT[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
RD_ONE_HOT[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:ef_rotate_inst
WR_DATA[0] => ShiftRight0.IN4
WR_DATA[0] => ShiftRight0.IN5
WR_DATA[1] => ShiftRight0.IN2
WR_DATA[1] => ShiftRight0.IN3
WR_SHIFTAMT[0] => ShiftRight0.IN1
RD_DATA[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:gen_rotates[0].select_rotate_inst_
WR_DATA[0] => ShiftLeft0.IN4
WR_DATA[0] => ShiftLeft0.IN5
WR_DATA[1] => ShiftLeft0.IN2
WR_DATA[1] => ShiftLeft0.IN3
WR_SHIFTAMT[0] => ShiftLeft0.IN1
RD_DATA[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:gen_rotates[1].select_rotate_inst_
WR_DATA[0] => ShiftLeft0.IN4
WR_DATA[0] => ShiftLeft0.IN5
WR_DATA[1] => ShiftLeft0.IN2
WR_DATA[1] => ShiftLeft0.IN3
WR_SHIFTAMT[0] => ShiftLeft0.IN1
RD_DATA[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|one_hot_mux:gen_multiplexers[0].mux_inst_
ONE_HOT_SELECT[0] => Equal0.IN3
ONE_HOT_SELECT[1] => Equal0.IN2
ONE_HOT_INPUTS[0] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[1] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[2] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[3] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[4] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[5] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[6] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[7] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[8] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[9] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[10] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[11] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[12] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[13] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[14] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[15] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[16] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[17] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[18] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[19] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[20] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[21] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[22] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[23] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[24] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[25] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[26] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[27] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[28] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[29] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[30] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[31] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[32] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[33] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[34] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[35] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[36] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[37] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[38] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[39] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[40] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[41] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[42] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[43] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[44] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[45] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[46] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[47] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[48] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[49] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[50] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[51] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[52] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[53] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[54] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[55] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[56] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[57] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[58] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[59] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[60] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[61] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[62] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[63] => _rOneHotOutput.DATAB
ONE_HOT_OUTPUT[0] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[1] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[2] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[3] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[4] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[5] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[6] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[7] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[8] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[9] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[10] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[11] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[12] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[13] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[14] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[15] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[16] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[17] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[18] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[19] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[20] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[21] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[22] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[23] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[24] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[25] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[26] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[27] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[28] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[29] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[30] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[31] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|one_hot_mux:gen_multiplexers[1].mux_inst_
ONE_HOT_SELECT[0] => Equal0.IN3
ONE_HOT_SELECT[1] => Equal0.IN2
ONE_HOT_INPUTS[0] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[1] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[2] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[3] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[4] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[5] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[6] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[7] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[8] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[9] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[10] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[11] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[12] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[13] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[14] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[15] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[16] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[17] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[18] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[19] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[20] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[21] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[22] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[23] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[24] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[25] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[26] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[27] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[28] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[29] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[30] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[31] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[32] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[33] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[34] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[35] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[36] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[37] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[38] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[39] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[40] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[41] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[42] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[43] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[44] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[45] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[46] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[47] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[48] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[49] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[50] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[51] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[52] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[53] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[54] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[55] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[56] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[57] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[58] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[59] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[60] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[61] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[62] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[63] => _rOneHotOutput.DATAB
ONE_HOT_OUTPUT[0] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[1] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[2] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[3] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[4] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[5] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[6] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[7] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[8] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[9] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[10] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[11] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[12] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[13] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[14] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[15] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[16] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[17] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[18] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[19] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[20] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[21] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[22] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[23] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[24] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[25] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[26] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[27] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[28] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[29] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[30] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[31] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst
CLK => CLK.IN6
RST_IN => RST_IN.IN6
WR_TX_DATA[0] => WR_TX_DATA[0].IN1
WR_TX_DATA[1] => WR_TX_DATA[1].IN1
WR_TX_DATA[2] => WR_TX_DATA[2].IN1
WR_TX_DATA[3] => WR_TX_DATA[3].IN1
WR_TX_DATA[4] => WR_TX_DATA[4].IN1
WR_TX_DATA[5] => WR_TX_DATA[5].IN1
WR_TX_DATA[6] => WR_TX_DATA[6].IN1
WR_TX_DATA[7] => WR_TX_DATA[7].IN1
WR_TX_DATA[8] => WR_TX_DATA[8].IN1
WR_TX_DATA[9] => WR_TX_DATA[9].IN1
WR_TX_DATA[10] => WR_TX_DATA[10].IN1
WR_TX_DATA[11] => WR_TX_DATA[11].IN1
WR_TX_DATA[12] => WR_TX_DATA[12].IN1
WR_TX_DATA[13] => WR_TX_DATA[13].IN1
WR_TX_DATA[14] => WR_TX_DATA[14].IN1
WR_TX_DATA[15] => WR_TX_DATA[15].IN1
WR_TX_DATA[16] => WR_TX_DATA[16].IN1
WR_TX_DATA[17] => WR_TX_DATA[17].IN1
WR_TX_DATA[18] => WR_TX_DATA[18].IN1
WR_TX_DATA[19] => WR_TX_DATA[19].IN1
WR_TX_DATA[20] => WR_TX_DATA[20].IN1
WR_TX_DATA[21] => WR_TX_DATA[21].IN1
WR_TX_DATA[22] => WR_TX_DATA[22].IN1
WR_TX_DATA[23] => WR_TX_DATA[23].IN1
WR_TX_DATA[24] => WR_TX_DATA[24].IN1
WR_TX_DATA[25] => WR_TX_DATA[25].IN1
WR_TX_DATA[26] => WR_TX_DATA[26].IN1
WR_TX_DATA[27] => WR_TX_DATA[27].IN1
WR_TX_DATA[28] => WR_TX_DATA[28].IN1
WR_TX_DATA[29] => WR_TX_DATA[29].IN1
WR_TX_DATA[30] => WR_TX_DATA[30].IN1
WR_TX_DATA[31] => WR_TX_DATA[31].IN1
WR_TX_DATA[32] => WR_TX_DATA[32].IN1
WR_TX_DATA[33] => WR_TX_DATA[33].IN1
WR_TX_DATA[34] => WR_TX_DATA[34].IN1
WR_TX_DATA[35] => WR_TX_DATA[35].IN1
WR_TX_DATA[36] => WR_TX_DATA[36].IN1
WR_TX_DATA[37] => WR_TX_DATA[37].IN1
WR_TX_DATA[38] => WR_TX_DATA[38].IN1
WR_TX_DATA[39] => WR_TX_DATA[39].IN1
WR_TX_DATA[40] => WR_TX_DATA[40].IN1
WR_TX_DATA[41] => WR_TX_DATA[41].IN1
WR_TX_DATA[42] => WR_TX_DATA[42].IN1
WR_TX_DATA[43] => WR_TX_DATA[43].IN1
WR_TX_DATA[44] => WR_TX_DATA[44].IN1
WR_TX_DATA[45] => WR_TX_DATA[45].IN1
WR_TX_DATA[46] => WR_TX_DATA[46].IN1
WR_TX_DATA[47] => WR_TX_DATA[47].IN1
WR_TX_DATA[48] => WR_TX_DATA[48].IN1
WR_TX_DATA[49] => WR_TX_DATA[49].IN1
WR_TX_DATA[50] => WR_TX_DATA[50].IN1
WR_TX_DATA[51] => WR_TX_DATA[51].IN1
WR_TX_DATA[52] => WR_TX_DATA[52].IN1
WR_TX_DATA[53] => WR_TX_DATA[53].IN1
WR_TX_DATA[54] => WR_TX_DATA[54].IN1
WR_TX_DATA[55] => WR_TX_DATA[55].IN1
WR_TX_DATA[56] => WR_TX_DATA[56].IN1
WR_TX_DATA[57] => WR_TX_DATA[57].IN1
WR_TX_DATA[58] => WR_TX_DATA[58].IN1
WR_TX_DATA[59] => WR_TX_DATA[59].IN1
WR_TX_DATA[60] => WR_TX_DATA[60].IN1
WR_TX_DATA[61] => WR_TX_DATA[61].IN1
WR_TX_DATA[62] => WR_TX_DATA[62].IN1
WR_TX_DATA[63] => WR_TX_DATA[63].IN1
WR_TX_DATA_VALID => comb.IN0
WR_TX_DATA_VALID => comb.IN0
WR_TX_DATA_START_FLAG => WR_TX_DATA_START_FLAG.IN1
WR_TX_DATA_WORD_VALID[0] => comb.IN1
WR_TX_DATA_WORD_VALID[1] => comb.IN1
WR_TX_DATA_END_FLAGS[0] => WR_TX_DATA_END_FLAGS[0].IN1
WR_TX_DATA_END_FLAGS[1] => WR_TX_DATA_END_FLAGS[1].IN1
WR_TX_DATA_READY <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
RD_TX_DATA_WORD_READY[0] => RD_TX_DATA_WORD_READY[0].IN1
RD_TX_DATA_WORD_READY[1] => RD_TX_DATA_WORD_READY[1].IN1
RD_TX_DATA[0] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[1] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[2] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[3] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[4] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[5] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[6] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[7] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[8] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[9] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[10] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[11] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[12] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[13] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[14] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[15] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[16] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[17] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[18] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[19] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[20] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[21] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[22] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[23] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[24] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[25] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[26] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[27] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[28] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[29] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[30] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[31] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[32] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[33] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[34] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[35] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[36] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[37] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[38] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[39] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[40] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[41] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[42] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[43] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[44] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[45] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[46] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[47] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[48] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[49] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[50] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[51] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[52] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[53] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[54] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[55] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[56] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[57] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[58] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[59] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[60] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[61] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[62] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[63] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA_START_FLAG <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA_END_FLAGS[0] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA_END_FLAGS[1] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA_WORD_VALID[0] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA_VALID
RD_TX_DATA_WORD_VALID[1] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA_VALID
RD_TX_DATA_PACKET_VALID <= <GND>


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_
CLK => CLK.IN2
RST => RST.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_VALID => wWrEn.IN1
WR_READY <= rFull.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= scsdpram:mem.RD1_DATA
RD_DATA[1] <= scsdpram:mem.RD1_DATA
RD_DATA[2] <= scsdpram:mem.RD1_DATA
RD_DATA[3] <= scsdpram:mem.RD1_DATA
RD_DATA[4] <= scsdpram:mem.RD1_DATA
RD_DATA[5] <= scsdpram:mem.RD1_DATA
RD_DATA[6] <= scsdpram:mem.RD1_DATA
RD_DATA[7] <= scsdpram:mem.RD1_DATA
RD_DATA[8] <= scsdpram:mem.RD1_DATA
RD_DATA[9] <= scsdpram:mem.RD1_DATA
RD_DATA[10] <= scsdpram:mem.RD1_DATA
RD_DATA[11] <= scsdpram:mem.RD1_DATA
RD_DATA[12] <= scsdpram:mem.RD1_DATA
RD_DATA[13] <= scsdpram:mem.RD1_DATA
RD_DATA[14] <= scsdpram:mem.RD1_DATA
RD_DATA[15] <= scsdpram:mem.RD1_DATA
RD_DATA[16] <= scsdpram:mem.RD1_DATA
RD_DATA[17] <= scsdpram:mem.RD1_DATA
RD_DATA[18] <= scsdpram:mem.RD1_DATA
RD_DATA[19] <= scsdpram:mem.RD1_DATA
RD_DATA[20] <= scsdpram:mem.RD1_DATA
RD_DATA[21] <= scsdpram:mem.RD1_DATA
RD_DATA[22] <= scsdpram:mem.RD1_DATA
RD_DATA[23] <= scsdpram:mem.RD1_DATA
RD_DATA[24] <= scsdpram:mem.RD1_DATA
RD_DATA[25] <= scsdpram:mem.RD1_DATA
RD_DATA[26] <= scsdpram:mem.RD1_DATA
RD_DATA[27] <= scsdpram:mem.RD1_DATA
RD_DATA[28] <= scsdpram:mem.RD1_DATA
RD_DATA[29] <= scsdpram:mem.RD1_DATA
RD_DATA[30] <= scsdpram:mem.RD1_DATA
RD_DATA[31] <= scsdpram:mem.RD1_DATA
RD_DATA[32] <= scsdpram:mem.RD1_DATA
RD_DATA[33] <= scsdpram:mem.RD1_DATA
RD_READY => wRdEnExternal.IN1
RD_READY => wRdRdy.IN1
RD_VALID <= rValid.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem
CLK => rMemory.we_a.CLK
CLK => rMemory.waddr_a[11].CLK
CLK => rMemory.waddr_a[10].CLK
CLK => rMemory.waddr_a[9].CLK
CLK => rMemory.waddr_a[8].CLK
CLK => rMemory.waddr_a[7].CLK
CLK => rMemory.waddr_a[6].CLK
CLK => rMemory.waddr_a[5].CLK
CLK => rMemory.waddr_a[4].CLK
CLK => rMemory.waddr_a[3].CLK
CLK => rMemory.waddr_a[2].CLK
CLK => rMemory.waddr_a[1].CLK
CLK => rMemory.waddr_a[0].CLK
CLK => rMemory.data_a[33].CLK
CLK => rMemory.data_a[32].CLK
CLK => rMemory.data_a[31].CLK
CLK => rMemory.data_a[30].CLK
CLK => rMemory.data_a[29].CLK
CLK => rMemory.data_a[28].CLK
CLK => rMemory.data_a[27].CLK
CLK => rMemory.data_a[26].CLK
CLK => rMemory.data_a[25].CLK
CLK => rMemory.data_a[24].CLK
CLK => rMemory.data_a[23].CLK
CLK => rMemory.data_a[22].CLK
CLK => rMemory.data_a[21].CLK
CLK => rMemory.data_a[20].CLK
CLK => rMemory.data_a[19].CLK
CLK => rMemory.data_a[18].CLK
CLK => rMemory.data_a[17].CLK
CLK => rMemory.data_a[16].CLK
CLK => rMemory.data_a[15].CLK
CLK => rMemory.data_a[14].CLK
CLK => rMemory.data_a[13].CLK
CLK => rMemory.data_a[12].CLK
CLK => rMemory.data_a[11].CLK
CLK => rMemory.data_a[10].CLK
CLK => rMemory.data_a[9].CLK
CLK => rMemory.data_a[8].CLK
CLK => rMemory.data_a[7].CLK
CLK => rMemory.data_a[6].CLK
CLK => rMemory.data_a[5].CLK
CLK => rMemory.data_a[4].CLK
CLK => rMemory.data_a[3].CLK
CLK => rMemory.data_a[2].CLK
CLK => rMemory.data_a[1].CLK
CLK => rMemory.data_a[0].CLK
CLK => rDataOut[0].CLK
CLK => rDataOut[1].CLK
CLK => rDataOut[2].CLK
CLK => rDataOut[3].CLK
CLK => rDataOut[4].CLK
CLK => rDataOut[5].CLK
CLK => rDataOut[6].CLK
CLK => rDataOut[7].CLK
CLK => rDataOut[8].CLK
CLK => rDataOut[9].CLK
CLK => rDataOut[10].CLK
CLK => rDataOut[11].CLK
CLK => rDataOut[12].CLK
CLK => rDataOut[13].CLK
CLK => rDataOut[14].CLK
CLK => rDataOut[15].CLK
CLK => rDataOut[16].CLK
CLK => rDataOut[17].CLK
CLK => rDataOut[18].CLK
CLK => rDataOut[19].CLK
CLK => rDataOut[20].CLK
CLK => rDataOut[21].CLK
CLK => rDataOut[22].CLK
CLK => rDataOut[23].CLK
CLK => rDataOut[24].CLK
CLK => rDataOut[25].CLK
CLK => rDataOut[26].CLK
CLK => rDataOut[27].CLK
CLK => rDataOut[28].CLK
CLK => rDataOut[29].CLK
CLK => rDataOut[30].CLK
CLK => rDataOut[31].CLK
CLK => rDataOut[32].CLK
CLK => rDataOut[33].CLK
CLK => rMemory.CLK0
RD1_EN => rDataOut[0].ENA
RD1_EN => rDataOut[1].ENA
RD1_EN => rDataOut[2].ENA
RD1_EN => rDataOut[3].ENA
RD1_EN => rDataOut[4].ENA
RD1_EN => rDataOut[5].ENA
RD1_EN => rDataOut[6].ENA
RD1_EN => rDataOut[7].ENA
RD1_EN => rDataOut[8].ENA
RD1_EN => rDataOut[9].ENA
RD1_EN => rDataOut[10].ENA
RD1_EN => rDataOut[11].ENA
RD1_EN => rDataOut[12].ENA
RD1_EN => rDataOut[13].ENA
RD1_EN => rDataOut[14].ENA
RD1_EN => rDataOut[15].ENA
RD1_EN => rDataOut[16].ENA
RD1_EN => rDataOut[17].ENA
RD1_EN => rDataOut[18].ENA
RD1_EN => rDataOut[19].ENA
RD1_EN => rDataOut[20].ENA
RD1_EN => rDataOut[21].ENA
RD1_EN => rDataOut[22].ENA
RD1_EN => rDataOut[23].ENA
RD1_EN => rDataOut[24].ENA
RD1_EN => rDataOut[25].ENA
RD1_EN => rDataOut[26].ENA
RD1_EN => rDataOut[27].ENA
RD1_EN => rDataOut[28].ENA
RD1_EN => rDataOut[29].ENA
RD1_EN => rDataOut[30].ENA
RD1_EN => rDataOut[31].ENA
RD1_EN => rDataOut[32].ENA
RD1_EN => rDataOut[33].ENA
RD1_ADDR[0] => rMemory.RADDR
RD1_ADDR[1] => rMemory.RADDR1
RD1_ADDR[2] => rMemory.RADDR2
RD1_ADDR[3] => rMemory.RADDR3
RD1_ADDR[4] => rMemory.RADDR4
RD1_ADDR[5] => rMemory.RADDR5
RD1_ADDR[6] => rMemory.RADDR6
RD1_ADDR[7] => rMemory.RADDR7
RD1_ADDR[8] => rMemory.RADDR8
RD1_ADDR[9] => rMemory.RADDR9
RD1_ADDR[10] => rMemory.RADDR10
RD1_ADDR[11] => rMemory.RADDR11
RD1_DATA[0] <= rDataOut[0].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[1] <= rDataOut[1].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[2] <= rDataOut[2].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[3] <= rDataOut[3].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[4] <= rDataOut[4].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[5] <= rDataOut[5].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[6] <= rDataOut[6].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[7] <= rDataOut[7].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[8] <= rDataOut[8].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[9] <= rDataOut[9].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[10] <= rDataOut[10].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[11] <= rDataOut[11].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[12] <= rDataOut[12].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[13] <= rDataOut[13].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[14] <= rDataOut[14].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[15] <= rDataOut[15].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[16] <= rDataOut[16].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[17] <= rDataOut[17].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[18] <= rDataOut[18].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[19] <= rDataOut[19].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[20] <= rDataOut[20].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[21] <= rDataOut[21].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[22] <= rDataOut[22].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[23] <= rDataOut[23].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[24] <= rDataOut[24].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[25] <= rDataOut[25].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[26] <= rDataOut[26].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[27] <= rDataOut[27].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[28] <= rDataOut[28].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[29] <= rDataOut[29].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[30] <= rDataOut[30].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[31] <= rDataOut[31].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[32] <= rDataOut[32].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[33] <= rDataOut[33].DB_MAX_OUTPUT_PORT_TYPE
WR1_EN => rMemory.we_a.DATAIN
WR1_EN => rMemory.WE
WR1_ADDR[0] => rMemory.waddr_a[0].DATAIN
WR1_ADDR[0] => rMemory.WADDR
WR1_ADDR[1] => rMemory.waddr_a[1].DATAIN
WR1_ADDR[1] => rMemory.WADDR1
WR1_ADDR[2] => rMemory.waddr_a[2].DATAIN
WR1_ADDR[2] => rMemory.WADDR2
WR1_ADDR[3] => rMemory.waddr_a[3].DATAIN
WR1_ADDR[3] => rMemory.WADDR3
WR1_ADDR[4] => rMemory.waddr_a[4].DATAIN
WR1_ADDR[4] => rMemory.WADDR4
WR1_ADDR[5] => rMemory.waddr_a[5].DATAIN
WR1_ADDR[5] => rMemory.WADDR5
WR1_ADDR[6] => rMemory.waddr_a[6].DATAIN
WR1_ADDR[6] => rMemory.WADDR6
WR1_ADDR[7] => rMemory.waddr_a[7].DATAIN
WR1_ADDR[7] => rMemory.WADDR7
WR1_ADDR[8] => rMemory.waddr_a[8].DATAIN
WR1_ADDR[8] => rMemory.WADDR8
WR1_ADDR[9] => rMemory.waddr_a[9].DATAIN
WR1_ADDR[9] => rMemory.WADDR9
WR1_ADDR[10] => rMemory.waddr_a[10].DATAIN
WR1_ADDR[10] => rMemory.WADDR10
WR1_ADDR[11] => rMemory.waddr_a[11].DATAIN
WR1_ADDR[11] => rMemory.WADDR11
WR1_DATA[0] => rMemory.data_a[0].DATAIN
WR1_DATA[0] => rMemory.DATAIN
WR1_DATA[1] => rMemory.data_a[1].DATAIN
WR1_DATA[1] => rMemory.DATAIN1
WR1_DATA[2] => rMemory.data_a[2].DATAIN
WR1_DATA[2] => rMemory.DATAIN2
WR1_DATA[3] => rMemory.data_a[3].DATAIN
WR1_DATA[3] => rMemory.DATAIN3
WR1_DATA[4] => rMemory.data_a[4].DATAIN
WR1_DATA[4] => rMemory.DATAIN4
WR1_DATA[5] => rMemory.data_a[5].DATAIN
WR1_DATA[5] => rMemory.DATAIN5
WR1_DATA[6] => rMemory.data_a[6].DATAIN
WR1_DATA[6] => rMemory.DATAIN6
WR1_DATA[7] => rMemory.data_a[7].DATAIN
WR1_DATA[7] => rMemory.DATAIN7
WR1_DATA[8] => rMemory.data_a[8].DATAIN
WR1_DATA[8] => rMemory.DATAIN8
WR1_DATA[9] => rMemory.data_a[9].DATAIN
WR1_DATA[9] => rMemory.DATAIN9
WR1_DATA[10] => rMemory.data_a[10].DATAIN
WR1_DATA[10] => rMemory.DATAIN10
WR1_DATA[11] => rMemory.data_a[11].DATAIN
WR1_DATA[11] => rMemory.DATAIN11
WR1_DATA[12] => rMemory.data_a[12].DATAIN
WR1_DATA[12] => rMemory.DATAIN12
WR1_DATA[13] => rMemory.data_a[13].DATAIN
WR1_DATA[13] => rMemory.DATAIN13
WR1_DATA[14] => rMemory.data_a[14].DATAIN
WR1_DATA[14] => rMemory.DATAIN14
WR1_DATA[15] => rMemory.data_a[15].DATAIN
WR1_DATA[15] => rMemory.DATAIN15
WR1_DATA[16] => rMemory.data_a[16].DATAIN
WR1_DATA[16] => rMemory.DATAIN16
WR1_DATA[17] => rMemory.data_a[17].DATAIN
WR1_DATA[17] => rMemory.DATAIN17
WR1_DATA[18] => rMemory.data_a[18].DATAIN
WR1_DATA[18] => rMemory.DATAIN18
WR1_DATA[19] => rMemory.data_a[19].DATAIN
WR1_DATA[19] => rMemory.DATAIN19
WR1_DATA[20] => rMemory.data_a[20].DATAIN
WR1_DATA[20] => rMemory.DATAIN20
WR1_DATA[21] => rMemory.data_a[21].DATAIN
WR1_DATA[21] => rMemory.DATAIN21
WR1_DATA[22] => rMemory.data_a[22].DATAIN
WR1_DATA[22] => rMemory.DATAIN22
WR1_DATA[23] => rMemory.data_a[23].DATAIN
WR1_DATA[23] => rMemory.DATAIN23
WR1_DATA[24] => rMemory.data_a[24].DATAIN
WR1_DATA[24] => rMemory.DATAIN24
WR1_DATA[25] => rMemory.data_a[25].DATAIN
WR1_DATA[25] => rMemory.DATAIN25
WR1_DATA[26] => rMemory.data_a[26].DATAIN
WR1_DATA[26] => rMemory.DATAIN26
WR1_DATA[27] => rMemory.data_a[27].DATAIN
WR1_DATA[27] => rMemory.DATAIN27
WR1_DATA[28] => rMemory.data_a[28].DATAIN
WR1_DATA[28] => rMemory.DATAIN28
WR1_DATA[29] => rMemory.data_a[29].DATAIN
WR1_DATA[29] => rMemory.DATAIN29
WR1_DATA[30] => rMemory.data_a[30].DATAIN
WR1_DATA[30] => rMemory.DATAIN30
WR1_DATA[31] => rMemory.data_a[31].DATAIN
WR1_DATA[31] => rMemory.DATAIN31
WR1_DATA[32] => rMemory.data_a[32].DATAIN
WR1_DATA[32] => rMemory.DATAIN32
WR1_DATA[33] => rMemory.data_a[33].DATAIN
WR1_DATA[33] => rMemory.DATAIN33


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|shiftreg:shiftreg_wr_delay_inst
CLK => ~NO_FANOUT~
RST_IN => ~NO_FANOUT~
WR_DATA[0] => RD_DATA[0].DATAIN
RD_DATA[0] <= WR_DATA[0].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_
CLK => CLK.IN2
RST => RST.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_VALID => wWrEn.IN1
WR_READY <= rFull.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= scsdpram:mem.RD1_DATA
RD_DATA[1] <= scsdpram:mem.RD1_DATA
RD_DATA[2] <= scsdpram:mem.RD1_DATA
RD_DATA[3] <= scsdpram:mem.RD1_DATA
RD_DATA[4] <= scsdpram:mem.RD1_DATA
RD_DATA[5] <= scsdpram:mem.RD1_DATA
RD_DATA[6] <= scsdpram:mem.RD1_DATA
RD_DATA[7] <= scsdpram:mem.RD1_DATA
RD_DATA[8] <= scsdpram:mem.RD1_DATA
RD_DATA[9] <= scsdpram:mem.RD1_DATA
RD_DATA[10] <= scsdpram:mem.RD1_DATA
RD_DATA[11] <= scsdpram:mem.RD1_DATA
RD_DATA[12] <= scsdpram:mem.RD1_DATA
RD_DATA[13] <= scsdpram:mem.RD1_DATA
RD_DATA[14] <= scsdpram:mem.RD1_DATA
RD_DATA[15] <= scsdpram:mem.RD1_DATA
RD_DATA[16] <= scsdpram:mem.RD1_DATA
RD_DATA[17] <= scsdpram:mem.RD1_DATA
RD_DATA[18] <= scsdpram:mem.RD1_DATA
RD_DATA[19] <= scsdpram:mem.RD1_DATA
RD_DATA[20] <= scsdpram:mem.RD1_DATA
RD_DATA[21] <= scsdpram:mem.RD1_DATA
RD_DATA[22] <= scsdpram:mem.RD1_DATA
RD_DATA[23] <= scsdpram:mem.RD1_DATA
RD_DATA[24] <= scsdpram:mem.RD1_DATA
RD_DATA[25] <= scsdpram:mem.RD1_DATA
RD_DATA[26] <= scsdpram:mem.RD1_DATA
RD_DATA[27] <= scsdpram:mem.RD1_DATA
RD_DATA[28] <= scsdpram:mem.RD1_DATA
RD_DATA[29] <= scsdpram:mem.RD1_DATA
RD_DATA[30] <= scsdpram:mem.RD1_DATA
RD_DATA[31] <= scsdpram:mem.RD1_DATA
RD_DATA[32] <= scsdpram:mem.RD1_DATA
RD_DATA[33] <= scsdpram:mem.RD1_DATA
RD_READY => wRdEnExternal.IN1
RD_READY => wRdRdy.IN1
RD_VALID <= rValid.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem
CLK => rMemory.we_a.CLK
CLK => rMemory.waddr_a[11].CLK
CLK => rMemory.waddr_a[10].CLK
CLK => rMemory.waddr_a[9].CLK
CLK => rMemory.waddr_a[8].CLK
CLK => rMemory.waddr_a[7].CLK
CLK => rMemory.waddr_a[6].CLK
CLK => rMemory.waddr_a[5].CLK
CLK => rMemory.waddr_a[4].CLK
CLK => rMemory.waddr_a[3].CLK
CLK => rMemory.waddr_a[2].CLK
CLK => rMemory.waddr_a[1].CLK
CLK => rMemory.waddr_a[0].CLK
CLK => rMemory.data_a[33].CLK
CLK => rMemory.data_a[32].CLK
CLK => rMemory.data_a[31].CLK
CLK => rMemory.data_a[30].CLK
CLK => rMemory.data_a[29].CLK
CLK => rMemory.data_a[28].CLK
CLK => rMemory.data_a[27].CLK
CLK => rMemory.data_a[26].CLK
CLK => rMemory.data_a[25].CLK
CLK => rMemory.data_a[24].CLK
CLK => rMemory.data_a[23].CLK
CLK => rMemory.data_a[22].CLK
CLK => rMemory.data_a[21].CLK
CLK => rMemory.data_a[20].CLK
CLK => rMemory.data_a[19].CLK
CLK => rMemory.data_a[18].CLK
CLK => rMemory.data_a[17].CLK
CLK => rMemory.data_a[16].CLK
CLK => rMemory.data_a[15].CLK
CLK => rMemory.data_a[14].CLK
CLK => rMemory.data_a[13].CLK
CLK => rMemory.data_a[12].CLK
CLK => rMemory.data_a[11].CLK
CLK => rMemory.data_a[10].CLK
CLK => rMemory.data_a[9].CLK
CLK => rMemory.data_a[8].CLK
CLK => rMemory.data_a[7].CLK
CLK => rMemory.data_a[6].CLK
CLK => rMemory.data_a[5].CLK
CLK => rMemory.data_a[4].CLK
CLK => rMemory.data_a[3].CLK
CLK => rMemory.data_a[2].CLK
CLK => rMemory.data_a[1].CLK
CLK => rMemory.data_a[0].CLK
CLK => rDataOut[0].CLK
CLK => rDataOut[1].CLK
CLK => rDataOut[2].CLK
CLK => rDataOut[3].CLK
CLK => rDataOut[4].CLK
CLK => rDataOut[5].CLK
CLK => rDataOut[6].CLK
CLK => rDataOut[7].CLK
CLK => rDataOut[8].CLK
CLK => rDataOut[9].CLK
CLK => rDataOut[10].CLK
CLK => rDataOut[11].CLK
CLK => rDataOut[12].CLK
CLK => rDataOut[13].CLK
CLK => rDataOut[14].CLK
CLK => rDataOut[15].CLK
CLK => rDataOut[16].CLK
CLK => rDataOut[17].CLK
CLK => rDataOut[18].CLK
CLK => rDataOut[19].CLK
CLK => rDataOut[20].CLK
CLK => rDataOut[21].CLK
CLK => rDataOut[22].CLK
CLK => rDataOut[23].CLK
CLK => rDataOut[24].CLK
CLK => rDataOut[25].CLK
CLK => rDataOut[26].CLK
CLK => rDataOut[27].CLK
CLK => rDataOut[28].CLK
CLK => rDataOut[29].CLK
CLK => rDataOut[30].CLK
CLK => rDataOut[31].CLK
CLK => rDataOut[32].CLK
CLK => rDataOut[33].CLK
CLK => rMemory.CLK0
RD1_EN => rDataOut[0].ENA
RD1_EN => rDataOut[1].ENA
RD1_EN => rDataOut[2].ENA
RD1_EN => rDataOut[3].ENA
RD1_EN => rDataOut[4].ENA
RD1_EN => rDataOut[5].ENA
RD1_EN => rDataOut[6].ENA
RD1_EN => rDataOut[7].ENA
RD1_EN => rDataOut[8].ENA
RD1_EN => rDataOut[9].ENA
RD1_EN => rDataOut[10].ENA
RD1_EN => rDataOut[11].ENA
RD1_EN => rDataOut[12].ENA
RD1_EN => rDataOut[13].ENA
RD1_EN => rDataOut[14].ENA
RD1_EN => rDataOut[15].ENA
RD1_EN => rDataOut[16].ENA
RD1_EN => rDataOut[17].ENA
RD1_EN => rDataOut[18].ENA
RD1_EN => rDataOut[19].ENA
RD1_EN => rDataOut[20].ENA
RD1_EN => rDataOut[21].ENA
RD1_EN => rDataOut[22].ENA
RD1_EN => rDataOut[23].ENA
RD1_EN => rDataOut[24].ENA
RD1_EN => rDataOut[25].ENA
RD1_EN => rDataOut[26].ENA
RD1_EN => rDataOut[27].ENA
RD1_EN => rDataOut[28].ENA
RD1_EN => rDataOut[29].ENA
RD1_EN => rDataOut[30].ENA
RD1_EN => rDataOut[31].ENA
RD1_EN => rDataOut[32].ENA
RD1_EN => rDataOut[33].ENA
RD1_ADDR[0] => rMemory.RADDR
RD1_ADDR[1] => rMemory.RADDR1
RD1_ADDR[2] => rMemory.RADDR2
RD1_ADDR[3] => rMemory.RADDR3
RD1_ADDR[4] => rMemory.RADDR4
RD1_ADDR[5] => rMemory.RADDR5
RD1_ADDR[6] => rMemory.RADDR6
RD1_ADDR[7] => rMemory.RADDR7
RD1_ADDR[8] => rMemory.RADDR8
RD1_ADDR[9] => rMemory.RADDR9
RD1_ADDR[10] => rMemory.RADDR10
RD1_ADDR[11] => rMemory.RADDR11
RD1_DATA[0] <= rDataOut[0].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[1] <= rDataOut[1].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[2] <= rDataOut[2].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[3] <= rDataOut[3].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[4] <= rDataOut[4].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[5] <= rDataOut[5].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[6] <= rDataOut[6].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[7] <= rDataOut[7].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[8] <= rDataOut[8].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[9] <= rDataOut[9].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[10] <= rDataOut[10].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[11] <= rDataOut[11].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[12] <= rDataOut[12].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[13] <= rDataOut[13].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[14] <= rDataOut[14].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[15] <= rDataOut[15].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[16] <= rDataOut[16].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[17] <= rDataOut[17].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[18] <= rDataOut[18].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[19] <= rDataOut[19].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[20] <= rDataOut[20].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[21] <= rDataOut[21].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[22] <= rDataOut[22].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[23] <= rDataOut[23].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[24] <= rDataOut[24].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[25] <= rDataOut[25].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[26] <= rDataOut[26].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[27] <= rDataOut[27].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[28] <= rDataOut[28].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[29] <= rDataOut[29].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[30] <= rDataOut[30].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[31] <= rDataOut[31].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[32] <= rDataOut[32].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[33] <= rDataOut[33].DB_MAX_OUTPUT_PORT_TYPE
WR1_EN => rMemory.we_a.DATAIN
WR1_EN => rMemory.WE
WR1_ADDR[0] => rMemory.waddr_a[0].DATAIN
WR1_ADDR[0] => rMemory.WADDR
WR1_ADDR[1] => rMemory.waddr_a[1].DATAIN
WR1_ADDR[1] => rMemory.WADDR1
WR1_ADDR[2] => rMemory.waddr_a[2].DATAIN
WR1_ADDR[2] => rMemory.WADDR2
WR1_ADDR[3] => rMemory.waddr_a[3].DATAIN
WR1_ADDR[3] => rMemory.WADDR3
WR1_ADDR[4] => rMemory.waddr_a[4].DATAIN
WR1_ADDR[4] => rMemory.WADDR4
WR1_ADDR[5] => rMemory.waddr_a[5].DATAIN
WR1_ADDR[5] => rMemory.WADDR5
WR1_ADDR[6] => rMemory.waddr_a[6].DATAIN
WR1_ADDR[6] => rMemory.WADDR6
WR1_ADDR[7] => rMemory.waddr_a[7].DATAIN
WR1_ADDR[7] => rMemory.WADDR7
WR1_ADDR[8] => rMemory.waddr_a[8].DATAIN
WR1_ADDR[8] => rMemory.WADDR8
WR1_ADDR[9] => rMemory.waddr_a[9].DATAIN
WR1_ADDR[9] => rMemory.WADDR9
WR1_ADDR[10] => rMemory.waddr_a[10].DATAIN
WR1_ADDR[10] => rMemory.WADDR10
WR1_ADDR[11] => rMemory.waddr_a[11].DATAIN
WR1_ADDR[11] => rMemory.WADDR11
WR1_DATA[0] => rMemory.data_a[0].DATAIN
WR1_DATA[0] => rMemory.DATAIN
WR1_DATA[1] => rMemory.data_a[1].DATAIN
WR1_DATA[1] => rMemory.DATAIN1
WR1_DATA[2] => rMemory.data_a[2].DATAIN
WR1_DATA[2] => rMemory.DATAIN2
WR1_DATA[3] => rMemory.data_a[3].DATAIN
WR1_DATA[3] => rMemory.DATAIN3
WR1_DATA[4] => rMemory.data_a[4].DATAIN
WR1_DATA[4] => rMemory.DATAIN4
WR1_DATA[5] => rMemory.data_a[5].DATAIN
WR1_DATA[5] => rMemory.DATAIN5
WR1_DATA[6] => rMemory.data_a[6].DATAIN
WR1_DATA[6] => rMemory.DATAIN6
WR1_DATA[7] => rMemory.data_a[7].DATAIN
WR1_DATA[7] => rMemory.DATAIN7
WR1_DATA[8] => rMemory.data_a[8].DATAIN
WR1_DATA[8] => rMemory.DATAIN8
WR1_DATA[9] => rMemory.data_a[9].DATAIN
WR1_DATA[9] => rMemory.DATAIN9
WR1_DATA[10] => rMemory.data_a[10].DATAIN
WR1_DATA[10] => rMemory.DATAIN10
WR1_DATA[11] => rMemory.data_a[11].DATAIN
WR1_DATA[11] => rMemory.DATAIN11
WR1_DATA[12] => rMemory.data_a[12].DATAIN
WR1_DATA[12] => rMemory.DATAIN12
WR1_DATA[13] => rMemory.data_a[13].DATAIN
WR1_DATA[13] => rMemory.DATAIN13
WR1_DATA[14] => rMemory.data_a[14].DATAIN
WR1_DATA[14] => rMemory.DATAIN14
WR1_DATA[15] => rMemory.data_a[15].DATAIN
WR1_DATA[15] => rMemory.DATAIN15
WR1_DATA[16] => rMemory.data_a[16].DATAIN
WR1_DATA[16] => rMemory.DATAIN16
WR1_DATA[17] => rMemory.data_a[17].DATAIN
WR1_DATA[17] => rMemory.DATAIN17
WR1_DATA[18] => rMemory.data_a[18].DATAIN
WR1_DATA[18] => rMemory.DATAIN18
WR1_DATA[19] => rMemory.data_a[19].DATAIN
WR1_DATA[19] => rMemory.DATAIN19
WR1_DATA[20] => rMemory.data_a[20].DATAIN
WR1_DATA[20] => rMemory.DATAIN20
WR1_DATA[21] => rMemory.data_a[21].DATAIN
WR1_DATA[21] => rMemory.DATAIN21
WR1_DATA[22] => rMemory.data_a[22].DATAIN
WR1_DATA[22] => rMemory.DATAIN22
WR1_DATA[23] => rMemory.data_a[23].DATAIN
WR1_DATA[23] => rMemory.DATAIN23
WR1_DATA[24] => rMemory.data_a[24].DATAIN
WR1_DATA[24] => rMemory.DATAIN24
WR1_DATA[25] => rMemory.data_a[25].DATAIN
WR1_DATA[25] => rMemory.DATAIN25
WR1_DATA[26] => rMemory.data_a[26].DATAIN
WR1_DATA[26] => rMemory.DATAIN26
WR1_DATA[27] => rMemory.data_a[27].DATAIN
WR1_DATA[27] => rMemory.DATAIN27
WR1_DATA[28] => rMemory.data_a[28].DATAIN
WR1_DATA[28] => rMemory.DATAIN28
WR1_DATA[29] => rMemory.data_a[29].DATAIN
WR1_DATA[29] => rMemory.DATAIN29
WR1_DATA[30] => rMemory.data_a[30].DATAIN
WR1_DATA[30] => rMemory.DATAIN30
WR1_DATA[31] => rMemory.data_a[31].DATAIN
WR1_DATA[31] => rMemory.DATAIN31
WR1_DATA[32] => rMemory.data_a[32].DATAIN
WR1_DATA[32] => rMemory.DATAIN32
WR1_DATA[33] => rMemory.data_a[33].DATAIN
WR1_DATA[33] => rMemory.DATAIN33


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|shiftreg:shiftreg_wr_delay_inst
CLK => ~NO_FANOUT~
RST_IN => ~NO_FANOUT~
WR_DATA[0] => RD_DATA[0].DATAIN
RD_DATA[0] <= WR_DATA[0].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst
CLK => CLK.IN3
RST_IN => RST_IN.IN3
WR_TX_HDR_VALID => WR_TX_HDR_VALID.IN1
WR_TX_HDR[0] => WR_TX_HDR[0].IN1
WR_TX_HDR[1] => WR_TX_HDR[1].IN1
WR_TX_HDR[2] => WR_TX_HDR[2].IN1
WR_TX_HDR[3] => WR_TX_HDR[3].IN1
WR_TX_HDR[4] => WR_TX_HDR[4].IN1
WR_TX_HDR[5] => WR_TX_HDR[5].IN1
WR_TX_HDR[6] => WR_TX_HDR[6].IN1
WR_TX_HDR[7] => WR_TX_HDR[7].IN1
WR_TX_HDR[8] => WR_TX_HDR[8].IN1
WR_TX_HDR[9] => WR_TX_HDR[9].IN1
WR_TX_HDR[10] => WR_TX_HDR[10].IN1
WR_TX_HDR[11] => WR_TX_HDR[11].IN1
WR_TX_HDR[12] => WR_TX_HDR[12].IN1
WR_TX_HDR[13] => WR_TX_HDR[13].IN1
WR_TX_HDR[14] => WR_TX_HDR[14].IN1
WR_TX_HDR[15] => WR_TX_HDR[15].IN1
WR_TX_HDR[16] => WR_TX_HDR[16].IN1
WR_TX_HDR[17] => WR_TX_HDR[17].IN1
WR_TX_HDR[18] => WR_TX_HDR[18].IN1
WR_TX_HDR[19] => WR_TX_HDR[19].IN1
WR_TX_HDR[20] => WR_TX_HDR[20].IN1
WR_TX_HDR[21] => WR_TX_HDR[21].IN1
WR_TX_HDR[22] => WR_TX_HDR[22].IN1
WR_TX_HDR[23] => WR_TX_HDR[23].IN1
WR_TX_HDR[24] => WR_TX_HDR[24].IN1
WR_TX_HDR[25] => WR_TX_HDR[25].IN1
WR_TX_HDR[26] => WR_TX_HDR[26].IN1
WR_TX_HDR[27] => WR_TX_HDR[27].IN1
WR_TX_HDR[28] => WR_TX_HDR[28].IN1
WR_TX_HDR[29] => WR_TX_HDR[29].IN1
WR_TX_HDR[30] => WR_TX_HDR[30].IN1
WR_TX_HDR[31] => WR_TX_HDR[31].IN1
WR_TX_HDR[32] => WR_TX_HDR[32].IN1
WR_TX_HDR[33] => WR_TX_HDR[33].IN1
WR_TX_HDR[34] => WR_TX_HDR[34].IN1
WR_TX_HDR[35] => WR_TX_HDR[35].IN1
WR_TX_HDR[36] => WR_TX_HDR[36].IN1
WR_TX_HDR[37] => WR_TX_HDR[37].IN1
WR_TX_HDR[38] => WR_TX_HDR[38].IN1
WR_TX_HDR[39] => WR_TX_HDR[39].IN1
WR_TX_HDR[40] => WR_TX_HDR[40].IN1
WR_TX_HDR[41] => WR_TX_HDR[41].IN1
WR_TX_HDR[42] => WR_TX_HDR[42].IN1
WR_TX_HDR[43] => WR_TX_HDR[43].IN1
WR_TX_HDR[44] => WR_TX_HDR[44].IN1
WR_TX_HDR[45] => WR_TX_HDR[45].IN1
WR_TX_HDR[46] => WR_TX_HDR[46].IN1
WR_TX_HDR[47] => WR_TX_HDR[47].IN1
WR_TX_HDR[48] => WR_TX_HDR[48].IN1
WR_TX_HDR[49] => WR_TX_HDR[49].IN1
WR_TX_HDR[50] => WR_TX_HDR[50].IN1
WR_TX_HDR[51] => WR_TX_HDR[51].IN1
WR_TX_HDR[52] => WR_TX_HDR[52].IN1
WR_TX_HDR[53] => WR_TX_HDR[53].IN1
WR_TX_HDR[54] => WR_TX_HDR[54].IN1
WR_TX_HDR[55] => WR_TX_HDR[55].IN1
WR_TX_HDR[56] => WR_TX_HDR[56].IN1
WR_TX_HDR[57] => WR_TX_HDR[57].IN1
WR_TX_HDR[58] => WR_TX_HDR[58].IN1
WR_TX_HDR[59] => WR_TX_HDR[59].IN1
WR_TX_HDR[60] => WR_TX_HDR[60].IN1
WR_TX_HDR[61] => WR_TX_HDR[61].IN1
WR_TX_HDR[62] => WR_TX_HDR[62].IN1
WR_TX_HDR[63] => WR_TX_HDR[63].IN1
WR_TX_HDR[64] => WR_TX_HDR[64].IN1
WR_TX_HDR[65] => WR_TX_HDR[65].IN1
WR_TX_HDR[66] => WR_TX_HDR[66].IN1
WR_TX_HDR[67] => WR_TX_HDR[67].IN1
WR_TX_HDR[68] => WR_TX_HDR[68].IN1
WR_TX_HDR[69] => WR_TX_HDR[69].IN1
WR_TX_HDR[70] => WR_TX_HDR[70].IN1
WR_TX_HDR[71] => WR_TX_HDR[71].IN1
WR_TX_HDR[72] => WR_TX_HDR[72].IN1
WR_TX_HDR[73] => WR_TX_HDR[73].IN1
WR_TX_HDR[74] => WR_TX_HDR[74].IN1
WR_TX_HDR[75] => WR_TX_HDR[75].IN1
WR_TX_HDR[76] => WR_TX_HDR[76].IN1
WR_TX_HDR[77] => WR_TX_HDR[77].IN1
WR_TX_HDR[78] => WR_TX_HDR[78].IN1
WR_TX_HDR[79] => WR_TX_HDR[79].IN1
WR_TX_HDR[80] => WR_TX_HDR[80].IN1
WR_TX_HDR[81] => WR_TX_HDR[81].IN1
WR_TX_HDR[82] => WR_TX_HDR[82].IN1
WR_TX_HDR[83] => WR_TX_HDR[83].IN1
WR_TX_HDR[84] => WR_TX_HDR[84].IN1
WR_TX_HDR[85] => WR_TX_HDR[85].IN1
WR_TX_HDR[86] => WR_TX_HDR[86].IN1
WR_TX_HDR[87] => WR_TX_HDR[87].IN1
WR_TX_HDR[88] => WR_TX_HDR[88].IN1
WR_TX_HDR[89] => WR_TX_HDR[89].IN1
WR_TX_HDR[90] => WR_TX_HDR[90].IN1
WR_TX_HDR[91] => WR_TX_HDR[91].IN1
WR_TX_HDR[92] => WR_TX_HDR[92].IN1
WR_TX_HDR[93] => WR_TX_HDR[93].IN1
WR_TX_HDR[94] => WR_TX_HDR[94].IN1
WR_TX_HDR[95] => WR_TX_HDR[95].IN1
WR_TX_HDR[96] => WR_TX_HDR[96].IN1
WR_TX_HDR[97] => WR_TX_HDR[97].IN1
WR_TX_HDR[98] => WR_TX_HDR[98].IN1
WR_TX_HDR[99] => WR_TX_HDR[99].IN1
WR_TX_HDR[100] => WR_TX_HDR[100].IN1
WR_TX_HDR[101] => WR_TX_HDR[101].IN1
WR_TX_HDR[102] => WR_TX_HDR[102].IN1
WR_TX_HDR[103] => WR_TX_HDR[103].IN1
WR_TX_HDR[104] => WR_TX_HDR[104].IN1
WR_TX_HDR[105] => WR_TX_HDR[105].IN1
WR_TX_HDR[106] => WR_TX_HDR[106].IN1
WR_TX_HDR[107] => WR_TX_HDR[107].IN1
WR_TX_HDR[108] => WR_TX_HDR[108].IN1
WR_TX_HDR[109] => WR_TX_HDR[109].IN1
WR_TX_HDR[110] => WR_TX_HDR[110].IN1
WR_TX_HDR[111] => WR_TX_HDR[111].IN1
WR_TX_HDR[112] => WR_TX_HDR[112].IN1
WR_TX_HDR[113] => WR_TX_HDR[113].IN1
WR_TX_HDR[114] => WR_TX_HDR[114].IN1
WR_TX_HDR[115] => WR_TX_HDR[115].IN1
WR_TX_HDR[116] => WR_TX_HDR[116].IN1
WR_TX_HDR[117] => WR_TX_HDR[117].IN1
WR_TX_HDR[118] => WR_TX_HDR[118].IN1
WR_TX_HDR[119] => WR_TX_HDR[119].IN1
WR_TX_HDR[120] => WR_TX_HDR[120].IN1
WR_TX_HDR[121] => WR_TX_HDR[121].IN1
WR_TX_HDR[122] => WR_TX_HDR[122].IN1
WR_TX_HDR[123] => WR_TX_HDR[123].IN1
WR_TX_HDR[124] => WR_TX_HDR[124].IN1
WR_TX_HDR[125] => WR_TX_HDR[125].IN1
WR_TX_HDR[126] => WR_TX_HDR[126].IN1
WR_TX_HDR[127] => WR_TX_HDR[127].IN1
WR_TX_HDR_PAYLOAD_LEN[0] => WR_TX_HDR_PAYLOAD_LEN[0].IN1
WR_TX_HDR_PAYLOAD_LEN[1] => WR_TX_HDR_PAYLOAD_LEN[1].IN1
WR_TX_HDR_PAYLOAD_LEN[2] => WR_TX_HDR_PAYLOAD_LEN[2].IN1
WR_TX_HDR_PAYLOAD_LEN[3] => WR_TX_HDR_PAYLOAD_LEN[3].IN1
WR_TX_HDR_PAYLOAD_LEN[4] => WR_TX_HDR_PAYLOAD_LEN[4].IN1
WR_TX_HDR_PAYLOAD_LEN[5] => WR_TX_HDR_PAYLOAD_LEN[5].IN1
WR_TX_HDR_PAYLOAD_LEN[6] => WR_TX_HDR_PAYLOAD_LEN[6].IN1
WR_TX_HDR_PAYLOAD_LEN[7] => WR_TX_HDR_PAYLOAD_LEN[7].IN1
WR_TX_HDR_PAYLOAD_LEN[8] => WR_TX_HDR_PAYLOAD_LEN[8].IN1
WR_TX_HDR_PAYLOAD_LEN[9] => WR_TX_HDR_PAYLOAD_LEN[9].IN1
WR_TX_HDR_NONPAY_LEN[0] => WR_TX_HDR_NONPAY_LEN[0].IN1
WR_TX_HDR_NONPAY_LEN[1] => WR_TX_HDR_NONPAY_LEN[1].IN1
WR_TX_HDR_NONPAY_LEN[2] => WR_TX_HDR_NONPAY_LEN[2].IN1
WR_TX_HDR_NONPAY_LEN[3] => WR_TX_HDR_NONPAY_LEN[3].IN1
WR_TX_HDR_PACKET_LEN[0] => WR_TX_HDR_PACKET_LEN[0].IN1
WR_TX_HDR_PACKET_LEN[1] => WR_TX_HDR_PACKET_LEN[1].IN1
WR_TX_HDR_PACKET_LEN[2] => WR_TX_HDR_PACKET_LEN[2].IN1
WR_TX_HDR_PACKET_LEN[3] => WR_TX_HDR_PACKET_LEN[3].IN1
WR_TX_HDR_PACKET_LEN[4] => WR_TX_HDR_PACKET_LEN[4].IN1
WR_TX_HDR_PACKET_LEN[5] => WR_TX_HDR_PACKET_LEN[5].IN1
WR_TX_HDR_PACKET_LEN[6] => WR_TX_HDR_PACKET_LEN[6].IN1
WR_TX_HDR_PACKET_LEN[7] => WR_TX_HDR_PACKET_LEN[7].IN1
WR_TX_HDR_PACKET_LEN[8] => WR_TX_HDR_PACKET_LEN[8].IN1
WR_TX_HDR_PACKET_LEN[9] => WR_TX_HDR_PACKET_LEN[9].IN1
WR_TX_HDR_PACKET_LEN[10] => WR_TX_HDR_PACKET_LEN[10].IN1
WR_TX_HDR_PACKET_LEN[11] => WR_TX_HDR_PACKET_LEN[11].IN1
WR_TX_HDR_PACKET_LEN[12] => WR_TX_HDR_PACKET_LEN[12].IN1
WR_TX_HDR_PACKET_LEN[13] => WR_TX_HDR_PACKET_LEN[13].IN1
WR_TX_HDR_PACKET_LEN[14] => WR_TX_HDR_PACKET_LEN[14].IN1
WR_TX_HDR_NOPAYLOAD => WR_TX_HDR_NOPAYLOAD.IN1
WR_TX_HDR_READY <= pipeline:input_pipeline_inst.WR_DATA_READY
RD_TX_HDR_VALID <= pipeline:output_pipeline_inst.RD_DATA_VALID
RD_TX_HDR[0] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[1] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[2] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[3] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[4] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[5] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[6] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[7] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[8] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[9] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[10] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[11] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[12] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[13] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[14] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[15] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[16] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[17] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[18] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[19] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[20] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[21] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[22] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[23] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[24] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[25] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[26] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[27] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[28] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[29] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[30] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[31] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[32] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[33] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[34] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[35] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[36] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[37] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[38] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[39] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[40] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[41] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[42] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[43] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[44] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[45] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[46] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[47] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[48] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[49] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[50] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[51] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[52] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[53] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[54] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[55] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[56] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[57] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[58] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[59] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[60] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[61] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[62] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[63] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[64] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[65] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[66] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[67] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[68] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[69] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[70] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[71] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[72] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[73] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[74] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[75] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[76] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[77] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[78] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[79] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[80] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[81] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[82] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[83] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[84] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[85] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[86] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[87] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[88] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[89] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[90] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[91] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[92] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[93] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[94] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[95] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[96] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[97] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[98] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[99] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[100] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[101] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[102] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[103] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[104] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[105] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[106] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[107] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[108] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[109] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[110] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[111] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[112] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[113] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[114] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[115] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[116] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[117] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[118] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[119] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[120] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[121] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[122] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[123] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[124] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[125] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[126] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[127] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PAYLOAD_LEN[0] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PAYLOAD_LEN[1] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PAYLOAD_LEN[2] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PAYLOAD_LEN[3] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PAYLOAD_LEN[4] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PAYLOAD_LEN[5] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PAYLOAD_LEN[6] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PAYLOAD_LEN[7] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PAYLOAD_LEN[8] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PAYLOAD_LEN[9] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_NONPAY_LEN[0] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_NONPAY_LEN[1] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_NONPAY_LEN[2] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_NONPAY_LEN[3] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[0] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[1] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[2] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[3] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[4] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[5] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[6] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[7] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[8] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[9] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[10] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[11] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[12] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[13] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[14] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_NOPAYLOAD <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_READY => RD_TX_HDR_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA[68] => WR_DATA[68].IN1
WR_DATA[69] => WR_DATA[69].IN1
WR_DATA[70] => WR_DATA[70].IN1
WR_DATA[71] => WR_DATA[71].IN1
WR_DATA[72] => WR_DATA[72].IN1
WR_DATA[73] => WR_DATA[73].IN1
WR_DATA[74] => WR_DATA[74].IN1
WR_DATA[75] => WR_DATA[75].IN1
WR_DATA[76] => WR_DATA[76].IN1
WR_DATA[77] => WR_DATA[77].IN1
WR_DATA[78] => WR_DATA[78].IN1
WR_DATA[79] => WR_DATA[79].IN1
WR_DATA[80] => WR_DATA[80].IN1
WR_DATA[81] => WR_DATA[81].IN1
WR_DATA[82] => WR_DATA[82].IN1
WR_DATA[83] => WR_DATA[83].IN1
WR_DATA[84] => WR_DATA[84].IN1
WR_DATA[85] => WR_DATA[85].IN1
WR_DATA[86] => WR_DATA[86].IN1
WR_DATA[87] => WR_DATA[87].IN1
WR_DATA[88] => WR_DATA[88].IN1
WR_DATA[89] => WR_DATA[89].IN1
WR_DATA[90] => WR_DATA[90].IN1
WR_DATA[91] => WR_DATA[91].IN1
WR_DATA[92] => WR_DATA[92].IN1
WR_DATA[93] => WR_DATA[93].IN1
WR_DATA[94] => WR_DATA[94].IN1
WR_DATA[95] => WR_DATA[95].IN1
WR_DATA[96] => WR_DATA[96].IN1
WR_DATA[97] => WR_DATA[97].IN1
WR_DATA[98] => WR_DATA[98].IN1
WR_DATA[99] => WR_DATA[99].IN1
WR_DATA[100] => WR_DATA[100].IN1
WR_DATA[101] => WR_DATA[101].IN1
WR_DATA[102] => WR_DATA[102].IN1
WR_DATA[103] => WR_DATA[103].IN1
WR_DATA[104] => WR_DATA[104].IN1
WR_DATA[105] => WR_DATA[105].IN1
WR_DATA[106] => WR_DATA[106].IN1
WR_DATA[107] => WR_DATA[107].IN1
WR_DATA[108] => WR_DATA[108].IN1
WR_DATA[109] => WR_DATA[109].IN1
WR_DATA[110] => WR_DATA[110].IN1
WR_DATA[111] => WR_DATA[111].IN1
WR_DATA[112] => WR_DATA[112].IN1
WR_DATA[113] => WR_DATA[113].IN1
WR_DATA[114] => WR_DATA[114].IN1
WR_DATA[115] => WR_DATA[115].IN1
WR_DATA[116] => WR_DATA[116].IN1
WR_DATA[117] => WR_DATA[117].IN1
WR_DATA[118] => WR_DATA[118].IN1
WR_DATA[119] => WR_DATA[119].IN1
WR_DATA[120] => WR_DATA[120].IN1
WR_DATA[121] => WR_DATA[121].IN1
WR_DATA[122] => WR_DATA[122].IN1
WR_DATA[123] => WR_DATA[123].IN1
WR_DATA[124] => WR_DATA[124].IN1
WR_DATA[125] => WR_DATA[125].IN1
WR_DATA[126] => WR_DATA[126].IN1
WR_DATA[127] => WR_DATA[127].IN1
WR_DATA[128] => WR_DATA[128].IN1
WR_DATA[129] => WR_DATA[129].IN1
WR_DATA[130] => WR_DATA[130].IN1
WR_DATA[131] => WR_DATA[131].IN1
WR_DATA[132] => WR_DATA[132].IN1
WR_DATA[133] => WR_DATA[133].IN1
WR_DATA[134] => WR_DATA[134].IN1
WR_DATA[135] => WR_DATA[135].IN1
WR_DATA[136] => WR_DATA[136].IN1
WR_DATA[137] => WR_DATA[137].IN1
WR_DATA[138] => WR_DATA[138].IN1
WR_DATA[139] => WR_DATA[139].IN1
WR_DATA[140] => WR_DATA[140].IN1
WR_DATA[141] => WR_DATA[141].IN1
WR_DATA[142] => WR_DATA[142].IN1
WR_DATA[143] => WR_DATA[143].IN1
WR_DATA[144] => WR_DATA[144].IN1
WR_DATA[145] => WR_DATA[145].IN1
WR_DATA[146] => WR_DATA[146].IN1
WR_DATA[147] => WR_DATA[147].IN1
WR_DATA[148] => WR_DATA[148].IN1
WR_DATA[149] => WR_DATA[149].IN1
WR_DATA[150] => WR_DATA[150].IN1
WR_DATA[151] => WR_DATA[151].IN1
WR_DATA[152] => WR_DATA[152].IN1
WR_DATA[153] => WR_DATA[153].IN1
WR_DATA[154] => WR_DATA[154].IN1
WR_DATA[155] => WR_DATA[155].IN1
WR_DATA[156] => WR_DATA[156].IN1
WR_DATA[157] => WR_DATA[157].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[60] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[61] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[62] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[63] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[64] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[65] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[66] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[67] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[68] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[69] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[70] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[71] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[72] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[73] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[74] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[75] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[76] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[77] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[78] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[79] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[80] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[81] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[82] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[83] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[84] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[85] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[86] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[87] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[88] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[89] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[90] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[91] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[92] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[93] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[94] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[95] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[96] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[97] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[98] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[99] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[100] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[101] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[102] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[103] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[104] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[105] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[106] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[107] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[108] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[109] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[110] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[111] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[112] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[113] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[114] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[115] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[116] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[117] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[118] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[119] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[120] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[121] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[122] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[123] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[124] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[125] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[126] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[127] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[128] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[129] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[130] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[131] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[132] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[133] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[134] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[135] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[136] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[137] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[138] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[139] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[140] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[141] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[142] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[143] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[144] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[145] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[146] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[147] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[148] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[149] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[150] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[151] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[152] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[153] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[154] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[155] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[156] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[157] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
CLK => rData[1][34].CLK
CLK => rData[1][35].CLK
CLK => rData[1][36].CLK
CLK => rData[1][37].CLK
CLK => rData[1][38].CLK
CLK => rData[1][39].CLK
CLK => rData[1][40].CLK
CLK => rData[1][41].CLK
CLK => rData[1][42].CLK
CLK => rData[1][43].CLK
CLK => rData[1][44].CLK
CLK => rData[1][45].CLK
CLK => rData[1][46].CLK
CLK => rData[1][47].CLK
CLK => rData[1][48].CLK
CLK => rData[1][49].CLK
CLK => rData[1][50].CLK
CLK => rData[1][51].CLK
CLK => rData[1][52].CLK
CLK => rData[1][53].CLK
CLK => rData[1][54].CLK
CLK => rData[1][55].CLK
CLK => rData[1][56].CLK
CLK => rData[1][57].CLK
CLK => rData[1][58].CLK
CLK => rData[1][59].CLK
CLK => rData[1][60].CLK
CLK => rData[1][61].CLK
CLK => rData[1][62].CLK
CLK => rData[1][63].CLK
CLK => rData[1][64].CLK
CLK => rData[1][65].CLK
CLK => rData[1][66].CLK
CLK => rData[1][67].CLK
CLK => rData[1][68].CLK
CLK => rData[1][69].CLK
CLK => rData[1][70].CLK
CLK => rData[1][71].CLK
CLK => rData[1][72].CLK
CLK => rData[1][73].CLK
CLK => rData[1][74].CLK
CLK => rData[1][75].CLK
CLK => rData[1][76].CLK
CLK => rData[1][77].CLK
CLK => rData[1][78].CLK
CLK => rData[1][79].CLK
CLK => rData[1][80].CLK
CLK => rData[1][81].CLK
CLK => rData[1][82].CLK
CLK => rData[1][83].CLK
CLK => rData[1][84].CLK
CLK => rData[1][85].CLK
CLK => rData[1][86].CLK
CLK => rData[1][87].CLK
CLK => rData[1][88].CLK
CLK => rData[1][89].CLK
CLK => rData[1][90].CLK
CLK => rData[1][91].CLK
CLK => rData[1][92].CLK
CLK => rData[1][93].CLK
CLK => rData[1][94].CLK
CLK => rData[1][95].CLK
CLK => rData[1][96].CLK
CLK => rData[1][97].CLK
CLK => rData[1][98].CLK
CLK => rData[1][99].CLK
CLK => rData[1][100].CLK
CLK => rData[1][101].CLK
CLK => rData[1][102].CLK
CLK => rData[1][103].CLK
CLK => rData[1][104].CLK
CLK => rData[1][105].CLK
CLK => rData[1][106].CLK
CLK => rData[1][107].CLK
CLK => rData[1][108].CLK
CLK => rData[1][109].CLK
CLK => rData[1][110].CLK
CLK => rData[1][111].CLK
CLK => rData[1][112].CLK
CLK => rData[1][113].CLK
CLK => rData[1][114].CLK
CLK => rData[1][115].CLK
CLK => rData[1][116].CLK
CLK => rData[1][117].CLK
CLK => rData[1][118].CLK
CLK => rData[1][119].CLK
CLK => rData[1][120].CLK
CLK => rData[1][121].CLK
CLK => rData[1][122].CLK
CLK => rData[1][123].CLK
CLK => rData[1][124].CLK
CLK => rData[1][125].CLK
CLK => rData[1][126].CLK
CLK => rData[1][127].CLK
CLK => rData[1][128].CLK
CLK => rData[1][129].CLK
CLK => rData[1][130].CLK
CLK => rData[1][131].CLK
CLK => rData[1][132].CLK
CLK => rData[1][133].CLK
CLK => rData[1][134].CLK
CLK => rData[1][135].CLK
CLK => rData[1][136].CLK
CLK => rData[1][137].CLK
CLK => rData[1][138].CLK
CLK => rData[1][139].CLK
CLK => rData[1][140].CLK
CLK => rData[1][141].CLK
CLK => rData[1][142].CLK
CLK => rData[1][143].CLK
CLK => rData[1][144].CLK
CLK => rData[1][145].CLK
CLK => rData[1][146].CLK
CLK => rData[1][147].CLK
CLK => rData[1][148].CLK
CLK => rData[1][149].CLK
CLK => rData[1][150].CLK
CLK => rData[1][151].CLK
CLK => rData[1][152].CLK
CLK => rData[1][153].CLK
CLK => rData[1][154].CLK
CLK => rData[1][155].CLK
CLK => rData[1][156].CLK
CLK => rData[1][157].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA[34] => rData[1][34].DATAIN
WR_DATA[35] => rData[1][35].DATAIN
WR_DATA[36] => rData[1][36].DATAIN
WR_DATA[37] => rData[1][37].DATAIN
WR_DATA[38] => rData[1][38].DATAIN
WR_DATA[39] => rData[1][39].DATAIN
WR_DATA[40] => rData[1][40].DATAIN
WR_DATA[41] => rData[1][41].DATAIN
WR_DATA[42] => rData[1][42].DATAIN
WR_DATA[43] => rData[1][43].DATAIN
WR_DATA[44] => rData[1][44].DATAIN
WR_DATA[45] => rData[1][45].DATAIN
WR_DATA[46] => rData[1][46].DATAIN
WR_DATA[47] => rData[1][47].DATAIN
WR_DATA[48] => rData[1][48].DATAIN
WR_DATA[49] => rData[1][49].DATAIN
WR_DATA[50] => rData[1][50].DATAIN
WR_DATA[51] => rData[1][51].DATAIN
WR_DATA[52] => rData[1][52].DATAIN
WR_DATA[53] => rData[1][53].DATAIN
WR_DATA[54] => rData[1][54].DATAIN
WR_DATA[55] => rData[1][55].DATAIN
WR_DATA[56] => rData[1][56].DATAIN
WR_DATA[57] => rData[1][57].DATAIN
WR_DATA[58] => rData[1][58].DATAIN
WR_DATA[59] => rData[1][59].DATAIN
WR_DATA[60] => rData[1][60].DATAIN
WR_DATA[61] => rData[1][61].DATAIN
WR_DATA[62] => rData[1][62].DATAIN
WR_DATA[63] => rData[1][63].DATAIN
WR_DATA[64] => rData[1][64].DATAIN
WR_DATA[65] => rData[1][65].DATAIN
WR_DATA[66] => rData[1][66].DATAIN
WR_DATA[67] => rData[1][67].DATAIN
WR_DATA[68] => rData[1][68].DATAIN
WR_DATA[69] => rData[1][69].DATAIN
WR_DATA[70] => rData[1][70].DATAIN
WR_DATA[71] => rData[1][71].DATAIN
WR_DATA[72] => rData[1][72].DATAIN
WR_DATA[73] => rData[1][73].DATAIN
WR_DATA[74] => rData[1][74].DATAIN
WR_DATA[75] => rData[1][75].DATAIN
WR_DATA[76] => rData[1][76].DATAIN
WR_DATA[77] => rData[1][77].DATAIN
WR_DATA[78] => rData[1][78].DATAIN
WR_DATA[79] => rData[1][79].DATAIN
WR_DATA[80] => rData[1][80].DATAIN
WR_DATA[81] => rData[1][81].DATAIN
WR_DATA[82] => rData[1][82].DATAIN
WR_DATA[83] => rData[1][83].DATAIN
WR_DATA[84] => rData[1][84].DATAIN
WR_DATA[85] => rData[1][85].DATAIN
WR_DATA[86] => rData[1][86].DATAIN
WR_DATA[87] => rData[1][87].DATAIN
WR_DATA[88] => rData[1][88].DATAIN
WR_DATA[89] => rData[1][89].DATAIN
WR_DATA[90] => rData[1][90].DATAIN
WR_DATA[91] => rData[1][91].DATAIN
WR_DATA[92] => rData[1][92].DATAIN
WR_DATA[93] => rData[1][93].DATAIN
WR_DATA[94] => rData[1][94].DATAIN
WR_DATA[95] => rData[1][95].DATAIN
WR_DATA[96] => rData[1][96].DATAIN
WR_DATA[97] => rData[1][97].DATAIN
WR_DATA[98] => rData[1][98].DATAIN
WR_DATA[99] => rData[1][99].DATAIN
WR_DATA[100] => rData[1][100].DATAIN
WR_DATA[101] => rData[1][101].DATAIN
WR_DATA[102] => rData[1][102].DATAIN
WR_DATA[103] => rData[1][103].DATAIN
WR_DATA[104] => rData[1][104].DATAIN
WR_DATA[105] => rData[1][105].DATAIN
WR_DATA[106] => rData[1][106].DATAIN
WR_DATA[107] => rData[1][107].DATAIN
WR_DATA[108] => rData[1][108].DATAIN
WR_DATA[109] => rData[1][109].DATAIN
WR_DATA[110] => rData[1][110].DATAIN
WR_DATA[111] => rData[1][111].DATAIN
WR_DATA[112] => rData[1][112].DATAIN
WR_DATA[113] => rData[1][113].DATAIN
WR_DATA[114] => rData[1][114].DATAIN
WR_DATA[115] => rData[1][115].DATAIN
WR_DATA[116] => rData[1][116].DATAIN
WR_DATA[117] => rData[1][117].DATAIN
WR_DATA[118] => rData[1][118].DATAIN
WR_DATA[119] => rData[1][119].DATAIN
WR_DATA[120] => rData[1][120].DATAIN
WR_DATA[121] => rData[1][121].DATAIN
WR_DATA[122] => rData[1][122].DATAIN
WR_DATA[123] => rData[1][123].DATAIN
WR_DATA[124] => rData[1][124].DATAIN
WR_DATA[125] => rData[1][125].DATAIN
WR_DATA[126] => rData[1][126].DATAIN
WR_DATA[127] => rData[1][127].DATAIN
WR_DATA[128] => rData[1][128].DATAIN
WR_DATA[129] => rData[1][129].DATAIN
WR_DATA[130] => rData[1][130].DATAIN
WR_DATA[131] => rData[1][131].DATAIN
WR_DATA[132] => rData[1][132].DATAIN
WR_DATA[133] => rData[1][133].DATAIN
WR_DATA[134] => rData[1][134].DATAIN
WR_DATA[135] => rData[1][135].DATAIN
WR_DATA[136] => rData[1][136].DATAIN
WR_DATA[137] => rData[1][137].DATAIN
WR_DATA[138] => rData[1][138].DATAIN
WR_DATA[139] => rData[1][139].DATAIN
WR_DATA[140] => rData[1][140].DATAIN
WR_DATA[141] => rData[1][141].DATAIN
WR_DATA[142] => rData[1][142].DATAIN
WR_DATA[143] => rData[1][143].DATAIN
WR_DATA[144] => rData[1][144].DATAIN
WR_DATA[145] => rData[1][145].DATAIN
WR_DATA[146] => rData[1][146].DATAIN
WR_DATA[147] => rData[1][147].DATAIN
WR_DATA[148] => rData[1][148].DATAIN
WR_DATA[149] => rData[1][149].DATAIN
WR_DATA[150] => rData[1][150].DATAIN
WR_DATA[151] => rData[1][151].DATAIN
WR_DATA[152] => rData[1][152].DATAIN
WR_DATA[153] => rData[1][153].DATAIN
WR_DATA[154] => rData[1][154].DATAIN
WR_DATA[155] => rData[1][155].DATAIN
WR_DATA[156] => rData[1][156].DATAIN
WR_DATA[157] => rData[1][157].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= rData[1][34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= rData[1][35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= rData[1][36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= rData[1][37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= rData[1][38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= rData[1][39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= rData[1][40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= rData[1][41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= rData[1][42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= rData[1][43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= rData[1][44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= rData[1][45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= rData[1][46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= rData[1][47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= rData[1][48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= rData[1][49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= rData[1][50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= rData[1][51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= rData[1][52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= rData[1][53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= rData[1][54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= rData[1][55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= rData[1][56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= rData[1][57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= rData[1][58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= rData[1][59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= rData[1][60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= rData[1][61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= rData[1][62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= rData[1][63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= rData[1][64].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= rData[1][65].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= rData[1][66].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[67] <= rData[1][67].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[68] <= rData[1][68].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[69] <= rData[1][69].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[70] <= rData[1][70].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[71] <= rData[1][71].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[72] <= rData[1][72].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[73] <= rData[1][73].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[74] <= rData[1][74].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[75] <= rData[1][75].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[76] <= rData[1][76].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[77] <= rData[1][77].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[78] <= rData[1][78].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[79] <= rData[1][79].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[80] <= rData[1][80].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[81] <= rData[1][81].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[82] <= rData[1][82].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[83] <= rData[1][83].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[84] <= rData[1][84].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[85] <= rData[1][85].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[86] <= rData[1][86].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[87] <= rData[1][87].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[88] <= rData[1][88].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[89] <= rData[1][89].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[90] <= rData[1][90].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[91] <= rData[1][91].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[92] <= rData[1][92].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[93] <= rData[1][93].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[94] <= rData[1][94].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[95] <= rData[1][95].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[96] <= rData[1][96].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[97] <= rData[1][97].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[98] <= rData[1][98].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[99] <= rData[1][99].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[100] <= rData[1][100].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[101] <= rData[1][101].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[102] <= rData[1][102].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[103] <= rData[1][103].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[104] <= rData[1][104].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[105] <= rData[1][105].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[106] <= rData[1][106].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[107] <= rData[1][107].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[108] <= rData[1][108].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[109] <= rData[1][109].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[110] <= rData[1][110].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[111] <= rData[1][111].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[112] <= rData[1][112].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[113] <= rData[1][113].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[114] <= rData[1][114].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[115] <= rData[1][115].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[116] <= rData[1][116].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[117] <= rData[1][117].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[118] <= rData[1][118].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[119] <= rData[1][119].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[120] <= rData[1][120].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[121] <= rData[1][121].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[122] <= rData[1][122].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[123] <= rData[1][123].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[124] <= rData[1][124].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[125] <= rData[1][125].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[126] <= rData[1][126].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[127] <= rData[1][127].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[128] <= rData[1][128].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[129] <= rData[1][129].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[130] <= rData[1][130].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[131] <= rData[1][131].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[132] <= rData[1][132].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[133] <= rData[1][133].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[134] <= rData[1][134].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[135] <= rData[1][135].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[136] <= rData[1][136].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[137] <= rData[1][137].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[138] <= rData[1][138].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[139] <= rData[1][139].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[140] <= rData[1][140].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[141] <= rData[1][141].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[142] <= rData[1][142].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[143] <= rData[1][143].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[144] <= rData[1][144].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[145] <= rData[1][145].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[146] <= rData[1][146].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[147] <= rData[1][147].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[148] <= rData[1][148].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[149] <= rData[1][149].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[150] <= rData[1][150].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[151] <= rData[1][151].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[152] <= rData[1][152].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[153] <= rData[1][153].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[154] <= rData[1][154].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[155] <= rData[1][155].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[156] <= rData[1][156].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[157] <= rData[1][157].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst
CLK => CLK.IN2
RST => RST.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA[68] => WR_DATA[68].IN1
WR_DATA[69] => WR_DATA[69].IN1
WR_DATA[70] => WR_DATA[70].IN1
WR_DATA[71] => WR_DATA[71].IN1
WR_DATA[72] => WR_DATA[72].IN1
WR_DATA[73] => WR_DATA[73].IN1
WR_DATA[74] => WR_DATA[74].IN1
WR_DATA[75] => WR_DATA[75].IN1
WR_DATA[76] => WR_DATA[76].IN1
WR_DATA[77] => WR_DATA[77].IN1
WR_DATA[78] => WR_DATA[78].IN1
WR_DATA[79] => WR_DATA[79].IN1
WR_DATA[80] => WR_DATA[80].IN1
WR_DATA[81] => WR_DATA[81].IN1
WR_DATA[82] => WR_DATA[82].IN1
WR_DATA[83] => WR_DATA[83].IN1
WR_DATA[84] => WR_DATA[84].IN1
WR_DATA[85] => WR_DATA[85].IN1
WR_DATA[86] => WR_DATA[86].IN1
WR_DATA[87] => WR_DATA[87].IN1
WR_DATA[88] => WR_DATA[88].IN1
WR_DATA[89] => WR_DATA[89].IN1
WR_DATA[90] => WR_DATA[90].IN1
WR_DATA[91] => WR_DATA[91].IN1
WR_DATA[92] => WR_DATA[92].IN1
WR_DATA[93] => WR_DATA[93].IN1
WR_DATA[94] => WR_DATA[94].IN1
WR_DATA[95] => WR_DATA[95].IN1
WR_DATA[96] => WR_DATA[96].IN1
WR_DATA[97] => WR_DATA[97].IN1
WR_DATA[98] => WR_DATA[98].IN1
WR_DATA[99] => WR_DATA[99].IN1
WR_DATA[100] => WR_DATA[100].IN1
WR_DATA[101] => WR_DATA[101].IN1
WR_DATA[102] => WR_DATA[102].IN1
WR_DATA[103] => WR_DATA[103].IN1
WR_DATA[104] => WR_DATA[104].IN1
WR_DATA[105] => WR_DATA[105].IN1
WR_DATA[106] => WR_DATA[106].IN1
WR_DATA[107] => WR_DATA[107].IN1
WR_DATA[108] => WR_DATA[108].IN1
WR_DATA[109] => WR_DATA[109].IN1
WR_DATA[110] => WR_DATA[110].IN1
WR_DATA[111] => WR_DATA[111].IN1
WR_DATA[112] => WR_DATA[112].IN1
WR_DATA[113] => WR_DATA[113].IN1
WR_DATA[114] => WR_DATA[114].IN1
WR_DATA[115] => WR_DATA[115].IN1
WR_DATA[116] => WR_DATA[116].IN1
WR_DATA[117] => WR_DATA[117].IN1
WR_DATA[118] => WR_DATA[118].IN1
WR_DATA[119] => WR_DATA[119].IN1
WR_DATA[120] => WR_DATA[120].IN1
WR_DATA[121] => WR_DATA[121].IN1
WR_DATA[122] => WR_DATA[122].IN1
WR_DATA[123] => WR_DATA[123].IN1
WR_DATA[124] => WR_DATA[124].IN1
WR_DATA[125] => WR_DATA[125].IN1
WR_DATA[126] => WR_DATA[126].IN1
WR_DATA[127] => WR_DATA[127].IN1
WR_DATA[128] => WR_DATA[128].IN1
WR_DATA[129] => WR_DATA[129].IN1
WR_DATA[130] => WR_DATA[130].IN1
WR_DATA[131] => WR_DATA[131].IN1
WR_DATA[132] => WR_DATA[132].IN1
WR_DATA[133] => WR_DATA[133].IN1
WR_DATA[134] => WR_DATA[134].IN1
WR_DATA[135] => WR_DATA[135].IN1
WR_DATA[136] => WR_DATA[136].IN1
WR_DATA[137] => WR_DATA[137].IN1
WR_DATA[138] => WR_DATA[138].IN1
WR_DATA[139] => WR_DATA[139].IN1
WR_DATA[140] => WR_DATA[140].IN1
WR_DATA[141] => WR_DATA[141].IN1
WR_DATA[142] => WR_DATA[142].IN1
WR_DATA[143] => WR_DATA[143].IN1
WR_DATA[144] => WR_DATA[144].IN1
WR_DATA[145] => WR_DATA[145].IN1
WR_DATA[146] => WR_DATA[146].IN1
WR_DATA[147] => WR_DATA[147].IN1
WR_DATA[148] => WR_DATA[148].IN1
WR_DATA[149] => WR_DATA[149].IN1
WR_DATA[150] => WR_DATA[150].IN1
WR_DATA[151] => WR_DATA[151].IN1
WR_DATA[152] => WR_DATA[152].IN1
WR_DATA[153] => WR_DATA[153].IN1
WR_DATA[154] => WR_DATA[154].IN1
WR_DATA[155] => WR_DATA[155].IN1
WR_DATA[156] => WR_DATA[156].IN1
WR_DATA[157] => WR_DATA[157].IN1
WR_VALID => wWrEn.IN1
WR_READY <= rFull.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= scsdpram:mem.RD1_DATA
RD_DATA[1] <= scsdpram:mem.RD1_DATA
RD_DATA[2] <= scsdpram:mem.RD1_DATA
RD_DATA[3] <= scsdpram:mem.RD1_DATA
RD_DATA[4] <= scsdpram:mem.RD1_DATA
RD_DATA[5] <= scsdpram:mem.RD1_DATA
RD_DATA[6] <= scsdpram:mem.RD1_DATA
RD_DATA[7] <= scsdpram:mem.RD1_DATA
RD_DATA[8] <= scsdpram:mem.RD1_DATA
RD_DATA[9] <= scsdpram:mem.RD1_DATA
RD_DATA[10] <= scsdpram:mem.RD1_DATA
RD_DATA[11] <= scsdpram:mem.RD1_DATA
RD_DATA[12] <= scsdpram:mem.RD1_DATA
RD_DATA[13] <= scsdpram:mem.RD1_DATA
RD_DATA[14] <= scsdpram:mem.RD1_DATA
RD_DATA[15] <= scsdpram:mem.RD1_DATA
RD_DATA[16] <= scsdpram:mem.RD1_DATA
RD_DATA[17] <= scsdpram:mem.RD1_DATA
RD_DATA[18] <= scsdpram:mem.RD1_DATA
RD_DATA[19] <= scsdpram:mem.RD1_DATA
RD_DATA[20] <= scsdpram:mem.RD1_DATA
RD_DATA[21] <= scsdpram:mem.RD1_DATA
RD_DATA[22] <= scsdpram:mem.RD1_DATA
RD_DATA[23] <= scsdpram:mem.RD1_DATA
RD_DATA[24] <= scsdpram:mem.RD1_DATA
RD_DATA[25] <= scsdpram:mem.RD1_DATA
RD_DATA[26] <= scsdpram:mem.RD1_DATA
RD_DATA[27] <= scsdpram:mem.RD1_DATA
RD_DATA[28] <= scsdpram:mem.RD1_DATA
RD_DATA[29] <= scsdpram:mem.RD1_DATA
RD_DATA[30] <= scsdpram:mem.RD1_DATA
RD_DATA[31] <= scsdpram:mem.RD1_DATA
RD_DATA[32] <= scsdpram:mem.RD1_DATA
RD_DATA[33] <= scsdpram:mem.RD1_DATA
RD_DATA[34] <= scsdpram:mem.RD1_DATA
RD_DATA[35] <= scsdpram:mem.RD1_DATA
RD_DATA[36] <= scsdpram:mem.RD1_DATA
RD_DATA[37] <= scsdpram:mem.RD1_DATA
RD_DATA[38] <= scsdpram:mem.RD1_DATA
RD_DATA[39] <= scsdpram:mem.RD1_DATA
RD_DATA[40] <= scsdpram:mem.RD1_DATA
RD_DATA[41] <= scsdpram:mem.RD1_DATA
RD_DATA[42] <= scsdpram:mem.RD1_DATA
RD_DATA[43] <= scsdpram:mem.RD1_DATA
RD_DATA[44] <= scsdpram:mem.RD1_DATA
RD_DATA[45] <= scsdpram:mem.RD1_DATA
RD_DATA[46] <= scsdpram:mem.RD1_DATA
RD_DATA[47] <= scsdpram:mem.RD1_DATA
RD_DATA[48] <= scsdpram:mem.RD1_DATA
RD_DATA[49] <= scsdpram:mem.RD1_DATA
RD_DATA[50] <= scsdpram:mem.RD1_DATA
RD_DATA[51] <= scsdpram:mem.RD1_DATA
RD_DATA[52] <= scsdpram:mem.RD1_DATA
RD_DATA[53] <= scsdpram:mem.RD1_DATA
RD_DATA[54] <= scsdpram:mem.RD1_DATA
RD_DATA[55] <= scsdpram:mem.RD1_DATA
RD_DATA[56] <= scsdpram:mem.RD1_DATA
RD_DATA[57] <= scsdpram:mem.RD1_DATA
RD_DATA[58] <= scsdpram:mem.RD1_DATA
RD_DATA[59] <= scsdpram:mem.RD1_DATA
RD_DATA[60] <= scsdpram:mem.RD1_DATA
RD_DATA[61] <= scsdpram:mem.RD1_DATA
RD_DATA[62] <= scsdpram:mem.RD1_DATA
RD_DATA[63] <= scsdpram:mem.RD1_DATA
RD_DATA[64] <= scsdpram:mem.RD1_DATA
RD_DATA[65] <= scsdpram:mem.RD1_DATA
RD_DATA[66] <= scsdpram:mem.RD1_DATA
RD_DATA[67] <= scsdpram:mem.RD1_DATA
RD_DATA[68] <= scsdpram:mem.RD1_DATA
RD_DATA[69] <= scsdpram:mem.RD1_DATA
RD_DATA[70] <= scsdpram:mem.RD1_DATA
RD_DATA[71] <= scsdpram:mem.RD1_DATA
RD_DATA[72] <= scsdpram:mem.RD1_DATA
RD_DATA[73] <= scsdpram:mem.RD1_DATA
RD_DATA[74] <= scsdpram:mem.RD1_DATA
RD_DATA[75] <= scsdpram:mem.RD1_DATA
RD_DATA[76] <= scsdpram:mem.RD1_DATA
RD_DATA[77] <= scsdpram:mem.RD1_DATA
RD_DATA[78] <= scsdpram:mem.RD1_DATA
RD_DATA[79] <= scsdpram:mem.RD1_DATA
RD_DATA[80] <= scsdpram:mem.RD1_DATA
RD_DATA[81] <= scsdpram:mem.RD1_DATA
RD_DATA[82] <= scsdpram:mem.RD1_DATA
RD_DATA[83] <= scsdpram:mem.RD1_DATA
RD_DATA[84] <= scsdpram:mem.RD1_DATA
RD_DATA[85] <= scsdpram:mem.RD1_DATA
RD_DATA[86] <= scsdpram:mem.RD1_DATA
RD_DATA[87] <= scsdpram:mem.RD1_DATA
RD_DATA[88] <= scsdpram:mem.RD1_DATA
RD_DATA[89] <= scsdpram:mem.RD1_DATA
RD_DATA[90] <= scsdpram:mem.RD1_DATA
RD_DATA[91] <= scsdpram:mem.RD1_DATA
RD_DATA[92] <= scsdpram:mem.RD1_DATA
RD_DATA[93] <= scsdpram:mem.RD1_DATA
RD_DATA[94] <= scsdpram:mem.RD1_DATA
RD_DATA[95] <= scsdpram:mem.RD1_DATA
RD_DATA[96] <= scsdpram:mem.RD1_DATA
RD_DATA[97] <= scsdpram:mem.RD1_DATA
RD_DATA[98] <= scsdpram:mem.RD1_DATA
RD_DATA[99] <= scsdpram:mem.RD1_DATA
RD_DATA[100] <= scsdpram:mem.RD1_DATA
RD_DATA[101] <= scsdpram:mem.RD1_DATA
RD_DATA[102] <= scsdpram:mem.RD1_DATA
RD_DATA[103] <= scsdpram:mem.RD1_DATA
RD_DATA[104] <= scsdpram:mem.RD1_DATA
RD_DATA[105] <= scsdpram:mem.RD1_DATA
RD_DATA[106] <= scsdpram:mem.RD1_DATA
RD_DATA[107] <= scsdpram:mem.RD1_DATA
RD_DATA[108] <= scsdpram:mem.RD1_DATA
RD_DATA[109] <= scsdpram:mem.RD1_DATA
RD_DATA[110] <= scsdpram:mem.RD1_DATA
RD_DATA[111] <= scsdpram:mem.RD1_DATA
RD_DATA[112] <= scsdpram:mem.RD1_DATA
RD_DATA[113] <= scsdpram:mem.RD1_DATA
RD_DATA[114] <= scsdpram:mem.RD1_DATA
RD_DATA[115] <= scsdpram:mem.RD1_DATA
RD_DATA[116] <= scsdpram:mem.RD1_DATA
RD_DATA[117] <= scsdpram:mem.RD1_DATA
RD_DATA[118] <= scsdpram:mem.RD1_DATA
RD_DATA[119] <= scsdpram:mem.RD1_DATA
RD_DATA[120] <= scsdpram:mem.RD1_DATA
RD_DATA[121] <= scsdpram:mem.RD1_DATA
RD_DATA[122] <= scsdpram:mem.RD1_DATA
RD_DATA[123] <= scsdpram:mem.RD1_DATA
RD_DATA[124] <= scsdpram:mem.RD1_DATA
RD_DATA[125] <= scsdpram:mem.RD1_DATA
RD_DATA[126] <= scsdpram:mem.RD1_DATA
RD_DATA[127] <= scsdpram:mem.RD1_DATA
RD_DATA[128] <= scsdpram:mem.RD1_DATA
RD_DATA[129] <= scsdpram:mem.RD1_DATA
RD_DATA[130] <= scsdpram:mem.RD1_DATA
RD_DATA[131] <= scsdpram:mem.RD1_DATA
RD_DATA[132] <= scsdpram:mem.RD1_DATA
RD_DATA[133] <= scsdpram:mem.RD1_DATA
RD_DATA[134] <= scsdpram:mem.RD1_DATA
RD_DATA[135] <= scsdpram:mem.RD1_DATA
RD_DATA[136] <= scsdpram:mem.RD1_DATA
RD_DATA[137] <= scsdpram:mem.RD1_DATA
RD_DATA[138] <= scsdpram:mem.RD1_DATA
RD_DATA[139] <= scsdpram:mem.RD1_DATA
RD_DATA[140] <= scsdpram:mem.RD1_DATA
RD_DATA[141] <= scsdpram:mem.RD1_DATA
RD_DATA[142] <= scsdpram:mem.RD1_DATA
RD_DATA[143] <= scsdpram:mem.RD1_DATA
RD_DATA[144] <= scsdpram:mem.RD1_DATA
RD_DATA[145] <= scsdpram:mem.RD1_DATA
RD_DATA[146] <= scsdpram:mem.RD1_DATA
RD_DATA[147] <= scsdpram:mem.RD1_DATA
RD_DATA[148] <= scsdpram:mem.RD1_DATA
RD_DATA[149] <= scsdpram:mem.RD1_DATA
RD_DATA[150] <= scsdpram:mem.RD1_DATA
RD_DATA[151] <= scsdpram:mem.RD1_DATA
RD_DATA[152] <= scsdpram:mem.RD1_DATA
RD_DATA[153] <= scsdpram:mem.RD1_DATA
RD_DATA[154] <= scsdpram:mem.RD1_DATA
RD_DATA[155] <= scsdpram:mem.RD1_DATA
RD_DATA[156] <= scsdpram:mem.RD1_DATA
RD_DATA[157] <= scsdpram:mem.RD1_DATA
RD_READY => wRdEnExternal.IN1
RD_READY => wRdRdy.IN1
RD_VALID <= rValid.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem
CLK => rMemory.we_a.CLK
CLK => rMemory.waddr_a[1].CLK
CLK => rMemory.waddr_a[0].CLK
CLK => rMemory.data_a[157].CLK
CLK => rMemory.data_a[156].CLK
CLK => rMemory.data_a[155].CLK
CLK => rMemory.data_a[154].CLK
CLK => rMemory.data_a[153].CLK
CLK => rMemory.data_a[152].CLK
CLK => rMemory.data_a[151].CLK
CLK => rMemory.data_a[150].CLK
CLK => rMemory.data_a[149].CLK
CLK => rMemory.data_a[148].CLK
CLK => rMemory.data_a[147].CLK
CLK => rMemory.data_a[146].CLK
CLK => rMemory.data_a[145].CLK
CLK => rMemory.data_a[144].CLK
CLK => rMemory.data_a[143].CLK
CLK => rMemory.data_a[142].CLK
CLK => rMemory.data_a[141].CLK
CLK => rMemory.data_a[140].CLK
CLK => rMemory.data_a[139].CLK
CLK => rMemory.data_a[138].CLK
CLK => rMemory.data_a[137].CLK
CLK => rMemory.data_a[136].CLK
CLK => rMemory.data_a[135].CLK
CLK => rMemory.data_a[134].CLK
CLK => rMemory.data_a[133].CLK
CLK => rMemory.data_a[132].CLK
CLK => rMemory.data_a[131].CLK
CLK => rMemory.data_a[130].CLK
CLK => rMemory.data_a[129].CLK
CLK => rMemory.data_a[128].CLK
CLK => rMemory.data_a[127].CLK
CLK => rMemory.data_a[126].CLK
CLK => rMemory.data_a[125].CLK
CLK => rMemory.data_a[124].CLK
CLK => rMemory.data_a[123].CLK
CLK => rMemory.data_a[122].CLK
CLK => rMemory.data_a[121].CLK
CLK => rMemory.data_a[120].CLK
CLK => rMemory.data_a[119].CLK
CLK => rMemory.data_a[118].CLK
CLK => rMemory.data_a[117].CLK
CLK => rMemory.data_a[116].CLK
CLK => rMemory.data_a[115].CLK
CLK => rMemory.data_a[114].CLK
CLK => rMemory.data_a[113].CLK
CLK => rMemory.data_a[112].CLK
CLK => rMemory.data_a[111].CLK
CLK => rMemory.data_a[110].CLK
CLK => rMemory.data_a[109].CLK
CLK => rMemory.data_a[108].CLK
CLK => rMemory.data_a[107].CLK
CLK => rMemory.data_a[106].CLK
CLK => rMemory.data_a[105].CLK
CLK => rMemory.data_a[104].CLK
CLK => rMemory.data_a[103].CLK
CLK => rMemory.data_a[102].CLK
CLK => rMemory.data_a[101].CLK
CLK => rMemory.data_a[100].CLK
CLK => rMemory.data_a[99].CLK
CLK => rMemory.data_a[98].CLK
CLK => rMemory.data_a[97].CLK
CLK => rMemory.data_a[96].CLK
CLK => rMemory.data_a[95].CLK
CLK => rMemory.data_a[94].CLK
CLK => rMemory.data_a[93].CLK
CLK => rMemory.data_a[92].CLK
CLK => rMemory.data_a[91].CLK
CLK => rMemory.data_a[90].CLK
CLK => rMemory.data_a[89].CLK
CLK => rMemory.data_a[88].CLK
CLK => rMemory.data_a[87].CLK
CLK => rMemory.data_a[86].CLK
CLK => rMemory.data_a[85].CLK
CLK => rMemory.data_a[84].CLK
CLK => rMemory.data_a[83].CLK
CLK => rMemory.data_a[82].CLK
CLK => rMemory.data_a[81].CLK
CLK => rMemory.data_a[80].CLK
CLK => rMemory.data_a[79].CLK
CLK => rMemory.data_a[78].CLK
CLK => rMemory.data_a[77].CLK
CLK => rMemory.data_a[76].CLK
CLK => rMemory.data_a[75].CLK
CLK => rMemory.data_a[74].CLK
CLK => rMemory.data_a[73].CLK
CLK => rMemory.data_a[72].CLK
CLK => rMemory.data_a[71].CLK
CLK => rMemory.data_a[70].CLK
CLK => rMemory.data_a[69].CLK
CLK => rMemory.data_a[68].CLK
CLK => rMemory.data_a[67].CLK
CLK => rMemory.data_a[66].CLK
CLK => rMemory.data_a[65].CLK
CLK => rMemory.data_a[64].CLK
CLK => rMemory.data_a[63].CLK
CLK => rMemory.data_a[62].CLK
CLK => rMemory.data_a[61].CLK
CLK => rMemory.data_a[60].CLK
CLK => rMemory.data_a[59].CLK
CLK => rMemory.data_a[58].CLK
CLK => rMemory.data_a[57].CLK
CLK => rMemory.data_a[56].CLK
CLK => rMemory.data_a[55].CLK
CLK => rMemory.data_a[54].CLK
CLK => rMemory.data_a[53].CLK
CLK => rMemory.data_a[52].CLK
CLK => rMemory.data_a[51].CLK
CLK => rMemory.data_a[50].CLK
CLK => rMemory.data_a[49].CLK
CLK => rMemory.data_a[48].CLK
CLK => rMemory.data_a[47].CLK
CLK => rMemory.data_a[46].CLK
CLK => rMemory.data_a[45].CLK
CLK => rMemory.data_a[44].CLK
CLK => rMemory.data_a[43].CLK
CLK => rMemory.data_a[42].CLK
CLK => rMemory.data_a[41].CLK
CLK => rMemory.data_a[40].CLK
CLK => rMemory.data_a[39].CLK
CLK => rMemory.data_a[38].CLK
CLK => rMemory.data_a[37].CLK
CLK => rMemory.data_a[36].CLK
CLK => rMemory.data_a[35].CLK
CLK => rMemory.data_a[34].CLK
CLK => rMemory.data_a[33].CLK
CLK => rMemory.data_a[32].CLK
CLK => rMemory.data_a[31].CLK
CLK => rMemory.data_a[30].CLK
CLK => rMemory.data_a[29].CLK
CLK => rMemory.data_a[28].CLK
CLK => rMemory.data_a[27].CLK
CLK => rMemory.data_a[26].CLK
CLK => rMemory.data_a[25].CLK
CLK => rMemory.data_a[24].CLK
CLK => rMemory.data_a[23].CLK
CLK => rMemory.data_a[22].CLK
CLK => rMemory.data_a[21].CLK
CLK => rMemory.data_a[20].CLK
CLK => rMemory.data_a[19].CLK
CLK => rMemory.data_a[18].CLK
CLK => rMemory.data_a[17].CLK
CLK => rMemory.data_a[16].CLK
CLK => rMemory.data_a[15].CLK
CLK => rMemory.data_a[14].CLK
CLK => rMemory.data_a[13].CLK
CLK => rMemory.data_a[12].CLK
CLK => rMemory.data_a[11].CLK
CLK => rMemory.data_a[10].CLK
CLK => rMemory.data_a[9].CLK
CLK => rMemory.data_a[8].CLK
CLK => rMemory.data_a[7].CLK
CLK => rMemory.data_a[6].CLK
CLK => rMemory.data_a[5].CLK
CLK => rMemory.data_a[4].CLK
CLK => rMemory.data_a[3].CLK
CLK => rMemory.data_a[2].CLK
CLK => rMemory.data_a[1].CLK
CLK => rMemory.data_a[0].CLK
CLK => rDataOut[0].CLK
CLK => rDataOut[1].CLK
CLK => rDataOut[2].CLK
CLK => rDataOut[3].CLK
CLK => rDataOut[4].CLK
CLK => rDataOut[5].CLK
CLK => rDataOut[6].CLK
CLK => rDataOut[7].CLK
CLK => rDataOut[8].CLK
CLK => rDataOut[9].CLK
CLK => rDataOut[10].CLK
CLK => rDataOut[11].CLK
CLK => rDataOut[12].CLK
CLK => rDataOut[13].CLK
CLK => rDataOut[14].CLK
CLK => rDataOut[15].CLK
CLK => rDataOut[16].CLK
CLK => rDataOut[17].CLK
CLK => rDataOut[18].CLK
CLK => rDataOut[19].CLK
CLK => rDataOut[20].CLK
CLK => rDataOut[21].CLK
CLK => rDataOut[22].CLK
CLK => rDataOut[23].CLK
CLK => rDataOut[24].CLK
CLK => rDataOut[25].CLK
CLK => rDataOut[26].CLK
CLK => rDataOut[27].CLK
CLK => rDataOut[28].CLK
CLK => rDataOut[29].CLK
CLK => rDataOut[30].CLK
CLK => rDataOut[31].CLK
CLK => rDataOut[32].CLK
CLK => rDataOut[33].CLK
CLK => rDataOut[34].CLK
CLK => rDataOut[35].CLK
CLK => rDataOut[36].CLK
CLK => rDataOut[37].CLK
CLK => rDataOut[38].CLK
CLK => rDataOut[39].CLK
CLK => rDataOut[40].CLK
CLK => rDataOut[41].CLK
CLK => rDataOut[42].CLK
CLK => rDataOut[43].CLK
CLK => rDataOut[44].CLK
CLK => rDataOut[45].CLK
CLK => rDataOut[46].CLK
CLK => rDataOut[47].CLK
CLK => rDataOut[48].CLK
CLK => rDataOut[49].CLK
CLK => rDataOut[50].CLK
CLK => rDataOut[51].CLK
CLK => rDataOut[52].CLK
CLK => rDataOut[53].CLK
CLK => rDataOut[54].CLK
CLK => rDataOut[55].CLK
CLK => rDataOut[56].CLK
CLK => rDataOut[57].CLK
CLK => rDataOut[58].CLK
CLK => rDataOut[59].CLK
CLK => rDataOut[60].CLK
CLK => rDataOut[61].CLK
CLK => rDataOut[62].CLK
CLK => rDataOut[63].CLK
CLK => rDataOut[64].CLK
CLK => rDataOut[65].CLK
CLK => rDataOut[66].CLK
CLK => rDataOut[67].CLK
CLK => rDataOut[68].CLK
CLK => rDataOut[69].CLK
CLK => rDataOut[70].CLK
CLK => rDataOut[71].CLK
CLK => rDataOut[72].CLK
CLK => rDataOut[73].CLK
CLK => rDataOut[74].CLK
CLK => rDataOut[75].CLK
CLK => rDataOut[76].CLK
CLK => rDataOut[77].CLK
CLK => rDataOut[78].CLK
CLK => rDataOut[79].CLK
CLK => rDataOut[80].CLK
CLK => rDataOut[81].CLK
CLK => rDataOut[82].CLK
CLK => rDataOut[83].CLK
CLK => rDataOut[84].CLK
CLK => rDataOut[85].CLK
CLK => rDataOut[86].CLK
CLK => rDataOut[87].CLK
CLK => rDataOut[88].CLK
CLK => rDataOut[89].CLK
CLK => rDataOut[90].CLK
CLK => rDataOut[91].CLK
CLK => rDataOut[92].CLK
CLK => rDataOut[93].CLK
CLK => rDataOut[94].CLK
CLK => rDataOut[95].CLK
CLK => rDataOut[96].CLK
CLK => rDataOut[97].CLK
CLK => rDataOut[98].CLK
CLK => rDataOut[99].CLK
CLK => rDataOut[100].CLK
CLK => rDataOut[101].CLK
CLK => rDataOut[102].CLK
CLK => rDataOut[103].CLK
CLK => rDataOut[104].CLK
CLK => rDataOut[105].CLK
CLK => rDataOut[106].CLK
CLK => rDataOut[107].CLK
CLK => rDataOut[108].CLK
CLK => rDataOut[109].CLK
CLK => rDataOut[110].CLK
CLK => rDataOut[111].CLK
CLK => rDataOut[112].CLK
CLK => rDataOut[113].CLK
CLK => rDataOut[114].CLK
CLK => rDataOut[115].CLK
CLK => rDataOut[116].CLK
CLK => rDataOut[117].CLK
CLK => rDataOut[118].CLK
CLK => rDataOut[119].CLK
CLK => rDataOut[120].CLK
CLK => rDataOut[121].CLK
CLK => rDataOut[122].CLK
CLK => rDataOut[123].CLK
CLK => rDataOut[124].CLK
CLK => rDataOut[125].CLK
CLK => rDataOut[126].CLK
CLK => rDataOut[127].CLK
CLK => rDataOut[128].CLK
CLK => rDataOut[129].CLK
CLK => rDataOut[130].CLK
CLK => rDataOut[131].CLK
CLK => rDataOut[132].CLK
CLK => rDataOut[133].CLK
CLK => rDataOut[134].CLK
CLK => rDataOut[135].CLK
CLK => rDataOut[136].CLK
CLK => rDataOut[137].CLK
CLK => rDataOut[138].CLK
CLK => rDataOut[139].CLK
CLK => rDataOut[140].CLK
CLK => rDataOut[141].CLK
CLK => rDataOut[142].CLK
CLK => rDataOut[143].CLK
CLK => rDataOut[144].CLK
CLK => rDataOut[145].CLK
CLK => rDataOut[146].CLK
CLK => rDataOut[147].CLK
CLK => rDataOut[148].CLK
CLK => rDataOut[149].CLK
CLK => rDataOut[150].CLK
CLK => rDataOut[151].CLK
CLK => rDataOut[152].CLK
CLK => rDataOut[153].CLK
CLK => rDataOut[154].CLK
CLK => rDataOut[155].CLK
CLK => rDataOut[156].CLK
CLK => rDataOut[157].CLK
CLK => rMemory.CLK0
RD1_EN => rDataOut[0].ENA
RD1_EN => rDataOut[1].ENA
RD1_EN => rDataOut[2].ENA
RD1_EN => rDataOut[3].ENA
RD1_EN => rDataOut[4].ENA
RD1_EN => rDataOut[5].ENA
RD1_EN => rDataOut[6].ENA
RD1_EN => rDataOut[7].ENA
RD1_EN => rDataOut[8].ENA
RD1_EN => rDataOut[9].ENA
RD1_EN => rDataOut[10].ENA
RD1_EN => rDataOut[11].ENA
RD1_EN => rDataOut[12].ENA
RD1_EN => rDataOut[13].ENA
RD1_EN => rDataOut[14].ENA
RD1_EN => rDataOut[15].ENA
RD1_EN => rDataOut[16].ENA
RD1_EN => rDataOut[17].ENA
RD1_EN => rDataOut[18].ENA
RD1_EN => rDataOut[19].ENA
RD1_EN => rDataOut[20].ENA
RD1_EN => rDataOut[21].ENA
RD1_EN => rDataOut[22].ENA
RD1_EN => rDataOut[23].ENA
RD1_EN => rDataOut[24].ENA
RD1_EN => rDataOut[25].ENA
RD1_EN => rDataOut[26].ENA
RD1_EN => rDataOut[27].ENA
RD1_EN => rDataOut[28].ENA
RD1_EN => rDataOut[29].ENA
RD1_EN => rDataOut[30].ENA
RD1_EN => rDataOut[31].ENA
RD1_EN => rDataOut[32].ENA
RD1_EN => rDataOut[33].ENA
RD1_EN => rDataOut[34].ENA
RD1_EN => rDataOut[35].ENA
RD1_EN => rDataOut[36].ENA
RD1_EN => rDataOut[37].ENA
RD1_EN => rDataOut[38].ENA
RD1_EN => rDataOut[39].ENA
RD1_EN => rDataOut[40].ENA
RD1_EN => rDataOut[41].ENA
RD1_EN => rDataOut[42].ENA
RD1_EN => rDataOut[43].ENA
RD1_EN => rDataOut[44].ENA
RD1_EN => rDataOut[45].ENA
RD1_EN => rDataOut[46].ENA
RD1_EN => rDataOut[47].ENA
RD1_EN => rDataOut[48].ENA
RD1_EN => rDataOut[49].ENA
RD1_EN => rDataOut[50].ENA
RD1_EN => rDataOut[51].ENA
RD1_EN => rDataOut[52].ENA
RD1_EN => rDataOut[53].ENA
RD1_EN => rDataOut[54].ENA
RD1_EN => rDataOut[55].ENA
RD1_EN => rDataOut[56].ENA
RD1_EN => rDataOut[57].ENA
RD1_EN => rDataOut[58].ENA
RD1_EN => rDataOut[59].ENA
RD1_EN => rDataOut[60].ENA
RD1_EN => rDataOut[61].ENA
RD1_EN => rDataOut[62].ENA
RD1_EN => rDataOut[63].ENA
RD1_EN => rDataOut[64].ENA
RD1_EN => rDataOut[65].ENA
RD1_EN => rDataOut[66].ENA
RD1_EN => rDataOut[67].ENA
RD1_EN => rDataOut[68].ENA
RD1_EN => rDataOut[69].ENA
RD1_EN => rDataOut[70].ENA
RD1_EN => rDataOut[71].ENA
RD1_EN => rDataOut[72].ENA
RD1_EN => rDataOut[73].ENA
RD1_EN => rDataOut[74].ENA
RD1_EN => rDataOut[75].ENA
RD1_EN => rDataOut[76].ENA
RD1_EN => rDataOut[77].ENA
RD1_EN => rDataOut[78].ENA
RD1_EN => rDataOut[79].ENA
RD1_EN => rDataOut[80].ENA
RD1_EN => rDataOut[81].ENA
RD1_EN => rDataOut[82].ENA
RD1_EN => rDataOut[83].ENA
RD1_EN => rDataOut[84].ENA
RD1_EN => rDataOut[85].ENA
RD1_EN => rDataOut[86].ENA
RD1_EN => rDataOut[87].ENA
RD1_EN => rDataOut[88].ENA
RD1_EN => rDataOut[89].ENA
RD1_EN => rDataOut[90].ENA
RD1_EN => rDataOut[91].ENA
RD1_EN => rDataOut[92].ENA
RD1_EN => rDataOut[93].ENA
RD1_EN => rDataOut[94].ENA
RD1_EN => rDataOut[95].ENA
RD1_EN => rDataOut[96].ENA
RD1_EN => rDataOut[97].ENA
RD1_EN => rDataOut[98].ENA
RD1_EN => rDataOut[99].ENA
RD1_EN => rDataOut[100].ENA
RD1_EN => rDataOut[101].ENA
RD1_EN => rDataOut[102].ENA
RD1_EN => rDataOut[103].ENA
RD1_EN => rDataOut[104].ENA
RD1_EN => rDataOut[105].ENA
RD1_EN => rDataOut[106].ENA
RD1_EN => rDataOut[107].ENA
RD1_EN => rDataOut[108].ENA
RD1_EN => rDataOut[109].ENA
RD1_EN => rDataOut[110].ENA
RD1_EN => rDataOut[111].ENA
RD1_EN => rDataOut[112].ENA
RD1_EN => rDataOut[113].ENA
RD1_EN => rDataOut[114].ENA
RD1_EN => rDataOut[115].ENA
RD1_EN => rDataOut[116].ENA
RD1_EN => rDataOut[117].ENA
RD1_EN => rDataOut[118].ENA
RD1_EN => rDataOut[119].ENA
RD1_EN => rDataOut[120].ENA
RD1_EN => rDataOut[121].ENA
RD1_EN => rDataOut[122].ENA
RD1_EN => rDataOut[123].ENA
RD1_EN => rDataOut[124].ENA
RD1_EN => rDataOut[125].ENA
RD1_EN => rDataOut[126].ENA
RD1_EN => rDataOut[127].ENA
RD1_EN => rDataOut[128].ENA
RD1_EN => rDataOut[129].ENA
RD1_EN => rDataOut[130].ENA
RD1_EN => rDataOut[131].ENA
RD1_EN => rDataOut[132].ENA
RD1_EN => rDataOut[133].ENA
RD1_EN => rDataOut[134].ENA
RD1_EN => rDataOut[135].ENA
RD1_EN => rDataOut[136].ENA
RD1_EN => rDataOut[137].ENA
RD1_EN => rDataOut[138].ENA
RD1_EN => rDataOut[139].ENA
RD1_EN => rDataOut[140].ENA
RD1_EN => rDataOut[141].ENA
RD1_EN => rDataOut[142].ENA
RD1_EN => rDataOut[143].ENA
RD1_EN => rDataOut[144].ENA
RD1_EN => rDataOut[145].ENA
RD1_EN => rDataOut[146].ENA
RD1_EN => rDataOut[147].ENA
RD1_EN => rDataOut[148].ENA
RD1_EN => rDataOut[149].ENA
RD1_EN => rDataOut[150].ENA
RD1_EN => rDataOut[151].ENA
RD1_EN => rDataOut[152].ENA
RD1_EN => rDataOut[153].ENA
RD1_EN => rDataOut[154].ENA
RD1_EN => rDataOut[155].ENA
RD1_EN => rDataOut[156].ENA
RD1_EN => rDataOut[157].ENA
RD1_ADDR[0] => rMemory.RADDR
RD1_ADDR[1] => rMemory.RADDR1
RD1_DATA[0] <= rDataOut[0].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[1] <= rDataOut[1].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[2] <= rDataOut[2].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[3] <= rDataOut[3].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[4] <= rDataOut[4].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[5] <= rDataOut[5].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[6] <= rDataOut[6].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[7] <= rDataOut[7].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[8] <= rDataOut[8].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[9] <= rDataOut[9].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[10] <= rDataOut[10].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[11] <= rDataOut[11].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[12] <= rDataOut[12].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[13] <= rDataOut[13].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[14] <= rDataOut[14].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[15] <= rDataOut[15].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[16] <= rDataOut[16].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[17] <= rDataOut[17].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[18] <= rDataOut[18].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[19] <= rDataOut[19].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[20] <= rDataOut[20].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[21] <= rDataOut[21].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[22] <= rDataOut[22].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[23] <= rDataOut[23].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[24] <= rDataOut[24].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[25] <= rDataOut[25].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[26] <= rDataOut[26].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[27] <= rDataOut[27].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[28] <= rDataOut[28].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[29] <= rDataOut[29].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[30] <= rDataOut[30].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[31] <= rDataOut[31].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[32] <= rDataOut[32].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[33] <= rDataOut[33].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[34] <= rDataOut[34].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[35] <= rDataOut[35].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[36] <= rDataOut[36].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[37] <= rDataOut[37].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[38] <= rDataOut[38].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[39] <= rDataOut[39].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[40] <= rDataOut[40].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[41] <= rDataOut[41].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[42] <= rDataOut[42].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[43] <= rDataOut[43].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[44] <= rDataOut[44].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[45] <= rDataOut[45].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[46] <= rDataOut[46].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[47] <= rDataOut[47].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[48] <= rDataOut[48].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[49] <= rDataOut[49].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[50] <= rDataOut[50].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[51] <= rDataOut[51].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[52] <= rDataOut[52].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[53] <= rDataOut[53].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[54] <= rDataOut[54].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[55] <= rDataOut[55].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[56] <= rDataOut[56].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[57] <= rDataOut[57].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[58] <= rDataOut[58].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[59] <= rDataOut[59].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[60] <= rDataOut[60].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[61] <= rDataOut[61].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[62] <= rDataOut[62].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[63] <= rDataOut[63].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[64] <= rDataOut[64].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[65] <= rDataOut[65].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[66] <= rDataOut[66].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[67] <= rDataOut[67].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[68] <= rDataOut[68].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[69] <= rDataOut[69].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[70] <= rDataOut[70].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[71] <= rDataOut[71].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[72] <= rDataOut[72].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[73] <= rDataOut[73].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[74] <= rDataOut[74].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[75] <= rDataOut[75].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[76] <= rDataOut[76].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[77] <= rDataOut[77].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[78] <= rDataOut[78].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[79] <= rDataOut[79].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[80] <= rDataOut[80].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[81] <= rDataOut[81].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[82] <= rDataOut[82].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[83] <= rDataOut[83].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[84] <= rDataOut[84].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[85] <= rDataOut[85].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[86] <= rDataOut[86].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[87] <= rDataOut[87].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[88] <= rDataOut[88].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[89] <= rDataOut[89].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[90] <= rDataOut[90].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[91] <= rDataOut[91].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[92] <= rDataOut[92].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[93] <= rDataOut[93].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[94] <= rDataOut[94].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[95] <= rDataOut[95].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[96] <= rDataOut[96].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[97] <= rDataOut[97].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[98] <= rDataOut[98].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[99] <= rDataOut[99].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[100] <= rDataOut[100].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[101] <= rDataOut[101].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[102] <= rDataOut[102].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[103] <= rDataOut[103].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[104] <= rDataOut[104].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[105] <= rDataOut[105].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[106] <= rDataOut[106].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[107] <= rDataOut[107].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[108] <= rDataOut[108].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[109] <= rDataOut[109].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[110] <= rDataOut[110].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[111] <= rDataOut[111].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[112] <= rDataOut[112].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[113] <= rDataOut[113].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[114] <= rDataOut[114].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[115] <= rDataOut[115].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[116] <= rDataOut[116].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[117] <= rDataOut[117].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[118] <= rDataOut[118].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[119] <= rDataOut[119].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[120] <= rDataOut[120].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[121] <= rDataOut[121].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[122] <= rDataOut[122].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[123] <= rDataOut[123].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[124] <= rDataOut[124].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[125] <= rDataOut[125].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[126] <= rDataOut[126].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[127] <= rDataOut[127].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[128] <= rDataOut[128].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[129] <= rDataOut[129].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[130] <= rDataOut[130].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[131] <= rDataOut[131].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[132] <= rDataOut[132].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[133] <= rDataOut[133].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[134] <= rDataOut[134].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[135] <= rDataOut[135].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[136] <= rDataOut[136].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[137] <= rDataOut[137].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[138] <= rDataOut[138].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[139] <= rDataOut[139].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[140] <= rDataOut[140].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[141] <= rDataOut[141].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[142] <= rDataOut[142].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[143] <= rDataOut[143].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[144] <= rDataOut[144].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[145] <= rDataOut[145].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[146] <= rDataOut[146].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[147] <= rDataOut[147].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[148] <= rDataOut[148].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[149] <= rDataOut[149].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[150] <= rDataOut[150].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[151] <= rDataOut[151].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[152] <= rDataOut[152].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[153] <= rDataOut[153].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[154] <= rDataOut[154].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[155] <= rDataOut[155].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[156] <= rDataOut[156].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[157] <= rDataOut[157].DB_MAX_OUTPUT_PORT_TYPE
WR1_EN => rMemory.we_a.DATAIN
WR1_EN => rMemory.WE
WR1_ADDR[0] => rMemory.waddr_a[0].DATAIN
WR1_ADDR[0] => rMemory.WADDR
WR1_ADDR[1] => rMemory.waddr_a[1].DATAIN
WR1_ADDR[1] => rMemory.WADDR1
WR1_DATA[0] => rMemory.data_a[0].DATAIN
WR1_DATA[0] => rMemory.DATAIN
WR1_DATA[1] => rMemory.data_a[1].DATAIN
WR1_DATA[1] => rMemory.DATAIN1
WR1_DATA[2] => rMemory.data_a[2].DATAIN
WR1_DATA[2] => rMemory.DATAIN2
WR1_DATA[3] => rMemory.data_a[3].DATAIN
WR1_DATA[3] => rMemory.DATAIN3
WR1_DATA[4] => rMemory.data_a[4].DATAIN
WR1_DATA[4] => rMemory.DATAIN4
WR1_DATA[5] => rMemory.data_a[5].DATAIN
WR1_DATA[5] => rMemory.DATAIN5
WR1_DATA[6] => rMemory.data_a[6].DATAIN
WR1_DATA[6] => rMemory.DATAIN6
WR1_DATA[7] => rMemory.data_a[7].DATAIN
WR1_DATA[7] => rMemory.DATAIN7
WR1_DATA[8] => rMemory.data_a[8].DATAIN
WR1_DATA[8] => rMemory.DATAIN8
WR1_DATA[9] => rMemory.data_a[9].DATAIN
WR1_DATA[9] => rMemory.DATAIN9
WR1_DATA[10] => rMemory.data_a[10].DATAIN
WR1_DATA[10] => rMemory.DATAIN10
WR1_DATA[11] => rMemory.data_a[11].DATAIN
WR1_DATA[11] => rMemory.DATAIN11
WR1_DATA[12] => rMemory.data_a[12].DATAIN
WR1_DATA[12] => rMemory.DATAIN12
WR1_DATA[13] => rMemory.data_a[13].DATAIN
WR1_DATA[13] => rMemory.DATAIN13
WR1_DATA[14] => rMemory.data_a[14].DATAIN
WR1_DATA[14] => rMemory.DATAIN14
WR1_DATA[15] => rMemory.data_a[15].DATAIN
WR1_DATA[15] => rMemory.DATAIN15
WR1_DATA[16] => rMemory.data_a[16].DATAIN
WR1_DATA[16] => rMemory.DATAIN16
WR1_DATA[17] => rMemory.data_a[17].DATAIN
WR1_DATA[17] => rMemory.DATAIN17
WR1_DATA[18] => rMemory.data_a[18].DATAIN
WR1_DATA[18] => rMemory.DATAIN18
WR1_DATA[19] => rMemory.data_a[19].DATAIN
WR1_DATA[19] => rMemory.DATAIN19
WR1_DATA[20] => rMemory.data_a[20].DATAIN
WR1_DATA[20] => rMemory.DATAIN20
WR1_DATA[21] => rMemory.data_a[21].DATAIN
WR1_DATA[21] => rMemory.DATAIN21
WR1_DATA[22] => rMemory.data_a[22].DATAIN
WR1_DATA[22] => rMemory.DATAIN22
WR1_DATA[23] => rMemory.data_a[23].DATAIN
WR1_DATA[23] => rMemory.DATAIN23
WR1_DATA[24] => rMemory.data_a[24].DATAIN
WR1_DATA[24] => rMemory.DATAIN24
WR1_DATA[25] => rMemory.data_a[25].DATAIN
WR1_DATA[25] => rMemory.DATAIN25
WR1_DATA[26] => rMemory.data_a[26].DATAIN
WR1_DATA[26] => rMemory.DATAIN26
WR1_DATA[27] => rMemory.data_a[27].DATAIN
WR1_DATA[27] => rMemory.DATAIN27
WR1_DATA[28] => rMemory.data_a[28].DATAIN
WR1_DATA[28] => rMemory.DATAIN28
WR1_DATA[29] => rMemory.data_a[29].DATAIN
WR1_DATA[29] => rMemory.DATAIN29
WR1_DATA[30] => rMemory.data_a[30].DATAIN
WR1_DATA[30] => rMemory.DATAIN30
WR1_DATA[31] => rMemory.data_a[31].DATAIN
WR1_DATA[31] => rMemory.DATAIN31
WR1_DATA[32] => rMemory.data_a[32].DATAIN
WR1_DATA[32] => rMemory.DATAIN32
WR1_DATA[33] => rMemory.data_a[33].DATAIN
WR1_DATA[33] => rMemory.DATAIN33
WR1_DATA[34] => rMemory.data_a[34].DATAIN
WR1_DATA[34] => rMemory.DATAIN34
WR1_DATA[35] => rMemory.data_a[35].DATAIN
WR1_DATA[35] => rMemory.DATAIN35
WR1_DATA[36] => rMemory.data_a[36].DATAIN
WR1_DATA[36] => rMemory.DATAIN36
WR1_DATA[37] => rMemory.data_a[37].DATAIN
WR1_DATA[37] => rMemory.DATAIN37
WR1_DATA[38] => rMemory.data_a[38].DATAIN
WR1_DATA[38] => rMemory.DATAIN38
WR1_DATA[39] => rMemory.data_a[39].DATAIN
WR1_DATA[39] => rMemory.DATAIN39
WR1_DATA[40] => rMemory.data_a[40].DATAIN
WR1_DATA[40] => rMemory.DATAIN40
WR1_DATA[41] => rMemory.data_a[41].DATAIN
WR1_DATA[41] => rMemory.DATAIN41
WR1_DATA[42] => rMemory.data_a[42].DATAIN
WR1_DATA[42] => rMemory.DATAIN42
WR1_DATA[43] => rMemory.data_a[43].DATAIN
WR1_DATA[43] => rMemory.DATAIN43
WR1_DATA[44] => rMemory.data_a[44].DATAIN
WR1_DATA[44] => rMemory.DATAIN44
WR1_DATA[45] => rMemory.data_a[45].DATAIN
WR1_DATA[45] => rMemory.DATAIN45
WR1_DATA[46] => rMemory.data_a[46].DATAIN
WR1_DATA[46] => rMemory.DATAIN46
WR1_DATA[47] => rMemory.data_a[47].DATAIN
WR1_DATA[47] => rMemory.DATAIN47
WR1_DATA[48] => rMemory.data_a[48].DATAIN
WR1_DATA[48] => rMemory.DATAIN48
WR1_DATA[49] => rMemory.data_a[49].DATAIN
WR1_DATA[49] => rMemory.DATAIN49
WR1_DATA[50] => rMemory.data_a[50].DATAIN
WR1_DATA[50] => rMemory.DATAIN50
WR1_DATA[51] => rMemory.data_a[51].DATAIN
WR1_DATA[51] => rMemory.DATAIN51
WR1_DATA[52] => rMemory.data_a[52].DATAIN
WR1_DATA[52] => rMemory.DATAIN52
WR1_DATA[53] => rMemory.data_a[53].DATAIN
WR1_DATA[53] => rMemory.DATAIN53
WR1_DATA[54] => rMemory.data_a[54].DATAIN
WR1_DATA[54] => rMemory.DATAIN54
WR1_DATA[55] => rMemory.data_a[55].DATAIN
WR1_DATA[55] => rMemory.DATAIN55
WR1_DATA[56] => rMemory.data_a[56].DATAIN
WR1_DATA[56] => rMemory.DATAIN56
WR1_DATA[57] => rMemory.data_a[57].DATAIN
WR1_DATA[57] => rMemory.DATAIN57
WR1_DATA[58] => rMemory.data_a[58].DATAIN
WR1_DATA[58] => rMemory.DATAIN58
WR1_DATA[59] => rMemory.data_a[59].DATAIN
WR1_DATA[59] => rMemory.DATAIN59
WR1_DATA[60] => rMemory.data_a[60].DATAIN
WR1_DATA[60] => rMemory.DATAIN60
WR1_DATA[61] => rMemory.data_a[61].DATAIN
WR1_DATA[61] => rMemory.DATAIN61
WR1_DATA[62] => rMemory.data_a[62].DATAIN
WR1_DATA[62] => rMemory.DATAIN62
WR1_DATA[63] => rMemory.data_a[63].DATAIN
WR1_DATA[63] => rMemory.DATAIN63
WR1_DATA[64] => rMemory.data_a[64].DATAIN
WR1_DATA[64] => rMemory.DATAIN64
WR1_DATA[65] => rMemory.data_a[65].DATAIN
WR1_DATA[65] => rMemory.DATAIN65
WR1_DATA[66] => rMemory.data_a[66].DATAIN
WR1_DATA[66] => rMemory.DATAIN66
WR1_DATA[67] => rMemory.data_a[67].DATAIN
WR1_DATA[67] => rMemory.DATAIN67
WR1_DATA[68] => rMemory.data_a[68].DATAIN
WR1_DATA[68] => rMemory.DATAIN68
WR1_DATA[69] => rMemory.data_a[69].DATAIN
WR1_DATA[69] => rMemory.DATAIN69
WR1_DATA[70] => rMemory.data_a[70].DATAIN
WR1_DATA[70] => rMemory.DATAIN70
WR1_DATA[71] => rMemory.data_a[71].DATAIN
WR1_DATA[71] => rMemory.DATAIN71
WR1_DATA[72] => rMemory.data_a[72].DATAIN
WR1_DATA[72] => rMemory.DATAIN72
WR1_DATA[73] => rMemory.data_a[73].DATAIN
WR1_DATA[73] => rMemory.DATAIN73
WR1_DATA[74] => rMemory.data_a[74].DATAIN
WR1_DATA[74] => rMemory.DATAIN74
WR1_DATA[75] => rMemory.data_a[75].DATAIN
WR1_DATA[75] => rMemory.DATAIN75
WR1_DATA[76] => rMemory.data_a[76].DATAIN
WR1_DATA[76] => rMemory.DATAIN76
WR1_DATA[77] => rMemory.data_a[77].DATAIN
WR1_DATA[77] => rMemory.DATAIN77
WR1_DATA[78] => rMemory.data_a[78].DATAIN
WR1_DATA[78] => rMemory.DATAIN78
WR1_DATA[79] => rMemory.data_a[79].DATAIN
WR1_DATA[79] => rMemory.DATAIN79
WR1_DATA[80] => rMemory.data_a[80].DATAIN
WR1_DATA[80] => rMemory.DATAIN80
WR1_DATA[81] => rMemory.data_a[81].DATAIN
WR1_DATA[81] => rMemory.DATAIN81
WR1_DATA[82] => rMemory.data_a[82].DATAIN
WR1_DATA[82] => rMemory.DATAIN82
WR1_DATA[83] => rMemory.data_a[83].DATAIN
WR1_DATA[83] => rMemory.DATAIN83
WR1_DATA[84] => rMemory.data_a[84].DATAIN
WR1_DATA[84] => rMemory.DATAIN84
WR1_DATA[85] => rMemory.data_a[85].DATAIN
WR1_DATA[85] => rMemory.DATAIN85
WR1_DATA[86] => rMemory.data_a[86].DATAIN
WR1_DATA[86] => rMemory.DATAIN86
WR1_DATA[87] => rMemory.data_a[87].DATAIN
WR1_DATA[87] => rMemory.DATAIN87
WR1_DATA[88] => rMemory.data_a[88].DATAIN
WR1_DATA[88] => rMemory.DATAIN88
WR1_DATA[89] => rMemory.data_a[89].DATAIN
WR1_DATA[89] => rMemory.DATAIN89
WR1_DATA[90] => rMemory.data_a[90].DATAIN
WR1_DATA[90] => rMemory.DATAIN90
WR1_DATA[91] => rMemory.data_a[91].DATAIN
WR1_DATA[91] => rMemory.DATAIN91
WR1_DATA[92] => rMemory.data_a[92].DATAIN
WR1_DATA[92] => rMemory.DATAIN92
WR1_DATA[93] => rMemory.data_a[93].DATAIN
WR1_DATA[93] => rMemory.DATAIN93
WR1_DATA[94] => rMemory.data_a[94].DATAIN
WR1_DATA[94] => rMemory.DATAIN94
WR1_DATA[95] => rMemory.data_a[95].DATAIN
WR1_DATA[95] => rMemory.DATAIN95
WR1_DATA[96] => rMemory.data_a[96].DATAIN
WR1_DATA[96] => rMemory.DATAIN96
WR1_DATA[97] => rMemory.data_a[97].DATAIN
WR1_DATA[97] => rMemory.DATAIN97
WR1_DATA[98] => rMemory.data_a[98].DATAIN
WR1_DATA[98] => rMemory.DATAIN98
WR1_DATA[99] => rMemory.data_a[99].DATAIN
WR1_DATA[99] => rMemory.DATAIN99
WR1_DATA[100] => rMemory.data_a[100].DATAIN
WR1_DATA[100] => rMemory.DATAIN100
WR1_DATA[101] => rMemory.data_a[101].DATAIN
WR1_DATA[101] => rMemory.DATAIN101
WR1_DATA[102] => rMemory.data_a[102].DATAIN
WR1_DATA[102] => rMemory.DATAIN102
WR1_DATA[103] => rMemory.data_a[103].DATAIN
WR1_DATA[103] => rMemory.DATAIN103
WR1_DATA[104] => rMemory.data_a[104].DATAIN
WR1_DATA[104] => rMemory.DATAIN104
WR1_DATA[105] => rMemory.data_a[105].DATAIN
WR1_DATA[105] => rMemory.DATAIN105
WR1_DATA[106] => rMemory.data_a[106].DATAIN
WR1_DATA[106] => rMemory.DATAIN106
WR1_DATA[107] => rMemory.data_a[107].DATAIN
WR1_DATA[107] => rMemory.DATAIN107
WR1_DATA[108] => rMemory.data_a[108].DATAIN
WR1_DATA[108] => rMemory.DATAIN108
WR1_DATA[109] => rMemory.data_a[109].DATAIN
WR1_DATA[109] => rMemory.DATAIN109
WR1_DATA[110] => rMemory.data_a[110].DATAIN
WR1_DATA[110] => rMemory.DATAIN110
WR1_DATA[111] => rMemory.data_a[111].DATAIN
WR1_DATA[111] => rMemory.DATAIN111
WR1_DATA[112] => rMemory.data_a[112].DATAIN
WR1_DATA[112] => rMemory.DATAIN112
WR1_DATA[113] => rMemory.data_a[113].DATAIN
WR1_DATA[113] => rMemory.DATAIN113
WR1_DATA[114] => rMemory.data_a[114].DATAIN
WR1_DATA[114] => rMemory.DATAIN114
WR1_DATA[115] => rMemory.data_a[115].DATAIN
WR1_DATA[115] => rMemory.DATAIN115
WR1_DATA[116] => rMemory.data_a[116].DATAIN
WR1_DATA[116] => rMemory.DATAIN116
WR1_DATA[117] => rMemory.data_a[117].DATAIN
WR1_DATA[117] => rMemory.DATAIN117
WR1_DATA[118] => rMemory.data_a[118].DATAIN
WR1_DATA[118] => rMemory.DATAIN118
WR1_DATA[119] => rMemory.data_a[119].DATAIN
WR1_DATA[119] => rMemory.DATAIN119
WR1_DATA[120] => rMemory.data_a[120].DATAIN
WR1_DATA[120] => rMemory.DATAIN120
WR1_DATA[121] => rMemory.data_a[121].DATAIN
WR1_DATA[121] => rMemory.DATAIN121
WR1_DATA[122] => rMemory.data_a[122].DATAIN
WR1_DATA[122] => rMemory.DATAIN122
WR1_DATA[123] => rMemory.data_a[123].DATAIN
WR1_DATA[123] => rMemory.DATAIN123
WR1_DATA[124] => rMemory.data_a[124].DATAIN
WR1_DATA[124] => rMemory.DATAIN124
WR1_DATA[125] => rMemory.data_a[125].DATAIN
WR1_DATA[125] => rMemory.DATAIN125
WR1_DATA[126] => rMemory.data_a[126].DATAIN
WR1_DATA[126] => rMemory.DATAIN126
WR1_DATA[127] => rMemory.data_a[127].DATAIN
WR1_DATA[127] => rMemory.DATAIN127
WR1_DATA[128] => rMemory.data_a[128].DATAIN
WR1_DATA[128] => rMemory.DATAIN128
WR1_DATA[129] => rMemory.data_a[129].DATAIN
WR1_DATA[129] => rMemory.DATAIN129
WR1_DATA[130] => rMemory.data_a[130].DATAIN
WR1_DATA[130] => rMemory.DATAIN130
WR1_DATA[131] => rMemory.data_a[131].DATAIN
WR1_DATA[131] => rMemory.DATAIN131
WR1_DATA[132] => rMemory.data_a[132].DATAIN
WR1_DATA[132] => rMemory.DATAIN132
WR1_DATA[133] => rMemory.data_a[133].DATAIN
WR1_DATA[133] => rMemory.DATAIN133
WR1_DATA[134] => rMemory.data_a[134].DATAIN
WR1_DATA[134] => rMemory.DATAIN134
WR1_DATA[135] => rMemory.data_a[135].DATAIN
WR1_DATA[135] => rMemory.DATAIN135
WR1_DATA[136] => rMemory.data_a[136].DATAIN
WR1_DATA[136] => rMemory.DATAIN136
WR1_DATA[137] => rMemory.data_a[137].DATAIN
WR1_DATA[137] => rMemory.DATAIN137
WR1_DATA[138] => rMemory.data_a[138].DATAIN
WR1_DATA[138] => rMemory.DATAIN138
WR1_DATA[139] => rMemory.data_a[139].DATAIN
WR1_DATA[139] => rMemory.DATAIN139
WR1_DATA[140] => rMemory.data_a[140].DATAIN
WR1_DATA[140] => rMemory.DATAIN140
WR1_DATA[141] => rMemory.data_a[141].DATAIN
WR1_DATA[141] => rMemory.DATAIN141
WR1_DATA[142] => rMemory.data_a[142].DATAIN
WR1_DATA[142] => rMemory.DATAIN142
WR1_DATA[143] => rMemory.data_a[143].DATAIN
WR1_DATA[143] => rMemory.DATAIN143
WR1_DATA[144] => rMemory.data_a[144].DATAIN
WR1_DATA[144] => rMemory.DATAIN144
WR1_DATA[145] => rMemory.data_a[145].DATAIN
WR1_DATA[145] => rMemory.DATAIN145
WR1_DATA[146] => rMemory.data_a[146].DATAIN
WR1_DATA[146] => rMemory.DATAIN146
WR1_DATA[147] => rMemory.data_a[147].DATAIN
WR1_DATA[147] => rMemory.DATAIN147
WR1_DATA[148] => rMemory.data_a[148].DATAIN
WR1_DATA[148] => rMemory.DATAIN148
WR1_DATA[149] => rMemory.data_a[149].DATAIN
WR1_DATA[149] => rMemory.DATAIN149
WR1_DATA[150] => rMemory.data_a[150].DATAIN
WR1_DATA[150] => rMemory.DATAIN150
WR1_DATA[151] => rMemory.data_a[151].DATAIN
WR1_DATA[151] => rMemory.DATAIN151
WR1_DATA[152] => rMemory.data_a[152].DATAIN
WR1_DATA[152] => rMemory.DATAIN152
WR1_DATA[153] => rMemory.data_a[153].DATAIN
WR1_DATA[153] => rMemory.DATAIN153
WR1_DATA[154] => rMemory.data_a[154].DATAIN
WR1_DATA[154] => rMemory.DATAIN154
WR1_DATA[155] => rMemory.data_a[155].DATAIN
WR1_DATA[155] => rMemory.DATAIN155
WR1_DATA[156] => rMemory.data_a[156].DATAIN
WR1_DATA[156] => rMemory.DATAIN156
WR1_DATA[157] => rMemory.data_a[157].DATAIN
WR1_DATA[157] => rMemory.DATAIN157


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|shiftreg:shiftreg_wr_delay_inst
CLK => ~NO_FANOUT~
RST_IN => ~NO_FANOUT~
WR_DATA[0] => RD_DATA[0].DATAIN
RD_DATA[0] <= WR_DATA[0].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:output_pipeline_inst
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA[68] => WR_DATA[68].IN1
WR_DATA[69] => WR_DATA[69].IN1
WR_DATA[70] => WR_DATA[70].IN1
WR_DATA[71] => WR_DATA[71].IN1
WR_DATA[72] => WR_DATA[72].IN1
WR_DATA[73] => WR_DATA[73].IN1
WR_DATA[74] => WR_DATA[74].IN1
WR_DATA[75] => WR_DATA[75].IN1
WR_DATA[76] => WR_DATA[76].IN1
WR_DATA[77] => WR_DATA[77].IN1
WR_DATA[78] => WR_DATA[78].IN1
WR_DATA[79] => WR_DATA[79].IN1
WR_DATA[80] => WR_DATA[80].IN1
WR_DATA[81] => WR_DATA[81].IN1
WR_DATA[82] => WR_DATA[82].IN1
WR_DATA[83] => WR_DATA[83].IN1
WR_DATA[84] => WR_DATA[84].IN1
WR_DATA[85] => WR_DATA[85].IN1
WR_DATA[86] => WR_DATA[86].IN1
WR_DATA[87] => WR_DATA[87].IN1
WR_DATA[88] => WR_DATA[88].IN1
WR_DATA[89] => WR_DATA[89].IN1
WR_DATA[90] => WR_DATA[90].IN1
WR_DATA[91] => WR_DATA[91].IN1
WR_DATA[92] => WR_DATA[92].IN1
WR_DATA[93] => WR_DATA[93].IN1
WR_DATA[94] => WR_DATA[94].IN1
WR_DATA[95] => WR_DATA[95].IN1
WR_DATA[96] => WR_DATA[96].IN1
WR_DATA[97] => WR_DATA[97].IN1
WR_DATA[98] => WR_DATA[98].IN1
WR_DATA[99] => WR_DATA[99].IN1
WR_DATA[100] => WR_DATA[100].IN1
WR_DATA[101] => WR_DATA[101].IN1
WR_DATA[102] => WR_DATA[102].IN1
WR_DATA[103] => WR_DATA[103].IN1
WR_DATA[104] => WR_DATA[104].IN1
WR_DATA[105] => WR_DATA[105].IN1
WR_DATA[106] => WR_DATA[106].IN1
WR_DATA[107] => WR_DATA[107].IN1
WR_DATA[108] => WR_DATA[108].IN1
WR_DATA[109] => WR_DATA[109].IN1
WR_DATA[110] => WR_DATA[110].IN1
WR_DATA[111] => WR_DATA[111].IN1
WR_DATA[112] => WR_DATA[112].IN1
WR_DATA[113] => WR_DATA[113].IN1
WR_DATA[114] => WR_DATA[114].IN1
WR_DATA[115] => WR_DATA[115].IN1
WR_DATA[116] => WR_DATA[116].IN1
WR_DATA[117] => WR_DATA[117].IN1
WR_DATA[118] => WR_DATA[118].IN1
WR_DATA[119] => WR_DATA[119].IN1
WR_DATA[120] => WR_DATA[120].IN1
WR_DATA[121] => WR_DATA[121].IN1
WR_DATA[122] => WR_DATA[122].IN1
WR_DATA[123] => WR_DATA[123].IN1
WR_DATA[124] => WR_DATA[124].IN1
WR_DATA[125] => WR_DATA[125].IN1
WR_DATA[126] => WR_DATA[126].IN1
WR_DATA[127] => WR_DATA[127].IN1
WR_DATA[128] => WR_DATA[128].IN1
WR_DATA[129] => WR_DATA[129].IN1
WR_DATA[130] => WR_DATA[130].IN1
WR_DATA[131] => WR_DATA[131].IN1
WR_DATA[132] => WR_DATA[132].IN1
WR_DATA[133] => WR_DATA[133].IN1
WR_DATA[134] => WR_DATA[134].IN1
WR_DATA[135] => WR_DATA[135].IN1
WR_DATA[136] => WR_DATA[136].IN1
WR_DATA[137] => WR_DATA[137].IN1
WR_DATA[138] => WR_DATA[138].IN1
WR_DATA[139] => WR_DATA[139].IN1
WR_DATA[140] => WR_DATA[140].IN1
WR_DATA[141] => WR_DATA[141].IN1
WR_DATA[142] => WR_DATA[142].IN1
WR_DATA[143] => WR_DATA[143].IN1
WR_DATA[144] => WR_DATA[144].IN1
WR_DATA[145] => WR_DATA[145].IN1
WR_DATA[146] => WR_DATA[146].IN1
WR_DATA[147] => WR_DATA[147].IN1
WR_DATA[148] => WR_DATA[148].IN1
WR_DATA[149] => WR_DATA[149].IN1
WR_DATA[150] => WR_DATA[150].IN1
WR_DATA[151] => WR_DATA[151].IN1
WR_DATA[152] => WR_DATA[152].IN1
WR_DATA[153] => WR_DATA[153].IN1
WR_DATA[154] => WR_DATA[154].IN1
WR_DATA[155] => WR_DATA[155].IN1
WR_DATA[156] => WR_DATA[156].IN1
WR_DATA[157] => WR_DATA[157].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[60] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[61] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[62] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[63] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[64] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[65] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[66] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[67] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[68] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[69] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[70] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[71] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[72] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[73] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[74] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[75] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[76] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[77] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[78] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[79] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[80] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[81] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[82] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[83] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[84] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[85] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[86] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[87] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[88] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[89] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[90] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[91] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[92] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[93] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[94] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[95] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[96] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[97] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[98] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[99] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[100] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[101] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[102] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[103] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[104] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[105] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[106] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[107] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[108] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[109] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[110] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[111] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[112] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[113] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[114] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[115] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[116] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[117] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[118] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[119] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[120] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[121] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[122] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[123] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[124] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[125] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[126] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[127] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[128] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[129] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[130] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[131] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[132] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[133] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[134] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[135] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[136] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[137] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[138] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[139] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[140] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[141] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[142] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[143] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[144] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[145] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[146] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[147] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[148] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[149] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[150] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[151] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[152] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[153] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[154] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[155] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[156] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[157] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:output_pipeline_inst|reg_pipeline:pipeline_inst
CLK => ~NO_FANOUT~
RST_IN => ~NO_FANOUT~
WR_DATA[0] => RD_DATA[0].DATAIN
WR_DATA[1] => RD_DATA[1].DATAIN
WR_DATA[2] => RD_DATA[2].DATAIN
WR_DATA[3] => RD_DATA[3].DATAIN
WR_DATA[4] => RD_DATA[4].DATAIN
WR_DATA[5] => RD_DATA[5].DATAIN
WR_DATA[6] => RD_DATA[6].DATAIN
WR_DATA[7] => RD_DATA[7].DATAIN
WR_DATA[8] => RD_DATA[8].DATAIN
WR_DATA[9] => RD_DATA[9].DATAIN
WR_DATA[10] => RD_DATA[10].DATAIN
WR_DATA[11] => RD_DATA[11].DATAIN
WR_DATA[12] => RD_DATA[12].DATAIN
WR_DATA[13] => RD_DATA[13].DATAIN
WR_DATA[14] => RD_DATA[14].DATAIN
WR_DATA[15] => RD_DATA[15].DATAIN
WR_DATA[16] => RD_DATA[16].DATAIN
WR_DATA[17] => RD_DATA[17].DATAIN
WR_DATA[18] => RD_DATA[18].DATAIN
WR_DATA[19] => RD_DATA[19].DATAIN
WR_DATA[20] => RD_DATA[20].DATAIN
WR_DATA[21] => RD_DATA[21].DATAIN
WR_DATA[22] => RD_DATA[22].DATAIN
WR_DATA[23] => RD_DATA[23].DATAIN
WR_DATA[24] => RD_DATA[24].DATAIN
WR_DATA[25] => RD_DATA[25].DATAIN
WR_DATA[26] => RD_DATA[26].DATAIN
WR_DATA[27] => RD_DATA[27].DATAIN
WR_DATA[28] => RD_DATA[28].DATAIN
WR_DATA[29] => RD_DATA[29].DATAIN
WR_DATA[30] => RD_DATA[30].DATAIN
WR_DATA[31] => RD_DATA[31].DATAIN
WR_DATA[32] => RD_DATA[32].DATAIN
WR_DATA[33] => RD_DATA[33].DATAIN
WR_DATA[34] => RD_DATA[34].DATAIN
WR_DATA[35] => RD_DATA[35].DATAIN
WR_DATA[36] => RD_DATA[36].DATAIN
WR_DATA[37] => RD_DATA[37].DATAIN
WR_DATA[38] => RD_DATA[38].DATAIN
WR_DATA[39] => RD_DATA[39].DATAIN
WR_DATA[40] => RD_DATA[40].DATAIN
WR_DATA[41] => RD_DATA[41].DATAIN
WR_DATA[42] => RD_DATA[42].DATAIN
WR_DATA[43] => RD_DATA[43].DATAIN
WR_DATA[44] => RD_DATA[44].DATAIN
WR_DATA[45] => RD_DATA[45].DATAIN
WR_DATA[46] => RD_DATA[46].DATAIN
WR_DATA[47] => RD_DATA[47].DATAIN
WR_DATA[48] => RD_DATA[48].DATAIN
WR_DATA[49] => RD_DATA[49].DATAIN
WR_DATA[50] => RD_DATA[50].DATAIN
WR_DATA[51] => RD_DATA[51].DATAIN
WR_DATA[52] => RD_DATA[52].DATAIN
WR_DATA[53] => RD_DATA[53].DATAIN
WR_DATA[54] => RD_DATA[54].DATAIN
WR_DATA[55] => RD_DATA[55].DATAIN
WR_DATA[56] => RD_DATA[56].DATAIN
WR_DATA[57] => RD_DATA[57].DATAIN
WR_DATA[58] => RD_DATA[58].DATAIN
WR_DATA[59] => RD_DATA[59].DATAIN
WR_DATA[60] => RD_DATA[60].DATAIN
WR_DATA[61] => RD_DATA[61].DATAIN
WR_DATA[62] => RD_DATA[62].DATAIN
WR_DATA[63] => RD_DATA[63].DATAIN
WR_DATA[64] => RD_DATA[64].DATAIN
WR_DATA[65] => RD_DATA[65].DATAIN
WR_DATA[66] => RD_DATA[66].DATAIN
WR_DATA[67] => RD_DATA[67].DATAIN
WR_DATA[68] => RD_DATA[68].DATAIN
WR_DATA[69] => RD_DATA[69].DATAIN
WR_DATA[70] => RD_DATA[70].DATAIN
WR_DATA[71] => RD_DATA[71].DATAIN
WR_DATA[72] => RD_DATA[72].DATAIN
WR_DATA[73] => RD_DATA[73].DATAIN
WR_DATA[74] => RD_DATA[74].DATAIN
WR_DATA[75] => RD_DATA[75].DATAIN
WR_DATA[76] => RD_DATA[76].DATAIN
WR_DATA[77] => RD_DATA[77].DATAIN
WR_DATA[78] => RD_DATA[78].DATAIN
WR_DATA[79] => RD_DATA[79].DATAIN
WR_DATA[80] => RD_DATA[80].DATAIN
WR_DATA[81] => RD_DATA[81].DATAIN
WR_DATA[82] => RD_DATA[82].DATAIN
WR_DATA[83] => RD_DATA[83].DATAIN
WR_DATA[84] => RD_DATA[84].DATAIN
WR_DATA[85] => RD_DATA[85].DATAIN
WR_DATA[86] => RD_DATA[86].DATAIN
WR_DATA[87] => RD_DATA[87].DATAIN
WR_DATA[88] => RD_DATA[88].DATAIN
WR_DATA[89] => RD_DATA[89].DATAIN
WR_DATA[90] => RD_DATA[90].DATAIN
WR_DATA[91] => RD_DATA[91].DATAIN
WR_DATA[92] => RD_DATA[92].DATAIN
WR_DATA[93] => RD_DATA[93].DATAIN
WR_DATA[94] => RD_DATA[94].DATAIN
WR_DATA[95] => RD_DATA[95].DATAIN
WR_DATA[96] => RD_DATA[96].DATAIN
WR_DATA[97] => RD_DATA[97].DATAIN
WR_DATA[98] => RD_DATA[98].DATAIN
WR_DATA[99] => RD_DATA[99].DATAIN
WR_DATA[100] => RD_DATA[100].DATAIN
WR_DATA[101] => RD_DATA[101].DATAIN
WR_DATA[102] => RD_DATA[102].DATAIN
WR_DATA[103] => RD_DATA[103].DATAIN
WR_DATA[104] => RD_DATA[104].DATAIN
WR_DATA[105] => RD_DATA[105].DATAIN
WR_DATA[106] => RD_DATA[106].DATAIN
WR_DATA[107] => RD_DATA[107].DATAIN
WR_DATA[108] => RD_DATA[108].DATAIN
WR_DATA[109] => RD_DATA[109].DATAIN
WR_DATA[110] => RD_DATA[110].DATAIN
WR_DATA[111] => RD_DATA[111].DATAIN
WR_DATA[112] => RD_DATA[112].DATAIN
WR_DATA[113] => RD_DATA[113].DATAIN
WR_DATA[114] => RD_DATA[114].DATAIN
WR_DATA[115] => RD_DATA[115].DATAIN
WR_DATA[116] => RD_DATA[116].DATAIN
WR_DATA[117] => RD_DATA[117].DATAIN
WR_DATA[118] => RD_DATA[118].DATAIN
WR_DATA[119] => RD_DATA[119].DATAIN
WR_DATA[120] => RD_DATA[120].DATAIN
WR_DATA[121] => RD_DATA[121].DATAIN
WR_DATA[122] => RD_DATA[122].DATAIN
WR_DATA[123] => RD_DATA[123].DATAIN
WR_DATA[124] => RD_DATA[124].DATAIN
WR_DATA[125] => RD_DATA[125].DATAIN
WR_DATA[126] => RD_DATA[126].DATAIN
WR_DATA[127] => RD_DATA[127].DATAIN
WR_DATA[128] => RD_DATA[128].DATAIN
WR_DATA[129] => RD_DATA[129].DATAIN
WR_DATA[130] => RD_DATA[130].DATAIN
WR_DATA[131] => RD_DATA[131].DATAIN
WR_DATA[132] => RD_DATA[132].DATAIN
WR_DATA[133] => RD_DATA[133].DATAIN
WR_DATA[134] => RD_DATA[134].DATAIN
WR_DATA[135] => RD_DATA[135].DATAIN
WR_DATA[136] => RD_DATA[136].DATAIN
WR_DATA[137] => RD_DATA[137].DATAIN
WR_DATA[138] => RD_DATA[138].DATAIN
WR_DATA[139] => RD_DATA[139].DATAIN
WR_DATA[140] => RD_DATA[140].DATAIN
WR_DATA[141] => RD_DATA[141].DATAIN
WR_DATA[142] => RD_DATA[142].DATAIN
WR_DATA[143] => RD_DATA[143].DATAIN
WR_DATA[144] => RD_DATA[144].DATAIN
WR_DATA[145] => RD_DATA[145].DATAIN
WR_DATA[146] => RD_DATA[146].DATAIN
WR_DATA[147] => RD_DATA[147].DATAIN
WR_DATA[148] => RD_DATA[148].DATAIN
WR_DATA[149] => RD_DATA[149].DATAIN
WR_DATA[150] => RD_DATA[150].DATAIN
WR_DATA[151] => RD_DATA[151].DATAIN
WR_DATA[152] => RD_DATA[152].DATAIN
WR_DATA[153] => RD_DATA[153].DATAIN
WR_DATA[154] => RD_DATA[154].DATAIN
WR_DATA[155] => RD_DATA[155].DATAIN
WR_DATA[156] => RD_DATA[156].DATAIN
WR_DATA[157] => RD_DATA[157].DATAIN
WR_DATA_VALID => RD_DATA_VALID.DATAIN
WR_DATA_READY <= RD_DATA_READY.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= WR_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= WR_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= WR_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= WR_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= WR_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= WR_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= WR_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= WR_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= WR_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= WR_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= WR_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= WR_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= WR_DATA[12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= WR_DATA[13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= WR_DATA[14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= WR_DATA[15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= WR_DATA[16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= WR_DATA[17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= WR_DATA[18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= WR_DATA[19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= WR_DATA[20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= WR_DATA[21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= WR_DATA[22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= WR_DATA[23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= WR_DATA[24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= WR_DATA[25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= WR_DATA[26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= WR_DATA[27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= WR_DATA[28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= WR_DATA[29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= WR_DATA[30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= WR_DATA[31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= WR_DATA[32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= WR_DATA[33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= WR_DATA[34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= WR_DATA[35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= WR_DATA[36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= WR_DATA[37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= WR_DATA[38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= WR_DATA[39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= WR_DATA[40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= WR_DATA[41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= WR_DATA[42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= WR_DATA[43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= WR_DATA[44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= WR_DATA[45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= WR_DATA[46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= WR_DATA[47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= WR_DATA[48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= WR_DATA[49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= WR_DATA[50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= WR_DATA[51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= WR_DATA[52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= WR_DATA[53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= WR_DATA[54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= WR_DATA[55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= WR_DATA[56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= WR_DATA[57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= WR_DATA[58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= WR_DATA[59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= WR_DATA[60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= WR_DATA[61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= WR_DATA[62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= WR_DATA[63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= WR_DATA[64].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= WR_DATA[65].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= WR_DATA[66].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[67] <= WR_DATA[67].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[68] <= WR_DATA[68].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[69] <= WR_DATA[69].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[70] <= WR_DATA[70].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[71] <= WR_DATA[71].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[72] <= WR_DATA[72].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[73] <= WR_DATA[73].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[74] <= WR_DATA[74].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[75] <= WR_DATA[75].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[76] <= WR_DATA[76].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[77] <= WR_DATA[77].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[78] <= WR_DATA[78].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[79] <= WR_DATA[79].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[80] <= WR_DATA[80].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[81] <= WR_DATA[81].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[82] <= WR_DATA[82].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[83] <= WR_DATA[83].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[84] <= WR_DATA[84].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[85] <= WR_DATA[85].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[86] <= WR_DATA[86].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[87] <= WR_DATA[87].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[88] <= WR_DATA[88].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[89] <= WR_DATA[89].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[90] <= WR_DATA[90].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[91] <= WR_DATA[91].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[92] <= WR_DATA[92].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[93] <= WR_DATA[93].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[94] <= WR_DATA[94].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[95] <= WR_DATA[95].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[96] <= WR_DATA[96].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[97] <= WR_DATA[97].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[98] <= WR_DATA[98].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[99] <= WR_DATA[99].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[100] <= WR_DATA[100].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[101] <= WR_DATA[101].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[102] <= WR_DATA[102].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[103] <= WR_DATA[103].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[104] <= WR_DATA[104].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[105] <= WR_DATA[105].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[106] <= WR_DATA[106].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[107] <= WR_DATA[107].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[108] <= WR_DATA[108].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[109] <= WR_DATA[109].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[110] <= WR_DATA[110].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[111] <= WR_DATA[111].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[112] <= WR_DATA[112].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[113] <= WR_DATA[113].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[114] <= WR_DATA[114].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[115] <= WR_DATA[115].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[116] <= WR_DATA[116].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[117] <= WR_DATA[117].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[118] <= WR_DATA[118].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[119] <= WR_DATA[119].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[120] <= WR_DATA[120].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[121] <= WR_DATA[121].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[122] <= WR_DATA[122].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[123] <= WR_DATA[123].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[124] <= WR_DATA[124].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[125] <= WR_DATA[125].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[126] <= WR_DATA[126].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[127] <= WR_DATA[127].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[128] <= WR_DATA[128].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[129] <= WR_DATA[129].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[130] <= WR_DATA[130].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[131] <= WR_DATA[131].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[132] <= WR_DATA[132].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[133] <= WR_DATA[133].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[134] <= WR_DATA[134].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[135] <= WR_DATA[135].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[136] <= WR_DATA[136].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[137] <= WR_DATA[137].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[138] <= WR_DATA[138].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[139] <= WR_DATA[139].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[140] <= WR_DATA[140].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[141] <= WR_DATA[141].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[142] <= WR_DATA[142].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[143] <= WR_DATA[143].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[144] <= WR_DATA[144].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[145] <= WR_DATA[145].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[146] <= WR_DATA[146].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[147] <= WR_DATA[147].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[148] <= WR_DATA[148].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[149] <= WR_DATA[149].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[150] <= WR_DATA[150].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[151] <= WR_DATA[151].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[152] <= WR_DATA[152].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[153] <= WR_DATA[153].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[154] <= WR_DATA[154].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[155] <= WR_DATA[155].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[156] <= WR_DATA[156].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[157] <= WR_DATA[157].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= WR_DATA_VALID.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => WR_DATA_READY.DATAIN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst
CLK => CLK.IN9
RST_IN => RST_IN.IN7
TX_DATA_WORD_VALID[0] => TX_DATA_WORD_VALID[0].IN1
TX_DATA_WORD_VALID[1] => TX_DATA_WORD_VALID[1].IN1
TX_DATA[0] => TX_DATA[0].IN1
TX_DATA[1] => TX_DATA[1].IN1
TX_DATA[2] => TX_DATA[2].IN1
TX_DATA[3] => TX_DATA[3].IN1
TX_DATA[4] => TX_DATA[4].IN1
TX_DATA[5] => TX_DATA[5].IN1
TX_DATA[6] => TX_DATA[6].IN1
TX_DATA[7] => TX_DATA[7].IN1
TX_DATA[8] => TX_DATA[8].IN1
TX_DATA[9] => TX_DATA[9].IN1
TX_DATA[10] => TX_DATA[10].IN1
TX_DATA[11] => TX_DATA[11].IN1
TX_DATA[12] => TX_DATA[12].IN1
TX_DATA[13] => TX_DATA[13].IN1
TX_DATA[14] => TX_DATA[14].IN1
TX_DATA[15] => TX_DATA[15].IN1
TX_DATA[16] => TX_DATA[16].IN1
TX_DATA[17] => TX_DATA[17].IN1
TX_DATA[18] => TX_DATA[18].IN1
TX_DATA[19] => TX_DATA[19].IN1
TX_DATA[20] => TX_DATA[20].IN1
TX_DATA[21] => TX_DATA[21].IN1
TX_DATA[22] => TX_DATA[22].IN1
TX_DATA[23] => TX_DATA[23].IN1
TX_DATA[24] => TX_DATA[24].IN1
TX_DATA[25] => TX_DATA[25].IN1
TX_DATA[26] => TX_DATA[26].IN1
TX_DATA[27] => TX_DATA[27].IN1
TX_DATA[28] => TX_DATA[28].IN1
TX_DATA[29] => TX_DATA[29].IN1
TX_DATA[30] => TX_DATA[30].IN1
TX_DATA[31] => TX_DATA[31].IN1
TX_DATA[32] => TX_DATA[32].IN1
TX_DATA[33] => TX_DATA[33].IN1
TX_DATA[34] => TX_DATA[34].IN1
TX_DATA[35] => TX_DATA[35].IN1
TX_DATA[36] => TX_DATA[36].IN1
TX_DATA[37] => TX_DATA[37].IN1
TX_DATA[38] => TX_DATA[38].IN1
TX_DATA[39] => TX_DATA[39].IN1
TX_DATA[40] => TX_DATA[40].IN1
TX_DATA[41] => TX_DATA[41].IN1
TX_DATA[42] => TX_DATA[42].IN1
TX_DATA[43] => TX_DATA[43].IN1
TX_DATA[44] => TX_DATA[44].IN1
TX_DATA[45] => TX_DATA[45].IN1
TX_DATA[46] => TX_DATA[46].IN1
TX_DATA[47] => TX_DATA[47].IN1
TX_DATA[48] => TX_DATA[48].IN1
TX_DATA[49] => TX_DATA[49].IN1
TX_DATA[50] => TX_DATA[50].IN1
TX_DATA[51] => TX_DATA[51].IN1
TX_DATA[52] => TX_DATA[52].IN1
TX_DATA[53] => TX_DATA[53].IN1
TX_DATA[54] => TX_DATA[54].IN1
TX_DATA[55] => TX_DATA[55].IN1
TX_DATA[56] => TX_DATA[56].IN1
TX_DATA[57] => TX_DATA[57].IN1
TX_DATA[58] => TX_DATA[58].IN1
TX_DATA[59] => TX_DATA[59].IN1
TX_DATA[60] => TX_DATA[60].IN1
TX_DATA[61] => TX_DATA[61].IN1
TX_DATA[62] => TX_DATA[62].IN1
TX_DATA[63] => TX_DATA[63].IN1
TX_DATA_START_FLAG => ~NO_FANOUT~
TX_DATA_END_FLAGS[0] => comb.IN0
TX_DATA_END_FLAGS[1] => comb.IN0
TX_DATA_WORD_READY[0] <= pipeline:gen_data_input_regs[0].data_register_.WR_DATA_READY
TX_DATA_WORD_READY[1] <= pipeline:gen_data_input_regs[1].data_register_.WR_DATA_READY
TX_HDR_VALID => TX_HDR_VALID.IN1
TX_HDR[0] => TX_HDR[0].IN1
TX_HDR[1] => TX_HDR[1].IN1
TX_HDR[2] => TX_HDR[2].IN1
TX_HDR[3] => TX_HDR[3].IN1
TX_HDR[4] => TX_HDR[4].IN1
TX_HDR[5] => TX_HDR[5].IN1
TX_HDR[6] => TX_HDR[6].IN1
TX_HDR[7] => TX_HDR[7].IN1
TX_HDR[8] => TX_HDR[8].IN1
TX_HDR[9] => TX_HDR[9].IN1
TX_HDR[10] => TX_HDR[10].IN1
TX_HDR[11] => TX_HDR[11].IN1
TX_HDR[12] => TX_HDR[12].IN1
TX_HDR[13] => TX_HDR[13].IN1
TX_HDR[14] => TX_HDR[14].IN1
TX_HDR[15] => TX_HDR[15].IN1
TX_HDR[16] => TX_HDR[16].IN1
TX_HDR[17] => TX_HDR[17].IN1
TX_HDR[18] => TX_HDR[18].IN1
TX_HDR[19] => TX_HDR[19].IN1
TX_HDR[20] => TX_HDR[20].IN1
TX_HDR[21] => TX_HDR[21].IN1
TX_HDR[22] => TX_HDR[22].IN1
TX_HDR[23] => TX_HDR[23].IN1
TX_HDR[24] => TX_HDR[24].IN1
TX_HDR[25] => TX_HDR[25].IN1
TX_HDR[26] => TX_HDR[26].IN1
TX_HDR[27] => TX_HDR[27].IN1
TX_HDR[28] => TX_HDR[28].IN1
TX_HDR[29] => TX_HDR[29].IN1
TX_HDR[30] => TX_HDR[30].IN1
TX_HDR[31] => TX_HDR[31].IN1
TX_HDR[32] => TX_HDR[32].IN1
TX_HDR[33] => TX_HDR[33].IN1
TX_HDR[34] => TX_HDR[34].IN1
TX_HDR[35] => TX_HDR[35].IN1
TX_HDR[36] => TX_HDR[36].IN1
TX_HDR[37] => TX_HDR[37].IN1
TX_HDR[38] => TX_HDR[38].IN1
TX_HDR[39] => TX_HDR[39].IN1
TX_HDR[40] => TX_HDR[40].IN1
TX_HDR[41] => TX_HDR[41].IN1
TX_HDR[42] => TX_HDR[42].IN1
TX_HDR[43] => TX_HDR[43].IN1
TX_HDR[44] => TX_HDR[44].IN1
TX_HDR[45] => TX_HDR[45].IN1
TX_HDR[46] => TX_HDR[46].IN1
TX_HDR[47] => TX_HDR[47].IN1
TX_HDR[48] => TX_HDR[48].IN1
TX_HDR[49] => TX_HDR[49].IN1
TX_HDR[50] => TX_HDR[50].IN1
TX_HDR[51] => TX_HDR[51].IN1
TX_HDR[52] => TX_HDR[52].IN1
TX_HDR[53] => TX_HDR[53].IN1
TX_HDR[54] => TX_HDR[54].IN1
TX_HDR[55] => TX_HDR[55].IN1
TX_HDR[56] => TX_HDR[56].IN1
TX_HDR[57] => TX_HDR[57].IN1
TX_HDR[58] => TX_HDR[58].IN1
TX_HDR[59] => TX_HDR[59].IN1
TX_HDR[60] => TX_HDR[60].IN1
TX_HDR[61] => TX_HDR[61].IN1
TX_HDR[62] => TX_HDR[62].IN1
TX_HDR[63] => TX_HDR[63].IN1
TX_HDR[64] => TX_HDR[64].IN1
TX_HDR[65] => TX_HDR[65].IN1
TX_HDR[66] => TX_HDR[66].IN1
TX_HDR[67] => TX_HDR[67].IN1
TX_HDR[68] => TX_HDR[68].IN1
TX_HDR[69] => TX_HDR[69].IN1
TX_HDR[70] => TX_HDR[70].IN1
TX_HDR[71] => TX_HDR[71].IN1
TX_HDR[72] => TX_HDR[72].IN1
TX_HDR[73] => TX_HDR[73].IN1
TX_HDR[74] => TX_HDR[74].IN1
TX_HDR[75] => TX_HDR[75].IN1
TX_HDR[76] => TX_HDR[76].IN1
TX_HDR[77] => TX_HDR[77].IN1
TX_HDR[78] => TX_HDR[78].IN1
TX_HDR[79] => TX_HDR[79].IN1
TX_HDR[80] => TX_HDR[80].IN1
TX_HDR[81] => TX_HDR[81].IN1
TX_HDR[82] => TX_HDR[82].IN1
TX_HDR[83] => TX_HDR[83].IN1
TX_HDR[84] => TX_HDR[84].IN1
TX_HDR[85] => TX_HDR[85].IN1
TX_HDR[86] => TX_HDR[86].IN1
TX_HDR[87] => TX_HDR[87].IN1
TX_HDR[88] => TX_HDR[88].IN1
TX_HDR[89] => TX_HDR[89].IN1
TX_HDR[90] => TX_HDR[90].IN1
TX_HDR[91] => TX_HDR[91].IN1
TX_HDR[92] => TX_HDR[92].IN1
TX_HDR[93] => TX_HDR[93].IN1
TX_HDR[94] => TX_HDR[94].IN1
TX_HDR[95] => TX_HDR[95].IN1
TX_HDR[96] => TX_HDR[96].IN1
TX_HDR[97] => TX_HDR[97].IN1
TX_HDR[98] => TX_HDR[98].IN1
TX_HDR[99] => TX_HDR[99].IN1
TX_HDR[100] => TX_HDR[100].IN1
TX_HDR[101] => TX_HDR[101].IN1
TX_HDR[102] => TX_HDR[102].IN1
TX_HDR[103] => TX_HDR[103].IN1
TX_HDR[104] => TX_HDR[104].IN1
TX_HDR[105] => TX_HDR[105].IN1
TX_HDR[106] => TX_HDR[106].IN1
TX_HDR[107] => TX_HDR[107].IN1
TX_HDR[108] => TX_HDR[108].IN1
TX_HDR[109] => TX_HDR[109].IN1
TX_HDR[110] => TX_HDR[110].IN1
TX_HDR[111] => TX_HDR[111].IN1
TX_HDR[112] => TX_HDR[112].IN1
TX_HDR[113] => TX_HDR[113].IN1
TX_HDR[114] => TX_HDR[114].IN1
TX_HDR[115] => TX_HDR[115].IN1
TX_HDR[116] => TX_HDR[116].IN1
TX_HDR[117] => TX_HDR[117].IN1
TX_HDR[118] => TX_HDR[118].IN1
TX_HDR[119] => TX_HDR[119].IN1
TX_HDR[120] => TX_HDR[120].IN1
TX_HDR[121] => TX_HDR[121].IN1
TX_HDR[122] => TX_HDR[122].IN1
TX_HDR[123] => TX_HDR[123].IN1
TX_HDR[124] => TX_HDR[124].IN1
TX_HDR[125] => TX_HDR[125].IN1
TX_HDR[126] => TX_HDR[126].IN1
TX_HDR[127] => TX_HDR[127].IN1
TX_HDR_PAYLOAD_LEN[0] => TX_HDR_PAYLOAD_LEN[0].IN1
TX_HDR_PAYLOAD_LEN[1] => TX_HDR_PAYLOAD_LEN[1].IN1
TX_HDR_PAYLOAD_LEN[2] => TX_HDR_PAYLOAD_LEN[2].IN1
TX_HDR_PAYLOAD_LEN[3] => TX_HDR_PAYLOAD_LEN[3].IN1
TX_HDR_PAYLOAD_LEN[4] => TX_HDR_PAYLOAD_LEN[4].IN1
TX_HDR_PAYLOAD_LEN[5] => TX_HDR_PAYLOAD_LEN[5].IN1
TX_HDR_PAYLOAD_LEN[6] => TX_HDR_PAYLOAD_LEN[6].IN1
TX_HDR_PAYLOAD_LEN[7] => TX_HDR_PAYLOAD_LEN[7].IN1
TX_HDR_PAYLOAD_LEN[8] => TX_HDR_PAYLOAD_LEN[8].IN1
TX_HDR_PAYLOAD_LEN[9] => TX_HDR_PAYLOAD_LEN[9].IN1
TX_HDR_NONPAY_LEN[0] => TX_HDR_NONPAY_LEN[0].IN1
TX_HDR_NONPAY_LEN[1] => TX_HDR_NONPAY_LEN[1].IN1
TX_HDR_NONPAY_LEN[2] => TX_HDR_NONPAY_LEN[2].IN1
TX_HDR_NONPAY_LEN[3] => TX_HDR_NONPAY_LEN[3].IN1
TX_HDR_PACKET_LEN[0] => TX_HDR_PACKET_LEN[0].IN1
TX_HDR_PACKET_LEN[1] => TX_HDR_PACKET_LEN[1].IN1
TX_HDR_PACKET_LEN[2] => TX_HDR_PACKET_LEN[2].IN1
TX_HDR_PACKET_LEN[3] => TX_HDR_PACKET_LEN[3].IN1
TX_HDR_PACKET_LEN[4] => TX_HDR_PACKET_LEN[4].IN1
TX_HDR_PACKET_LEN[5] => TX_HDR_PACKET_LEN[5].IN1
TX_HDR_PACKET_LEN[6] => TX_HDR_PACKET_LEN[6].IN1
TX_HDR_PACKET_LEN[7] => TX_HDR_PACKET_LEN[7].IN1
TX_HDR_PACKET_LEN[8] => TX_HDR_PACKET_LEN[8].IN1
TX_HDR_PACKET_LEN[9] => TX_HDR_PACKET_LEN[9].IN1
TX_HDR_PACKET_LEN[10] => TX_HDR_PACKET_LEN[10].IN1
TX_HDR_PACKET_LEN[11] => TX_HDR_PACKET_LEN[11].IN1
TX_HDR_PACKET_LEN[12] => TX_HDR_PACKET_LEN[12].IN1
TX_HDR_PACKET_LEN[13] => TX_HDR_PACKET_LEN[13].IN1
TX_HDR_PACKET_LEN[14] => TX_HDR_PACKET_LEN[14].IN1
TX_HDR_NOPAYLOAD => TX_HDR_NOPAYLOAD.IN1
TX_HDR_READY <= pipeline:hdr_input_reg.WR_DATA_READY
TX_PKT_READY => TX_PKT_READY.IN1
TX_PKT[0] <= pipeline:output_register_inst.RD_DATA
TX_PKT[1] <= pipeline:output_register_inst.RD_DATA
TX_PKT[2] <= pipeline:output_register_inst.RD_DATA
TX_PKT[3] <= pipeline:output_register_inst.RD_DATA
TX_PKT[4] <= pipeline:output_register_inst.RD_DATA
TX_PKT[5] <= pipeline:output_register_inst.RD_DATA
TX_PKT[6] <= pipeline:output_register_inst.RD_DATA
TX_PKT[7] <= pipeline:output_register_inst.RD_DATA
TX_PKT[8] <= pipeline:output_register_inst.RD_DATA
TX_PKT[9] <= pipeline:output_register_inst.RD_DATA
TX_PKT[10] <= pipeline:output_register_inst.RD_DATA
TX_PKT[11] <= pipeline:output_register_inst.RD_DATA
TX_PKT[12] <= pipeline:output_register_inst.RD_DATA
TX_PKT[13] <= pipeline:output_register_inst.RD_DATA
TX_PKT[14] <= pipeline:output_register_inst.RD_DATA
TX_PKT[15] <= pipeline:output_register_inst.RD_DATA
TX_PKT[16] <= pipeline:output_register_inst.RD_DATA
TX_PKT[17] <= pipeline:output_register_inst.RD_DATA
TX_PKT[18] <= pipeline:output_register_inst.RD_DATA
TX_PKT[19] <= pipeline:output_register_inst.RD_DATA
TX_PKT[20] <= pipeline:output_register_inst.RD_DATA
TX_PKT[21] <= pipeline:output_register_inst.RD_DATA
TX_PKT[22] <= pipeline:output_register_inst.RD_DATA
TX_PKT[23] <= pipeline:output_register_inst.RD_DATA
TX_PKT[24] <= pipeline:output_register_inst.RD_DATA
TX_PKT[25] <= pipeline:output_register_inst.RD_DATA
TX_PKT[26] <= pipeline:output_register_inst.RD_DATA
TX_PKT[27] <= pipeline:output_register_inst.RD_DATA
TX_PKT[28] <= pipeline:output_register_inst.RD_DATA
TX_PKT[29] <= pipeline:output_register_inst.RD_DATA
TX_PKT[30] <= pipeline:output_register_inst.RD_DATA
TX_PKT[31] <= pipeline:output_register_inst.RD_DATA
TX_PKT[32] <= pipeline:output_register_inst.RD_DATA
TX_PKT[33] <= pipeline:output_register_inst.RD_DATA
TX_PKT[34] <= pipeline:output_register_inst.RD_DATA
TX_PKT[35] <= pipeline:output_register_inst.RD_DATA
TX_PKT[36] <= pipeline:output_register_inst.RD_DATA
TX_PKT[37] <= pipeline:output_register_inst.RD_DATA
TX_PKT[38] <= pipeline:output_register_inst.RD_DATA
TX_PKT[39] <= pipeline:output_register_inst.RD_DATA
TX_PKT[40] <= pipeline:output_register_inst.RD_DATA
TX_PKT[41] <= pipeline:output_register_inst.RD_DATA
TX_PKT[42] <= pipeline:output_register_inst.RD_DATA
TX_PKT[43] <= pipeline:output_register_inst.RD_DATA
TX_PKT[44] <= pipeline:output_register_inst.RD_DATA
TX_PKT[45] <= pipeline:output_register_inst.RD_DATA
TX_PKT[46] <= pipeline:output_register_inst.RD_DATA
TX_PKT[47] <= pipeline:output_register_inst.RD_DATA
TX_PKT[48] <= pipeline:output_register_inst.RD_DATA
TX_PKT[49] <= pipeline:output_register_inst.RD_DATA
TX_PKT[50] <= pipeline:output_register_inst.RD_DATA
TX_PKT[51] <= pipeline:output_register_inst.RD_DATA
TX_PKT[52] <= pipeline:output_register_inst.RD_DATA
TX_PKT[53] <= pipeline:output_register_inst.RD_DATA
TX_PKT[54] <= pipeline:output_register_inst.RD_DATA
TX_PKT[55] <= pipeline:output_register_inst.RD_DATA
TX_PKT[56] <= pipeline:output_register_inst.RD_DATA
TX_PKT[57] <= pipeline:output_register_inst.RD_DATA
TX_PKT[58] <= pipeline:output_register_inst.RD_DATA
TX_PKT[59] <= pipeline:output_register_inst.RD_DATA
TX_PKT[60] <= pipeline:output_register_inst.RD_DATA
TX_PKT[61] <= pipeline:output_register_inst.RD_DATA
TX_PKT[62] <= pipeline:output_register_inst.RD_DATA
TX_PKT[63] <= pipeline:output_register_inst.RD_DATA
TX_PKT_START_FLAG <= pipeline:output_register_inst.RD_DATA
TX_PKT_START_OFFSET[0] <= <GND>
TX_PKT_END_FLAG <= pipeline:output_register_inst.RD_DATA
TX_PKT_END_OFFSET[0] <= pipeline:output_register_inst.RD_DATA
TX_PKT_VALID <= pipeline:output_register_inst.RD_DATA_VALID


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:packet_mask
OFFSET_ENABLE => Decoder0.IN2
OFFSET[0] => Decoder0.IN3
MASK[0] <= <VCC>
MASK[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:len_mask
OFFSET_ENABLE => Decoder0.IN2
OFFSET[0] => Decoder0.IN3
MASK[0] <= <VCC>
MASK[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|rotate:rot_inst
WR_DATA[0] => ShiftRight0.IN4
WR_DATA[0] => ShiftRight0.IN5
WR_DATA[1] => ShiftRight0.IN2
WR_DATA[1] => ShiftRight0.IN3
WR_SHIFTAMT[0] => ShiftRight0.IN1
RD_DATA[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA[68] => WR_DATA[68].IN1
WR_DATA[69] => WR_DATA[69].IN1
WR_DATA[70] => WR_DATA[70].IN1
WR_DATA[71] => WR_DATA[71].IN1
WR_DATA[72] => WR_DATA[72].IN1
WR_DATA[73] => WR_DATA[73].IN1
WR_DATA[74] => WR_DATA[74].IN1
WR_DATA[75] => WR_DATA[75].IN1
WR_DATA[76] => WR_DATA[76].IN1
WR_DATA[77] => WR_DATA[77].IN1
WR_DATA[78] => WR_DATA[78].IN1
WR_DATA[79] => WR_DATA[79].IN1
WR_DATA[80] => WR_DATA[80].IN1
WR_DATA[81] => WR_DATA[81].IN1
WR_DATA[82] => WR_DATA[82].IN1
WR_DATA[83] => WR_DATA[83].IN1
WR_DATA[84] => WR_DATA[84].IN1
WR_DATA[85] => WR_DATA[85].IN1
WR_DATA[86] => WR_DATA[86].IN1
WR_DATA[87] => WR_DATA[87].IN1
WR_DATA[88] => WR_DATA[88].IN1
WR_DATA[89] => WR_DATA[89].IN1
WR_DATA[90] => WR_DATA[90].IN1
WR_DATA[91] => WR_DATA[91].IN1
WR_DATA[92] => WR_DATA[92].IN1
WR_DATA[93] => WR_DATA[93].IN1
WR_DATA[94] => WR_DATA[94].IN1
WR_DATA[95] => WR_DATA[95].IN1
WR_DATA[96] => WR_DATA[96].IN1
WR_DATA[97] => WR_DATA[97].IN1
WR_DATA[98] => WR_DATA[98].IN1
WR_DATA[99] => WR_DATA[99].IN1
WR_DATA[100] => WR_DATA[100].IN1
WR_DATA[101] => WR_DATA[101].IN1
WR_DATA[102] => WR_DATA[102].IN1
WR_DATA[103] => WR_DATA[103].IN1
WR_DATA[104] => WR_DATA[104].IN1
WR_DATA[105] => WR_DATA[105].IN1
WR_DATA[106] => WR_DATA[106].IN1
WR_DATA[107] => WR_DATA[107].IN1
WR_DATA[108] => WR_DATA[108].IN1
WR_DATA[109] => WR_DATA[109].IN1
WR_DATA[110] => WR_DATA[110].IN1
WR_DATA[111] => WR_DATA[111].IN1
WR_DATA[112] => WR_DATA[112].IN1
WR_DATA[113] => WR_DATA[113].IN1
WR_DATA[114] => WR_DATA[114].IN1
WR_DATA[115] => WR_DATA[115].IN1
WR_DATA[116] => WR_DATA[116].IN1
WR_DATA[117] => WR_DATA[117].IN1
WR_DATA[118] => WR_DATA[118].IN1
WR_DATA[119] => WR_DATA[119].IN1
WR_DATA[120] => WR_DATA[120].IN1
WR_DATA[121] => WR_DATA[121].IN1
WR_DATA[122] => WR_DATA[122].IN1
WR_DATA[123] => WR_DATA[123].IN1
WR_DATA[124] => WR_DATA[124].IN1
WR_DATA[125] => WR_DATA[125].IN1
WR_DATA[126] => WR_DATA[126].IN1
WR_DATA[127] => WR_DATA[127].IN1
WR_DATA[128] => WR_DATA[128].IN1
WR_DATA[129] => WR_DATA[129].IN1
WR_DATA[130] => WR_DATA[130].IN1
WR_DATA[131] => WR_DATA[131].IN1
WR_DATA[132] => WR_DATA[132].IN1
WR_DATA[133] => WR_DATA[133].IN1
WR_DATA[134] => WR_DATA[134].IN1
WR_DATA[135] => WR_DATA[135].IN1
WR_DATA[136] => WR_DATA[136].IN1
WR_DATA[137] => WR_DATA[137].IN1
WR_DATA[138] => WR_DATA[138].IN1
WR_DATA[139] => WR_DATA[139].IN1
WR_DATA[140] => WR_DATA[140].IN1
WR_DATA[141] => WR_DATA[141].IN1
WR_DATA[142] => WR_DATA[142].IN1
WR_DATA[143] => WR_DATA[143].IN1
WR_DATA[144] => WR_DATA[144].IN1
WR_DATA[145] => WR_DATA[145].IN1
WR_DATA[146] => WR_DATA[146].IN1
WR_DATA[147] => WR_DATA[147].IN1
WR_DATA[148] => WR_DATA[148].IN1
WR_DATA[149] => WR_DATA[149].IN1
WR_DATA[150] => WR_DATA[150].IN1
WR_DATA[151] => WR_DATA[151].IN1
WR_DATA[152] => WR_DATA[152].IN1
WR_DATA[153] => WR_DATA[153].IN1
WR_DATA[154] => WR_DATA[154].IN1
WR_DATA[155] => WR_DATA[155].IN1
WR_DATA[156] => WR_DATA[156].IN1
WR_DATA[157] => WR_DATA[157].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[60] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[61] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[62] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[63] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[64] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[65] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[66] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[67] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[68] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[69] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[70] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[71] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[72] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[73] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[74] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[75] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[76] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[77] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[78] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[79] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[80] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[81] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[82] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[83] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[84] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[85] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[86] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[87] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[88] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[89] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[90] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[91] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[92] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[93] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[94] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[95] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[96] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[97] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[98] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[99] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[100] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[101] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[102] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[103] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[104] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[105] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[106] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[107] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[108] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[109] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[110] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[111] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[112] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[113] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[114] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[115] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[116] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[117] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[118] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[119] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[120] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[121] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[122] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[123] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[124] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[125] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[126] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[127] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[128] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[129] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[130] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[131] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[132] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[133] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[134] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[135] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[136] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[137] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[138] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[139] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[140] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[141] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[142] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[143] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[144] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[145] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[146] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[147] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[148] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[149] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[150] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[151] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[152] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[153] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[154] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[155] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[156] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[157] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
CLK => rData[1][34].CLK
CLK => rData[1][35].CLK
CLK => rData[1][36].CLK
CLK => rData[1][37].CLK
CLK => rData[1][38].CLK
CLK => rData[1][39].CLK
CLK => rData[1][40].CLK
CLK => rData[1][41].CLK
CLK => rData[1][42].CLK
CLK => rData[1][43].CLK
CLK => rData[1][44].CLK
CLK => rData[1][45].CLK
CLK => rData[1][46].CLK
CLK => rData[1][47].CLK
CLK => rData[1][48].CLK
CLK => rData[1][49].CLK
CLK => rData[1][50].CLK
CLK => rData[1][51].CLK
CLK => rData[1][52].CLK
CLK => rData[1][53].CLK
CLK => rData[1][54].CLK
CLK => rData[1][55].CLK
CLK => rData[1][56].CLK
CLK => rData[1][57].CLK
CLK => rData[1][58].CLK
CLK => rData[1][59].CLK
CLK => rData[1][60].CLK
CLK => rData[1][61].CLK
CLK => rData[1][62].CLK
CLK => rData[1][63].CLK
CLK => rData[1][64].CLK
CLK => rData[1][65].CLK
CLK => rData[1][66].CLK
CLK => rData[1][67].CLK
CLK => rData[1][68].CLK
CLK => rData[1][69].CLK
CLK => rData[1][70].CLK
CLK => rData[1][71].CLK
CLK => rData[1][72].CLK
CLK => rData[1][73].CLK
CLK => rData[1][74].CLK
CLK => rData[1][75].CLK
CLK => rData[1][76].CLK
CLK => rData[1][77].CLK
CLK => rData[1][78].CLK
CLK => rData[1][79].CLK
CLK => rData[1][80].CLK
CLK => rData[1][81].CLK
CLK => rData[1][82].CLK
CLK => rData[1][83].CLK
CLK => rData[1][84].CLK
CLK => rData[1][85].CLK
CLK => rData[1][86].CLK
CLK => rData[1][87].CLK
CLK => rData[1][88].CLK
CLK => rData[1][89].CLK
CLK => rData[1][90].CLK
CLK => rData[1][91].CLK
CLK => rData[1][92].CLK
CLK => rData[1][93].CLK
CLK => rData[1][94].CLK
CLK => rData[1][95].CLK
CLK => rData[1][96].CLK
CLK => rData[1][97].CLK
CLK => rData[1][98].CLK
CLK => rData[1][99].CLK
CLK => rData[1][100].CLK
CLK => rData[1][101].CLK
CLK => rData[1][102].CLK
CLK => rData[1][103].CLK
CLK => rData[1][104].CLK
CLK => rData[1][105].CLK
CLK => rData[1][106].CLK
CLK => rData[1][107].CLK
CLK => rData[1][108].CLK
CLK => rData[1][109].CLK
CLK => rData[1][110].CLK
CLK => rData[1][111].CLK
CLK => rData[1][112].CLK
CLK => rData[1][113].CLK
CLK => rData[1][114].CLK
CLK => rData[1][115].CLK
CLK => rData[1][116].CLK
CLK => rData[1][117].CLK
CLK => rData[1][118].CLK
CLK => rData[1][119].CLK
CLK => rData[1][120].CLK
CLK => rData[1][121].CLK
CLK => rData[1][122].CLK
CLK => rData[1][123].CLK
CLK => rData[1][124].CLK
CLK => rData[1][125].CLK
CLK => rData[1][126].CLK
CLK => rData[1][127].CLK
CLK => rData[1][128].CLK
CLK => rData[1][129].CLK
CLK => rData[1][130].CLK
CLK => rData[1][131].CLK
CLK => rData[1][132].CLK
CLK => rData[1][133].CLK
CLK => rData[1][134].CLK
CLK => rData[1][135].CLK
CLK => rData[1][136].CLK
CLK => rData[1][137].CLK
CLK => rData[1][138].CLK
CLK => rData[1][139].CLK
CLK => rData[1][140].CLK
CLK => rData[1][141].CLK
CLK => rData[1][142].CLK
CLK => rData[1][143].CLK
CLK => rData[1][144].CLK
CLK => rData[1][145].CLK
CLK => rData[1][146].CLK
CLK => rData[1][147].CLK
CLK => rData[1][148].CLK
CLK => rData[1][149].CLK
CLK => rData[1][150].CLK
CLK => rData[1][151].CLK
CLK => rData[1][152].CLK
CLK => rData[1][153].CLK
CLK => rData[1][154].CLK
CLK => rData[1][155].CLK
CLK => rData[1][156].CLK
CLK => rData[1][157].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA[34] => rData[1][34].DATAIN
WR_DATA[35] => rData[1][35].DATAIN
WR_DATA[36] => rData[1][36].DATAIN
WR_DATA[37] => rData[1][37].DATAIN
WR_DATA[38] => rData[1][38].DATAIN
WR_DATA[39] => rData[1][39].DATAIN
WR_DATA[40] => rData[1][40].DATAIN
WR_DATA[41] => rData[1][41].DATAIN
WR_DATA[42] => rData[1][42].DATAIN
WR_DATA[43] => rData[1][43].DATAIN
WR_DATA[44] => rData[1][44].DATAIN
WR_DATA[45] => rData[1][45].DATAIN
WR_DATA[46] => rData[1][46].DATAIN
WR_DATA[47] => rData[1][47].DATAIN
WR_DATA[48] => rData[1][48].DATAIN
WR_DATA[49] => rData[1][49].DATAIN
WR_DATA[50] => rData[1][50].DATAIN
WR_DATA[51] => rData[1][51].DATAIN
WR_DATA[52] => rData[1][52].DATAIN
WR_DATA[53] => rData[1][53].DATAIN
WR_DATA[54] => rData[1][54].DATAIN
WR_DATA[55] => rData[1][55].DATAIN
WR_DATA[56] => rData[1][56].DATAIN
WR_DATA[57] => rData[1][57].DATAIN
WR_DATA[58] => rData[1][58].DATAIN
WR_DATA[59] => rData[1][59].DATAIN
WR_DATA[60] => rData[1][60].DATAIN
WR_DATA[61] => rData[1][61].DATAIN
WR_DATA[62] => rData[1][62].DATAIN
WR_DATA[63] => rData[1][63].DATAIN
WR_DATA[64] => rData[1][64].DATAIN
WR_DATA[65] => rData[1][65].DATAIN
WR_DATA[66] => rData[1][66].DATAIN
WR_DATA[67] => rData[1][67].DATAIN
WR_DATA[68] => rData[1][68].DATAIN
WR_DATA[69] => rData[1][69].DATAIN
WR_DATA[70] => rData[1][70].DATAIN
WR_DATA[71] => rData[1][71].DATAIN
WR_DATA[72] => rData[1][72].DATAIN
WR_DATA[73] => rData[1][73].DATAIN
WR_DATA[74] => rData[1][74].DATAIN
WR_DATA[75] => rData[1][75].DATAIN
WR_DATA[76] => rData[1][76].DATAIN
WR_DATA[77] => rData[1][77].DATAIN
WR_DATA[78] => rData[1][78].DATAIN
WR_DATA[79] => rData[1][79].DATAIN
WR_DATA[80] => rData[1][80].DATAIN
WR_DATA[81] => rData[1][81].DATAIN
WR_DATA[82] => rData[1][82].DATAIN
WR_DATA[83] => rData[1][83].DATAIN
WR_DATA[84] => rData[1][84].DATAIN
WR_DATA[85] => rData[1][85].DATAIN
WR_DATA[86] => rData[1][86].DATAIN
WR_DATA[87] => rData[1][87].DATAIN
WR_DATA[88] => rData[1][88].DATAIN
WR_DATA[89] => rData[1][89].DATAIN
WR_DATA[90] => rData[1][90].DATAIN
WR_DATA[91] => rData[1][91].DATAIN
WR_DATA[92] => rData[1][92].DATAIN
WR_DATA[93] => rData[1][93].DATAIN
WR_DATA[94] => rData[1][94].DATAIN
WR_DATA[95] => rData[1][95].DATAIN
WR_DATA[96] => rData[1][96].DATAIN
WR_DATA[97] => rData[1][97].DATAIN
WR_DATA[98] => rData[1][98].DATAIN
WR_DATA[99] => rData[1][99].DATAIN
WR_DATA[100] => rData[1][100].DATAIN
WR_DATA[101] => rData[1][101].DATAIN
WR_DATA[102] => rData[1][102].DATAIN
WR_DATA[103] => rData[1][103].DATAIN
WR_DATA[104] => rData[1][104].DATAIN
WR_DATA[105] => rData[1][105].DATAIN
WR_DATA[106] => rData[1][106].DATAIN
WR_DATA[107] => rData[1][107].DATAIN
WR_DATA[108] => rData[1][108].DATAIN
WR_DATA[109] => rData[1][109].DATAIN
WR_DATA[110] => rData[1][110].DATAIN
WR_DATA[111] => rData[1][111].DATAIN
WR_DATA[112] => rData[1][112].DATAIN
WR_DATA[113] => rData[1][113].DATAIN
WR_DATA[114] => rData[1][114].DATAIN
WR_DATA[115] => rData[1][115].DATAIN
WR_DATA[116] => rData[1][116].DATAIN
WR_DATA[117] => rData[1][117].DATAIN
WR_DATA[118] => rData[1][118].DATAIN
WR_DATA[119] => rData[1][119].DATAIN
WR_DATA[120] => rData[1][120].DATAIN
WR_DATA[121] => rData[1][121].DATAIN
WR_DATA[122] => rData[1][122].DATAIN
WR_DATA[123] => rData[1][123].DATAIN
WR_DATA[124] => rData[1][124].DATAIN
WR_DATA[125] => rData[1][125].DATAIN
WR_DATA[126] => rData[1][126].DATAIN
WR_DATA[127] => rData[1][127].DATAIN
WR_DATA[128] => rData[1][128].DATAIN
WR_DATA[129] => rData[1][129].DATAIN
WR_DATA[130] => rData[1][130].DATAIN
WR_DATA[131] => rData[1][131].DATAIN
WR_DATA[132] => rData[1][132].DATAIN
WR_DATA[133] => rData[1][133].DATAIN
WR_DATA[134] => rData[1][134].DATAIN
WR_DATA[135] => rData[1][135].DATAIN
WR_DATA[136] => rData[1][136].DATAIN
WR_DATA[137] => rData[1][137].DATAIN
WR_DATA[138] => rData[1][138].DATAIN
WR_DATA[139] => rData[1][139].DATAIN
WR_DATA[140] => rData[1][140].DATAIN
WR_DATA[141] => rData[1][141].DATAIN
WR_DATA[142] => rData[1][142].DATAIN
WR_DATA[143] => rData[1][143].DATAIN
WR_DATA[144] => rData[1][144].DATAIN
WR_DATA[145] => rData[1][145].DATAIN
WR_DATA[146] => rData[1][146].DATAIN
WR_DATA[147] => rData[1][147].DATAIN
WR_DATA[148] => rData[1][148].DATAIN
WR_DATA[149] => rData[1][149].DATAIN
WR_DATA[150] => rData[1][150].DATAIN
WR_DATA[151] => rData[1][151].DATAIN
WR_DATA[152] => rData[1][152].DATAIN
WR_DATA[153] => rData[1][153].DATAIN
WR_DATA[154] => rData[1][154].DATAIN
WR_DATA[155] => rData[1][155].DATAIN
WR_DATA[156] => rData[1][156].DATAIN
WR_DATA[157] => rData[1][157].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= rData[1][34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= rData[1][35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= rData[1][36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= rData[1][37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= rData[1][38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= rData[1][39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= rData[1][40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= rData[1][41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= rData[1][42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= rData[1][43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= rData[1][44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= rData[1][45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= rData[1][46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= rData[1][47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= rData[1][48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= rData[1][49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= rData[1][50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= rData[1][51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= rData[1][52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= rData[1][53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= rData[1][54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= rData[1][55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= rData[1][56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= rData[1][57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= rData[1][58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= rData[1][59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= rData[1][60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= rData[1][61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= rData[1][62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= rData[1][63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= rData[1][64].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= rData[1][65].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= rData[1][66].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[67] <= rData[1][67].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[68] <= rData[1][68].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[69] <= rData[1][69].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[70] <= rData[1][70].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[71] <= rData[1][71].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[72] <= rData[1][72].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[73] <= rData[1][73].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[74] <= rData[1][74].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[75] <= rData[1][75].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[76] <= rData[1][76].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[77] <= rData[1][77].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[78] <= rData[1][78].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[79] <= rData[1][79].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[80] <= rData[1][80].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[81] <= rData[1][81].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[82] <= rData[1][82].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[83] <= rData[1][83].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[84] <= rData[1][84].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[85] <= rData[1][85].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[86] <= rData[1][86].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[87] <= rData[1][87].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[88] <= rData[1][88].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[89] <= rData[1][89].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[90] <= rData[1][90].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[91] <= rData[1][91].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[92] <= rData[1][92].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[93] <= rData[1][93].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[94] <= rData[1][94].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[95] <= rData[1][95].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[96] <= rData[1][96].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[97] <= rData[1][97].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[98] <= rData[1][98].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[99] <= rData[1][99].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[100] <= rData[1][100].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[101] <= rData[1][101].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[102] <= rData[1][102].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[103] <= rData[1][103].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[104] <= rData[1][104].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[105] <= rData[1][105].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[106] <= rData[1][106].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[107] <= rData[1][107].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[108] <= rData[1][108].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[109] <= rData[1][109].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[110] <= rData[1][110].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[111] <= rData[1][111].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[112] <= rData[1][112].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[113] <= rData[1][113].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[114] <= rData[1][114].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[115] <= rData[1][115].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[116] <= rData[1][116].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[117] <= rData[1][117].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[118] <= rData[1][118].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[119] <= rData[1][119].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[120] <= rData[1][120].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[121] <= rData[1][121].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[122] <= rData[1][122].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[123] <= rData[1][123].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[124] <= rData[1][124].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[125] <= rData[1][125].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[126] <= rData[1][126].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[127] <= rData[1][127].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[128] <= rData[1][128].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[129] <= rData[1][129].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[130] <= rData[1][130].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[131] <= rData[1][131].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[132] <= rData[1][132].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[133] <= rData[1][133].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[134] <= rData[1][134].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[135] <= rData[1][135].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[136] <= rData[1][136].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[137] <= rData[1][137].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[138] <= rData[1][138].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[139] <= rData[1][139].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[140] <= rData[1][140].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[141] <= rData[1][141].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[142] <= rData[1][142].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[143] <= rData[1][143].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[144] <= rData[1][144].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[145] <= rData[1][145].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[146] <= rData[1][146].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[147] <= rData[1][147].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[148] <= rData[1][148].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[149] <= rData[1][149].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[150] <= rData[1][150].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[151] <= rData[1][151].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[152] <= rData[1][152].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[153] <= rData[1][153].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[154] <= rData[1][154].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[155] <= rData[1][155].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[156] <= rData[1][156].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[157] <= rData[1][157].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA[68] => WR_DATA[68].IN1
WR_DATA[69] => WR_DATA[69].IN1
WR_DATA[70] => WR_DATA[70].IN1
WR_DATA[71] => WR_DATA[71].IN1
WR_DATA[72] => WR_DATA[72].IN1
WR_DATA[73] => WR_DATA[73].IN1
WR_DATA[74] => WR_DATA[74].IN1
WR_DATA[75] => WR_DATA[75].IN1
WR_DATA[76] => WR_DATA[76].IN1
WR_DATA[77] => WR_DATA[77].IN1
WR_DATA[78] => WR_DATA[78].IN1
WR_DATA[79] => WR_DATA[79].IN1
WR_DATA[80] => WR_DATA[80].IN1
WR_DATA[81] => WR_DATA[81].IN1
WR_DATA[82] => WR_DATA[82].IN1
WR_DATA[83] => WR_DATA[83].IN1
WR_DATA[84] => WR_DATA[84].IN1
WR_DATA[85] => WR_DATA[85].IN1
WR_DATA[86] => WR_DATA[86].IN1
WR_DATA[87] => WR_DATA[87].IN1
WR_DATA[88] => WR_DATA[88].IN1
WR_DATA[89] => WR_DATA[89].IN1
WR_DATA[90] => WR_DATA[90].IN1
WR_DATA[91] => WR_DATA[91].IN1
WR_DATA[92] => WR_DATA[92].IN1
WR_DATA[93] => WR_DATA[93].IN1
WR_DATA[94] => WR_DATA[94].IN1
WR_DATA[95] => WR_DATA[95].IN1
WR_DATA[96] => WR_DATA[96].IN1
WR_DATA[97] => WR_DATA[97].IN1
WR_DATA[98] => WR_DATA[98].IN1
WR_DATA[99] => WR_DATA[99].IN1
WR_DATA[100] => WR_DATA[100].IN1
WR_DATA[101] => WR_DATA[101].IN1
WR_DATA[102] => WR_DATA[102].IN1
WR_DATA[103] => WR_DATA[103].IN1
WR_DATA[104] => WR_DATA[104].IN1
WR_DATA[105] => WR_DATA[105].IN1
WR_DATA[106] => WR_DATA[106].IN1
WR_DATA[107] => WR_DATA[107].IN1
WR_DATA[108] => WR_DATA[108].IN1
WR_DATA[109] => WR_DATA[109].IN1
WR_DATA[110] => WR_DATA[110].IN1
WR_DATA[111] => WR_DATA[111].IN1
WR_DATA[112] => WR_DATA[112].IN1
WR_DATA[113] => WR_DATA[113].IN1
WR_DATA[114] => WR_DATA[114].IN1
WR_DATA[115] => WR_DATA[115].IN1
WR_DATA[116] => WR_DATA[116].IN1
WR_DATA[117] => WR_DATA[117].IN1
WR_DATA[118] => WR_DATA[118].IN1
WR_DATA[119] => WR_DATA[119].IN1
WR_DATA[120] => WR_DATA[120].IN1
WR_DATA[121] => WR_DATA[121].IN1
WR_DATA[122] => WR_DATA[122].IN1
WR_DATA[123] => WR_DATA[123].IN1
WR_DATA[124] => WR_DATA[124].IN1
WR_DATA[125] => WR_DATA[125].IN1
WR_DATA[126] => WR_DATA[126].IN1
WR_DATA[127] => WR_DATA[127].IN1
WR_DATA[128] => WR_DATA[128].IN1
WR_DATA[129] => WR_DATA[129].IN1
WR_DATA[130] => WR_DATA[130].IN1
WR_DATA[131] => WR_DATA[131].IN1
WR_DATA[132] => WR_DATA[132].IN1
WR_DATA[133] => WR_DATA[133].IN1
WR_DATA[134] => WR_DATA[134].IN1
WR_DATA[135] => WR_DATA[135].IN1
WR_DATA[136] => WR_DATA[136].IN1
WR_DATA[137] => WR_DATA[137].IN1
WR_DATA[138] => WR_DATA[138].IN1
WR_DATA[139] => WR_DATA[139].IN1
WR_DATA[140] => WR_DATA[140].IN1
WR_DATA[141] => WR_DATA[141].IN1
WR_DATA[142] => WR_DATA[142].IN1
WR_DATA[143] => WR_DATA[143].IN1
WR_DATA[144] => WR_DATA[144].IN1
WR_DATA[145] => WR_DATA[145].IN1
WR_DATA[146] => WR_DATA[146].IN1
WR_DATA[147] => WR_DATA[147].IN1
WR_DATA[148] => WR_DATA[148].IN1
WR_DATA[149] => WR_DATA[149].IN1
WR_DATA[150] => WR_DATA[150].IN1
WR_DATA[151] => WR_DATA[151].IN1
WR_DATA[152] => WR_DATA[152].IN1
WR_DATA[153] => WR_DATA[153].IN1
WR_DATA[154] => WR_DATA[154].IN1
WR_DATA[155] => WR_DATA[155].IN1
WR_DATA[156] => WR_DATA[156].IN1
WR_DATA[157] => WR_DATA[157].IN1
WR_DATA[158] => WR_DATA[158].IN1
WR_DATA[159] => WR_DATA[159].IN1
WR_DATA[160] => WR_DATA[160].IN1
WR_DATA[161] => WR_DATA[161].IN1
WR_DATA[162] => WR_DATA[162].IN1
WR_DATA[163] => WR_DATA[163].IN1
WR_DATA[164] => WR_DATA[164].IN1
WR_DATA[165] => WR_DATA[165].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[60] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[61] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[62] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[63] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[64] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[65] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[66] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[67] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[68] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[69] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[70] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[71] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[72] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[73] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[74] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[75] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[76] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[77] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[78] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[79] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[80] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[81] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[82] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[83] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[84] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[85] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[86] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[87] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[88] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[89] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[90] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[91] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[92] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[93] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[94] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[95] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[96] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[97] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[98] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[99] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[100] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[101] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[102] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[103] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[104] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[105] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[106] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[107] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[108] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[109] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[110] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[111] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[112] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[113] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[114] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[115] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[116] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[117] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[118] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[119] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[120] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[121] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[122] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[123] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[124] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[125] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[126] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[127] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[128] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[129] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[130] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[131] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[132] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[133] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[134] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[135] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[136] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[137] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[138] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[139] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[140] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[141] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[142] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[143] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[144] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[145] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[146] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[147] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[148] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[149] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[150] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[151] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[152] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[153] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[154] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[155] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[156] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[157] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[158] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[159] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[160] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[161] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[162] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[163] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[164] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[165] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
CLK => rData[1][34].CLK
CLK => rData[1][35].CLK
CLK => rData[1][36].CLK
CLK => rData[1][37].CLK
CLK => rData[1][38].CLK
CLK => rData[1][39].CLK
CLK => rData[1][40].CLK
CLK => rData[1][41].CLK
CLK => rData[1][42].CLK
CLK => rData[1][43].CLK
CLK => rData[1][44].CLK
CLK => rData[1][45].CLK
CLK => rData[1][46].CLK
CLK => rData[1][47].CLK
CLK => rData[1][48].CLK
CLK => rData[1][49].CLK
CLK => rData[1][50].CLK
CLK => rData[1][51].CLK
CLK => rData[1][52].CLK
CLK => rData[1][53].CLK
CLK => rData[1][54].CLK
CLK => rData[1][55].CLK
CLK => rData[1][56].CLK
CLK => rData[1][57].CLK
CLK => rData[1][58].CLK
CLK => rData[1][59].CLK
CLK => rData[1][60].CLK
CLK => rData[1][61].CLK
CLK => rData[1][62].CLK
CLK => rData[1][63].CLK
CLK => rData[1][64].CLK
CLK => rData[1][65].CLK
CLK => rData[1][66].CLK
CLK => rData[1][67].CLK
CLK => rData[1][68].CLK
CLK => rData[1][69].CLK
CLK => rData[1][70].CLK
CLK => rData[1][71].CLK
CLK => rData[1][72].CLK
CLK => rData[1][73].CLK
CLK => rData[1][74].CLK
CLK => rData[1][75].CLK
CLK => rData[1][76].CLK
CLK => rData[1][77].CLK
CLK => rData[1][78].CLK
CLK => rData[1][79].CLK
CLK => rData[1][80].CLK
CLK => rData[1][81].CLK
CLK => rData[1][82].CLK
CLK => rData[1][83].CLK
CLK => rData[1][84].CLK
CLK => rData[1][85].CLK
CLK => rData[1][86].CLK
CLK => rData[1][87].CLK
CLK => rData[1][88].CLK
CLK => rData[1][89].CLK
CLK => rData[1][90].CLK
CLK => rData[1][91].CLK
CLK => rData[1][92].CLK
CLK => rData[1][93].CLK
CLK => rData[1][94].CLK
CLK => rData[1][95].CLK
CLK => rData[1][96].CLK
CLK => rData[1][97].CLK
CLK => rData[1][98].CLK
CLK => rData[1][99].CLK
CLK => rData[1][100].CLK
CLK => rData[1][101].CLK
CLK => rData[1][102].CLK
CLK => rData[1][103].CLK
CLK => rData[1][104].CLK
CLK => rData[1][105].CLK
CLK => rData[1][106].CLK
CLK => rData[1][107].CLK
CLK => rData[1][108].CLK
CLK => rData[1][109].CLK
CLK => rData[1][110].CLK
CLK => rData[1][111].CLK
CLK => rData[1][112].CLK
CLK => rData[1][113].CLK
CLK => rData[1][114].CLK
CLK => rData[1][115].CLK
CLK => rData[1][116].CLK
CLK => rData[1][117].CLK
CLK => rData[1][118].CLK
CLK => rData[1][119].CLK
CLK => rData[1][120].CLK
CLK => rData[1][121].CLK
CLK => rData[1][122].CLK
CLK => rData[1][123].CLK
CLK => rData[1][124].CLK
CLK => rData[1][125].CLK
CLK => rData[1][126].CLK
CLK => rData[1][127].CLK
CLK => rData[1][128].CLK
CLK => rData[1][129].CLK
CLK => rData[1][130].CLK
CLK => rData[1][131].CLK
CLK => rData[1][132].CLK
CLK => rData[1][133].CLK
CLK => rData[1][134].CLK
CLK => rData[1][135].CLK
CLK => rData[1][136].CLK
CLK => rData[1][137].CLK
CLK => rData[1][138].CLK
CLK => rData[1][139].CLK
CLK => rData[1][140].CLK
CLK => rData[1][141].CLK
CLK => rData[1][142].CLK
CLK => rData[1][143].CLK
CLK => rData[1][144].CLK
CLK => rData[1][145].CLK
CLK => rData[1][146].CLK
CLK => rData[1][147].CLK
CLK => rData[1][148].CLK
CLK => rData[1][149].CLK
CLK => rData[1][150].CLK
CLK => rData[1][151].CLK
CLK => rData[1][152].CLK
CLK => rData[1][153].CLK
CLK => rData[1][154].CLK
CLK => rData[1][155].CLK
CLK => rData[1][156].CLK
CLK => rData[1][157].CLK
CLK => rData[1][158].CLK
CLK => rData[1][159].CLK
CLK => rData[1][160].CLK
CLK => rData[1][161].CLK
CLK => rData[1][162].CLK
CLK => rData[1][163].CLK
CLK => rData[1][164].CLK
CLK => rData[1][165].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA[34] => rData[1][34].DATAIN
WR_DATA[35] => rData[1][35].DATAIN
WR_DATA[36] => rData[1][36].DATAIN
WR_DATA[37] => rData[1][37].DATAIN
WR_DATA[38] => rData[1][38].DATAIN
WR_DATA[39] => rData[1][39].DATAIN
WR_DATA[40] => rData[1][40].DATAIN
WR_DATA[41] => rData[1][41].DATAIN
WR_DATA[42] => rData[1][42].DATAIN
WR_DATA[43] => rData[1][43].DATAIN
WR_DATA[44] => rData[1][44].DATAIN
WR_DATA[45] => rData[1][45].DATAIN
WR_DATA[46] => rData[1][46].DATAIN
WR_DATA[47] => rData[1][47].DATAIN
WR_DATA[48] => rData[1][48].DATAIN
WR_DATA[49] => rData[1][49].DATAIN
WR_DATA[50] => rData[1][50].DATAIN
WR_DATA[51] => rData[1][51].DATAIN
WR_DATA[52] => rData[1][52].DATAIN
WR_DATA[53] => rData[1][53].DATAIN
WR_DATA[54] => rData[1][54].DATAIN
WR_DATA[55] => rData[1][55].DATAIN
WR_DATA[56] => rData[1][56].DATAIN
WR_DATA[57] => rData[1][57].DATAIN
WR_DATA[58] => rData[1][58].DATAIN
WR_DATA[59] => rData[1][59].DATAIN
WR_DATA[60] => rData[1][60].DATAIN
WR_DATA[61] => rData[1][61].DATAIN
WR_DATA[62] => rData[1][62].DATAIN
WR_DATA[63] => rData[1][63].DATAIN
WR_DATA[64] => rData[1][64].DATAIN
WR_DATA[65] => rData[1][65].DATAIN
WR_DATA[66] => rData[1][66].DATAIN
WR_DATA[67] => rData[1][67].DATAIN
WR_DATA[68] => rData[1][68].DATAIN
WR_DATA[69] => rData[1][69].DATAIN
WR_DATA[70] => rData[1][70].DATAIN
WR_DATA[71] => rData[1][71].DATAIN
WR_DATA[72] => rData[1][72].DATAIN
WR_DATA[73] => rData[1][73].DATAIN
WR_DATA[74] => rData[1][74].DATAIN
WR_DATA[75] => rData[1][75].DATAIN
WR_DATA[76] => rData[1][76].DATAIN
WR_DATA[77] => rData[1][77].DATAIN
WR_DATA[78] => rData[1][78].DATAIN
WR_DATA[79] => rData[1][79].DATAIN
WR_DATA[80] => rData[1][80].DATAIN
WR_DATA[81] => rData[1][81].DATAIN
WR_DATA[82] => rData[1][82].DATAIN
WR_DATA[83] => rData[1][83].DATAIN
WR_DATA[84] => rData[1][84].DATAIN
WR_DATA[85] => rData[1][85].DATAIN
WR_DATA[86] => rData[1][86].DATAIN
WR_DATA[87] => rData[1][87].DATAIN
WR_DATA[88] => rData[1][88].DATAIN
WR_DATA[89] => rData[1][89].DATAIN
WR_DATA[90] => rData[1][90].DATAIN
WR_DATA[91] => rData[1][91].DATAIN
WR_DATA[92] => rData[1][92].DATAIN
WR_DATA[93] => rData[1][93].DATAIN
WR_DATA[94] => rData[1][94].DATAIN
WR_DATA[95] => rData[1][95].DATAIN
WR_DATA[96] => rData[1][96].DATAIN
WR_DATA[97] => rData[1][97].DATAIN
WR_DATA[98] => rData[1][98].DATAIN
WR_DATA[99] => rData[1][99].DATAIN
WR_DATA[100] => rData[1][100].DATAIN
WR_DATA[101] => rData[1][101].DATAIN
WR_DATA[102] => rData[1][102].DATAIN
WR_DATA[103] => rData[1][103].DATAIN
WR_DATA[104] => rData[1][104].DATAIN
WR_DATA[105] => rData[1][105].DATAIN
WR_DATA[106] => rData[1][106].DATAIN
WR_DATA[107] => rData[1][107].DATAIN
WR_DATA[108] => rData[1][108].DATAIN
WR_DATA[109] => rData[1][109].DATAIN
WR_DATA[110] => rData[1][110].DATAIN
WR_DATA[111] => rData[1][111].DATAIN
WR_DATA[112] => rData[1][112].DATAIN
WR_DATA[113] => rData[1][113].DATAIN
WR_DATA[114] => rData[1][114].DATAIN
WR_DATA[115] => rData[1][115].DATAIN
WR_DATA[116] => rData[1][116].DATAIN
WR_DATA[117] => rData[1][117].DATAIN
WR_DATA[118] => rData[1][118].DATAIN
WR_DATA[119] => rData[1][119].DATAIN
WR_DATA[120] => rData[1][120].DATAIN
WR_DATA[121] => rData[1][121].DATAIN
WR_DATA[122] => rData[1][122].DATAIN
WR_DATA[123] => rData[1][123].DATAIN
WR_DATA[124] => rData[1][124].DATAIN
WR_DATA[125] => rData[1][125].DATAIN
WR_DATA[126] => rData[1][126].DATAIN
WR_DATA[127] => rData[1][127].DATAIN
WR_DATA[128] => rData[1][128].DATAIN
WR_DATA[129] => rData[1][129].DATAIN
WR_DATA[130] => rData[1][130].DATAIN
WR_DATA[131] => rData[1][131].DATAIN
WR_DATA[132] => rData[1][132].DATAIN
WR_DATA[133] => rData[1][133].DATAIN
WR_DATA[134] => rData[1][134].DATAIN
WR_DATA[135] => rData[1][135].DATAIN
WR_DATA[136] => rData[1][136].DATAIN
WR_DATA[137] => rData[1][137].DATAIN
WR_DATA[138] => rData[1][138].DATAIN
WR_DATA[139] => rData[1][139].DATAIN
WR_DATA[140] => rData[1][140].DATAIN
WR_DATA[141] => rData[1][141].DATAIN
WR_DATA[142] => rData[1][142].DATAIN
WR_DATA[143] => rData[1][143].DATAIN
WR_DATA[144] => rData[1][144].DATAIN
WR_DATA[145] => rData[1][145].DATAIN
WR_DATA[146] => rData[1][146].DATAIN
WR_DATA[147] => rData[1][147].DATAIN
WR_DATA[148] => rData[1][148].DATAIN
WR_DATA[149] => rData[1][149].DATAIN
WR_DATA[150] => rData[1][150].DATAIN
WR_DATA[151] => rData[1][151].DATAIN
WR_DATA[152] => rData[1][152].DATAIN
WR_DATA[153] => rData[1][153].DATAIN
WR_DATA[154] => rData[1][154].DATAIN
WR_DATA[155] => rData[1][155].DATAIN
WR_DATA[156] => rData[1][156].DATAIN
WR_DATA[157] => rData[1][157].DATAIN
WR_DATA[158] => rData[1][158].DATAIN
WR_DATA[159] => rData[1][159].DATAIN
WR_DATA[160] => rData[1][160].DATAIN
WR_DATA[161] => rData[1][161].DATAIN
WR_DATA[162] => rData[1][162].DATAIN
WR_DATA[163] => rData[1][163].DATAIN
WR_DATA[164] => rData[1][164].DATAIN
WR_DATA[165] => rData[1][165].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= rData[1][34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= rData[1][35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= rData[1][36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= rData[1][37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= rData[1][38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= rData[1][39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= rData[1][40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= rData[1][41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= rData[1][42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= rData[1][43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= rData[1][44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= rData[1][45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= rData[1][46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= rData[1][47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= rData[1][48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= rData[1][49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= rData[1][50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= rData[1][51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= rData[1][52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= rData[1][53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= rData[1][54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= rData[1][55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= rData[1][56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= rData[1][57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= rData[1][58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= rData[1][59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= rData[1][60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= rData[1][61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= rData[1][62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= rData[1][63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= rData[1][64].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= rData[1][65].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= rData[1][66].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[67] <= rData[1][67].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[68] <= rData[1][68].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[69] <= rData[1][69].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[70] <= rData[1][70].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[71] <= rData[1][71].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[72] <= rData[1][72].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[73] <= rData[1][73].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[74] <= rData[1][74].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[75] <= rData[1][75].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[76] <= rData[1][76].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[77] <= rData[1][77].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[78] <= rData[1][78].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[79] <= rData[1][79].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[80] <= rData[1][80].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[81] <= rData[1][81].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[82] <= rData[1][82].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[83] <= rData[1][83].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[84] <= rData[1][84].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[85] <= rData[1][85].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[86] <= rData[1][86].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[87] <= rData[1][87].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[88] <= rData[1][88].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[89] <= rData[1][89].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[90] <= rData[1][90].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[91] <= rData[1][91].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[92] <= rData[1][92].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[93] <= rData[1][93].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[94] <= rData[1][94].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[95] <= rData[1][95].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[96] <= rData[1][96].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[97] <= rData[1][97].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[98] <= rData[1][98].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[99] <= rData[1][99].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[100] <= rData[1][100].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[101] <= rData[1][101].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[102] <= rData[1][102].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[103] <= rData[1][103].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[104] <= rData[1][104].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[105] <= rData[1][105].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[106] <= rData[1][106].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[107] <= rData[1][107].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[108] <= rData[1][108].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[109] <= rData[1][109].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[110] <= rData[1][110].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[111] <= rData[1][111].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[112] <= rData[1][112].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[113] <= rData[1][113].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[114] <= rData[1][114].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[115] <= rData[1][115].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[116] <= rData[1][116].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[117] <= rData[1][117].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[118] <= rData[1][118].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[119] <= rData[1][119].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[120] <= rData[1][120].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[121] <= rData[1][121].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[122] <= rData[1][122].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[123] <= rData[1][123].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[124] <= rData[1][124].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[125] <= rData[1][125].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[126] <= rData[1][126].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[127] <= rData[1][127].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[128] <= rData[1][128].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[129] <= rData[1][129].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[130] <= rData[1][130].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[131] <= rData[1][131].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[132] <= rData[1][132].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[133] <= rData[1][133].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[134] <= rData[1][134].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[135] <= rData[1][135].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[136] <= rData[1][136].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[137] <= rData[1][137].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[138] <= rData[1][138].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[139] <= rData[1][139].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[140] <= rData[1][140].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[141] <= rData[1][141].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[142] <= rData[1][142].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[143] <= rData[1][143].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[144] <= rData[1][144].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[145] <= rData[1][145].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[146] <= rData[1][146].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[147] <= rData[1][147].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[148] <= rData[1][148].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[149] <= rData[1][149].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[150] <= rData[1][150].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[151] <= rData[1][151].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[152] <= rData[1][152].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[153] <= rData[1][153].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[154] <= rData[1][154].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[155] <= rData[1][155].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[156] <= rData[1][156].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[157] <= rData[1][157].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[158] <= rData[1][158].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[159] <= rData[1][159].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[160] <= rData[1][160].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[161] <= rData[1][161].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[162] <= rData[1][162].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[163] <= rData[1][163].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[164] <= rData[1][164].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[165] <= rData[1][165].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA[68] => WR_DATA[68].IN1
WR_DATA[69] => WR_DATA[69].IN1
WR_DATA[70] => WR_DATA[70].IN1
WR_DATA[71] => WR_DATA[71].IN1
WR_DATA[72] => WR_DATA[72].IN1
WR_DATA[73] => WR_DATA[73].IN1
WR_DATA[74] => WR_DATA[74].IN1
WR_DATA[75] => WR_DATA[75].IN1
WR_DATA[76] => WR_DATA[76].IN1
WR_DATA[77] => WR_DATA[77].IN1
WR_DATA[78] => WR_DATA[78].IN1
WR_DATA[79] => WR_DATA[79].IN1
WR_DATA[80] => WR_DATA[80].IN1
WR_DATA[81] => WR_DATA[81].IN1
WR_DATA[82] => WR_DATA[82].IN1
WR_DATA[83] => WR_DATA[83].IN1
WR_DATA[84] => WR_DATA[84].IN1
WR_DATA[85] => WR_DATA[85].IN1
WR_DATA[86] => WR_DATA[86].IN1
WR_DATA[87] => WR_DATA[87].IN1
WR_DATA[88] => WR_DATA[88].IN1
WR_DATA[89] => WR_DATA[89].IN1
WR_DATA[90] => WR_DATA[90].IN1
WR_DATA[91] => WR_DATA[91].IN1
WR_DATA[92] => WR_DATA[92].IN1
WR_DATA[93] => WR_DATA[93].IN1
WR_DATA[94] => WR_DATA[94].IN1
WR_DATA[95] => WR_DATA[95].IN1
WR_DATA[96] => WR_DATA[96].IN1
WR_DATA[97] => WR_DATA[97].IN1
WR_DATA[98] => WR_DATA[98].IN1
WR_DATA[99] => WR_DATA[99].IN1
WR_DATA[100] => WR_DATA[100].IN1
WR_DATA[101] => WR_DATA[101].IN1
WR_DATA[102] => WR_DATA[102].IN1
WR_DATA[103] => WR_DATA[103].IN1
WR_DATA[104] => WR_DATA[104].IN1
WR_DATA[105] => WR_DATA[105].IN1
WR_DATA[106] => WR_DATA[106].IN1
WR_DATA[107] => WR_DATA[107].IN1
WR_DATA[108] => WR_DATA[108].IN1
WR_DATA[109] => WR_DATA[109].IN1
WR_DATA[110] => WR_DATA[110].IN1
WR_DATA[111] => WR_DATA[111].IN1
WR_DATA[112] => WR_DATA[112].IN1
WR_DATA[113] => WR_DATA[113].IN1
WR_DATA[114] => WR_DATA[114].IN1
WR_DATA[115] => WR_DATA[115].IN1
WR_DATA[116] => WR_DATA[116].IN1
WR_DATA[117] => WR_DATA[117].IN1
WR_DATA[118] => WR_DATA[118].IN1
WR_DATA[119] => WR_DATA[119].IN1
WR_DATA[120] => WR_DATA[120].IN1
WR_DATA[121] => WR_DATA[121].IN1
WR_DATA[122] => WR_DATA[122].IN1
WR_DATA[123] => WR_DATA[123].IN1
WR_DATA[124] => WR_DATA[124].IN1
WR_DATA[125] => WR_DATA[125].IN1
WR_DATA[126] => WR_DATA[126].IN1
WR_DATA[127] => WR_DATA[127].IN1
WR_DATA[128] => WR_DATA[128].IN1
WR_DATA[129] => WR_DATA[129].IN1
WR_DATA[130] => WR_DATA[130].IN1
WR_DATA[131] => WR_DATA[131].IN1
WR_DATA[132] => WR_DATA[132].IN1
WR_DATA[133] => WR_DATA[133].IN1
WR_DATA[134] => WR_DATA[134].IN1
WR_DATA[135] => WR_DATA[135].IN1
WR_DATA[136] => WR_DATA[136].IN1
WR_DATA[137] => WR_DATA[137].IN1
WR_DATA[138] => WR_DATA[138].IN1
WR_DATA[139] => WR_DATA[139].IN1
WR_DATA[140] => WR_DATA[140].IN1
WR_DATA[141] => WR_DATA[141].IN1
WR_DATA[142] => WR_DATA[142].IN1
WR_DATA[143] => WR_DATA[143].IN1
WR_DATA[144] => WR_DATA[144].IN1
WR_DATA[145] => WR_DATA[145].IN1
WR_DATA[146] => WR_DATA[146].IN1
WR_DATA[147] => WR_DATA[147].IN1
WR_DATA[148] => WR_DATA[148].IN1
WR_DATA[149] => WR_DATA[149].IN1
WR_DATA[150] => WR_DATA[150].IN1
WR_DATA[151] => WR_DATA[151].IN1
WR_DATA[152] => WR_DATA[152].IN1
WR_DATA[153] => WR_DATA[153].IN1
WR_DATA[154] => WR_DATA[154].IN1
WR_DATA[155] => WR_DATA[155].IN1
WR_DATA[156] => WR_DATA[156].IN1
WR_DATA[157] => WR_DATA[157].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[60] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[61] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[62] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[63] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[64] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[65] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[66] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[67] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[68] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[69] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[70] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[71] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[72] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[73] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[74] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[75] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[76] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[77] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[78] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[79] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[80] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[81] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[82] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[83] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[84] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[85] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[86] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[87] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[88] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[89] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[90] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[91] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[92] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[93] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[94] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[95] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[96] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[97] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[98] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[99] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[100] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[101] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[102] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[103] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[104] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[105] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[106] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[107] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[108] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[109] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[110] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[111] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[112] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[113] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[114] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[115] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[116] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[117] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[118] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[119] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[120] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[121] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[122] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[123] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[124] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[125] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[126] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[127] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[128] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[129] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[130] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[131] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[132] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[133] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[134] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[135] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[136] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[137] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[138] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[139] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[140] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[141] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[142] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[143] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[144] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[145] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[146] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[147] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[148] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[149] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[150] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[151] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[152] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[153] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[154] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[155] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[156] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[157] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
CLK => rData[1][34].CLK
CLK => rData[1][35].CLK
CLK => rData[1][36].CLK
CLK => rData[1][37].CLK
CLK => rData[1][38].CLK
CLK => rData[1][39].CLK
CLK => rData[1][40].CLK
CLK => rData[1][41].CLK
CLK => rData[1][42].CLK
CLK => rData[1][43].CLK
CLK => rData[1][44].CLK
CLK => rData[1][45].CLK
CLK => rData[1][46].CLK
CLK => rData[1][47].CLK
CLK => rData[1][48].CLK
CLK => rData[1][49].CLK
CLK => rData[1][50].CLK
CLK => rData[1][51].CLK
CLK => rData[1][52].CLK
CLK => rData[1][53].CLK
CLK => rData[1][54].CLK
CLK => rData[1][55].CLK
CLK => rData[1][56].CLK
CLK => rData[1][57].CLK
CLK => rData[1][58].CLK
CLK => rData[1][59].CLK
CLK => rData[1][60].CLK
CLK => rData[1][61].CLK
CLK => rData[1][62].CLK
CLK => rData[1][63].CLK
CLK => rData[1][64].CLK
CLK => rData[1][65].CLK
CLK => rData[1][66].CLK
CLK => rData[1][67].CLK
CLK => rData[1][68].CLK
CLK => rData[1][69].CLK
CLK => rData[1][70].CLK
CLK => rData[1][71].CLK
CLK => rData[1][72].CLK
CLK => rData[1][73].CLK
CLK => rData[1][74].CLK
CLK => rData[1][75].CLK
CLK => rData[1][76].CLK
CLK => rData[1][77].CLK
CLK => rData[1][78].CLK
CLK => rData[1][79].CLK
CLK => rData[1][80].CLK
CLK => rData[1][81].CLK
CLK => rData[1][82].CLK
CLK => rData[1][83].CLK
CLK => rData[1][84].CLK
CLK => rData[1][85].CLK
CLK => rData[1][86].CLK
CLK => rData[1][87].CLK
CLK => rData[1][88].CLK
CLK => rData[1][89].CLK
CLK => rData[1][90].CLK
CLK => rData[1][91].CLK
CLK => rData[1][92].CLK
CLK => rData[1][93].CLK
CLK => rData[1][94].CLK
CLK => rData[1][95].CLK
CLK => rData[1][96].CLK
CLK => rData[1][97].CLK
CLK => rData[1][98].CLK
CLK => rData[1][99].CLK
CLK => rData[1][100].CLK
CLK => rData[1][101].CLK
CLK => rData[1][102].CLK
CLK => rData[1][103].CLK
CLK => rData[1][104].CLK
CLK => rData[1][105].CLK
CLK => rData[1][106].CLK
CLK => rData[1][107].CLK
CLK => rData[1][108].CLK
CLK => rData[1][109].CLK
CLK => rData[1][110].CLK
CLK => rData[1][111].CLK
CLK => rData[1][112].CLK
CLK => rData[1][113].CLK
CLK => rData[1][114].CLK
CLK => rData[1][115].CLK
CLK => rData[1][116].CLK
CLK => rData[1][117].CLK
CLK => rData[1][118].CLK
CLK => rData[1][119].CLK
CLK => rData[1][120].CLK
CLK => rData[1][121].CLK
CLK => rData[1][122].CLK
CLK => rData[1][123].CLK
CLK => rData[1][124].CLK
CLK => rData[1][125].CLK
CLK => rData[1][126].CLK
CLK => rData[1][127].CLK
CLK => rData[1][128].CLK
CLK => rData[1][129].CLK
CLK => rData[1][130].CLK
CLK => rData[1][131].CLK
CLK => rData[1][132].CLK
CLK => rData[1][133].CLK
CLK => rData[1][134].CLK
CLK => rData[1][135].CLK
CLK => rData[1][136].CLK
CLK => rData[1][137].CLK
CLK => rData[1][138].CLK
CLK => rData[1][139].CLK
CLK => rData[1][140].CLK
CLK => rData[1][141].CLK
CLK => rData[1][142].CLK
CLK => rData[1][143].CLK
CLK => rData[1][144].CLK
CLK => rData[1][145].CLK
CLK => rData[1][146].CLK
CLK => rData[1][147].CLK
CLK => rData[1][148].CLK
CLK => rData[1][149].CLK
CLK => rData[1][150].CLK
CLK => rData[1][151].CLK
CLK => rData[1][152].CLK
CLK => rData[1][153].CLK
CLK => rData[1][154].CLK
CLK => rData[1][155].CLK
CLK => rData[1][156].CLK
CLK => rData[1][157].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA[34] => rData[1][34].DATAIN
WR_DATA[35] => rData[1][35].DATAIN
WR_DATA[36] => rData[1][36].DATAIN
WR_DATA[37] => rData[1][37].DATAIN
WR_DATA[38] => rData[1][38].DATAIN
WR_DATA[39] => rData[1][39].DATAIN
WR_DATA[40] => rData[1][40].DATAIN
WR_DATA[41] => rData[1][41].DATAIN
WR_DATA[42] => rData[1][42].DATAIN
WR_DATA[43] => rData[1][43].DATAIN
WR_DATA[44] => rData[1][44].DATAIN
WR_DATA[45] => rData[1][45].DATAIN
WR_DATA[46] => rData[1][46].DATAIN
WR_DATA[47] => rData[1][47].DATAIN
WR_DATA[48] => rData[1][48].DATAIN
WR_DATA[49] => rData[1][49].DATAIN
WR_DATA[50] => rData[1][50].DATAIN
WR_DATA[51] => rData[1][51].DATAIN
WR_DATA[52] => rData[1][52].DATAIN
WR_DATA[53] => rData[1][53].DATAIN
WR_DATA[54] => rData[1][54].DATAIN
WR_DATA[55] => rData[1][55].DATAIN
WR_DATA[56] => rData[1][56].DATAIN
WR_DATA[57] => rData[1][57].DATAIN
WR_DATA[58] => rData[1][58].DATAIN
WR_DATA[59] => rData[1][59].DATAIN
WR_DATA[60] => rData[1][60].DATAIN
WR_DATA[61] => rData[1][61].DATAIN
WR_DATA[62] => rData[1][62].DATAIN
WR_DATA[63] => rData[1][63].DATAIN
WR_DATA[64] => rData[1][64].DATAIN
WR_DATA[65] => rData[1][65].DATAIN
WR_DATA[66] => rData[1][66].DATAIN
WR_DATA[67] => rData[1][67].DATAIN
WR_DATA[68] => rData[1][68].DATAIN
WR_DATA[69] => rData[1][69].DATAIN
WR_DATA[70] => rData[1][70].DATAIN
WR_DATA[71] => rData[1][71].DATAIN
WR_DATA[72] => rData[1][72].DATAIN
WR_DATA[73] => rData[1][73].DATAIN
WR_DATA[74] => rData[1][74].DATAIN
WR_DATA[75] => rData[1][75].DATAIN
WR_DATA[76] => rData[1][76].DATAIN
WR_DATA[77] => rData[1][77].DATAIN
WR_DATA[78] => rData[1][78].DATAIN
WR_DATA[79] => rData[1][79].DATAIN
WR_DATA[80] => rData[1][80].DATAIN
WR_DATA[81] => rData[1][81].DATAIN
WR_DATA[82] => rData[1][82].DATAIN
WR_DATA[83] => rData[1][83].DATAIN
WR_DATA[84] => rData[1][84].DATAIN
WR_DATA[85] => rData[1][85].DATAIN
WR_DATA[86] => rData[1][86].DATAIN
WR_DATA[87] => rData[1][87].DATAIN
WR_DATA[88] => rData[1][88].DATAIN
WR_DATA[89] => rData[1][89].DATAIN
WR_DATA[90] => rData[1][90].DATAIN
WR_DATA[91] => rData[1][91].DATAIN
WR_DATA[92] => rData[1][92].DATAIN
WR_DATA[93] => rData[1][93].DATAIN
WR_DATA[94] => rData[1][94].DATAIN
WR_DATA[95] => rData[1][95].DATAIN
WR_DATA[96] => rData[1][96].DATAIN
WR_DATA[97] => rData[1][97].DATAIN
WR_DATA[98] => rData[1][98].DATAIN
WR_DATA[99] => rData[1][99].DATAIN
WR_DATA[100] => rData[1][100].DATAIN
WR_DATA[101] => rData[1][101].DATAIN
WR_DATA[102] => rData[1][102].DATAIN
WR_DATA[103] => rData[1][103].DATAIN
WR_DATA[104] => rData[1][104].DATAIN
WR_DATA[105] => rData[1][105].DATAIN
WR_DATA[106] => rData[1][106].DATAIN
WR_DATA[107] => rData[1][107].DATAIN
WR_DATA[108] => rData[1][108].DATAIN
WR_DATA[109] => rData[1][109].DATAIN
WR_DATA[110] => rData[1][110].DATAIN
WR_DATA[111] => rData[1][111].DATAIN
WR_DATA[112] => rData[1][112].DATAIN
WR_DATA[113] => rData[1][113].DATAIN
WR_DATA[114] => rData[1][114].DATAIN
WR_DATA[115] => rData[1][115].DATAIN
WR_DATA[116] => rData[1][116].DATAIN
WR_DATA[117] => rData[1][117].DATAIN
WR_DATA[118] => rData[1][118].DATAIN
WR_DATA[119] => rData[1][119].DATAIN
WR_DATA[120] => rData[1][120].DATAIN
WR_DATA[121] => rData[1][121].DATAIN
WR_DATA[122] => rData[1][122].DATAIN
WR_DATA[123] => rData[1][123].DATAIN
WR_DATA[124] => rData[1][124].DATAIN
WR_DATA[125] => rData[1][125].DATAIN
WR_DATA[126] => rData[1][126].DATAIN
WR_DATA[127] => rData[1][127].DATAIN
WR_DATA[128] => rData[1][128].DATAIN
WR_DATA[129] => rData[1][129].DATAIN
WR_DATA[130] => rData[1][130].DATAIN
WR_DATA[131] => rData[1][131].DATAIN
WR_DATA[132] => rData[1][132].DATAIN
WR_DATA[133] => rData[1][133].DATAIN
WR_DATA[134] => rData[1][134].DATAIN
WR_DATA[135] => rData[1][135].DATAIN
WR_DATA[136] => rData[1][136].DATAIN
WR_DATA[137] => rData[1][137].DATAIN
WR_DATA[138] => rData[1][138].DATAIN
WR_DATA[139] => rData[1][139].DATAIN
WR_DATA[140] => rData[1][140].DATAIN
WR_DATA[141] => rData[1][141].DATAIN
WR_DATA[142] => rData[1][142].DATAIN
WR_DATA[143] => rData[1][143].DATAIN
WR_DATA[144] => rData[1][144].DATAIN
WR_DATA[145] => rData[1][145].DATAIN
WR_DATA[146] => rData[1][146].DATAIN
WR_DATA[147] => rData[1][147].DATAIN
WR_DATA[148] => rData[1][148].DATAIN
WR_DATA[149] => rData[1][149].DATAIN
WR_DATA[150] => rData[1][150].DATAIN
WR_DATA[151] => rData[1][151].DATAIN
WR_DATA[152] => rData[1][152].DATAIN
WR_DATA[153] => rData[1][153].DATAIN
WR_DATA[154] => rData[1][154].DATAIN
WR_DATA[155] => rData[1][155].DATAIN
WR_DATA[156] => rData[1][156].DATAIN
WR_DATA[157] => rData[1][157].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= rData[1][34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= rData[1][35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= rData[1][36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= rData[1][37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= rData[1][38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= rData[1][39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= rData[1][40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= rData[1][41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= rData[1][42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= rData[1][43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= rData[1][44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= rData[1][45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= rData[1][46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= rData[1][47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= rData[1][48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= rData[1][49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= rData[1][50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= rData[1][51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= rData[1][52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= rData[1][53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= rData[1][54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= rData[1][55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= rData[1][56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= rData[1][57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= rData[1][58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= rData[1][59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= rData[1][60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= rData[1][61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= rData[1][62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= rData[1][63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= rData[1][64].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= rData[1][65].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= rData[1][66].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[67] <= rData[1][67].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[68] <= rData[1][68].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[69] <= rData[1][69].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[70] <= rData[1][70].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[71] <= rData[1][71].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[72] <= rData[1][72].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[73] <= rData[1][73].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[74] <= rData[1][74].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[75] <= rData[1][75].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[76] <= rData[1][76].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[77] <= rData[1][77].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[78] <= rData[1][78].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[79] <= rData[1][79].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[80] <= rData[1][80].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[81] <= rData[1][81].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[82] <= rData[1][82].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[83] <= rData[1][83].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[84] <= rData[1][84].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[85] <= rData[1][85].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[86] <= rData[1][86].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[87] <= rData[1][87].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[88] <= rData[1][88].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[89] <= rData[1][89].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[90] <= rData[1][90].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[91] <= rData[1][91].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[92] <= rData[1][92].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[93] <= rData[1][93].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[94] <= rData[1][94].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[95] <= rData[1][95].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[96] <= rData[1][96].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[97] <= rData[1][97].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[98] <= rData[1][98].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[99] <= rData[1][99].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[100] <= rData[1][100].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[101] <= rData[1][101].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[102] <= rData[1][102].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[103] <= rData[1][103].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[104] <= rData[1][104].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[105] <= rData[1][105].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[106] <= rData[1][106].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[107] <= rData[1][107].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[108] <= rData[1][108].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[109] <= rData[1][109].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[110] <= rData[1][110].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[111] <= rData[1][111].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[112] <= rData[1][112].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[113] <= rData[1][113].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[114] <= rData[1][114].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[115] <= rData[1][115].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[116] <= rData[1][116].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[117] <= rData[1][117].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[118] <= rData[1][118].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[119] <= rData[1][119].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[120] <= rData[1][120].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[121] <= rData[1][121].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[122] <= rData[1][122].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[123] <= rData[1][123].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[124] <= rData[1][124].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[125] <= rData[1][125].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[126] <= rData[1][126].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[127] <= rData[1][127].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[128] <= rData[1][128].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[129] <= rData[1][129].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[130] <= rData[1][130].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[131] <= rData[1][131].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[132] <= rData[1][132].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[133] <= rData[1][133].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[134] <= rData[1][134].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[135] <= rData[1][135].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[136] <= rData[1][136].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[137] <= rData[1][137].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[138] <= rData[1][138].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[139] <= rData[1][139].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[140] <= rData[1][140].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[141] <= rData[1][141].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[142] <= rData[1][142].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[143] <= rData[1][143].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[144] <= rData[1][144].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[145] <= rData[1][145].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[146] <= rData[1][146].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[147] <= rData[1][147].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[148] <= rData[1][148].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[149] <= rData[1][149].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[150] <= rData[1][150].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[151] <= rData[1][151].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[152] <= rData[1][152].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[153] <= rData[1][153].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[154] <= rData[1][154].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[155] <= rData[1][155].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[156] <= rData[1][156].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[157] <= rData[1][157].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst
CLK => rCtrValue[0].CLK
CLK => rCtrValue[1].CLK
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
ENABLE => wEnable.IN1
VALUE[0] <= rCtrValue[0].DB_MAX_OUTPUT_PORT_TYPE
VALUE[1] <= rCtrValue[1].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst
CLK => rCtrValue[0].CLK
CLK => rCtrValue[1].CLK
CLK => rCtrValue[2].CLK
CLK => rCtrValue[3].CLK
CLK => rCtrValue[4].CLK
CLK => rCtrValue[5].CLK
CLK => rCtrValue[6].CLK
CLK => rCtrValue[7].CLK
CLK => rCtrValue[8].CLK
CLK => rCtrValue[9].CLK
CLK => rCtrValue[10].CLK
CLK => rCtrValue[11].CLK
CLK => rCtrValue[12].CLK
CLK => rCtrValue[13].CLK
CLK => rCtrValue[14].CLK
CLK => rCtrValue[15].CLK
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
VALUE[0] <= rCtrValue[0].DB_MAX_OUTPUT_PORT_TYPE
VALUE[1] <= rCtrValue[1].DB_MAX_OUTPUT_PORT_TYPE
VALUE[2] <= rCtrValue[2].DB_MAX_OUTPUT_PORT_TYPE
VALUE[3] <= rCtrValue[3].DB_MAX_OUTPUT_PORT_TYPE
VALUE[4] <= rCtrValue[4].DB_MAX_OUTPUT_PORT_TYPE
VALUE[5] <= rCtrValue[5].DB_MAX_OUTPUT_PORT_TYPE
VALUE[6] <= rCtrValue[6].DB_MAX_OUTPUT_PORT_TYPE
VALUE[7] <= rCtrValue[7].DB_MAX_OUTPUT_PORT_TYPE
VALUE[8] <= rCtrValue[8].DB_MAX_OUTPUT_PORT_TYPE
VALUE[9] <= rCtrValue[9].DB_MAX_OUTPUT_PORT_TYPE
VALUE[10] <= rCtrValue[10].DB_MAX_OUTPUT_PORT_TYPE
VALUE[11] <= rCtrValue[11].DB_MAX_OUTPUT_PORT_TYPE
VALUE[12] <= rCtrValue[12].DB_MAX_OUTPUT_PORT_TYPE
VALUE[13] <= rCtrValue[13].DB_MAX_OUTPUT_PORT_TYPE
VALUE[14] <= rCtrValue[14].DB_MAX_OUTPUT_PORT_TYPE
VALUE[15] <= rCtrValue[15].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[0].dw_mux_
MUX_INPUTS[0] => MUX_INPUTS[0].IN1
MUX_INPUTS[1] => MUX_INPUTS[1].IN1
MUX_INPUTS[2] => MUX_INPUTS[2].IN1
MUX_INPUTS[3] => MUX_INPUTS[3].IN1
MUX_INPUTS[4] => MUX_INPUTS[4].IN1
MUX_INPUTS[5] => MUX_INPUTS[5].IN1
MUX_INPUTS[6] => MUX_INPUTS[6].IN1
MUX_INPUTS[7] => MUX_INPUTS[7].IN1
MUX_INPUTS[8] => MUX_INPUTS[8].IN1
MUX_INPUTS[9] => MUX_INPUTS[9].IN1
MUX_INPUTS[10] => MUX_INPUTS[10].IN1
MUX_INPUTS[11] => MUX_INPUTS[11].IN1
MUX_INPUTS[12] => MUX_INPUTS[12].IN1
MUX_INPUTS[13] => MUX_INPUTS[13].IN1
MUX_INPUTS[14] => MUX_INPUTS[14].IN1
MUX_INPUTS[15] => MUX_INPUTS[15].IN1
MUX_INPUTS[16] => MUX_INPUTS[16].IN1
MUX_INPUTS[17] => MUX_INPUTS[17].IN1
MUX_INPUTS[18] => MUX_INPUTS[18].IN1
MUX_INPUTS[19] => MUX_INPUTS[19].IN1
MUX_INPUTS[20] => MUX_INPUTS[20].IN1
MUX_INPUTS[21] => MUX_INPUTS[21].IN1
MUX_INPUTS[22] => MUX_INPUTS[22].IN1
MUX_INPUTS[23] => MUX_INPUTS[23].IN1
MUX_INPUTS[24] => MUX_INPUTS[24].IN1
MUX_INPUTS[25] => MUX_INPUTS[25].IN1
MUX_INPUTS[26] => MUX_INPUTS[26].IN1
MUX_INPUTS[27] => MUX_INPUTS[27].IN1
MUX_INPUTS[28] => MUX_INPUTS[28].IN1
MUX_INPUTS[29] => MUX_INPUTS[29].IN1
MUX_INPUTS[30] => MUX_INPUTS[30].IN1
MUX_INPUTS[31] => MUX_INPUTS[31].IN1
MUX_INPUTS[32] => MUX_INPUTS[32].IN1
MUX_INPUTS[33] => MUX_INPUTS[33].IN1
MUX_INPUTS[34] => MUX_INPUTS[34].IN1
MUX_INPUTS[35] => MUX_INPUTS[35].IN1
MUX_INPUTS[36] => MUX_INPUTS[36].IN1
MUX_INPUTS[37] => MUX_INPUTS[37].IN1
MUX_INPUTS[38] => MUX_INPUTS[38].IN1
MUX_INPUTS[39] => MUX_INPUTS[39].IN1
MUX_INPUTS[40] => MUX_INPUTS[40].IN1
MUX_INPUTS[41] => MUX_INPUTS[41].IN1
MUX_INPUTS[42] => MUX_INPUTS[42].IN1
MUX_INPUTS[43] => MUX_INPUTS[43].IN1
MUX_INPUTS[44] => MUX_INPUTS[44].IN1
MUX_INPUTS[45] => MUX_INPUTS[45].IN1
MUX_INPUTS[46] => MUX_INPUTS[46].IN1
MUX_INPUTS[47] => MUX_INPUTS[47].IN1
MUX_INPUTS[48] => MUX_INPUTS[48].IN1
MUX_INPUTS[49] => MUX_INPUTS[49].IN1
MUX_INPUTS[50] => MUX_INPUTS[50].IN1
MUX_INPUTS[51] => MUX_INPUTS[51].IN1
MUX_INPUTS[52] => MUX_INPUTS[52].IN1
MUX_INPUTS[53] => MUX_INPUTS[53].IN1
MUX_INPUTS[54] => MUX_INPUTS[54].IN1
MUX_INPUTS[55] => MUX_INPUTS[55].IN1
MUX_INPUTS[56] => MUX_INPUTS[56].IN1
MUX_INPUTS[57] => MUX_INPUTS[57].IN1
MUX_INPUTS[58] => MUX_INPUTS[58].IN1
MUX_INPUTS[59] => MUX_INPUTS[59].IN1
MUX_INPUTS[60] => MUX_INPUTS[60].IN1
MUX_INPUTS[61] => MUX_INPUTS[61].IN1
MUX_INPUTS[62] => MUX_INPUTS[62].IN1
MUX_INPUTS[63] => MUX_INPUTS[63].IN1
MUX_INPUTS[64] => MUX_INPUTS[64].IN1
MUX_INPUTS[65] => MUX_INPUTS[65].IN1
MUX_INPUTS[66] => MUX_INPUTS[66].IN1
MUX_INPUTS[67] => MUX_INPUTS[67].IN1
MUX_INPUTS[68] => MUX_INPUTS[68].IN1
MUX_INPUTS[69] => MUX_INPUTS[69].IN1
MUX_INPUTS[70] => MUX_INPUTS[70].IN1
MUX_INPUTS[71] => MUX_INPUTS[71].IN1
MUX_INPUTS[72] => MUX_INPUTS[72].IN1
MUX_INPUTS[73] => MUX_INPUTS[73].IN1
MUX_INPUTS[74] => MUX_INPUTS[74].IN1
MUX_INPUTS[75] => MUX_INPUTS[75].IN1
MUX_INPUTS[76] => MUX_INPUTS[76].IN1
MUX_INPUTS[77] => MUX_INPUTS[77].IN1
MUX_INPUTS[78] => MUX_INPUTS[78].IN1
MUX_INPUTS[79] => MUX_INPUTS[79].IN1
MUX_INPUTS[80] => MUX_INPUTS[80].IN1
MUX_INPUTS[81] => MUX_INPUTS[81].IN1
MUX_INPUTS[82] => MUX_INPUTS[82].IN1
MUX_INPUTS[83] => MUX_INPUTS[83].IN1
MUX_INPUTS[84] => MUX_INPUTS[84].IN1
MUX_INPUTS[85] => MUX_INPUTS[85].IN1
MUX_INPUTS[86] => MUX_INPUTS[86].IN1
MUX_INPUTS[87] => MUX_INPUTS[87].IN1
MUX_INPUTS[88] => MUX_INPUTS[88].IN1
MUX_INPUTS[89] => MUX_INPUTS[89].IN1
MUX_INPUTS[90] => MUX_INPUTS[90].IN1
MUX_INPUTS[91] => MUX_INPUTS[91].IN1
MUX_INPUTS[92] => MUX_INPUTS[92].IN1
MUX_INPUTS[93] => MUX_INPUTS[93].IN1
MUX_INPUTS[94] => MUX_INPUTS[94].IN1
MUX_INPUTS[95] => MUX_INPUTS[95].IN1
MUX_INPUTS[96] => MUX_INPUTS[96].IN1
MUX_INPUTS[97] => MUX_INPUTS[97].IN1
MUX_INPUTS[98] => MUX_INPUTS[98].IN1
MUX_INPUTS[99] => MUX_INPUTS[99].IN1
MUX_INPUTS[100] => MUX_INPUTS[100].IN1
MUX_INPUTS[101] => MUX_INPUTS[101].IN1
MUX_INPUTS[102] => MUX_INPUTS[102].IN1
MUX_INPUTS[103] => MUX_INPUTS[103].IN1
MUX_INPUTS[104] => MUX_INPUTS[104].IN1
MUX_INPUTS[105] => MUX_INPUTS[105].IN1
MUX_INPUTS[106] => MUX_INPUTS[106].IN1
MUX_INPUTS[107] => MUX_INPUTS[107].IN1
MUX_INPUTS[108] => MUX_INPUTS[108].IN1
MUX_INPUTS[109] => MUX_INPUTS[109].IN1
MUX_INPUTS[110] => MUX_INPUTS[110].IN1
MUX_INPUTS[111] => MUX_INPUTS[111].IN1
MUX_INPUTS[112] => MUX_INPUTS[112].IN1
MUX_INPUTS[113] => MUX_INPUTS[113].IN1
MUX_INPUTS[114] => MUX_INPUTS[114].IN1
MUX_INPUTS[115] => MUX_INPUTS[115].IN1
MUX_INPUTS[116] => MUX_INPUTS[116].IN1
MUX_INPUTS[117] => MUX_INPUTS[117].IN1
MUX_INPUTS[118] => MUX_INPUTS[118].IN1
MUX_INPUTS[119] => MUX_INPUTS[119].IN1
MUX_INPUTS[120] => MUX_INPUTS[120].IN1
MUX_INPUTS[121] => MUX_INPUTS[121].IN1
MUX_INPUTS[122] => MUX_INPUTS[122].IN1
MUX_INPUTS[123] => MUX_INPUTS[123].IN1
MUX_INPUTS[124] => MUX_INPUTS[124].IN1
MUX_INPUTS[125] => MUX_INPUTS[125].IN1
MUX_INPUTS[126] => MUX_INPUTS[126].IN1
MUX_INPUTS[127] => MUX_INPUTS[127].IN1
MUX_SELECT[0] => MUX_SELECT[0].IN1
MUX_SELECT[1] => MUX_SELECT[1].IN1
MUX_OUTPUT[0] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[1] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[2] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[3] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[4] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[5] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[6] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[7] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[8] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[9] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[10] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[11] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[12] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[13] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[14] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[15] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[16] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[17] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[18] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[19] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[20] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[21] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[22] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[23] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[24] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[25] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[26] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[27] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[28] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[29] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[30] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[31] <= mux_select:mux_select_inst.MUX_OUTPUT


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[0].dw_mux_|mux_select:mux_select_inst
MUX_INPUTS[0] => Mux31.IN5
MUX_INPUTS[1] => Mux30.IN5
MUX_INPUTS[2] => Mux29.IN5
MUX_INPUTS[3] => Mux28.IN5
MUX_INPUTS[4] => Mux27.IN5
MUX_INPUTS[5] => Mux26.IN5
MUX_INPUTS[6] => Mux25.IN5
MUX_INPUTS[7] => Mux24.IN5
MUX_INPUTS[8] => Mux23.IN5
MUX_INPUTS[9] => Mux22.IN5
MUX_INPUTS[10] => Mux21.IN5
MUX_INPUTS[11] => Mux20.IN5
MUX_INPUTS[12] => Mux19.IN5
MUX_INPUTS[13] => Mux18.IN5
MUX_INPUTS[14] => Mux17.IN5
MUX_INPUTS[15] => Mux16.IN5
MUX_INPUTS[16] => Mux15.IN5
MUX_INPUTS[17] => Mux14.IN5
MUX_INPUTS[18] => Mux13.IN5
MUX_INPUTS[19] => Mux12.IN5
MUX_INPUTS[20] => Mux11.IN5
MUX_INPUTS[21] => Mux10.IN5
MUX_INPUTS[22] => Mux9.IN5
MUX_INPUTS[23] => Mux8.IN5
MUX_INPUTS[24] => Mux7.IN5
MUX_INPUTS[25] => Mux6.IN5
MUX_INPUTS[26] => Mux5.IN5
MUX_INPUTS[27] => Mux4.IN5
MUX_INPUTS[28] => Mux3.IN5
MUX_INPUTS[29] => Mux2.IN5
MUX_INPUTS[30] => Mux1.IN5
MUX_INPUTS[31] => Mux0.IN5
MUX_INPUTS[32] => Mux31.IN4
MUX_INPUTS[33] => Mux30.IN4
MUX_INPUTS[34] => Mux29.IN4
MUX_INPUTS[35] => Mux28.IN4
MUX_INPUTS[36] => Mux27.IN4
MUX_INPUTS[37] => Mux26.IN4
MUX_INPUTS[38] => Mux25.IN4
MUX_INPUTS[39] => Mux24.IN4
MUX_INPUTS[40] => Mux23.IN4
MUX_INPUTS[41] => Mux22.IN4
MUX_INPUTS[42] => Mux21.IN4
MUX_INPUTS[43] => Mux20.IN4
MUX_INPUTS[44] => Mux19.IN4
MUX_INPUTS[45] => Mux18.IN4
MUX_INPUTS[46] => Mux17.IN4
MUX_INPUTS[47] => Mux16.IN4
MUX_INPUTS[48] => Mux15.IN4
MUX_INPUTS[49] => Mux14.IN4
MUX_INPUTS[50] => Mux13.IN4
MUX_INPUTS[51] => Mux12.IN4
MUX_INPUTS[52] => Mux11.IN4
MUX_INPUTS[53] => Mux10.IN4
MUX_INPUTS[54] => Mux9.IN4
MUX_INPUTS[55] => Mux8.IN4
MUX_INPUTS[56] => Mux7.IN4
MUX_INPUTS[57] => Mux6.IN4
MUX_INPUTS[58] => Mux5.IN4
MUX_INPUTS[59] => Mux4.IN4
MUX_INPUTS[60] => Mux3.IN4
MUX_INPUTS[61] => Mux2.IN4
MUX_INPUTS[62] => Mux1.IN4
MUX_INPUTS[63] => Mux0.IN4
MUX_INPUTS[64] => Mux31.IN3
MUX_INPUTS[65] => Mux30.IN3
MUX_INPUTS[66] => Mux29.IN3
MUX_INPUTS[67] => Mux28.IN3
MUX_INPUTS[68] => Mux27.IN3
MUX_INPUTS[69] => Mux26.IN3
MUX_INPUTS[70] => Mux25.IN3
MUX_INPUTS[71] => Mux24.IN3
MUX_INPUTS[72] => Mux23.IN3
MUX_INPUTS[73] => Mux22.IN3
MUX_INPUTS[74] => Mux21.IN3
MUX_INPUTS[75] => Mux20.IN3
MUX_INPUTS[76] => Mux19.IN3
MUX_INPUTS[77] => Mux18.IN3
MUX_INPUTS[78] => Mux17.IN3
MUX_INPUTS[79] => Mux16.IN3
MUX_INPUTS[80] => Mux15.IN3
MUX_INPUTS[81] => Mux14.IN3
MUX_INPUTS[82] => Mux13.IN3
MUX_INPUTS[83] => Mux12.IN3
MUX_INPUTS[84] => Mux11.IN3
MUX_INPUTS[85] => Mux10.IN3
MUX_INPUTS[86] => Mux9.IN3
MUX_INPUTS[87] => Mux8.IN3
MUX_INPUTS[88] => Mux7.IN3
MUX_INPUTS[89] => Mux6.IN3
MUX_INPUTS[90] => Mux5.IN3
MUX_INPUTS[91] => Mux4.IN3
MUX_INPUTS[92] => Mux3.IN3
MUX_INPUTS[93] => Mux2.IN3
MUX_INPUTS[94] => Mux1.IN3
MUX_INPUTS[95] => Mux0.IN3
MUX_INPUTS[96] => Mux31.IN2
MUX_INPUTS[97] => Mux30.IN2
MUX_INPUTS[98] => Mux29.IN2
MUX_INPUTS[99] => Mux28.IN2
MUX_INPUTS[100] => Mux27.IN2
MUX_INPUTS[101] => Mux26.IN2
MUX_INPUTS[102] => Mux25.IN2
MUX_INPUTS[103] => Mux24.IN2
MUX_INPUTS[104] => Mux23.IN2
MUX_INPUTS[105] => Mux22.IN2
MUX_INPUTS[106] => Mux21.IN2
MUX_INPUTS[107] => Mux20.IN2
MUX_INPUTS[108] => Mux19.IN2
MUX_INPUTS[109] => Mux18.IN2
MUX_INPUTS[110] => Mux17.IN2
MUX_INPUTS[111] => Mux16.IN2
MUX_INPUTS[112] => Mux15.IN2
MUX_INPUTS[113] => Mux14.IN2
MUX_INPUTS[114] => Mux13.IN2
MUX_INPUTS[115] => Mux12.IN2
MUX_INPUTS[116] => Mux11.IN2
MUX_INPUTS[117] => Mux10.IN2
MUX_INPUTS[118] => Mux9.IN2
MUX_INPUTS[119] => Mux8.IN2
MUX_INPUTS[120] => Mux7.IN2
MUX_INPUTS[121] => Mux6.IN2
MUX_INPUTS[122] => Mux5.IN2
MUX_INPUTS[123] => Mux4.IN2
MUX_INPUTS[124] => Mux3.IN2
MUX_INPUTS[125] => Mux2.IN2
MUX_INPUTS[126] => Mux1.IN2
MUX_INPUTS[127] => Mux0.IN2
MUX_SELECT[0] => Mux0.IN1
MUX_SELECT[0] => Mux1.IN1
MUX_SELECT[0] => Mux2.IN1
MUX_SELECT[0] => Mux3.IN1
MUX_SELECT[0] => Mux4.IN1
MUX_SELECT[0] => Mux5.IN1
MUX_SELECT[0] => Mux6.IN1
MUX_SELECT[0] => Mux7.IN1
MUX_SELECT[0] => Mux8.IN1
MUX_SELECT[0] => Mux9.IN1
MUX_SELECT[0] => Mux10.IN1
MUX_SELECT[0] => Mux11.IN1
MUX_SELECT[0] => Mux12.IN1
MUX_SELECT[0] => Mux13.IN1
MUX_SELECT[0] => Mux14.IN1
MUX_SELECT[0] => Mux15.IN1
MUX_SELECT[0] => Mux16.IN1
MUX_SELECT[0] => Mux17.IN1
MUX_SELECT[0] => Mux18.IN1
MUX_SELECT[0] => Mux19.IN1
MUX_SELECT[0] => Mux20.IN1
MUX_SELECT[0] => Mux21.IN1
MUX_SELECT[0] => Mux22.IN1
MUX_SELECT[0] => Mux23.IN1
MUX_SELECT[0] => Mux24.IN1
MUX_SELECT[0] => Mux25.IN1
MUX_SELECT[0] => Mux26.IN1
MUX_SELECT[0] => Mux27.IN1
MUX_SELECT[0] => Mux28.IN1
MUX_SELECT[0] => Mux29.IN1
MUX_SELECT[0] => Mux30.IN1
MUX_SELECT[0] => Mux31.IN1
MUX_SELECT[1] => Mux0.IN0
MUX_SELECT[1] => Mux1.IN0
MUX_SELECT[1] => Mux2.IN0
MUX_SELECT[1] => Mux3.IN0
MUX_SELECT[1] => Mux4.IN0
MUX_SELECT[1] => Mux5.IN0
MUX_SELECT[1] => Mux6.IN0
MUX_SELECT[1] => Mux7.IN0
MUX_SELECT[1] => Mux8.IN0
MUX_SELECT[1] => Mux9.IN0
MUX_SELECT[1] => Mux10.IN0
MUX_SELECT[1] => Mux11.IN0
MUX_SELECT[1] => Mux12.IN0
MUX_SELECT[1] => Mux13.IN0
MUX_SELECT[1] => Mux14.IN0
MUX_SELECT[1] => Mux15.IN0
MUX_SELECT[1] => Mux16.IN0
MUX_SELECT[1] => Mux17.IN0
MUX_SELECT[1] => Mux18.IN0
MUX_SELECT[1] => Mux19.IN0
MUX_SELECT[1] => Mux20.IN0
MUX_SELECT[1] => Mux21.IN0
MUX_SELECT[1] => Mux22.IN0
MUX_SELECT[1] => Mux23.IN0
MUX_SELECT[1] => Mux24.IN0
MUX_SELECT[1] => Mux25.IN0
MUX_SELECT[1] => Mux26.IN0
MUX_SELECT[1] => Mux27.IN0
MUX_SELECT[1] => Mux28.IN0
MUX_SELECT[1] => Mux29.IN0
MUX_SELECT[1] => Mux30.IN0
MUX_SELECT[1] => Mux31.IN0
MUX_OUTPUT[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[1].dw_mux_
MUX_INPUTS[0] => MUX_INPUTS[0].IN1
MUX_INPUTS[1] => MUX_INPUTS[1].IN1
MUX_INPUTS[2] => MUX_INPUTS[2].IN1
MUX_INPUTS[3] => MUX_INPUTS[3].IN1
MUX_INPUTS[4] => MUX_INPUTS[4].IN1
MUX_INPUTS[5] => MUX_INPUTS[5].IN1
MUX_INPUTS[6] => MUX_INPUTS[6].IN1
MUX_INPUTS[7] => MUX_INPUTS[7].IN1
MUX_INPUTS[8] => MUX_INPUTS[8].IN1
MUX_INPUTS[9] => MUX_INPUTS[9].IN1
MUX_INPUTS[10] => MUX_INPUTS[10].IN1
MUX_INPUTS[11] => MUX_INPUTS[11].IN1
MUX_INPUTS[12] => MUX_INPUTS[12].IN1
MUX_INPUTS[13] => MUX_INPUTS[13].IN1
MUX_INPUTS[14] => MUX_INPUTS[14].IN1
MUX_INPUTS[15] => MUX_INPUTS[15].IN1
MUX_INPUTS[16] => MUX_INPUTS[16].IN1
MUX_INPUTS[17] => MUX_INPUTS[17].IN1
MUX_INPUTS[18] => MUX_INPUTS[18].IN1
MUX_INPUTS[19] => MUX_INPUTS[19].IN1
MUX_INPUTS[20] => MUX_INPUTS[20].IN1
MUX_INPUTS[21] => MUX_INPUTS[21].IN1
MUX_INPUTS[22] => MUX_INPUTS[22].IN1
MUX_INPUTS[23] => MUX_INPUTS[23].IN1
MUX_INPUTS[24] => MUX_INPUTS[24].IN1
MUX_INPUTS[25] => MUX_INPUTS[25].IN1
MUX_INPUTS[26] => MUX_INPUTS[26].IN1
MUX_INPUTS[27] => MUX_INPUTS[27].IN1
MUX_INPUTS[28] => MUX_INPUTS[28].IN1
MUX_INPUTS[29] => MUX_INPUTS[29].IN1
MUX_INPUTS[30] => MUX_INPUTS[30].IN1
MUX_INPUTS[31] => MUX_INPUTS[31].IN1
MUX_INPUTS[32] => MUX_INPUTS[32].IN1
MUX_INPUTS[33] => MUX_INPUTS[33].IN1
MUX_INPUTS[34] => MUX_INPUTS[34].IN1
MUX_INPUTS[35] => MUX_INPUTS[35].IN1
MUX_INPUTS[36] => MUX_INPUTS[36].IN1
MUX_INPUTS[37] => MUX_INPUTS[37].IN1
MUX_INPUTS[38] => MUX_INPUTS[38].IN1
MUX_INPUTS[39] => MUX_INPUTS[39].IN1
MUX_INPUTS[40] => MUX_INPUTS[40].IN1
MUX_INPUTS[41] => MUX_INPUTS[41].IN1
MUX_INPUTS[42] => MUX_INPUTS[42].IN1
MUX_INPUTS[43] => MUX_INPUTS[43].IN1
MUX_INPUTS[44] => MUX_INPUTS[44].IN1
MUX_INPUTS[45] => MUX_INPUTS[45].IN1
MUX_INPUTS[46] => MUX_INPUTS[46].IN1
MUX_INPUTS[47] => MUX_INPUTS[47].IN1
MUX_INPUTS[48] => MUX_INPUTS[48].IN1
MUX_INPUTS[49] => MUX_INPUTS[49].IN1
MUX_INPUTS[50] => MUX_INPUTS[50].IN1
MUX_INPUTS[51] => MUX_INPUTS[51].IN1
MUX_INPUTS[52] => MUX_INPUTS[52].IN1
MUX_INPUTS[53] => MUX_INPUTS[53].IN1
MUX_INPUTS[54] => MUX_INPUTS[54].IN1
MUX_INPUTS[55] => MUX_INPUTS[55].IN1
MUX_INPUTS[56] => MUX_INPUTS[56].IN1
MUX_INPUTS[57] => MUX_INPUTS[57].IN1
MUX_INPUTS[58] => MUX_INPUTS[58].IN1
MUX_INPUTS[59] => MUX_INPUTS[59].IN1
MUX_INPUTS[60] => MUX_INPUTS[60].IN1
MUX_INPUTS[61] => MUX_INPUTS[61].IN1
MUX_INPUTS[62] => MUX_INPUTS[62].IN1
MUX_INPUTS[63] => MUX_INPUTS[63].IN1
MUX_INPUTS[64] => MUX_INPUTS[64].IN1
MUX_INPUTS[65] => MUX_INPUTS[65].IN1
MUX_INPUTS[66] => MUX_INPUTS[66].IN1
MUX_INPUTS[67] => MUX_INPUTS[67].IN1
MUX_INPUTS[68] => MUX_INPUTS[68].IN1
MUX_INPUTS[69] => MUX_INPUTS[69].IN1
MUX_INPUTS[70] => MUX_INPUTS[70].IN1
MUX_INPUTS[71] => MUX_INPUTS[71].IN1
MUX_INPUTS[72] => MUX_INPUTS[72].IN1
MUX_INPUTS[73] => MUX_INPUTS[73].IN1
MUX_INPUTS[74] => MUX_INPUTS[74].IN1
MUX_INPUTS[75] => MUX_INPUTS[75].IN1
MUX_INPUTS[76] => MUX_INPUTS[76].IN1
MUX_INPUTS[77] => MUX_INPUTS[77].IN1
MUX_INPUTS[78] => MUX_INPUTS[78].IN1
MUX_INPUTS[79] => MUX_INPUTS[79].IN1
MUX_INPUTS[80] => MUX_INPUTS[80].IN1
MUX_INPUTS[81] => MUX_INPUTS[81].IN1
MUX_INPUTS[82] => MUX_INPUTS[82].IN1
MUX_INPUTS[83] => MUX_INPUTS[83].IN1
MUX_INPUTS[84] => MUX_INPUTS[84].IN1
MUX_INPUTS[85] => MUX_INPUTS[85].IN1
MUX_INPUTS[86] => MUX_INPUTS[86].IN1
MUX_INPUTS[87] => MUX_INPUTS[87].IN1
MUX_INPUTS[88] => MUX_INPUTS[88].IN1
MUX_INPUTS[89] => MUX_INPUTS[89].IN1
MUX_INPUTS[90] => MUX_INPUTS[90].IN1
MUX_INPUTS[91] => MUX_INPUTS[91].IN1
MUX_INPUTS[92] => MUX_INPUTS[92].IN1
MUX_INPUTS[93] => MUX_INPUTS[93].IN1
MUX_INPUTS[94] => MUX_INPUTS[94].IN1
MUX_INPUTS[95] => MUX_INPUTS[95].IN1
MUX_INPUTS[96] => MUX_INPUTS[96].IN1
MUX_INPUTS[97] => MUX_INPUTS[97].IN1
MUX_INPUTS[98] => MUX_INPUTS[98].IN1
MUX_INPUTS[99] => MUX_INPUTS[99].IN1
MUX_INPUTS[100] => MUX_INPUTS[100].IN1
MUX_INPUTS[101] => MUX_INPUTS[101].IN1
MUX_INPUTS[102] => MUX_INPUTS[102].IN1
MUX_INPUTS[103] => MUX_INPUTS[103].IN1
MUX_INPUTS[104] => MUX_INPUTS[104].IN1
MUX_INPUTS[105] => MUX_INPUTS[105].IN1
MUX_INPUTS[106] => MUX_INPUTS[106].IN1
MUX_INPUTS[107] => MUX_INPUTS[107].IN1
MUX_INPUTS[108] => MUX_INPUTS[108].IN1
MUX_INPUTS[109] => MUX_INPUTS[109].IN1
MUX_INPUTS[110] => MUX_INPUTS[110].IN1
MUX_INPUTS[111] => MUX_INPUTS[111].IN1
MUX_INPUTS[112] => MUX_INPUTS[112].IN1
MUX_INPUTS[113] => MUX_INPUTS[113].IN1
MUX_INPUTS[114] => MUX_INPUTS[114].IN1
MUX_INPUTS[115] => MUX_INPUTS[115].IN1
MUX_INPUTS[116] => MUX_INPUTS[116].IN1
MUX_INPUTS[117] => MUX_INPUTS[117].IN1
MUX_INPUTS[118] => MUX_INPUTS[118].IN1
MUX_INPUTS[119] => MUX_INPUTS[119].IN1
MUX_INPUTS[120] => MUX_INPUTS[120].IN1
MUX_INPUTS[121] => MUX_INPUTS[121].IN1
MUX_INPUTS[122] => MUX_INPUTS[122].IN1
MUX_INPUTS[123] => MUX_INPUTS[123].IN1
MUX_INPUTS[124] => MUX_INPUTS[124].IN1
MUX_INPUTS[125] => MUX_INPUTS[125].IN1
MUX_INPUTS[126] => MUX_INPUTS[126].IN1
MUX_INPUTS[127] => MUX_INPUTS[127].IN1
MUX_SELECT[0] => MUX_SELECT[0].IN1
MUX_SELECT[1] => MUX_SELECT[1].IN1
MUX_OUTPUT[0] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[1] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[2] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[3] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[4] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[5] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[6] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[7] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[8] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[9] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[10] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[11] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[12] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[13] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[14] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[15] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[16] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[17] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[18] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[19] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[20] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[21] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[22] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[23] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[24] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[25] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[26] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[27] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[28] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[29] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[30] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[31] <= mux_select:mux_select_inst.MUX_OUTPUT


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[1].dw_mux_|mux_select:mux_select_inst
MUX_INPUTS[0] => Mux31.IN5
MUX_INPUTS[1] => Mux30.IN5
MUX_INPUTS[2] => Mux29.IN5
MUX_INPUTS[3] => Mux28.IN5
MUX_INPUTS[4] => Mux27.IN5
MUX_INPUTS[5] => Mux26.IN5
MUX_INPUTS[6] => Mux25.IN5
MUX_INPUTS[7] => Mux24.IN5
MUX_INPUTS[8] => Mux23.IN5
MUX_INPUTS[9] => Mux22.IN5
MUX_INPUTS[10] => Mux21.IN5
MUX_INPUTS[11] => Mux20.IN5
MUX_INPUTS[12] => Mux19.IN5
MUX_INPUTS[13] => Mux18.IN5
MUX_INPUTS[14] => Mux17.IN5
MUX_INPUTS[15] => Mux16.IN5
MUX_INPUTS[16] => Mux15.IN5
MUX_INPUTS[17] => Mux14.IN5
MUX_INPUTS[18] => Mux13.IN5
MUX_INPUTS[19] => Mux12.IN5
MUX_INPUTS[20] => Mux11.IN5
MUX_INPUTS[21] => Mux10.IN5
MUX_INPUTS[22] => Mux9.IN5
MUX_INPUTS[23] => Mux8.IN5
MUX_INPUTS[24] => Mux7.IN5
MUX_INPUTS[25] => Mux6.IN5
MUX_INPUTS[26] => Mux5.IN5
MUX_INPUTS[27] => Mux4.IN5
MUX_INPUTS[28] => Mux3.IN5
MUX_INPUTS[29] => Mux2.IN5
MUX_INPUTS[30] => Mux1.IN5
MUX_INPUTS[31] => Mux0.IN5
MUX_INPUTS[32] => Mux31.IN4
MUX_INPUTS[33] => Mux30.IN4
MUX_INPUTS[34] => Mux29.IN4
MUX_INPUTS[35] => Mux28.IN4
MUX_INPUTS[36] => Mux27.IN4
MUX_INPUTS[37] => Mux26.IN4
MUX_INPUTS[38] => Mux25.IN4
MUX_INPUTS[39] => Mux24.IN4
MUX_INPUTS[40] => Mux23.IN4
MUX_INPUTS[41] => Mux22.IN4
MUX_INPUTS[42] => Mux21.IN4
MUX_INPUTS[43] => Mux20.IN4
MUX_INPUTS[44] => Mux19.IN4
MUX_INPUTS[45] => Mux18.IN4
MUX_INPUTS[46] => Mux17.IN4
MUX_INPUTS[47] => Mux16.IN4
MUX_INPUTS[48] => Mux15.IN4
MUX_INPUTS[49] => Mux14.IN4
MUX_INPUTS[50] => Mux13.IN4
MUX_INPUTS[51] => Mux12.IN4
MUX_INPUTS[52] => Mux11.IN4
MUX_INPUTS[53] => Mux10.IN4
MUX_INPUTS[54] => Mux9.IN4
MUX_INPUTS[55] => Mux8.IN4
MUX_INPUTS[56] => Mux7.IN4
MUX_INPUTS[57] => Mux6.IN4
MUX_INPUTS[58] => Mux5.IN4
MUX_INPUTS[59] => Mux4.IN4
MUX_INPUTS[60] => Mux3.IN4
MUX_INPUTS[61] => Mux2.IN4
MUX_INPUTS[62] => Mux1.IN4
MUX_INPUTS[63] => Mux0.IN4
MUX_INPUTS[64] => Mux31.IN3
MUX_INPUTS[65] => Mux30.IN3
MUX_INPUTS[66] => Mux29.IN3
MUX_INPUTS[67] => Mux28.IN3
MUX_INPUTS[68] => Mux27.IN3
MUX_INPUTS[69] => Mux26.IN3
MUX_INPUTS[70] => Mux25.IN3
MUX_INPUTS[71] => Mux24.IN3
MUX_INPUTS[72] => Mux23.IN3
MUX_INPUTS[73] => Mux22.IN3
MUX_INPUTS[74] => Mux21.IN3
MUX_INPUTS[75] => Mux20.IN3
MUX_INPUTS[76] => Mux19.IN3
MUX_INPUTS[77] => Mux18.IN3
MUX_INPUTS[78] => Mux17.IN3
MUX_INPUTS[79] => Mux16.IN3
MUX_INPUTS[80] => Mux15.IN3
MUX_INPUTS[81] => Mux14.IN3
MUX_INPUTS[82] => Mux13.IN3
MUX_INPUTS[83] => Mux12.IN3
MUX_INPUTS[84] => Mux11.IN3
MUX_INPUTS[85] => Mux10.IN3
MUX_INPUTS[86] => Mux9.IN3
MUX_INPUTS[87] => Mux8.IN3
MUX_INPUTS[88] => Mux7.IN3
MUX_INPUTS[89] => Mux6.IN3
MUX_INPUTS[90] => Mux5.IN3
MUX_INPUTS[91] => Mux4.IN3
MUX_INPUTS[92] => Mux3.IN3
MUX_INPUTS[93] => Mux2.IN3
MUX_INPUTS[94] => Mux1.IN3
MUX_INPUTS[95] => Mux0.IN3
MUX_INPUTS[96] => Mux31.IN2
MUX_INPUTS[97] => Mux30.IN2
MUX_INPUTS[98] => Mux29.IN2
MUX_INPUTS[99] => Mux28.IN2
MUX_INPUTS[100] => Mux27.IN2
MUX_INPUTS[101] => Mux26.IN2
MUX_INPUTS[102] => Mux25.IN2
MUX_INPUTS[103] => Mux24.IN2
MUX_INPUTS[104] => Mux23.IN2
MUX_INPUTS[105] => Mux22.IN2
MUX_INPUTS[106] => Mux21.IN2
MUX_INPUTS[107] => Mux20.IN2
MUX_INPUTS[108] => Mux19.IN2
MUX_INPUTS[109] => Mux18.IN2
MUX_INPUTS[110] => Mux17.IN2
MUX_INPUTS[111] => Mux16.IN2
MUX_INPUTS[112] => Mux15.IN2
MUX_INPUTS[113] => Mux14.IN2
MUX_INPUTS[114] => Mux13.IN2
MUX_INPUTS[115] => Mux12.IN2
MUX_INPUTS[116] => Mux11.IN2
MUX_INPUTS[117] => Mux10.IN2
MUX_INPUTS[118] => Mux9.IN2
MUX_INPUTS[119] => Mux8.IN2
MUX_INPUTS[120] => Mux7.IN2
MUX_INPUTS[121] => Mux6.IN2
MUX_INPUTS[122] => Mux5.IN2
MUX_INPUTS[123] => Mux4.IN2
MUX_INPUTS[124] => Mux3.IN2
MUX_INPUTS[125] => Mux2.IN2
MUX_INPUTS[126] => Mux1.IN2
MUX_INPUTS[127] => Mux0.IN2
MUX_SELECT[0] => Mux0.IN1
MUX_SELECT[0] => Mux1.IN1
MUX_SELECT[0] => Mux2.IN1
MUX_SELECT[0] => Mux3.IN1
MUX_SELECT[0] => Mux4.IN1
MUX_SELECT[0] => Mux5.IN1
MUX_SELECT[0] => Mux6.IN1
MUX_SELECT[0] => Mux7.IN1
MUX_SELECT[0] => Mux8.IN1
MUX_SELECT[0] => Mux9.IN1
MUX_SELECT[0] => Mux10.IN1
MUX_SELECT[0] => Mux11.IN1
MUX_SELECT[0] => Mux12.IN1
MUX_SELECT[0] => Mux13.IN1
MUX_SELECT[0] => Mux14.IN1
MUX_SELECT[0] => Mux15.IN1
MUX_SELECT[0] => Mux16.IN1
MUX_SELECT[0] => Mux17.IN1
MUX_SELECT[0] => Mux18.IN1
MUX_SELECT[0] => Mux19.IN1
MUX_SELECT[0] => Mux20.IN1
MUX_SELECT[0] => Mux21.IN1
MUX_SELECT[0] => Mux22.IN1
MUX_SELECT[0] => Mux23.IN1
MUX_SELECT[0] => Mux24.IN1
MUX_SELECT[0] => Mux25.IN1
MUX_SELECT[0] => Mux26.IN1
MUX_SELECT[0] => Mux27.IN1
MUX_SELECT[0] => Mux28.IN1
MUX_SELECT[0] => Mux29.IN1
MUX_SELECT[0] => Mux30.IN1
MUX_SELECT[0] => Mux31.IN1
MUX_SELECT[1] => Mux0.IN0
MUX_SELECT[1] => Mux1.IN0
MUX_SELECT[1] => Mux2.IN0
MUX_SELECT[1] => Mux3.IN0
MUX_SELECT[1] => Mux4.IN0
MUX_SELECT[1] => Mux5.IN0
MUX_SELECT[1] => Mux6.IN0
MUX_SELECT[1] => Mux7.IN0
MUX_SELECT[1] => Mux8.IN0
MUX_SELECT[1] => Mux9.IN0
MUX_SELECT[1] => Mux10.IN0
MUX_SELECT[1] => Mux11.IN0
MUX_SELECT[1] => Mux12.IN0
MUX_SELECT[1] => Mux13.IN0
MUX_SELECT[1] => Mux14.IN0
MUX_SELECT[1] => Mux15.IN0
MUX_SELECT[1] => Mux16.IN0
MUX_SELECT[1] => Mux17.IN0
MUX_SELECT[1] => Mux18.IN0
MUX_SELECT[1] => Mux19.IN0
MUX_SELECT[1] => Mux20.IN0
MUX_SELECT[1] => Mux21.IN0
MUX_SELECT[1] => Mux22.IN0
MUX_SELECT[1] => Mux23.IN0
MUX_SELECT[1] => Mux24.IN0
MUX_SELECT[1] => Mux25.IN0
MUX_SELECT[1] => Mux26.IN0
MUX_SELECT[1] => Mux27.IN0
MUX_SELECT[1] => Mux28.IN0
MUX_SELECT[1] => Mux29.IN0
MUX_SELECT[1] => Mux30.IN0
MUX_SELECT[1] => Mux31.IN0
MUX_OUTPUT[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[60] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[61] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[62] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[63] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[64] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[65] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[66] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
CLK => rData[1][34].CLK
CLK => rData[1][35].CLK
CLK => rData[1][36].CLK
CLK => rData[1][37].CLK
CLK => rData[1][38].CLK
CLK => rData[1][39].CLK
CLK => rData[1][40].CLK
CLK => rData[1][41].CLK
CLK => rData[1][42].CLK
CLK => rData[1][43].CLK
CLK => rData[1][44].CLK
CLK => rData[1][45].CLK
CLK => rData[1][46].CLK
CLK => rData[1][47].CLK
CLK => rData[1][48].CLK
CLK => rData[1][49].CLK
CLK => rData[1][50].CLK
CLK => rData[1][51].CLK
CLK => rData[1][52].CLK
CLK => rData[1][53].CLK
CLK => rData[1][54].CLK
CLK => rData[1][55].CLK
CLK => rData[1][56].CLK
CLK => rData[1][57].CLK
CLK => rData[1][58].CLK
CLK => rData[1][59].CLK
CLK => rData[1][60].CLK
CLK => rData[1][61].CLK
CLK => rData[1][62].CLK
CLK => rData[1][63].CLK
CLK => rData[1][64].CLK
CLK => rData[1][65].CLK
CLK => rData[1][66].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA[34] => rData[1][34].DATAIN
WR_DATA[35] => rData[1][35].DATAIN
WR_DATA[36] => rData[1][36].DATAIN
WR_DATA[37] => rData[1][37].DATAIN
WR_DATA[38] => rData[1][38].DATAIN
WR_DATA[39] => rData[1][39].DATAIN
WR_DATA[40] => rData[1][40].DATAIN
WR_DATA[41] => rData[1][41].DATAIN
WR_DATA[42] => rData[1][42].DATAIN
WR_DATA[43] => rData[1][43].DATAIN
WR_DATA[44] => rData[1][44].DATAIN
WR_DATA[45] => rData[1][45].DATAIN
WR_DATA[46] => rData[1][46].DATAIN
WR_DATA[47] => rData[1][47].DATAIN
WR_DATA[48] => rData[1][48].DATAIN
WR_DATA[49] => rData[1][49].DATAIN
WR_DATA[50] => rData[1][50].DATAIN
WR_DATA[51] => rData[1][51].DATAIN
WR_DATA[52] => rData[1][52].DATAIN
WR_DATA[53] => rData[1][53].DATAIN
WR_DATA[54] => rData[1][54].DATAIN
WR_DATA[55] => rData[1][55].DATAIN
WR_DATA[56] => rData[1][56].DATAIN
WR_DATA[57] => rData[1][57].DATAIN
WR_DATA[58] => rData[1][58].DATAIN
WR_DATA[59] => rData[1][59].DATAIN
WR_DATA[60] => rData[1][60].DATAIN
WR_DATA[61] => rData[1][61].DATAIN
WR_DATA[62] => rData[1][62].DATAIN
WR_DATA[63] => rData[1][63].DATAIN
WR_DATA[64] => rData[1][64].DATAIN
WR_DATA[65] => rData[1][65].DATAIN
WR_DATA[66] => rData[1][66].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= rData[1][34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= rData[1][35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= rData[1][36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= rData[1][37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= rData[1][38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= rData[1][39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= rData[1][40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= rData[1][41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= rData[1][42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= rData[1][43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= rData[1][44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= rData[1][45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= rData[1][46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= rData[1][47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= rData[1][48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= rData[1][49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= rData[1][50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= rData[1][51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= rData[1][52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= rData[1][53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= rData[1][54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= rData[1][55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= rData[1][56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= rData[1][57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= rData[1][58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= rData[1][59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= rData[1][60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= rData[1][61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= rData[1][62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= rData[1][63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= rData[1][64].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= rData[1][65].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= rData[1][66].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst
CLK => CLK.IN2
RST_IN => RST_IN.IN2
CONFIG_COMPLETER_ID[0] => CONFIG_COMPLETER_ID[0].IN1
CONFIG_COMPLETER_ID[1] => CONFIG_COMPLETER_ID[1].IN1
CONFIG_COMPLETER_ID[2] => CONFIG_COMPLETER_ID[2].IN1
CONFIG_COMPLETER_ID[3] => CONFIG_COMPLETER_ID[3].IN1
CONFIG_COMPLETER_ID[4] => CONFIG_COMPLETER_ID[4].IN1
CONFIG_COMPLETER_ID[5] => CONFIG_COMPLETER_ID[5].IN1
CONFIG_COMPLETER_ID[6] => CONFIG_COMPLETER_ID[6].IN1
CONFIG_COMPLETER_ID[7] => CONFIG_COMPLETER_ID[7].IN1
CONFIG_COMPLETER_ID[8] => CONFIG_COMPLETER_ID[8].IN1
CONFIG_COMPLETER_ID[9] => CONFIG_COMPLETER_ID[9].IN1
CONFIG_COMPLETER_ID[10] => CONFIG_COMPLETER_ID[10].IN1
CONFIG_COMPLETER_ID[11] => CONFIG_COMPLETER_ID[11].IN1
CONFIG_COMPLETER_ID[12] => CONFIG_COMPLETER_ID[12].IN1
CONFIG_COMPLETER_ID[13] => CONFIG_COMPLETER_ID[13].IN1
CONFIG_COMPLETER_ID[14] => CONFIG_COMPLETER_ID[14].IN1
CONFIG_COMPLETER_ID[15] => CONFIG_COMPLETER_ID[15].IN1
TXR_TLP_READY => TXR_TLP_READY.IN1
TXR_TLP[0] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[1] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[2] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[3] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[4] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[5] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[6] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[7] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[8] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[9] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[10] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[11] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[12] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[13] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[14] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[15] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[16] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[17] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[18] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[19] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[20] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[21] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[22] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[23] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[24] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[25] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[26] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[27] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[28] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[29] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[30] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[31] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[32] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[33] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[34] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[35] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[36] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[37] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[38] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[39] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[40] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[41] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[42] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[43] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[44] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[45] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[46] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[47] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[48] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[49] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[50] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[51] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[52] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[53] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[54] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[55] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[56] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[57] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[58] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[59] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[60] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[61] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[62] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP[63] <= tx_engine:txr_engine_inst.TX_PKT
TXR_TLP_VALID <= tx_engine:txr_engine_inst.TX_PKT_VALID
TXR_TLP_START_FLAG <= tx_engine:txr_engine_inst.TX_PKT_START_FLAG
TXR_TLP_START_OFFSET[0] <= tx_engine:txr_engine_inst.TX_PKT_START_OFFSET
TXR_TLP_END_FLAG <= tx_engine:txr_engine_inst.TX_PKT_END_FLAG
TXR_TLP_END_OFFSET[0] <= tx_engine:txr_engine_inst.TX_PKT_END_OFFSET
TXR_DATA_VALID => TXR_DATA_VALID.IN1
TXR_DATA[0] => TXR_DATA[0].IN1
TXR_DATA[1] => TXR_DATA[1].IN1
TXR_DATA[2] => TXR_DATA[2].IN1
TXR_DATA[3] => TXR_DATA[3].IN1
TXR_DATA[4] => TXR_DATA[4].IN1
TXR_DATA[5] => TXR_DATA[5].IN1
TXR_DATA[6] => TXR_DATA[6].IN1
TXR_DATA[7] => TXR_DATA[7].IN1
TXR_DATA[8] => TXR_DATA[8].IN1
TXR_DATA[9] => TXR_DATA[9].IN1
TXR_DATA[10] => TXR_DATA[10].IN1
TXR_DATA[11] => TXR_DATA[11].IN1
TXR_DATA[12] => TXR_DATA[12].IN1
TXR_DATA[13] => TXR_DATA[13].IN1
TXR_DATA[14] => TXR_DATA[14].IN1
TXR_DATA[15] => TXR_DATA[15].IN1
TXR_DATA[16] => TXR_DATA[16].IN1
TXR_DATA[17] => TXR_DATA[17].IN1
TXR_DATA[18] => TXR_DATA[18].IN1
TXR_DATA[19] => TXR_DATA[19].IN1
TXR_DATA[20] => TXR_DATA[20].IN1
TXR_DATA[21] => TXR_DATA[21].IN1
TXR_DATA[22] => TXR_DATA[22].IN1
TXR_DATA[23] => TXR_DATA[23].IN1
TXR_DATA[24] => TXR_DATA[24].IN1
TXR_DATA[25] => TXR_DATA[25].IN1
TXR_DATA[26] => TXR_DATA[26].IN1
TXR_DATA[27] => TXR_DATA[27].IN1
TXR_DATA[28] => TXR_DATA[28].IN1
TXR_DATA[29] => TXR_DATA[29].IN1
TXR_DATA[30] => TXR_DATA[30].IN1
TXR_DATA[31] => TXR_DATA[31].IN1
TXR_DATA[32] => TXR_DATA[32].IN1
TXR_DATA[33] => TXR_DATA[33].IN1
TXR_DATA[34] => TXR_DATA[34].IN1
TXR_DATA[35] => TXR_DATA[35].IN1
TXR_DATA[36] => TXR_DATA[36].IN1
TXR_DATA[37] => TXR_DATA[37].IN1
TXR_DATA[38] => TXR_DATA[38].IN1
TXR_DATA[39] => TXR_DATA[39].IN1
TXR_DATA[40] => TXR_DATA[40].IN1
TXR_DATA[41] => TXR_DATA[41].IN1
TXR_DATA[42] => TXR_DATA[42].IN1
TXR_DATA[43] => TXR_DATA[43].IN1
TXR_DATA[44] => TXR_DATA[44].IN1
TXR_DATA[45] => TXR_DATA[45].IN1
TXR_DATA[46] => TXR_DATA[46].IN1
TXR_DATA[47] => TXR_DATA[47].IN1
TXR_DATA[48] => TXR_DATA[48].IN1
TXR_DATA[49] => TXR_DATA[49].IN1
TXR_DATA[50] => TXR_DATA[50].IN1
TXR_DATA[51] => TXR_DATA[51].IN1
TXR_DATA[52] => TXR_DATA[52].IN1
TXR_DATA[53] => TXR_DATA[53].IN1
TXR_DATA[54] => TXR_DATA[54].IN1
TXR_DATA[55] => TXR_DATA[55].IN1
TXR_DATA[56] => TXR_DATA[56].IN1
TXR_DATA[57] => TXR_DATA[57].IN1
TXR_DATA[58] => TXR_DATA[58].IN1
TXR_DATA[59] => TXR_DATA[59].IN1
TXR_DATA[60] => TXR_DATA[60].IN1
TXR_DATA[61] => TXR_DATA[61].IN1
TXR_DATA[62] => TXR_DATA[62].IN1
TXR_DATA[63] => TXR_DATA[63].IN1
TXR_DATA_START_FLAG => TXR_DATA_START_FLAG.IN1
TXR_DATA_START_OFFSET[0] => TXR_DATA_START_OFFSET[0].IN1
TXR_DATA_END_FLAG => TXR_DATA_END_FLAG.IN1
TXR_DATA_END_OFFSET[0] => TXR_DATA_END_OFFSET[0].IN1
TXR_DATA_READY <= tx_engine:txr_engine_inst.TX_DATA_READY
TXR_META_VALID => TXR_META_VALID.IN1
TXR_META_FDWBE[0] => TXR_META_FDWBE[0].IN1
TXR_META_FDWBE[1] => TXR_META_FDWBE[1].IN1
TXR_META_FDWBE[2] => TXR_META_FDWBE[2].IN1
TXR_META_FDWBE[3] => TXR_META_FDWBE[3].IN1
TXR_META_LDWBE[0] => TXR_META_LDWBE[0].IN1
TXR_META_LDWBE[1] => TXR_META_LDWBE[1].IN1
TXR_META_LDWBE[2] => TXR_META_LDWBE[2].IN1
TXR_META_LDWBE[3] => TXR_META_LDWBE[3].IN1
TXR_META_ADDR[0] => TXR_META_ADDR[0].IN1
TXR_META_ADDR[1] => TXR_META_ADDR[1].IN1
TXR_META_ADDR[2] => TXR_META_ADDR[2].IN1
TXR_META_ADDR[3] => TXR_META_ADDR[3].IN1
TXR_META_ADDR[4] => TXR_META_ADDR[4].IN1
TXR_META_ADDR[5] => TXR_META_ADDR[5].IN1
TXR_META_ADDR[6] => TXR_META_ADDR[6].IN1
TXR_META_ADDR[7] => TXR_META_ADDR[7].IN1
TXR_META_ADDR[8] => TXR_META_ADDR[8].IN1
TXR_META_ADDR[9] => TXR_META_ADDR[9].IN1
TXR_META_ADDR[10] => TXR_META_ADDR[10].IN1
TXR_META_ADDR[11] => TXR_META_ADDR[11].IN1
TXR_META_ADDR[12] => TXR_META_ADDR[12].IN1
TXR_META_ADDR[13] => TXR_META_ADDR[13].IN1
TXR_META_ADDR[14] => TXR_META_ADDR[14].IN1
TXR_META_ADDR[15] => TXR_META_ADDR[15].IN1
TXR_META_ADDR[16] => TXR_META_ADDR[16].IN1
TXR_META_ADDR[17] => TXR_META_ADDR[17].IN1
TXR_META_ADDR[18] => TXR_META_ADDR[18].IN1
TXR_META_ADDR[19] => TXR_META_ADDR[19].IN1
TXR_META_ADDR[20] => TXR_META_ADDR[20].IN1
TXR_META_ADDR[21] => TXR_META_ADDR[21].IN1
TXR_META_ADDR[22] => TXR_META_ADDR[22].IN1
TXR_META_ADDR[23] => TXR_META_ADDR[23].IN1
TXR_META_ADDR[24] => TXR_META_ADDR[24].IN1
TXR_META_ADDR[25] => TXR_META_ADDR[25].IN1
TXR_META_ADDR[26] => TXR_META_ADDR[26].IN1
TXR_META_ADDR[27] => TXR_META_ADDR[27].IN1
TXR_META_ADDR[28] => TXR_META_ADDR[28].IN1
TXR_META_ADDR[29] => TXR_META_ADDR[29].IN1
TXR_META_ADDR[30] => TXR_META_ADDR[30].IN1
TXR_META_ADDR[31] => TXR_META_ADDR[31].IN1
TXR_META_ADDR[32] => TXR_META_ADDR[32].IN1
TXR_META_ADDR[33] => TXR_META_ADDR[33].IN1
TXR_META_ADDR[34] => TXR_META_ADDR[34].IN1
TXR_META_ADDR[35] => TXR_META_ADDR[35].IN1
TXR_META_ADDR[36] => TXR_META_ADDR[36].IN1
TXR_META_ADDR[37] => TXR_META_ADDR[37].IN1
TXR_META_ADDR[38] => TXR_META_ADDR[38].IN1
TXR_META_ADDR[39] => TXR_META_ADDR[39].IN1
TXR_META_ADDR[40] => TXR_META_ADDR[40].IN1
TXR_META_ADDR[41] => TXR_META_ADDR[41].IN1
TXR_META_ADDR[42] => TXR_META_ADDR[42].IN1
TXR_META_ADDR[43] => TXR_META_ADDR[43].IN1
TXR_META_ADDR[44] => TXR_META_ADDR[44].IN1
TXR_META_ADDR[45] => TXR_META_ADDR[45].IN1
TXR_META_ADDR[46] => TXR_META_ADDR[46].IN1
TXR_META_ADDR[47] => TXR_META_ADDR[47].IN1
TXR_META_ADDR[48] => TXR_META_ADDR[48].IN1
TXR_META_ADDR[49] => TXR_META_ADDR[49].IN1
TXR_META_ADDR[50] => TXR_META_ADDR[50].IN1
TXR_META_ADDR[51] => TXR_META_ADDR[51].IN1
TXR_META_ADDR[52] => TXR_META_ADDR[52].IN1
TXR_META_ADDR[53] => TXR_META_ADDR[53].IN1
TXR_META_ADDR[54] => TXR_META_ADDR[54].IN1
TXR_META_ADDR[55] => TXR_META_ADDR[55].IN1
TXR_META_ADDR[56] => TXR_META_ADDR[56].IN1
TXR_META_ADDR[57] => TXR_META_ADDR[57].IN1
TXR_META_ADDR[58] => TXR_META_ADDR[58].IN1
TXR_META_ADDR[59] => TXR_META_ADDR[59].IN1
TXR_META_ADDR[60] => TXR_META_ADDR[60].IN1
TXR_META_ADDR[61] => TXR_META_ADDR[61].IN1
TXR_META_ADDR[62] => TXR_META_ADDR[62].IN1
TXR_META_ADDR[63] => TXR_META_ADDR[63].IN1
TXR_META_LENGTH[0] => TXR_META_LENGTH[0].IN1
TXR_META_LENGTH[1] => TXR_META_LENGTH[1].IN1
TXR_META_LENGTH[2] => TXR_META_LENGTH[2].IN1
TXR_META_LENGTH[3] => TXR_META_LENGTH[3].IN1
TXR_META_LENGTH[4] => TXR_META_LENGTH[4].IN1
TXR_META_LENGTH[5] => TXR_META_LENGTH[5].IN1
TXR_META_LENGTH[6] => TXR_META_LENGTH[6].IN1
TXR_META_LENGTH[7] => TXR_META_LENGTH[7].IN1
TXR_META_LENGTH[8] => TXR_META_LENGTH[8].IN1
TXR_META_LENGTH[9] => TXR_META_LENGTH[9].IN1
TXR_META_TAG[0] => TXR_META_TAG[0].IN1
TXR_META_TAG[1] => TXR_META_TAG[1].IN1
TXR_META_TAG[2] => TXR_META_TAG[2].IN1
TXR_META_TAG[3] => TXR_META_TAG[3].IN1
TXR_META_TAG[4] => TXR_META_TAG[4].IN1
TXR_META_TAG[5] => TXR_META_TAG[5].IN1
TXR_META_TAG[6] => TXR_META_TAG[6].IN1
TXR_META_TAG[7] => TXR_META_TAG[7].IN1
TXR_META_TC[0] => TXR_META_TC[0].IN1
TXR_META_TC[1] => TXR_META_TC[1].IN1
TXR_META_TC[2] => TXR_META_TC[2].IN1
TXR_META_ATTR[0] => TXR_META_ATTR[0].IN1
TXR_META_ATTR[1] => TXR_META_ATTR[1].IN1
TXR_META_ATTR[2] => TXR_META_ATTR[2].IN1
TXR_META_TYPE[0] => TXR_META_TYPE[0].IN1
TXR_META_TYPE[1] => TXR_META_TYPE[1].IN1
TXR_META_TYPE[2] => TXR_META_TYPE[2].IN1
TXR_META_EP => TXR_META_EP.IN1
TXR_META_READY <= txr_formatter_classic:txr_formatter_inst.TXR_META_READY


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst
CLK => CLK.IN2
RST_IN => RST_IN.IN2
CONFIG_COMPLETER_ID[0] => wHdrLo[48].IN1
CONFIG_COMPLETER_ID[1] => wHdrLo[49].IN1
CONFIG_COMPLETER_ID[2] => wHdrLo[50].IN1
CONFIG_COMPLETER_ID[3] => wHdrLo[51].IN1
CONFIG_COMPLETER_ID[4] => wHdrLo[52].IN1
CONFIG_COMPLETER_ID[5] => wHdrLo[53].IN1
CONFIG_COMPLETER_ID[6] => wHdrLo[54].IN1
CONFIG_COMPLETER_ID[7] => wHdrLo[55].IN1
CONFIG_COMPLETER_ID[8] => wHdrLo[56].IN1
CONFIG_COMPLETER_ID[9] => wHdrLo[57].IN1
CONFIG_COMPLETER_ID[10] => wHdrLo[58].IN1
CONFIG_COMPLETER_ID[11] => wHdrLo[59].IN1
CONFIG_COMPLETER_ID[12] => wHdrLo[60].IN1
CONFIG_COMPLETER_ID[13] => wHdrLo[61].IN1
CONFIG_COMPLETER_ID[14] => wHdrLo[62].IN1
CONFIG_COMPLETER_ID[15] => wHdrLo[63].IN1
TXR_META_VALID => TXR_META_VALID.IN1
TXR_META_FDWBE[0] => wHdrLo[32].IN1
TXR_META_FDWBE[1] => wHdrLo[33].IN1
TXR_META_FDWBE[2] => wHdrLo[34].IN1
TXR_META_FDWBE[3] => wHdrLo[35].IN1
TXR_META_LDWBE[0] => wHdrLo[36].IN1
TXR_META_LDWBE[1] => wHdrLo[37].IN1
TXR_META_LDWBE[2] => wHdrLo[38].IN1
TXR_META_LDWBE[3] => wHdrLo[39].IN1
TXR_META_ADDR[0] => TXR_META_ADDR[0].IN1
TXR_META_ADDR[1] => TXR_META_ADDR[1].IN1
TXR_META_ADDR[2] => TXR_META_ADDR[2].IN1
TXR_META_ADDR[3] => TXR_META_ADDR[3].IN1
TXR_META_ADDR[4] => TXR_META_ADDR[4].IN1
TXR_META_ADDR[5] => TXR_META_ADDR[5].IN1
TXR_META_ADDR[6] => TXR_META_ADDR[6].IN1
TXR_META_ADDR[7] => TXR_META_ADDR[7].IN1
TXR_META_ADDR[8] => TXR_META_ADDR[8].IN1
TXR_META_ADDR[9] => TXR_META_ADDR[9].IN1
TXR_META_ADDR[10] => TXR_META_ADDR[10].IN1
TXR_META_ADDR[11] => TXR_META_ADDR[11].IN1
TXR_META_ADDR[12] => TXR_META_ADDR[12].IN1
TXR_META_ADDR[13] => TXR_META_ADDR[13].IN1
TXR_META_ADDR[14] => TXR_META_ADDR[14].IN1
TXR_META_ADDR[15] => TXR_META_ADDR[15].IN1
TXR_META_ADDR[16] => TXR_META_ADDR[16].IN1
TXR_META_ADDR[17] => TXR_META_ADDR[17].IN1
TXR_META_ADDR[18] => TXR_META_ADDR[18].IN1
TXR_META_ADDR[19] => TXR_META_ADDR[19].IN1
TXR_META_ADDR[20] => TXR_META_ADDR[20].IN1
TXR_META_ADDR[21] => TXR_META_ADDR[21].IN1
TXR_META_ADDR[22] => TXR_META_ADDR[22].IN1
TXR_META_ADDR[23] => TXR_META_ADDR[23].IN1
TXR_META_ADDR[24] => TXR_META_ADDR[24].IN1
TXR_META_ADDR[25] => TXR_META_ADDR[25].IN1
TXR_META_ADDR[26] => TXR_META_ADDR[26].IN1
TXR_META_ADDR[27] => TXR_META_ADDR[27].IN1
TXR_META_ADDR[28] => TXR_META_ADDR[28].IN1
TXR_META_ADDR[29] => TXR_META_ADDR[29].IN1
TXR_META_ADDR[30] => TXR_META_ADDR[30].IN1
TXR_META_ADDR[31] => TXR_META_ADDR[31].IN1
TXR_META_ADDR[32] => TXR_META_ADDR[32].IN1
TXR_META_ADDR[33] => TXR_META_ADDR[33].IN1
TXR_META_ADDR[34] => TXR_META_ADDR[34].IN1
TXR_META_ADDR[35] => TXR_META_ADDR[35].IN1
TXR_META_ADDR[36] => TXR_META_ADDR[36].IN1
TXR_META_ADDR[37] => TXR_META_ADDR[37].IN1
TXR_META_ADDR[38] => TXR_META_ADDR[38].IN1
TXR_META_ADDR[39] => TXR_META_ADDR[39].IN1
TXR_META_ADDR[40] => TXR_META_ADDR[40].IN1
TXR_META_ADDR[41] => TXR_META_ADDR[41].IN1
TXR_META_ADDR[42] => TXR_META_ADDR[42].IN1
TXR_META_ADDR[43] => TXR_META_ADDR[43].IN1
TXR_META_ADDR[44] => TXR_META_ADDR[44].IN1
TXR_META_ADDR[45] => TXR_META_ADDR[45].IN1
TXR_META_ADDR[46] => TXR_META_ADDR[46].IN1
TXR_META_ADDR[47] => TXR_META_ADDR[47].IN1
TXR_META_ADDR[48] => TXR_META_ADDR[48].IN1
TXR_META_ADDR[49] => TXR_META_ADDR[49].IN1
TXR_META_ADDR[50] => TXR_META_ADDR[50].IN1
TXR_META_ADDR[51] => TXR_META_ADDR[51].IN1
TXR_META_ADDR[52] => TXR_META_ADDR[52].IN1
TXR_META_ADDR[53] => TXR_META_ADDR[53].IN1
TXR_META_ADDR[54] => TXR_META_ADDR[54].IN1
TXR_META_ADDR[55] => TXR_META_ADDR[55].IN1
TXR_META_ADDR[56] => TXR_META_ADDR[56].IN1
TXR_META_ADDR[57] => TXR_META_ADDR[57].IN1
TXR_META_ADDR[58] => TXR_META_ADDR[58].IN1
TXR_META_ADDR[59] => TXR_META_ADDR[59].IN1
TXR_META_ADDR[60] => TXR_META_ADDR[60].IN1
TXR_META_ADDR[61] => TXR_META_ADDR[61].IN1
TXR_META_ADDR[62] => TXR_META_ADDR[62].IN1
TXR_META_ADDR[63] => TXR_META_ADDR[63].IN1
TXR_META_LENGTH[0] => wHdrLo[0].IN1
TXR_META_LENGTH[1] => wHdrLo[1].IN1
TXR_META_LENGTH[2] => wHdrLo[2].IN1
TXR_META_LENGTH[3] => wHdrLo[3].IN1
TXR_META_LENGTH[4] => wHdrLo[4].IN1
TXR_META_LENGTH[5] => wHdrLo[5].IN1
TXR_META_LENGTH[6] => wHdrLo[6].IN1
TXR_META_LENGTH[7] => wHdrLo[7].IN1
TXR_META_LENGTH[8] => wHdrLo[8].IN1
TXR_META_LENGTH[9] => wHdrLo[9].IN1
TXR_META_TAG[0] => wHdrLo[40].IN1
TXR_META_TAG[1] => wHdrLo[41].IN1
TXR_META_TAG[2] => wHdrLo[42].IN1
TXR_META_TAG[3] => wHdrLo[43].IN1
TXR_META_TAG[4] => wHdrLo[44].IN1
TXR_META_TAG[5] => wHdrLo[45].IN1
TXR_META_TAG[6] => wHdrLo[46].IN1
TXR_META_TAG[7] => wHdrLo[47].IN1
TXR_META_TC[0] => wHdrLo[20].IN1
TXR_META_TC[1] => wHdrLo[21].IN1
TXR_META_TC[2] => wHdrLo[22].IN1
TXR_META_ATTR[0] => wHdrLo[12].IN1
TXR_META_ATTR[1] => wHdrLo[13].IN1
TXR_META_ATTR[2] => wHdrLo[18].IN1
TXR_META_TYPE[0] => wHdrLo[30].IN2
TXR_META_TYPE[1] => wHdrLo[25].IN1
TXR_META_TYPE[2] => wHdrLo[26].IN1
TXR_META_EP => wHdrLo[14].IN1
TXR_META_READY <= pipeline:input_inst.WR_DATA_READY
TX_HDR_VALID <= pipeline:output_inst.RD_DATA_VALID
TX_HDR[0] <= pipeline:output_inst.RD_DATA
TX_HDR[1] <= pipeline:output_inst.RD_DATA
TX_HDR[2] <= pipeline:output_inst.RD_DATA
TX_HDR[3] <= pipeline:output_inst.RD_DATA
TX_HDR[4] <= pipeline:output_inst.RD_DATA
TX_HDR[5] <= pipeline:output_inst.RD_DATA
TX_HDR[6] <= pipeline:output_inst.RD_DATA
TX_HDR[7] <= pipeline:output_inst.RD_DATA
TX_HDR[8] <= pipeline:output_inst.RD_DATA
TX_HDR[9] <= pipeline:output_inst.RD_DATA
TX_HDR[10] <= pipeline:output_inst.RD_DATA
TX_HDR[11] <= pipeline:output_inst.RD_DATA
TX_HDR[12] <= pipeline:output_inst.RD_DATA
TX_HDR[13] <= pipeline:output_inst.RD_DATA
TX_HDR[14] <= pipeline:output_inst.RD_DATA
TX_HDR[15] <= pipeline:output_inst.RD_DATA
TX_HDR[16] <= pipeline:output_inst.RD_DATA
TX_HDR[17] <= pipeline:output_inst.RD_DATA
TX_HDR[18] <= pipeline:output_inst.RD_DATA
TX_HDR[19] <= pipeline:output_inst.RD_DATA
TX_HDR[20] <= pipeline:output_inst.RD_DATA
TX_HDR[21] <= pipeline:output_inst.RD_DATA
TX_HDR[22] <= pipeline:output_inst.RD_DATA
TX_HDR[23] <= pipeline:output_inst.RD_DATA
TX_HDR[24] <= pipeline:output_inst.RD_DATA
TX_HDR[25] <= pipeline:output_inst.RD_DATA
TX_HDR[26] <= pipeline:output_inst.RD_DATA
TX_HDR[27] <= pipeline:output_inst.RD_DATA
TX_HDR[28] <= pipeline:output_inst.RD_DATA
TX_HDR[29] <= pipeline:output_inst.RD_DATA
TX_HDR[30] <= pipeline:output_inst.RD_DATA
TX_HDR[31] <= pipeline:output_inst.RD_DATA
TX_HDR[32] <= pipeline:output_inst.RD_DATA
TX_HDR[33] <= pipeline:output_inst.RD_DATA
TX_HDR[34] <= pipeline:output_inst.RD_DATA
TX_HDR[35] <= pipeline:output_inst.RD_DATA
TX_HDR[36] <= pipeline:output_inst.RD_DATA
TX_HDR[37] <= pipeline:output_inst.RD_DATA
TX_HDR[38] <= pipeline:output_inst.RD_DATA
TX_HDR[39] <= pipeline:output_inst.RD_DATA
TX_HDR[40] <= pipeline:output_inst.RD_DATA
TX_HDR[41] <= pipeline:output_inst.RD_DATA
TX_HDR[42] <= pipeline:output_inst.RD_DATA
TX_HDR[43] <= pipeline:output_inst.RD_DATA
TX_HDR[44] <= pipeline:output_inst.RD_DATA
TX_HDR[45] <= pipeline:output_inst.RD_DATA
TX_HDR[46] <= pipeline:output_inst.RD_DATA
TX_HDR[47] <= pipeline:output_inst.RD_DATA
TX_HDR[48] <= pipeline:output_inst.RD_DATA
TX_HDR[49] <= pipeline:output_inst.RD_DATA
TX_HDR[50] <= pipeline:output_inst.RD_DATA
TX_HDR[51] <= pipeline:output_inst.RD_DATA
TX_HDR[52] <= pipeline:output_inst.RD_DATA
TX_HDR[53] <= pipeline:output_inst.RD_DATA
TX_HDR[54] <= pipeline:output_inst.RD_DATA
TX_HDR[55] <= pipeline:output_inst.RD_DATA
TX_HDR[56] <= pipeline:output_inst.RD_DATA
TX_HDR[57] <= pipeline:output_inst.RD_DATA
TX_HDR[58] <= pipeline:output_inst.RD_DATA
TX_HDR[59] <= pipeline:output_inst.RD_DATA
TX_HDR[60] <= pipeline:output_inst.RD_DATA
TX_HDR[61] <= pipeline:output_inst.RD_DATA
TX_HDR[62] <= pipeline:output_inst.RD_DATA
TX_HDR[63] <= pipeline:output_inst.RD_DATA
TX_HDR[64] <= pipeline:output_inst.RD_DATA
TX_HDR[65] <= pipeline:output_inst.RD_DATA
TX_HDR[66] <= pipeline:output_inst.RD_DATA
TX_HDR[67] <= pipeline:output_inst.RD_DATA
TX_HDR[68] <= pipeline:output_inst.RD_DATA
TX_HDR[69] <= pipeline:output_inst.RD_DATA
TX_HDR[70] <= pipeline:output_inst.RD_DATA
TX_HDR[71] <= pipeline:output_inst.RD_DATA
TX_HDR[72] <= pipeline:output_inst.RD_DATA
TX_HDR[73] <= pipeline:output_inst.RD_DATA
TX_HDR[74] <= pipeline:output_inst.RD_DATA
TX_HDR[75] <= pipeline:output_inst.RD_DATA
TX_HDR[76] <= pipeline:output_inst.RD_DATA
TX_HDR[77] <= pipeline:output_inst.RD_DATA
TX_HDR[78] <= pipeline:output_inst.RD_DATA
TX_HDR[79] <= pipeline:output_inst.RD_DATA
TX_HDR[80] <= pipeline:output_inst.RD_DATA
TX_HDR[81] <= pipeline:output_inst.RD_DATA
TX_HDR[82] <= pipeline:output_inst.RD_DATA
TX_HDR[83] <= pipeline:output_inst.RD_DATA
TX_HDR[84] <= pipeline:output_inst.RD_DATA
TX_HDR[85] <= pipeline:output_inst.RD_DATA
TX_HDR[86] <= pipeline:output_inst.RD_DATA
TX_HDR[87] <= pipeline:output_inst.RD_DATA
TX_HDR[88] <= pipeline:output_inst.RD_DATA
TX_HDR[89] <= pipeline:output_inst.RD_DATA
TX_HDR[90] <= pipeline:output_inst.RD_DATA
TX_HDR[91] <= pipeline:output_inst.RD_DATA
TX_HDR[92] <= pipeline:output_inst.RD_DATA
TX_HDR[93] <= pipeline:output_inst.RD_DATA
TX_HDR[94] <= pipeline:output_inst.RD_DATA
TX_HDR[95] <= pipeline:output_inst.RD_DATA
TX_HDR[96] <= pipeline:output_inst.RD_DATA
TX_HDR[97] <= pipeline:output_inst.RD_DATA
TX_HDR[98] <= pipeline:output_inst.RD_DATA
TX_HDR[99] <= pipeline:output_inst.RD_DATA
TX_HDR[100] <= pipeline:output_inst.RD_DATA
TX_HDR[101] <= pipeline:output_inst.RD_DATA
TX_HDR[102] <= pipeline:output_inst.RD_DATA
TX_HDR[103] <= pipeline:output_inst.RD_DATA
TX_HDR[104] <= pipeline:output_inst.RD_DATA
TX_HDR[105] <= pipeline:output_inst.RD_DATA
TX_HDR[106] <= pipeline:output_inst.RD_DATA
TX_HDR[107] <= pipeline:output_inst.RD_DATA
TX_HDR[108] <= pipeline:output_inst.RD_DATA
TX_HDR[109] <= pipeline:output_inst.RD_DATA
TX_HDR[110] <= pipeline:output_inst.RD_DATA
TX_HDR[111] <= pipeline:output_inst.RD_DATA
TX_HDR[112] <= pipeline:output_inst.RD_DATA
TX_HDR[113] <= pipeline:output_inst.RD_DATA
TX_HDR[114] <= pipeline:output_inst.RD_DATA
TX_HDR[115] <= pipeline:output_inst.RD_DATA
TX_HDR[116] <= pipeline:output_inst.RD_DATA
TX_HDR[117] <= pipeline:output_inst.RD_DATA
TX_HDR[118] <= pipeline:output_inst.RD_DATA
TX_HDR[119] <= pipeline:output_inst.RD_DATA
TX_HDR[120] <= pipeline:output_inst.RD_DATA
TX_HDR[121] <= pipeline:output_inst.RD_DATA
TX_HDR[122] <= pipeline:output_inst.RD_DATA
TX_HDR[123] <= pipeline:output_inst.RD_DATA
TX_HDR[124] <= pipeline:output_inst.RD_DATA
TX_HDR[125] <= pipeline:output_inst.RD_DATA
TX_HDR[126] <= pipeline:output_inst.RD_DATA
TX_HDR[127] <= pipeline:output_inst.RD_DATA
TX_HDR_PAYLOAD_LEN[0] <= pipeline:output_inst.RD_DATA
TX_HDR_PAYLOAD_LEN[1] <= pipeline:output_inst.RD_DATA
TX_HDR_PAYLOAD_LEN[2] <= pipeline:output_inst.RD_DATA
TX_HDR_PAYLOAD_LEN[3] <= pipeline:output_inst.RD_DATA
TX_HDR_PAYLOAD_LEN[4] <= pipeline:output_inst.RD_DATA
TX_HDR_PAYLOAD_LEN[5] <= pipeline:output_inst.RD_DATA
TX_HDR_PAYLOAD_LEN[6] <= pipeline:output_inst.RD_DATA
TX_HDR_PAYLOAD_LEN[7] <= pipeline:output_inst.RD_DATA
TX_HDR_PAYLOAD_LEN[8] <= pipeline:output_inst.RD_DATA
TX_HDR_PAYLOAD_LEN[9] <= pipeline:output_inst.RD_DATA
TX_HDR_NONPAY_LEN[0] <= pipeline:output_inst.RD_DATA
TX_HDR_NONPAY_LEN[1] <= pipeline:output_inst.RD_DATA
TX_HDR_NONPAY_LEN[2] <= pipeline:output_inst.RD_DATA
TX_HDR_NONPAY_LEN[3] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[0] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[1] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[2] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[3] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[4] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[5] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[6] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[7] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[8] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[9] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[10] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[11] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[12] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[13] <= pipeline:output_inst.RD_DATA
TX_HDR_PACKET_LEN[14] <= pipeline:output_inst.RD_DATA
TX_HDR_NOPAYLOAD <= pipeline:output_inst.RD_DATA
TX_HDR_READY => TX_HDR_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA[68] => WR_DATA[68].IN1
WR_DATA[69] => WR_DATA[69].IN1
WR_DATA[70] => WR_DATA[70].IN1
WR_DATA[71] => WR_DATA[71].IN1
WR_DATA[72] => WR_DATA[72].IN1
WR_DATA[73] => WR_DATA[73].IN1
WR_DATA[74] => WR_DATA[74].IN1
WR_DATA[75] => WR_DATA[75].IN1
WR_DATA[76] => WR_DATA[76].IN1
WR_DATA[77] => WR_DATA[77].IN1
WR_DATA[78] => WR_DATA[78].IN1
WR_DATA[79] => WR_DATA[79].IN1
WR_DATA[80] => WR_DATA[80].IN1
WR_DATA[81] => WR_DATA[81].IN1
WR_DATA[82] => WR_DATA[82].IN1
WR_DATA[83] => WR_DATA[83].IN1
WR_DATA[84] => WR_DATA[84].IN1
WR_DATA[85] => WR_DATA[85].IN1
WR_DATA[86] => WR_DATA[86].IN1
WR_DATA[87] => WR_DATA[87].IN1
WR_DATA[88] => WR_DATA[88].IN1
WR_DATA[89] => WR_DATA[89].IN1
WR_DATA[90] => WR_DATA[90].IN1
WR_DATA[91] => WR_DATA[91].IN1
WR_DATA[92] => WR_DATA[92].IN1
WR_DATA[93] => WR_DATA[93].IN1
WR_DATA[94] => WR_DATA[94].IN1
WR_DATA[95] => WR_DATA[95].IN1
WR_DATA[96] => WR_DATA[96].IN1
WR_DATA[97] => WR_DATA[97].IN1
WR_DATA[98] => WR_DATA[98].IN1
WR_DATA[99] => WR_DATA[99].IN1
WR_DATA[100] => WR_DATA[100].IN1
WR_DATA[101] => WR_DATA[101].IN1
WR_DATA[102] => WR_DATA[102].IN1
WR_DATA[103] => WR_DATA[103].IN1
WR_DATA[104] => WR_DATA[104].IN1
WR_DATA[105] => WR_DATA[105].IN1
WR_DATA[106] => WR_DATA[106].IN1
WR_DATA[107] => WR_DATA[107].IN1
WR_DATA[108] => WR_DATA[108].IN1
WR_DATA[109] => WR_DATA[109].IN1
WR_DATA[110] => WR_DATA[110].IN1
WR_DATA[111] => WR_DATA[111].IN1
WR_DATA[112] => WR_DATA[112].IN1
WR_DATA[113] => WR_DATA[113].IN1
WR_DATA[114] => WR_DATA[114].IN1
WR_DATA[115] => WR_DATA[115].IN1
WR_DATA[116] => WR_DATA[116].IN1
WR_DATA[117] => WR_DATA[117].IN1
WR_DATA[118] => WR_DATA[118].IN1
WR_DATA[119] => WR_DATA[119].IN1
WR_DATA[120] => WR_DATA[120].IN1
WR_DATA[121] => WR_DATA[121].IN1
WR_DATA[122] => WR_DATA[122].IN1
WR_DATA[123] => WR_DATA[123].IN1
WR_DATA[124] => WR_DATA[124].IN1
WR_DATA[125] => WR_DATA[125].IN1
WR_DATA[126] => WR_DATA[126].IN1
WR_DATA[127] => WR_DATA[127].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[60] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[61] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[62] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[63] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[64] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[65] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[66] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[67] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[68] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[69] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[70] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[71] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[72] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[73] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[74] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[75] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[76] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[77] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[78] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[79] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[80] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[81] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[82] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[83] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[84] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[85] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[86] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[87] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[88] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[89] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[90] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[91] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[92] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[93] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[94] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[95] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[96] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[97] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[98] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[99] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[100] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[101] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[102] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[103] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[104] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[105] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[106] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[107] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[108] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[109] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[110] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[111] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[112] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[113] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[114] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[115] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[116] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[117] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[118] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[119] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[120] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[121] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[122] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[123] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[124] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[125] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[126] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[127] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
CLK => rData[1][34].CLK
CLK => rData[1][35].CLK
CLK => rData[1][36].CLK
CLK => rData[1][37].CLK
CLK => rData[1][38].CLK
CLK => rData[1][39].CLK
CLK => rData[1][40].CLK
CLK => rData[1][41].CLK
CLK => rData[1][42].CLK
CLK => rData[1][43].CLK
CLK => rData[1][44].CLK
CLK => rData[1][45].CLK
CLK => rData[1][46].CLK
CLK => rData[1][47].CLK
CLK => rData[1][48].CLK
CLK => rData[1][49].CLK
CLK => rData[1][50].CLK
CLK => rData[1][51].CLK
CLK => rData[1][52].CLK
CLK => rData[1][53].CLK
CLK => rData[1][54].CLK
CLK => rData[1][55].CLK
CLK => rData[1][56].CLK
CLK => rData[1][57].CLK
CLK => rData[1][58].CLK
CLK => rData[1][59].CLK
CLK => rData[1][60].CLK
CLK => rData[1][61].CLK
CLK => rData[1][62].CLK
CLK => rData[1][63].CLK
CLK => rData[1][64].CLK
CLK => rData[1][65].CLK
CLK => rData[1][66].CLK
CLK => rData[1][67].CLK
CLK => rData[1][68].CLK
CLK => rData[1][69].CLK
CLK => rData[1][70].CLK
CLK => rData[1][71].CLK
CLK => rData[1][72].CLK
CLK => rData[1][73].CLK
CLK => rData[1][74].CLK
CLK => rData[1][75].CLK
CLK => rData[1][76].CLK
CLK => rData[1][77].CLK
CLK => rData[1][78].CLK
CLK => rData[1][79].CLK
CLK => rData[1][80].CLK
CLK => rData[1][81].CLK
CLK => rData[1][82].CLK
CLK => rData[1][83].CLK
CLK => rData[1][84].CLK
CLK => rData[1][85].CLK
CLK => rData[1][86].CLK
CLK => rData[1][87].CLK
CLK => rData[1][88].CLK
CLK => rData[1][89].CLK
CLK => rData[1][90].CLK
CLK => rData[1][91].CLK
CLK => rData[1][92].CLK
CLK => rData[1][93].CLK
CLK => rData[1][94].CLK
CLK => rData[1][95].CLK
CLK => rData[1][96].CLK
CLK => rData[1][97].CLK
CLK => rData[1][98].CLK
CLK => rData[1][99].CLK
CLK => rData[1][100].CLK
CLK => rData[1][101].CLK
CLK => rData[1][102].CLK
CLK => rData[1][103].CLK
CLK => rData[1][104].CLK
CLK => rData[1][105].CLK
CLK => rData[1][106].CLK
CLK => rData[1][107].CLK
CLK => rData[1][108].CLK
CLK => rData[1][109].CLK
CLK => rData[1][110].CLK
CLK => rData[1][111].CLK
CLK => rData[1][112].CLK
CLK => rData[1][113].CLK
CLK => rData[1][114].CLK
CLK => rData[1][115].CLK
CLK => rData[1][116].CLK
CLK => rData[1][117].CLK
CLK => rData[1][118].CLK
CLK => rData[1][119].CLK
CLK => rData[1][120].CLK
CLK => rData[1][121].CLK
CLK => rData[1][122].CLK
CLK => rData[1][123].CLK
CLK => rData[1][124].CLK
CLK => rData[1][125].CLK
CLK => rData[1][126].CLK
CLK => rData[1][127].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA[34] => rData[1][34].DATAIN
WR_DATA[35] => rData[1][35].DATAIN
WR_DATA[36] => rData[1][36].DATAIN
WR_DATA[37] => rData[1][37].DATAIN
WR_DATA[38] => rData[1][38].DATAIN
WR_DATA[39] => rData[1][39].DATAIN
WR_DATA[40] => rData[1][40].DATAIN
WR_DATA[41] => rData[1][41].DATAIN
WR_DATA[42] => rData[1][42].DATAIN
WR_DATA[43] => rData[1][43].DATAIN
WR_DATA[44] => rData[1][44].DATAIN
WR_DATA[45] => rData[1][45].DATAIN
WR_DATA[46] => rData[1][46].DATAIN
WR_DATA[47] => rData[1][47].DATAIN
WR_DATA[48] => rData[1][48].DATAIN
WR_DATA[49] => rData[1][49].DATAIN
WR_DATA[50] => rData[1][50].DATAIN
WR_DATA[51] => rData[1][51].DATAIN
WR_DATA[52] => rData[1][52].DATAIN
WR_DATA[53] => rData[1][53].DATAIN
WR_DATA[54] => rData[1][54].DATAIN
WR_DATA[55] => rData[1][55].DATAIN
WR_DATA[56] => rData[1][56].DATAIN
WR_DATA[57] => rData[1][57].DATAIN
WR_DATA[58] => rData[1][58].DATAIN
WR_DATA[59] => rData[1][59].DATAIN
WR_DATA[60] => rData[1][60].DATAIN
WR_DATA[61] => rData[1][61].DATAIN
WR_DATA[62] => rData[1][62].DATAIN
WR_DATA[63] => rData[1][63].DATAIN
WR_DATA[64] => rData[1][64].DATAIN
WR_DATA[65] => rData[1][65].DATAIN
WR_DATA[66] => rData[1][66].DATAIN
WR_DATA[67] => rData[1][67].DATAIN
WR_DATA[68] => rData[1][68].DATAIN
WR_DATA[69] => rData[1][69].DATAIN
WR_DATA[70] => rData[1][70].DATAIN
WR_DATA[71] => rData[1][71].DATAIN
WR_DATA[72] => rData[1][72].DATAIN
WR_DATA[73] => rData[1][73].DATAIN
WR_DATA[74] => rData[1][74].DATAIN
WR_DATA[75] => rData[1][75].DATAIN
WR_DATA[76] => rData[1][76].DATAIN
WR_DATA[77] => rData[1][77].DATAIN
WR_DATA[78] => rData[1][78].DATAIN
WR_DATA[79] => rData[1][79].DATAIN
WR_DATA[80] => rData[1][80].DATAIN
WR_DATA[81] => rData[1][81].DATAIN
WR_DATA[82] => rData[1][82].DATAIN
WR_DATA[83] => rData[1][83].DATAIN
WR_DATA[84] => rData[1][84].DATAIN
WR_DATA[85] => rData[1][85].DATAIN
WR_DATA[86] => rData[1][86].DATAIN
WR_DATA[87] => rData[1][87].DATAIN
WR_DATA[88] => rData[1][88].DATAIN
WR_DATA[89] => rData[1][89].DATAIN
WR_DATA[90] => rData[1][90].DATAIN
WR_DATA[91] => rData[1][91].DATAIN
WR_DATA[92] => rData[1][92].DATAIN
WR_DATA[93] => rData[1][93].DATAIN
WR_DATA[94] => rData[1][94].DATAIN
WR_DATA[95] => rData[1][95].DATAIN
WR_DATA[96] => rData[1][96].DATAIN
WR_DATA[97] => rData[1][97].DATAIN
WR_DATA[98] => rData[1][98].DATAIN
WR_DATA[99] => rData[1][99].DATAIN
WR_DATA[100] => rData[1][100].DATAIN
WR_DATA[101] => rData[1][101].DATAIN
WR_DATA[102] => rData[1][102].DATAIN
WR_DATA[103] => rData[1][103].DATAIN
WR_DATA[104] => rData[1][104].DATAIN
WR_DATA[105] => rData[1][105].DATAIN
WR_DATA[106] => rData[1][106].DATAIN
WR_DATA[107] => rData[1][107].DATAIN
WR_DATA[108] => rData[1][108].DATAIN
WR_DATA[109] => rData[1][109].DATAIN
WR_DATA[110] => rData[1][110].DATAIN
WR_DATA[111] => rData[1][111].DATAIN
WR_DATA[112] => rData[1][112].DATAIN
WR_DATA[113] => rData[1][113].DATAIN
WR_DATA[114] => rData[1][114].DATAIN
WR_DATA[115] => rData[1][115].DATAIN
WR_DATA[116] => rData[1][116].DATAIN
WR_DATA[117] => rData[1][117].DATAIN
WR_DATA[118] => rData[1][118].DATAIN
WR_DATA[119] => rData[1][119].DATAIN
WR_DATA[120] => rData[1][120].DATAIN
WR_DATA[121] => rData[1][121].DATAIN
WR_DATA[122] => rData[1][122].DATAIN
WR_DATA[123] => rData[1][123].DATAIN
WR_DATA[124] => rData[1][124].DATAIN
WR_DATA[125] => rData[1][125].DATAIN
WR_DATA[126] => rData[1][126].DATAIN
WR_DATA[127] => rData[1][127].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= rData[1][34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= rData[1][35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= rData[1][36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= rData[1][37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= rData[1][38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= rData[1][39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= rData[1][40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= rData[1][41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= rData[1][42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= rData[1][43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= rData[1][44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= rData[1][45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= rData[1][46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= rData[1][47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= rData[1][48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= rData[1][49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= rData[1][50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= rData[1][51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= rData[1][52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= rData[1][53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= rData[1][54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= rData[1][55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= rData[1][56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= rData[1][57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= rData[1][58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= rData[1][59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= rData[1][60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= rData[1][61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= rData[1][62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= rData[1][63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= rData[1][64].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= rData[1][65].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= rData[1][66].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[67] <= rData[1][67].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[68] <= rData[1][68].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[69] <= rData[1][69].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[70] <= rData[1][70].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[71] <= rData[1][71].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[72] <= rData[1][72].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[73] <= rData[1][73].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[74] <= rData[1][74].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[75] <= rData[1][75].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[76] <= rData[1][76].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[77] <= rData[1][77].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[78] <= rData[1][78].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[79] <= rData[1][79].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[80] <= rData[1][80].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[81] <= rData[1][81].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[82] <= rData[1][82].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[83] <= rData[1][83].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[84] <= rData[1][84].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[85] <= rData[1][85].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[86] <= rData[1][86].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[87] <= rData[1][87].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[88] <= rData[1][88].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[89] <= rData[1][89].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[90] <= rData[1][90].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[91] <= rData[1][91].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[92] <= rData[1][92].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[93] <= rData[1][93].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[94] <= rData[1][94].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[95] <= rData[1][95].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[96] <= rData[1][96].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[97] <= rData[1][97].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[98] <= rData[1][98].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[99] <= rData[1][99].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[100] <= rData[1][100].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[101] <= rData[1][101].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[102] <= rData[1][102].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[103] <= rData[1][103].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[104] <= rData[1][104].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[105] <= rData[1][105].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[106] <= rData[1][106].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[107] <= rData[1][107].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[108] <= rData[1][108].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[109] <= rData[1][109].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[110] <= rData[1][110].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[111] <= rData[1][111].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[112] <= rData[1][112].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[113] <= rData[1][113].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[114] <= rData[1][114].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[115] <= rData[1][115].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[116] <= rData[1][116].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[117] <= rData[1][117].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[118] <= rData[1][118].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[119] <= rData[1][119].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[120] <= rData[1][120].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[121] <= rData[1][121].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[122] <= rData[1][122].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[123] <= rData[1][123].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[124] <= rData[1][124].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[125] <= rData[1][125].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[126] <= rData[1][126].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[127] <= rData[1][127].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:output_inst
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA[68] => WR_DATA[68].IN1
WR_DATA[69] => WR_DATA[69].IN1
WR_DATA[70] => WR_DATA[70].IN1
WR_DATA[71] => WR_DATA[71].IN1
WR_DATA[72] => WR_DATA[72].IN1
WR_DATA[73] => WR_DATA[73].IN1
WR_DATA[74] => WR_DATA[74].IN1
WR_DATA[75] => WR_DATA[75].IN1
WR_DATA[76] => WR_DATA[76].IN1
WR_DATA[77] => WR_DATA[77].IN1
WR_DATA[78] => WR_DATA[78].IN1
WR_DATA[79] => WR_DATA[79].IN1
WR_DATA[80] => WR_DATA[80].IN1
WR_DATA[81] => WR_DATA[81].IN1
WR_DATA[82] => WR_DATA[82].IN1
WR_DATA[83] => WR_DATA[83].IN1
WR_DATA[84] => WR_DATA[84].IN1
WR_DATA[85] => WR_DATA[85].IN1
WR_DATA[86] => WR_DATA[86].IN1
WR_DATA[87] => WR_DATA[87].IN1
WR_DATA[88] => WR_DATA[88].IN1
WR_DATA[89] => WR_DATA[89].IN1
WR_DATA[90] => WR_DATA[90].IN1
WR_DATA[91] => WR_DATA[91].IN1
WR_DATA[92] => WR_DATA[92].IN1
WR_DATA[93] => WR_DATA[93].IN1
WR_DATA[94] => WR_DATA[94].IN1
WR_DATA[95] => WR_DATA[95].IN1
WR_DATA[96] => WR_DATA[96].IN1
WR_DATA[97] => WR_DATA[97].IN1
WR_DATA[98] => WR_DATA[98].IN1
WR_DATA[99] => WR_DATA[99].IN1
WR_DATA[100] => WR_DATA[100].IN1
WR_DATA[101] => WR_DATA[101].IN1
WR_DATA[102] => WR_DATA[102].IN1
WR_DATA[103] => WR_DATA[103].IN1
WR_DATA[104] => WR_DATA[104].IN1
WR_DATA[105] => WR_DATA[105].IN1
WR_DATA[106] => WR_DATA[106].IN1
WR_DATA[107] => WR_DATA[107].IN1
WR_DATA[108] => WR_DATA[108].IN1
WR_DATA[109] => WR_DATA[109].IN1
WR_DATA[110] => WR_DATA[110].IN1
WR_DATA[111] => WR_DATA[111].IN1
WR_DATA[112] => WR_DATA[112].IN1
WR_DATA[113] => WR_DATA[113].IN1
WR_DATA[114] => WR_DATA[114].IN1
WR_DATA[115] => WR_DATA[115].IN1
WR_DATA[116] => WR_DATA[116].IN1
WR_DATA[117] => WR_DATA[117].IN1
WR_DATA[118] => WR_DATA[118].IN1
WR_DATA[119] => WR_DATA[119].IN1
WR_DATA[120] => WR_DATA[120].IN1
WR_DATA[121] => WR_DATA[121].IN1
WR_DATA[122] => WR_DATA[122].IN1
WR_DATA[123] => WR_DATA[123].IN1
WR_DATA[124] => WR_DATA[124].IN1
WR_DATA[125] => WR_DATA[125].IN1
WR_DATA[126] => WR_DATA[126].IN1
WR_DATA[127] => WR_DATA[127].IN1
WR_DATA[128] => WR_DATA[128].IN1
WR_DATA[129] => WR_DATA[129].IN1
WR_DATA[130] => WR_DATA[130].IN1
WR_DATA[131] => WR_DATA[131].IN1
WR_DATA[132] => WR_DATA[132].IN1
WR_DATA[133] => WR_DATA[133].IN1
WR_DATA[134] => WR_DATA[134].IN1
WR_DATA[135] => WR_DATA[135].IN1
WR_DATA[136] => WR_DATA[136].IN1
WR_DATA[137] => WR_DATA[137].IN1
WR_DATA[138] => WR_DATA[138].IN1
WR_DATA[139] => WR_DATA[139].IN1
WR_DATA[140] => WR_DATA[140].IN1
WR_DATA[141] => WR_DATA[141].IN1
WR_DATA[142] => WR_DATA[142].IN1
WR_DATA[143] => WR_DATA[143].IN1
WR_DATA[144] => WR_DATA[144].IN1
WR_DATA[145] => WR_DATA[145].IN1
WR_DATA[146] => WR_DATA[146].IN1
WR_DATA[147] => WR_DATA[147].IN1
WR_DATA[148] => WR_DATA[148].IN1
WR_DATA[149] => WR_DATA[149].IN1
WR_DATA[150] => WR_DATA[150].IN1
WR_DATA[151] => WR_DATA[151].IN1
WR_DATA[152] => WR_DATA[152].IN1
WR_DATA[153] => WR_DATA[153].IN1
WR_DATA[154] => WR_DATA[154].IN1
WR_DATA[155] => WR_DATA[155].IN1
WR_DATA[156] => WR_DATA[156].IN1
WR_DATA[157] => WR_DATA[157].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[60] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[61] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[62] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[63] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[64] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[65] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[66] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[67] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[68] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[69] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[70] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[71] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[72] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[73] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[74] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[75] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[76] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[77] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[78] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[79] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[80] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[81] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[82] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[83] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[84] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[85] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[86] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[87] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[88] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[89] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[90] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[91] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[92] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[93] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[94] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[95] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[96] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[97] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[98] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[99] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[100] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[101] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[102] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[103] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[104] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[105] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[106] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[107] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[108] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[109] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[110] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[111] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[112] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[113] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[114] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[115] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[116] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[117] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[118] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[119] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[120] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[121] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[122] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[123] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[124] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[125] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[126] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[127] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[128] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[129] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[130] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[131] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[132] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[133] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[134] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[135] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[136] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[137] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[138] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[139] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[140] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[141] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[142] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[143] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[144] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[145] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[146] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[147] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[148] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[149] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[150] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[151] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[152] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[153] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[154] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[155] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[156] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[157] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:output_inst|reg_pipeline:pipeline_inst
CLK => ~NO_FANOUT~
RST_IN => ~NO_FANOUT~
WR_DATA[0] => RD_DATA[0].DATAIN
WR_DATA[1] => RD_DATA[1].DATAIN
WR_DATA[2] => RD_DATA[2].DATAIN
WR_DATA[3] => RD_DATA[3].DATAIN
WR_DATA[4] => RD_DATA[4].DATAIN
WR_DATA[5] => RD_DATA[5].DATAIN
WR_DATA[6] => RD_DATA[6].DATAIN
WR_DATA[7] => RD_DATA[7].DATAIN
WR_DATA[8] => RD_DATA[8].DATAIN
WR_DATA[9] => RD_DATA[9].DATAIN
WR_DATA[10] => RD_DATA[10].DATAIN
WR_DATA[11] => RD_DATA[11].DATAIN
WR_DATA[12] => RD_DATA[12].DATAIN
WR_DATA[13] => RD_DATA[13].DATAIN
WR_DATA[14] => RD_DATA[14].DATAIN
WR_DATA[15] => RD_DATA[15].DATAIN
WR_DATA[16] => RD_DATA[16].DATAIN
WR_DATA[17] => RD_DATA[17].DATAIN
WR_DATA[18] => RD_DATA[18].DATAIN
WR_DATA[19] => RD_DATA[19].DATAIN
WR_DATA[20] => RD_DATA[20].DATAIN
WR_DATA[21] => RD_DATA[21].DATAIN
WR_DATA[22] => RD_DATA[22].DATAIN
WR_DATA[23] => RD_DATA[23].DATAIN
WR_DATA[24] => RD_DATA[24].DATAIN
WR_DATA[25] => RD_DATA[25].DATAIN
WR_DATA[26] => RD_DATA[26].DATAIN
WR_DATA[27] => RD_DATA[27].DATAIN
WR_DATA[28] => RD_DATA[28].DATAIN
WR_DATA[29] => RD_DATA[29].DATAIN
WR_DATA[30] => RD_DATA[30].DATAIN
WR_DATA[31] => RD_DATA[31].DATAIN
WR_DATA[32] => RD_DATA[32].DATAIN
WR_DATA[33] => RD_DATA[33].DATAIN
WR_DATA[34] => RD_DATA[34].DATAIN
WR_DATA[35] => RD_DATA[35].DATAIN
WR_DATA[36] => RD_DATA[36].DATAIN
WR_DATA[37] => RD_DATA[37].DATAIN
WR_DATA[38] => RD_DATA[38].DATAIN
WR_DATA[39] => RD_DATA[39].DATAIN
WR_DATA[40] => RD_DATA[40].DATAIN
WR_DATA[41] => RD_DATA[41].DATAIN
WR_DATA[42] => RD_DATA[42].DATAIN
WR_DATA[43] => RD_DATA[43].DATAIN
WR_DATA[44] => RD_DATA[44].DATAIN
WR_DATA[45] => RD_DATA[45].DATAIN
WR_DATA[46] => RD_DATA[46].DATAIN
WR_DATA[47] => RD_DATA[47].DATAIN
WR_DATA[48] => RD_DATA[48].DATAIN
WR_DATA[49] => RD_DATA[49].DATAIN
WR_DATA[50] => RD_DATA[50].DATAIN
WR_DATA[51] => RD_DATA[51].DATAIN
WR_DATA[52] => RD_DATA[52].DATAIN
WR_DATA[53] => RD_DATA[53].DATAIN
WR_DATA[54] => RD_DATA[54].DATAIN
WR_DATA[55] => RD_DATA[55].DATAIN
WR_DATA[56] => RD_DATA[56].DATAIN
WR_DATA[57] => RD_DATA[57].DATAIN
WR_DATA[58] => RD_DATA[58].DATAIN
WR_DATA[59] => RD_DATA[59].DATAIN
WR_DATA[60] => RD_DATA[60].DATAIN
WR_DATA[61] => RD_DATA[61].DATAIN
WR_DATA[62] => RD_DATA[62].DATAIN
WR_DATA[63] => RD_DATA[63].DATAIN
WR_DATA[64] => RD_DATA[64].DATAIN
WR_DATA[65] => RD_DATA[65].DATAIN
WR_DATA[66] => RD_DATA[66].DATAIN
WR_DATA[67] => RD_DATA[67].DATAIN
WR_DATA[68] => RD_DATA[68].DATAIN
WR_DATA[69] => RD_DATA[69].DATAIN
WR_DATA[70] => RD_DATA[70].DATAIN
WR_DATA[71] => RD_DATA[71].DATAIN
WR_DATA[72] => RD_DATA[72].DATAIN
WR_DATA[73] => RD_DATA[73].DATAIN
WR_DATA[74] => RD_DATA[74].DATAIN
WR_DATA[75] => RD_DATA[75].DATAIN
WR_DATA[76] => RD_DATA[76].DATAIN
WR_DATA[77] => RD_DATA[77].DATAIN
WR_DATA[78] => RD_DATA[78].DATAIN
WR_DATA[79] => RD_DATA[79].DATAIN
WR_DATA[80] => RD_DATA[80].DATAIN
WR_DATA[81] => RD_DATA[81].DATAIN
WR_DATA[82] => RD_DATA[82].DATAIN
WR_DATA[83] => RD_DATA[83].DATAIN
WR_DATA[84] => RD_DATA[84].DATAIN
WR_DATA[85] => RD_DATA[85].DATAIN
WR_DATA[86] => RD_DATA[86].DATAIN
WR_DATA[87] => RD_DATA[87].DATAIN
WR_DATA[88] => RD_DATA[88].DATAIN
WR_DATA[89] => RD_DATA[89].DATAIN
WR_DATA[90] => RD_DATA[90].DATAIN
WR_DATA[91] => RD_DATA[91].DATAIN
WR_DATA[92] => RD_DATA[92].DATAIN
WR_DATA[93] => RD_DATA[93].DATAIN
WR_DATA[94] => RD_DATA[94].DATAIN
WR_DATA[95] => RD_DATA[95].DATAIN
WR_DATA[96] => RD_DATA[96].DATAIN
WR_DATA[97] => RD_DATA[97].DATAIN
WR_DATA[98] => RD_DATA[98].DATAIN
WR_DATA[99] => RD_DATA[99].DATAIN
WR_DATA[100] => RD_DATA[100].DATAIN
WR_DATA[101] => RD_DATA[101].DATAIN
WR_DATA[102] => RD_DATA[102].DATAIN
WR_DATA[103] => RD_DATA[103].DATAIN
WR_DATA[104] => RD_DATA[104].DATAIN
WR_DATA[105] => RD_DATA[105].DATAIN
WR_DATA[106] => RD_DATA[106].DATAIN
WR_DATA[107] => RD_DATA[107].DATAIN
WR_DATA[108] => RD_DATA[108].DATAIN
WR_DATA[109] => RD_DATA[109].DATAIN
WR_DATA[110] => RD_DATA[110].DATAIN
WR_DATA[111] => RD_DATA[111].DATAIN
WR_DATA[112] => RD_DATA[112].DATAIN
WR_DATA[113] => RD_DATA[113].DATAIN
WR_DATA[114] => RD_DATA[114].DATAIN
WR_DATA[115] => RD_DATA[115].DATAIN
WR_DATA[116] => RD_DATA[116].DATAIN
WR_DATA[117] => RD_DATA[117].DATAIN
WR_DATA[118] => RD_DATA[118].DATAIN
WR_DATA[119] => RD_DATA[119].DATAIN
WR_DATA[120] => RD_DATA[120].DATAIN
WR_DATA[121] => RD_DATA[121].DATAIN
WR_DATA[122] => RD_DATA[122].DATAIN
WR_DATA[123] => RD_DATA[123].DATAIN
WR_DATA[124] => RD_DATA[124].DATAIN
WR_DATA[125] => RD_DATA[125].DATAIN
WR_DATA[126] => RD_DATA[126].DATAIN
WR_DATA[127] => RD_DATA[127].DATAIN
WR_DATA[128] => RD_DATA[128].DATAIN
WR_DATA[129] => RD_DATA[129].DATAIN
WR_DATA[130] => RD_DATA[130].DATAIN
WR_DATA[131] => RD_DATA[131].DATAIN
WR_DATA[132] => RD_DATA[132].DATAIN
WR_DATA[133] => RD_DATA[133].DATAIN
WR_DATA[134] => RD_DATA[134].DATAIN
WR_DATA[135] => RD_DATA[135].DATAIN
WR_DATA[136] => RD_DATA[136].DATAIN
WR_DATA[137] => RD_DATA[137].DATAIN
WR_DATA[138] => RD_DATA[138].DATAIN
WR_DATA[139] => RD_DATA[139].DATAIN
WR_DATA[140] => RD_DATA[140].DATAIN
WR_DATA[141] => RD_DATA[141].DATAIN
WR_DATA[142] => RD_DATA[142].DATAIN
WR_DATA[143] => RD_DATA[143].DATAIN
WR_DATA[144] => RD_DATA[144].DATAIN
WR_DATA[145] => RD_DATA[145].DATAIN
WR_DATA[146] => RD_DATA[146].DATAIN
WR_DATA[147] => RD_DATA[147].DATAIN
WR_DATA[148] => RD_DATA[148].DATAIN
WR_DATA[149] => RD_DATA[149].DATAIN
WR_DATA[150] => RD_DATA[150].DATAIN
WR_DATA[151] => RD_DATA[151].DATAIN
WR_DATA[152] => RD_DATA[152].DATAIN
WR_DATA[153] => RD_DATA[153].DATAIN
WR_DATA[154] => RD_DATA[154].DATAIN
WR_DATA[155] => RD_DATA[155].DATAIN
WR_DATA[156] => RD_DATA[156].DATAIN
WR_DATA[157] => RD_DATA[157].DATAIN
WR_DATA_VALID => RD_DATA_VALID.DATAIN
WR_DATA_READY <= RD_DATA_READY.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= WR_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= WR_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= WR_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= WR_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= WR_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= WR_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= WR_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= WR_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= WR_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= WR_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= WR_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= WR_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= WR_DATA[12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= WR_DATA[13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= WR_DATA[14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= WR_DATA[15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= WR_DATA[16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= WR_DATA[17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= WR_DATA[18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= WR_DATA[19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= WR_DATA[20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= WR_DATA[21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= WR_DATA[22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= WR_DATA[23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= WR_DATA[24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= WR_DATA[25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= WR_DATA[26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= WR_DATA[27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= WR_DATA[28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= WR_DATA[29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= WR_DATA[30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= WR_DATA[31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= WR_DATA[32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= WR_DATA[33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= WR_DATA[34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= WR_DATA[35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= WR_DATA[36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= WR_DATA[37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= WR_DATA[38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= WR_DATA[39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= WR_DATA[40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= WR_DATA[41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= WR_DATA[42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= WR_DATA[43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= WR_DATA[44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= WR_DATA[45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= WR_DATA[46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= WR_DATA[47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= WR_DATA[48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= WR_DATA[49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= WR_DATA[50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= WR_DATA[51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= WR_DATA[52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= WR_DATA[53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= WR_DATA[54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= WR_DATA[55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= WR_DATA[56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= WR_DATA[57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= WR_DATA[58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= WR_DATA[59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= WR_DATA[60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= WR_DATA[61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= WR_DATA[62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= WR_DATA[63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= WR_DATA[64].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= WR_DATA[65].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= WR_DATA[66].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[67] <= WR_DATA[67].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[68] <= WR_DATA[68].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[69] <= WR_DATA[69].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[70] <= WR_DATA[70].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[71] <= WR_DATA[71].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[72] <= WR_DATA[72].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[73] <= WR_DATA[73].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[74] <= WR_DATA[74].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[75] <= WR_DATA[75].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[76] <= WR_DATA[76].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[77] <= WR_DATA[77].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[78] <= WR_DATA[78].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[79] <= WR_DATA[79].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[80] <= WR_DATA[80].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[81] <= WR_DATA[81].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[82] <= WR_DATA[82].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[83] <= WR_DATA[83].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[84] <= WR_DATA[84].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[85] <= WR_DATA[85].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[86] <= WR_DATA[86].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[87] <= WR_DATA[87].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[88] <= WR_DATA[88].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[89] <= WR_DATA[89].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[90] <= WR_DATA[90].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[91] <= WR_DATA[91].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[92] <= WR_DATA[92].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[93] <= WR_DATA[93].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[94] <= WR_DATA[94].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[95] <= WR_DATA[95].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[96] <= WR_DATA[96].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[97] <= WR_DATA[97].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[98] <= WR_DATA[98].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[99] <= WR_DATA[99].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[100] <= WR_DATA[100].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[101] <= WR_DATA[101].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[102] <= WR_DATA[102].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[103] <= WR_DATA[103].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[104] <= WR_DATA[104].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[105] <= WR_DATA[105].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[106] <= WR_DATA[106].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[107] <= WR_DATA[107].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[108] <= WR_DATA[108].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[109] <= WR_DATA[109].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[110] <= WR_DATA[110].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[111] <= WR_DATA[111].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[112] <= WR_DATA[112].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[113] <= WR_DATA[113].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[114] <= WR_DATA[114].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[115] <= WR_DATA[115].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[116] <= WR_DATA[116].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[117] <= WR_DATA[117].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[118] <= WR_DATA[118].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[119] <= WR_DATA[119].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[120] <= WR_DATA[120].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[121] <= WR_DATA[121].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[122] <= WR_DATA[122].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[123] <= WR_DATA[123].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[124] <= WR_DATA[124].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[125] <= WR_DATA[125].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[126] <= WR_DATA[126].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[127] <= WR_DATA[127].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[128] <= WR_DATA[128].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[129] <= WR_DATA[129].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[130] <= WR_DATA[130].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[131] <= WR_DATA[131].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[132] <= WR_DATA[132].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[133] <= WR_DATA[133].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[134] <= WR_DATA[134].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[135] <= WR_DATA[135].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[136] <= WR_DATA[136].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[137] <= WR_DATA[137].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[138] <= WR_DATA[138].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[139] <= WR_DATA[139].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[140] <= WR_DATA[140].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[141] <= WR_DATA[141].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[142] <= WR_DATA[142].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[143] <= WR_DATA[143].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[144] <= WR_DATA[144].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[145] <= WR_DATA[145].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[146] <= WR_DATA[146].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[147] <= WR_DATA[147].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[148] <= WR_DATA[148].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[149] <= WR_DATA[149].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[150] <= WR_DATA[150].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[151] <= WR_DATA[151].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[152] <= WR_DATA[152].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[153] <= WR_DATA[153].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[154] <= WR_DATA[154].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[155] <= WR_DATA[155].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[156] <= WR_DATA[156].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[157] <= WR_DATA[157].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= WR_DATA_VALID.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => WR_DATA_READY.DATAIN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst
CLK => CLK.IN3
RST_IN => RST_IN.IN3
TX_HDR_VALID => TX_HDR_VALID.IN1
TX_HDR[0] => TX_HDR[0].IN1
TX_HDR[1] => TX_HDR[1].IN1
TX_HDR[2] => TX_HDR[2].IN1
TX_HDR[3] => TX_HDR[3].IN1
TX_HDR[4] => TX_HDR[4].IN1
TX_HDR[5] => TX_HDR[5].IN1
TX_HDR[6] => TX_HDR[6].IN1
TX_HDR[7] => TX_HDR[7].IN1
TX_HDR[8] => TX_HDR[8].IN1
TX_HDR[9] => TX_HDR[9].IN1
TX_HDR[10] => TX_HDR[10].IN1
TX_HDR[11] => TX_HDR[11].IN1
TX_HDR[12] => TX_HDR[12].IN1
TX_HDR[13] => TX_HDR[13].IN1
TX_HDR[14] => TX_HDR[14].IN1
TX_HDR[15] => TX_HDR[15].IN1
TX_HDR[16] => TX_HDR[16].IN1
TX_HDR[17] => TX_HDR[17].IN1
TX_HDR[18] => TX_HDR[18].IN1
TX_HDR[19] => TX_HDR[19].IN1
TX_HDR[20] => TX_HDR[20].IN1
TX_HDR[21] => TX_HDR[21].IN1
TX_HDR[22] => TX_HDR[22].IN1
TX_HDR[23] => TX_HDR[23].IN1
TX_HDR[24] => TX_HDR[24].IN1
TX_HDR[25] => TX_HDR[25].IN1
TX_HDR[26] => TX_HDR[26].IN1
TX_HDR[27] => TX_HDR[27].IN1
TX_HDR[28] => TX_HDR[28].IN1
TX_HDR[29] => TX_HDR[29].IN1
TX_HDR[30] => TX_HDR[30].IN1
TX_HDR[31] => TX_HDR[31].IN1
TX_HDR[32] => TX_HDR[32].IN1
TX_HDR[33] => TX_HDR[33].IN1
TX_HDR[34] => TX_HDR[34].IN1
TX_HDR[35] => TX_HDR[35].IN1
TX_HDR[36] => TX_HDR[36].IN1
TX_HDR[37] => TX_HDR[37].IN1
TX_HDR[38] => TX_HDR[38].IN1
TX_HDR[39] => TX_HDR[39].IN1
TX_HDR[40] => TX_HDR[40].IN1
TX_HDR[41] => TX_HDR[41].IN1
TX_HDR[42] => TX_HDR[42].IN1
TX_HDR[43] => TX_HDR[43].IN1
TX_HDR[44] => TX_HDR[44].IN1
TX_HDR[45] => TX_HDR[45].IN1
TX_HDR[46] => TX_HDR[46].IN1
TX_HDR[47] => TX_HDR[47].IN1
TX_HDR[48] => TX_HDR[48].IN1
TX_HDR[49] => TX_HDR[49].IN1
TX_HDR[50] => TX_HDR[50].IN1
TX_HDR[51] => TX_HDR[51].IN1
TX_HDR[52] => TX_HDR[52].IN1
TX_HDR[53] => TX_HDR[53].IN1
TX_HDR[54] => TX_HDR[54].IN1
TX_HDR[55] => TX_HDR[55].IN1
TX_HDR[56] => TX_HDR[56].IN1
TX_HDR[57] => TX_HDR[57].IN1
TX_HDR[58] => TX_HDR[58].IN1
TX_HDR[59] => TX_HDR[59].IN1
TX_HDR[60] => TX_HDR[60].IN1
TX_HDR[61] => TX_HDR[61].IN1
TX_HDR[62] => TX_HDR[62].IN1
TX_HDR[63] => TX_HDR[63].IN1
TX_HDR[64] => TX_HDR[64].IN1
TX_HDR[65] => TX_HDR[65].IN1
TX_HDR[66] => TX_HDR[66].IN1
TX_HDR[67] => TX_HDR[67].IN1
TX_HDR[68] => TX_HDR[68].IN1
TX_HDR[69] => TX_HDR[69].IN1
TX_HDR[70] => TX_HDR[70].IN1
TX_HDR[71] => TX_HDR[71].IN1
TX_HDR[72] => TX_HDR[72].IN1
TX_HDR[73] => TX_HDR[73].IN1
TX_HDR[74] => TX_HDR[74].IN1
TX_HDR[75] => TX_HDR[75].IN1
TX_HDR[76] => TX_HDR[76].IN1
TX_HDR[77] => TX_HDR[77].IN1
TX_HDR[78] => TX_HDR[78].IN1
TX_HDR[79] => TX_HDR[79].IN1
TX_HDR[80] => TX_HDR[80].IN1
TX_HDR[81] => TX_HDR[81].IN1
TX_HDR[82] => TX_HDR[82].IN1
TX_HDR[83] => TX_HDR[83].IN1
TX_HDR[84] => TX_HDR[84].IN1
TX_HDR[85] => TX_HDR[85].IN1
TX_HDR[86] => TX_HDR[86].IN1
TX_HDR[87] => TX_HDR[87].IN1
TX_HDR[88] => TX_HDR[88].IN1
TX_HDR[89] => TX_HDR[89].IN1
TX_HDR[90] => TX_HDR[90].IN1
TX_HDR[91] => TX_HDR[91].IN1
TX_HDR[92] => TX_HDR[92].IN1
TX_HDR[93] => TX_HDR[93].IN1
TX_HDR[94] => TX_HDR[94].IN1
TX_HDR[95] => TX_HDR[95].IN1
TX_HDR[96] => TX_HDR[96].IN1
TX_HDR[97] => TX_HDR[97].IN1
TX_HDR[98] => TX_HDR[98].IN1
TX_HDR[99] => TX_HDR[99].IN1
TX_HDR[100] => TX_HDR[100].IN1
TX_HDR[101] => TX_HDR[101].IN1
TX_HDR[102] => TX_HDR[102].IN1
TX_HDR[103] => TX_HDR[103].IN1
TX_HDR[104] => TX_HDR[104].IN1
TX_HDR[105] => TX_HDR[105].IN1
TX_HDR[106] => TX_HDR[106].IN1
TX_HDR[107] => TX_HDR[107].IN1
TX_HDR[108] => TX_HDR[108].IN1
TX_HDR[109] => TX_HDR[109].IN1
TX_HDR[110] => TX_HDR[110].IN1
TX_HDR[111] => TX_HDR[111].IN1
TX_HDR[112] => TX_HDR[112].IN1
TX_HDR[113] => TX_HDR[113].IN1
TX_HDR[114] => TX_HDR[114].IN1
TX_HDR[115] => TX_HDR[115].IN1
TX_HDR[116] => TX_HDR[116].IN1
TX_HDR[117] => TX_HDR[117].IN1
TX_HDR[118] => TX_HDR[118].IN1
TX_HDR[119] => TX_HDR[119].IN1
TX_HDR[120] => TX_HDR[120].IN1
TX_HDR[121] => TX_HDR[121].IN1
TX_HDR[122] => TX_HDR[122].IN1
TX_HDR[123] => TX_HDR[123].IN1
TX_HDR[124] => TX_HDR[124].IN1
TX_HDR[125] => TX_HDR[125].IN1
TX_HDR[126] => TX_HDR[126].IN1
TX_HDR[127] => TX_HDR[127].IN1
TX_HDR_PAYLOAD_LEN[0] => TX_HDR_PAYLOAD_LEN[0].IN1
TX_HDR_PAYLOAD_LEN[1] => TX_HDR_PAYLOAD_LEN[1].IN1
TX_HDR_PAYLOAD_LEN[2] => TX_HDR_PAYLOAD_LEN[2].IN1
TX_HDR_PAYLOAD_LEN[3] => TX_HDR_PAYLOAD_LEN[3].IN1
TX_HDR_PAYLOAD_LEN[4] => TX_HDR_PAYLOAD_LEN[4].IN1
TX_HDR_PAYLOAD_LEN[5] => TX_HDR_PAYLOAD_LEN[5].IN1
TX_HDR_PAYLOAD_LEN[6] => TX_HDR_PAYLOAD_LEN[6].IN1
TX_HDR_PAYLOAD_LEN[7] => TX_HDR_PAYLOAD_LEN[7].IN1
TX_HDR_PAYLOAD_LEN[8] => TX_HDR_PAYLOAD_LEN[8].IN1
TX_HDR_PAYLOAD_LEN[9] => TX_HDR_PAYLOAD_LEN[9].IN1
TX_HDR_NONPAY_LEN[0] => TX_HDR_NONPAY_LEN[0].IN1
TX_HDR_NONPAY_LEN[1] => TX_HDR_NONPAY_LEN[1].IN1
TX_HDR_NONPAY_LEN[2] => TX_HDR_NONPAY_LEN[2].IN1
TX_HDR_NONPAY_LEN[3] => TX_HDR_NONPAY_LEN[3].IN1
TX_HDR_PACKET_LEN[0] => TX_HDR_PACKET_LEN[0].IN1
TX_HDR_PACKET_LEN[1] => TX_HDR_PACKET_LEN[1].IN1
TX_HDR_PACKET_LEN[2] => TX_HDR_PACKET_LEN[2].IN1
TX_HDR_PACKET_LEN[3] => TX_HDR_PACKET_LEN[3].IN1
TX_HDR_PACKET_LEN[4] => TX_HDR_PACKET_LEN[4].IN1
TX_HDR_PACKET_LEN[5] => TX_HDR_PACKET_LEN[5].IN1
TX_HDR_PACKET_LEN[6] => TX_HDR_PACKET_LEN[6].IN1
TX_HDR_PACKET_LEN[7] => TX_HDR_PACKET_LEN[7].IN1
TX_HDR_PACKET_LEN[8] => TX_HDR_PACKET_LEN[8].IN1
TX_HDR_PACKET_LEN[9] => TX_HDR_PACKET_LEN[9].IN1
TX_HDR_PACKET_LEN[10] => TX_HDR_PACKET_LEN[10].IN1
TX_HDR_PACKET_LEN[11] => TX_HDR_PACKET_LEN[11].IN1
TX_HDR_PACKET_LEN[12] => TX_HDR_PACKET_LEN[12].IN1
TX_HDR_PACKET_LEN[13] => TX_HDR_PACKET_LEN[13].IN1
TX_HDR_PACKET_LEN[14] => TX_HDR_PACKET_LEN[14].IN1
TX_HDR_NOPAYLOAD => TX_HDR_NOPAYLOAD.IN1
TX_HDR_READY <= tx_hdr_fifo:txhf_inst.WR_TX_HDR_READY
TX_DATA_VALID => TX_DATA_VALID.IN1
TX_DATA[0] => TX_DATA[0].IN1
TX_DATA[1] => TX_DATA[1].IN1
TX_DATA[2] => TX_DATA[2].IN1
TX_DATA[3] => TX_DATA[3].IN1
TX_DATA[4] => TX_DATA[4].IN1
TX_DATA[5] => TX_DATA[5].IN1
TX_DATA[6] => TX_DATA[6].IN1
TX_DATA[7] => TX_DATA[7].IN1
TX_DATA[8] => TX_DATA[8].IN1
TX_DATA[9] => TX_DATA[9].IN1
TX_DATA[10] => TX_DATA[10].IN1
TX_DATA[11] => TX_DATA[11].IN1
TX_DATA[12] => TX_DATA[12].IN1
TX_DATA[13] => TX_DATA[13].IN1
TX_DATA[14] => TX_DATA[14].IN1
TX_DATA[15] => TX_DATA[15].IN1
TX_DATA[16] => TX_DATA[16].IN1
TX_DATA[17] => TX_DATA[17].IN1
TX_DATA[18] => TX_DATA[18].IN1
TX_DATA[19] => TX_DATA[19].IN1
TX_DATA[20] => TX_DATA[20].IN1
TX_DATA[21] => TX_DATA[21].IN1
TX_DATA[22] => TX_DATA[22].IN1
TX_DATA[23] => TX_DATA[23].IN1
TX_DATA[24] => TX_DATA[24].IN1
TX_DATA[25] => TX_DATA[25].IN1
TX_DATA[26] => TX_DATA[26].IN1
TX_DATA[27] => TX_DATA[27].IN1
TX_DATA[28] => TX_DATA[28].IN1
TX_DATA[29] => TX_DATA[29].IN1
TX_DATA[30] => TX_DATA[30].IN1
TX_DATA[31] => TX_DATA[31].IN1
TX_DATA[32] => TX_DATA[32].IN1
TX_DATA[33] => TX_DATA[33].IN1
TX_DATA[34] => TX_DATA[34].IN1
TX_DATA[35] => TX_DATA[35].IN1
TX_DATA[36] => TX_DATA[36].IN1
TX_DATA[37] => TX_DATA[37].IN1
TX_DATA[38] => TX_DATA[38].IN1
TX_DATA[39] => TX_DATA[39].IN1
TX_DATA[40] => TX_DATA[40].IN1
TX_DATA[41] => TX_DATA[41].IN1
TX_DATA[42] => TX_DATA[42].IN1
TX_DATA[43] => TX_DATA[43].IN1
TX_DATA[44] => TX_DATA[44].IN1
TX_DATA[45] => TX_DATA[45].IN1
TX_DATA[46] => TX_DATA[46].IN1
TX_DATA[47] => TX_DATA[47].IN1
TX_DATA[48] => TX_DATA[48].IN1
TX_DATA[49] => TX_DATA[49].IN1
TX_DATA[50] => TX_DATA[50].IN1
TX_DATA[51] => TX_DATA[51].IN1
TX_DATA[52] => TX_DATA[52].IN1
TX_DATA[53] => TX_DATA[53].IN1
TX_DATA[54] => TX_DATA[54].IN1
TX_DATA[55] => TX_DATA[55].IN1
TX_DATA[56] => TX_DATA[56].IN1
TX_DATA[57] => TX_DATA[57].IN1
TX_DATA[58] => TX_DATA[58].IN1
TX_DATA[59] => TX_DATA[59].IN1
TX_DATA[60] => TX_DATA[60].IN1
TX_DATA[61] => TX_DATA[61].IN1
TX_DATA[62] => TX_DATA[62].IN1
TX_DATA[63] => TX_DATA[63].IN1
TX_DATA_START_FLAG => TX_DATA_START_FLAG.IN1
TX_DATA_START_OFFSET[0] => TX_DATA_START_OFFSET[0].IN1
TX_DATA_END_FLAG => TX_DATA_END_FLAG.IN1
TX_DATA_END_OFFSET[0] => TX_DATA_END_OFFSET[0].IN1
TX_DATA_READY <= tx_data_pipeline:tx_data_pipeline_inst.WR_TX_DATA_READY
TX_PKT_READY => TX_PKT_READY.IN1
TX_PKT[0] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[1] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[2] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[3] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[4] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[5] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[6] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[7] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[8] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[9] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[10] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[11] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[12] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[13] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[14] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[15] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[16] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[17] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[18] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[19] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[20] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[21] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[22] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[23] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[24] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[25] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[26] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[27] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[28] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[29] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[30] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[31] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[32] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[33] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[34] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[35] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[36] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[37] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[38] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[39] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[40] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[41] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[42] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[43] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[44] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[45] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[46] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[47] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[48] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[49] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[50] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[51] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[52] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[53] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[54] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[55] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[56] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[57] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[58] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[59] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[60] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[61] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[62] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT[63] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT
TX_PKT_START_FLAG <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT_START_FLAG
TX_PKT_START_OFFSET[0] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT_START_OFFSET
TX_PKT_END_FLAG <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT_END_FLAG
TX_PKT_END_OFFSET[0] <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT_END_OFFSET
TX_PKT_VALID <= tx_alignment_pipeline:tx_alignment_inst.TX_PKT_VALID


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst
CLK => CLK.IN2
RST_IN => RST_IN.IN2
WR_TX_DATA_VALID => WR_TX_DATA_VALID.IN1
WR_TX_DATA[0] => WR_TX_DATA[0].IN1
WR_TX_DATA[1] => WR_TX_DATA[1].IN1
WR_TX_DATA[2] => WR_TX_DATA[2].IN1
WR_TX_DATA[3] => WR_TX_DATA[3].IN1
WR_TX_DATA[4] => WR_TX_DATA[4].IN1
WR_TX_DATA[5] => WR_TX_DATA[5].IN1
WR_TX_DATA[6] => WR_TX_DATA[6].IN1
WR_TX_DATA[7] => WR_TX_DATA[7].IN1
WR_TX_DATA[8] => WR_TX_DATA[8].IN1
WR_TX_DATA[9] => WR_TX_DATA[9].IN1
WR_TX_DATA[10] => WR_TX_DATA[10].IN1
WR_TX_DATA[11] => WR_TX_DATA[11].IN1
WR_TX_DATA[12] => WR_TX_DATA[12].IN1
WR_TX_DATA[13] => WR_TX_DATA[13].IN1
WR_TX_DATA[14] => WR_TX_DATA[14].IN1
WR_TX_DATA[15] => WR_TX_DATA[15].IN1
WR_TX_DATA[16] => WR_TX_DATA[16].IN1
WR_TX_DATA[17] => WR_TX_DATA[17].IN1
WR_TX_DATA[18] => WR_TX_DATA[18].IN1
WR_TX_DATA[19] => WR_TX_DATA[19].IN1
WR_TX_DATA[20] => WR_TX_DATA[20].IN1
WR_TX_DATA[21] => WR_TX_DATA[21].IN1
WR_TX_DATA[22] => WR_TX_DATA[22].IN1
WR_TX_DATA[23] => WR_TX_DATA[23].IN1
WR_TX_DATA[24] => WR_TX_DATA[24].IN1
WR_TX_DATA[25] => WR_TX_DATA[25].IN1
WR_TX_DATA[26] => WR_TX_DATA[26].IN1
WR_TX_DATA[27] => WR_TX_DATA[27].IN1
WR_TX_DATA[28] => WR_TX_DATA[28].IN1
WR_TX_DATA[29] => WR_TX_DATA[29].IN1
WR_TX_DATA[30] => WR_TX_DATA[30].IN1
WR_TX_DATA[31] => WR_TX_DATA[31].IN1
WR_TX_DATA[32] => WR_TX_DATA[32].IN1
WR_TX_DATA[33] => WR_TX_DATA[33].IN1
WR_TX_DATA[34] => WR_TX_DATA[34].IN1
WR_TX_DATA[35] => WR_TX_DATA[35].IN1
WR_TX_DATA[36] => WR_TX_DATA[36].IN1
WR_TX_DATA[37] => WR_TX_DATA[37].IN1
WR_TX_DATA[38] => WR_TX_DATA[38].IN1
WR_TX_DATA[39] => WR_TX_DATA[39].IN1
WR_TX_DATA[40] => WR_TX_DATA[40].IN1
WR_TX_DATA[41] => WR_TX_DATA[41].IN1
WR_TX_DATA[42] => WR_TX_DATA[42].IN1
WR_TX_DATA[43] => WR_TX_DATA[43].IN1
WR_TX_DATA[44] => WR_TX_DATA[44].IN1
WR_TX_DATA[45] => WR_TX_DATA[45].IN1
WR_TX_DATA[46] => WR_TX_DATA[46].IN1
WR_TX_DATA[47] => WR_TX_DATA[47].IN1
WR_TX_DATA[48] => WR_TX_DATA[48].IN1
WR_TX_DATA[49] => WR_TX_DATA[49].IN1
WR_TX_DATA[50] => WR_TX_DATA[50].IN1
WR_TX_DATA[51] => WR_TX_DATA[51].IN1
WR_TX_DATA[52] => WR_TX_DATA[52].IN1
WR_TX_DATA[53] => WR_TX_DATA[53].IN1
WR_TX_DATA[54] => WR_TX_DATA[54].IN1
WR_TX_DATA[55] => WR_TX_DATA[55].IN1
WR_TX_DATA[56] => WR_TX_DATA[56].IN1
WR_TX_DATA[57] => WR_TX_DATA[57].IN1
WR_TX_DATA[58] => WR_TX_DATA[58].IN1
WR_TX_DATA[59] => WR_TX_DATA[59].IN1
WR_TX_DATA[60] => WR_TX_DATA[60].IN1
WR_TX_DATA[61] => WR_TX_DATA[61].IN1
WR_TX_DATA[62] => WR_TX_DATA[62].IN1
WR_TX_DATA[63] => WR_TX_DATA[63].IN1
WR_TX_DATA_START_FLAG => WR_TX_DATA_START_FLAG.IN1
WR_TX_DATA_START_OFFSET[0] => WR_TX_DATA_START_OFFSET[0].IN1
WR_TX_DATA_END_FLAG => WR_TX_DATA_END_FLAG.IN1
WR_TX_DATA_END_OFFSET[0] => WR_TX_DATA_END_OFFSET[0].IN1
WR_TX_DATA_READY <= tx_data_shift:tx_shift_inst.WR_TX_DATA_READY
RD_TX_DATA_WORD_READY[0] => RD_TX_DATA_WORD_READY[0].IN1
RD_TX_DATA_WORD_READY[1] => RD_TX_DATA_WORD_READY[1].IN1
RD_TX_DATA[0] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[1] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[2] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[3] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[4] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[5] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[6] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[7] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[8] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[9] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[10] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[11] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[12] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[13] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[14] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[15] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[16] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[17] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[18] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[19] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[20] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[21] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[22] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[23] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[24] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[25] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[26] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[27] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[28] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[29] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[30] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[31] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[32] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[33] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[34] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[35] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[36] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[37] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[38] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[39] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[40] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[41] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[42] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[43] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[44] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[45] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[46] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[47] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[48] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[49] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[50] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[51] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[52] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[53] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[54] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[55] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[56] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[57] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[58] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[59] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[60] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[61] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[62] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA[63] <= tx_data_fifo:txdf_inst.RD_TX_DATA
RD_TX_DATA_END_FLAGS[0] <= tx_data_fifo:txdf_inst.RD_TX_DATA_END_FLAGS
RD_TX_DATA_END_FLAGS[1] <= tx_data_fifo:txdf_inst.RD_TX_DATA_END_FLAGS
RD_TX_DATA_START_FLAG <= tx_data_fifo:txdf_inst.RD_TX_DATA_START_FLAG
RD_TX_DATA_WORD_VALID[0] <= tx_data_fifo:txdf_inst.RD_TX_DATA_WORD_VALID
RD_TX_DATA_WORD_VALID[1] <= tx_data_fifo:txdf_inst.RD_TX_DATA_WORD_VALID


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst
CLK => CLK.IN2
RST_IN => RST_IN.IN2
WR_TX_DATA_VALID => WR_TX_DATA_VALID.IN1
WR_TX_DATA[0] => WR_TX_DATA[0].IN1
WR_TX_DATA[1] => WR_TX_DATA[1].IN1
WR_TX_DATA[2] => WR_TX_DATA[2].IN1
WR_TX_DATA[3] => WR_TX_DATA[3].IN1
WR_TX_DATA[4] => WR_TX_DATA[4].IN1
WR_TX_DATA[5] => WR_TX_DATA[5].IN1
WR_TX_DATA[6] => WR_TX_DATA[6].IN1
WR_TX_DATA[7] => WR_TX_DATA[7].IN1
WR_TX_DATA[8] => WR_TX_DATA[8].IN1
WR_TX_DATA[9] => WR_TX_DATA[9].IN1
WR_TX_DATA[10] => WR_TX_DATA[10].IN1
WR_TX_DATA[11] => WR_TX_DATA[11].IN1
WR_TX_DATA[12] => WR_TX_DATA[12].IN1
WR_TX_DATA[13] => WR_TX_DATA[13].IN1
WR_TX_DATA[14] => WR_TX_DATA[14].IN1
WR_TX_DATA[15] => WR_TX_DATA[15].IN1
WR_TX_DATA[16] => WR_TX_DATA[16].IN1
WR_TX_DATA[17] => WR_TX_DATA[17].IN1
WR_TX_DATA[18] => WR_TX_DATA[18].IN1
WR_TX_DATA[19] => WR_TX_DATA[19].IN1
WR_TX_DATA[20] => WR_TX_DATA[20].IN1
WR_TX_DATA[21] => WR_TX_DATA[21].IN1
WR_TX_DATA[22] => WR_TX_DATA[22].IN1
WR_TX_DATA[23] => WR_TX_DATA[23].IN1
WR_TX_DATA[24] => WR_TX_DATA[24].IN1
WR_TX_DATA[25] => WR_TX_DATA[25].IN1
WR_TX_DATA[26] => WR_TX_DATA[26].IN1
WR_TX_DATA[27] => WR_TX_DATA[27].IN1
WR_TX_DATA[28] => WR_TX_DATA[28].IN1
WR_TX_DATA[29] => WR_TX_DATA[29].IN1
WR_TX_DATA[30] => WR_TX_DATA[30].IN1
WR_TX_DATA[31] => WR_TX_DATA[31].IN1
WR_TX_DATA[32] => WR_TX_DATA[32].IN1
WR_TX_DATA[33] => WR_TX_DATA[33].IN1
WR_TX_DATA[34] => WR_TX_DATA[34].IN1
WR_TX_DATA[35] => WR_TX_DATA[35].IN1
WR_TX_DATA[36] => WR_TX_DATA[36].IN1
WR_TX_DATA[37] => WR_TX_DATA[37].IN1
WR_TX_DATA[38] => WR_TX_DATA[38].IN1
WR_TX_DATA[39] => WR_TX_DATA[39].IN1
WR_TX_DATA[40] => WR_TX_DATA[40].IN1
WR_TX_DATA[41] => WR_TX_DATA[41].IN1
WR_TX_DATA[42] => WR_TX_DATA[42].IN1
WR_TX_DATA[43] => WR_TX_DATA[43].IN1
WR_TX_DATA[44] => WR_TX_DATA[44].IN1
WR_TX_DATA[45] => WR_TX_DATA[45].IN1
WR_TX_DATA[46] => WR_TX_DATA[46].IN1
WR_TX_DATA[47] => WR_TX_DATA[47].IN1
WR_TX_DATA[48] => WR_TX_DATA[48].IN1
WR_TX_DATA[49] => WR_TX_DATA[49].IN1
WR_TX_DATA[50] => WR_TX_DATA[50].IN1
WR_TX_DATA[51] => WR_TX_DATA[51].IN1
WR_TX_DATA[52] => WR_TX_DATA[52].IN1
WR_TX_DATA[53] => WR_TX_DATA[53].IN1
WR_TX_DATA[54] => WR_TX_DATA[54].IN1
WR_TX_DATA[55] => WR_TX_DATA[55].IN1
WR_TX_DATA[56] => WR_TX_DATA[56].IN1
WR_TX_DATA[57] => WR_TX_DATA[57].IN1
WR_TX_DATA[58] => WR_TX_DATA[58].IN1
WR_TX_DATA[59] => WR_TX_DATA[59].IN1
WR_TX_DATA[60] => WR_TX_DATA[60].IN1
WR_TX_DATA[61] => WR_TX_DATA[61].IN1
WR_TX_DATA[62] => WR_TX_DATA[62].IN1
WR_TX_DATA[63] => WR_TX_DATA[63].IN1
WR_TX_DATA_START_FLAG => WR_TX_DATA_START_FLAG.IN1
WR_TX_DATA_START_OFFSET[0] => WR_TX_DATA_START_OFFSET[0].IN3
WR_TX_DATA_END_FLAG => WR_TX_DATA_END_FLAG.IN1
WR_TX_DATA_END_OFFSET[0] => WR_TX_DATA_END_OFFSET[0].IN1
WR_TX_DATA_READY <= pipeline:input_register.WR_DATA_READY
RD_TX_DATA_READY => RD_TX_DATA_READY.IN1
RD_TX_DATA[0] <= pipeline:output_register.RD_DATA
RD_TX_DATA[1] <= pipeline:output_register.RD_DATA
RD_TX_DATA[2] <= pipeline:output_register.RD_DATA
RD_TX_DATA[3] <= pipeline:output_register.RD_DATA
RD_TX_DATA[4] <= pipeline:output_register.RD_DATA
RD_TX_DATA[5] <= pipeline:output_register.RD_DATA
RD_TX_DATA[6] <= pipeline:output_register.RD_DATA
RD_TX_DATA[7] <= pipeline:output_register.RD_DATA
RD_TX_DATA[8] <= pipeline:output_register.RD_DATA
RD_TX_DATA[9] <= pipeline:output_register.RD_DATA
RD_TX_DATA[10] <= pipeline:output_register.RD_DATA
RD_TX_DATA[11] <= pipeline:output_register.RD_DATA
RD_TX_DATA[12] <= pipeline:output_register.RD_DATA
RD_TX_DATA[13] <= pipeline:output_register.RD_DATA
RD_TX_DATA[14] <= pipeline:output_register.RD_DATA
RD_TX_DATA[15] <= pipeline:output_register.RD_DATA
RD_TX_DATA[16] <= pipeline:output_register.RD_DATA
RD_TX_DATA[17] <= pipeline:output_register.RD_DATA
RD_TX_DATA[18] <= pipeline:output_register.RD_DATA
RD_TX_DATA[19] <= pipeline:output_register.RD_DATA
RD_TX_DATA[20] <= pipeline:output_register.RD_DATA
RD_TX_DATA[21] <= pipeline:output_register.RD_DATA
RD_TX_DATA[22] <= pipeline:output_register.RD_DATA
RD_TX_DATA[23] <= pipeline:output_register.RD_DATA
RD_TX_DATA[24] <= pipeline:output_register.RD_DATA
RD_TX_DATA[25] <= pipeline:output_register.RD_DATA
RD_TX_DATA[26] <= pipeline:output_register.RD_DATA
RD_TX_DATA[27] <= pipeline:output_register.RD_DATA
RD_TX_DATA[28] <= pipeline:output_register.RD_DATA
RD_TX_DATA[29] <= pipeline:output_register.RD_DATA
RD_TX_DATA[30] <= pipeline:output_register.RD_DATA
RD_TX_DATA[31] <= pipeline:output_register.RD_DATA
RD_TX_DATA[32] <= pipeline:output_register.RD_DATA
RD_TX_DATA[33] <= pipeline:output_register.RD_DATA
RD_TX_DATA[34] <= pipeline:output_register.RD_DATA
RD_TX_DATA[35] <= pipeline:output_register.RD_DATA
RD_TX_DATA[36] <= pipeline:output_register.RD_DATA
RD_TX_DATA[37] <= pipeline:output_register.RD_DATA
RD_TX_DATA[38] <= pipeline:output_register.RD_DATA
RD_TX_DATA[39] <= pipeline:output_register.RD_DATA
RD_TX_DATA[40] <= pipeline:output_register.RD_DATA
RD_TX_DATA[41] <= pipeline:output_register.RD_DATA
RD_TX_DATA[42] <= pipeline:output_register.RD_DATA
RD_TX_DATA[43] <= pipeline:output_register.RD_DATA
RD_TX_DATA[44] <= pipeline:output_register.RD_DATA
RD_TX_DATA[45] <= pipeline:output_register.RD_DATA
RD_TX_DATA[46] <= pipeline:output_register.RD_DATA
RD_TX_DATA[47] <= pipeline:output_register.RD_DATA
RD_TX_DATA[48] <= pipeline:output_register.RD_DATA
RD_TX_DATA[49] <= pipeline:output_register.RD_DATA
RD_TX_DATA[50] <= pipeline:output_register.RD_DATA
RD_TX_DATA[51] <= pipeline:output_register.RD_DATA
RD_TX_DATA[52] <= pipeline:output_register.RD_DATA
RD_TX_DATA[53] <= pipeline:output_register.RD_DATA
RD_TX_DATA[54] <= pipeline:output_register.RD_DATA
RD_TX_DATA[55] <= pipeline:output_register.RD_DATA
RD_TX_DATA[56] <= pipeline:output_register.RD_DATA
RD_TX_DATA[57] <= pipeline:output_register.RD_DATA
RD_TX_DATA[58] <= pipeline:output_register.RD_DATA
RD_TX_DATA[59] <= pipeline:output_register.RD_DATA
RD_TX_DATA[60] <= pipeline:output_register.RD_DATA
RD_TX_DATA[61] <= pipeline:output_register.RD_DATA
RD_TX_DATA[62] <= pipeline:output_register.RD_DATA
RD_TX_DATA[63] <= pipeline:output_register.RD_DATA
RD_TX_DATA_START_FLAG <= pipeline:output_register.RD_DATA
RD_TX_DATA_WORD_VALID[0] <= pipeline:output_register.RD_DATA
RD_TX_DATA_WORD_VALID[1] <= pipeline:output_register.RD_DATA
RD_TX_DATA_END_FLAGS[0] <= pipeline:output_register.RD_DATA
RD_TX_DATA_END_FLAGS[1] <= pipeline:output_register.RD_DATA
RD_TX_DATA_VALID <= pipeline:output_register.RD_DATA_VALID


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[60] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[61] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[62] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[63] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[64] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[65] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[66] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[67] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
CLK => rData[1][34].CLK
CLK => rData[1][35].CLK
CLK => rData[1][36].CLK
CLK => rData[1][37].CLK
CLK => rData[1][38].CLK
CLK => rData[1][39].CLK
CLK => rData[1][40].CLK
CLK => rData[1][41].CLK
CLK => rData[1][42].CLK
CLK => rData[1][43].CLK
CLK => rData[1][44].CLK
CLK => rData[1][45].CLK
CLK => rData[1][46].CLK
CLK => rData[1][47].CLK
CLK => rData[1][48].CLK
CLK => rData[1][49].CLK
CLK => rData[1][50].CLK
CLK => rData[1][51].CLK
CLK => rData[1][52].CLK
CLK => rData[1][53].CLK
CLK => rData[1][54].CLK
CLK => rData[1][55].CLK
CLK => rData[1][56].CLK
CLK => rData[1][57].CLK
CLK => rData[1][58].CLK
CLK => rData[1][59].CLK
CLK => rData[1][60].CLK
CLK => rData[1][61].CLK
CLK => rData[1][62].CLK
CLK => rData[1][63].CLK
CLK => rData[1][64].CLK
CLK => rData[1][65].CLK
CLK => rData[1][66].CLK
CLK => rData[1][67].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA[34] => rData[1][34].DATAIN
WR_DATA[35] => rData[1][35].DATAIN
WR_DATA[36] => rData[1][36].DATAIN
WR_DATA[37] => rData[1][37].DATAIN
WR_DATA[38] => rData[1][38].DATAIN
WR_DATA[39] => rData[1][39].DATAIN
WR_DATA[40] => rData[1][40].DATAIN
WR_DATA[41] => rData[1][41].DATAIN
WR_DATA[42] => rData[1][42].DATAIN
WR_DATA[43] => rData[1][43].DATAIN
WR_DATA[44] => rData[1][44].DATAIN
WR_DATA[45] => rData[1][45].DATAIN
WR_DATA[46] => rData[1][46].DATAIN
WR_DATA[47] => rData[1][47].DATAIN
WR_DATA[48] => rData[1][48].DATAIN
WR_DATA[49] => rData[1][49].DATAIN
WR_DATA[50] => rData[1][50].DATAIN
WR_DATA[51] => rData[1][51].DATAIN
WR_DATA[52] => rData[1][52].DATAIN
WR_DATA[53] => rData[1][53].DATAIN
WR_DATA[54] => rData[1][54].DATAIN
WR_DATA[55] => rData[1][55].DATAIN
WR_DATA[56] => rData[1][56].DATAIN
WR_DATA[57] => rData[1][57].DATAIN
WR_DATA[58] => rData[1][58].DATAIN
WR_DATA[59] => rData[1][59].DATAIN
WR_DATA[60] => rData[1][60].DATAIN
WR_DATA[61] => rData[1][61].DATAIN
WR_DATA[62] => rData[1][62].DATAIN
WR_DATA[63] => rData[1][63].DATAIN
WR_DATA[64] => rData[1][64].DATAIN
WR_DATA[65] => rData[1][65].DATAIN
WR_DATA[66] => rData[1][66].DATAIN
WR_DATA[67] => rData[1][67].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= rData[1][34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= rData[1][35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= rData[1][36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= rData[1][37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= rData[1][38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= rData[1][39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= rData[1][40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= rData[1][41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= rData[1][42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= rData[1][43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= rData[1][44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= rData[1][45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= rData[1][46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= rData[1][47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= rData[1][48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= rData[1][49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= rData[1][50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= rData[1][51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= rData[1][52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= rData[1][53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= rData[1][54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= rData[1][55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= rData[1][56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= rData[1][57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= rData[1][58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= rData[1][59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= rData[1][60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= rData[1][61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= rData[1][62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= rData[1][63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= rData[1][64].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= rData[1][65].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= rData[1][66].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[67] <= rData[1][67].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:output_register
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA[68] => WR_DATA[68].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[60] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[61] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[62] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[63] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[64] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[65] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[66] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[67] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[68] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:output_register|reg_pipeline:pipeline_inst
CLK => ~NO_FANOUT~
RST_IN => ~NO_FANOUT~
WR_DATA[0] => RD_DATA[0].DATAIN
WR_DATA[1] => RD_DATA[1].DATAIN
WR_DATA[2] => RD_DATA[2].DATAIN
WR_DATA[3] => RD_DATA[3].DATAIN
WR_DATA[4] => RD_DATA[4].DATAIN
WR_DATA[5] => RD_DATA[5].DATAIN
WR_DATA[6] => RD_DATA[6].DATAIN
WR_DATA[7] => RD_DATA[7].DATAIN
WR_DATA[8] => RD_DATA[8].DATAIN
WR_DATA[9] => RD_DATA[9].DATAIN
WR_DATA[10] => RD_DATA[10].DATAIN
WR_DATA[11] => RD_DATA[11].DATAIN
WR_DATA[12] => RD_DATA[12].DATAIN
WR_DATA[13] => RD_DATA[13].DATAIN
WR_DATA[14] => RD_DATA[14].DATAIN
WR_DATA[15] => RD_DATA[15].DATAIN
WR_DATA[16] => RD_DATA[16].DATAIN
WR_DATA[17] => RD_DATA[17].DATAIN
WR_DATA[18] => RD_DATA[18].DATAIN
WR_DATA[19] => RD_DATA[19].DATAIN
WR_DATA[20] => RD_DATA[20].DATAIN
WR_DATA[21] => RD_DATA[21].DATAIN
WR_DATA[22] => RD_DATA[22].DATAIN
WR_DATA[23] => RD_DATA[23].DATAIN
WR_DATA[24] => RD_DATA[24].DATAIN
WR_DATA[25] => RD_DATA[25].DATAIN
WR_DATA[26] => RD_DATA[26].DATAIN
WR_DATA[27] => RD_DATA[27].DATAIN
WR_DATA[28] => RD_DATA[28].DATAIN
WR_DATA[29] => RD_DATA[29].DATAIN
WR_DATA[30] => RD_DATA[30].DATAIN
WR_DATA[31] => RD_DATA[31].DATAIN
WR_DATA[32] => RD_DATA[32].DATAIN
WR_DATA[33] => RD_DATA[33].DATAIN
WR_DATA[34] => RD_DATA[34].DATAIN
WR_DATA[35] => RD_DATA[35].DATAIN
WR_DATA[36] => RD_DATA[36].DATAIN
WR_DATA[37] => RD_DATA[37].DATAIN
WR_DATA[38] => RD_DATA[38].DATAIN
WR_DATA[39] => RD_DATA[39].DATAIN
WR_DATA[40] => RD_DATA[40].DATAIN
WR_DATA[41] => RD_DATA[41].DATAIN
WR_DATA[42] => RD_DATA[42].DATAIN
WR_DATA[43] => RD_DATA[43].DATAIN
WR_DATA[44] => RD_DATA[44].DATAIN
WR_DATA[45] => RD_DATA[45].DATAIN
WR_DATA[46] => RD_DATA[46].DATAIN
WR_DATA[47] => RD_DATA[47].DATAIN
WR_DATA[48] => RD_DATA[48].DATAIN
WR_DATA[49] => RD_DATA[49].DATAIN
WR_DATA[50] => RD_DATA[50].DATAIN
WR_DATA[51] => RD_DATA[51].DATAIN
WR_DATA[52] => RD_DATA[52].DATAIN
WR_DATA[53] => RD_DATA[53].DATAIN
WR_DATA[54] => RD_DATA[54].DATAIN
WR_DATA[55] => RD_DATA[55].DATAIN
WR_DATA[56] => RD_DATA[56].DATAIN
WR_DATA[57] => RD_DATA[57].DATAIN
WR_DATA[58] => RD_DATA[58].DATAIN
WR_DATA[59] => RD_DATA[59].DATAIN
WR_DATA[60] => RD_DATA[60].DATAIN
WR_DATA[61] => RD_DATA[61].DATAIN
WR_DATA[62] => RD_DATA[62].DATAIN
WR_DATA[63] => RD_DATA[63].DATAIN
WR_DATA[64] => RD_DATA[64].DATAIN
WR_DATA[65] => RD_DATA[65].DATAIN
WR_DATA[66] => RD_DATA[66].DATAIN
WR_DATA[67] => RD_DATA[67].DATAIN
WR_DATA[68] => RD_DATA[68].DATAIN
WR_DATA_VALID => RD_DATA_VALID.DATAIN
WR_DATA_READY <= RD_DATA_READY.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= WR_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= WR_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= WR_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= WR_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= WR_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= WR_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= WR_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= WR_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= WR_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= WR_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= WR_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= WR_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= WR_DATA[12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= WR_DATA[13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= WR_DATA[14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= WR_DATA[15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= WR_DATA[16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= WR_DATA[17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= WR_DATA[18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= WR_DATA[19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= WR_DATA[20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= WR_DATA[21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= WR_DATA[22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= WR_DATA[23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= WR_DATA[24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= WR_DATA[25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= WR_DATA[26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= WR_DATA[27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= WR_DATA[28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= WR_DATA[29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= WR_DATA[30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= WR_DATA[31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= WR_DATA[32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= WR_DATA[33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= WR_DATA[34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= WR_DATA[35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= WR_DATA[36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= WR_DATA[37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= WR_DATA[38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= WR_DATA[39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= WR_DATA[40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= WR_DATA[41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= WR_DATA[42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= WR_DATA[43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= WR_DATA[44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= WR_DATA[45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= WR_DATA[46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= WR_DATA[47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= WR_DATA[48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= WR_DATA[49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= WR_DATA[50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= WR_DATA[51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= WR_DATA[52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= WR_DATA[53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= WR_DATA[54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= WR_DATA[55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= WR_DATA[56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= WR_DATA[57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= WR_DATA[58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= WR_DATA[59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= WR_DATA[60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= WR_DATA[61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= WR_DATA[62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= WR_DATA[63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= WR_DATA[64].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= WR_DATA[65].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= WR_DATA[66].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[67] <= WR_DATA[67].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[68] <= WR_DATA[68].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= WR_DATA_VALID.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => WR_DATA_READY.DATAIN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|offset_to_mask:eof_convert
OFFSET_ENABLE => Decoder0.IN2
OFFSET[0] => Decoder0.IN3
MASK[0] <= <VCC>
MASK[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:em_rotate_inst
WR_DATA[0] => ShiftRight0.IN4
WR_DATA[0] => ShiftRight0.IN5
WR_DATA[1] => ShiftRight0.IN2
WR_DATA[1] => ShiftRight0.IN3
WR_SHIFTAMT[0] => ShiftRight0.IN1
RD_DATA[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|offset_flag_to_one_hot:ef_onehot_inst
WR_OFFSET[0] => ShiftLeft0.IN2
WR_FLAG => ShiftLeft0.IN3
RD_ONE_HOT[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
RD_ONE_HOT[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:ef_rotate_inst
WR_DATA[0] => ShiftRight0.IN4
WR_DATA[0] => ShiftRight0.IN5
WR_DATA[1] => ShiftRight0.IN2
WR_DATA[1] => ShiftRight0.IN3
WR_SHIFTAMT[0] => ShiftRight0.IN1
RD_DATA[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:gen_rotates[0].select_rotate_inst_
WR_DATA[0] => ShiftLeft0.IN4
WR_DATA[0] => ShiftLeft0.IN5
WR_DATA[1] => ShiftLeft0.IN2
WR_DATA[1] => ShiftLeft0.IN3
WR_SHIFTAMT[0] => ShiftLeft0.IN1
RD_DATA[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:gen_rotates[1].select_rotate_inst_
WR_DATA[0] => ShiftLeft0.IN4
WR_DATA[0] => ShiftLeft0.IN5
WR_DATA[1] => ShiftLeft0.IN2
WR_DATA[1] => ShiftLeft0.IN3
WR_SHIFTAMT[0] => ShiftLeft0.IN1
RD_DATA[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|one_hot_mux:gen_multiplexers[0].mux_inst_
ONE_HOT_SELECT[0] => Equal0.IN3
ONE_HOT_SELECT[1] => Equal0.IN2
ONE_HOT_INPUTS[0] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[1] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[2] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[3] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[4] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[5] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[6] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[7] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[8] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[9] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[10] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[11] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[12] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[13] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[14] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[15] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[16] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[17] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[18] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[19] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[20] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[21] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[22] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[23] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[24] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[25] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[26] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[27] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[28] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[29] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[30] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[31] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[32] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[33] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[34] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[35] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[36] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[37] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[38] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[39] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[40] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[41] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[42] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[43] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[44] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[45] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[46] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[47] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[48] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[49] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[50] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[51] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[52] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[53] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[54] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[55] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[56] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[57] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[58] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[59] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[60] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[61] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[62] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[63] => _rOneHotOutput.DATAB
ONE_HOT_OUTPUT[0] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[1] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[2] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[3] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[4] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[5] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[6] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[7] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[8] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[9] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[10] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[11] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[12] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[13] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[14] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[15] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[16] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[17] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[18] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[19] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[20] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[21] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[22] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[23] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[24] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[25] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[26] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[27] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[28] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[29] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[30] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[31] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|one_hot_mux:gen_multiplexers[1].mux_inst_
ONE_HOT_SELECT[0] => Equal0.IN3
ONE_HOT_SELECT[1] => Equal0.IN2
ONE_HOT_INPUTS[0] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[1] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[2] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[3] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[4] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[5] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[6] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[7] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[8] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[9] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[10] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[11] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[12] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[13] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[14] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[15] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[16] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[17] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[18] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[19] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[20] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[21] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[22] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[23] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[24] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[25] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[26] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[27] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[28] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[29] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[30] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[31] => _rOneHotOutput.DATAA
ONE_HOT_INPUTS[32] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[33] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[34] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[35] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[36] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[37] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[38] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[39] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[40] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[41] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[42] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[43] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[44] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[45] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[46] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[47] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[48] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[49] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[50] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[51] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[52] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[53] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[54] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[55] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[56] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[57] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[58] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[59] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[60] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[61] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[62] => _rOneHotOutput.DATAB
ONE_HOT_INPUTS[63] => _rOneHotOutput.DATAB
ONE_HOT_OUTPUT[0] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[1] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[2] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[3] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[4] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[5] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[6] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[7] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[8] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[9] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[10] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[11] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[12] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[13] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[14] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[15] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[16] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[17] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[18] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[19] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[20] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[21] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[22] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[23] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[24] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[25] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[26] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[27] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[28] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[29] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[30] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE
ONE_HOT_OUTPUT[31] <= _rOneHotOutput.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst
CLK => CLK.IN6
RST_IN => RST_IN.IN6
WR_TX_DATA[0] => WR_TX_DATA[0].IN1
WR_TX_DATA[1] => WR_TX_DATA[1].IN1
WR_TX_DATA[2] => WR_TX_DATA[2].IN1
WR_TX_DATA[3] => WR_TX_DATA[3].IN1
WR_TX_DATA[4] => WR_TX_DATA[4].IN1
WR_TX_DATA[5] => WR_TX_DATA[5].IN1
WR_TX_DATA[6] => WR_TX_DATA[6].IN1
WR_TX_DATA[7] => WR_TX_DATA[7].IN1
WR_TX_DATA[8] => WR_TX_DATA[8].IN1
WR_TX_DATA[9] => WR_TX_DATA[9].IN1
WR_TX_DATA[10] => WR_TX_DATA[10].IN1
WR_TX_DATA[11] => WR_TX_DATA[11].IN1
WR_TX_DATA[12] => WR_TX_DATA[12].IN1
WR_TX_DATA[13] => WR_TX_DATA[13].IN1
WR_TX_DATA[14] => WR_TX_DATA[14].IN1
WR_TX_DATA[15] => WR_TX_DATA[15].IN1
WR_TX_DATA[16] => WR_TX_DATA[16].IN1
WR_TX_DATA[17] => WR_TX_DATA[17].IN1
WR_TX_DATA[18] => WR_TX_DATA[18].IN1
WR_TX_DATA[19] => WR_TX_DATA[19].IN1
WR_TX_DATA[20] => WR_TX_DATA[20].IN1
WR_TX_DATA[21] => WR_TX_DATA[21].IN1
WR_TX_DATA[22] => WR_TX_DATA[22].IN1
WR_TX_DATA[23] => WR_TX_DATA[23].IN1
WR_TX_DATA[24] => WR_TX_DATA[24].IN1
WR_TX_DATA[25] => WR_TX_DATA[25].IN1
WR_TX_DATA[26] => WR_TX_DATA[26].IN1
WR_TX_DATA[27] => WR_TX_DATA[27].IN1
WR_TX_DATA[28] => WR_TX_DATA[28].IN1
WR_TX_DATA[29] => WR_TX_DATA[29].IN1
WR_TX_DATA[30] => WR_TX_DATA[30].IN1
WR_TX_DATA[31] => WR_TX_DATA[31].IN1
WR_TX_DATA[32] => WR_TX_DATA[32].IN1
WR_TX_DATA[33] => WR_TX_DATA[33].IN1
WR_TX_DATA[34] => WR_TX_DATA[34].IN1
WR_TX_DATA[35] => WR_TX_DATA[35].IN1
WR_TX_DATA[36] => WR_TX_DATA[36].IN1
WR_TX_DATA[37] => WR_TX_DATA[37].IN1
WR_TX_DATA[38] => WR_TX_DATA[38].IN1
WR_TX_DATA[39] => WR_TX_DATA[39].IN1
WR_TX_DATA[40] => WR_TX_DATA[40].IN1
WR_TX_DATA[41] => WR_TX_DATA[41].IN1
WR_TX_DATA[42] => WR_TX_DATA[42].IN1
WR_TX_DATA[43] => WR_TX_DATA[43].IN1
WR_TX_DATA[44] => WR_TX_DATA[44].IN1
WR_TX_DATA[45] => WR_TX_DATA[45].IN1
WR_TX_DATA[46] => WR_TX_DATA[46].IN1
WR_TX_DATA[47] => WR_TX_DATA[47].IN1
WR_TX_DATA[48] => WR_TX_DATA[48].IN1
WR_TX_DATA[49] => WR_TX_DATA[49].IN1
WR_TX_DATA[50] => WR_TX_DATA[50].IN1
WR_TX_DATA[51] => WR_TX_DATA[51].IN1
WR_TX_DATA[52] => WR_TX_DATA[52].IN1
WR_TX_DATA[53] => WR_TX_DATA[53].IN1
WR_TX_DATA[54] => WR_TX_DATA[54].IN1
WR_TX_DATA[55] => WR_TX_DATA[55].IN1
WR_TX_DATA[56] => WR_TX_DATA[56].IN1
WR_TX_DATA[57] => WR_TX_DATA[57].IN1
WR_TX_DATA[58] => WR_TX_DATA[58].IN1
WR_TX_DATA[59] => WR_TX_DATA[59].IN1
WR_TX_DATA[60] => WR_TX_DATA[60].IN1
WR_TX_DATA[61] => WR_TX_DATA[61].IN1
WR_TX_DATA[62] => WR_TX_DATA[62].IN1
WR_TX_DATA[63] => WR_TX_DATA[63].IN1
WR_TX_DATA_VALID => comb.IN0
WR_TX_DATA_VALID => comb.IN0
WR_TX_DATA_START_FLAG => WR_TX_DATA_START_FLAG.IN1
WR_TX_DATA_WORD_VALID[0] => comb.IN1
WR_TX_DATA_WORD_VALID[1] => comb.IN1
WR_TX_DATA_END_FLAGS[0] => WR_TX_DATA_END_FLAGS[0].IN1
WR_TX_DATA_END_FLAGS[1] => WR_TX_DATA_END_FLAGS[1].IN1
WR_TX_DATA_READY <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
RD_TX_DATA_WORD_READY[0] => RD_TX_DATA_WORD_READY[0].IN1
RD_TX_DATA_WORD_READY[1] => RD_TX_DATA_WORD_READY[1].IN1
RD_TX_DATA[0] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[1] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[2] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[3] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[4] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[5] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[6] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[7] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[8] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[9] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[10] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[11] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[12] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[13] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[14] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[15] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[16] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[17] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[18] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[19] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[20] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[21] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[22] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[23] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[24] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[25] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[26] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[27] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[28] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[29] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[30] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[31] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[32] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[33] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[34] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[35] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[36] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[37] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[38] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[39] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[40] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[41] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[42] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[43] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[44] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[45] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[46] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[47] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[48] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[49] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[50] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[51] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[52] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[53] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[54] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[55] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[56] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[57] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[58] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[59] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[60] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[61] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[62] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA[63] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA_START_FLAG <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA_END_FLAGS[0] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA_END_FLAGS[1] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA
RD_TX_DATA_WORD_VALID[0] <= pipeline:gen_regs_fifos[0].fifo_pipeline_inst_.RD_DATA_VALID
RD_TX_DATA_WORD_VALID[1] <= pipeline:gen_regs_fifos[1].fifo_pipeline_inst_.RD_DATA_VALID
RD_TX_DATA_PACKET_VALID <= <GND>


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_
CLK => CLK.IN2
RST => RST.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_VALID => wWrEn.IN1
WR_READY <= rFull.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= scsdpram:mem.RD1_DATA
RD_DATA[1] <= scsdpram:mem.RD1_DATA
RD_DATA[2] <= scsdpram:mem.RD1_DATA
RD_DATA[3] <= scsdpram:mem.RD1_DATA
RD_DATA[4] <= scsdpram:mem.RD1_DATA
RD_DATA[5] <= scsdpram:mem.RD1_DATA
RD_DATA[6] <= scsdpram:mem.RD1_DATA
RD_DATA[7] <= scsdpram:mem.RD1_DATA
RD_DATA[8] <= scsdpram:mem.RD1_DATA
RD_DATA[9] <= scsdpram:mem.RD1_DATA
RD_DATA[10] <= scsdpram:mem.RD1_DATA
RD_DATA[11] <= scsdpram:mem.RD1_DATA
RD_DATA[12] <= scsdpram:mem.RD1_DATA
RD_DATA[13] <= scsdpram:mem.RD1_DATA
RD_DATA[14] <= scsdpram:mem.RD1_DATA
RD_DATA[15] <= scsdpram:mem.RD1_DATA
RD_DATA[16] <= scsdpram:mem.RD1_DATA
RD_DATA[17] <= scsdpram:mem.RD1_DATA
RD_DATA[18] <= scsdpram:mem.RD1_DATA
RD_DATA[19] <= scsdpram:mem.RD1_DATA
RD_DATA[20] <= scsdpram:mem.RD1_DATA
RD_DATA[21] <= scsdpram:mem.RD1_DATA
RD_DATA[22] <= scsdpram:mem.RD1_DATA
RD_DATA[23] <= scsdpram:mem.RD1_DATA
RD_DATA[24] <= scsdpram:mem.RD1_DATA
RD_DATA[25] <= scsdpram:mem.RD1_DATA
RD_DATA[26] <= scsdpram:mem.RD1_DATA
RD_DATA[27] <= scsdpram:mem.RD1_DATA
RD_DATA[28] <= scsdpram:mem.RD1_DATA
RD_DATA[29] <= scsdpram:mem.RD1_DATA
RD_DATA[30] <= scsdpram:mem.RD1_DATA
RD_DATA[31] <= scsdpram:mem.RD1_DATA
RD_DATA[32] <= scsdpram:mem.RD1_DATA
RD_DATA[33] <= scsdpram:mem.RD1_DATA
RD_READY => wRdEnExternal.IN1
RD_READY => wRdRdy.IN1
RD_VALID <= rValid.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem
CLK => rMemory.we_a.CLK
CLK => rMemory.waddr_a[11].CLK
CLK => rMemory.waddr_a[10].CLK
CLK => rMemory.waddr_a[9].CLK
CLK => rMemory.waddr_a[8].CLK
CLK => rMemory.waddr_a[7].CLK
CLK => rMemory.waddr_a[6].CLK
CLK => rMemory.waddr_a[5].CLK
CLK => rMemory.waddr_a[4].CLK
CLK => rMemory.waddr_a[3].CLK
CLK => rMemory.waddr_a[2].CLK
CLK => rMemory.waddr_a[1].CLK
CLK => rMemory.waddr_a[0].CLK
CLK => rMemory.data_a[33].CLK
CLK => rMemory.data_a[32].CLK
CLK => rMemory.data_a[31].CLK
CLK => rMemory.data_a[30].CLK
CLK => rMemory.data_a[29].CLK
CLK => rMemory.data_a[28].CLK
CLK => rMemory.data_a[27].CLK
CLK => rMemory.data_a[26].CLK
CLK => rMemory.data_a[25].CLK
CLK => rMemory.data_a[24].CLK
CLK => rMemory.data_a[23].CLK
CLK => rMemory.data_a[22].CLK
CLK => rMemory.data_a[21].CLK
CLK => rMemory.data_a[20].CLK
CLK => rMemory.data_a[19].CLK
CLK => rMemory.data_a[18].CLK
CLK => rMemory.data_a[17].CLK
CLK => rMemory.data_a[16].CLK
CLK => rMemory.data_a[15].CLK
CLK => rMemory.data_a[14].CLK
CLK => rMemory.data_a[13].CLK
CLK => rMemory.data_a[12].CLK
CLK => rMemory.data_a[11].CLK
CLK => rMemory.data_a[10].CLK
CLK => rMemory.data_a[9].CLK
CLK => rMemory.data_a[8].CLK
CLK => rMemory.data_a[7].CLK
CLK => rMemory.data_a[6].CLK
CLK => rMemory.data_a[5].CLK
CLK => rMemory.data_a[4].CLK
CLK => rMemory.data_a[3].CLK
CLK => rMemory.data_a[2].CLK
CLK => rMemory.data_a[1].CLK
CLK => rMemory.data_a[0].CLK
CLK => rDataOut[0].CLK
CLK => rDataOut[1].CLK
CLK => rDataOut[2].CLK
CLK => rDataOut[3].CLK
CLK => rDataOut[4].CLK
CLK => rDataOut[5].CLK
CLK => rDataOut[6].CLK
CLK => rDataOut[7].CLK
CLK => rDataOut[8].CLK
CLK => rDataOut[9].CLK
CLK => rDataOut[10].CLK
CLK => rDataOut[11].CLK
CLK => rDataOut[12].CLK
CLK => rDataOut[13].CLK
CLK => rDataOut[14].CLK
CLK => rDataOut[15].CLK
CLK => rDataOut[16].CLK
CLK => rDataOut[17].CLK
CLK => rDataOut[18].CLK
CLK => rDataOut[19].CLK
CLK => rDataOut[20].CLK
CLK => rDataOut[21].CLK
CLK => rDataOut[22].CLK
CLK => rDataOut[23].CLK
CLK => rDataOut[24].CLK
CLK => rDataOut[25].CLK
CLK => rDataOut[26].CLK
CLK => rDataOut[27].CLK
CLK => rDataOut[28].CLK
CLK => rDataOut[29].CLK
CLK => rDataOut[30].CLK
CLK => rDataOut[31].CLK
CLK => rDataOut[32].CLK
CLK => rDataOut[33].CLK
CLK => rMemory.CLK0
RD1_EN => rDataOut[0].ENA
RD1_EN => rDataOut[1].ENA
RD1_EN => rDataOut[2].ENA
RD1_EN => rDataOut[3].ENA
RD1_EN => rDataOut[4].ENA
RD1_EN => rDataOut[5].ENA
RD1_EN => rDataOut[6].ENA
RD1_EN => rDataOut[7].ENA
RD1_EN => rDataOut[8].ENA
RD1_EN => rDataOut[9].ENA
RD1_EN => rDataOut[10].ENA
RD1_EN => rDataOut[11].ENA
RD1_EN => rDataOut[12].ENA
RD1_EN => rDataOut[13].ENA
RD1_EN => rDataOut[14].ENA
RD1_EN => rDataOut[15].ENA
RD1_EN => rDataOut[16].ENA
RD1_EN => rDataOut[17].ENA
RD1_EN => rDataOut[18].ENA
RD1_EN => rDataOut[19].ENA
RD1_EN => rDataOut[20].ENA
RD1_EN => rDataOut[21].ENA
RD1_EN => rDataOut[22].ENA
RD1_EN => rDataOut[23].ENA
RD1_EN => rDataOut[24].ENA
RD1_EN => rDataOut[25].ENA
RD1_EN => rDataOut[26].ENA
RD1_EN => rDataOut[27].ENA
RD1_EN => rDataOut[28].ENA
RD1_EN => rDataOut[29].ENA
RD1_EN => rDataOut[30].ENA
RD1_EN => rDataOut[31].ENA
RD1_EN => rDataOut[32].ENA
RD1_EN => rDataOut[33].ENA
RD1_ADDR[0] => rMemory.RADDR
RD1_ADDR[1] => rMemory.RADDR1
RD1_ADDR[2] => rMemory.RADDR2
RD1_ADDR[3] => rMemory.RADDR3
RD1_ADDR[4] => rMemory.RADDR4
RD1_ADDR[5] => rMemory.RADDR5
RD1_ADDR[6] => rMemory.RADDR6
RD1_ADDR[7] => rMemory.RADDR7
RD1_ADDR[8] => rMemory.RADDR8
RD1_ADDR[9] => rMemory.RADDR9
RD1_ADDR[10] => rMemory.RADDR10
RD1_ADDR[11] => rMemory.RADDR11
RD1_DATA[0] <= rDataOut[0].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[1] <= rDataOut[1].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[2] <= rDataOut[2].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[3] <= rDataOut[3].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[4] <= rDataOut[4].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[5] <= rDataOut[5].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[6] <= rDataOut[6].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[7] <= rDataOut[7].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[8] <= rDataOut[8].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[9] <= rDataOut[9].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[10] <= rDataOut[10].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[11] <= rDataOut[11].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[12] <= rDataOut[12].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[13] <= rDataOut[13].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[14] <= rDataOut[14].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[15] <= rDataOut[15].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[16] <= rDataOut[16].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[17] <= rDataOut[17].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[18] <= rDataOut[18].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[19] <= rDataOut[19].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[20] <= rDataOut[20].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[21] <= rDataOut[21].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[22] <= rDataOut[22].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[23] <= rDataOut[23].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[24] <= rDataOut[24].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[25] <= rDataOut[25].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[26] <= rDataOut[26].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[27] <= rDataOut[27].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[28] <= rDataOut[28].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[29] <= rDataOut[29].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[30] <= rDataOut[30].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[31] <= rDataOut[31].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[32] <= rDataOut[32].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[33] <= rDataOut[33].DB_MAX_OUTPUT_PORT_TYPE
WR1_EN => rMemory.we_a.DATAIN
WR1_EN => rMemory.WE
WR1_ADDR[0] => rMemory.waddr_a[0].DATAIN
WR1_ADDR[0] => rMemory.WADDR
WR1_ADDR[1] => rMemory.waddr_a[1].DATAIN
WR1_ADDR[1] => rMemory.WADDR1
WR1_ADDR[2] => rMemory.waddr_a[2].DATAIN
WR1_ADDR[2] => rMemory.WADDR2
WR1_ADDR[3] => rMemory.waddr_a[3].DATAIN
WR1_ADDR[3] => rMemory.WADDR3
WR1_ADDR[4] => rMemory.waddr_a[4].DATAIN
WR1_ADDR[4] => rMemory.WADDR4
WR1_ADDR[5] => rMemory.waddr_a[5].DATAIN
WR1_ADDR[5] => rMemory.WADDR5
WR1_ADDR[6] => rMemory.waddr_a[6].DATAIN
WR1_ADDR[6] => rMemory.WADDR6
WR1_ADDR[7] => rMemory.waddr_a[7].DATAIN
WR1_ADDR[7] => rMemory.WADDR7
WR1_ADDR[8] => rMemory.waddr_a[8].DATAIN
WR1_ADDR[8] => rMemory.WADDR8
WR1_ADDR[9] => rMemory.waddr_a[9].DATAIN
WR1_ADDR[9] => rMemory.WADDR9
WR1_ADDR[10] => rMemory.waddr_a[10].DATAIN
WR1_ADDR[10] => rMemory.WADDR10
WR1_ADDR[11] => rMemory.waddr_a[11].DATAIN
WR1_ADDR[11] => rMemory.WADDR11
WR1_DATA[0] => rMemory.data_a[0].DATAIN
WR1_DATA[0] => rMemory.DATAIN
WR1_DATA[1] => rMemory.data_a[1].DATAIN
WR1_DATA[1] => rMemory.DATAIN1
WR1_DATA[2] => rMemory.data_a[2].DATAIN
WR1_DATA[2] => rMemory.DATAIN2
WR1_DATA[3] => rMemory.data_a[3].DATAIN
WR1_DATA[3] => rMemory.DATAIN3
WR1_DATA[4] => rMemory.data_a[4].DATAIN
WR1_DATA[4] => rMemory.DATAIN4
WR1_DATA[5] => rMemory.data_a[5].DATAIN
WR1_DATA[5] => rMemory.DATAIN5
WR1_DATA[6] => rMemory.data_a[6].DATAIN
WR1_DATA[6] => rMemory.DATAIN6
WR1_DATA[7] => rMemory.data_a[7].DATAIN
WR1_DATA[7] => rMemory.DATAIN7
WR1_DATA[8] => rMemory.data_a[8].DATAIN
WR1_DATA[8] => rMemory.DATAIN8
WR1_DATA[9] => rMemory.data_a[9].DATAIN
WR1_DATA[9] => rMemory.DATAIN9
WR1_DATA[10] => rMemory.data_a[10].DATAIN
WR1_DATA[10] => rMemory.DATAIN10
WR1_DATA[11] => rMemory.data_a[11].DATAIN
WR1_DATA[11] => rMemory.DATAIN11
WR1_DATA[12] => rMemory.data_a[12].DATAIN
WR1_DATA[12] => rMemory.DATAIN12
WR1_DATA[13] => rMemory.data_a[13].DATAIN
WR1_DATA[13] => rMemory.DATAIN13
WR1_DATA[14] => rMemory.data_a[14].DATAIN
WR1_DATA[14] => rMemory.DATAIN14
WR1_DATA[15] => rMemory.data_a[15].DATAIN
WR1_DATA[15] => rMemory.DATAIN15
WR1_DATA[16] => rMemory.data_a[16].DATAIN
WR1_DATA[16] => rMemory.DATAIN16
WR1_DATA[17] => rMemory.data_a[17].DATAIN
WR1_DATA[17] => rMemory.DATAIN17
WR1_DATA[18] => rMemory.data_a[18].DATAIN
WR1_DATA[18] => rMemory.DATAIN18
WR1_DATA[19] => rMemory.data_a[19].DATAIN
WR1_DATA[19] => rMemory.DATAIN19
WR1_DATA[20] => rMemory.data_a[20].DATAIN
WR1_DATA[20] => rMemory.DATAIN20
WR1_DATA[21] => rMemory.data_a[21].DATAIN
WR1_DATA[21] => rMemory.DATAIN21
WR1_DATA[22] => rMemory.data_a[22].DATAIN
WR1_DATA[22] => rMemory.DATAIN22
WR1_DATA[23] => rMemory.data_a[23].DATAIN
WR1_DATA[23] => rMemory.DATAIN23
WR1_DATA[24] => rMemory.data_a[24].DATAIN
WR1_DATA[24] => rMemory.DATAIN24
WR1_DATA[25] => rMemory.data_a[25].DATAIN
WR1_DATA[25] => rMemory.DATAIN25
WR1_DATA[26] => rMemory.data_a[26].DATAIN
WR1_DATA[26] => rMemory.DATAIN26
WR1_DATA[27] => rMemory.data_a[27].DATAIN
WR1_DATA[27] => rMemory.DATAIN27
WR1_DATA[28] => rMemory.data_a[28].DATAIN
WR1_DATA[28] => rMemory.DATAIN28
WR1_DATA[29] => rMemory.data_a[29].DATAIN
WR1_DATA[29] => rMemory.DATAIN29
WR1_DATA[30] => rMemory.data_a[30].DATAIN
WR1_DATA[30] => rMemory.DATAIN30
WR1_DATA[31] => rMemory.data_a[31].DATAIN
WR1_DATA[31] => rMemory.DATAIN31
WR1_DATA[32] => rMemory.data_a[32].DATAIN
WR1_DATA[32] => rMemory.DATAIN32
WR1_DATA[33] => rMemory.data_a[33].DATAIN
WR1_DATA[33] => rMemory.DATAIN33


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|shiftreg:shiftreg_wr_delay_inst
CLK => ~NO_FANOUT~
RST_IN => ~NO_FANOUT~
WR_DATA[0] => RD_DATA[0].DATAIN
RD_DATA[0] <= WR_DATA[0].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_
CLK => CLK.IN2
RST => RST.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_VALID => wWrEn.IN1
WR_READY <= rFull.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= scsdpram:mem.RD1_DATA
RD_DATA[1] <= scsdpram:mem.RD1_DATA
RD_DATA[2] <= scsdpram:mem.RD1_DATA
RD_DATA[3] <= scsdpram:mem.RD1_DATA
RD_DATA[4] <= scsdpram:mem.RD1_DATA
RD_DATA[5] <= scsdpram:mem.RD1_DATA
RD_DATA[6] <= scsdpram:mem.RD1_DATA
RD_DATA[7] <= scsdpram:mem.RD1_DATA
RD_DATA[8] <= scsdpram:mem.RD1_DATA
RD_DATA[9] <= scsdpram:mem.RD1_DATA
RD_DATA[10] <= scsdpram:mem.RD1_DATA
RD_DATA[11] <= scsdpram:mem.RD1_DATA
RD_DATA[12] <= scsdpram:mem.RD1_DATA
RD_DATA[13] <= scsdpram:mem.RD1_DATA
RD_DATA[14] <= scsdpram:mem.RD1_DATA
RD_DATA[15] <= scsdpram:mem.RD1_DATA
RD_DATA[16] <= scsdpram:mem.RD1_DATA
RD_DATA[17] <= scsdpram:mem.RD1_DATA
RD_DATA[18] <= scsdpram:mem.RD1_DATA
RD_DATA[19] <= scsdpram:mem.RD1_DATA
RD_DATA[20] <= scsdpram:mem.RD1_DATA
RD_DATA[21] <= scsdpram:mem.RD1_DATA
RD_DATA[22] <= scsdpram:mem.RD1_DATA
RD_DATA[23] <= scsdpram:mem.RD1_DATA
RD_DATA[24] <= scsdpram:mem.RD1_DATA
RD_DATA[25] <= scsdpram:mem.RD1_DATA
RD_DATA[26] <= scsdpram:mem.RD1_DATA
RD_DATA[27] <= scsdpram:mem.RD1_DATA
RD_DATA[28] <= scsdpram:mem.RD1_DATA
RD_DATA[29] <= scsdpram:mem.RD1_DATA
RD_DATA[30] <= scsdpram:mem.RD1_DATA
RD_DATA[31] <= scsdpram:mem.RD1_DATA
RD_DATA[32] <= scsdpram:mem.RD1_DATA
RD_DATA[33] <= scsdpram:mem.RD1_DATA
RD_READY => wRdEnExternal.IN1
RD_READY => wRdRdy.IN1
RD_VALID <= rValid.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem
CLK => rMemory.we_a.CLK
CLK => rMemory.waddr_a[11].CLK
CLK => rMemory.waddr_a[10].CLK
CLK => rMemory.waddr_a[9].CLK
CLK => rMemory.waddr_a[8].CLK
CLK => rMemory.waddr_a[7].CLK
CLK => rMemory.waddr_a[6].CLK
CLK => rMemory.waddr_a[5].CLK
CLK => rMemory.waddr_a[4].CLK
CLK => rMemory.waddr_a[3].CLK
CLK => rMemory.waddr_a[2].CLK
CLK => rMemory.waddr_a[1].CLK
CLK => rMemory.waddr_a[0].CLK
CLK => rMemory.data_a[33].CLK
CLK => rMemory.data_a[32].CLK
CLK => rMemory.data_a[31].CLK
CLK => rMemory.data_a[30].CLK
CLK => rMemory.data_a[29].CLK
CLK => rMemory.data_a[28].CLK
CLK => rMemory.data_a[27].CLK
CLK => rMemory.data_a[26].CLK
CLK => rMemory.data_a[25].CLK
CLK => rMemory.data_a[24].CLK
CLK => rMemory.data_a[23].CLK
CLK => rMemory.data_a[22].CLK
CLK => rMemory.data_a[21].CLK
CLK => rMemory.data_a[20].CLK
CLK => rMemory.data_a[19].CLK
CLK => rMemory.data_a[18].CLK
CLK => rMemory.data_a[17].CLK
CLK => rMemory.data_a[16].CLK
CLK => rMemory.data_a[15].CLK
CLK => rMemory.data_a[14].CLK
CLK => rMemory.data_a[13].CLK
CLK => rMemory.data_a[12].CLK
CLK => rMemory.data_a[11].CLK
CLK => rMemory.data_a[10].CLK
CLK => rMemory.data_a[9].CLK
CLK => rMemory.data_a[8].CLK
CLK => rMemory.data_a[7].CLK
CLK => rMemory.data_a[6].CLK
CLK => rMemory.data_a[5].CLK
CLK => rMemory.data_a[4].CLK
CLK => rMemory.data_a[3].CLK
CLK => rMemory.data_a[2].CLK
CLK => rMemory.data_a[1].CLK
CLK => rMemory.data_a[0].CLK
CLK => rDataOut[0].CLK
CLK => rDataOut[1].CLK
CLK => rDataOut[2].CLK
CLK => rDataOut[3].CLK
CLK => rDataOut[4].CLK
CLK => rDataOut[5].CLK
CLK => rDataOut[6].CLK
CLK => rDataOut[7].CLK
CLK => rDataOut[8].CLK
CLK => rDataOut[9].CLK
CLK => rDataOut[10].CLK
CLK => rDataOut[11].CLK
CLK => rDataOut[12].CLK
CLK => rDataOut[13].CLK
CLK => rDataOut[14].CLK
CLK => rDataOut[15].CLK
CLK => rDataOut[16].CLK
CLK => rDataOut[17].CLK
CLK => rDataOut[18].CLK
CLK => rDataOut[19].CLK
CLK => rDataOut[20].CLK
CLK => rDataOut[21].CLK
CLK => rDataOut[22].CLK
CLK => rDataOut[23].CLK
CLK => rDataOut[24].CLK
CLK => rDataOut[25].CLK
CLK => rDataOut[26].CLK
CLK => rDataOut[27].CLK
CLK => rDataOut[28].CLK
CLK => rDataOut[29].CLK
CLK => rDataOut[30].CLK
CLK => rDataOut[31].CLK
CLK => rDataOut[32].CLK
CLK => rDataOut[33].CLK
CLK => rMemory.CLK0
RD1_EN => rDataOut[0].ENA
RD1_EN => rDataOut[1].ENA
RD1_EN => rDataOut[2].ENA
RD1_EN => rDataOut[3].ENA
RD1_EN => rDataOut[4].ENA
RD1_EN => rDataOut[5].ENA
RD1_EN => rDataOut[6].ENA
RD1_EN => rDataOut[7].ENA
RD1_EN => rDataOut[8].ENA
RD1_EN => rDataOut[9].ENA
RD1_EN => rDataOut[10].ENA
RD1_EN => rDataOut[11].ENA
RD1_EN => rDataOut[12].ENA
RD1_EN => rDataOut[13].ENA
RD1_EN => rDataOut[14].ENA
RD1_EN => rDataOut[15].ENA
RD1_EN => rDataOut[16].ENA
RD1_EN => rDataOut[17].ENA
RD1_EN => rDataOut[18].ENA
RD1_EN => rDataOut[19].ENA
RD1_EN => rDataOut[20].ENA
RD1_EN => rDataOut[21].ENA
RD1_EN => rDataOut[22].ENA
RD1_EN => rDataOut[23].ENA
RD1_EN => rDataOut[24].ENA
RD1_EN => rDataOut[25].ENA
RD1_EN => rDataOut[26].ENA
RD1_EN => rDataOut[27].ENA
RD1_EN => rDataOut[28].ENA
RD1_EN => rDataOut[29].ENA
RD1_EN => rDataOut[30].ENA
RD1_EN => rDataOut[31].ENA
RD1_EN => rDataOut[32].ENA
RD1_EN => rDataOut[33].ENA
RD1_ADDR[0] => rMemory.RADDR
RD1_ADDR[1] => rMemory.RADDR1
RD1_ADDR[2] => rMemory.RADDR2
RD1_ADDR[3] => rMemory.RADDR3
RD1_ADDR[4] => rMemory.RADDR4
RD1_ADDR[5] => rMemory.RADDR5
RD1_ADDR[6] => rMemory.RADDR6
RD1_ADDR[7] => rMemory.RADDR7
RD1_ADDR[8] => rMemory.RADDR8
RD1_ADDR[9] => rMemory.RADDR9
RD1_ADDR[10] => rMemory.RADDR10
RD1_ADDR[11] => rMemory.RADDR11
RD1_DATA[0] <= rDataOut[0].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[1] <= rDataOut[1].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[2] <= rDataOut[2].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[3] <= rDataOut[3].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[4] <= rDataOut[4].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[5] <= rDataOut[5].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[6] <= rDataOut[6].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[7] <= rDataOut[7].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[8] <= rDataOut[8].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[9] <= rDataOut[9].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[10] <= rDataOut[10].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[11] <= rDataOut[11].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[12] <= rDataOut[12].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[13] <= rDataOut[13].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[14] <= rDataOut[14].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[15] <= rDataOut[15].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[16] <= rDataOut[16].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[17] <= rDataOut[17].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[18] <= rDataOut[18].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[19] <= rDataOut[19].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[20] <= rDataOut[20].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[21] <= rDataOut[21].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[22] <= rDataOut[22].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[23] <= rDataOut[23].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[24] <= rDataOut[24].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[25] <= rDataOut[25].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[26] <= rDataOut[26].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[27] <= rDataOut[27].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[28] <= rDataOut[28].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[29] <= rDataOut[29].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[30] <= rDataOut[30].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[31] <= rDataOut[31].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[32] <= rDataOut[32].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[33] <= rDataOut[33].DB_MAX_OUTPUT_PORT_TYPE
WR1_EN => rMemory.we_a.DATAIN
WR1_EN => rMemory.WE
WR1_ADDR[0] => rMemory.waddr_a[0].DATAIN
WR1_ADDR[0] => rMemory.WADDR
WR1_ADDR[1] => rMemory.waddr_a[1].DATAIN
WR1_ADDR[1] => rMemory.WADDR1
WR1_ADDR[2] => rMemory.waddr_a[2].DATAIN
WR1_ADDR[2] => rMemory.WADDR2
WR1_ADDR[3] => rMemory.waddr_a[3].DATAIN
WR1_ADDR[3] => rMemory.WADDR3
WR1_ADDR[4] => rMemory.waddr_a[4].DATAIN
WR1_ADDR[4] => rMemory.WADDR4
WR1_ADDR[5] => rMemory.waddr_a[5].DATAIN
WR1_ADDR[5] => rMemory.WADDR5
WR1_ADDR[6] => rMemory.waddr_a[6].DATAIN
WR1_ADDR[6] => rMemory.WADDR6
WR1_ADDR[7] => rMemory.waddr_a[7].DATAIN
WR1_ADDR[7] => rMemory.WADDR7
WR1_ADDR[8] => rMemory.waddr_a[8].DATAIN
WR1_ADDR[8] => rMemory.WADDR8
WR1_ADDR[9] => rMemory.waddr_a[9].DATAIN
WR1_ADDR[9] => rMemory.WADDR9
WR1_ADDR[10] => rMemory.waddr_a[10].DATAIN
WR1_ADDR[10] => rMemory.WADDR10
WR1_ADDR[11] => rMemory.waddr_a[11].DATAIN
WR1_ADDR[11] => rMemory.WADDR11
WR1_DATA[0] => rMemory.data_a[0].DATAIN
WR1_DATA[0] => rMemory.DATAIN
WR1_DATA[1] => rMemory.data_a[1].DATAIN
WR1_DATA[1] => rMemory.DATAIN1
WR1_DATA[2] => rMemory.data_a[2].DATAIN
WR1_DATA[2] => rMemory.DATAIN2
WR1_DATA[3] => rMemory.data_a[3].DATAIN
WR1_DATA[3] => rMemory.DATAIN3
WR1_DATA[4] => rMemory.data_a[4].DATAIN
WR1_DATA[4] => rMemory.DATAIN4
WR1_DATA[5] => rMemory.data_a[5].DATAIN
WR1_DATA[5] => rMemory.DATAIN5
WR1_DATA[6] => rMemory.data_a[6].DATAIN
WR1_DATA[6] => rMemory.DATAIN6
WR1_DATA[7] => rMemory.data_a[7].DATAIN
WR1_DATA[7] => rMemory.DATAIN7
WR1_DATA[8] => rMemory.data_a[8].DATAIN
WR1_DATA[8] => rMemory.DATAIN8
WR1_DATA[9] => rMemory.data_a[9].DATAIN
WR1_DATA[9] => rMemory.DATAIN9
WR1_DATA[10] => rMemory.data_a[10].DATAIN
WR1_DATA[10] => rMemory.DATAIN10
WR1_DATA[11] => rMemory.data_a[11].DATAIN
WR1_DATA[11] => rMemory.DATAIN11
WR1_DATA[12] => rMemory.data_a[12].DATAIN
WR1_DATA[12] => rMemory.DATAIN12
WR1_DATA[13] => rMemory.data_a[13].DATAIN
WR1_DATA[13] => rMemory.DATAIN13
WR1_DATA[14] => rMemory.data_a[14].DATAIN
WR1_DATA[14] => rMemory.DATAIN14
WR1_DATA[15] => rMemory.data_a[15].DATAIN
WR1_DATA[15] => rMemory.DATAIN15
WR1_DATA[16] => rMemory.data_a[16].DATAIN
WR1_DATA[16] => rMemory.DATAIN16
WR1_DATA[17] => rMemory.data_a[17].DATAIN
WR1_DATA[17] => rMemory.DATAIN17
WR1_DATA[18] => rMemory.data_a[18].DATAIN
WR1_DATA[18] => rMemory.DATAIN18
WR1_DATA[19] => rMemory.data_a[19].DATAIN
WR1_DATA[19] => rMemory.DATAIN19
WR1_DATA[20] => rMemory.data_a[20].DATAIN
WR1_DATA[20] => rMemory.DATAIN20
WR1_DATA[21] => rMemory.data_a[21].DATAIN
WR1_DATA[21] => rMemory.DATAIN21
WR1_DATA[22] => rMemory.data_a[22].DATAIN
WR1_DATA[22] => rMemory.DATAIN22
WR1_DATA[23] => rMemory.data_a[23].DATAIN
WR1_DATA[23] => rMemory.DATAIN23
WR1_DATA[24] => rMemory.data_a[24].DATAIN
WR1_DATA[24] => rMemory.DATAIN24
WR1_DATA[25] => rMemory.data_a[25].DATAIN
WR1_DATA[25] => rMemory.DATAIN25
WR1_DATA[26] => rMemory.data_a[26].DATAIN
WR1_DATA[26] => rMemory.DATAIN26
WR1_DATA[27] => rMemory.data_a[27].DATAIN
WR1_DATA[27] => rMemory.DATAIN27
WR1_DATA[28] => rMemory.data_a[28].DATAIN
WR1_DATA[28] => rMemory.DATAIN28
WR1_DATA[29] => rMemory.data_a[29].DATAIN
WR1_DATA[29] => rMemory.DATAIN29
WR1_DATA[30] => rMemory.data_a[30].DATAIN
WR1_DATA[30] => rMemory.DATAIN30
WR1_DATA[31] => rMemory.data_a[31].DATAIN
WR1_DATA[31] => rMemory.DATAIN31
WR1_DATA[32] => rMemory.data_a[32].DATAIN
WR1_DATA[32] => rMemory.DATAIN32
WR1_DATA[33] => rMemory.data_a[33].DATAIN
WR1_DATA[33] => rMemory.DATAIN33


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|shiftreg:shiftreg_wr_delay_inst
CLK => ~NO_FANOUT~
RST_IN => ~NO_FANOUT~
WR_DATA[0] => RD_DATA[0].DATAIN
RD_DATA[0] <= WR_DATA[0].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst
CLK => CLK.IN3
RST_IN => RST_IN.IN3
WR_TX_HDR_VALID => WR_TX_HDR_VALID.IN1
WR_TX_HDR[0] => WR_TX_HDR[0].IN1
WR_TX_HDR[1] => WR_TX_HDR[1].IN1
WR_TX_HDR[2] => WR_TX_HDR[2].IN1
WR_TX_HDR[3] => WR_TX_HDR[3].IN1
WR_TX_HDR[4] => WR_TX_HDR[4].IN1
WR_TX_HDR[5] => WR_TX_HDR[5].IN1
WR_TX_HDR[6] => WR_TX_HDR[6].IN1
WR_TX_HDR[7] => WR_TX_HDR[7].IN1
WR_TX_HDR[8] => WR_TX_HDR[8].IN1
WR_TX_HDR[9] => WR_TX_HDR[9].IN1
WR_TX_HDR[10] => WR_TX_HDR[10].IN1
WR_TX_HDR[11] => WR_TX_HDR[11].IN1
WR_TX_HDR[12] => WR_TX_HDR[12].IN1
WR_TX_HDR[13] => WR_TX_HDR[13].IN1
WR_TX_HDR[14] => WR_TX_HDR[14].IN1
WR_TX_HDR[15] => WR_TX_HDR[15].IN1
WR_TX_HDR[16] => WR_TX_HDR[16].IN1
WR_TX_HDR[17] => WR_TX_HDR[17].IN1
WR_TX_HDR[18] => WR_TX_HDR[18].IN1
WR_TX_HDR[19] => WR_TX_HDR[19].IN1
WR_TX_HDR[20] => WR_TX_HDR[20].IN1
WR_TX_HDR[21] => WR_TX_HDR[21].IN1
WR_TX_HDR[22] => WR_TX_HDR[22].IN1
WR_TX_HDR[23] => WR_TX_HDR[23].IN1
WR_TX_HDR[24] => WR_TX_HDR[24].IN1
WR_TX_HDR[25] => WR_TX_HDR[25].IN1
WR_TX_HDR[26] => WR_TX_HDR[26].IN1
WR_TX_HDR[27] => WR_TX_HDR[27].IN1
WR_TX_HDR[28] => WR_TX_HDR[28].IN1
WR_TX_HDR[29] => WR_TX_HDR[29].IN1
WR_TX_HDR[30] => WR_TX_HDR[30].IN1
WR_TX_HDR[31] => WR_TX_HDR[31].IN1
WR_TX_HDR[32] => WR_TX_HDR[32].IN1
WR_TX_HDR[33] => WR_TX_HDR[33].IN1
WR_TX_HDR[34] => WR_TX_HDR[34].IN1
WR_TX_HDR[35] => WR_TX_HDR[35].IN1
WR_TX_HDR[36] => WR_TX_HDR[36].IN1
WR_TX_HDR[37] => WR_TX_HDR[37].IN1
WR_TX_HDR[38] => WR_TX_HDR[38].IN1
WR_TX_HDR[39] => WR_TX_HDR[39].IN1
WR_TX_HDR[40] => WR_TX_HDR[40].IN1
WR_TX_HDR[41] => WR_TX_HDR[41].IN1
WR_TX_HDR[42] => WR_TX_HDR[42].IN1
WR_TX_HDR[43] => WR_TX_HDR[43].IN1
WR_TX_HDR[44] => WR_TX_HDR[44].IN1
WR_TX_HDR[45] => WR_TX_HDR[45].IN1
WR_TX_HDR[46] => WR_TX_HDR[46].IN1
WR_TX_HDR[47] => WR_TX_HDR[47].IN1
WR_TX_HDR[48] => WR_TX_HDR[48].IN1
WR_TX_HDR[49] => WR_TX_HDR[49].IN1
WR_TX_HDR[50] => WR_TX_HDR[50].IN1
WR_TX_HDR[51] => WR_TX_HDR[51].IN1
WR_TX_HDR[52] => WR_TX_HDR[52].IN1
WR_TX_HDR[53] => WR_TX_HDR[53].IN1
WR_TX_HDR[54] => WR_TX_HDR[54].IN1
WR_TX_HDR[55] => WR_TX_HDR[55].IN1
WR_TX_HDR[56] => WR_TX_HDR[56].IN1
WR_TX_HDR[57] => WR_TX_HDR[57].IN1
WR_TX_HDR[58] => WR_TX_HDR[58].IN1
WR_TX_HDR[59] => WR_TX_HDR[59].IN1
WR_TX_HDR[60] => WR_TX_HDR[60].IN1
WR_TX_HDR[61] => WR_TX_HDR[61].IN1
WR_TX_HDR[62] => WR_TX_HDR[62].IN1
WR_TX_HDR[63] => WR_TX_HDR[63].IN1
WR_TX_HDR[64] => WR_TX_HDR[64].IN1
WR_TX_HDR[65] => WR_TX_HDR[65].IN1
WR_TX_HDR[66] => WR_TX_HDR[66].IN1
WR_TX_HDR[67] => WR_TX_HDR[67].IN1
WR_TX_HDR[68] => WR_TX_HDR[68].IN1
WR_TX_HDR[69] => WR_TX_HDR[69].IN1
WR_TX_HDR[70] => WR_TX_HDR[70].IN1
WR_TX_HDR[71] => WR_TX_HDR[71].IN1
WR_TX_HDR[72] => WR_TX_HDR[72].IN1
WR_TX_HDR[73] => WR_TX_HDR[73].IN1
WR_TX_HDR[74] => WR_TX_HDR[74].IN1
WR_TX_HDR[75] => WR_TX_HDR[75].IN1
WR_TX_HDR[76] => WR_TX_HDR[76].IN1
WR_TX_HDR[77] => WR_TX_HDR[77].IN1
WR_TX_HDR[78] => WR_TX_HDR[78].IN1
WR_TX_HDR[79] => WR_TX_HDR[79].IN1
WR_TX_HDR[80] => WR_TX_HDR[80].IN1
WR_TX_HDR[81] => WR_TX_HDR[81].IN1
WR_TX_HDR[82] => WR_TX_HDR[82].IN1
WR_TX_HDR[83] => WR_TX_HDR[83].IN1
WR_TX_HDR[84] => WR_TX_HDR[84].IN1
WR_TX_HDR[85] => WR_TX_HDR[85].IN1
WR_TX_HDR[86] => WR_TX_HDR[86].IN1
WR_TX_HDR[87] => WR_TX_HDR[87].IN1
WR_TX_HDR[88] => WR_TX_HDR[88].IN1
WR_TX_HDR[89] => WR_TX_HDR[89].IN1
WR_TX_HDR[90] => WR_TX_HDR[90].IN1
WR_TX_HDR[91] => WR_TX_HDR[91].IN1
WR_TX_HDR[92] => WR_TX_HDR[92].IN1
WR_TX_HDR[93] => WR_TX_HDR[93].IN1
WR_TX_HDR[94] => WR_TX_HDR[94].IN1
WR_TX_HDR[95] => WR_TX_HDR[95].IN1
WR_TX_HDR[96] => WR_TX_HDR[96].IN1
WR_TX_HDR[97] => WR_TX_HDR[97].IN1
WR_TX_HDR[98] => WR_TX_HDR[98].IN1
WR_TX_HDR[99] => WR_TX_HDR[99].IN1
WR_TX_HDR[100] => WR_TX_HDR[100].IN1
WR_TX_HDR[101] => WR_TX_HDR[101].IN1
WR_TX_HDR[102] => WR_TX_HDR[102].IN1
WR_TX_HDR[103] => WR_TX_HDR[103].IN1
WR_TX_HDR[104] => WR_TX_HDR[104].IN1
WR_TX_HDR[105] => WR_TX_HDR[105].IN1
WR_TX_HDR[106] => WR_TX_HDR[106].IN1
WR_TX_HDR[107] => WR_TX_HDR[107].IN1
WR_TX_HDR[108] => WR_TX_HDR[108].IN1
WR_TX_HDR[109] => WR_TX_HDR[109].IN1
WR_TX_HDR[110] => WR_TX_HDR[110].IN1
WR_TX_HDR[111] => WR_TX_HDR[111].IN1
WR_TX_HDR[112] => WR_TX_HDR[112].IN1
WR_TX_HDR[113] => WR_TX_HDR[113].IN1
WR_TX_HDR[114] => WR_TX_HDR[114].IN1
WR_TX_HDR[115] => WR_TX_HDR[115].IN1
WR_TX_HDR[116] => WR_TX_HDR[116].IN1
WR_TX_HDR[117] => WR_TX_HDR[117].IN1
WR_TX_HDR[118] => WR_TX_HDR[118].IN1
WR_TX_HDR[119] => WR_TX_HDR[119].IN1
WR_TX_HDR[120] => WR_TX_HDR[120].IN1
WR_TX_HDR[121] => WR_TX_HDR[121].IN1
WR_TX_HDR[122] => WR_TX_HDR[122].IN1
WR_TX_HDR[123] => WR_TX_HDR[123].IN1
WR_TX_HDR[124] => WR_TX_HDR[124].IN1
WR_TX_HDR[125] => WR_TX_HDR[125].IN1
WR_TX_HDR[126] => WR_TX_HDR[126].IN1
WR_TX_HDR[127] => WR_TX_HDR[127].IN1
WR_TX_HDR_PAYLOAD_LEN[0] => WR_TX_HDR_PAYLOAD_LEN[0].IN1
WR_TX_HDR_PAYLOAD_LEN[1] => WR_TX_HDR_PAYLOAD_LEN[1].IN1
WR_TX_HDR_PAYLOAD_LEN[2] => WR_TX_HDR_PAYLOAD_LEN[2].IN1
WR_TX_HDR_PAYLOAD_LEN[3] => WR_TX_HDR_PAYLOAD_LEN[3].IN1
WR_TX_HDR_PAYLOAD_LEN[4] => WR_TX_HDR_PAYLOAD_LEN[4].IN1
WR_TX_HDR_PAYLOAD_LEN[5] => WR_TX_HDR_PAYLOAD_LEN[5].IN1
WR_TX_HDR_PAYLOAD_LEN[6] => WR_TX_HDR_PAYLOAD_LEN[6].IN1
WR_TX_HDR_PAYLOAD_LEN[7] => WR_TX_HDR_PAYLOAD_LEN[7].IN1
WR_TX_HDR_PAYLOAD_LEN[8] => WR_TX_HDR_PAYLOAD_LEN[8].IN1
WR_TX_HDR_PAYLOAD_LEN[9] => WR_TX_HDR_PAYLOAD_LEN[9].IN1
WR_TX_HDR_NONPAY_LEN[0] => WR_TX_HDR_NONPAY_LEN[0].IN1
WR_TX_HDR_NONPAY_LEN[1] => WR_TX_HDR_NONPAY_LEN[1].IN1
WR_TX_HDR_NONPAY_LEN[2] => WR_TX_HDR_NONPAY_LEN[2].IN1
WR_TX_HDR_NONPAY_LEN[3] => WR_TX_HDR_NONPAY_LEN[3].IN1
WR_TX_HDR_PACKET_LEN[0] => WR_TX_HDR_PACKET_LEN[0].IN1
WR_TX_HDR_PACKET_LEN[1] => WR_TX_HDR_PACKET_LEN[1].IN1
WR_TX_HDR_PACKET_LEN[2] => WR_TX_HDR_PACKET_LEN[2].IN1
WR_TX_HDR_PACKET_LEN[3] => WR_TX_HDR_PACKET_LEN[3].IN1
WR_TX_HDR_PACKET_LEN[4] => WR_TX_HDR_PACKET_LEN[4].IN1
WR_TX_HDR_PACKET_LEN[5] => WR_TX_HDR_PACKET_LEN[5].IN1
WR_TX_HDR_PACKET_LEN[6] => WR_TX_HDR_PACKET_LEN[6].IN1
WR_TX_HDR_PACKET_LEN[7] => WR_TX_HDR_PACKET_LEN[7].IN1
WR_TX_HDR_PACKET_LEN[8] => WR_TX_HDR_PACKET_LEN[8].IN1
WR_TX_HDR_PACKET_LEN[9] => WR_TX_HDR_PACKET_LEN[9].IN1
WR_TX_HDR_PACKET_LEN[10] => WR_TX_HDR_PACKET_LEN[10].IN1
WR_TX_HDR_PACKET_LEN[11] => WR_TX_HDR_PACKET_LEN[11].IN1
WR_TX_HDR_PACKET_LEN[12] => WR_TX_HDR_PACKET_LEN[12].IN1
WR_TX_HDR_PACKET_LEN[13] => WR_TX_HDR_PACKET_LEN[13].IN1
WR_TX_HDR_PACKET_LEN[14] => WR_TX_HDR_PACKET_LEN[14].IN1
WR_TX_HDR_NOPAYLOAD => WR_TX_HDR_NOPAYLOAD.IN1
WR_TX_HDR_READY <= pipeline:input_pipeline_inst.WR_DATA_READY
RD_TX_HDR_VALID <= pipeline:output_pipeline_inst.RD_DATA_VALID
RD_TX_HDR[0] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[1] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[2] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[3] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[4] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[5] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[6] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[7] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[8] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[9] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[10] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[11] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[12] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[13] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[14] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[15] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[16] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[17] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[18] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[19] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[20] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[21] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[22] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[23] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[24] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[25] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[26] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[27] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[28] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[29] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[30] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[31] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[32] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[33] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[34] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[35] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[36] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[37] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[38] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[39] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[40] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[41] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[42] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[43] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[44] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[45] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[46] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[47] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[48] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[49] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[50] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[51] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[52] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[53] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[54] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[55] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[56] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[57] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[58] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[59] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[60] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[61] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[62] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[63] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[64] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[65] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[66] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[67] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[68] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[69] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[70] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[71] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[72] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[73] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[74] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[75] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[76] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[77] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[78] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[79] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[80] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[81] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[82] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[83] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[84] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[85] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[86] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[87] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[88] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[89] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[90] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[91] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[92] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[93] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[94] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[95] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[96] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[97] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[98] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[99] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[100] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[101] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[102] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[103] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[104] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[105] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[106] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[107] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[108] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[109] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[110] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[111] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[112] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[113] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[114] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[115] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[116] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[117] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[118] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[119] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[120] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[121] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[122] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[123] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[124] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[125] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[126] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR[127] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PAYLOAD_LEN[0] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PAYLOAD_LEN[1] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PAYLOAD_LEN[2] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PAYLOAD_LEN[3] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PAYLOAD_LEN[4] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PAYLOAD_LEN[5] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PAYLOAD_LEN[6] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PAYLOAD_LEN[7] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PAYLOAD_LEN[8] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PAYLOAD_LEN[9] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_NONPAY_LEN[0] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_NONPAY_LEN[1] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_NONPAY_LEN[2] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_NONPAY_LEN[3] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[0] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[1] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[2] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[3] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[4] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[5] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[6] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[7] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[8] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[9] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[10] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[11] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[12] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[13] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_PACKET_LEN[14] <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_NOPAYLOAD <= pipeline:output_pipeline_inst.RD_DATA
RD_TX_HDR_READY => RD_TX_HDR_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA[68] => WR_DATA[68].IN1
WR_DATA[69] => WR_DATA[69].IN1
WR_DATA[70] => WR_DATA[70].IN1
WR_DATA[71] => WR_DATA[71].IN1
WR_DATA[72] => WR_DATA[72].IN1
WR_DATA[73] => WR_DATA[73].IN1
WR_DATA[74] => WR_DATA[74].IN1
WR_DATA[75] => WR_DATA[75].IN1
WR_DATA[76] => WR_DATA[76].IN1
WR_DATA[77] => WR_DATA[77].IN1
WR_DATA[78] => WR_DATA[78].IN1
WR_DATA[79] => WR_DATA[79].IN1
WR_DATA[80] => WR_DATA[80].IN1
WR_DATA[81] => WR_DATA[81].IN1
WR_DATA[82] => WR_DATA[82].IN1
WR_DATA[83] => WR_DATA[83].IN1
WR_DATA[84] => WR_DATA[84].IN1
WR_DATA[85] => WR_DATA[85].IN1
WR_DATA[86] => WR_DATA[86].IN1
WR_DATA[87] => WR_DATA[87].IN1
WR_DATA[88] => WR_DATA[88].IN1
WR_DATA[89] => WR_DATA[89].IN1
WR_DATA[90] => WR_DATA[90].IN1
WR_DATA[91] => WR_DATA[91].IN1
WR_DATA[92] => WR_DATA[92].IN1
WR_DATA[93] => WR_DATA[93].IN1
WR_DATA[94] => WR_DATA[94].IN1
WR_DATA[95] => WR_DATA[95].IN1
WR_DATA[96] => WR_DATA[96].IN1
WR_DATA[97] => WR_DATA[97].IN1
WR_DATA[98] => WR_DATA[98].IN1
WR_DATA[99] => WR_DATA[99].IN1
WR_DATA[100] => WR_DATA[100].IN1
WR_DATA[101] => WR_DATA[101].IN1
WR_DATA[102] => WR_DATA[102].IN1
WR_DATA[103] => WR_DATA[103].IN1
WR_DATA[104] => WR_DATA[104].IN1
WR_DATA[105] => WR_DATA[105].IN1
WR_DATA[106] => WR_DATA[106].IN1
WR_DATA[107] => WR_DATA[107].IN1
WR_DATA[108] => WR_DATA[108].IN1
WR_DATA[109] => WR_DATA[109].IN1
WR_DATA[110] => WR_DATA[110].IN1
WR_DATA[111] => WR_DATA[111].IN1
WR_DATA[112] => WR_DATA[112].IN1
WR_DATA[113] => WR_DATA[113].IN1
WR_DATA[114] => WR_DATA[114].IN1
WR_DATA[115] => WR_DATA[115].IN1
WR_DATA[116] => WR_DATA[116].IN1
WR_DATA[117] => WR_DATA[117].IN1
WR_DATA[118] => WR_DATA[118].IN1
WR_DATA[119] => WR_DATA[119].IN1
WR_DATA[120] => WR_DATA[120].IN1
WR_DATA[121] => WR_DATA[121].IN1
WR_DATA[122] => WR_DATA[122].IN1
WR_DATA[123] => WR_DATA[123].IN1
WR_DATA[124] => WR_DATA[124].IN1
WR_DATA[125] => WR_DATA[125].IN1
WR_DATA[126] => WR_DATA[126].IN1
WR_DATA[127] => WR_DATA[127].IN1
WR_DATA[128] => WR_DATA[128].IN1
WR_DATA[129] => WR_DATA[129].IN1
WR_DATA[130] => WR_DATA[130].IN1
WR_DATA[131] => WR_DATA[131].IN1
WR_DATA[132] => WR_DATA[132].IN1
WR_DATA[133] => WR_DATA[133].IN1
WR_DATA[134] => WR_DATA[134].IN1
WR_DATA[135] => WR_DATA[135].IN1
WR_DATA[136] => WR_DATA[136].IN1
WR_DATA[137] => WR_DATA[137].IN1
WR_DATA[138] => WR_DATA[138].IN1
WR_DATA[139] => WR_DATA[139].IN1
WR_DATA[140] => WR_DATA[140].IN1
WR_DATA[141] => WR_DATA[141].IN1
WR_DATA[142] => WR_DATA[142].IN1
WR_DATA[143] => WR_DATA[143].IN1
WR_DATA[144] => WR_DATA[144].IN1
WR_DATA[145] => WR_DATA[145].IN1
WR_DATA[146] => WR_DATA[146].IN1
WR_DATA[147] => WR_DATA[147].IN1
WR_DATA[148] => WR_DATA[148].IN1
WR_DATA[149] => WR_DATA[149].IN1
WR_DATA[150] => WR_DATA[150].IN1
WR_DATA[151] => WR_DATA[151].IN1
WR_DATA[152] => WR_DATA[152].IN1
WR_DATA[153] => WR_DATA[153].IN1
WR_DATA[154] => WR_DATA[154].IN1
WR_DATA[155] => WR_DATA[155].IN1
WR_DATA[156] => WR_DATA[156].IN1
WR_DATA[157] => WR_DATA[157].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[60] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[61] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[62] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[63] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[64] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[65] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[66] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[67] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[68] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[69] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[70] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[71] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[72] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[73] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[74] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[75] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[76] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[77] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[78] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[79] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[80] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[81] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[82] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[83] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[84] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[85] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[86] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[87] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[88] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[89] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[90] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[91] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[92] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[93] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[94] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[95] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[96] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[97] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[98] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[99] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[100] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[101] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[102] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[103] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[104] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[105] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[106] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[107] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[108] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[109] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[110] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[111] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[112] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[113] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[114] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[115] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[116] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[117] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[118] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[119] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[120] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[121] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[122] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[123] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[124] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[125] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[126] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[127] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[128] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[129] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[130] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[131] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[132] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[133] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[134] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[135] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[136] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[137] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[138] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[139] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[140] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[141] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[142] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[143] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[144] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[145] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[146] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[147] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[148] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[149] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[150] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[151] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[152] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[153] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[154] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[155] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[156] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[157] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
CLK => rData[1][34].CLK
CLK => rData[1][35].CLK
CLK => rData[1][36].CLK
CLK => rData[1][37].CLK
CLK => rData[1][38].CLK
CLK => rData[1][39].CLK
CLK => rData[1][40].CLK
CLK => rData[1][41].CLK
CLK => rData[1][42].CLK
CLK => rData[1][43].CLK
CLK => rData[1][44].CLK
CLK => rData[1][45].CLK
CLK => rData[1][46].CLK
CLK => rData[1][47].CLK
CLK => rData[1][48].CLK
CLK => rData[1][49].CLK
CLK => rData[1][50].CLK
CLK => rData[1][51].CLK
CLK => rData[1][52].CLK
CLK => rData[1][53].CLK
CLK => rData[1][54].CLK
CLK => rData[1][55].CLK
CLK => rData[1][56].CLK
CLK => rData[1][57].CLK
CLK => rData[1][58].CLK
CLK => rData[1][59].CLK
CLK => rData[1][60].CLK
CLK => rData[1][61].CLK
CLK => rData[1][62].CLK
CLK => rData[1][63].CLK
CLK => rData[1][64].CLK
CLK => rData[1][65].CLK
CLK => rData[1][66].CLK
CLK => rData[1][67].CLK
CLK => rData[1][68].CLK
CLK => rData[1][69].CLK
CLK => rData[1][70].CLK
CLK => rData[1][71].CLK
CLK => rData[1][72].CLK
CLK => rData[1][73].CLK
CLK => rData[1][74].CLK
CLK => rData[1][75].CLK
CLK => rData[1][76].CLK
CLK => rData[1][77].CLK
CLK => rData[1][78].CLK
CLK => rData[1][79].CLK
CLK => rData[1][80].CLK
CLK => rData[1][81].CLK
CLK => rData[1][82].CLK
CLK => rData[1][83].CLK
CLK => rData[1][84].CLK
CLK => rData[1][85].CLK
CLK => rData[1][86].CLK
CLK => rData[1][87].CLK
CLK => rData[1][88].CLK
CLK => rData[1][89].CLK
CLK => rData[1][90].CLK
CLK => rData[1][91].CLK
CLK => rData[1][92].CLK
CLK => rData[1][93].CLK
CLK => rData[1][94].CLK
CLK => rData[1][95].CLK
CLK => rData[1][96].CLK
CLK => rData[1][97].CLK
CLK => rData[1][98].CLK
CLK => rData[1][99].CLK
CLK => rData[1][100].CLK
CLK => rData[1][101].CLK
CLK => rData[1][102].CLK
CLK => rData[1][103].CLK
CLK => rData[1][104].CLK
CLK => rData[1][105].CLK
CLK => rData[1][106].CLK
CLK => rData[1][107].CLK
CLK => rData[1][108].CLK
CLK => rData[1][109].CLK
CLK => rData[1][110].CLK
CLK => rData[1][111].CLK
CLK => rData[1][112].CLK
CLK => rData[1][113].CLK
CLK => rData[1][114].CLK
CLK => rData[1][115].CLK
CLK => rData[1][116].CLK
CLK => rData[1][117].CLK
CLK => rData[1][118].CLK
CLK => rData[1][119].CLK
CLK => rData[1][120].CLK
CLK => rData[1][121].CLK
CLK => rData[1][122].CLK
CLK => rData[1][123].CLK
CLK => rData[1][124].CLK
CLK => rData[1][125].CLK
CLK => rData[1][126].CLK
CLK => rData[1][127].CLK
CLK => rData[1][128].CLK
CLK => rData[1][129].CLK
CLK => rData[1][130].CLK
CLK => rData[1][131].CLK
CLK => rData[1][132].CLK
CLK => rData[1][133].CLK
CLK => rData[1][134].CLK
CLK => rData[1][135].CLK
CLK => rData[1][136].CLK
CLK => rData[1][137].CLK
CLK => rData[1][138].CLK
CLK => rData[1][139].CLK
CLK => rData[1][140].CLK
CLK => rData[1][141].CLK
CLK => rData[1][142].CLK
CLK => rData[1][143].CLK
CLK => rData[1][144].CLK
CLK => rData[1][145].CLK
CLK => rData[1][146].CLK
CLK => rData[1][147].CLK
CLK => rData[1][148].CLK
CLK => rData[1][149].CLK
CLK => rData[1][150].CLK
CLK => rData[1][151].CLK
CLK => rData[1][152].CLK
CLK => rData[1][153].CLK
CLK => rData[1][154].CLK
CLK => rData[1][155].CLK
CLK => rData[1][156].CLK
CLK => rData[1][157].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA[34] => rData[1][34].DATAIN
WR_DATA[35] => rData[1][35].DATAIN
WR_DATA[36] => rData[1][36].DATAIN
WR_DATA[37] => rData[1][37].DATAIN
WR_DATA[38] => rData[1][38].DATAIN
WR_DATA[39] => rData[1][39].DATAIN
WR_DATA[40] => rData[1][40].DATAIN
WR_DATA[41] => rData[1][41].DATAIN
WR_DATA[42] => rData[1][42].DATAIN
WR_DATA[43] => rData[1][43].DATAIN
WR_DATA[44] => rData[1][44].DATAIN
WR_DATA[45] => rData[1][45].DATAIN
WR_DATA[46] => rData[1][46].DATAIN
WR_DATA[47] => rData[1][47].DATAIN
WR_DATA[48] => rData[1][48].DATAIN
WR_DATA[49] => rData[1][49].DATAIN
WR_DATA[50] => rData[1][50].DATAIN
WR_DATA[51] => rData[1][51].DATAIN
WR_DATA[52] => rData[1][52].DATAIN
WR_DATA[53] => rData[1][53].DATAIN
WR_DATA[54] => rData[1][54].DATAIN
WR_DATA[55] => rData[1][55].DATAIN
WR_DATA[56] => rData[1][56].DATAIN
WR_DATA[57] => rData[1][57].DATAIN
WR_DATA[58] => rData[1][58].DATAIN
WR_DATA[59] => rData[1][59].DATAIN
WR_DATA[60] => rData[1][60].DATAIN
WR_DATA[61] => rData[1][61].DATAIN
WR_DATA[62] => rData[1][62].DATAIN
WR_DATA[63] => rData[1][63].DATAIN
WR_DATA[64] => rData[1][64].DATAIN
WR_DATA[65] => rData[1][65].DATAIN
WR_DATA[66] => rData[1][66].DATAIN
WR_DATA[67] => rData[1][67].DATAIN
WR_DATA[68] => rData[1][68].DATAIN
WR_DATA[69] => rData[1][69].DATAIN
WR_DATA[70] => rData[1][70].DATAIN
WR_DATA[71] => rData[1][71].DATAIN
WR_DATA[72] => rData[1][72].DATAIN
WR_DATA[73] => rData[1][73].DATAIN
WR_DATA[74] => rData[1][74].DATAIN
WR_DATA[75] => rData[1][75].DATAIN
WR_DATA[76] => rData[1][76].DATAIN
WR_DATA[77] => rData[1][77].DATAIN
WR_DATA[78] => rData[1][78].DATAIN
WR_DATA[79] => rData[1][79].DATAIN
WR_DATA[80] => rData[1][80].DATAIN
WR_DATA[81] => rData[1][81].DATAIN
WR_DATA[82] => rData[1][82].DATAIN
WR_DATA[83] => rData[1][83].DATAIN
WR_DATA[84] => rData[1][84].DATAIN
WR_DATA[85] => rData[1][85].DATAIN
WR_DATA[86] => rData[1][86].DATAIN
WR_DATA[87] => rData[1][87].DATAIN
WR_DATA[88] => rData[1][88].DATAIN
WR_DATA[89] => rData[1][89].DATAIN
WR_DATA[90] => rData[1][90].DATAIN
WR_DATA[91] => rData[1][91].DATAIN
WR_DATA[92] => rData[1][92].DATAIN
WR_DATA[93] => rData[1][93].DATAIN
WR_DATA[94] => rData[1][94].DATAIN
WR_DATA[95] => rData[1][95].DATAIN
WR_DATA[96] => rData[1][96].DATAIN
WR_DATA[97] => rData[1][97].DATAIN
WR_DATA[98] => rData[1][98].DATAIN
WR_DATA[99] => rData[1][99].DATAIN
WR_DATA[100] => rData[1][100].DATAIN
WR_DATA[101] => rData[1][101].DATAIN
WR_DATA[102] => rData[1][102].DATAIN
WR_DATA[103] => rData[1][103].DATAIN
WR_DATA[104] => rData[1][104].DATAIN
WR_DATA[105] => rData[1][105].DATAIN
WR_DATA[106] => rData[1][106].DATAIN
WR_DATA[107] => rData[1][107].DATAIN
WR_DATA[108] => rData[1][108].DATAIN
WR_DATA[109] => rData[1][109].DATAIN
WR_DATA[110] => rData[1][110].DATAIN
WR_DATA[111] => rData[1][111].DATAIN
WR_DATA[112] => rData[1][112].DATAIN
WR_DATA[113] => rData[1][113].DATAIN
WR_DATA[114] => rData[1][114].DATAIN
WR_DATA[115] => rData[1][115].DATAIN
WR_DATA[116] => rData[1][116].DATAIN
WR_DATA[117] => rData[1][117].DATAIN
WR_DATA[118] => rData[1][118].DATAIN
WR_DATA[119] => rData[1][119].DATAIN
WR_DATA[120] => rData[1][120].DATAIN
WR_DATA[121] => rData[1][121].DATAIN
WR_DATA[122] => rData[1][122].DATAIN
WR_DATA[123] => rData[1][123].DATAIN
WR_DATA[124] => rData[1][124].DATAIN
WR_DATA[125] => rData[1][125].DATAIN
WR_DATA[126] => rData[1][126].DATAIN
WR_DATA[127] => rData[1][127].DATAIN
WR_DATA[128] => rData[1][128].DATAIN
WR_DATA[129] => rData[1][129].DATAIN
WR_DATA[130] => rData[1][130].DATAIN
WR_DATA[131] => rData[1][131].DATAIN
WR_DATA[132] => rData[1][132].DATAIN
WR_DATA[133] => rData[1][133].DATAIN
WR_DATA[134] => rData[1][134].DATAIN
WR_DATA[135] => rData[1][135].DATAIN
WR_DATA[136] => rData[1][136].DATAIN
WR_DATA[137] => rData[1][137].DATAIN
WR_DATA[138] => rData[1][138].DATAIN
WR_DATA[139] => rData[1][139].DATAIN
WR_DATA[140] => rData[1][140].DATAIN
WR_DATA[141] => rData[1][141].DATAIN
WR_DATA[142] => rData[1][142].DATAIN
WR_DATA[143] => rData[1][143].DATAIN
WR_DATA[144] => rData[1][144].DATAIN
WR_DATA[145] => rData[1][145].DATAIN
WR_DATA[146] => rData[1][146].DATAIN
WR_DATA[147] => rData[1][147].DATAIN
WR_DATA[148] => rData[1][148].DATAIN
WR_DATA[149] => rData[1][149].DATAIN
WR_DATA[150] => rData[1][150].DATAIN
WR_DATA[151] => rData[1][151].DATAIN
WR_DATA[152] => rData[1][152].DATAIN
WR_DATA[153] => rData[1][153].DATAIN
WR_DATA[154] => rData[1][154].DATAIN
WR_DATA[155] => rData[1][155].DATAIN
WR_DATA[156] => rData[1][156].DATAIN
WR_DATA[157] => rData[1][157].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= rData[1][34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= rData[1][35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= rData[1][36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= rData[1][37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= rData[1][38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= rData[1][39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= rData[1][40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= rData[1][41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= rData[1][42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= rData[1][43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= rData[1][44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= rData[1][45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= rData[1][46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= rData[1][47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= rData[1][48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= rData[1][49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= rData[1][50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= rData[1][51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= rData[1][52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= rData[1][53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= rData[1][54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= rData[1][55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= rData[1][56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= rData[1][57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= rData[1][58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= rData[1][59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= rData[1][60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= rData[1][61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= rData[1][62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= rData[1][63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= rData[1][64].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= rData[1][65].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= rData[1][66].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[67] <= rData[1][67].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[68] <= rData[1][68].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[69] <= rData[1][69].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[70] <= rData[1][70].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[71] <= rData[1][71].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[72] <= rData[1][72].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[73] <= rData[1][73].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[74] <= rData[1][74].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[75] <= rData[1][75].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[76] <= rData[1][76].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[77] <= rData[1][77].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[78] <= rData[1][78].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[79] <= rData[1][79].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[80] <= rData[1][80].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[81] <= rData[1][81].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[82] <= rData[1][82].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[83] <= rData[1][83].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[84] <= rData[1][84].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[85] <= rData[1][85].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[86] <= rData[1][86].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[87] <= rData[1][87].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[88] <= rData[1][88].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[89] <= rData[1][89].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[90] <= rData[1][90].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[91] <= rData[1][91].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[92] <= rData[1][92].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[93] <= rData[1][93].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[94] <= rData[1][94].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[95] <= rData[1][95].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[96] <= rData[1][96].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[97] <= rData[1][97].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[98] <= rData[1][98].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[99] <= rData[1][99].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[100] <= rData[1][100].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[101] <= rData[1][101].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[102] <= rData[1][102].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[103] <= rData[1][103].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[104] <= rData[1][104].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[105] <= rData[1][105].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[106] <= rData[1][106].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[107] <= rData[1][107].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[108] <= rData[1][108].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[109] <= rData[1][109].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[110] <= rData[1][110].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[111] <= rData[1][111].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[112] <= rData[1][112].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[113] <= rData[1][113].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[114] <= rData[1][114].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[115] <= rData[1][115].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[116] <= rData[1][116].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[117] <= rData[1][117].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[118] <= rData[1][118].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[119] <= rData[1][119].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[120] <= rData[1][120].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[121] <= rData[1][121].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[122] <= rData[1][122].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[123] <= rData[1][123].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[124] <= rData[1][124].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[125] <= rData[1][125].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[126] <= rData[1][126].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[127] <= rData[1][127].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[128] <= rData[1][128].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[129] <= rData[1][129].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[130] <= rData[1][130].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[131] <= rData[1][131].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[132] <= rData[1][132].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[133] <= rData[1][133].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[134] <= rData[1][134].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[135] <= rData[1][135].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[136] <= rData[1][136].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[137] <= rData[1][137].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[138] <= rData[1][138].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[139] <= rData[1][139].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[140] <= rData[1][140].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[141] <= rData[1][141].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[142] <= rData[1][142].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[143] <= rData[1][143].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[144] <= rData[1][144].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[145] <= rData[1][145].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[146] <= rData[1][146].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[147] <= rData[1][147].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[148] <= rData[1][148].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[149] <= rData[1][149].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[150] <= rData[1][150].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[151] <= rData[1][151].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[152] <= rData[1][152].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[153] <= rData[1][153].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[154] <= rData[1][154].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[155] <= rData[1][155].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[156] <= rData[1][156].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[157] <= rData[1][157].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst
CLK => CLK.IN2
RST => RST.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA[68] => WR_DATA[68].IN1
WR_DATA[69] => WR_DATA[69].IN1
WR_DATA[70] => WR_DATA[70].IN1
WR_DATA[71] => WR_DATA[71].IN1
WR_DATA[72] => WR_DATA[72].IN1
WR_DATA[73] => WR_DATA[73].IN1
WR_DATA[74] => WR_DATA[74].IN1
WR_DATA[75] => WR_DATA[75].IN1
WR_DATA[76] => WR_DATA[76].IN1
WR_DATA[77] => WR_DATA[77].IN1
WR_DATA[78] => WR_DATA[78].IN1
WR_DATA[79] => WR_DATA[79].IN1
WR_DATA[80] => WR_DATA[80].IN1
WR_DATA[81] => WR_DATA[81].IN1
WR_DATA[82] => WR_DATA[82].IN1
WR_DATA[83] => WR_DATA[83].IN1
WR_DATA[84] => WR_DATA[84].IN1
WR_DATA[85] => WR_DATA[85].IN1
WR_DATA[86] => WR_DATA[86].IN1
WR_DATA[87] => WR_DATA[87].IN1
WR_DATA[88] => WR_DATA[88].IN1
WR_DATA[89] => WR_DATA[89].IN1
WR_DATA[90] => WR_DATA[90].IN1
WR_DATA[91] => WR_DATA[91].IN1
WR_DATA[92] => WR_DATA[92].IN1
WR_DATA[93] => WR_DATA[93].IN1
WR_DATA[94] => WR_DATA[94].IN1
WR_DATA[95] => WR_DATA[95].IN1
WR_DATA[96] => WR_DATA[96].IN1
WR_DATA[97] => WR_DATA[97].IN1
WR_DATA[98] => WR_DATA[98].IN1
WR_DATA[99] => WR_DATA[99].IN1
WR_DATA[100] => WR_DATA[100].IN1
WR_DATA[101] => WR_DATA[101].IN1
WR_DATA[102] => WR_DATA[102].IN1
WR_DATA[103] => WR_DATA[103].IN1
WR_DATA[104] => WR_DATA[104].IN1
WR_DATA[105] => WR_DATA[105].IN1
WR_DATA[106] => WR_DATA[106].IN1
WR_DATA[107] => WR_DATA[107].IN1
WR_DATA[108] => WR_DATA[108].IN1
WR_DATA[109] => WR_DATA[109].IN1
WR_DATA[110] => WR_DATA[110].IN1
WR_DATA[111] => WR_DATA[111].IN1
WR_DATA[112] => WR_DATA[112].IN1
WR_DATA[113] => WR_DATA[113].IN1
WR_DATA[114] => WR_DATA[114].IN1
WR_DATA[115] => WR_DATA[115].IN1
WR_DATA[116] => WR_DATA[116].IN1
WR_DATA[117] => WR_DATA[117].IN1
WR_DATA[118] => WR_DATA[118].IN1
WR_DATA[119] => WR_DATA[119].IN1
WR_DATA[120] => WR_DATA[120].IN1
WR_DATA[121] => WR_DATA[121].IN1
WR_DATA[122] => WR_DATA[122].IN1
WR_DATA[123] => WR_DATA[123].IN1
WR_DATA[124] => WR_DATA[124].IN1
WR_DATA[125] => WR_DATA[125].IN1
WR_DATA[126] => WR_DATA[126].IN1
WR_DATA[127] => WR_DATA[127].IN1
WR_DATA[128] => WR_DATA[128].IN1
WR_DATA[129] => WR_DATA[129].IN1
WR_DATA[130] => WR_DATA[130].IN1
WR_DATA[131] => WR_DATA[131].IN1
WR_DATA[132] => WR_DATA[132].IN1
WR_DATA[133] => WR_DATA[133].IN1
WR_DATA[134] => WR_DATA[134].IN1
WR_DATA[135] => WR_DATA[135].IN1
WR_DATA[136] => WR_DATA[136].IN1
WR_DATA[137] => WR_DATA[137].IN1
WR_DATA[138] => WR_DATA[138].IN1
WR_DATA[139] => WR_DATA[139].IN1
WR_DATA[140] => WR_DATA[140].IN1
WR_DATA[141] => WR_DATA[141].IN1
WR_DATA[142] => WR_DATA[142].IN1
WR_DATA[143] => WR_DATA[143].IN1
WR_DATA[144] => WR_DATA[144].IN1
WR_DATA[145] => WR_DATA[145].IN1
WR_DATA[146] => WR_DATA[146].IN1
WR_DATA[147] => WR_DATA[147].IN1
WR_DATA[148] => WR_DATA[148].IN1
WR_DATA[149] => WR_DATA[149].IN1
WR_DATA[150] => WR_DATA[150].IN1
WR_DATA[151] => WR_DATA[151].IN1
WR_DATA[152] => WR_DATA[152].IN1
WR_DATA[153] => WR_DATA[153].IN1
WR_DATA[154] => WR_DATA[154].IN1
WR_DATA[155] => WR_DATA[155].IN1
WR_DATA[156] => WR_DATA[156].IN1
WR_DATA[157] => WR_DATA[157].IN1
WR_VALID => wWrEn.IN1
WR_READY <= rFull.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= scsdpram:mem.RD1_DATA
RD_DATA[1] <= scsdpram:mem.RD1_DATA
RD_DATA[2] <= scsdpram:mem.RD1_DATA
RD_DATA[3] <= scsdpram:mem.RD1_DATA
RD_DATA[4] <= scsdpram:mem.RD1_DATA
RD_DATA[5] <= scsdpram:mem.RD1_DATA
RD_DATA[6] <= scsdpram:mem.RD1_DATA
RD_DATA[7] <= scsdpram:mem.RD1_DATA
RD_DATA[8] <= scsdpram:mem.RD1_DATA
RD_DATA[9] <= scsdpram:mem.RD1_DATA
RD_DATA[10] <= scsdpram:mem.RD1_DATA
RD_DATA[11] <= scsdpram:mem.RD1_DATA
RD_DATA[12] <= scsdpram:mem.RD1_DATA
RD_DATA[13] <= scsdpram:mem.RD1_DATA
RD_DATA[14] <= scsdpram:mem.RD1_DATA
RD_DATA[15] <= scsdpram:mem.RD1_DATA
RD_DATA[16] <= scsdpram:mem.RD1_DATA
RD_DATA[17] <= scsdpram:mem.RD1_DATA
RD_DATA[18] <= scsdpram:mem.RD1_DATA
RD_DATA[19] <= scsdpram:mem.RD1_DATA
RD_DATA[20] <= scsdpram:mem.RD1_DATA
RD_DATA[21] <= scsdpram:mem.RD1_DATA
RD_DATA[22] <= scsdpram:mem.RD1_DATA
RD_DATA[23] <= scsdpram:mem.RD1_DATA
RD_DATA[24] <= scsdpram:mem.RD1_DATA
RD_DATA[25] <= scsdpram:mem.RD1_DATA
RD_DATA[26] <= scsdpram:mem.RD1_DATA
RD_DATA[27] <= scsdpram:mem.RD1_DATA
RD_DATA[28] <= scsdpram:mem.RD1_DATA
RD_DATA[29] <= scsdpram:mem.RD1_DATA
RD_DATA[30] <= scsdpram:mem.RD1_DATA
RD_DATA[31] <= scsdpram:mem.RD1_DATA
RD_DATA[32] <= scsdpram:mem.RD1_DATA
RD_DATA[33] <= scsdpram:mem.RD1_DATA
RD_DATA[34] <= scsdpram:mem.RD1_DATA
RD_DATA[35] <= scsdpram:mem.RD1_DATA
RD_DATA[36] <= scsdpram:mem.RD1_DATA
RD_DATA[37] <= scsdpram:mem.RD1_DATA
RD_DATA[38] <= scsdpram:mem.RD1_DATA
RD_DATA[39] <= scsdpram:mem.RD1_DATA
RD_DATA[40] <= scsdpram:mem.RD1_DATA
RD_DATA[41] <= scsdpram:mem.RD1_DATA
RD_DATA[42] <= scsdpram:mem.RD1_DATA
RD_DATA[43] <= scsdpram:mem.RD1_DATA
RD_DATA[44] <= scsdpram:mem.RD1_DATA
RD_DATA[45] <= scsdpram:mem.RD1_DATA
RD_DATA[46] <= scsdpram:mem.RD1_DATA
RD_DATA[47] <= scsdpram:mem.RD1_DATA
RD_DATA[48] <= scsdpram:mem.RD1_DATA
RD_DATA[49] <= scsdpram:mem.RD1_DATA
RD_DATA[50] <= scsdpram:mem.RD1_DATA
RD_DATA[51] <= scsdpram:mem.RD1_DATA
RD_DATA[52] <= scsdpram:mem.RD1_DATA
RD_DATA[53] <= scsdpram:mem.RD1_DATA
RD_DATA[54] <= scsdpram:mem.RD1_DATA
RD_DATA[55] <= scsdpram:mem.RD1_DATA
RD_DATA[56] <= scsdpram:mem.RD1_DATA
RD_DATA[57] <= scsdpram:mem.RD1_DATA
RD_DATA[58] <= scsdpram:mem.RD1_DATA
RD_DATA[59] <= scsdpram:mem.RD1_DATA
RD_DATA[60] <= scsdpram:mem.RD1_DATA
RD_DATA[61] <= scsdpram:mem.RD1_DATA
RD_DATA[62] <= scsdpram:mem.RD1_DATA
RD_DATA[63] <= scsdpram:mem.RD1_DATA
RD_DATA[64] <= scsdpram:mem.RD1_DATA
RD_DATA[65] <= scsdpram:mem.RD1_DATA
RD_DATA[66] <= scsdpram:mem.RD1_DATA
RD_DATA[67] <= scsdpram:mem.RD1_DATA
RD_DATA[68] <= scsdpram:mem.RD1_DATA
RD_DATA[69] <= scsdpram:mem.RD1_DATA
RD_DATA[70] <= scsdpram:mem.RD1_DATA
RD_DATA[71] <= scsdpram:mem.RD1_DATA
RD_DATA[72] <= scsdpram:mem.RD1_DATA
RD_DATA[73] <= scsdpram:mem.RD1_DATA
RD_DATA[74] <= scsdpram:mem.RD1_DATA
RD_DATA[75] <= scsdpram:mem.RD1_DATA
RD_DATA[76] <= scsdpram:mem.RD1_DATA
RD_DATA[77] <= scsdpram:mem.RD1_DATA
RD_DATA[78] <= scsdpram:mem.RD1_DATA
RD_DATA[79] <= scsdpram:mem.RD1_DATA
RD_DATA[80] <= scsdpram:mem.RD1_DATA
RD_DATA[81] <= scsdpram:mem.RD1_DATA
RD_DATA[82] <= scsdpram:mem.RD1_DATA
RD_DATA[83] <= scsdpram:mem.RD1_DATA
RD_DATA[84] <= scsdpram:mem.RD1_DATA
RD_DATA[85] <= scsdpram:mem.RD1_DATA
RD_DATA[86] <= scsdpram:mem.RD1_DATA
RD_DATA[87] <= scsdpram:mem.RD1_DATA
RD_DATA[88] <= scsdpram:mem.RD1_DATA
RD_DATA[89] <= scsdpram:mem.RD1_DATA
RD_DATA[90] <= scsdpram:mem.RD1_DATA
RD_DATA[91] <= scsdpram:mem.RD1_DATA
RD_DATA[92] <= scsdpram:mem.RD1_DATA
RD_DATA[93] <= scsdpram:mem.RD1_DATA
RD_DATA[94] <= scsdpram:mem.RD1_DATA
RD_DATA[95] <= scsdpram:mem.RD1_DATA
RD_DATA[96] <= scsdpram:mem.RD1_DATA
RD_DATA[97] <= scsdpram:mem.RD1_DATA
RD_DATA[98] <= scsdpram:mem.RD1_DATA
RD_DATA[99] <= scsdpram:mem.RD1_DATA
RD_DATA[100] <= scsdpram:mem.RD1_DATA
RD_DATA[101] <= scsdpram:mem.RD1_DATA
RD_DATA[102] <= scsdpram:mem.RD1_DATA
RD_DATA[103] <= scsdpram:mem.RD1_DATA
RD_DATA[104] <= scsdpram:mem.RD1_DATA
RD_DATA[105] <= scsdpram:mem.RD1_DATA
RD_DATA[106] <= scsdpram:mem.RD1_DATA
RD_DATA[107] <= scsdpram:mem.RD1_DATA
RD_DATA[108] <= scsdpram:mem.RD1_DATA
RD_DATA[109] <= scsdpram:mem.RD1_DATA
RD_DATA[110] <= scsdpram:mem.RD1_DATA
RD_DATA[111] <= scsdpram:mem.RD1_DATA
RD_DATA[112] <= scsdpram:mem.RD1_DATA
RD_DATA[113] <= scsdpram:mem.RD1_DATA
RD_DATA[114] <= scsdpram:mem.RD1_DATA
RD_DATA[115] <= scsdpram:mem.RD1_DATA
RD_DATA[116] <= scsdpram:mem.RD1_DATA
RD_DATA[117] <= scsdpram:mem.RD1_DATA
RD_DATA[118] <= scsdpram:mem.RD1_DATA
RD_DATA[119] <= scsdpram:mem.RD1_DATA
RD_DATA[120] <= scsdpram:mem.RD1_DATA
RD_DATA[121] <= scsdpram:mem.RD1_DATA
RD_DATA[122] <= scsdpram:mem.RD1_DATA
RD_DATA[123] <= scsdpram:mem.RD1_DATA
RD_DATA[124] <= scsdpram:mem.RD1_DATA
RD_DATA[125] <= scsdpram:mem.RD1_DATA
RD_DATA[126] <= scsdpram:mem.RD1_DATA
RD_DATA[127] <= scsdpram:mem.RD1_DATA
RD_DATA[128] <= scsdpram:mem.RD1_DATA
RD_DATA[129] <= scsdpram:mem.RD1_DATA
RD_DATA[130] <= scsdpram:mem.RD1_DATA
RD_DATA[131] <= scsdpram:mem.RD1_DATA
RD_DATA[132] <= scsdpram:mem.RD1_DATA
RD_DATA[133] <= scsdpram:mem.RD1_DATA
RD_DATA[134] <= scsdpram:mem.RD1_DATA
RD_DATA[135] <= scsdpram:mem.RD1_DATA
RD_DATA[136] <= scsdpram:mem.RD1_DATA
RD_DATA[137] <= scsdpram:mem.RD1_DATA
RD_DATA[138] <= scsdpram:mem.RD1_DATA
RD_DATA[139] <= scsdpram:mem.RD1_DATA
RD_DATA[140] <= scsdpram:mem.RD1_DATA
RD_DATA[141] <= scsdpram:mem.RD1_DATA
RD_DATA[142] <= scsdpram:mem.RD1_DATA
RD_DATA[143] <= scsdpram:mem.RD1_DATA
RD_DATA[144] <= scsdpram:mem.RD1_DATA
RD_DATA[145] <= scsdpram:mem.RD1_DATA
RD_DATA[146] <= scsdpram:mem.RD1_DATA
RD_DATA[147] <= scsdpram:mem.RD1_DATA
RD_DATA[148] <= scsdpram:mem.RD1_DATA
RD_DATA[149] <= scsdpram:mem.RD1_DATA
RD_DATA[150] <= scsdpram:mem.RD1_DATA
RD_DATA[151] <= scsdpram:mem.RD1_DATA
RD_DATA[152] <= scsdpram:mem.RD1_DATA
RD_DATA[153] <= scsdpram:mem.RD1_DATA
RD_DATA[154] <= scsdpram:mem.RD1_DATA
RD_DATA[155] <= scsdpram:mem.RD1_DATA
RD_DATA[156] <= scsdpram:mem.RD1_DATA
RD_DATA[157] <= scsdpram:mem.RD1_DATA
RD_READY => wRdEnExternal.IN1
RD_READY => wRdRdy.IN1
RD_VALID <= rValid.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem
CLK => rMemory.we_a.CLK
CLK => rMemory.waddr_a[1].CLK
CLK => rMemory.waddr_a[0].CLK
CLK => rMemory.data_a[157].CLK
CLK => rMemory.data_a[156].CLK
CLK => rMemory.data_a[155].CLK
CLK => rMemory.data_a[154].CLK
CLK => rMemory.data_a[153].CLK
CLK => rMemory.data_a[152].CLK
CLK => rMemory.data_a[151].CLK
CLK => rMemory.data_a[150].CLK
CLK => rMemory.data_a[149].CLK
CLK => rMemory.data_a[148].CLK
CLK => rMemory.data_a[147].CLK
CLK => rMemory.data_a[146].CLK
CLK => rMemory.data_a[145].CLK
CLK => rMemory.data_a[144].CLK
CLK => rMemory.data_a[143].CLK
CLK => rMemory.data_a[142].CLK
CLK => rMemory.data_a[141].CLK
CLK => rMemory.data_a[140].CLK
CLK => rMemory.data_a[139].CLK
CLK => rMemory.data_a[138].CLK
CLK => rMemory.data_a[137].CLK
CLK => rMemory.data_a[136].CLK
CLK => rMemory.data_a[135].CLK
CLK => rMemory.data_a[134].CLK
CLK => rMemory.data_a[133].CLK
CLK => rMemory.data_a[132].CLK
CLK => rMemory.data_a[131].CLK
CLK => rMemory.data_a[130].CLK
CLK => rMemory.data_a[129].CLK
CLK => rMemory.data_a[128].CLK
CLK => rMemory.data_a[127].CLK
CLK => rMemory.data_a[126].CLK
CLK => rMemory.data_a[125].CLK
CLK => rMemory.data_a[124].CLK
CLK => rMemory.data_a[123].CLK
CLK => rMemory.data_a[122].CLK
CLK => rMemory.data_a[121].CLK
CLK => rMemory.data_a[120].CLK
CLK => rMemory.data_a[119].CLK
CLK => rMemory.data_a[118].CLK
CLK => rMemory.data_a[117].CLK
CLK => rMemory.data_a[116].CLK
CLK => rMemory.data_a[115].CLK
CLK => rMemory.data_a[114].CLK
CLK => rMemory.data_a[113].CLK
CLK => rMemory.data_a[112].CLK
CLK => rMemory.data_a[111].CLK
CLK => rMemory.data_a[110].CLK
CLK => rMemory.data_a[109].CLK
CLK => rMemory.data_a[108].CLK
CLK => rMemory.data_a[107].CLK
CLK => rMemory.data_a[106].CLK
CLK => rMemory.data_a[105].CLK
CLK => rMemory.data_a[104].CLK
CLK => rMemory.data_a[103].CLK
CLK => rMemory.data_a[102].CLK
CLK => rMemory.data_a[101].CLK
CLK => rMemory.data_a[100].CLK
CLK => rMemory.data_a[99].CLK
CLK => rMemory.data_a[98].CLK
CLK => rMemory.data_a[97].CLK
CLK => rMemory.data_a[96].CLK
CLK => rMemory.data_a[95].CLK
CLK => rMemory.data_a[94].CLK
CLK => rMemory.data_a[93].CLK
CLK => rMemory.data_a[92].CLK
CLK => rMemory.data_a[91].CLK
CLK => rMemory.data_a[90].CLK
CLK => rMemory.data_a[89].CLK
CLK => rMemory.data_a[88].CLK
CLK => rMemory.data_a[87].CLK
CLK => rMemory.data_a[86].CLK
CLK => rMemory.data_a[85].CLK
CLK => rMemory.data_a[84].CLK
CLK => rMemory.data_a[83].CLK
CLK => rMemory.data_a[82].CLK
CLK => rMemory.data_a[81].CLK
CLK => rMemory.data_a[80].CLK
CLK => rMemory.data_a[79].CLK
CLK => rMemory.data_a[78].CLK
CLK => rMemory.data_a[77].CLK
CLK => rMemory.data_a[76].CLK
CLK => rMemory.data_a[75].CLK
CLK => rMemory.data_a[74].CLK
CLK => rMemory.data_a[73].CLK
CLK => rMemory.data_a[72].CLK
CLK => rMemory.data_a[71].CLK
CLK => rMemory.data_a[70].CLK
CLK => rMemory.data_a[69].CLK
CLK => rMemory.data_a[68].CLK
CLK => rMemory.data_a[67].CLK
CLK => rMemory.data_a[66].CLK
CLK => rMemory.data_a[65].CLK
CLK => rMemory.data_a[64].CLK
CLK => rMemory.data_a[63].CLK
CLK => rMemory.data_a[62].CLK
CLK => rMemory.data_a[61].CLK
CLK => rMemory.data_a[60].CLK
CLK => rMemory.data_a[59].CLK
CLK => rMemory.data_a[58].CLK
CLK => rMemory.data_a[57].CLK
CLK => rMemory.data_a[56].CLK
CLK => rMemory.data_a[55].CLK
CLK => rMemory.data_a[54].CLK
CLK => rMemory.data_a[53].CLK
CLK => rMemory.data_a[52].CLK
CLK => rMemory.data_a[51].CLK
CLK => rMemory.data_a[50].CLK
CLK => rMemory.data_a[49].CLK
CLK => rMemory.data_a[48].CLK
CLK => rMemory.data_a[47].CLK
CLK => rMemory.data_a[46].CLK
CLK => rMemory.data_a[45].CLK
CLK => rMemory.data_a[44].CLK
CLK => rMemory.data_a[43].CLK
CLK => rMemory.data_a[42].CLK
CLK => rMemory.data_a[41].CLK
CLK => rMemory.data_a[40].CLK
CLK => rMemory.data_a[39].CLK
CLK => rMemory.data_a[38].CLK
CLK => rMemory.data_a[37].CLK
CLK => rMemory.data_a[36].CLK
CLK => rMemory.data_a[35].CLK
CLK => rMemory.data_a[34].CLK
CLK => rMemory.data_a[33].CLK
CLK => rMemory.data_a[32].CLK
CLK => rMemory.data_a[31].CLK
CLK => rMemory.data_a[30].CLK
CLK => rMemory.data_a[29].CLK
CLK => rMemory.data_a[28].CLK
CLK => rMemory.data_a[27].CLK
CLK => rMemory.data_a[26].CLK
CLK => rMemory.data_a[25].CLK
CLK => rMemory.data_a[24].CLK
CLK => rMemory.data_a[23].CLK
CLK => rMemory.data_a[22].CLK
CLK => rMemory.data_a[21].CLK
CLK => rMemory.data_a[20].CLK
CLK => rMemory.data_a[19].CLK
CLK => rMemory.data_a[18].CLK
CLK => rMemory.data_a[17].CLK
CLK => rMemory.data_a[16].CLK
CLK => rMemory.data_a[15].CLK
CLK => rMemory.data_a[14].CLK
CLK => rMemory.data_a[13].CLK
CLK => rMemory.data_a[12].CLK
CLK => rMemory.data_a[11].CLK
CLK => rMemory.data_a[10].CLK
CLK => rMemory.data_a[9].CLK
CLK => rMemory.data_a[8].CLK
CLK => rMemory.data_a[7].CLK
CLK => rMemory.data_a[6].CLK
CLK => rMemory.data_a[5].CLK
CLK => rMemory.data_a[4].CLK
CLK => rMemory.data_a[3].CLK
CLK => rMemory.data_a[2].CLK
CLK => rMemory.data_a[1].CLK
CLK => rMemory.data_a[0].CLK
CLK => rDataOut[0].CLK
CLK => rDataOut[1].CLK
CLK => rDataOut[2].CLK
CLK => rDataOut[3].CLK
CLK => rDataOut[4].CLK
CLK => rDataOut[5].CLK
CLK => rDataOut[6].CLK
CLK => rDataOut[7].CLK
CLK => rDataOut[8].CLK
CLK => rDataOut[9].CLK
CLK => rDataOut[10].CLK
CLK => rDataOut[11].CLK
CLK => rDataOut[12].CLK
CLK => rDataOut[13].CLK
CLK => rDataOut[14].CLK
CLK => rDataOut[15].CLK
CLK => rDataOut[16].CLK
CLK => rDataOut[17].CLK
CLK => rDataOut[18].CLK
CLK => rDataOut[19].CLK
CLK => rDataOut[20].CLK
CLK => rDataOut[21].CLK
CLK => rDataOut[22].CLK
CLK => rDataOut[23].CLK
CLK => rDataOut[24].CLK
CLK => rDataOut[25].CLK
CLK => rDataOut[26].CLK
CLK => rDataOut[27].CLK
CLK => rDataOut[28].CLK
CLK => rDataOut[29].CLK
CLK => rDataOut[30].CLK
CLK => rDataOut[31].CLK
CLK => rDataOut[32].CLK
CLK => rDataOut[33].CLK
CLK => rDataOut[34].CLK
CLK => rDataOut[35].CLK
CLK => rDataOut[36].CLK
CLK => rDataOut[37].CLK
CLK => rDataOut[38].CLK
CLK => rDataOut[39].CLK
CLK => rDataOut[40].CLK
CLK => rDataOut[41].CLK
CLK => rDataOut[42].CLK
CLK => rDataOut[43].CLK
CLK => rDataOut[44].CLK
CLK => rDataOut[45].CLK
CLK => rDataOut[46].CLK
CLK => rDataOut[47].CLK
CLK => rDataOut[48].CLK
CLK => rDataOut[49].CLK
CLK => rDataOut[50].CLK
CLK => rDataOut[51].CLK
CLK => rDataOut[52].CLK
CLK => rDataOut[53].CLK
CLK => rDataOut[54].CLK
CLK => rDataOut[55].CLK
CLK => rDataOut[56].CLK
CLK => rDataOut[57].CLK
CLK => rDataOut[58].CLK
CLK => rDataOut[59].CLK
CLK => rDataOut[60].CLK
CLK => rDataOut[61].CLK
CLK => rDataOut[62].CLK
CLK => rDataOut[63].CLK
CLK => rDataOut[64].CLK
CLK => rDataOut[65].CLK
CLK => rDataOut[66].CLK
CLK => rDataOut[67].CLK
CLK => rDataOut[68].CLK
CLK => rDataOut[69].CLK
CLK => rDataOut[70].CLK
CLK => rDataOut[71].CLK
CLK => rDataOut[72].CLK
CLK => rDataOut[73].CLK
CLK => rDataOut[74].CLK
CLK => rDataOut[75].CLK
CLK => rDataOut[76].CLK
CLK => rDataOut[77].CLK
CLK => rDataOut[78].CLK
CLK => rDataOut[79].CLK
CLK => rDataOut[80].CLK
CLK => rDataOut[81].CLK
CLK => rDataOut[82].CLK
CLK => rDataOut[83].CLK
CLK => rDataOut[84].CLK
CLK => rDataOut[85].CLK
CLK => rDataOut[86].CLK
CLK => rDataOut[87].CLK
CLK => rDataOut[88].CLK
CLK => rDataOut[89].CLK
CLK => rDataOut[90].CLK
CLK => rDataOut[91].CLK
CLK => rDataOut[92].CLK
CLK => rDataOut[93].CLK
CLK => rDataOut[94].CLK
CLK => rDataOut[95].CLK
CLK => rDataOut[96].CLK
CLK => rDataOut[97].CLK
CLK => rDataOut[98].CLK
CLK => rDataOut[99].CLK
CLK => rDataOut[100].CLK
CLK => rDataOut[101].CLK
CLK => rDataOut[102].CLK
CLK => rDataOut[103].CLK
CLK => rDataOut[104].CLK
CLK => rDataOut[105].CLK
CLK => rDataOut[106].CLK
CLK => rDataOut[107].CLK
CLK => rDataOut[108].CLK
CLK => rDataOut[109].CLK
CLK => rDataOut[110].CLK
CLK => rDataOut[111].CLK
CLK => rDataOut[112].CLK
CLK => rDataOut[113].CLK
CLK => rDataOut[114].CLK
CLK => rDataOut[115].CLK
CLK => rDataOut[116].CLK
CLK => rDataOut[117].CLK
CLK => rDataOut[118].CLK
CLK => rDataOut[119].CLK
CLK => rDataOut[120].CLK
CLK => rDataOut[121].CLK
CLK => rDataOut[122].CLK
CLK => rDataOut[123].CLK
CLK => rDataOut[124].CLK
CLK => rDataOut[125].CLK
CLK => rDataOut[126].CLK
CLK => rDataOut[127].CLK
CLK => rDataOut[128].CLK
CLK => rDataOut[129].CLK
CLK => rDataOut[130].CLK
CLK => rDataOut[131].CLK
CLK => rDataOut[132].CLK
CLK => rDataOut[133].CLK
CLK => rDataOut[134].CLK
CLK => rDataOut[135].CLK
CLK => rDataOut[136].CLK
CLK => rDataOut[137].CLK
CLK => rDataOut[138].CLK
CLK => rDataOut[139].CLK
CLK => rDataOut[140].CLK
CLK => rDataOut[141].CLK
CLK => rDataOut[142].CLK
CLK => rDataOut[143].CLK
CLK => rDataOut[144].CLK
CLK => rDataOut[145].CLK
CLK => rDataOut[146].CLK
CLK => rDataOut[147].CLK
CLK => rDataOut[148].CLK
CLK => rDataOut[149].CLK
CLK => rDataOut[150].CLK
CLK => rDataOut[151].CLK
CLK => rDataOut[152].CLK
CLK => rDataOut[153].CLK
CLK => rDataOut[154].CLK
CLK => rDataOut[155].CLK
CLK => rDataOut[156].CLK
CLK => rDataOut[157].CLK
CLK => rMemory.CLK0
RD1_EN => rDataOut[0].ENA
RD1_EN => rDataOut[1].ENA
RD1_EN => rDataOut[2].ENA
RD1_EN => rDataOut[3].ENA
RD1_EN => rDataOut[4].ENA
RD1_EN => rDataOut[5].ENA
RD1_EN => rDataOut[6].ENA
RD1_EN => rDataOut[7].ENA
RD1_EN => rDataOut[8].ENA
RD1_EN => rDataOut[9].ENA
RD1_EN => rDataOut[10].ENA
RD1_EN => rDataOut[11].ENA
RD1_EN => rDataOut[12].ENA
RD1_EN => rDataOut[13].ENA
RD1_EN => rDataOut[14].ENA
RD1_EN => rDataOut[15].ENA
RD1_EN => rDataOut[16].ENA
RD1_EN => rDataOut[17].ENA
RD1_EN => rDataOut[18].ENA
RD1_EN => rDataOut[19].ENA
RD1_EN => rDataOut[20].ENA
RD1_EN => rDataOut[21].ENA
RD1_EN => rDataOut[22].ENA
RD1_EN => rDataOut[23].ENA
RD1_EN => rDataOut[24].ENA
RD1_EN => rDataOut[25].ENA
RD1_EN => rDataOut[26].ENA
RD1_EN => rDataOut[27].ENA
RD1_EN => rDataOut[28].ENA
RD1_EN => rDataOut[29].ENA
RD1_EN => rDataOut[30].ENA
RD1_EN => rDataOut[31].ENA
RD1_EN => rDataOut[32].ENA
RD1_EN => rDataOut[33].ENA
RD1_EN => rDataOut[34].ENA
RD1_EN => rDataOut[35].ENA
RD1_EN => rDataOut[36].ENA
RD1_EN => rDataOut[37].ENA
RD1_EN => rDataOut[38].ENA
RD1_EN => rDataOut[39].ENA
RD1_EN => rDataOut[40].ENA
RD1_EN => rDataOut[41].ENA
RD1_EN => rDataOut[42].ENA
RD1_EN => rDataOut[43].ENA
RD1_EN => rDataOut[44].ENA
RD1_EN => rDataOut[45].ENA
RD1_EN => rDataOut[46].ENA
RD1_EN => rDataOut[47].ENA
RD1_EN => rDataOut[48].ENA
RD1_EN => rDataOut[49].ENA
RD1_EN => rDataOut[50].ENA
RD1_EN => rDataOut[51].ENA
RD1_EN => rDataOut[52].ENA
RD1_EN => rDataOut[53].ENA
RD1_EN => rDataOut[54].ENA
RD1_EN => rDataOut[55].ENA
RD1_EN => rDataOut[56].ENA
RD1_EN => rDataOut[57].ENA
RD1_EN => rDataOut[58].ENA
RD1_EN => rDataOut[59].ENA
RD1_EN => rDataOut[60].ENA
RD1_EN => rDataOut[61].ENA
RD1_EN => rDataOut[62].ENA
RD1_EN => rDataOut[63].ENA
RD1_EN => rDataOut[64].ENA
RD1_EN => rDataOut[65].ENA
RD1_EN => rDataOut[66].ENA
RD1_EN => rDataOut[67].ENA
RD1_EN => rDataOut[68].ENA
RD1_EN => rDataOut[69].ENA
RD1_EN => rDataOut[70].ENA
RD1_EN => rDataOut[71].ENA
RD1_EN => rDataOut[72].ENA
RD1_EN => rDataOut[73].ENA
RD1_EN => rDataOut[74].ENA
RD1_EN => rDataOut[75].ENA
RD1_EN => rDataOut[76].ENA
RD1_EN => rDataOut[77].ENA
RD1_EN => rDataOut[78].ENA
RD1_EN => rDataOut[79].ENA
RD1_EN => rDataOut[80].ENA
RD1_EN => rDataOut[81].ENA
RD1_EN => rDataOut[82].ENA
RD1_EN => rDataOut[83].ENA
RD1_EN => rDataOut[84].ENA
RD1_EN => rDataOut[85].ENA
RD1_EN => rDataOut[86].ENA
RD1_EN => rDataOut[87].ENA
RD1_EN => rDataOut[88].ENA
RD1_EN => rDataOut[89].ENA
RD1_EN => rDataOut[90].ENA
RD1_EN => rDataOut[91].ENA
RD1_EN => rDataOut[92].ENA
RD1_EN => rDataOut[93].ENA
RD1_EN => rDataOut[94].ENA
RD1_EN => rDataOut[95].ENA
RD1_EN => rDataOut[96].ENA
RD1_EN => rDataOut[97].ENA
RD1_EN => rDataOut[98].ENA
RD1_EN => rDataOut[99].ENA
RD1_EN => rDataOut[100].ENA
RD1_EN => rDataOut[101].ENA
RD1_EN => rDataOut[102].ENA
RD1_EN => rDataOut[103].ENA
RD1_EN => rDataOut[104].ENA
RD1_EN => rDataOut[105].ENA
RD1_EN => rDataOut[106].ENA
RD1_EN => rDataOut[107].ENA
RD1_EN => rDataOut[108].ENA
RD1_EN => rDataOut[109].ENA
RD1_EN => rDataOut[110].ENA
RD1_EN => rDataOut[111].ENA
RD1_EN => rDataOut[112].ENA
RD1_EN => rDataOut[113].ENA
RD1_EN => rDataOut[114].ENA
RD1_EN => rDataOut[115].ENA
RD1_EN => rDataOut[116].ENA
RD1_EN => rDataOut[117].ENA
RD1_EN => rDataOut[118].ENA
RD1_EN => rDataOut[119].ENA
RD1_EN => rDataOut[120].ENA
RD1_EN => rDataOut[121].ENA
RD1_EN => rDataOut[122].ENA
RD1_EN => rDataOut[123].ENA
RD1_EN => rDataOut[124].ENA
RD1_EN => rDataOut[125].ENA
RD1_EN => rDataOut[126].ENA
RD1_EN => rDataOut[127].ENA
RD1_EN => rDataOut[128].ENA
RD1_EN => rDataOut[129].ENA
RD1_EN => rDataOut[130].ENA
RD1_EN => rDataOut[131].ENA
RD1_EN => rDataOut[132].ENA
RD1_EN => rDataOut[133].ENA
RD1_EN => rDataOut[134].ENA
RD1_EN => rDataOut[135].ENA
RD1_EN => rDataOut[136].ENA
RD1_EN => rDataOut[137].ENA
RD1_EN => rDataOut[138].ENA
RD1_EN => rDataOut[139].ENA
RD1_EN => rDataOut[140].ENA
RD1_EN => rDataOut[141].ENA
RD1_EN => rDataOut[142].ENA
RD1_EN => rDataOut[143].ENA
RD1_EN => rDataOut[144].ENA
RD1_EN => rDataOut[145].ENA
RD1_EN => rDataOut[146].ENA
RD1_EN => rDataOut[147].ENA
RD1_EN => rDataOut[148].ENA
RD1_EN => rDataOut[149].ENA
RD1_EN => rDataOut[150].ENA
RD1_EN => rDataOut[151].ENA
RD1_EN => rDataOut[152].ENA
RD1_EN => rDataOut[153].ENA
RD1_EN => rDataOut[154].ENA
RD1_EN => rDataOut[155].ENA
RD1_EN => rDataOut[156].ENA
RD1_EN => rDataOut[157].ENA
RD1_ADDR[0] => rMemory.RADDR
RD1_ADDR[1] => rMemory.RADDR1
RD1_DATA[0] <= rDataOut[0].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[1] <= rDataOut[1].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[2] <= rDataOut[2].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[3] <= rDataOut[3].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[4] <= rDataOut[4].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[5] <= rDataOut[5].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[6] <= rDataOut[6].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[7] <= rDataOut[7].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[8] <= rDataOut[8].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[9] <= rDataOut[9].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[10] <= rDataOut[10].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[11] <= rDataOut[11].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[12] <= rDataOut[12].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[13] <= rDataOut[13].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[14] <= rDataOut[14].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[15] <= rDataOut[15].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[16] <= rDataOut[16].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[17] <= rDataOut[17].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[18] <= rDataOut[18].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[19] <= rDataOut[19].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[20] <= rDataOut[20].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[21] <= rDataOut[21].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[22] <= rDataOut[22].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[23] <= rDataOut[23].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[24] <= rDataOut[24].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[25] <= rDataOut[25].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[26] <= rDataOut[26].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[27] <= rDataOut[27].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[28] <= rDataOut[28].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[29] <= rDataOut[29].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[30] <= rDataOut[30].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[31] <= rDataOut[31].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[32] <= rDataOut[32].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[33] <= rDataOut[33].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[34] <= rDataOut[34].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[35] <= rDataOut[35].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[36] <= rDataOut[36].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[37] <= rDataOut[37].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[38] <= rDataOut[38].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[39] <= rDataOut[39].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[40] <= rDataOut[40].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[41] <= rDataOut[41].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[42] <= rDataOut[42].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[43] <= rDataOut[43].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[44] <= rDataOut[44].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[45] <= rDataOut[45].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[46] <= rDataOut[46].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[47] <= rDataOut[47].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[48] <= rDataOut[48].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[49] <= rDataOut[49].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[50] <= rDataOut[50].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[51] <= rDataOut[51].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[52] <= rDataOut[52].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[53] <= rDataOut[53].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[54] <= rDataOut[54].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[55] <= rDataOut[55].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[56] <= rDataOut[56].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[57] <= rDataOut[57].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[58] <= rDataOut[58].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[59] <= rDataOut[59].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[60] <= rDataOut[60].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[61] <= rDataOut[61].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[62] <= rDataOut[62].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[63] <= rDataOut[63].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[64] <= rDataOut[64].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[65] <= rDataOut[65].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[66] <= rDataOut[66].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[67] <= rDataOut[67].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[68] <= rDataOut[68].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[69] <= rDataOut[69].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[70] <= rDataOut[70].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[71] <= rDataOut[71].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[72] <= rDataOut[72].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[73] <= rDataOut[73].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[74] <= rDataOut[74].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[75] <= rDataOut[75].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[76] <= rDataOut[76].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[77] <= rDataOut[77].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[78] <= rDataOut[78].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[79] <= rDataOut[79].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[80] <= rDataOut[80].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[81] <= rDataOut[81].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[82] <= rDataOut[82].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[83] <= rDataOut[83].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[84] <= rDataOut[84].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[85] <= rDataOut[85].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[86] <= rDataOut[86].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[87] <= rDataOut[87].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[88] <= rDataOut[88].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[89] <= rDataOut[89].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[90] <= rDataOut[90].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[91] <= rDataOut[91].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[92] <= rDataOut[92].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[93] <= rDataOut[93].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[94] <= rDataOut[94].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[95] <= rDataOut[95].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[96] <= rDataOut[96].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[97] <= rDataOut[97].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[98] <= rDataOut[98].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[99] <= rDataOut[99].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[100] <= rDataOut[100].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[101] <= rDataOut[101].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[102] <= rDataOut[102].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[103] <= rDataOut[103].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[104] <= rDataOut[104].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[105] <= rDataOut[105].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[106] <= rDataOut[106].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[107] <= rDataOut[107].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[108] <= rDataOut[108].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[109] <= rDataOut[109].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[110] <= rDataOut[110].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[111] <= rDataOut[111].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[112] <= rDataOut[112].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[113] <= rDataOut[113].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[114] <= rDataOut[114].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[115] <= rDataOut[115].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[116] <= rDataOut[116].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[117] <= rDataOut[117].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[118] <= rDataOut[118].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[119] <= rDataOut[119].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[120] <= rDataOut[120].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[121] <= rDataOut[121].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[122] <= rDataOut[122].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[123] <= rDataOut[123].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[124] <= rDataOut[124].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[125] <= rDataOut[125].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[126] <= rDataOut[126].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[127] <= rDataOut[127].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[128] <= rDataOut[128].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[129] <= rDataOut[129].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[130] <= rDataOut[130].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[131] <= rDataOut[131].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[132] <= rDataOut[132].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[133] <= rDataOut[133].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[134] <= rDataOut[134].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[135] <= rDataOut[135].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[136] <= rDataOut[136].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[137] <= rDataOut[137].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[138] <= rDataOut[138].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[139] <= rDataOut[139].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[140] <= rDataOut[140].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[141] <= rDataOut[141].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[142] <= rDataOut[142].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[143] <= rDataOut[143].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[144] <= rDataOut[144].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[145] <= rDataOut[145].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[146] <= rDataOut[146].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[147] <= rDataOut[147].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[148] <= rDataOut[148].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[149] <= rDataOut[149].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[150] <= rDataOut[150].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[151] <= rDataOut[151].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[152] <= rDataOut[152].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[153] <= rDataOut[153].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[154] <= rDataOut[154].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[155] <= rDataOut[155].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[156] <= rDataOut[156].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[157] <= rDataOut[157].DB_MAX_OUTPUT_PORT_TYPE
WR1_EN => rMemory.we_a.DATAIN
WR1_EN => rMemory.WE
WR1_ADDR[0] => rMemory.waddr_a[0].DATAIN
WR1_ADDR[0] => rMemory.WADDR
WR1_ADDR[1] => rMemory.waddr_a[1].DATAIN
WR1_ADDR[1] => rMemory.WADDR1
WR1_DATA[0] => rMemory.data_a[0].DATAIN
WR1_DATA[0] => rMemory.DATAIN
WR1_DATA[1] => rMemory.data_a[1].DATAIN
WR1_DATA[1] => rMemory.DATAIN1
WR1_DATA[2] => rMemory.data_a[2].DATAIN
WR1_DATA[2] => rMemory.DATAIN2
WR1_DATA[3] => rMemory.data_a[3].DATAIN
WR1_DATA[3] => rMemory.DATAIN3
WR1_DATA[4] => rMemory.data_a[4].DATAIN
WR1_DATA[4] => rMemory.DATAIN4
WR1_DATA[5] => rMemory.data_a[5].DATAIN
WR1_DATA[5] => rMemory.DATAIN5
WR1_DATA[6] => rMemory.data_a[6].DATAIN
WR1_DATA[6] => rMemory.DATAIN6
WR1_DATA[7] => rMemory.data_a[7].DATAIN
WR1_DATA[7] => rMemory.DATAIN7
WR1_DATA[8] => rMemory.data_a[8].DATAIN
WR1_DATA[8] => rMemory.DATAIN8
WR1_DATA[9] => rMemory.data_a[9].DATAIN
WR1_DATA[9] => rMemory.DATAIN9
WR1_DATA[10] => rMemory.data_a[10].DATAIN
WR1_DATA[10] => rMemory.DATAIN10
WR1_DATA[11] => rMemory.data_a[11].DATAIN
WR1_DATA[11] => rMemory.DATAIN11
WR1_DATA[12] => rMemory.data_a[12].DATAIN
WR1_DATA[12] => rMemory.DATAIN12
WR1_DATA[13] => rMemory.data_a[13].DATAIN
WR1_DATA[13] => rMemory.DATAIN13
WR1_DATA[14] => rMemory.data_a[14].DATAIN
WR1_DATA[14] => rMemory.DATAIN14
WR1_DATA[15] => rMemory.data_a[15].DATAIN
WR1_DATA[15] => rMemory.DATAIN15
WR1_DATA[16] => rMemory.data_a[16].DATAIN
WR1_DATA[16] => rMemory.DATAIN16
WR1_DATA[17] => rMemory.data_a[17].DATAIN
WR1_DATA[17] => rMemory.DATAIN17
WR1_DATA[18] => rMemory.data_a[18].DATAIN
WR1_DATA[18] => rMemory.DATAIN18
WR1_DATA[19] => rMemory.data_a[19].DATAIN
WR1_DATA[19] => rMemory.DATAIN19
WR1_DATA[20] => rMemory.data_a[20].DATAIN
WR1_DATA[20] => rMemory.DATAIN20
WR1_DATA[21] => rMemory.data_a[21].DATAIN
WR1_DATA[21] => rMemory.DATAIN21
WR1_DATA[22] => rMemory.data_a[22].DATAIN
WR1_DATA[22] => rMemory.DATAIN22
WR1_DATA[23] => rMemory.data_a[23].DATAIN
WR1_DATA[23] => rMemory.DATAIN23
WR1_DATA[24] => rMemory.data_a[24].DATAIN
WR1_DATA[24] => rMemory.DATAIN24
WR1_DATA[25] => rMemory.data_a[25].DATAIN
WR1_DATA[25] => rMemory.DATAIN25
WR1_DATA[26] => rMemory.data_a[26].DATAIN
WR1_DATA[26] => rMemory.DATAIN26
WR1_DATA[27] => rMemory.data_a[27].DATAIN
WR1_DATA[27] => rMemory.DATAIN27
WR1_DATA[28] => rMemory.data_a[28].DATAIN
WR1_DATA[28] => rMemory.DATAIN28
WR1_DATA[29] => rMemory.data_a[29].DATAIN
WR1_DATA[29] => rMemory.DATAIN29
WR1_DATA[30] => rMemory.data_a[30].DATAIN
WR1_DATA[30] => rMemory.DATAIN30
WR1_DATA[31] => rMemory.data_a[31].DATAIN
WR1_DATA[31] => rMemory.DATAIN31
WR1_DATA[32] => rMemory.data_a[32].DATAIN
WR1_DATA[32] => rMemory.DATAIN32
WR1_DATA[33] => rMemory.data_a[33].DATAIN
WR1_DATA[33] => rMemory.DATAIN33
WR1_DATA[34] => rMemory.data_a[34].DATAIN
WR1_DATA[34] => rMemory.DATAIN34
WR1_DATA[35] => rMemory.data_a[35].DATAIN
WR1_DATA[35] => rMemory.DATAIN35
WR1_DATA[36] => rMemory.data_a[36].DATAIN
WR1_DATA[36] => rMemory.DATAIN36
WR1_DATA[37] => rMemory.data_a[37].DATAIN
WR1_DATA[37] => rMemory.DATAIN37
WR1_DATA[38] => rMemory.data_a[38].DATAIN
WR1_DATA[38] => rMemory.DATAIN38
WR1_DATA[39] => rMemory.data_a[39].DATAIN
WR1_DATA[39] => rMemory.DATAIN39
WR1_DATA[40] => rMemory.data_a[40].DATAIN
WR1_DATA[40] => rMemory.DATAIN40
WR1_DATA[41] => rMemory.data_a[41].DATAIN
WR1_DATA[41] => rMemory.DATAIN41
WR1_DATA[42] => rMemory.data_a[42].DATAIN
WR1_DATA[42] => rMemory.DATAIN42
WR1_DATA[43] => rMemory.data_a[43].DATAIN
WR1_DATA[43] => rMemory.DATAIN43
WR1_DATA[44] => rMemory.data_a[44].DATAIN
WR1_DATA[44] => rMemory.DATAIN44
WR1_DATA[45] => rMemory.data_a[45].DATAIN
WR1_DATA[45] => rMemory.DATAIN45
WR1_DATA[46] => rMemory.data_a[46].DATAIN
WR1_DATA[46] => rMemory.DATAIN46
WR1_DATA[47] => rMemory.data_a[47].DATAIN
WR1_DATA[47] => rMemory.DATAIN47
WR1_DATA[48] => rMemory.data_a[48].DATAIN
WR1_DATA[48] => rMemory.DATAIN48
WR1_DATA[49] => rMemory.data_a[49].DATAIN
WR1_DATA[49] => rMemory.DATAIN49
WR1_DATA[50] => rMemory.data_a[50].DATAIN
WR1_DATA[50] => rMemory.DATAIN50
WR1_DATA[51] => rMemory.data_a[51].DATAIN
WR1_DATA[51] => rMemory.DATAIN51
WR1_DATA[52] => rMemory.data_a[52].DATAIN
WR1_DATA[52] => rMemory.DATAIN52
WR1_DATA[53] => rMemory.data_a[53].DATAIN
WR1_DATA[53] => rMemory.DATAIN53
WR1_DATA[54] => rMemory.data_a[54].DATAIN
WR1_DATA[54] => rMemory.DATAIN54
WR1_DATA[55] => rMemory.data_a[55].DATAIN
WR1_DATA[55] => rMemory.DATAIN55
WR1_DATA[56] => rMemory.data_a[56].DATAIN
WR1_DATA[56] => rMemory.DATAIN56
WR1_DATA[57] => rMemory.data_a[57].DATAIN
WR1_DATA[57] => rMemory.DATAIN57
WR1_DATA[58] => rMemory.data_a[58].DATAIN
WR1_DATA[58] => rMemory.DATAIN58
WR1_DATA[59] => rMemory.data_a[59].DATAIN
WR1_DATA[59] => rMemory.DATAIN59
WR1_DATA[60] => rMemory.data_a[60].DATAIN
WR1_DATA[60] => rMemory.DATAIN60
WR1_DATA[61] => rMemory.data_a[61].DATAIN
WR1_DATA[61] => rMemory.DATAIN61
WR1_DATA[62] => rMemory.data_a[62].DATAIN
WR1_DATA[62] => rMemory.DATAIN62
WR1_DATA[63] => rMemory.data_a[63].DATAIN
WR1_DATA[63] => rMemory.DATAIN63
WR1_DATA[64] => rMemory.data_a[64].DATAIN
WR1_DATA[64] => rMemory.DATAIN64
WR1_DATA[65] => rMemory.data_a[65].DATAIN
WR1_DATA[65] => rMemory.DATAIN65
WR1_DATA[66] => rMemory.data_a[66].DATAIN
WR1_DATA[66] => rMemory.DATAIN66
WR1_DATA[67] => rMemory.data_a[67].DATAIN
WR1_DATA[67] => rMemory.DATAIN67
WR1_DATA[68] => rMemory.data_a[68].DATAIN
WR1_DATA[68] => rMemory.DATAIN68
WR1_DATA[69] => rMemory.data_a[69].DATAIN
WR1_DATA[69] => rMemory.DATAIN69
WR1_DATA[70] => rMemory.data_a[70].DATAIN
WR1_DATA[70] => rMemory.DATAIN70
WR1_DATA[71] => rMemory.data_a[71].DATAIN
WR1_DATA[71] => rMemory.DATAIN71
WR1_DATA[72] => rMemory.data_a[72].DATAIN
WR1_DATA[72] => rMemory.DATAIN72
WR1_DATA[73] => rMemory.data_a[73].DATAIN
WR1_DATA[73] => rMemory.DATAIN73
WR1_DATA[74] => rMemory.data_a[74].DATAIN
WR1_DATA[74] => rMemory.DATAIN74
WR1_DATA[75] => rMemory.data_a[75].DATAIN
WR1_DATA[75] => rMemory.DATAIN75
WR1_DATA[76] => rMemory.data_a[76].DATAIN
WR1_DATA[76] => rMemory.DATAIN76
WR1_DATA[77] => rMemory.data_a[77].DATAIN
WR1_DATA[77] => rMemory.DATAIN77
WR1_DATA[78] => rMemory.data_a[78].DATAIN
WR1_DATA[78] => rMemory.DATAIN78
WR1_DATA[79] => rMemory.data_a[79].DATAIN
WR1_DATA[79] => rMemory.DATAIN79
WR1_DATA[80] => rMemory.data_a[80].DATAIN
WR1_DATA[80] => rMemory.DATAIN80
WR1_DATA[81] => rMemory.data_a[81].DATAIN
WR1_DATA[81] => rMemory.DATAIN81
WR1_DATA[82] => rMemory.data_a[82].DATAIN
WR1_DATA[82] => rMemory.DATAIN82
WR1_DATA[83] => rMemory.data_a[83].DATAIN
WR1_DATA[83] => rMemory.DATAIN83
WR1_DATA[84] => rMemory.data_a[84].DATAIN
WR1_DATA[84] => rMemory.DATAIN84
WR1_DATA[85] => rMemory.data_a[85].DATAIN
WR1_DATA[85] => rMemory.DATAIN85
WR1_DATA[86] => rMemory.data_a[86].DATAIN
WR1_DATA[86] => rMemory.DATAIN86
WR1_DATA[87] => rMemory.data_a[87].DATAIN
WR1_DATA[87] => rMemory.DATAIN87
WR1_DATA[88] => rMemory.data_a[88].DATAIN
WR1_DATA[88] => rMemory.DATAIN88
WR1_DATA[89] => rMemory.data_a[89].DATAIN
WR1_DATA[89] => rMemory.DATAIN89
WR1_DATA[90] => rMemory.data_a[90].DATAIN
WR1_DATA[90] => rMemory.DATAIN90
WR1_DATA[91] => rMemory.data_a[91].DATAIN
WR1_DATA[91] => rMemory.DATAIN91
WR1_DATA[92] => rMemory.data_a[92].DATAIN
WR1_DATA[92] => rMemory.DATAIN92
WR1_DATA[93] => rMemory.data_a[93].DATAIN
WR1_DATA[93] => rMemory.DATAIN93
WR1_DATA[94] => rMemory.data_a[94].DATAIN
WR1_DATA[94] => rMemory.DATAIN94
WR1_DATA[95] => rMemory.data_a[95].DATAIN
WR1_DATA[95] => rMemory.DATAIN95
WR1_DATA[96] => rMemory.data_a[96].DATAIN
WR1_DATA[96] => rMemory.DATAIN96
WR1_DATA[97] => rMemory.data_a[97].DATAIN
WR1_DATA[97] => rMemory.DATAIN97
WR1_DATA[98] => rMemory.data_a[98].DATAIN
WR1_DATA[98] => rMemory.DATAIN98
WR1_DATA[99] => rMemory.data_a[99].DATAIN
WR1_DATA[99] => rMemory.DATAIN99
WR1_DATA[100] => rMemory.data_a[100].DATAIN
WR1_DATA[100] => rMemory.DATAIN100
WR1_DATA[101] => rMemory.data_a[101].DATAIN
WR1_DATA[101] => rMemory.DATAIN101
WR1_DATA[102] => rMemory.data_a[102].DATAIN
WR1_DATA[102] => rMemory.DATAIN102
WR1_DATA[103] => rMemory.data_a[103].DATAIN
WR1_DATA[103] => rMemory.DATAIN103
WR1_DATA[104] => rMemory.data_a[104].DATAIN
WR1_DATA[104] => rMemory.DATAIN104
WR1_DATA[105] => rMemory.data_a[105].DATAIN
WR1_DATA[105] => rMemory.DATAIN105
WR1_DATA[106] => rMemory.data_a[106].DATAIN
WR1_DATA[106] => rMemory.DATAIN106
WR1_DATA[107] => rMemory.data_a[107].DATAIN
WR1_DATA[107] => rMemory.DATAIN107
WR1_DATA[108] => rMemory.data_a[108].DATAIN
WR1_DATA[108] => rMemory.DATAIN108
WR1_DATA[109] => rMemory.data_a[109].DATAIN
WR1_DATA[109] => rMemory.DATAIN109
WR1_DATA[110] => rMemory.data_a[110].DATAIN
WR1_DATA[110] => rMemory.DATAIN110
WR1_DATA[111] => rMemory.data_a[111].DATAIN
WR1_DATA[111] => rMemory.DATAIN111
WR1_DATA[112] => rMemory.data_a[112].DATAIN
WR1_DATA[112] => rMemory.DATAIN112
WR1_DATA[113] => rMemory.data_a[113].DATAIN
WR1_DATA[113] => rMemory.DATAIN113
WR1_DATA[114] => rMemory.data_a[114].DATAIN
WR1_DATA[114] => rMemory.DATAIN114
WR1_DATA[115] => rMemory.data_a[115].DATAIN
WR1_DATA[115] => rMemory.DATAIN115
WR1_DATA[116] => rMemory.data_a[116].DATAIN
WR1_DATA[116] => rMemory.DATAIN116
WR1_DATA[117] => rMemory.data_a[117].DATAIN
WR1_DATA[117] => rMemory.DATAIN117
WR1_DATA[118] => rMemory.data_a[118].DATAIN
WR1_DATA[118] => rMemory.DATAIN118
WR1_DATA[119] => rMemory.data_a[119].DATAIN
WR1_DATA[119] => rMemory.DATAIN119
WR1_DATA[120] => rMemory.data_a[120].DATAIN
WR1_DATA[120] => rMemory.DATAIN120
WR1_DATA[121] => rMemory.data_a[121].DATAIN
WR1_DATA[121] => rMemory.DATAIN121
WR1_DATA[122] => rMemory.data_a[122].DATAIN
WR1_DATA[122] => rMemory.DATAIN122
WR1_DATA[123] => rMemory.data_a[123].DATAIN
WR1_DATA[123] => rMemory.DATAIN123
WR1_DATA[124] => rMemory.data_a[124].DATAIN
WR1_DATA[124] => rMemory.DATAIN124
WR1_DATA[125] => rMemory.data_a[125].DATAIN
WR1_DATA[125] => rMemory.DATAIN125
WR1_DATA[126] => rMemory.data_a[126].DATAIN
WR1_DATA[126] => rMemory.DATAIN126
WR1_DATA[127] => rMemory.data_a[127].DATAIN
WR1_DATA[127] => rMemory.DATAIN127
WR1_DATA[128] => rMemory.data_a[128].DATAIN
WR1_DATA[128] => rMemory.DATAIN128
WR1_DATA[129] => rMemory.data_a[129].DATAIN
WR1_DATA[129] => rMemory.DATAIN129
WR1_DATA[130] => rMemory.data_a[130].DATAIN
WR1_DATA[130] => rMemory.DATAIN130
WR1_DATA[131] => rMemory.data_a[131].DATAIN
WR1_DATA[131] => rMemory.DATAIN131
WR1_DATA[132] => rMemory.data_a[132].DATAIN
WR1_DATA[132] => rMemory.DATAIN132
WR1_DATA[133] => rMemory.data_a[133].DATAIN
WR1_DATA[133] => rMemory.DATAIN133
WR1_DATA[134] => rMemory.data_a[134].DATAIN
WR1_DATA[134] => rMemory.DATAIN134
WR1_DATA[135] => rMemory.data_a[135].DATAIN
WR1_DATA[135] => rMemory.DATAIN135
WR1_DATA[136] => rMemory.data_a[136].DATAIN
WR1_DATA[136] => rMemory.DATAIN136
WR1_DATA[137] => rMemory.data_a[137].DATAIN
WR1_DATA[137] => rMemory.DATAIN137
WR1_DATA[138] => rMemory.data_a[138].DATAIN
WR1_DATA[138] => rMemory.DATAIN138
WR1_DATA[139] => rMemory.data_a[139].DATAIN
WR1_DATA[139] => rMemory.DATAIN139
WR1_DATA[140] => rMemory.data_a[140].DATAIN
WR1_DATA[140] => rMemory.DATAIN140
WR1_DATA[141] => rMemory.data_a[141].DATAIN
WR1_DATA[141] => rMemory.DATAIN141
WR1_DATA[142] => rMemory.data_a[142].DATAIN
WR1_DATA[142] => rMemory.DATAIN142
WR1_DATA[143] => rMemory.data_a[143].DATAIN
WR1_DATA[143] => rMemory.DATAIN143
WR1_DATA[144] => rMemory.data_a[144].DATAIN
WR1_DATA[144] => rMemory.DATAIN144
WR1_DATA[145] => rMemory.data_a[145].DATAIN
WR1_DATA[145] => rMemory.DATAIN145
WR1_DATA[146] => rMemory.data_a[146].DATAIN
WR1_DATA[146] => rMemory.DATAIN146
WR1_DATA[147] => rMemory.data_a[147].DATAIN
WR1_DATA[147] => rMemory.DATAIN147
WR1_DATA[148] => rMemory.data_a[148].DATAIN
WR1_DATA[148] => rMemory.DATAIN148
WR1_DATA[149] => rMemory.data_a[149].DATAIN
WR1_DATA[149] => rMemory.DATAIN149
WR1_DATA[150] => rMemory.data_a[150].DATAIN
WR1_DATA[150] => rMemory.DATAIN150
WR1_DATA[151] => rMemory.data_a[151].DATAIN
WR1_DATA[151] => rMemory.DATAIN151
WR1_DATA[152] => rMemory.data_a[152].DATAIN
WR1_DATA[152] => rMemory.DATAIN152
WR1_DATA[153] => rMemory.data_a[153].DATAIN
WR1_DATA[153] => rMemory.DATAIN153
WR1_DATA[154] => rMemory.data_a[154].DATAIN
WR1_DATA[154] => rMemory.DATAIN154
WR1_DATA[155] => rMemory.data_a[155].DATAIN
WR1_DATA[155] => rMemory.DATAIN155
WR1_DATA[156] => rMemory.data_a[156].DATAIN
WR1_DATA[156] => rMemory.DATAIN156
WR1_DATA[157] => rMemory.data_a[157].DATAIN
WR1_DATA[157] => rMemory.DATAIN157


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|shiftreg:shiftreg_wr_delay_inst
CLK => ~NO_FANOUT~
RST_IN => ~NO_FANOUT~
WR_DATA[0] => RD_DATA[0].DATAIN
RD_DATA[0] <= WR_DATA[0].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:output_pipeline_inst
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA[68] => WR_DATA[68].IN1
WR_DATA[69] => WR_DATA[69].IN1
WR_DATA[70] => WR_DATA[70].IN1
WR_DATA[71] => WR_DATA[71].IN1
WR_DATA[72] => WR_DATA[72].IN1
WR_DATA[73] => WR_DATA[73].IN1
WR_DATA[74] => WR_DATA[74].IN1
WR_DATA[75] => WR_DATA[75].IN1
WR_DATA[76] => WR_DATA[76].IN1
WR_DATA[77] => WR_DATA[77].IN1
WR_DATA[78] => WR_DATA[78].IN1
WR_DATA[79] => WR_DATA[79].IN1
WR_DATA[80] => WR_DATA[80].IN1
WR_DATA[81] => WR_DATA[81].IN1
WR_DATA[82] => WR_DATA[82].IN1
WR_DATA[83] => WR_DATA[83].IN1
WR_DATA[84] => WR_DATA[84].IN1
WR_DATA[85] => WR_DATA[85].IN1
WR_DATA[86] => WR_DATA[86].IN1
WR_DATA[87] => WR_DATA[87].IN1
WR_DATA[88] => WR_DATA[88].IN1
WR_DATA[89] => WR_DATA[89].IN1
WR_DATA[90] => WR_DATA[90].IN1
WR_DATA[91] => WR_DATA[91].IN1
WR_DATA[92] => WR_DATA[92].IN1
WR_DATA[93] => WR_DATA[93].IN1
WR_DATA[94] => WR_DATA[94].IN1
WR_DATA[95] => WR_DATA[95].IN1
WR_DATA[96] => WR_DATA[96].IN1
WR_DATA[97] => WR_DATA[97].IN1
WR_DATA[98] => WR_DATA[98].IN1
WR_DATA[99] => WR_DATA[99].IN1
WR_DATA[100] => WR_DATA[100].IN1
WR_DATA[101] => WR_DATA[101].IN1
WR_DATA[102] => WR_DATA[102].IN1
WR_DATA[103] => WR_DATA[103].IN1
WR_DATA[104] => WR_DATA[104].IN1
WR_DATA[105] => WR_DATA[105].IN1
WR_DATA[106] => WR_DATA[106].IN1
WR_DATA[107] => WR_DATA[107].IN1
WR_DATA[108] => WR_DATA[108].IN1
WR_DATA[109] => WR_DATA[109].IN1
WR_DATA[110] => WR_DATA[110].IN1
WR_DATA[111] => WR_DATA[111].IN1
WR_DATA[112] => WR_DATA[112].IN1
WR_DATA[113] => WR_DATA[113].IN1
WR_DATA[114] => WR_DATA[114].IN1
WR_DATA[115] => WR_DATA[115].IN1
WR_DATA[116] => WR_DATA[116].IN1
WR_DATA[117] => WR_DATA[117].IN1
WR_DATA[118] => WR_DATA[118].IN1
WR_DATA[119] => WR_DATA[119].IN1
WR_DATA[120] => WR_DATA[120].IN1
WR_DATA[121] => WR_DATA[121].IN1
WR_DATA[122] => WR_DATA[122].IN1
WR_DATA[123] => WR_DATA[123].IN1
WR_DATA[124] => WR_DATA[124].IN1
WR_DATA[125] => WR_DATA[125].IN1
WR_DATA[126] => WR_DATA[126].IN1
WR_DATA[127] => WR_DATA[127].IN1
WR_DATA[128] => WR_DATA[128].IN1
WR_DATA[129] => WR_DATA[129].IN1
WR_DATA[130] => WR_DATA[130].IN1
WR_DATA[131] => WR_DATA[131].IN1
WR_DATA[132] => WR_DATA[132].IN1
WR_DATA[133] => WR_DATA[133].IN1
WR_DATA[134] => WR_DATA[134].IN1
WR_DATA[135] => WR_DATA[135].IN1
WR_DATA[136] => WR_DATA[136].IN1
WR_DATA[137] => WR_DATA[137].IN1
WR_DATA[138] => WR_DATA[138].IN1
WR_DATA[139] => WR_DATA[139].IN1
WR_DATA[140] => WR_DATA[140].IN1
WR_DATA[141] => WR_DATA[141].IN1
WR_DATA[142] => WR_DATA[142].IN1
WR_DATA[143] => WR_DATA[143].IN1
WR_DATA[144] => WR_DATA[144].IN1
WR_DATA[145] => WR_DATA[145].IN1
WR_DATA[146] => WR_DATA[146].IN1
WR_DATA[147] => WR_DATA[147].IN1
WR_DATA[148] => WR_DATA[148].IN1
WR_DATA[149] => WR_DATA[149].IN1
WR_DATA[150] => WR_DATA[150].IN1
WR_DATA[151] => WR_DATA[151].IN1
WR_DATA[152] => WR_DATA[152].IN1
WR_DATA[153] => WR_DATA[153].IN1
WR_DATA[154] => WR_DATA[154].IN1
WR_DATA[155] => WR_DATA[155].IN1
WR_DATA[156] => WR_DATA[156].IN1
WR_DATA[157] => WR_DATA[157].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[60] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[61] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[62] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[63] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[64] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[65] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[66] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[67] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[68] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[69] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[70] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[71] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[72] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[73] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[74] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[75] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[76] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[77] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[78] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[79] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[80] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[81] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[82] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[83] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[84] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[85] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[86] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[87] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[88] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[89] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[90] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[91] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[92] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[93] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[94] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[95] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[96] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[97] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[98] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[99] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[100] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[101] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[102] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[103] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[104] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[105] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[106] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[107] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[108] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[109] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[110] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[111] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[112] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[113] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[114] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[115] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[116] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[117] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[118] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[119] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[120] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[121] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[122] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[123] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[124] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[125] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[126] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[127] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[128] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[129] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[130] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[131] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[132] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[133] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[134] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[135] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[136] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[137] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[138] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[139] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[140] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[141] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[142] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[143] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[144] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[145] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[146] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[147] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[148] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[149] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[150] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[151] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[152] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[153] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[154] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[155] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[156] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[157] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:output_pipeline_inst|reg_pipeline:pipeline_inst
CLK => ~NO_FANOUT~
RST_IN => ~NO_FANOUT~
WR_DATA[0] => RD_DATA[0].DATAIN
WR_DATA[1] => RD_DATA[1].DATAIN
WR_DATA[2] => RD_DATA[2].DATAIN
WR_DATA[3] => RD_DATA[3].DATAIN
WR_DATA[4] => RD_DATA[4].DATAIN
WR_DATA[5] => RD_DATA[5].DATAIN
WR_DATA[6] => RD_DATA[6].DATAIN
WR_DATA[7] => RD_DATA[7].DATAIN
WR_DATA[8] => RD_DATA[8].DATAIN
WR_DATA[9] => RD_DATA[9].DATAIN
WR_DATA[10] => RD_DATA[10].DATAIN
WR_DATA[11] => RD_DATA[11].DATAIN
WR_DATA[12] => RD_DATA[12].DATAIN
WR_DATA[13] => RD_DATA[13].DATAIN
WR_DATA[14] => RD_DATA[14].DATAIN
WR_DATA[15] => RD_DATA[15].DATAIN
WR_DATA[16] => RD_DATA[16].DATAIN
WR_DATA[17] => RD_DATA[17].DATAIN
WR_DATA[18] => RD_DATA[18].DATAIN
WR_DATA[19] => RD_DATA[19].DATAIN
WR_DATA[20] => RD_DATA[20].DATAIN
WR_DATA[21] => RD_DATA[21].DATAIN
WR_DATA[22] => RD_DATA[22].DATAIN
WR_DATA[23] => RD_DATA[23].DATAIN
WR_DATA[24] => RD_DATA[24].DATAIN
WR_DATA[25] => RD_DATA[25].DATAIN
WR_DATA[26] => RD_DATA[26].DATAIN
WR_DATA[27] => RD_DATA[27].DATAIN
WR_DATA[28] => RD_DATA[28].DATAIN
WR_DATA[29] => RD_DATA[29].DATAIN
WR_DATA[30] => RD_DATA[30].DATAIN
WR_DATA[31] => RD_DATA[31].DATAIN
WR_DATA[32] => RD_DATA[32].DATAIN
WR_DATA[33] => RD_DATA[33].DATAIN
WR_DATA[34] => RD_DATA[34].DATAIN
WR_DATA[35] => RD_DATA[35].DATAIN
WR_DATA[36] => RD_DATA[36].DATAIN
WR_DATA[37] => RD_DATA[37].DATAIN
WR_DATA[38] => RD_DATA[38].DATAIN
WR_DATA[39] => RD_DATA[39].DATAIN
WR_DATA[40] => RD_DATA[40].DATAIN
WR_DATA[41] => RD_DATA[41].DATAIN
WR_DATA[42] => RD_DATA[42].DATAIN
WR_DATA[43] => RD_DATA[43].DATAIN
WR_DATA[44] => RD_DATA[44].DATAIN
WR_DATA[45] => RD_DATA[45].DATAIN
WR_DATA[46] => RD_DATA[46].DATAIN
WR_DATA[47] => RD_DATA[47].DATAIN
WR_DATA[48] => RD_DATA[48].DATAIN
WR_DATA[49] => RD_DATA[49].DATAIN
WR_DATA[50] => RD_DATA[50].DATAIN
WR_DATA[51] => RD_DATA[51].DATAIN
WR_DATA[52] => RD_DATA[52].DATAIN
WR_DATA[53] => RD_DATA[53].DATAIN
WR_DATA[54] => RD_DATA[54].DATAIN
WR_DATA[55] => RD_DATA[55].DATAIN
WR_DATA[56] => RD_DATA[56].DATAIN
WR_DATA[57] => RD_DATA[57].DATAIN
WR_DATA[58] => RD_DATA[58].DATAIN
WR_DATA[59] => RD_DATA[59].DATAIN
WR_DATA[60] => RD_DATA[60].DATAIN
WR_DATA[61] => RD_DATA[61].DATAIN
WR_DATA[62] => RD_DATA[62].DATAIN
WR_DATA[63] => RD_DATA[63].DATAIN
WR_DATA[64] => RD_DATA[64].DATAIN
WR_DATA[65] => RD_DATA[65].DATAIN
WR_DATA[66] => RD_DATA[66].DATAIN
WR_DATA[67] => RD_DATA[67].DATAIN
WR_DATA[68] => RD_DATA[68].DATAIN
WR_DATA[69] => RD_DATA[69].DATAIN
WR_DATA[70] => RD_DATA[70].DATAIN
WR_DATA[71] => RD_DATA[71].DATAIN
WR_DATA[72] => RD_DATA[72].DATAIN
WR_DATA[73] => RD_DATA[73].DATAIN
WR_DATA[74] => RD_DATA[74].DATAIN
WR_DATA[75] => RD_DATA[75].DATAIN
WR_DATA[76] => RD_DATA[76].DATAIN
WR_DATA[77] => RD_DATA[77].DATAIN
WR_DATA[78] => RD_DATA[78].DATAIN
WR_DATA[79] => RD_DATA[79].DATAIN
WR_DATA[80] => RD_DATA[80].DATAIN
WR_DATA[81] => RD_DATA[81].DATAIN
WR_DATA[82] => RD_DATA[82].DATAIN
WR_DATA[83] => RD_DATA[83].DATAIN
WR_DATA[84] => RD_DATA[84].DATAIN
WR_DATA[85] => RD_DATA[85].DATAIN
WR_DATA[86] => RD_DATA[86].DATAIN
WR_DATA[87] => RD_DATA[87].DATAIN
WR_DATA[88] => RD_DATA[88].DATAIN
WR_DATA[89] => RD_DATA[89].DATAIN
WR_DATA[90] => RD_DATA[90].DATAIN
WR_DATA[91] => RD_DATA[91].DATAIN
WR_DATA[92] => RD_DATA[92].DATAIN
WR_DATA[93] => RD_DATA[93].DATAIN
WR_DATA[94] => RD_DATA[94].DATAIN
WR_DATA[95] => RD_DATA[95].DATAIN
WR_DATA[96] => RD_DATA[96].DATAIN
WR_DATA[97] => RD_DATA[97].DATAIN
WR_DATA[98] => RD_DATA[98].DATAIN
WR_DATA[99] => RD_DATA[99].DATAIN
WR_DATA[100] => RD_DATA[100].DATAIN
WR_DATA[101] => RD_DATA[101].DATAIN
WR_DATA[102] => RD_DATA[102].DATAIN
WR_DATA[103] => RD_DATA[103].DATAIN
WR_DATA[104] => RD_DATA[104].DATAIN
WR_DATA[105] => RD_DATA[105].DATAIN
WR_DATA[106] => RD_DATA[106].DATAIN
WR_DATA[107] => RD_DATA[107].DATAIN
WR_DATA[108] => RD_DATA[108].DATAIN
WR_DATA[109] => RD_DATA[109].DATAIN
WR_DATA[110] => RD_DATA[110].DATAIN
WR_DATA[111] => RD_DATA[111].DATAIN
WR_DATA[112] => RD_DATA[112].DATAIN
WR_DATA[113] => RD_DATA[113].DATAIN
WR_DATA[114] => RD_DATA[114].DATAIN
WR_DATA[115] => RD_DATA[115].DATAIN
WR_DATA[116] => RD_DATA[116].DATAIN
WR_DATA[117] => RD_DATA[117].DATAIN
WR_DATA[118] => RD_DATA[118].DATAIN
WR_DATA[119] => RD_DATA[119].DATAIN
WR_DATA[120] => RD_DATA[120].DATAIN
WR_DATA[121] => RD_DATA[121].DATAIN
WR_DATA[122] => RD_DATA[122].DATAIN
WR_DATA[123] => RD_DATA[123].DATAIN
WR_DATA[124] => RD_DATA[124].DATAIN
WR_DATA[125] => RD_DATA[125].DATAIN
WR_DATA[126] => RD_DATA[126].DATAIN
WR_DATA[127] => RD_DATA[127].DATAIN
WR_DATA[128] => RD_DATA[128].DATAIN
WR_DATA[129] => RD_DATA[129].DATAIN
WR_DATA[130] => RD_DATA[130].DATAIN
WR_DATA[131] => RD_DATA[131].DATAIN
WR_DATA[132] => RD_DATA[132].DATAIN
WR_DATA[133] => RD_DATA[133].DATAIN
WR_DATA[134] => RD_DATA[134].DATAIN
WR_DATA[135] => RD_DATA[135].DATAIN
WR_DATA[136] => RD_DATA[136].DATAIN
WR_DATA[137] => RD_DATA[137].DATAIN
WR_DATA[138] => RD_DATA[138].DATAIN
WR_DATA[139] => RD_DATA[139].DATAIN
WR_DATA[140] => RD_DATA[140].DATAIN
WR_DATA[141] => RD_DATA[141].DATAIN
WR_DATA[142] => RD_DATA[142].DATAIN
WR_DATA[143] => RD_DATA[143].DATAIN
WR_DATA[144] => RD_DATA[144].DATAIN
WR_DATA[145] => RD_DATA[145].DATAIN
WR_DATA[146] => RD_DATA[146].DATAIN
WR_DATA[147] => RD_DATA[147].DATAIN
WR_DATA[148] => RD_DATA[148].DATAIN
WR_DATA[149] => RD_DATA[149].DATAIN
WR_DATA[150] => RD_DATA[150].DATAIN
WR_DATA[151] => RD_DATA[151].DATAIN
WR_DATA[152] => RD_DATA[152].DATAIN
WR_DATA[153] => RD_DATA[153].DATAIN
WR_DATA[154] => RD_DATA[154].DATAIN
WR_DATA[155] => RD_DATA[155].DATAIN
WR_DATA[156] => RD_DATA[156].DATAIN
WR_DATA[157] => RD_DATA[157].DATAIN
WR_DATA_VALID => RD_DATA_VALID.DATAIN
WR_DATA_READY <= RD_DATA_READY.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= WR_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= WR_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= WR_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= WR_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= WR_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= WR_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= WR_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= WR_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= WR_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= WR_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= WR_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= WR_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= WR_DATA[12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= WR_DATA[13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= WR_DATA[14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= WR_DATA[15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= WR_DATA[16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= WR_DATA[17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= WR_DATA[18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= WR_DATA[19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= WR_DATA[20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= WR_DATA[21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= WR_DATA[22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= WR_DATA[23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= WR_DATA[24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= WR_DATA[25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= WR_DATA[26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= WR_DATA[27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= WR_DATA[28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= WR_DATA[29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= WR_DATA[30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= WR_DATA[31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= WR_DATA[32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= WR_DATA[33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= WR_DATA[34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= WR_DATA[35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= WR_DATA[36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= WR_DATA[37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= WR_DATA[38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= WR_DATA[39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= WR_DATA[40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= WR_DATA[41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= WR_DATA[42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= WR_DATA[43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= WR_DATA[44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= WR_DATA[45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= WR_DATA[46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= WR_DATA[47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= WR_DATA[48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= WR_DATA[49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= WR_DATA[50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= WR_DATA[51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= WR_DATA[52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= WR_DATA[53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= WR_DATA[54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= WR_DATA[55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= WR_DATA[56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= WR_DATA[57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= WR_DATA[58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= WR_DATA[59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= WR_DATA[60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= WR_DATA[61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= WR_DATA[62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= WR_DATA[63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= WR_DATA[64].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= WR_DATA[65].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= WR_DATA[66].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[67] <= WR_DATA[67].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[68] <= WR_DATA[68].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[69] <= WR_DATA[69].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[70] <= WR_DATA[70].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[71] <= WR_DATA[71].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[72] <= WR_DATA[72].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[73] <= WR_DATA[73].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[74] <= WR_DATA[74].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[75] <= WR_DATA[75].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[76] <= WR_DATA[76].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[77] <= WR_DATA[77].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[78] <= WR_DATA[78].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[79] <= WR_DATA[79].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[80] <= WR_DATA[80].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[81] <= WR_DATA[81].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[82] <= WR_DATA[82].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[83] <= WR_DATA[83].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[84] <= WR_DATA[84].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[85] <= WR_DATA[85].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[86] <= WR_DATA[86].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[87] <= WR_DATA[87].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[88] <= WR_DATA[88].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[89] <= WR_DATA[89].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[90] <= WR_DATA[90].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[91] <= WR_DATA[91].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[92] <= WR_DATA[92].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[93] <= WR_DATA[93].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[94] <= WR_DATA[94].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[95] <= WR_DATA[95].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[96] <= WR_DATA[96].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[97] <= WR_DATA[97].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[98] <= WR_DATA[98].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[99] <= WR_DATA[99].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[100] <= WR_DATA[100].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[101] <= WR_DATA[101].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[102] <= WR_DATA[102].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[103] <= WR_DATA[103].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[104] <= WR_DATA[104].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[105] <= WR_DATA[105].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[106] <= WR_DATA[106].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[107] <= WR_DATA[107].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[108] <= WR_DATA[108].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[109] <= WR_DATA[109].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[110] <= WR_DATA[110].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[111] <= WR_DATA[111].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[112] <= WR_DATA[112].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[113] <= WR_DATA[113].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[114] <= WR_DATA[114].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[115] <= WR_DATA[115].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[116] <= WR_DATA[116].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[117] <= WR_DATA[117].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[118] <= WR_DATA[118].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[119] <= WR_DATA[119].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[120] <= WR_DATA[120].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[121] <= WR_DATA[121].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[122] <= WR_DATA[122].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[123] <= WR_DATA[123].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[124] <= WR_DATA[124].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[125] <= WR_DATA[125].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[126] <= WR_DATA[126].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[127] <= WR_DATA[127].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[128] <= WR_DATA[128].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[129] <= WR_DATA[129].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[130] <= WR_DATA[130].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[131] <= WR_DATA[131].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[132] <= WR_DATA[132].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[133] <= WR_DATA[133].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[134] <= WR_DATA[134].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[135] <= WR_DATA[135].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[136] <= WR_DATA[136].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[137] <= WR_DATA[137].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[138] <= WR_DATA[138].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[139] <= WR_DATA[139].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[140] <= WR_DATA[140].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[141] <= WR_DATA[141].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[142] <= WR_DATA[142].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[143] <= WR_DATA[143].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[144] <= WR_DATA[144].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[145] <= WR_DATA[145].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[146] <= WR_DATA[146].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[147] <= WR_DATA[147].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[148] <= WR_DATA[148].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[149] <= WR_DATA[149].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[150] <= WR_DATA[150].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[151] <= WR_DATA[151].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[152] <= WR_DATA[152].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[153] <= WR_DATA[153].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[154] <= WR_DATA[154].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[155] <= WR_DATA[155].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[156] <= WR_DATA[156].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[157] <= WR_DATA[157].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= WR_DATA_VALID.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => WR_DATA_READY.DATAIN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst
CLK => CLK.IN9
RST_IN => RST_IN.IN7
TX_DATA_WORD_VALID[0] => TX_DATA_WORD_VALID[0].IN1
TX_DATA_WORD_VALID[1] => TX_DATA_WORD_VALID[1].IN1
TX_DATA[0] => TX_DATA[0].IN1
TX_DATA[1] => TX_DATA[1].IN1
TX_DATA[2] => TX_DATA[2].IN1
TX_DATA[3] => TX_DATA[3].IN1
TX_DATA[4] => TX_DATA[4].IN1
TX_DATA[5] => TX_DATA[5].IN1
TX_DATA[6] => TX_DATA[6].IN1
TX_DATA[7] => TX_DATA[7].IN1
TX_DATA[8] => TX_DATA[8].IN1
TX_DATA[9] => TX_DATA[9].IN1
TX_DATA[10] => TX_DATA[10].IN1
TX_DATA[11] => TX_DATA[11].IN1
TX_DATA[12] => TX_DATA[12].IN1
TX_DATA[13] => TX_DATA[13].IN1
TX_DATA[14] => TX_DATA[14].IN1
TX_DATA[15] => TX_DATA[15].IN1
TX_DATA[16] => TX_DATA[16].IN1
TX_DATA[17] => TX_DATA[17].IN1
TX_DATA[18] => TX_DATA[18].IN1
TX_DATA[19] => TX_DATA[19].IN1
TX_DATA[20] => TX_DATA[20].IN1
TX_DATA[21] => TX_DATA[21].IN1
TX_DATA[22] => TX_DATA[22].IN1
TX_DATA[23] => TX_DATA[23].IN1
TX_DATA[24] => TX_DATA[24].IN1
TX_DATA[25] => TX_DATA[25].IN1
TX_DATA[26] => TX_DATA[26].IN1
TX_DATA[27] => TX_DATA[27].IN1
TX_DATA[28] => TX_DATA[28].IN1
TX_DATA[29] => TX_DATA[29].IN1
TX_DATA[30] => TX_DATA[30].IN1
TX_DATA[31] => TX_DATA[31].IN1
TX_DATA[32] => TX_DATA[32].IN1
TX_DATA[33] => TX_DATA[33].IN1
TX_DATA[34] => TX_DATA[34].IN1
TX_DATA[35] => TX_DATA[35].IN1
TX_DATA[36] => TX_DATA[36].IN1
TX_DATA[37] => TX_DATA[37].IN1
TX_DATA[38] => TX_DATA[38].IN1
TX_DATA[39] => TX_DATA[39].IN1
TX_DATA[40] => TX_DATA[40].IN1
TX_DATA[41] => TX_DATA[41].IN1
TX_DATA[42] => TX_DATA[42].IN1
TX_DATA[43] => TX_DATA[43].IN1
TX_DATA[44] => TX_DATA[44].IN1
TX_DATA[45] => TX_DATA[45].IN1
TX_DATA[46] => TX_DATA[46].IN1
TX_DATA[47] => TX_DATA[47].IN1
TX_DATA[48] => TX_DATA[48].IN1
TX_DATA[49] => TX_DATA[49].IN1
TX_DATA[50] => TX_DATA[50].IN1
TX_DATA[51] => TX_DATA[51].IN1
TX_DATA[52] => TX_DATA[52].IN1
TX_DATA[53] => TX_DATA[53].IN1
TX_DATA[54] => TX_DATA[54].IN1
TX_DATA[55] => TX_DATA[55].IN1
TX_DATA[56] => TX_DATA[56].IN1
TX_DATA[57] => TX_DATA[57].IN1
TX_DATA[58] => TX_DATA[58].IN1
TX_DATA[59] => TX_DATA[59].IN1
TX_DATA[60] => TX_DATA[60].IN1
TX_DATA[61] => TX_DATA[61].IN1
TX_DATA[62] => TX_DATA[62].IN1
TX_DATA[63] => TX_DATA[63].IN1
TX_DATA_START_FLAG => ~NO_FANOUT~
TX_DATA_END_FLAGS[0] => comb.IN0
TX_DATA_END_FLAGS[1] => comb.IN0
TX_DATA_WORD_READY[0] <= pipeline:gen_data_input_regs[0].data_register_.WR_DATA_READY
TX_DATA_WORD_READY[1] <= pipeline:gen_data_input_regs[1].data_register_.WR_DATA_READY
TX_HDR_VALID => TX_HDR_VALID.IN1
TX_HDR[0] => TX_HDR[0].IN1
TX_HDR[1] => TX_HDR[1].IN1
TX_HDR[2] => TX_HDR[2].IN1
TX_HDR[3] => TX_HDR[3].IN1
TX_HDR[4] => TX_HDR[4].IN1
TX_HDR[5] => TX_HDR[5].IN1
TX_HDR[6] => TX_HDR[6].IN1
TX_HDR[7] => TX_HDR[7].IN1
TX_HDR[8] => TX_HDR[8].IN1
TX_HDR[9] => TX_HDR[9].IN1
TX_HDR[10] => TX_HDR[10].IN1
TX_HDR[11] => TX_HDR[11].IN1
TX_HDR[12] => TX_HDR[12].IN1
TX_HDR[13] => TX_HDR[13].IN1
TX_HDR[14] => TX_HDR[14].IN1
TX_HDR[15] => TX_HDR[15].IN1
TX_HDR[16] => TX_HDR[16].IN1
TX_HDR[17] => TX_HDR[17].IN1
TX_HDR[18] => TX_HDR[18].IN1
TX_HDR[19] => TX_HDR[19].IN1
TX_HDR[20] => TX_HDR[20].IN1
TX_HDR[21] => TX_HDR[21].IN1
TX_HDR[22] => TX_HDR[22].IN1
TX_HDR[23] => TX_HDR[23].IN1
TX_HDR[24] => TX_HDR[24].IN1
TX_HDR[25] => TX_HDR[25].IN1
TX_HDR[26] => TX_HDR[26].IN1
TX_HDR[27] => TX_HDR[27].IN1
TX_HDR[28] => TX_HDR[28].IN1
TX_HDR[29] => TX_HDR[29].IN1
TX_HDR[30] => TX_HDR[30].IN1
TX_HDR[31] => TX_HDR[31].IN1
TX_HDR[32] => TX_HDR[32].IN1
TX_HDR[33] => TX_HDR[33].IN1
TX_HDR[34] => TX_HDR[34].IN1
TX_HDR[35] => TX_HDR[35].IN1
TX_HDR[36] => TX_HDR[36].IN1
TX_HDR[37] => TX_HDR[37].IN1
TX_HDR[38] => TX_HDR[38].IN1
TX_HDR[39] => TX_HDR[39].IN1
TX_HDR[40] => TX_HDR[40].IN1
TX_HDR[41] => TX_HDR[41].IN1
TX_HDR[42] => TX_HDR[42].IN1
TX_HDR[43] => TX_HDR[43].IN1
TX_HDR[44] => TX_HDR[44].IN1
TX_HDR[45] => TX_HDR[45].IN1
TX_HDR[46] => TX_HDR[46].IN1
TX_HDR[47] => TX_HDR[47].IN1
TX_HDR[48] => TX_HDR[48].IN1
TX_HDR[49] => TX_HDR[49].IN1
TX_HDR[50] => TX_HDR[50].IN1
TX_HDR[51] => TX_HDR[51].IN1
TX_HDR[52] => TX_HDR[52].IN1
TX_HDR[53] => TX_HDR[53].IN1
TX_HDR[54] => TX_HDR[54].IN1
TX_HDR[55] => TX_HDR[55].IN1
TX_HDR[56] => TX_HDR[56].IN1
TX_HDR[57] => TX_HDR[57].IN1
TX_HDR[58] => TX_HDR[58].IN1
TX_HDR[59] => TX_HDR[59].IN1
TX_HDR[60] => TX_HDR[60].IN1
TX_HDR[61] => TX_HDR[61].IN1
TX_HDR[62] => TX_HDR[62].IN1
TX_HDR[63] => TX_HDR[63].IN1
TX_HDR[64] => TX_HDR[64].IN1
TX_HDR[65] => TX_HDR[65].IN1
TX_HDR[66] => TX_HDR[66].IN1
TX_HDR[67] => TX_HDR[67].IN1
TX_HDR[68] => TX_HDR[68].IN1
TX_HDR[69] => TX_HDR[69].IN1
TX_HDR[70] => TX_HDR[70].IN1
TX_HDR[71] => TX_HDR[71].IN1
TX_HDR[72] => TX_HDR[72].IN1
TX_HDR[73] => TX_HDR[73].IN1
TX_HDR[74] => TX_HDR[74].IN1
TX_HDR[75] => TX_HDR[75].IN1
TX_HDR[76] => TX_HDR[76].IN1
TX_HDR[77] => TX_HDR[77].IN1
TX_HDR[78] => TX_HDR[78].IN1
TX_HDR[79] => TX_HDR[79].IN1
TX_HDR[80] => TX_HDR[80].IN1
TX_HDR[81] => TX_HDR[81].IN1
TX_HDR[82] => TX_HDR[82].IN1
TX_HDR[83] => TX_HDR[83].IN1
TX_HDR[84] => TX_HDR[84].IN1
TX_HDR[85] => TX_HDR[85].IN1
TX_HDR[86] => TX_HDR[86].IN1
TX_HDR[87] => TX_HDR[87].IN1
TX_HDR[88] => TX_HDR[88].IN1
TX_HDR[89] => TX_HDR[89].IN1
TX_HDR[90] => TX_HDR[90].IN1
TX_HDR[91] => TX_HDR[91].IN1
TX_HDR[92] => TX_HDR[92].IN1
TX_HDR[93] => TX_HDR[93].IN1
TX_HDR[94] => TX_HDR[94].IN1
TX_HDR[95] => TX_HDR[95].IN1
TX_HDR[96] => TX_HDR[96].IN1
TX_HDR[97] => TX_HDR[97].IN1
TX_HDR[98] => TX_HDR[98].IN1
TX_HDR[99] => TX_HDR[99].IN1
TX_HDR[100] => TX_HDR[100].IN1
TX_HDR[101] => TX_HDR[101].IN1
TX_HDR[102] => TX_HDR[102].IN1
TX_HDR[103] => TX_HDR[103].IN1
TX_HDR[104] => TX_HDR[104].IN1
TX_HDR[105] => TX_HDR[105].IN1
TX_HDR[106] => TX_HDR[106].IN1
TX_HDR[107] => TX_HDR[107].IN1
TX_HDR[108] => TX_HDR[108].IN1
TX_HDR[109] => TX_HDR[109].IN1
TX_HDR[110] => TX_HDR[110].IN1
TX_HDR[111] => TX_HDR[111].IN1
TX_HDR[112] => TX_HDR[112].IN1
TX_HDR[113] => TX_HDR[113].IN1
TX_HDR[114] => TX_HDR[114].IN1
TX_HDR[115] => TX_HDR[115].IN1
TX_HDR[116] => TX_HDR[116].IN1
TX_HDR[117] => TX_HDR[117].IN1
TX_HDR[118] => TX_HDR[118].IN1
TX_HDR[119] => TX_HDR[119].IN1
TX_HDR[120] => TX_HDR[120].IN1
TX_HDR[121] => TX_HDR[121].IN1
TX_HDR[122] => TX_HDR[122].IN1
TX_HDR[123] => TX_HDR[123].IN1
TX_HDR[124] => TX_HDR[124].IN1
TX_HDR[125] => TX_HDR[125].IN1
TX_HDR[126] => TX_HDR[126].IN1
TX_HDR[127] => TX_HDR[127].IN1
TX_HDR_PAYLOAD_LEN[0] => TX_HDR_PAYLOAD_LEN[0].IN1
TX_HDR_PAYLOAD_LEN[1] => TX_HDR_PAYLOAD_LEN[1].IN1
TX_HDR_PAYLOAD_LEN[2] => TX_HDR_PAYLOAD_LEN[2].IN1
TX_HDR_PAYLOAD_LEN[3] => TX_HDR_PAYLOAD_LEN[3].IN1
TX_HDR_PAYLOAD_LEN[4] => TX_HDR_PAYLOAD_LEN[4].IN1
TX_HDR_PAYLOAD_LEN[5] => TX_HDR_PAYLOAD_LEN[5].IN1
TX_HDR_PAYLOAD_LEN[6] => TX_HDR_PAYLOAD_LEN[6].IN1
TX_HDR_PAYLOAD_LEN[7] => TX_HDR_PAYLOAD_LEN[7].IN1
TX_HDR_PAYLOAD_LEN[8] => TX_HDR_PAYLOAD_LEN[8].IN1
TX_HDR_PAYLOAD_LEN[9] => TX_HDR_PAYLOAD_LEN[9].IN1
TX_HDR_NONPAY_LEN[0] => TX_HDR_NONPAY_LEN[0].IN1
TX_HDR_NONPAY_LEN[1] => TX_HDR_NONPAY_LEN[1].IN1
TX_HDR_NONPAY_LEN[2] => TX_HDR_NONPAY_LEN[2].IN1
TX_HDR_NONPAY_LEN[3] => TX_HDR_NONPAY_LEN[3].IN1
TX_HDR_PACKET_LEN[0] => TX_HDR_PACKET_LEN[0].IN1
TX_HDR_PACKET_LEN[1] => TX_HDR_PACKET_LEN[1].IN1
TX_HDR_PACKET_LEN[2] => TX_HDR_PACKET_LEN[2].IN1
TX_HDR_PACKET_LEN[3] => TX_HDR_PACKET_LEN[3].IN1
TX_HDR_PACKET_LEN[4] => TX_HDR_PACKET_LEN[4].IN1
TX_HDR_PACKET_LEN[5] => TX_HDR_PACKET_LEN[5].IN1
TX_HDR_PACKET_LEN[6] => TX_HDR_PACKET_LEN[6].IN1
TX_HDR_PACKET_LEN[7] => TX_HDR_PACKET_LEN[7].IN1
TX_HDR_PACKET_LEN[8] => TX_HDR_PACKET_LEN[8].IN1
TX_HDR_PACKET_LEN[9] => TX_HDR_PACKET_LEN[9].IN1
TX_HDR_PACKET_LEN[10] => TX_HDR_PACKET_LEN[10].IN1
TX_HDR_PACKET_LEN[11] => TX_HDR_PACKET_LEN[11].IN1
TX_HDR_PACKET_LEN[12] => TX_HDR_PACKET_LEN[12].IN1
TX_HDR_PACKET_LEN[13] => TX_HDR_PACKET_LEN[13].IN1
TX_HDR_PACKET_LEN[14] => TX_HDR_PACKET_LEN[14].IN1
TX_HDR_NOPAYLOAD => TX_HDR_NOPAYLOAD.IN1
TX_HDR_READY <= pipeline:hdr_input_reg.WR_DATA_READY
TX_PKT_READY => TX_PKT_READY.IN1
TX_PKT[0] <= pipeline:output_register_inst.RD_DATA
TX_PKT[1] <= pipeline:output_register_inst.RD_DATA
TX_PKT[2] <= pipeline:output_register_inst.RD_DATA
TX_PKT[3] <= pipeline:output_register_inst.RD_DATA
TX_PKT[4] <= pipeline:output_register_inst.RD_DATA
TX_PKT[5] <= pipeline:output_register_inst.RD_DATA
TX_PKT[6] <= pipeline:output_register_inst.RD_DATA
TX_PKT[7] <= pipeline:output_register_inst.RD_DATA
TX_PKT[8] <= pipeline:output_register_inst.RD_DATA
TX_PKT[9] <= pipeline:output_register_inst.RD_DATA
TX_PKT[10] <= pipeline:output_register_inst.RD_DATA
TX_PKT[11] <= pipeline:output_register_inst.RD_DATA
TX_PKT[12] <= pipeline:output_register_inst.RD_DATA
TX_PKT[13] <= pipeline:output_register_inst.RD_DATA
TX_PKT[14] <= pipeline:output_register_inst.RD_DATA
TX_PKT[15] <= pipeline:output_register_inst.RD_DATA
TX_PKT[16] <= pipeline:output_register_inst.RD_DATA
TX_PKT[17] <= pipeline:output_register_inst.RD_DATA
TX_PKT[18] <= pipeline:output_register_inst.RD_DATA
TX_PKT[19] <= pipeline:output_register_inst.RD_DATA
TX_PKT[20] <= pipeline:output_register_inst.RD_DATA
TX_PKT[21] <= pipeline:output_register_inst.RD_DATA
TX_PKT[22] <= pipeline:output_register_inst.RD_DATA
TX_PKT[23] <= pipeline:output_register_inst.RD_DATA
TX_PKT[24] <= pipeline:output_register_inst.RD_DATA
TX_PKT[25] <= pipeline:output_register_inst.RD_DATA
TX_PKT[26] <= pipeline:output_register_inst.RD_DATA
TX_PKT[27] <= pipeline:output_register_inst.RD_DATA
TX_PKT[28] <= pipeline:output_register_inst.RD_DATA
TX_PKT[29] <= pipeline:output_register_inst.RD_DATA
TX_PKT[30] <= pipeline:output_register_inst.RD_DATA
TX_PKT[31] <= pipeline:output_register_inst.RD_DATA
TX_PKT[32] <= pipeline:output_register_inst.RD_DATA
TX_PKT[33] <= pipeline:output_register_inst.RD_DATA
TX_PKT[34] <= pipeline:output_register_inst.RD_DATA
TX_PKT[35] <= pipeline:output_register_inst.RD_DATA
TX_PKT[36] <= pipeline:output_register_inst.RD_DATA
TX_PKT[37] <= pipeline:output_register_inst.RD_DATA
TX_PKT[38] <= pipeline:output_register_inst.RD_DATA
TX_PKT[39] <= pipeline:output_register_inst.RD_DATA
TX_PKT[40] <= pipeline:output_register_inst.RD_DATA
TX_PKT[41] <= pipeline:output_register_inst.RD_DATA
TX_PKT[42] <= pipeline:output_register_inst.RD_DATA
TX_PKT[43] <= pipeline:output_register_inst.RD_DATA
TX_PKT[44] <= pipeline:output_register_inst.RD_DATA
TX_PKT[45] <= pipeline:output_register_inst.RD_DATA
TX_PKT[46] <= pipeline:output_register_inst.RD_DATA
TX_PKT[47] <= pipeline:output_register_inst.RD_DATA
TX_PKT[48] <= pipeline:output_register_inst.RD_DATA
TX_PKT[49] <= pipeline:output_register_inst.RD_DATA
TX_PKT[50] <= pipeline:output_register_inst.RD_DATA
TX_PKT[51] <= pipeline:output_register_inst.RD_DATA
TX_PKT[52] <= pipeline:output_register_inst.RD_DATA
TX_PKT[53] <= pipeline:output_register_inst.RD_DATA
TX_PKT[54] <= pipeline:output_register_inst.RD_DATA
TX_PKT[55] <= pipeline:output_register_inst.RD_DATA
TX_PKT[56] <= pipeline:output_register_inst.RD_DATA
TX_PKT[57] <= pipeline:output_register_inst.RD_DATA
TX_PKT[58] <= pipeline:output_register_inst.RD_DATA
TX_PKT[59] <= pipeline:output_register_inst.RD_DATA
TX_PKT[60] <= pipeline:output_register_inst.RD_DATA
TX_PKT[61] <= pipeline:output_register_inst.RD_DATA
TX_PKT[62] <= pipeline:output_register_inst.RD_DATA
TX_PKT[63] <= pipeline:output_register_inst.RD_DATA
TX_PKT_START_FLAG <= pipeline:output_register_inst.RD_DATA
TX_PKT_START_OFFSET[0] <= <GND>
TX_PKT_END_FLAG <= pipeline:output_register_inst.RD_DATA
TX_PKT_END_OFFSET[0] <= pipeline:output_register_inst.RD_DATA
TX_PKT_VALID <= pipeline:output_register_inst.RD_DATA_VALID


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:packet_mask
OFFSET_ENABLE => Decoder0.IN2
OFFSET[0] => Decoder0.IN3
MASK[0] <= <VCC>
MASK[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:len_mask
OFFSET_ENABLE => Decoder0.IN2
OFFSET[0] => Decoder0.IN3
MASK[0] <= <VCC>
MASK[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|rotate:rot_inst
WR_DATA[0] => ShiftRight0.IN4
WR_DATA[0] => ShiftRight0.IN5
WR_DATA[1] => ShiftRight0.IN2
WR_DATA[1] => ShiftRight0.IN3
WR_SHIFTAMT[0] => ShiftRight0.IN1
RD_DATA[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA[68] => WR_DATA[68].IN1
WR_DATA[69] => WR_DATA[69].IN1
WR_DATA[70] => WR_DATA[70].IN1
WR_DATA[71] => WR_DATA[71].IN1
WR_DATA[72] => WR_DATA[72].IN1
WR_DATA[73] => WR_DATA[73].IN1
WR_DATA[74] => WR_DATA[74].IN1
WR_DATA[75] => WR_DATA[75].IN1
WR_DATA[76] => WR_DATA[76].IN1
WR_DATA[77] => WR_DATA[77].IN1
WR_DATA[78] => WR_DATA[78].IN1
WR_DATA[79] => WR_DATA[79].IN1
WR_DATA[80] => WR_DATA[80].IN1
WR_DATA[81] => WR_DATA[81].IN1
WR_DATA[82] => WR_DATA[82].IN1
WR_DATA[83] => WR_DATA[83].IN1
WR_DATA[84] => WR_DATA[84].IN1
WR_DATA[85] => WR_DATA[85].IN1
WR_DATA[86] => WR_DATA[86].IN1
WR_DATA[87] => WR_DATA[87].IN1
WR_DATA[88] => WR_DATA[88].IN1
WR_DATA[89] => WR_DATA[89].IN1
WR_DATA[90] => WR_DATA[90].IN1
WR_DATA[91] => WR_DATA[91].IN1
WR_DATA[92] => WR_DATA[92].IN1
WR_DATA[93] => WR_DATA[93].IN1
WR_DATA[94] => WR_DATA[94].IN1
WR_DATA[95] => WR_DATA[95].IN1
WR_DATA[96] => WR_DATA[96].IN1
WR_DATA[97] => WR_DATA[97].IN1
WR_DATA[98] => WR_DATA[98].IN1
WR_DATA[99] => WR_DATA[99].IN1
WR_DATA[100] => WR_DATA[100].IN1
WR_DATA[101] => WR_DATA[101].IN1
WR_DATA[102] => WR_DATA[102].IN1
WR_DATA[103] => WR_DATA[103].IN1
WR_DATA[104] => WR_DATA[104].IN1
WR_DATA[105] => WR_DATA[105].IN1
WR_DATA[106] => WR_DATA[106].IN1
WR_DATA[107] => WR_DATA[107].IN1
WR_DATA[108] => WR_DATA[108].IN1
WR_DATA[109] => WR_DATA[109].IN1
WR_DATA[110] => WR_DATA[110].IN1
WR_DATA[111] => WR_DATA[111].IN1
WR_DATA[112] => WR_DATA[112].IN1
WR_DATA[113] => WR_DATA[113].IN1
WR_DATA[114] => WR_DATA[114].IN1
WR_DATA[115] => WR_DATA[115].IN1
WR_DATA[116] => WR_DATA[116].IN1
WR_DATA[117] => WR_DATA[117].IN1
WR_DATA[118] => WR_DATA[118].IN1
WR_DATA[119] => WR_DATA[119].IN1
WR_DATA[120] => WR_DATA[120].IN1
WR_DATA[121] => WR_DATA[121].IN1
WR_DATA[122] => WR_DATA[122].IN1
WR_DATA[123] => WR_DATA[123].IN1
WR_DATA[124] => WR_DATA[124].IN1
WR_DATA[125] => WR_DATA[125].IN1
WR_DATA[126] => WR_DATA[126].IN1
WR_DATA[127] => WR_DATA[127].IN1
WR_DATA[128] => WR_DATA[128].IN1
WR_DATA[129] => WR_DATA[129].IN1
WR_DATA[130] => WR_DATA[130].IN1
WR_DATA[131] => WR_DATA[131].IN1
WR_DATA[132] => WR_DATA[132].IN1
WR_DATA[133] => WR_DATA[133].IN1
WR_DATA[134] => WR_DATA[134].IN1
WR_DATA[135] => WR_DATA[135].IN1
WR_DATA[136] => WR_DATA[136].IN1
WR_DATA[137] => WR_DATA[137].IN1
WR_DATA[138] => WR_DATA[138].IN1
WR_DATA[139] => WR_DATA[139].IN1
WR_DATA[140] => WR_DATA[140].IN1
WR_DATA[141] => WR_DATA[141].IN1
WR_DATA[142] => WR_DATA[142].IN1
WR_DATA[143] => WR_DATA[143].IN1
WR_DATA[144] => WR_DATA[144].IN1
WR_DATA[145] => WR_DATA[145].IN1
WR_DATA[146] => WR_DATA[146].IN1
WR_DATA[147] => WR_DATA[147].IN1
WR_DATA[148] => WR_DATA[148].IN1
WR_DATA[149] => WR_DATA[149].IN1
WR_DATA[150] => WR_DATA[150].IN1
WR_DATA[151] => WR_DATA[151].IN1
WR_DATA[152] => WR_DATA[152].IN1
WR_DATA[153] => WR_DATA[153].IN1
WR_DATA[154] => WR_DATA[154].IN1
WR_DATA[155] => WR_DATA[155].IN1
WR_DATA[156] => WR_DATA[156].IN1
WR_DATA[157] => WR_DATA[157].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[60] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[61] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[62] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[63] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[64] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[65] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[66] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[67] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[68] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[69] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[70] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[71] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[72] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[73] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[74] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[75] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[76] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[77] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[78] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[79] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[80] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[81] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[82] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[83] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[84] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[85] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[86] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[87] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[88] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[89] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[90] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[91] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[92] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[93] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[94] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[95] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[96] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[97] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[98] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[99] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[100] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[101] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[102] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[103] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[104] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[105] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[106] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[107] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[108] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[109] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[110] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[111] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[112] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[113] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[114] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[115] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[116] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[117] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[118] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[119] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[120] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[121] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[122] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[123] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[124] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[125] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[126] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[127] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[128] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[129] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[130] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[131] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[132] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[133] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[134] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[135] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[136] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[137] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[138] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[139] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[140] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[141] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[142] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[143] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[144] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[145] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[146] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[147] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[148] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[149] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[150] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[151] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[152] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[153] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[154] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[155] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[156] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[157] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
CLK => rData[1][34].CLK
CLK => rData[1][35].CLK
CLK => rData[1][36].CLK
CLK => rData[1][37].CLK
CLK => rData[1][38].CLK
CLK => rData[1][39].CLK
CLK => rData[1][40].CLK
CLK => rData[1][41].CLK
CLK => rData[1][42].CLK
CLK => rData[1][43].CLK
CLK => rData[1][44].CLK
CLK => rData[1][45].CLK
CLK => rData[1][46].CLK
CLK => rData[1][47].CLK
CLK => rData[1][48].CLK
CLK => rData[1][49].CLK
CLK => rData[1][50].CLK
CLK => rData[1][51].CLK
CLK => rData[1][52].CLK
CLK => rData[1][53].CLK
CLK => rData[1][54].CLK
CLK => rData[1][55].CLK
CLK => rData[1][56].CLK
CLK => rData[1][57].CLK
CLK => rData[1][58].CLK
CLK => rData[1][59].CLK
CLK => rData[1][60].CLK
CLK => rData[1][61].CLK
CLK => rData[1][62].CLK
CLK => rData[1][63].CLK
CLK => rData[1][64].CLK
CLK => rData[1][65].CLK
CLK => rData[1][66].CLK
CLK => rData[1][67].CLK
CLK => rData[1][68].CLK
CLK => rData[1][69].CLK
CLK => rData[1][70].CLK
CLK => rData[1][71].CLK
CLK => rData[1][72].CLK
CLK => rData[1][73].CLK
CLK => rData[1][74].CLK
CLK => rData[1][75].CLK
CLK => rData[1][76].CLK
CLK => rData[1][77].CLK
CLK => rData[1][78].CLK
CLK => rData[1][79].CLK
CLK => rData[1][80].CLK
CLK => rData[1][81].CLK
CLK => rData[1][82].CLK
CLK => rData[1][83].CLK
CLK => rData[1][84].CLK
CLK => rData[1][85].CLK
CLK => rData[1][86].CLK
CLK => rData[1][87].CLK
CLK => rData[1][88].CLK
CLK => rData[1][89].CLK
CLK => rData[1][90].CLK
CLK => rData[1][91].CLK
CLK => rData[1][92].CLK
CLK => rData[1][93].CLK
CLK => rData[1][94].CLK
CLK => rData[1][95].CLK
CLK => rData[1][96].CLK
CLK => rData[1][97].CLK
CLK => rData[1][98].CLK
CLK => rData[1][99].CLK
CLK => rData[1][100].CLK
CLK => rData[1][101].CLK
CLK => rData[1][102].CLK
CLK => rData[1][103].CLK
CLK => rData[1][104].CLK
CLK => rData[1][105].CLK
CLK => rData[1][106].CLK
CLK => rData[1][107].CLK
CLK => rData[1][108].CLK
CLK => rData[1][109].CLK
CLK => rData[1][110].CLK
CLK => rData[1][111].CLK
CLK => rData[1][112].CLK
CLK => rData[1][113].CLK
CLK => rData[1][114].CLK
CLK => rData[1][115].CLK
CLK => rData[1][116].CLK
CLK => rData[1][117].CLK
CLK => rData[1][118].CLK
CLK => rData[1][119].CLK
CLK => rData[1][120].CLK
CLK => rData[1][121].CLK
CLK => rData[1][122].CLK
CLK => rData[1][123].CLK
CLK => rData[1][124].CLK
CLK => rData[1][125].CLK
CLK => rData[1][126].CLK
CLK => rData[1][127].CLK
CLK => rData[1][128].CLK
CLK => rData[1][129].CLK
CLK => rData[1][130].CLK
CLK => rData[1][131].CLK
CLK => rData[1][132].CLK
CLK => rData[1][133].CLK
CLK => rData[1][134].CLK
CLK => rData[1][135].CLK
CLK => rData[1][136].CLK
CLK => rData[1][137].CLK
CLK => rData[1][138].CLK
CLK => rData[1][139].CLK
CLK => rData[1][140].CLK
CLK => rData[1][141].CLK
CLK => rData[1][142].CLK
CLK => rData[1][143].CLK
CLK => rData[1][144].CLK
CLK => rData[1][145].CLK
CLK => rData[1][146].CLK
CLK => rData[1][147].CLK
CLK => rData[1][148].CLK
CLK => rData[1][149].CLK
CLK => rData[1][150].CLK
CLK => rData[1][151].CLK
CLK => rData[1][152].CLK
CLK => rData[1][153].CLK
CLK => rData[1][154].CLK
CLK => rData[1][155].CLK
CLK => rData[1][156].CLK
CLK => rData[1][157].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA[34] => rData[1][34].DATAIN
WR_DATA[35] => rData[1][35].DATAIN
WR_DATA[36] => rData[1][36].DATAIN
WR_DATA[37] => rData[1][37].DATAIN
WR_DATA[38] => rData[1][38].DATAIN
WR_DATA[39] => rData[1][39].DATAIN
WR_DATA[40] => rData[1][40].DATAIN
WR_DATA[41] => rData[1][41].DATAIN
WR_DATA[42] => rData[1][42].DATAIN
WR_DATA[43] => rData[1][43].DATAIN
WR_DATA[44] => rData[1][44].DATAIN
WR_DATA[45] => rData[1][45].DATAIN
WR_DATA[46] => rData[1][46].DATAIN
WR_DATA[47] => rData[1][47].DATAIN
WR_DATA[48] => rData[1][48].DATAIN
WR_DATA[49] => rData[1][49].DATAIN
WR_DATA[50] => rData[1][50].DATAIN
WR_DATA[51] => rData[1][51].DATAIN
WR_DATA[52] => rData[1][52].DATAIN
WR_DATA[53] => rData[1][53].DATAIN
WR_DATA[54] => rData[1][54].DATAIN
WR_DATA[55] => rData[1][55].DATAIN
WR_DATA[56] => rData[1][56].DATAIN
WR_DATA[57] => rData[1][57].DATAIN
WR_DATA[58] => rData[1][58].DATAIN
WR_DATA[59] => rData[1][59].DATAIN
WR_DATA[60] => rData[1][60].DATAIN
WR_DATA[61] => rData[1][61].DATAIN
WR_DATA[62] => rData[1][62].DATAIN
WR_DATA[63] => rData[1][63].DATAIN
WR_DATA[64] => rData[1][64].DATAIN
WR_DATA[65] => rData[1][65].DATAIN
WR_DATA[66] => rData[1][66].DATAIN
WR_DATA[67] => rData[1][67].DATAIN
WR_DATA[68] => rData[1][68].DATAIN
WR_DATA[69] => rData[1][69].DATAIN
WR_DATA[70] => rData[1][70].DATAIN
WR_DATA[71] => rData[1][71].DATAIN
WR_DATA[72] => rData[1][72].DATAIN
WR_DATA[73] => rData[1][73].DATAIN
WR_DATA[74] => rData[1][74].DATAIN
WR_DATA[75] => rData[1][75].DATAIN
WR_DATA[76] => rData[1][76].DATAIN
WR_DATA[77] => rData[1][77].DATAIN
WR_DATA[78] => rData[1][78].DATAIN
WR_DATA[79] => rData[1][79].DATAIN
WR_DATA[80] => rData[1][80].DATAIN
WR_DATA[81] => rData[1][81].DATAIN
WR_DATA[82] => rData[1][82].DATAIN
WR_DATA[83] => rData[1][83].DATAIN
WR_DATA[84] => rData[1][84].DATAIN
WR_DATA[85] => rData[1][85].DATAIN
WR_DATA[86] => rData[1][86].DATAIN
WR_DATA[87] => rData[1][87].DATAIN
WR_DATA[88] => rData[1][88].DATAIN
WR_DATA[89] => rData[1][89].DATAIN
WR_DATA[90] => rData[1][90].DATAIN
WR_DATA[91] => rData[1][91].DATAIN
WR_DATA[92] => rData[1][92].DATAIN
WR_DATA[93] => rData[1][93].DATAIN
WR_DATA[94] => rData[1][94].DATAIN
WR_DATA[95] => rData[1][95].DATAIN
WR_DATA[96] => rData[1][96].DATAIN
WR_DATA[97] => rData[1][97].DATAIN
WR_DATA[98] => rData[1][98].DATAIN
WR_DATA[99] => rData[1][99].DATAIN
WR_DATA[100] => rData[1][100].DATAIN
WR_DATA[101] => rData[1][101].DATAIN
WR_DATA[102] => rData[1][102].DATAIN
WR_DATA[103] => rData[1][103].DATAIN
WR_DATA[104] => rData[1][104].DATAIN
WR_DATA[105] => rData[1][105].DATAIN
WR_DATA[106] => rData[1][106].DATAIN
WR_DATA[107] => rData[1][107].DATAIN
WR_DATA[108] => rData[1][108].DATAIN
WR_DATA[109] => rData[1][109].DATAIN
WR_DATA[110] => rData[1][110].DATAIN
WR_DATA[111] => rData[1][111].DATAIN
WR_DATA[112] => rData[1][112].DATAIN
WR_DATA[113] => rData[1][113].DATAIN
WR_DATA[114] => rData[1][114].DATAIN
WR_DATA[115] => rData[1][115].DATAIN
WR_DATA[116] => rData[1][116].DATAIN
WR_DATA[117] => rData[1][117].DATAIN
WR_DATA[118] => rData[1][118].DATAIN
WR_DATA[119] => rData[1][119].DATAIN
WR_DATA[120] => rData[1][120].DATAIN
WR_DATA[121] => rData[1][121].DATAIN
WR_DATA[122] => rData[1][122].DATAIN
WR_DATA[123] => rData[1][123].DATAIN
WR_DATA[124] => rData[1][124].DATAIN
WR_DATA[125] => rData[1][125].DATAIN
WR_DATA[126] => rData[1][126].DATAIN
WR_DATA[127] => rData[1][127].DATAIN
WR_DATA[128] => rData[1][128].DATAIN
WR_DATA[129] => rData[1][129].DATAIN
WR_DATA[130] => rData[1][130].DATAIN
WR_DATA[131] => rData[1][131].DATAIN
WR_DATA[132] => rData[1][132].DATAIN
WR_DATA[133] => rData[1][133].DATAIN
WR_DATA[134] => rData[1][134].DATAIN
WR_DATA[135] => rData[1][135].DATAIN
WR_DATA[136] => rData[1][136].DATAIN
WR_DATA[137] => rData[1][137].DATAIN
WR_DATA[138] => rData[1][138].DATAIN
WR_DATA[139] => rData[1][139].DATAIN
WR_DATA[140] => rData[1][140].DATAIN
WR_DATA[141] => rData[1][141].DATAIN
WR_DATA[142] => rData[1][142].DATAIN
WR_DATA[143] => rData[1][143].DATAIN
WR_DATA[144] => rData[1][144].DATAIN
WR_DATA[145] => rData[1][145].DATAIN
WR_DATA[146] => rData[1][146].DATAIN
WR_DATA[147] => rData[1][147].DATAIN
WR_DATA[148] => rData[1][148].DATAIN
WR_DATA[149] => rData[1][149].DATAIN
WR_DATA[150] => rData[1][150].DATAIN
WR_DATA[151] => rData[1][151].DATAIN
WR_DATA[152] => rData[1][152].DATAIN
WR_DATA[153] => rData[1][153].DATAIN
WR_DATA[154] => rData[1][154].DATAIN
WR_DATA[155] => rData[1][155].DATAIN
WR_DATA[156] => rData[1][156].DATAIN
WR_DATA[157] => rData[1][157].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= rData[1][34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= rData[1][35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= rData[1][36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= rData[1][37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= rData[1][38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= rData[1][39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= rData[1][40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= rData[1][41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= rData[1][42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= rData[1][43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= rData[1][44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= rData[1][45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= rData[1][46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= rData[1][47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= rData[1][48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= rData[1][49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= rData[1][50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= rData[1][51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= rData[1][52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= rData[1][53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= rData[1][54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= rData[1][55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= rData[1][56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= rData[1][57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= rData[1][58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= rData[1][59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= rData[1][60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= rData[1][61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= rData[1][62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= rData[1][63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= rData[1][64].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= rData[1][65].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= rData[1][66].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[67] <= rData[1][67].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[68] <= rData[1][68].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[69] <= rData[1][69].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[70] <= rData[1][70].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[71] <= rData[1][71].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[72] <= rData[1][72].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[73] <= rData[1][73].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[74] <= rData[1][74].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[75] <= rData[1][75].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[76] <= rData[1][76].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[77] <= rData[1][77].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[78] <= rData[1][78].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[79] <= rData[1][79].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[80] <= rData[1][80].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[81] <= rData[1][81].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[82] <= rData[1][82].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[83] <= rData[1][83].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[84] <= rData[1][84].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[85] <= rData[1][85].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[86] <= rData[1][86].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[87] <= rData[1][87].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[88] <= rData[1][88].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[89] <= rData[1][89].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[90] <= rData[1][90].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[91] <= rData[1][91].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[92] <= rData[1][92].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[93] <= rData[1][93].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[94] <= rData[1][94].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[95] <= rData[1][95].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[96] <= rData[1][96].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[97] <= rData[1][97].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[98] <= rData[1][98].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[99] <= rData[1][99].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[100] <= rData[1][100].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[101] <= rData[1][101].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[102] <= rData[1][102].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[103] <= rData[1][103].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[104] <= rData[1][104].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[105] <= rData[1][105].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[106] <= rData[1][106].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[107] <= rData[1][107].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[108] <= rData[1][108].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[109] <= rData[1][109].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[110] <= rData[1][110].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[111] <= rData[1][111].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[112] <= rData[1][112].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[113] <= rData[1][113].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[114] <= rData[1][114].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[115] <= rData[1][115].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[116] <= rData[1][116].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[117] <= rData[1][117].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[118] <= rData[1][118].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[119] <= rData[1][119].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[120] <= rData[1][120].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[121] <= rData[1][121].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[122] <= rData[1][122].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[123] <= rData[1][123].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[124] <= rData[1][124].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[125] <= rData[1][125].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[126] <= rData[1][126].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[127] <= rData[1][127].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[128] <= rData[1][128].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[129] <= rData[1][129].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[130] <= rData[1][130].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[131] <= rData[1][131].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[132] <= rData[1][132].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[133] <= rData[1][133].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[134] <= rData[1][134].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[135] <= rData[1][135].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[136] <= rData[1][136].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[137] <= rData[1][137].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[138] <= rData[1][138].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[139] <= rData[1][139].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[140] <= rData[1][140].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[141] <= rData[1][141].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[142] <= rData[1][142].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[143] <= rData[1][143].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[144] <= rData[1][144].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[145] <= rData[1][145].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[146] <= rData[1][146].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[147] <= rData[1][147].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[148] <= rData[1][148].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[149] <= rData[1][149].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[150] <= rData[1][150].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[151] <= rData[1][151].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[152] <= rData[1][152].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[153] <= rData[1][153].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[154] <= rData[1][154].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[155] <= rData[1][155].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[156] <= rData[1][156].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[157] <= rData[1][157].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA[68] => WR_DATA[68].IN1
WR_DATA[69] => WR_DATA[69].IN1
WR_DATA[70] => WR_DATA[70].IN1
WR_DATA[71] => WR_DATA[71].IN1
WR_DATA[72] => WR_DATA[72].IN1
WR_DATA[73] => WR_DATA[73].IN1
WR_DATA[74] => WR_DATA[74].IN1
WR_DATA[75] => WR_DATA[75].IN1
WR_DATA[76] => WR_DATA[76].IN1
WR_DATA[77] => WR_DATA[77].IN1
WR_DATA[78] => WR_DATA[78].IN1
WR_DATA[79] => WR_DATA[79].IN1
WR_DATA[80] => WR_DATA[80].IN1
WR_DATA[81] => WR_DATA[81].IN1
WR_DATA[82] => WR_DATA[82].IN1
WR_DATA[83] => WR_DATA[83].IN1
WR_DATA[84] => WR_DATA[84].IN1
WR_DATA[85] => WR_DATA[85].IN1
WR_DATA[86] => WR_DATA[86].IN1
WR_DATA[87] => WR_DATA[87].IN1
WR_DATA[88] => WR_DATA[88].IN1
WR_DATA[89] => WR_DATA[89].IN1
WR_DATA[90] => WR_DATA[90].IN1
WR_DATA[91] => WR_DATA[91].IN1
WR_DATA[92] => WR_DATA[92].IN1
WR_DATA[93] => WR_DATA[93].IN1
WR_DATA[94] => WR_DATA[94].IN1
WR_DATA[95] => WR_DATA[95].IN1
WR_DATA[96] => WR_DATA[96].IN1
WR_DATA[97] => WR_DATA[97].IN1
WR_DATA[98] => WR_DATA[98].IN1
WR_DATA[99] => WR_DATA[99].IN1
WR_DATA[100] => WR_DATA[100].IN1
WR_DATA[101] => WR_DATA[101].IN1
WR_DATA[102] => WR_DATA[102].IN1
WR_DATA[103] => WR_DATA[103].IN1
WR_DATA[104] => WR_DATA[104].IN1
WR_DATA[105] => WR_DATA[105].IN1
WR_DATA[106] => WR_DATA[106].IN1
WR_DATA[107] => WR_DATA[107].IN1
WR_DATA[108] => WR_DATA[108].IN1
WR_DATA[109] => WR_DATA[109].IN1
WR_DATA[110] => WR_DATA[110].IN1
WR_DATA[111] => WR_DATA[111].IN1
WR_DATA[112] => WR_DATA[112].IN1
WR_DATA[113] => WR_DATA[113].IN1
WR_DATA[114] => WR_DATA[114].IN1
WR_DATA[115] => WR_DATA[115].IN1
WR_DATA[116] => WR_DATA[116].IN1
WR_DATA[117] => WR_DATA[117].IN1
WR_DATA[118] => WR_DATA[118].IN1
WR_DATA[119] => WR_DATA[119].IN1
WR_DATA[120] => WR_DATA[120].IN1
WR_DATA[121] => WR_DATA[121].IN1
WR_DATA[122] => WR_DATA[122].IN1
WR_DATA[123] => WR_DATA[123].IN1
WR_DATA[124] => WR_DATA[124].IN1
WR_DATA[125] => WR_DATA[125].IN1
WR_DATA[126] => WR_DATA[126].IN1
WR_DATA[127] => WR_DATA[127].IN1
WR_DATA[128] => WR_DATA[128].IN1
WR_DATA[129] => WR_DATA[129].IN1
WR_DATA[130] => WR_DATA[130].IN1
WR_DATA[131] => WR_DATA[131].IN1
WR_DATA[132] => WR_DATA[132].IN1
WR_DATA[133] => WR_DATA[133].IN1
WR_DATA[134] => WR_DATA[134].IN1
WR_DATA[135] => WR_DATA[135].IN1
WR_DATA[136] => WR_DATA[136].IN1
WR_DATA[137] => WR_DATA[137].IN1
WR_DATA[138] => WR_DATA[138].IN1
WR_DATA[139] => WR_DATA[139].IN1
WR_DATA[140] => WR_DATA[140].IN1
WR_DATA[141] => WR_DATA[141].IN1
WR_DATA[142] => WR_DATA[142].IN1
WR_DATA[143] => WR_DATA[143].IN1
WR_DATA[144] => WR_DATA[144].IN1
WR_DATA[145] => WR_DATA[145].IN1
WR_DATA[146] => WR_DATA[146].IN1
WR_DATA[147] => WR_DATA[147].IN1
WR_DATA[148] => WR_DATA[148].IN1
WR_DATA[149] => WR_DATA[149].IN1
WR_DATA[150] => WR_DATA[150].IN1
WR_DATA[151] => WR_DATA[151].IN1
WR_DATA[152] => WR_DATA[152].IN1
WR_DATA[153] => WR_DATA[153].IN1
WR_DATA[154] => WR_DATA[154].IN1
WR_DATA[155] => WR_DATA[155].IN1
WR_DATA[156] => WR_DATA[156].IN1
WR_DATA[157] => WR_DATA[157].IN1
WR_DATA[158] => WR_DATA[158].IN1
WR_DATA[159] => WR_DATA[159].IN1
WR_DATA[160] => WR_DATA[160].IN1
WR_DATA[161] => WR_DATA[161].IN1
WR_DATA[162] => WR_DATA[162].IN1
WR_DATA[163] => WR_DATA[163].IN1
WR_DATA[164] => WR_DATA[164].IN1
WR_DATA[165] => WR_DATA[165].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[60] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[61] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[62] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[63] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[64] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[65] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[66] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[67] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[68] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[69] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[70] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[71] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[72] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[73] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[74] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[75] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[76] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[77] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[78] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[79] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[80] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[81] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[82] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[83] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[84] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[85] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[86] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[87] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[88] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[89] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[90] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[91] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[92] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[93] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[94] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[95] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[96] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[97] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[98] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[99] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[100] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[101] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[102] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[103] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[104] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[105] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[106] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[107] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[108] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[109] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[110] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[111] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[112] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[113] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[114] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[115] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[116] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[117] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[118] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[119] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[120] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[121] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[122] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[123] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[124] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[125] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[126] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[127] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[128] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[129] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[130] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[131] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[132] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[133] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[134] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[135] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[136] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[137] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[138] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[139] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[140] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[141] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[142] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[143] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[144] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[145] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[146] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[147] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[148] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[149] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[150] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[151] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[152] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[153] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[154] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[155] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[156] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[157] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[158] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[159] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[160] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[161] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[162] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[163] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[164] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[165] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
CLK => rData[1][34].CLK
CLK => rData[1][35].CLK
CLK => rData[1][36].CLK
CLK => rData[1][37].CLK
CLK => rData[1][38].CLK
CLK => rData[1][39].CLK
CLK => rData[1][40].CLK
CLK => rData[1][41].CLK
CLK => rData[1][42].CLK
CLK => rData[1][43].CLK
CLK => rData[1][44].CLK
CLK => rData[1][45].CLK
CLK => rData[1][46].CLK
CLK => rData[1][47].CLK
CLK => rData[1][48].CLK
CLK => rData[1][49].CLK
CLK => rData[1][50].CLK
CLK => rData[1][51].CLK
CLK => rData[1][52].CLK
CLK => rData[1][53].CLK
CLK => rData[1][54].CLK
CLK => rData[1][55].CLK
CLK => rData[1][56].CLK
CLK => rData[1][57].CLK
CLK => rData[1][58].CLK
CLK => rData[1][59].CLK
CLK => rData[1][60].CLK
CLK => rData[1][61].CLK
CLK => rData[1][62].CLK
CLK => rData[1][63].CLK
CLK => rData[1][64].CLK
CLK => rData[1][65].CLK
CLK => rData[1][66].CLK
CLK => rData[1][67].CLK
CLK => rData[1][68].CLK
CLK => rData[1][69].CLK
CLK => rData[1][70].CLK
CLK => rData[1][71].CLK
CLK => rData[1][72].CLK
CLK => rData[1][73].CLK
CLK => rData[1][74].CLK
CLK => rData[1][75].CLK
CLK => rData[1][76].CLK
CLK => rData[1][77].CLK
CLK => rData[1][78].CLK
CLK => rData[1][79].CLK
CLK => rData[1][80].CLK
CLK => rData[1][81].CLK
CLK => rData[1][82].CLK
CLK => rData[1][83].CLK
CLK => rData[1][84].CLK
CLK => rData[1][85].CLK
CLK => rData[1][86].CLK
CLK => rData[1][87].CLK
CLK => rData[1][88].CLK
CLK => rData[1][89].CLK
CLK => rData[1][90].CLK
CLK => rData[1][91].CLK
CLK => rData[1][92].CLK
CLK => rData[1][93].CLK
CLK => rData[1][94].CLK
CLK => rData[1][95].CLK
CLK => rData[1][96].CLK
CLK => rData[1][97].CLK
CLK => rData[1][98].CLK
CLK => rData[1][99].CLK
CLK => rData[1][100].CLK
CLK => rData[1][101].CLK
CLK => rData[1][102].CLK
CLK => rData[1][103].CLK
CLK => rData[1][104].CLK
CLK => rData[1][105].CLK
CLK => rData[1][106].CLK
CLK => rData[1][107].CLK
CLK => rData[1][108].CLK
CLK => rData[1][109].CLK
CLK => rData[1][110].CLK
CLK => rData[1][111].CLK
CLK => rData[1][112].CLK
CLK => rData[1][113].CLK
CLK => rData[1][114].CLK
CLK => rData[1][115].CLK
CLK => rData[1][116].CLK
CLK => rData[1][117].CLK
CLK => rData[1][118].CLK
CLK => rData[1][119].CLK
CLK => rData[1][120].CLK
CLK => rData[1][121].CLK
CLK => rData[1][122].CLK
CLK => rData[1][123].CLK
CLK => rData[1][124].CLK
CLK => rData[1][125].CLK
CLK => rData[1][126].CLK
CLK => rData[1][127].CLK
CLK => rData[1][128].CLK
CLK => rData[1][129].CLK
CLK => rData[1][130].CLK
CLK => rData[1][131].CLK
CLK => rData[1][132].CLK
CLK => rData[1][133].CLK
CLK => rData[1][134].CLK
CLK => rData[1][135].CLK
CLK => rData[1][136].CLK
CLK => rData[1][137].CLK
CLK => rData[1][138].CLK
CLK => rData[1][139].CLK
CLK => rData[1][140].CLK
CLK => rData[1][141].CLK
CLK => rData[1][142].CLK
CLK => rData[1][143].CLK
CLK => rData[1][144].CLK
CLK => rData[1][145].CLK
CLK => rData[1][146].CLK
CLK => rData[1][147].CLK
CLK => rData[1][148].CLK
CLK => rData[1][149].CLK
CLK => rData[1][150].CLK
CLK => rData[1][151].CLK
CLK => rData[1][152].CLK
CLK => rData[1][153].CLK
CLK => rData[1][154].CLK
CLK => rData[1][155].CLK
CLK => rData[1][156].CLK
CLK => rData[1][157].CLK
CLK => rData[1][158].CLK
CLK => rData[1][159].CLK
CLK => rData[1][160].CLK
CLK => rData[1][161].CLK
CLK => rData[1][162].CLK
CLK => rData[1][163].CLK
CLK => rData[1][164].CLK
CLK => rData[1][165].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA[34] => rData[1][34].DATAIN
WR_DATA[35] => rData[1][35].DATAIN
WR_DATA[36] => rData[1][36].DATAIN
WR_DATA[37] => rData[1][37].DATAIN
WR_DATA[38] => rData[1][38].DATAIN
WR_DATA[39] => rData[1][39].DATAIN
WR_DATA[40] => rData[1][40].DATAIN
WR_DATA[41] => rData[1][41].DATAIN
WR_DATA[42] => rData[1][42].DATAIN
WR_DATA[43] => rData[1][43].DATAIN
WR_DATA[44] => rData[1][44].DATAIN
WR_DATA[45] => rData[1][45].DATAIN
WR_DATA[46] => rData[1][46].DATAIN
WR_DATA[47] => rData[1][47].DATAIN
WR_DATA[48] => rData[1][48].DATAIN
WR_DATA[49] => rData[1][49].DATAIN
WR_DATA[50] => rData[1][50].DATAIN
WR_DATA[51] => rData[1][51].DATAIN
WR_DATA[52] => rData[1][52].DATAIN
WR_DATA[53] => rData[1][53].DATAIN
WR_DATA[54] => rData[1][54].DATAIN
WR_DATA[55] => rData[1][55].DATAIN
WR_DATA[56] => rData[1][56].DATAIN
WR_DATA[57] => rData[1][57].DATAIN
WR_DATA[58] => rData[1][58].DATAIN
WR_DATA[59] => rData[1][59].DATAIN
WR_DATA[60] => rData[1][60].DATAIN
WR_DATA[61] => rData[1][61].DATAIN
WR_DATA[62] => rData[1][62].DATAIN
WR_DATA[63] => rData[1][63].DATAIN
WR_DATA[64] => rData[1][64].DATAIN
WR_DATA[65] => rData[1][65].DATAIN
WR_DATA[66] => rData[1][66].DATAIN
WR_DATA[67] => rData[1][67].DATAIN
WR_DATA[68] => rData[1][68].DATAIN
WR_DATA[69] => rData[1][69].DATAIN
WR_DATA[70] => rData[1][70].DATAIN
WR_DATA[71] => rData[1][71].DATAIN
WR_DATA[72] => rData[1][72].DATAIN
WR_DATA[73] => rData[1][73].DATAIN
WR_DATA[74] => rData[1][74].DATAIN
WR_DATA[75] => rData[1][75].DATAIN
WR_DATA[76] => rData[1][76].DATAIN
WR_DATA[77] => rData[1][77].DATAIN
WR_DATA[78] => rData[1][78].DATAIN
WR_DATA[79] => rData[1][79].DATAIN
WR_DATA[80] => rData[1][80].DATAIN
WR_DATA[81] => rData[1][81].DATAIN
WR_DATA[82] => rData[1][82].DATAIN
WR_DATA[83] => rData[1][83].DATAIN
WR_DATA[84] => rData[1][84].DATAIN
WR_DATA[85] => rData[1][85].DATAIN
WR_DATA[86] => rData[1][86].DATAIN
WR_DATA[87] => rData[1][87].DATAIN
WR_DATA[88] => rData[1][88].DATAIN
WR_DATA[89] => rData[1][89].DATAIN
WR_DATA[90] => rData[1][90].DATAIN
WR_DATA[91] => rData[1][91].DATAIN
WR_DATA[92] => rData[1][92].DATAIN
WR_DATA[93] => rData[1][93].DATAIN
WR_DATA[94] => rData[1][94].DATAIN
WR_DATA[95] => rData[1][95].DATAIN
WR_DATA[96] => rData[1][96].DATAIN
WR_DATA[97] => rData[1][97].DATAIN
WR_DATA[98] => rData[1][98].DATAIN
WR_DATA[99] => rData[1][99].DATAIN
WR_DATA[100] => rData[1][100].DATAIN
WR_DATA[101] => rData[1][101].DATAIN
WR_DATA[102] => rData[1][102].DATAIN
WR_DATA[103] => rData[1][103].DATAIN
WR_DATA[104] => rData[1][104].DATAIN
WR_DATA[105] => rData[1][105].DATAIN
WR_DATA[106] => rData[1][106].DATAIN
WR_DATA[107] => rData[1][107].DATAIN
WR_DATA[108] => rData[1][108].DATAIN
WR_DATA[109] => rData[1][109].DATAIN
WR_DATA[110] => rData[1][110].DATAIN
WR_DATA[111] => rData[1][111].DATAIN
WR_DATA[112] => rData[1][112].DATAIN
WR_DATA[113] => rData[1][113].DATAIN
WR_DATA[114] => rData[1][114].DATAIN
WR_DATA[115] => rData[1][115].DATAIN
WR_DATA[116] => rData[1][116].DATAIN
WR_DATA[117] => rData[1][117].DATAIN
WR_DATA[118] => rData[1][118].DATAIN
WR_DATA[119] => rData[1][119].DATAIN
WR_DATA[120] => rData[1][120].DATAIN
WR_DATA[121] => rData[1][121].DATAIN
WR_DATA[122] => rData[1][122].DATAIN
WR_DATA[123] => rData[1][123].DATAIN
WR_DATA[124] => rData[1][124].DATAIN
WR_DATA[125] => rData[1][125].DATAIN
WR_DATA[126] => rData[1][126].DATAIN
WR_DATA[127] => rData[1][127].DATAIN
WR_DATA[128] => rData[1][128].DATAIN
WR_DATA[129] => rData[1][129].DATAIN
WR_DATA[130] => rData[1][130].DATAIN
WR_DATA[131] => rData[1][131].DATAIN
WR_DATA[132] => rData[1][132].DATAIN
WR_DATA[133] => rData[1][133].DATAIN
WR_DATA[134] => rData[1][134].DATAIN
WR_DATA[135] => rData[1][135].DATAIN
WR_DATA[136] => rData[1][136].DATAIN
WR_DATA[137] => rData[1][137].DATAIN
WR_DATA[138] => rData[1][138].DATAIN
WR_DATA[139] => rData[1][139].DATAIN
WR_DATA[140] => rData[1][140].DATAIN
WR_DATA[141] => rData[1][141].DATAIN
WR_DATA[142] => rData[1][142].DATAIN
WR_DATA[143] => rData[1][143].DATAIN
WR_DATA[144] => rData[1][144].DATAIN
WR_DATA[145] => rData[1][145].DATAIN
WR_DATA[146] => rData[1][146].DATAIN
WR_DATA[147] => rData[1][147].DATAIN
WR_DATA[148] => rData[1][148].DATAIN
WR_DATA[149] => rData[1][149].DATAIN
WR_DATA[150] => rData[1][150].DATAIN
WR_DATA[151] => rData[1][151].DATAIN
WR_DATA[152] => rData[1][152].DATAIN
WR_DATA[153] => rData[1][153].DATAIN
WR_DATA[154] => rData[1][154].DATAIN
WR_DATA[155] => rData[1][155].DATAIN
WR_DATA[156] => rData[1][156].DATAIN
WR_DATA[157] => rData[1][157].DATAIN
WR_DATA[158] => rData[1][158].DATAIN
WR_DATA[159] => rData[1][159].DATAIN
WR_DATA[160] => rData[1][160].DATAIN
WR_DATA[161] => rData[1][161].DATAIN
WR_DATA[162] => rData[1][162].DATAIN
WR_DATA[163] => rData[1][163].DATAIN
WR_DATA[164] => rData[1][164].DATAIN
WR_DATA[165] => rData[1][165].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= rData[1][34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= rData[1][35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= rData[1][36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= rData[1][37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= rData[1][38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= rData[1][39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= rData[1][40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= rData[1][41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= rData[1][42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= rData[1][43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= rData[1][44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= rData[1][45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= rData[1][46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= rData[1][47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= rData[1][48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= rData[1][49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= rData[1][50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= rData[1][51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= rData[1][52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= rData[1][53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= rData[1][54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= rData[1][55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= rData[1][56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= rData[1][57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= rData[1][58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= rData[1][59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= rData[1][60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= rData[1][61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= rData[1][62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= rData[1][63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= rData[1][64].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= rData[1][65].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= rData[1][66].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[67] <= rData[1][67].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[68] <= rData[1][68].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[69] <= rData[1][69].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[70] <= rData[1][70].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[71] <= rData[1][71].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[72] <= rData[1][72].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[73] <= rData[1][73].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[74] <= rData[1][74].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[75] <= rData[1][75].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[76] <= rData[1][76].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[77] <= rData[1][77].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[78] <= rData[1][78].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[79] <= rData[1][79].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[80] <= rData[1][80].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[81] <= rData[1][81].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[82] <= rData[1][82].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[83] <= rData[1][83].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[84] <= rData[1][84].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[85] <= rData[1][85].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[86] <= rData[1][86].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[87] <= rData[1][87].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[88] <= rData[1][88].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[89] <= rData[1][89].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[90] <= rData[1][90].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[91] <= rData[1][91].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[92] <= rData[1][92].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[93] <= rData[1][93].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[94] <= rData[1][94].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[95] <= rData[1][95].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[96] <= rData[1][96].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[97] <= rData[1][97].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[98] <= rData[1][98].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[99] <= rData[1][99].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[100] <= rData[1][100].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[101] <= rData[1][101].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[102] <= rData[1][102].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[103] <= rData[1][103].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[104] <= rData[1][104].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[105] <= rData[1][105].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[106] <= rData[1][106].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[107] <= rData[1][107].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[108] <= rData[1][108].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[109] <= rData[1][109].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[110] <= rData[1][110].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[111] <= rData[1][111].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[112] <= rData[1][112].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[113] <= rData[1][113].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[114] <= rData[1][114].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[115] <= rData[1][115].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[116] <= rData[1][116].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[117] <= rData[1][117].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[118] <= rData[1][118].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[119] <= rData[1][119].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[120] <= rData[1][120].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[121] <= rData[1][121].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[122] <= rData[1][122].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[123] <= rData[1][123].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[124] <= rData[1][124].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[125] <= rData[1][125].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[126] <= rData[1][126].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[127] <= rData[1][127].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[128] <= rData[1][128].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[129] <= rData[1][129].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[130] <= rData[1][130].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[131] <= rData[1][131].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[132] <= rData[1][132].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[133] <= rData[1][133].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[134] <= rData[1][134].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[135] <= rData[1][135].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[136] <= rData[1][136].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[137] <= rData[1][137].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[138] <= rData[1][138].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[139] <= rData[1][139].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[140] <= rData[1][140].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[141] <= rData[1][141].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[142] <= rData[1][142].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[143] <= rData[1][143].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[144] <= rData[1][144].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[145] <= rData[1][145].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[146] <= rData[1][146].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[147] <= rData[1][147].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[148] <= rData[1][148].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[149] <= rData[1][149].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[150] <= rData[1][150].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[151] <= rData[1][151].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[152] <= rData[1][152].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[153] <= rData[1][153].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[154] <= rData[1][154].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[155] <= rData[1][155].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[156] <= rData[1][156].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[157] <= rData[1][157].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[158] <= rData[1][158].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[159] <= rData[1][159].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[160] <= rData[1][160].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[161] <= rData[1][161].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[162] <= rData[1][162].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[163] <= rData[1][163].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[164] <= rData[1][164].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[165] <= rData[1][165].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA[68] => WR_DATA[68].IN1
WR_DATA[69] => WR_DATA[69].IN1
WR_DATA[70] => WR_DATA[70].IN1
WR_DATA[71] => WR_DATA[71].IN1
WR_DATA[72] => WR_DATA[72].IN1
WR_DATA[73] => WR_DATA[73].IN1
WR_DATA[74] => WR_DATA[74].IN1
WR_DATA[75] => WR_DATA[75].IN1
WR_DATA[76] => WR_DATA[76].IN1
WR_DATA[77] => WR_DATA[77].IN1
WR_DATA[78] => WR_DATA[78].IN1
WR_DATA[79] => WR_DATA[79].IN1
WR_DATA[80] => WR_DATA[80].IN1
WR_DATA[81] => WR_DATA[81].IN1
WR_DATA[82] => WR_DATA[82].IN1
WR_DATA[83] => WR_DATA[83].IN1
WR_DATA[84] => WR_DATA[84].IN1
WR_DATA[85] => WR_DATA[85].IN1
WR_DATA[86] => WR_DATA[86].IN1
WR_DATA[87] => WR_DATA[87].IN1
WR_DATA[88] => WR_DATA[88].IN1
WR_DATA[89] => WR_DATA[89].IN1
WR_DATA[90] => WR_DATA[90].IN1
WR_DATA[91] => WR_DATA[91].IN1
WR_DATA[92] => WR_DATA[92].IN1
WR_DATA[93] => WR_DATA[93].IN1
WR_DATA[94] => WR_DATA[94].IN1
WR_DATA[95] => WR_DATA[95].IN1
WR_DATA[96] => WR_DATA[96].IN1
WR_DATA[97] => WR_DATA[97].IN1
WR_DATA[98] => WR_DATA[98].IN1
WR_DATA[99] => WR_DATA[99].IN1
WR_DATA[100] => WR_DATA[100].IN1
WR_DATA[101] => WR_DATA[101].IN1
WR_DATA[102] => WR_DATA[102].IN1
WR_DATA[103] => WR_DATA[103].IN1
WR_DATA[104] => WR_DATA[104].IN1
WR_DATA[105] => WR_DATA[105].IN1
WR_DATA[106] => WR_DATA[106].IN1
WR_DATA[107] => WR_DATA[107].IN1
WR_DATA[108] => WR_DATA[108].IN1
WR_DATA[109] => WR_DATA[109].IN1
WR_DATA[110] => WR_DATA[110].IN1
WR_DATA[111] => WR_DATA[111].IN1
WR_DATA[112] => WR_DATA[112].IN1
WR_DATA[113] => WR_DATA[113].IN1
WR_DATA[114] => WR_DATA[114].IN1
WR_DATA[115] => WR_DATA[115].IN1
WR_DATA[116] => WR_DATA[116].IN1
WR_DATA[117] => WR_DATA[117].IN1
WR_DATA[118] => WR_DATA[118].IN1
WR_DATA[119] => WR_DATA[119].IN1
WR_DATA[120] => WR_DATA[120].IN1
WR_DATA[121] => WR_DATA[121].IN1
WR_DATA[122] => WR_DATA[122].IN1
WR_DATA[123] => WR_DATA[123].IN1
WR_DATA[124] => WR_DATA[124].IN1
WR_DATA[125] => WR_DATA[125].IN1
WR_DATA[126] => WR_DATA[126].IN1
WR_DATA[127] => WR_DATA[127].IN1
WR_DATA[128] => WR_DATA[128].IN1
WR_DATA[129] => WR_DATA[129].IN1
WR_DATA[130] => WR_DATA[130].IN1
WR_DATA[131] => WR_DATA[131].IN1
WR_DATA[132] => WR_DATA[132].IN1
WR_DATA[133] => WR_DATA[133].IN1
WR_DATA[134] => WR_DATA[134].IN1
WR_DATA[135] => WR_DATA[135].IN1
WR_DATA[136] => WR_DATA[136].IN1
WR_DATA[137] => WR_DATA[137].IN1
WR_DATA[138] => WR_DATA[138].IN1
WR_DATA[139] => WR_DATA[139].IN1
WR_DATA[140] => WR_DATA[140].IN1
WR_DATA[141] => WR_DATA[141].IN1
WR_DATA[142] => WR_DATA[142].IN1
WR_DATA[143] => WR_DATA[143].IN1
WR_DATA[144] => WR_DATA[144].IN1
WR_DATA[145] => WR_DATA[145].IN1
WR_DATA[146] => WR_DATA[146].IN1
WR_DATA[147] => WR_DATA[147].IN1
WR_DATA[148] => WR_DATA[148].IN1
WR_DATA[149] => WR_DATA[149].IN1
WR_DATA[150] => WR_DATA[150].IN1
WR_DATA[151] => WR_DATA[151].IN1
WR_DATA[152] => WR_DATA[152].IN1
WR_DATA[153] => WR_DATA[153].IN1
WR_DATA[154] => WR_DATA[154].IN1
WR_DATA[155] => WR_DATA[155].IN1
WR_DATA[156] => WR_DATA[156].IN1
WR_DATA[157] => WR_DATA[157].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[60] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[61] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[62] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[63] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[64] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[65] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[66] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[67] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[68] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[69] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[70] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[71] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[72] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[73] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[74] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[75] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[76] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[77] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[78] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[79] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[80] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[81] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[82] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[83] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[84] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[85] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[86] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[87] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[88] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[89] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[90] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[91] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[92] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[93] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[94] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[95] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[96] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[97] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[98] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[99] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[100] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[101] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[102] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[103] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[104] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[105] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[106] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[107] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[108] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[109] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[110] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[111] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[112] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[113] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[114] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[115] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[116] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[117] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[118] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[119] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[120] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[121] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[122] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[123] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[124] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[125] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[126] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[127] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[128] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[129] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[130] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[131] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[132] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[133] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[134] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[135] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[136] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[137] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[138] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[139] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[140] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[141] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[142] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[143] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[144] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[145] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[146] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[147] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[148] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[149] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[150] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[151] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[152] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[153] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[154] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[155] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[156] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[157] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
CLK => rData[1][34].CLK
CLK => rData[1][35].CLK
CLK => rData[1][36].CLK
CLK => rData[1][37].CLK
CLK => rData[1][38].CLK
CLK => rData[1][39].CLK
CLK => rData[1][40].CLK
CLK => rData[1][41].CLK
CLK => rData[1][42].CLK
CLK => rData[1][43].CLK
CLK => rData[1][44].CLK
CLK => rData[1][45].CLK
CLK => rData[1][46].CLK
CLK => rData[1][47].CLK
CLK => rData[1][48].CLK
CLK => rData[1][49].CLK
CLK => rData[1][50].CLK
CLK => rData[1][51].CLK
CLK => rData[1][52].CLK
CLK => rData[1][53].CLK
CLK => rData[1][54].CLK
CLK => rData[1][55].CLK
CLK => rData[1][56].CLK
CLK => rData[1][57].CLK
CLK => rData[1][58].CLK
CLK => rData[1][59].CLK
CLK => rData[1][60].CLK
CLK => rData[1][61].CLK
CLK => rData[1][62].CLK
CLK => rData[1][63].CLK
CLK => rData[1][64].CLK
CLK => rData[1][65].CLK
CLK => rData[1][66].CLK
CLK => rData[1][67].CLK
CLK => rData[1][68].CLK
CLK => rData[1][69].CLK
CLK => rData[1][70].CLK
CLK => rData[1][71].CLK
CLK => rData[1][72].CLK
CLK => rData[1][73].CLK
CLK => rData[1][74].CLK
CLK => rData[1][75].CLK
CLK => rData[1][76].CLK
CLK => rData[1][77].CLK
CLK => rData[1][78].CLK
CLK => rData[1][79].CLK
CLK => rData[1][80].CLK
CLK => rData[1][81].CLK
CLK => rData[1][82].CLK
CLK => rData[1][83].CLK
CLK => rData[1][84].CLK
CLK => rData[1][85].CLK
CLK => rData[1][86].CLK
CLK => rData[1][87].CLK
CLK => rData[1][88].CLK
CLK => rData[1][89].CLK
CLK => rData[1][90].CLK
CLK => rData[1][91].CLK
CLK => rData[1][92].CLK
CLK => rData[1][93].CLK
CLK => rData[1][94].CLK
CLK => rData[1][95].CLK
CLK => rData[1][96].CLK
CLK => rData[1][97].CLK
CLK => rData[1][98].CLK
CLK => rData[1][99].CLK
CLK => rData[1][100].CLK
CLK => rData[1][101].CLK
CLK => rData[1][102].CLK
CLK => rData[1][103].CLK
CLK => rData[1][104].CLK
CLK => rData[1][105].CLK
CLK => rData[1][106].CLK
CLK => rData[1][107].CLK
CLK => rData[1][108].CLK
CLK => rData[1][109].CLK
CLK => rData[1][110].CLK
CLK => rData[1][111].CLK
CLK => rData[1][112].CLK
CLK => rData[1][113].CLK
CLK => rData[1][114].CLK
CLK => rData[1][115].CLK
CLK => rData[1][116].CLK
CLK => rData[1][117].CLK
CLK => rData[1][118].CLK
CLK => rData[1][119].CLK
CLK => rData[1][120].CLK
CLK => rData[1][121].CLK
CLK => rData[1][122].CLK
CLK => rData[1][123].CLK
CLK => rData[1][124].CLK
CLK => rData[1][125].CLK
CLK => rData[1][126].CLK
CLK => rData[1][127].CLK
CLK => rData[1][128].CLK
CLK => rData[1][129].CLK
CLK => rData[1][130].CLK
CLK => rData[1][131].CLK
CLK => rData[1][132].CLK
CLK => rData[1][133].CLK
CLK => rData[1][134].CLK
CLK => rData[1][135].CLK
CLK => rData[1][136].CLK
CLK => rData[1][137].CLK
CLK => rData[1][138].CLK
CLK => rData[1][139].CLK
CLK => rData[1][140].CLK
CLK => rData[1][141].CLK
CLK => rData[1][142].CLK
CLK => rData[1][143].CLK
CLK => rData[1][144].CLK
CLK => rData[1][145].CLK
CLK => rData[1][146].CLK
CLK => rData[1][147].CLK
CLK => rData[1][148].CLK
CLK => rData[1][149].CLK
CLK => rData[1][150].CLK
CLK => rData[1][151].CLK
CLK => rData[1][152].CLK
CLK => rData[1][153].CLK
CLK => rData[1][154].CLK
CLK => rData[1][155].CLK
CLK => rData[1][156].CLK
CLK => rData[1][157].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA[34] => rData[1][34].DATAIN
WR_DATA[35] => rData[1][35].DATAIN
WR_DATA[36] => rData[1][36].DATAIN
WR_DATA[37] => rData[1][37].DATAIN
WR_DATA[38] => rData[1][38].DATAIN
WR_DATA[39] => rData[1][39].DATAIN
WR_DATA[40] => rData[1][40].DATAIN
WR_DATA[41] => rData[1][41].DATAIN
WR_DATA[42] => rData[1][42].DATAIN
WR_DATA[43] => rData[1][43].DATAIN
WR_DATA[44] => rData[1][44].DATAIN
WR_DATA[45] => rData[1][45].DATAIN
WR_DATA[46] => rData[1][46].DATAIN
WR_DATA[47] => rData[1][47].DATAIN
WR_DATA[48] => rData[1][48].DATAIN
WR_DATA[49] => rData[1][49].DATAIN
WR_DATA[50] => rData[1][50].DATAIN
WR_DATA[51] => rData[1][51].DATAIN
WR_DATA[52] => rData[1][52].DATAIN
WR_DATA[53] => rData[1][53].DATAIN
WR_DATA[54] => rData[1][54].DATAIN
WR_DATA[55] => rData[1][55].DATAIN
WR_DATA[56] => rData[1][56].DATAIN
WR_DATA[57] => rData[1][57].DATAIN
WR_DATA[58] => rData[1][58].DATAIN
WR_DATA[59] => rData[1][59].DATAIN
WR_DATA[60] => rData[1][60].DATAIN
WR_DATA[61] => rData[1][61].DATAIN
WR_DATA[62] => rData[1][62].DATAIN
WR_DATA[63] => rData[1][63].DATAIN
WR_DATA[64] => rData[1][64].DATAIN
WR_DATA[65] => rData[1][65].DATAIN
WR_DATA[66] => rData[1][66].DATAIN
WR_DATA[67] => rData[1][67].DATAIN
WR_DATA[68] => rData[1][68].DATAIN
WR_DATA[69] => rData[1][69].DATAIN
WR_DATA[70] => rData[1][70].DATAIN
WR_DATA[71] => rData[1][71].DATAIN
WR_DATA[72] => rData[1][72].DATAIN
WR_DATA[73] => rData[1][73].DATAIN
WR_DATA[74] => rData[1][74].DATAIN
WR_DATA[75] => rData[1][75].DATAIN
WR_DATA[76] => rData[1][76].DATAIN
WR_DATA[77] => rData[1][77].DATAIN
WR_DATA[78] => rData[1][78].DATAIN
WR_DATA[79] => rData[1][79].DATAIN
WR_DATA[80] => rData[1][80].DATAIN
WR_DATA[81] => rData[1][81].DATAIN
WR_DATA[82] => rData[1][82].DATAIN
WR_DATA[83] => rData[1][83].DATAIN
WR_DATA[84] => rData[1][84].DATAIN
WR_DATA[85] => rData[1][85].DATAIN
WR_DATA[86] => rData[1][86].DATAIN
WR_DATA[87] => rData[1][87].DATAIN
WR_DATA[88] => rData[1][88].DATAIN
WR_DATA[89] => rData[1][89].DATAIN
WR_DATA[90] => rData[1][90].DATAIN
WR_DATA[91] => rData[1][91].DATAIN
WR_DATA[92] => rData[1][92].DATAIN
WR_DATA[93] => rData[1][93].DATAIN
WR_DATA[94] => rData[1][94].DATAIN
WR_DATA[95] => rData[1][95].DATAIN
WR_DATA[96] => rData[1][96].DATAIN
WR_DATA[97] => rData[1][97].DATAIN
WR_DATA[98] => rData[1][98].DATAIN
WR_DATA[99] => rData[1][99].DATAIN
WR_DATA[100] => rData[1][100].DATAIN
WR_DATA[101] => rData[1][101].DATAIN
WR_DATA[102] => rData[1][102].DATAIN
WR_DATA[103] => rData[1][103].DATAIN
WR_DATA[104] => rData[1][104].DATAIN
WR_DATA[105] => rData[1][105].DATAIN
WR_DATA[106] => rData[1][106].DATAIN
WR_DATA[107] => rData[1][107].DATAIN
WR_DATA[108] => rData[1][108].DATAIN
WR_DATA[109] => rData[1][109].DATAIN
WR_DATA[110] => rData[1][110].DATAIN
WR_DATA[111] => rData[1][111].DATAIN
WR_DATA[112] => rData[1][112].DATAIN
WR_DATA[113] => rData[1][113].DATAIN
WR_DATA[114] => rData[1][114].DATAIN
WR_DATA[115] => rData[1][115].DATAIN
WR_DATA[116] => rData[1][116].DATAIN
WR_DATA[117] => rData[1][117].DATAIN
WR_DATA[118] => rData[1][118].DATAIN
WR_DATA[119] => rData[1][119].DATAIN
WR_DATA[120] => rData[1][120].DATAIN
WR_DATA[121] => rData[1][121].DATAIN
WR_DATA[122] => rData[1][122].DATAIN
WR_DATA[123] => rData[1][123].DATAIN
WR_DATA[124] => rData[1][124].DATAIN
WR_DATA[125] => rData[1][125].DATAIN
WR_DATA[126] => rData[1][126].DATAIN
WR_DATA[127] => rData[1][127].DATAIN
WR_DATA[128] => rData[1][128].DATAIN
WR_DATA[129] => rData[1][129].DATAIN
WR_DATA[130] => rData[1][130].DATAIN
WR_DATA[131] => rData[1][131].DATAIN
WR_DATA[132] => rData[1][132].DATAIN
WR_DATA[133] => rData[1][133].DATAIN
WR_DATA[134] => rData[1][134].DATAIN
WR_DATA[135] => rData[1][135].DATAIN
WR_DATA[136] => rData[1][136].DATAIN
WR_DATA[137] => rData[1][137].DATAIN
WR_DATA[138] => rData[1][138].DATAIN
WR_DATA[139] => rData[1][139].DATAIN
WR_DATA[140] => rData[1][140].DATAIN
WR_DATA[141] => rData[1][141].DATAIN
WR_DATA[142] => rData[1][142].DATAIN
WR_DATA[143] => rData[1][143].DATAIN
WR_DATA[144] => rData[1][144].DATAIN
WR_DATA[145] => rData[1][145].DATAIN
WR_DATA[146] => rData[1][146].DATAIN
WR_DATA[147] => rData[1][147].DATAIN
WR_DATA[148] => rData[1][148].DATAIN
WR_DATA[149] => rData[1][149].DATAIN
WR_DATA[150] => rData[1][150].DATAIN
WR_DATA[151] => rData[1][151].DATAIN
WR_DATA[152] => rData[1][152].DATAIN
WR_DATA[153] => rData[1][153].DATAIN
WR_DATA[154] => rData[1][154].DATAIN
WR_DATA[155] => rData[1][155].DATAIN
WR_DATA[156] => rData[1][156].DATAIN
WR_DATA[157] => rData[1][157].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= rData[1][34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= rData[1][35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= rData[1][36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= rData[1][37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= rData[1][38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= rData[1][39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= rData[1][40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= rData[1][41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= rData[1][42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= rData[1][43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= rData[1][44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= rData[1][45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= rData[1][46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= rData[1][47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= rData[1][48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= rData[1][49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= rData[1][50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= rData[1][51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= rData[1][52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= rData[1][53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= rData[1][54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= rData[1][55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= rData[1][56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= rData[1][57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= rData[1][58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= rData[1][59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= rData[1][60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= rData[1][61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= rData[1][62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= rData[1][63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= rData[1][64].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= rData[1][65].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= rData[1][66].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[67] <= rData[1][67].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[68] <= rData[1][68].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[69] <= rData[1][69].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[70] <= rData[1][70].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[71] <= rData[1][71].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[72] <= rData[1][72].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[73] <= rData[1][73].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[74] <= rData[1][74].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[75] <= rData[1][75].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[76] <= rData[1][76].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[77] <= rData[1][77].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[78] <= rData[1][78].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[79] <= rData[1][79].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[80] <= rData[1][80].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[81] <= rData[1][81].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[82] <= rData[1][82].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[83] <= rData[1][83].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[84] <= rData[1][84].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[85] <= rData[1][85].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[86] <= rData[1][86].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[87] <= rData[1][87].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[88] <= rData[1][88].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[89] <= rData[1][89].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[90] <= rData[1][90].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[91] <= rData[1][91].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[92] <= rData[1][92].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[93] <= rData[1][93].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[94] <= rData[1][94].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[95] <= rData[1][95].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[96] <= rData[1][96].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[97] <= rData[1][97].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[98] <= rData[1][98].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[99] <= rData[1][99].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[100] <= rData[1][100].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[101] <= rData[1][101].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[102] <= rData[1][102].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[103] <= rData[1][103].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[104] <= rData[1][104].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[105] <= rData[1][105].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[106] <= rData[1][106].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[107] <= rData[1][107].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[108] <= rData[1][108].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[109] <= rData[1][109].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[110] <= rData[1][110].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[111] <= rData[1][111].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[112] <= rData[1][112].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[113] <= rData[1][113].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[114] <= rData[1][114].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[115] <= rData[1][115].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[116] <= rData[1][116].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[117] <= rData[1][117].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[118] <= rData[1][118].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[119] <= rData[1][119].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[120] <= rData[1][120].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[121] <= rData[1][121].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[122] <= rData[1][122].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[123] <= rData[1][123].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[124] <= rData[1][124].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[125] <= rData[1][125].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[126] <= rData[1][126].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[127] <= rData[1][127].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[128] <= rData[1][128].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[129] <= rData[1][129].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[130] <= rData[1][130].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[131] <= rData[1][131].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[132] <= rData[1][132].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[133] <= rData[1][133].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[134] <= rData[1][134].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[135] <= rData[1][135].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[136] <= rData[1][136].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[137] <= rData[1][137].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[138] <= rData[1][138].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[139] <= rData[1][139].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[140] <= rData[1][140].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[141] <= rData[1][141].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[142] <= rData[1][142].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[143] <= rData[1][143].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[144] <= rData[1][144].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[145] <= rData[1][145].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[146] <= rData[1][146].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[147] <= rData[1][147].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[148] <= rData[1][148].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[149] <= rData[1][149].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[150] <= rData[1][150].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[151] <= rData[1][151].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[152] <= rData[1][152].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[153] <= rData[1][153].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[154] <= rData[1][154].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[155] <= rData[1][155].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[156] <= rData[1][156].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[157] <= rData[1][157].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst
CLK => rCtrValue[0].CLK
CLK => rCtrValue[1].CLK
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
ENABLE => wEnable.IN1
VALUE[0] <= rCtrValue[0].DB_MAX_OUTPUT_PORT_TYPE
VALUE[1] <= rCtrValue[1].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst
CLK => rCtrValue[0].CLK
CLK => rCtrValue[1].CLK
CLK => rCtrValue[2].CLK
CLK => rCtrValue[3].CLK
CLK => rCtrValue[4].CLK
CLK => rCtrValue[5].CLK
CLK => rCtrValue[6].CLK
CLK => rCtrValue[7].CLK
CLK => rCtrValue[8].CLK
CLK => rCtrValue[9].CLK
CLK => rCtrValue[10].CLK
CLK => rCtrValue[11].CLK
CLK => rCtrValue[12].CLK
CLK => rCtrValue[13].CLK
CLK => rCtrValue[14].CLK
CLK => rCtrValue[15].CLK
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
RST_IN => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
ENABLE => rCtrValue.OUTPUTSELECT
VALUE[0] <= rCtrValue[0].DB_MAX_OUTPUT_PORT_TYPE
VALUE[1] <= rCtrValue[1].DB_MAX_OUTPUT_PORT_TYPE
VALUE[2] <= rCtrValue[2].DB_MAX_OUTPUT_PORT_TYPE
VALUE[3] <= rCtrValue[3].DB_MAX_OUTPUT_PORT_TYPE
VALUE[4] <= rCtrValue[4].DB_MAX_OUTPUT_PORT_TYPE
VALUE[5] <= rCtrValue[5].DB_MAX_OUTPUT_PORT_TYPE
VALUE[6] <= rCtrValue[6].DB_MAX_OUTPUT_PORT_TYPE
VALUE[7] <= rCtrValue[7].DB_MAX_OUTPUT_PORT_TYPE
VALUE[8] <= rCtrValue[8].DB_MAX_OUTPUT_PORT_TYPE
VALUE[9] <= rCtrValue[9].DB_MAX_OUTPUT_PORT_TYPE
VALUE[10] <= rCtrValue[10].DB_MAX_OUTPUT_PORT_TYPE
VALUE[11] <= rCtrValue[11].DB_MAX_OUTPUT_PORT_TYPE
VALUE[12] <= rCtrValue[12].DB_MAX_OUTPUT_PORT_TYPE
VALUE[13] <= rCtrValue[13].DB_MAX_OUTPUT_PORT_TYPE
VALUE[14] <= rCtrValue[14].DB_MAX_OUTPUT_PORT_TYPE
VALUE[15] <= rCtrValue[15].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[0].dw_mux_
MUX_INPUTS[0] => MUX_INPUTS[0].IN1
MUX_INPUTS[1] => MUX_INPUTS[1].IN1
MUX_INPUTS[2] => MUX_INPUTS[2].IN1
MUX_INPUTS[3] => MUX_INPUTS[3].IN1
MUX_INPUTS[4] => MUX_INPUTS[4].IN1
MUX_INPUTS[5] => MUX_INPUTS[5].IN1
MUX_INPUTS[6] => MUX_INPUTS[6].IN1
MUX_INPUTS[7] => MUX_INPUTS[7].IN1
MUX_INPUTS[8] => MUX_INPUTS[8].IN1
MUX_INPUTS[9] => MUX_INPUTS[9].IN1
MUX_INPUTS[10] => MUX_INPUTS[10].IN1
MUX_INPUTS[11] => MUX_INPUTS[11].IN1
MUX_INPUTS[12] => MUX_INPUTS[12].IN1
MUX_INPUTS[13] => MUX_INPUTS[13].IN1
MUX_INPUTS[14] => MUX_INPUTS[14].IN1
MUX_INPUTS[15] => MUX_INPUTS[15].IN1
MUX_INPUTS[16] => MUX_INPUTS[16].IN1
MUX_INPUTS[17] => MUX_INPUTS[17].IN1
MUX_INPUTS[18] => MUX_INPUTS[18].IN1
MUX_INPUTS[19] => MUX_INPUTS[19].IN1
MUX_INPUTS[20] => MUX_INPUTS[20].IN1
MUX_INPUTS[21] => MUX_INPUTS[21].IN1
MUX_INPUTS[22] => MUX_INPUTS[22].IN1
MUX_INPUTS[23] => MUX_INPUTS[23].IN1
MUX_INPUTS[24] => MUX_INPUTS[24].IN1
MUX_INPUTS[25] => MUX_INPUTS[25].IN1
MUX_INPUTS[26] => MUX_INPUTS[26].IN1
MUX_INPUTS[27] => MUX_INPUTS[27].IN1
MUX_INPUTS[28] => MUX_INPUTS[28].IN1
MUX_INPUTS[29] => MUX_INPUTS[29].IN1
MUX_INPUTS[30] => MUX_INPUTS[30].IN1
MUX_INPUTS[31] => MUX_INPUTS[31].IN1
MUX_INPUTS[32] => MUX_INPUTS[32].IN1
MUX_INPUTS[33] => MUX_INPUTS[33].IN1
MUX_INPUTS[34] => MUX_INPUTS[34].IN1
MUX_INPUTS[35] => MUX_INPUTS[35].IN1
MUX_INPUTS[36] => MUX_INPUTS[36].IN1
MUX_INPUTS[37] => MUX_INPUTS[37].IN1
MUX_INPUTS[38] => MUX_INPUTS[38].IN1
MUX_INPUTS[39] => MUX_INPUTS[39].IN1
MUX_INPUTS[40] => MUX_INPUTS[40].IN1
MUX_INPUTS[41] => MUX_INPUTS[41].IN1
MUX_INPUTS[42] => MUX_INPUTS[42].IN1
MUX_INPUTS[43] => MUX_INPUTS[43].IN1
MUX_INPUTS[44] => MUX_INPUTS[44].IN1
MUX_INPUTS[45] => MUX_INPUTS[45].IN1
MUX_INPUTS[46] => MUX_INPUTS[46].IN1
MUX_INPUTS[47] => MUX_INPUTS[47].IN1
MUX_INPUTS[48] => MUX_INPUTS[48].IN1
MUX_INPUTS[49] => MUX_INPUTS[49].IN1
MUX_INPUTS[50] => MUX_INPUTS[50].IN1
MUX_INPUTS[51] => MUX_INPUTS[51].IN1
MUX_INPUTS[52] => MUX_INPUTS[52].IN1
MUX_INPUTS[53] => MUX_INPUTS[53].IN1
MUX_INPUTS[54] => MUX_INPUTS[54].IN1
MUX_INPUTS[55] => MUX_INPUTS[55].IN1
MUX_INPUTS[56] => MUX_INPUTS[56].IN1
MUX_INPUTS[57] => MUX_INPUTS[57].IN1
MUX_INPUTS[58] => MUX_INPUTS[58].IN1
MUX_INPUTS[59] => MUX_INPUTS[59].IN1
MUX_INPUTS[60] => MUX_INPUTS[60].IN1
MUX_INPUTS[61] => MUX_INPUTS[61].IN1
MUX_INPUTS[62] => MUX_INPUTS[62].IN1
MUX_INPUTS[63] => MUX_INPUTS[63].IN1
MUX_INPUTS[64] => MUX_INPUTS[64].IN1
MUX_INPUTS[65] => MUX_INPUTS[65].IN1
MUX_INPUTS[66] => MUX_INPUTS[66].IN1
MUX_INPUTS[67] => MUX_INPUTS[67].IN1
MUX_INPUTS[68] => MUX_INPUTS[68].IN1
MUX_INPUTS[69] => MUX_INPUTS[69].IN1
MUX_INPUTS[70] => MUX_INPUTS[70].IN1
MUX_INPUTS[71] => MUX_INPUTS[71].IN1
MUX_INPUTS[72] => MUX_INPUTS[72].IN1
MUX_INPUTS[73] => MUX_INPUTS[73].IN1
MUX_INPUTS[74] => MUX_INPUTS[74].IN1
MUX_INPUTS[75] => MUX_INPUTS[75].IN1
MUX_INPUTS[76] => MUX_INPUTS[76].IN1
MUX_INPUTS[77] => MUX_INPUTS[77].IN1
MUX_INPUTS[78] => MUX_INPUTS[78].IN1
MUX_INPUTS[79] => MUX_INPUTS[79].IN1
MUX_INPUTS[80] => MUX_INPUTS[80].IN1
MUX_INPUTS[81] => MUX_INPUTS[81].IN1
MUX_INPUTS[82] => MUX_INPUTS[82].IN1
MUX_INPUTS[83] => MUX_INPUTS[83].IN1
MUX_INPUTS[84] => MUX_INPUTS[84].IN1
MUX_INPUTS[85] => MUX_INPUTS[85].IN1
MUX_INPUTS[86] => MUX_INPUTS[86].IN1
MUX_INPUTS[87] => MUX_INPUTS[87].IN1
MUX_INPUTS[88] => MUX_INPUTS[88].IN1
MUX_INPUTS[89] => MUX_INPUTS[89].IN1
MUX_INPUTS[90] => MUX_INPUTS[90].IN1
MUX_INPUTS[91] => MUX_INPUTS[91].IN1
MUX_INPUTS[92] => MUX_INPUTS[92].IN1
MUX_INPUTS[93] => MUX_INPUTS[93].IN1
MUX_INPUTS[94] => MUX_INPUTS[94].IN1
MUX_INPUTS[95] => MUX_INPUTS[95].IN1
MUX_INPUTS[96] => MUX_INPUTS[96].IN1
MUX_INPUTS[97] => MUX_INPUTS[97].IN1
MUX_INPUTS[98] => MUX_INPUTS[98].IN1
MUX_INPUTS[99] => MUX_INPUTS[99].IN1
MUX_INPUTS[100] => MUX_INPUTS[100].IN1
MUX_INPUTS[101] => MUX_INPUTS[101].IN1
MUX_INPUTS[102] => MUX_INPUTS[102].IN1
MUX_INPUTS[103] => MUX_INPUTS[103].IN1
MUX_INPUTS[104] => MUX_INPUTS[104].IN1
MUX_INPUTS[105] => MUX_INPUTS[105].IN1
MUX_INPUTS[106] => MUX_INPUTS[106].IN1
MUX_INPUTS[107] => MUX_INPUTS[107].IN1
MUX_INPUTS[108] => MUX_INPUTS[108].IN1
MUX_INPUTS[109] => MUX_INPUTS[109].IN1
MUX_INPUTS[110] => MUX_INPUTS[110].IN1
MUX_INPUTS[111] => MUX_INPUTS[111].IN1
MUX_INPUTS[112] => MUX_INPUTS[112].IN1
MUX_INPUTS[113] => MUX_INPUTS[113].IN1
MUX_INPUTS[114] => MUX_INPUTS[114].IN1
MUX_INPUTS[115] => MUX_INPUTS[115].IN1
MUX_INPUTS[116] => MUX_INPUTS[116].IN1
MUX_INPUTS[117] => MUX_INPUTS[117].IN1
MUX_INPUTS[118] => MUX_INPUTS[118].IN1
MUX_INPUTS[119] => MUX_INPUTS[119].IN1
MUX_INPUTS[120] => MUX_INPUTS[120].IN1
MUX_INPUTS[121] => MUX_INPUTS[121].IN1
MUX_INPUTS[122] => MUX_INPUTS[122].IN1
MUX_INPUTS[123] => MUX_INPUTS[123].IN1
MUX_INPUTS[124] => MUX_INPUTS[124].IN1
MUX_INPUTS[125] => MUX_INPUTS[125].IN1
MUX_INPUTS[126] => MUX_INPUTS[126].IN1
MUX_INPUTS[127] => MUX_INPUTS[127].IN1
MUX_SELECT[0] => MUX_SELECT[0].IN1
MUX_SELECT[1] => MUX_SELECT[1].IN1
MUX_OUTPUT[0] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[1] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[2] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[3] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[4] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[5] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[6] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[7] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[8] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[9] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[10] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[11] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[12] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[13] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[14] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[15] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[16] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[17] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[18] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[19] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[20] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[21] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[22] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[23] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[24] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[25] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[26] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[27] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[28] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[29] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[30] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[31] <= mux_select:mux_select_inst.MUX_OUTPUT


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[0].dw_mux_|mux_select:mux_select_inst
MUX_INPUTS[0] => Mux31.IN5
MUX_INPUTS[1] => Mux30.IN5
MUX_INPUTS[2] => Mux29.IN5
MUX_INPUTS[3] => Mux28.IN5
MUX_INPUTS[4] => Mux27.IN5
MUX_INPUTS[5] => Mux26.IN5
MUX_INPUTS[6] => Mux25.IN5
MUX_INPUTS[7] => Mux24.IN5
MUX_INPUTS[8] => Mux23.IN5
MUX_INPUTS[9] => Mux22.IN5
MUX_INPUTS[10] => Mux21.IN5
MUX_INPUTS[11] => Mux20.IN5
MUX_INPUTS[12] => Mux19.IN5
MUX_INPUTS[13] => Mux18.IN5
MUX_INPUTS[14] => Mux17.IN5
MUX_INPUTS[15] => Mux16.IN5
MUX_INPUTS[16] => Mux15.IN5
MUX_INPUTS[17] => Mux14.IN5
MUX_INPUTS[18] => Mux13.IN5
MUX_INPUTS[19] => Mux12.IN5
MUX_INPUTS[20] => Mux11.IN5
MUX_INPUTS[21] => Mux10.IN5
MUX_INPUTS[22] => Mux9.IN5
MUX_INPUTS[23] => Mux8.IN5
MUX_INPUTS[24] => Mux7.IN5
MUX_INPUTS[25] => Mux6.IN5
MUX_INPUTS[26] => Mux5.IN5
MUX_INPUTS[27] => Mux4.IN5
MUX_INPUTS[28] => Mux3.IN5
MUX_INPUTS[29] => Mux2.IN5
MUX_INPUTS[30] => Mux1.IN5
MUX_INPUTS[31] => Mux0.IN5
MUX_INPUTS[32] => Mux31.IN4
MUX_INPUTS[33] => Mux30.IN4
MUX_INPUTS[34] => Mux29.IN4
MUX_INPUTS[35] => Mux28.IN4
MUX_INPUTS[36] => Mux27.IN4
MUX_INPUTS[37] => Mux26.IN4
MUX_INPUTS[38] => Mux25.IN4
MUX_INPUTS[39] => Mux24.IN4
MUX_INPUTS[40] => Mux23.IN4
MUX_INPUTS[41] => Mux22.IN4
MUX_INPUTS[42] => Mux21.IN4
MUX_INPUTS[43] => Mux20.IN4
MUX_INPUTS[44] => Mux19.IN4
MUX_INPUTS[45] => Mux18.IN4
MUX_INPUTS[46] => Mux17.IN4
MUX_INPUTS[47] => Mux16.IN4
MUX_INPUTS[48] => Mux15.IN4
MUX_INPUTS[49] => Mux14.IN4
MUX_INPUTS[50] => Mux13.IN4
MUX_INPUTS[51] => Mux12.IN4
MUX_INPUTS[52] => Mux11.IN4
MUX_INPUTS[53] => Mux10.IN4
MUX_INPUTS[54] => Mux9.IN4
MUX_INPUTS[55] => Mux8.IN4
MUX_INPUTS[56] => Mux7.IN4
MUX_INPUTS[57] => Mux6.IN4
MUX_INPUTS[58] => Mux5.IN4
MUX_INPUTS[59] => Mux4.IN4
MUX_INPUTS[60] => Mux3.IN4
MUX_INPUTS[61] => Mux2.IN4
MUX_INPUTS[62] => Mux1.IN4
MUX_INPUTS[63] => Mux0.IN4
MUX_INPUTS[64] => Mux31.IN3
MUX_INPUTS[65] => Mux30.IN3
MUX_INPUTS[66] => Mux29.IN3
MUX_INPUTS[67] => Mux28.IN3
MUX_INPUTS[68] => Mux27.IN3
MUX_INPUTS[69] => Mux26.IN3
MUX_INPUTS[70] => Mux25.IN3
MUX_INPUTS[71] => Mux24.IN3
MUX_INPUTS[72] => Mux23.IN3
MUX_INPUTS[73] => Mux22.IN3
MUX_INPUTS[74] => Mux21.IN3
MUX_INPUTS[75] => Mux20.IN3
MUX_INPUTS[76] => Mux19.IN3
MUX_INPUTS[77] => Mux18.IN3
MUX_INPUTS[78] => Mux17.IN3
MUX_INPUTS[79] => Mux16.IN3
MUX_INPUTS[80] => Mux15.IN3
MUX_INPUTS[81] => Mux14.IN3
MUX_INPUTS[82] => Mux13.IN3
MUX_INPUTS[83] => Mux12.IN3
MUX_INPUTS[84] => Mux11.IN3
MUX_INPUTS[85] => Mux10.IN3
MUX_INPUTS[86] => Mux9.IN3
MUX_INPUTS[87] => Mux8.IN3
MUX_INPUTS[88] => Mux7.IN3
MUX_INPUTS[89] => Mux6.IN3
MUX_INPUTS[90] => Mux5.IN3
MUX_INPUTS[91] => Mux4.IN3
MUX_INPUTS[92] => Mux3.IN3
MUX_INPUTS[93] => Mux2.IN3
MUX_INPUTS[94] => Mux1.IN3
MUX_INPUTS[95] => Mux0.IN3
MUX_INPUTS[96] => Mux31.IN2
MUX_INPUTS[97] => Mux30.IN2
MUX_INPUTS[98] => Mux29.IN2
MUX_INPUTS[99] => Mux28.IN2
MUX_INPUTS[100] => Mux27.IN2
MUX_INPUTS[101] => Mux26.IN2
MUX_INPUTS[102] => Mux25.IN2
MUX_INPUTS[103] => Mux24.IN2
MUX_INPUTS[104] => Mux23.IN2
MUX_INPUTS[105] => Mux22.IN2
MUX_INPUTS[106] => Mux21.IN2
MUX_INPUTS[107] => Mux20.IN2
MUX_INPUTS[108] => Mux19.IN2
MUX_INPUTS[109] => Mux18.IN2
MUX_INPUTS[110] => Mux17.IN2
MUX_INPUTS[111] => Mux16.IN2
MUX_INPUTS[112] => Mux15.IN2
MUX_INPUTS[113] => Mux14.IN2
MUX_INPUTS[114] => Mux13.IN2
MUX_INPUTS[115] => Mux12.IN2
MUX_INPUTS[116] => Mux11.IN2
MUX_INPUTS[117] => Mux10.IN2
MUX_INPUTS[118] => Mux9.IN2
MUX_INPUTS[119] => Mux8.IN2
MUX_INPUTS[120] => Mux7.IN2
MUX_INPUTS[121] => Mux6.IN2
MUX_INPUTS[122] => Mux5.IN2
MUX_INPUTS[123] => Mux4.IN2
MUX_INPUTS[124] => Mux3.IN2
MUX_INPUTS[125] => Mux2.IN2
MUX_INPUTS[126] => Mux1.IN2
MUX_INPUTS[127] => Mux0.IN2
MUX_SELECT[0] => Mux0.IN1
MUX_SELECT[0] => Mux1.IN1
MUX_SELECT[0] => Mux2.IN1
MUX_SELECT[0] => Mux3.IN1
MUX_SELECT[0] => Mux4.IN1
MUX_SELECT[0] => Mux5.IN1
MUX_SELECT[0] => Mux6.IN1
MUX_SELECT[0] => Mux7.IN1
MUX_SELECT[0] => Mux8.IN1
MUX_SELECT[0] => Mux9.IN1
MUX_SELECT[0] => Mux10.IN1
MUX_SELECT[0] => Mux11.IN1
MUX_SELECT[0] => Mux12.IN1
MUX_SELECT[0] => Mux13.IN1
MUX_SELECT[0] => Mux14.IN1
MUX_SELECT[0] => Mux15.IN1
MUX_SELECT[0] => Mux16.IN1
MUX_SELECT[0] => Mux17.IN1
MUX_SELECT[0] => Mux18.IN1
MUX_SELECT[0] => Mux19.IN1
MUX_SELECT[0] => Mux20.IN1
MUX_SELECT[0] => Mux21.IN1
MUX_SELECT[0] => Mux22.IN1
MUX_SELECT[0] => Mux23.IN1
MUX_SELECT[0] => Mux24.IN1
MUX_SELECT[0] => Mux25.IN1
MUX_SELECT[0] => Mux26.IN1
MUX_SELECT[0] => Mux27.IN1
MUX_SELECT[0] => Mux28.IN1
MUX_SELECT[0] => Mux29.IN1
MUX_SELECT[0] => Mux30.IN1
MUX_SELECT[0] => Mux31.IN1
MUX_SELECT[1] => Mux0.IN0
MUX_SELECT[1] => Mux1.IN0
MUX_SELECT[1] => Mux2.IN0
MUX_SELECT[1] => Mux3.IN0
MUX_SELECT[1] => Mux4.IN0
MUX_SELECT[1] => Mux5.IN0
MUX_SELECT[1] => Mux6.IN0
MUX_SELECT[1] => Mux7.IN0
MUX_SELECT[1] => Mux8.IN0
MUX_SELECT[1] => Mux9.IN0
MUX_SELECT[1] => Mux10.IN0
MUX_SELECT[1] => Mux11.IN0
MUX_SELECT[1] => Mux12.IN0
MUX_SELECT[1] => Mux13.IN0
MUX_SELECT[1] => Mux14.IN0
MUX_SELECT[1] => Mux15.IN0
MUX_SELECT[1] => Mux16.IN0
MUX_SELECT[1] => Mux17.IN0
MUX_SELECT[1] => Mux18.IN0
MUX_SELECT[1] => Mux19.IN0
MUX_SELECT[1] => Mux20.IN0
MUX_SELECT[1] => Mux21.IN0
MUX_SELECT[1] => Mux22.IN0
MUX_SELECT[1] => Mux23.IN0
MUX_SELECT[1] => Mux24.IN0
MUX_SELECT[1] => Mux25.IN0
MUX_SELECT[1] => Mux26.IN0
MUX_SELECT[1] => Mux27.IN0
MUX_SELECT[1] => Mux28.IN0
MUX_SELECT[1] => Mux29.IN0
MUX_SELECT[1] => Mux30.IN0
MUX_SELECT[1] => Mux31.IN0
MUX_OUTPUT[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[1].dw_mux_
MUX_INPUTS[0] => MUX_INPUTS[0].IN1
MUX_INPUTS[1] => MUX_INPUTS[1].IN1
MUX_INPUTS[2] => MUX_INPUTS[2].IN1
MUX_INPUTS[3] => MUX_INPUTS[3].IN1
MUX_INPUTS[4] => MUX_INPUTS[4].IN1
MUX_INPUTS[5] => MUX_INPUTS[5].IN1
MUX_INPUTS[6] => MUX_INPUTS[6].IN1
MUX_INPUTS[7] => MUX_INPUTS[7].IN1
MUX_INPUTS[8] => MUX_INPUTS[8].IN1
MUX_INPUTS[9] => MUX_INPUTS[9].IN1
MUX_INPUTS[10] => MUX_INPUTS[10].IN1
MUX_INPUTS[11] => MUX_INPUTS[11].IN1
MUX_INPUTS[12] => MUX_INPUTS[12].IN1
MUX_INPUTS[13] => MUX_INPUTS[13].IN1
MUX_INPUTS[14] => MUX_INPUTS[14].IN1
MUX_INPUTS[15] => MUX_INPUTS[15].IN1
MUX_INPUTS[16] => MUX_INPUTS[16].IN1
MUX_INPUTS[17] => MUX_INPUTS[17].IN1
MUX_INPUTS[18] => MUX_INPUTS[18].IN1
MUX_INPUTS[19] => MUX_INPUTS[19].IN1
MUX_INPUTS[20] => MUX_INPUTS[20].IN1
MUX_INPUTS[21] => MUX_INPUTS[21].IN1
MUX_INPUTS[22] => MUX_INPUTS[22].IN1
MUX_INPUTS[23] => MUX_INPUTS[23].IN1
MUX_INPUTS[24] => MUX_INPUTS[24].IN1
MUX_INPUTS[25] => MUX_INPUTS[25].IN1
MUX_INPUTS[26] => MUX_INPUTS[26].IN1
MUX_INPUTS[27] => MUX_INPUTS[27].IN1
MUX_INPUTS[28] => MUX_INPUTS[28].IN1
MUX_INPUTS[29] => MUX_INPUTS[29].IN1
MUX_INPUTS[30] => MUX_INPUTS[30].IN1
MUX_INPUTS[31] => MUX_INPUTS[31].IN1
MUX_INPUTS[32] => MUX_INPUTS[32].IN1
MUX_INPUTS[33] => MUX_INPUTS[33].IN1
MUX_INPUTS[34] => MUX_INPUTS[34].IN1
MUX_INPUTS[35] => MUX_INPUTS[35].IN1
MUX_INPUTS[36] => MUX_INPUTS[36].IN1
MUX_INPUTS[37] => MUX_INPUTS[37].IN1
MUX_INPUTS[38] => MUX_INPUTS[38].IN1
MUX_INPUTS[39] => MUX_INPUTS[39].IN1
MUX_INPUTS[40] => MUX_INPUTS[40].IN1
MUX_INPUTS[41] => MUX_INPUTS[41].IN1
MUX_INPUTS[42] => MUX_INPUTS[42].IN1
MUX_INPUTS[43] => MUX_INPUTS[43].IN1
MUX_INPUTS[44] => MUX_INPUTS[44].IN1
MUX_INPUTS[45] => MUX_INPUTS[45].IN1
MUX_INPUTS[46] => MUX_INPUTS[46].IN1
MUX_INPUTS[47] => MUX_INPUTS[47].IN1
MUX_INPUTS[48] => MUX_INPUTS[48].IN1
MUX_INPUTS[49] => MUX_INPUTS[49].IN1
MUX_INPUTS[50] => MUX_INPUTS[50].IN1
MUX_INPUTS[51] => MUX_INPUTS[51].IN1
MUX_INPUTS[52] => MUX_INPUTS[52].IN1
MUX_INPUTS[53] => MUX_INPUTS[53].IN1
MUX_INPUTS[54] => MUX_INPUTS[54].IN1
MUX_INPUTS[55] => MUX_INPUTS[55].IN1
MUX_INPUTS[56] => MUX_INPUTS[56].IN1
MUX_INPUTS[57] => MUX_INPUTS[57].IN1
MUX_INPUTS[58] => MUX_INPUTS[58].IN1
MUX_INPUTS[59] => MUX_INPUTS[59].IN1
MUX_INPUTS[60] => MUX_INPUTS[60].IN1
MUX_INPUTS[61] => MUX_INPUTS[61].IN1
MUX_INPUTS[62] => MUX_INPUTS[62].IN1
MUX_INPUTS[63] => MUX_INPUTS[63].IN1
MUX_INPUTS[64] => MUX_INPUTS[64].IN1
MUX_INPUTS[65] => MUX_INPUTS[65].IN1
MUX_INPUTS[66] => MUX_INPUTS[66].IN1
MUX_INPUTS[67] => MUX_INPUTS[67].IN1
MUX_INPUTS[68] => MUX_INPUTS[68].IN1
MUX_INPUTS[69] => MUX_INPUTS[69].IN1
MUX_INPUTS[70] => MUX_INPUTS[70].IN1
MUX_INPUTS[71] => MUX_INPUTS[71].IN1
MUX_INPUTS[72] => MUX_INPUTS[72].IN1
MUX_INPUTS[73] => MUX_INPUTS[73].IN1
MUX_INPUTS[74] => MUX_INPUTS[74].IN1
MUX_INPUTS[75] => MUX_INPUTS[75].IN1
MUX_INPUTS[76] => MUX_INPUTS[76].IN1
MUX_INPUTS[77] => MUX_INPUTS[77].IN1
MUX_INPUTS[78] => MUX_INPUTS[78].IN1
MUX_INPUTS[79] => MUX_INPUTS[79].IN1
MUX_INPUTS[80] => MUX_INPUTS[80].IN1
MUX_INPUTS[81] => MUX_INPUTS[81].IN1
MUX_INPUTS[82] => MUX_INPUTS[82].IN1
MUX_INPUTS[83] => MUX_INPUTS[83].IN1
MUX_INPUTS[84] => MUX_INPUTS[84].IN1
MUX_INPUTS[85] => MUX_INPUTS[85].IN1
MUX_INPUTS[86] => MUX_INPUTS[86].IN1
MUX_INPUTS[87] => MUX_INPUTS[87].IN1
MUX_INPUTS[88] => MUX_INPUTS[88].IN1
MUX_INPUTS[89] => MUX_INPUTS[89].IN1
MUX_INPUTS[90] => MUX_INPUTS[90].IN1
MUX_INPUTS[91] => MUX_INPUTS[91].IN1
MUX_INPUTS[92] => MUX_INPUTS[92].IN1
MUX_INPUTS[93] => MUX_INPUTS[93].IN1
MUX_INPUTS[94] => MUX_INPUTS[94].IN1
MUX_INPUTS[95] => MUX_INPUTS[95].IN1
MUX_INPUTS[96] => MUX_INPUTS[96].IN1
MUX_INPUTS[97] => MUX_INPUTS[97].IN1
MUX_INPUTS[98] => MUX_INPUTS[98].IN1
MUX_INPUTS[99] => MUX_INPUTS[99].IN1
MUX_INPUTS[100] => MUX_INPUTS[100].IN1
MUX_INPUTS[101] => MUX_INPUTS[101].IN1
MUX_INPUTS[102] => MUX_INPUTS[102].IN1
MUX_INPUTS[103] => MUX_INPUTS[103].IN1
MUX_INPUTS[104] => MUX_INPUTS[104].IN1
MUX_INPUTS[105] => MUX_INPUTS[105].IN1
MUX_INPUTS[106] => MUX_INPUTS[106].IN1
MUX_INPUTS[107] => MUX_INPUTS[107].IN1
MUX_INPUTS[108] => MUX_INPUTS[108].IN1
MUX_INPUTS[109] => MUX_INPUTS[109].IN1
MUX_INPUTS[110] => MUX_INPUTS[110].IN1
MUX_INPUTS[111] => MUX_INPUTS[111].IN1
MUX_INPUTS[112] => MUX_INPUTS[112].IN1
MUX_INPUTS[113] => MUX_INPUTS[113].IN1
MUX_INPUTS[114] => MUX_INPUTS[114].IN1
MUX_INPUTS[115] => MUX_INPUTS[115].IN1
MUX_INPUTS[116] => MUX_INPUTS[116].IN1
MUX_INPUTS[117] => MUX_INPUTS[117].IN1
MUX_INPUTS[118] => MUX_INPUTS[118].IN1
MUX_INPUTS[119] => MUX_INPUTS[119].IN1
MUX_INPUTS[120] => MUX_INPUTS[120].IN1
MUX_INPUTS[121] => MUX_INPUTS[121].IN1
MUX_INPUTS[122] => MUX_INPUTS[122].IN1
MUX_INPUTS[123] => MUX_INPUTS[123].IN1
MUX_INPUTS[124] => MUX_INPUTS[124].IN1
MUX_INPUTS[125] => MUX_INPUTS[125].IN1
MUX_INPUTS[126] => MUX_INPUTS[126].IN1
MUX_INPUTS[127] => MUX_INPUTS[127].IN1
MUX_SELECT[0] => MUX_SELECT[0].IN1
MUX_SELECT[1] => MUX_SELECT[1].IN1
MUX_OUTPUT[0] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[1] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[2] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[3] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[4] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[5] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[6] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[7] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[8] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[9] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[10] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[11] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[12] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[13] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[14] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[15] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[16] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[17] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[18] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[19] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[20] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[21] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[22] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[23] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[24] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[25] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[26] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[27] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[28] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[29] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[30] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[31] <= mux_select:mux_select_inst.MUX_OUTPUT


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[1].dw_mux_|mux_select:mux_select_inst
MUX_INPUTS[0] => Mux31.IN5
MUX_INPUTS[1] => Mux30.IN5
MUX_INPUTS[2] => Mux29.IN5
MUX_INPUTS[3] => Mux28.IN5
MUX_INPUTS[4] => Mux27.IN5
MUX_INPUTS[5] => Mux26.IN5
MUX_INPUTS[6] => Mux25.IN5
MUX_INPUTS[7] => Mux24.IN5
MUX_INPUTS[8] => Mux23.IN5
MUX_INPUTS[9] => Mux22.IN5
MUX_INPUTS[10] => Mux21.IN5
MUX_INPUTS[11] => Mux20.IN5
MUX_INPUTS[12] => Mux19.IN5
MUX_INPUTS[13] => Mux18.IN5
MUX_INPUTS[14] => Mux17.IN5
MUX_INPUTS[15] => Mux16.IN5
MUX_INPUTS[16] => Mux15.IN5
MUX_INPUTS[17] => Mux14.IN5
MUX_INPUTS[18] => Mux13.IN5
MUX_INPUTS[19] => Mux12.IN5
MUX_INPUTS[20] => Mux11.IN5
MUX_INPUTS[21] => Mux10.IN5
MUX_INPUTS[22] => Mux9.IN5
MUX_INPUTS[23] => Mux8.IN5
MUX_INPUTS[24] => Mux7.IN5
MUX_INPUTS[25] => Mux6.IN5
MUX_INPUTS[26] => Mux5.IN5
MUX_INPUTS[27] => Mux4.IN5
MUX_INPUTS[28] => Mux3.IN5
MUX_INPUTS[29] => Mux2.IN5
MUX_INPUTS[30] => Mux1.IN5
MUX_INPUTS[31] => Mux0.IN5
MUX_INPUTS[32] => Mux31.IN4
MUX_INPUTS[33] => Mux30.IN4
MUX_INPUTS[34] => Mux29.IN4
MUX_INPUTS[35] => Mux28.IN4
MUX_INPUTS[36] => Mux27.IN4
MUX_INPUTS[37] => Mux26.IN4
MUX_INPUTS[38] => Mux25.IN4
MUX_INPUTS[39] => Mux24.IN4
MUX_INPUTS[40] => Mux23.IN4
MUX_INPUTS[41] => Mux22.IN4
MUX_INPUTS[42] => Mux21.IN4
MUX_INPUTS[43] => Mux20.IN4
MUX_INPUTS[44] => Mux19.IN4
MUX_INPUTS[45] => Mux18.IN4
MUX_INPUTS[46] => Mux17.IN4
MUX_INPUTS[47] => Mux16.IN4
MUX_INPUTS[48] => Mux15.IN4
MUX_INPUTS[49] => Mux14.IN4
MUX_INPUTS[50] => Mux13.IN4
MUX_INPUTS[51] => Mux12.IN4
MUX_INPUTS[52] => Mux11.IN4
MUX_INPUTS[53] => Mux10.IN4
MUX_INPUTS[54] => Mux9.IN4
MUX_INPUTS[55] => Mux8.IN4
MUX_INPUTS[56] => Mux7.IN4
MUX_INPUTS[57] => Mux6.IN4
MUX_INPUTS[58] => Mux5.IN4
MUX_INPUTS[59] => Mux4.IN4
MUX_INPUTS[60] => Mux3.IN4
MUX_INPUTS[61] => Mux2.IN4
MUX_INPUTS[62] => Mux1.IN4
MUX_INPUTS[63] => Mux0.IN4
MUX_INPUTS[64] => Mux31.IN3
MUX_INPUTS[65] => Mux30.IN3
MUX_INPUTS[66] => Mux29.IN3
MUX_INPUTS[67] => Mux28.IN3
MUX_INPUTS[68] => Mux27.IN3
MUX_INPUTS[69] => Mux26.IN3
MUX_INPUTS[70] => Mux25.IN3
MUX_INPUTS[71] => Mux24.IN3
MUX_INPUTS[72] => Mux23.IN3
MUX_INPUTS[73] => Mux22.IN3
MUX_INPUTS[74] => Mux21.IN3
MUX_INPUTS[75] => Mux20.IN3
MUX_INPUTS[76] => Mux19.IN3
MUX_INPUTS[77] => Mux18.IN3
MUX_INPUTS[78] => Mux17.IN3
MUX_INPUTS[79] => Mux16.IN3
MUX_INPUTS[80] => Mux15.IN3
MUX_INPUTS[81] => Mux14.IN3
MUX_INPUTS[82] => Mux13.IN3
MUX_INPUTS[83] => Mux12.IN3
MUX_INPUTS[84] => Mux11.IN3
MUX_INPUTS[85] => Mux10.IN3
MUX_INPUTS[86] => Mux9.IN3
MUX_INPUTS[87] => Mux8.IN3
MUX_INPUTS[88] => Mux7.IN3
MUX_INPUTS[89] => Mux6.IN3
MUX_INPUTS[90] => Mux5.IN3
MUX_INPUTS[91] => Mux4.IN3
MUX_INPUTS[92] => Mux3.IN3
MUX_INPUTS[93] => Mux2.IN3
MUX_INPUTS[94] => Mux1.IN3
MUX_INPUTS[95] => Mux0.IN3
MUX_INPUTS[96] => Mux31.IN2
MUX_INPUTS[97] => Mux30.IN2
MUX_INPUTS[98] => Mux29.IN2
MUX_INPUTS[99] => Mux28.IN2
MUX_INPUTS[100] => Mux27.IN2
MUX_INPUTS[101] => Mux26.IN2
MUX_INPUTS[102] => Mux25.IN2
MUX_INPUTS[103] => Mux24.IN2
MUX_INPUTS[104] => Mux23.IN2
MUX_INPUTS[105] => Mux22.IN2
MUX_INPUTS[106] => Mux21.IN2
MUX_INPUTS[107] => Mux20.IN2
MUX_INPUTS[108] => Mux19.IN2
MUX_INPUTS[109] => Mux18.IN2
MUX_INPUTS[110] => Mux17.IN2
MUX_INPUTS[111] => Mux16.IN2
MUX_INPUTS[112] => Mux15.IN2
MUX_INPUTS[113] => Mux14.IN2
MUX_INPUTS[114] => Mux13.IN2
MUX_INPUTS[115] => Mux12.IN2
MUX_INPUTS[116] => Mux11.IN2
MUX_INPUTS[117] => Mux10.IN2
MUX_INPUTS[118] => Mux9.IN2
MUX_INPUTS[119] => Mux8.IN2
MUX_INPUTS[120] => Mux7.IN2
MUX_INPUTS[121] => Mux6.IN2
MUX_INPUTS[122] => Mux5.IN2
MUX_INPUTS[123] => Mux4.IN2
MUX_INPUTS[124] => Mux3.IN2
MUX_INPUTS[125] => Mux2.IN2
MUX_INPUTS[126] => Mux1.IN2
MUX_INPUTS[127] => Mux0.IN2
MUX_SELECT[0] => Mux0.IN1
MUX_SELECT[0] => Mux1.IN1
MUX_SELECT[0] => Mux2.IN1
MUX_SELECT[0] => Mux3.IN1
MUX_SELECT[0] => Mux4.IN1
MUX_SELECT[0] => Mux5.IN1
MUX_SELECT[0] => Mux6.IN1
MUX_SELECT[0] => Mux7.IN1
MUX_SELECT[0] => Mux8.IN1
MUX_SELECT[0] => Mux9.IN1
MUX_SELECT[0] => Mux10.IN1
MUX_SELECT[0] => Mux11.IN1
MUX_SELECT[0] => Mux12.IN1
MUX_SELECT[0] => Mux13.IN1
MUX_SELECT[0] => Mux14.IN1
MUX_SELECT[0] => Mux15.IN1
MUX_SELECT[0] => Mux16.IN1
MUX_SELECT[0] => Mux17.IN1
MUX_SELECT[0] => Mux18.IN1
MUX_SELECT[0] => Mux19.IN1
MUX_SELECT[0] => Mux20.IN1
MUX_SELECT[0] => Mux21.IN1
MUX_SELECT[0] => Mux22.IN1
MUX_SELECT[0] => Mux23.IN1
MUX_SELECT[0] => Mux24.IN1
MUX_SELECT[0] => Mux25.IN1
MUX_SELECT[0] => Mux26.IN1
MUX_SELECT[0] => Mux27.IN1
MUX_SELECT[0] => Mux28.IN1
MUX_SELECT[0] => Mux29.IN1
MUX_SELECT[0] => Mux30.IN1
MUX_SELECT[0] => Mux31.IN1
MUX_SELECT[1] => Mux0.IN0
MUX_SELECT[1] => Mux1.IN0
MUX_SELECT[1] => Mux2.IN0
MUX_SELECT[1] => Mux3.IN0
MUX_SELECT[1] => Mux4.IN0
MUX_SELECT[1] => Mux5.IN0
MUX_SELECT[1] => Mux6.IN0
MUX_SELECT[1] => Mux7.IN0
MUX_SELECT[1] => Mux8.IN0
MUX_SELECT[1] => Mux9.IN0
MUX_SELECT[1] => Mux10.IN0
MUX_SELECT[1] => Mux11.IN0
MUX_SELECT[1] => Mux12.IN0
MUX_SELECT[1] => Mux13.IN0
MUX_SELECT[1] => Mux14.IN0
MUX_SELECT[1] => Mux15.IN0
MUX_SELECT[1] => Mux16.IN0
MUX_SELECT[1] => Mux17.IN0
MUX_SELECT[1] => Mux18.IN0
MUX_SELECT[1] => Mux19.IN0
MUX_SELECT[1] => Mux20.IN0
MUX_SELECT[1] => Mux21.IN0
MUX_SELECT[1] => Mux22.IN0
MUX_SELECT[1] => Mux23.IN0
MUX_SELECT[1] => Mux24.IN0
MUX_SELECT[1] => Mux25.IN0
MUX_SELECT[1] => Mux26.IN0
MUX_SELECT[1] => Mux27.IN0
MUX_SELECT[1] => Mux28.IN0
MUX_SELECT[1] => Mux29.IN0
MUX_SELECT[1] => Mux30.IN0
MUX_SELECT[1] => Mux31.IN0
MUX_OUTPUT[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[60] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[61] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[62] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[63] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[64] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[65] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[66] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
CLK => rData[1][34].CLK
CLK => rData[1][35].CLK
CLK => rData[1][36].CLK
CLK => rData[1][37].CLK
CLK => rData[1][38].CLK
CLK => rData[1][39].CLK
CLK => rData[1][40].CLK
CLK => rData[1][41].CLK
CLK => rData[1][42].CLK
CLK => rData[1][43].CLK
CLK => rData[1][44].CLK
CLK => rData[1][45].CLK
CLK => rData[1][46].CLK
CLK => rData[1][47].CLK
CLK => rData[1][48].CLK
CLK => rData[1][49].CLK
CLK => rData[1][50].CLK
CLK => rData[1][51].CLK
CLK => rData[1][52].CLK
CLK => rData[1][53].CLK
CLK => rData[1][54].CLK
CLK => rData[1][55].CLK
CLK => rData[1][56].CLK
CLK => rData[1][57].CLK
CLK => rData[1][58].CLK
CLK => rData[1][59].CLK
CLK => rData[1][60].CLK
CLK => rData[1][61].CLK
CLK => rData[1][62].CLK
CLK => rData[1][63].CLK
CLK => rData[1][64].CLK
CLK => rData[1][65].CLK
CLK => rData[1][66].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA[34] => rData[1][34].DATAIN
WR_DATA[35] => rData[1][35].DATAIN
WR_DATA[36] => rData[1][36].DATAIN
WR_DATA[37] => rData[1][37].DATAIN
WR_DATA[38] => rData[1][38].DATAIN
WR_DATA[39] => rData[1][39].DATAIN
WR_DATA[40] => rData[1][40].DATAIN
WR_DATA[41] => rData[1][41].DATAIN
WR_DATA[42] => rData[1][42].DATAIN
WR_DATA[43] => rData[1][43].DATAIN
WR_DATA[44] => rData[1][44].DATAIN
WR_DATA[45] => rData[1][45].DATAIN
WR_DATA[46] => rData[1][46].DATAIN
WR_DATA[47] => rData[1][47].DATAIN
WR_DATA[48] => rData[1][48].DATAIN
WR_DATA[49] => rData[1][49].DATAIN
WR_DATA[50] => rData[1][50].DATAIN
WR_DATA[51] => rData[1][51].DATAIN
WR_DATA[52] => rData[1][52].DATAIN
WR_DATA[53] => rData[1][53].DATAIN
WR_DATA[54] => rData[1][54].DATAIN
WR_DATA[55] => rData[1][55].DATAIN
WR_DATA[56] => rData[1][56].DATAIN
WR_DATA[57] => rData[1][57].DATAIN
WR_DATA[58] => rData[1][58].DATAIN
WR_DATA[59] => rData[1][59].DATAIN
WR_DATA[60] => rData[1][60].DATAIN
WR_DATA[61] => rData[1][61].DATAIN
WR_DATA[62] => rData[1][62].DATAIN
WR_DATA[63] => rData[1][63].DATAIN
WR_DATA[64] => rData[1][64].DATAIN
WR_DATA[65] => rData[1][65].DATAIN
WR_DATA[66] => rData[1][66].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= rData[1][34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= rData[1][35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= rData[1][36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= rData[1][37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= rData[1][38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= rData[1][39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= rData[1][40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= rData[1][41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= rData[1][42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= rData[1][43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= rData[1][44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= rData[1][45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= rData[1][46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= rData[1][47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= rData[1][48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= rData[1][49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= rData[1][50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= rData[1][51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= rData[1][52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= rData[1][53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= rData[1][54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= rData[1][55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= rData[1][56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= rData[1][57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= rData[1][58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= rData[1][59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= rData[1][60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= rData[1][61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= rData[1][62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= rData[1][63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= rData[1][64].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= rData[1][65].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= rData[1][66].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst
CLK => CLK.IN5
RST_IN => RST_IN.IN5
TXC_TLP[0] => TXC_TLP[0].IN1
TXC_TLP[1] => TXC_TLP[1].IN1
TXC_TLP[2] => TXC_TLP[2].IN1
TXC_TLP[3] => TXC_TLP[3].IN1
TXC_TLP[4] => TXC_TLP[4].IN1
TXC_TLP[5] => TXC_TLP[5].IN1
TXC_TLP[6] => TXC_TLP[6].IN1
TXC_TLP[7] => TXC_TLP[7].IN1
TXC_TLP[8] => TXC_TLP[8].IN1
TXC_TLP[9] => TXC_TLP[9].IN1
TXC_TLP[10] => TXC_TLP[10].IN1
TXC_TLP[11] => TXC_TLP[11].IN1
TXC_TLP[12] => TXC_TLP[12].IN1
TXC_TLP[13] => TXC_TLP[13].IN1
TXC_TLP[14] => TXC_TLP[14].IN1
TXC_TLP[15] => TXC_TLP[15].IN1
TXC_TLP[16] => TXC_TLP[16].IN1
TXC_TLP[17] => TXC_TLP[17].IN1
TXC_TLP[18] => TXC_TLP[18].IN1
TXC_TLP[19] => TXC_TLP[19].IN1
TXC_TLP[20] => TXC_TLP[20].IN1
TXC_TLP[21] => TXC_TLP[21].IN1
TXC_TLP[22] => TXC_TLP[22].IN1
TXC_TLP[23] => TXC_TLP[23].IN1
TXC_TLP[24] => TXC_TLP[24].IN1
TXC_TLP[25] => TXC_TLP[25].IN1
TXC_TLP[26] => TXC_TLP[26].IN1
TXC_TLP[27] => TXC_TLP[27].IN1
TXC_TLP[28] => TXC_TLP[28].IN1
TXC_TLP[29] => TXC_TLP[29].IN1
TXC_TLP[30] => TXC_TLP[30].IN1
TXC_TLP[31] => TXC_TLP[31].IN1
TXC_TLP[32] => TXC_TLP[32].IN1
TXC_TLP[33] => TXC_TLP[33].IN1
TXC_TLP[34] => TXC_TLP[34].IN1
TXC_TLP[35] => TXC_TLP[35].IN1
TXC_TLP[36] => TXC_TLP[36].IN1
TXC_TLP[37] => TXC_TLP[37].IN1
TXC_TLP[38] => TXC_TLP[38].IN1
TXC_TLP[39] => TXC_TLP[39].IN1
TXC_TLP[40] => TXC_TLP[40].IN1
TXC_TLP[41] => TXC_TLP[41].IN1
TXC_TLP[42] => TXC_TLP[42].IN1
TXC_TLP[43] => TXC_TLP[43].IN1
TXC_TLP[44] => TXC_TLP[44].IN1
TXC_TLP[45] => TXC_TLP[45].IN1
TXC_TLP[46] => TXC_TLP[46].IN1
TXC_TLP[47] => TXC_TLP[47].IN1
TXC_TLP[48] => TXC_TLP[48].IN1
TXC_TLP[49] => TXC_TLP[49].IN1
TXC_TLP[50] => TXC_TLP[50].IN1
TXC_TLP[51] => TXC_TLP[51].IN1
TXC_TLP[52] => TXC_TLP[52].IN1
TXC_TLP[53] => TXC_TLP[53].IN1
TXC_TLP[54] => TXC_TLP[54].IN1
TXC_TLP[55] => TXC_TLP[55].IN1
TXC_TLP[56] => TXC_TLP[56].IN1
TXC_TLP[57] => TXC_TLP[57].IN1
TXC_TLP[58] => TXC_TLP[58].IN1
TXC_TLP[59] => TXC_TLP[59].IN1
TXC_TLP[60] => TXC_TLP[60].IN1
TXC_TLP[61] => TXC_TLP[61].IN1
TXC_TLP[62] => TXC_TLP[62].IN1
TXC_TLP[63] => TXC_TLP[63].IN1
TXC_TLP_READY <= pipeline:txc_capture_inst.WR_DATA_READY
TXC_TLP_VALID => TXC_TLP_VALID.IN1
TXC_TLP_START_FLAG => TXC_TLP_START_FLAG.IN1
TXC_TLP_START_OFFSET[0] => TXC_TLP_START_OFFSET[0].IN1
TXC_TLP_END_FLAG => TXC_TLP_END_FLAG.IN1
TXC_TLP_END_OFFSET[0] => TXC_TLP_END_OFFSET[0].IN1
TXR_TLP[0] => TXR_TLP[0].IN1
TXR_TLP[1] => TXR_TLP[1].IN1
TXR_TLP[2] => TXR_TLP[2].IN1
TXR_TLP[3] => TXR_TLP[3].IN1
TXR_TLP[4] => TXR_TLP[4].IN1
TXR_TLP[5] => TXR_TLP[5].IN1
TXR_TLP[6] => TXR_TLP[6].IN1
TXR_TLP[7] => TXR_TLP[7].IN1
TXR_TLP[8] => TXR_TLP[8].IN1
TXR_TLP[9] => TXR_TLP[9].IN1
TXR_TLP[10] => TXR_TLP[10].IN1
TXR_TLP[11] => TXR_TLP[11].IN1
TXR_TLP[12] => TXR_TLP[12].IN1
TXR_TLP[13] => TXR_TLP[13].IN1
TXR_TLP[14] => TXR_TLP[14].IN1
TXR_TLP[15] => TXR_TLP[15].IN1
TXR_TLP[16] => TXR_TLP[16].IN1
TXR_TLP[17] => TXR_TLP[17].IN1
TXR_TLP[18] => TXR_TLP[18].IN1
TXR_TLP[19] => TXR_TLP[19].IN1
TXR_TLP[20] => TXR_TLP[20].IN1
TXR_TLP[21] => TXR_TLP[21].IN1
TXR_TLP[22] => TXR_TLP[22].IN1
TXR_TLP[23] => TXR_TLP[23].IN1
TXR_TLP[24] => TXR_TLP[24].IN1
TXR_TLP[25] => TXR_TLP[25].IN1
TXR_TLP[26] => TXR_TLP[26].IN1
TXR_TLP[27] => TXR_TLP[27].IN1
TXR_TLP[28] => TXR_TLP[28].IN1
TXR_TLP[29] => TXR_TLP[29].IN1
TXR_TLP[30] => TXR_TLP[30].IN1
TXR_TLP[31] => TXR_TLP[31].IN1
TXR_TLP[32] => TXR_TLP[32].IN1
TXR_TLP[33] => TXR_TLP[33].IN1
TXR_TLP[34] => TXR_TLP[34].IN1
TXR_TLP[35] => TXR_TLP[35].IN1
TXR_TLP[36] => TXR_TLP[36].IN1
TXR_TLP[37] => TXR_TLP[37].IN1
TXR_TLP[38] => TXR_TLP[38].IN1
TXR_TLP[39] => TXR_TLP[39].IN1
TXR_TLP[40] => TXR_TLP[40].IN1
TXR_TLP[41] => TXR_TLP[41].IN1
TXR_TLP[42] => TXR_TLP[42].IN1
TXR_TLP[43] => TXR_TLP[43].IN1
TXR_TLP[44] => TXR_TLP[44].IN1
TXR_TLP[45] => TXR_TLP[45].IN1
TXR_TLP[46] => TXR_TLP[46].IN1
TXR_TLP[47] => TXR_TLP[47].IN1
TXR_TLP[48] => TXR_TLP[48].IN1
TXR_TLP[49] => TXR_TLP[49].IN1
TXR_TLP[50] => TXR_TLP[50].IN1
TXR_TLP[51] => TXR_TLP[51].IN1
TXR_TLP[52] => TXR_TLP[52].IN1
TXR_TLP[53] => TXR_TLP[53].IN1
TXR_TLP[54] => TXR_TLP[54].IN1
TXR_TLP[55] => TXR_TLP[55].IN1
TXR_TLP[56] => TXR_TLP[56].IN1
TXR_TLP[57] => TXR_TLP[57].IN1
TXR_TLP[58] => TXR_TLP[58].IN1
TXR_TLP[59] => TXR_TLP[59].IN1
TXR_TLP[60] => TXR_TLP[60].IN1
TXR_TLP[61] => TXR_TLP[61].IN1
TXR_TLP[62] => TXR_TLP[62].IN1
TXR_TLP[63] => TXR_TLP[63].IN1
TXR_TLP_VALID => TXR_TLP_VALID.IN1
TXR_TLP_START_FLAG => TXR_TLP_START_FLAG.IN1
TXR_TLP_START_OFFSET[0] => TXR_TLP_START_OFFSET[0].IN1
TXR_TLP_END_FLAG => TXR_TLP_END_FLAG.IN1
TXR_TLP_END_OFFSET[0] => TXR_TLP_END_OFFSET[0].IN1
TXR_TLP_READY <= pipeline:txr_capture_inst.WR_DATA_READY
TX_TLP_READY => TX_TLP_READY.IN1
TX_TLP[0] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[1] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[2] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[3] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[4] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[5] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[6] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[7] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[8] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[9] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[10] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[11] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[12] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[13] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[14] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[15] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[16] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[17] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[18] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[19] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[20] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[21] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[22] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[23] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[24] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[25] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[26] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[27] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[28] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[29] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[30] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[31] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[32] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[33] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[34] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[35] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[36] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[37] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[38] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[39] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[40] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[41] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[42] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[43] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[44] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[45] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[46] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[47] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[48] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[49] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[50] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[51] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[52] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[53] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[54] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[55] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[56] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[57] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[58] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[59] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[60] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[61] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[62] <= pipeline:tx_output_inst.RD_DATA
TX_TLP[63] <= pipeline:tx_output_inst.RD_DATA
TX_TLP_VALID <= pipeline:tx_output_inst.RD_DATA_VALID
TX_TLP_START_FLAG <= pipeline:tx_output_inst.RD_DATA
TX_TLP_START_OFFSET[0] <= pipeline:tx_output_inst.RD_DATA
TX_TLP_END_FLAG <= pipeline:tx_output_inst.RD_DATA
TX_TLP_END_OFFSET[0] <= pipeline:tx_output_inst.RD_DATA


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:txr_capture_inst
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[60] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[61] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[62] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[63] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[64] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[65] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[66] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[67] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:txr_capture_inst|reg_pipeline:pipeline_inst
CLK => ~NO_FANOUT~
RST_IN => ~NO_FANOUT~
WR_DATA[0] => RD_DATA[0].DATAIN
WR_DATA[1] => RD_DATA[1].DATAIN
WR_DATA[2] => RD_DATA[2].DATAIN
WR_DATA[3] => RD_DATA[3].DATAIN
WR_DATA[4] => RD_DATA[4].DATAIN
WR_DATA[5] => RD_DATA[5].DATAIN
WR_DATA[6] => RD_DATA[6].DATAIN
WR_DATA[7] => RD_DATA[7].DATAIN
WR_DATA[8] => RD_DATA[8].DATAIN
WR_DATA[9] => RD_DATA[9].DATAIN
WR_DATA[10] => RD_DATA[10].DATAIN
WR_DATA[11] => RD_DATA[11].DATAIN
WR_DATA[12] => RD_DATA[12].DATAIN
WR_DATA[13] => RD_DATA[13].DATAIN
WR_DATA[14] => RD_DATA[14].DATAIN
WR_DATA[15] => RD_DATA[15].DATAIN
WR_DATA[16] => RD_DATA[16].DATAIN
WR_DATA[17] => RD_DATA[17].DATAIN
WR_DATA[18] => RD_DATA[18].DATAIN
WR_DATA[19] => RD_DATA[19].DATAIN
WR_DATA[20] => RD_DATA[20].DATAIN
WR_DATA[21] => RD_DATA[21].DATAIN
WR_DATA[22] => RD_DATA[22].DATAIN
WR_DATA[23] => RD_DATA[23].DATAIN
WR_DATA[24] => RD_DATA[24].DATAIN
WR_DATA[25] => RD_DATA[25].DATAIN
WR_DATA[26] => RD_DATA[26].DATAIN
WR_DATA[27] => RD_DATA[27].DATAIN
WR_DATA[28] => RD_DATA[28].DATAIN
WR_DATA[29] => RD_DATA[29].DATAIN
WR_DATA[30] => RD_DATA[30].DATAIN
WR_DATA[31] => RD_DATA[31].DATAIN
WR_DATA[32] => RD_DATA[32].DATAIN
WR_DATA[33] => RD_DATA[33].DATAIN
WR_DATA[34] => RD_DATA[34].DATAIN
WR_DATA[35] => RD_DATA[35].DATAIN
WR_DATA[36] => RD_DATA[36].DATAIN
WR_DATA[37] => RD_DATA[37].DATAIN
WR_DATA[38] => RD_DATA[38].DATAIN
WR_DATA[39] => RD_DATA[39].DATAIN
WR_DATA[40] => RD_DATA[40].DATAIN
WR_DATA[41] => RD_DATA[41].DATAIN
WR_DATA[42] => RD_DATA[42].DATAIN
WR_DATA[43] => RD_DATA[43].DATAIN
WR_DATA[44] => RD_DATA[44].DATAIN
WR_DATA[45] => RD_DATA[45].DATAIN
WR_DATA[46] => RD_DATA[46].DATAIN
WR_DATA[47] => RD_DATA[47].DATAIN
WR_DATA[48] => RD_DATA[48].DATAIN
WR_DATA[49] => RD_DATA[49].DATAIN
WR_DATA[50] => RD_DATA[50].DATAIN
WR_DATA[51] => RD_DATA[51].DATAIN
WR_DATA[52] => RD_DATA[52].DATAIN
WR_DATA[53] => RD_DATA[53].DATAIN
WR_DATA[54] => RD_DATA[54].DATAIN
WR_DATA[55] => RD_DATA[55].DATAIN
WR_DATA[56] => RD_DATA[56].DATAIN
WR_DATA[57] => RD_DATA[57].DATAIN
WR_DATA[58] => RD_DATA[58].DATAIN
WR_DATA[59] => RD_DATA[59].DATAIN
WR_DATA[60] => RD_DATA[60].DATAIN
WR_DATA[61] => RD_DATA[61].DATAIN
WR_DATA[62] => RD_DATA[62].DATAIN
WR_DATA[63] => RD_DATA[63].DATAIN
WR_DATA[64] => RD_DATA[64].DATAIN
WR_DATA[65] => RD_DATA[65].DATAIN
WR_DATA[66] => RD_DATA[66].DATAIN
WR_DATA[67] => RD_DATA[67].DATAIN
WR_DATA_VALID => RD_DATA_VALID.DATAIN
WR_DATA_READY <= RD_DATA_READY.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= WR_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= WR_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= WR_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= WR_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= WR_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= WR_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= WR_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= WR_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= WR_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= WR_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= WR_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= WR_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= WR_DATA[12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= WR_DATA[13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= WR_DATA[14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= WR_DATA[15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= WR_DATA[16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= WR_DATA[17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= WR_DATA[18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= WR_DATA[19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= WR_DATA[20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= WR_DATA[21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= WR_DATA[22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= WR_DATA[23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= WR_DATA[24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= WR_DATA[25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= WR_DATA[26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= WR_DATA[27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= WR_DATA[28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= WR_DATA[29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= WR_DATA[30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= WR_DATA[31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= WR_DATA[32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= WR_DATA[33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= WR_DATA[34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= WR_DATA[35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= WR_DATA[36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= WR_DATA[37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= WR_DATA[38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= WR_DATA[39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= WR_DATA[40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= WR_DATA[41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= WR_DATA[42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= WR_DATA[43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= WR_DATA[44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= WR_DATA[45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= WR_DATA[46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= WR_DATA[47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= WR_DATA[48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= WR_DATA[49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= WR_DATA[50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= WR_DATA[51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= WR_DATA[52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= WR_DATA[53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= WR_DATA[54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= WR_DATA[55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= WR_DATA[56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= WR_DATA[57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= WR_DATA[58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= WR_DATA[59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= WR_DATA[60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= WR_DATA[61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= WR_DATA[62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= WR_DATA[63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= WR_DATA[64].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= WR_DATA[65].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= WR_DATA[66].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[67] <= WR_DATA[67].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= WR_DATA_VALID.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => WR_DATA_READY.DATAIN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:txc_capture_inst
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[60] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[61] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[62] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[63] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[64] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[65] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[66] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[67] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:txc_capture_inst|reg_pipeline:pipeline_inst
CLK => ~NO_FANOUT~
RST_IN => ~NO_FANOUT~
WR_DATA[0] => RD_DATA[0].DATAIN
WR_DATA[1] => RD_DATA[1].DATAIN
WR_DATA[2] => RD_DATA[2].DATAIN
WR_DATA[3] => RD_DATA[3].DATAIN
WR_DATA[4] => RD_DATA[4].DATAIN
WR_DATA[5] => RD_DATA[5].DATAIN
WR_DATA[6] => RD_DATA[6].DATAIN
WR_DATA[7] => RD_DATA[7].DATAIN
WR_DATA[8] => RD_DATA[8].DATAIN
WR_DATA[9] => RD_DATA[9].DATAIN
WR_DATA[10] => RD_DATA[10].DATAIN
WR_DATA[11] => RD_DATA[11].DATAIN
WR_DATA[12] => RD_DATA[12].DATAIN
WR_DATA[13] => RD_DATA[13].DATAIN
WR_DATA[14] => RD_DATA[14].DATAIN
WR_DATA[15] => RD_DATA[15].DATAIN
WR_DATA[16] => RD_DATA[16].DATAIN
WR_DATA[17] => RD_DATA[17].DATAIN
WR_DATA[18] => RD_DATA[18].DATAIN
WR_DATA[19] => RD_DATA[19].DATAIN
WR_DATA[20] => RD_DATA[20].DATAIN
WR_DATA[21] => RD_DATA[21].DATAIN
WR_DATA[22] => RD_DATA[22].DATAIN
WR_DATA[23] => RD_DATA[23].DATAIN
WR_DATA[24] => RD_DATA[24].DATAIN
WR_DATA[25] => RD_DATA[25].DATAIN
WR_DATA[26] => RD_DATA[26].DATAIN
WR_DATA[27] => RD_DATA[27].DATAIN
WR_DATA[28] => RD_DATA[28].DATAIN
WR_DATA[29] => RD_DATA[29].DATAIN
WR_DATA[30] => RD_DATA[30].DATAIN
WR_DATA[31] => RD_DATA[31].DATAIN
WR_DATA[32] => RD_DATA[32].DATAIN
WR_DATA[33] => RD_DATA[33].DATAIN
WR_DATA[34] => RD_DATA[34].DATAIN
WR_DATA[35] => RD_DATA[35].DATAIN
WR_DATA[36] => RD_DATA[36].DATAIN
WR_DATA[37] => RD_DATA[37].DATAIN
WR_DATA[38] => RD_DATA[38].DATAIN
WR_DATA[39] => RD_DATA[39].DATAIN
WR_DATA[40] => RD_DATA[40].DATAIN
WR_DATA[41] => RD_DATA[41].DATAIN
WR_DATA[42] => RD_DATA[42].DATAIN
WR_DATA[43] => RD_DATA[43].DATAIN
WR_DATA[44] => RD_DATA[44].DATAIN
WR_DATA[45] => RD_DATA[45].DATAIN
WR_DATA[46] => RD_DATA[46].DATAIN
WR_DATA[47] => RD_DATA[47].DATAIN
WR_DATA[48] => RD_DATA[48].DATAIN
WR_DATA[49] => RD_DATA[49].DATAIN
WR_DATA[50] => RD_DATA[50].DATAIN
WR_DATA[51] => RD_DATA[51].DATAIN
WR_DATA[52] => RD_DATA[52].DATAIN
WR_DATA[53] => RD_DATA[53].DATAIN
WR_DATA[54] => RD_DATA[54].DATAIN
WR_DATA[55] => RD_DATA[55].DATAIN
WR_DATA[56] => RD_DATA[56].DATAIN
WR_DATA[57] => RD_DATA[57].DATAIN
WR_DATA[58] => RD_DATA[58].DATAIN
WR_DATA[59] => RD_DATA[59].DATAIN
WR_DATA[60] => RD_DATA[60].DATAIN
WR_DATA[61] => RD_DATA[61].DATAIN
WR_DATA[62] => RD_DATA[62].DATAIN
WR_DATA[63] => RD_DATA[63].DATAIN
WR_DATA[64] => RD_DATA[64].DATAIN
WR_DATA[65] => RD_DATA[65].DATAIN
WR_DATA[66] => RD_DATA[66].DATAIN
WR_DATA[67] => RD_DATA[67].DATAIN
WR_DATA_VALID => RD_DATA_VALID.DATAIN
WR_DATA_READY <= RD_DATA_READY.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= WR_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= WR_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= WR_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= WR_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= WR_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= WR_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= WR_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= WR_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= WR_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= WR_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= WR_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= WR_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= WR_DATA[12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= WR_DATA[13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= WR_DATA[14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= WR_DATA[15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= WR_DATA[16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= WR_DATA[17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= WR_DATA[18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= WR_DATA[19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= WR_DATA[20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= WR_DATA[21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= WR_DATA[22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= WR_DATA[23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= WR_DATA[24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= WR_DATA[25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= WR_DATA[26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= WR_DATA[27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= WR_DATA[28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= WR_DATA[29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= WR_DATA[30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= WR_DATA[31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= WR_DATA[32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= WR_DATA[33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= WR_DATA[34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= WR_DATA[35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= WR_DATA[36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= WR_DATA[37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= WR_DATA[38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= WR_DATA[39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= WR_DATA[40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= WR_DATA[41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= WR_DATA[42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= WR_DATA[43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= WR_DATA[44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= WR_DATA[45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= WR_DATA[46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= WR_DATA[47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= WR_DATA[48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= WR_DATA[49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= WR_DATA[50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= WR_DATA[51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= WR_DATA[52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= WR_DATA[53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= WR_DATA[54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= WR_DATA[55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= WR_DATA[56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= WR_DATA[57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= WR_DATA[58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= WR_DATA[59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= WR_DATA[60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= WR_DATA[61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= WR_DATA[62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= WR_DATA[63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= WR_DATA[64].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= WR_DATA[65].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= WR_DATA[66].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[67] <= WR_DATA[67].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= WR_DATA_VALID.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => WR_DATA_READY.DATAIN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst
CLK => rTxrLast.CLK
CLK => rTxrActive.CLK
CLK => rTxrCounter[0].CLK
CLK => rTxcLast.CLK
CLK => rTxcActive.CLK
CLK => rTxcCounter[0].CLK
CLK => rArbState~1.DATAIN
RST_IN => always0.IN1
RST_IN => rTxcCounter.OUTPUTSELECT
RST_IN => rTxcActive.OUTPUTSELECT
RST_IN => rTxcLast.OUTPUTSELECT
RST_IN => always2.IN1
RST_IN => rTxrCounter.OUTPUTSELECT
RST_IN => rTxrActive.OUTPUTSELECT
RST_IN => rTxrLast.OUTPUTSELECT
RST_IN => rArbState.OUTPUTSELECT
RST_IN => rArbState.OUTPUTSELECT
TX_TLP_READY => TXR_TLP_READY.IN1
TX_TLP_READY => TXC_TLP_READY.IN1
TXR_TLP_READY <= TXR_TLP_READY.DB_MAX_OUTPUT_PORT_TYPE
TXR_TLP_VALID => wTxrReq.IN0
TXR_TLP_START_FLAG => wTxrReq.IN1
TXR_TLP_END_FLAG => wTxrDone.IN1
TXC_TLP_READY <= TXC_TLP_READY.DB_MAX_OUTPUT_PORT_TYPE
TXC_TLP_VALID => wTxcReq.IN0
TXC_TLP_START_FLAG => wTxcReq.IN1
TXC_TLP_END_FLAG => wTxcDone.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_phi:tx_phi_inst
CLK => ~NO_FANOUT~
RST_IN => ~NO_FANOUT~
TXC_TLP_READY => ~NO_FANOUT~
TXR_TLP_READY => TXR_TLP_READY.IN1
TXC_TLP[0] => wAggregate[5].IN1
TXC_TLP[1] => wAggregate[6].IN1
TXC_TLP[2] => wAggregate[7].IN1
TXC_TLP[3] => wAggregate[8].IN1
TXC_TLP[4] => wAggregate[9].IN1
TXC_TLP[5] => wAggregate[10].IN1
TXC_TLP[6] => wAggregate[11].IN1
TXC_TLP[7] => wAggregate[12].IN1
TXC_TLP[8] => wAggregate[13].IN1
TXC_TLP[9] => wAggregate[14].IN1
TXC_TLP[10] => wAggregate[15].IN1
TXC_TLP[11] => wAggregate[16].IN1
TXC_TLP[12] => wAggregate[17].IN1
TXC_TLP[13] => wAggregate[18].IN1
TXC_TLP[14] => wAggregate[19].IN1
TXC_TLP[15] => wAggregate[20].IN1
TXC_TLP[16] => wAggregate[21].IN1
TXC_TLP[17] => wAggregate[22].IN1
TXC_TLP[18] => wAggregate[23].IN1
TXC_TLP[19] => wAggregate[24].IN1
TXC_TLP[20] => wAggregate[25].IN1
TXC_TLP[21] => wAggregate[26].IN1
TXC_TLP[22] => wAggregate[27].IN1
TXC_TLP[23] => wAggregate[28].IN1
TXC_TLP[24] => wAggregate[29].IN1
TXC_TLP[25] => wAggregate[30].IN1
TXC_TLP[26] => wAggregate[31].IN1
TXC_TLP[27] => wAggregate[32].IN1
TXC_TLP[28] => wAggregate[33].IN1
TXC_TLP[29] => wAggregate[34].IN1
TXC_TLP[30] => wAggregate[35].IN1
TXC_TLP[31] => wAggregate[36].IN1
TXC_TLP[32] => wAggregate[37].IN1
TXC_TLP[33] => wAggregate[38].IN1
TXC_TLP[34] => wAggregate[39].IN1
TXC_TLP[35] => wAggregate[40].IN1
TXC_TLP[36] => wAggregate[41].IN1
TXC_TLP[37] => wAggregate[42].IN1
TXC_TLP[38] => wAggregate[43].IN1
TXC_TLP[39] => wAggregate[44].IN1
TXC_TLP[40] => wAggregate[45].IN1
TXC_TLP[41] => wAggregate[46].IN1
TXC_TLP[42] => wAggregate[47].IN1
TXC_TLP[43] => wAggregate[48].IN1
TXC_TLP[44] => wAggregate[49].IN1
TXC_TLP[45] => wAggregate[50].IN1
TXC_TLP[46] => wAggregate[51].IN1
TXC_TLP[47] => wAggregate[52].IN1
TXC_TLP[48] => wAggregate[53].IN1
TXC_TLP[49] => wAggregate[54].IN1
TXC_TLP[50] => wAggregate[55].IN1
TXC_TLP[51] => wAggregate[56].IN1
TXC_TLP[52] => wAggregate[57].IN1
TXC_TLP[53] => wAggregate[58].IN1
TXC_TLP[54] => wAggregate[59].IN1
TXC_TLP[55] => wAggregate[60].IN1
TXC_TLP[56] => wAggregate[61].IN1
TXC_TLP[57] => wAggregate[62].IN1
TXC_TLP[58] => wAggregate[63].IN1
TXC_TLP[59] => wAggregate[64].IN1
TXC_TLP[60] => wAggregate[65].IN1
TXC_TLP[61] => wAggregate[66].IN1
TXC_TLP[62] => wAggregate[67].IN1
TXC_TLP[63] => wAggregate[68].IN1
TXC_TLP_VALID => wAggregate[4].IN1
TXC_TLP_START_FLAG => wAggregate[3].IN1
TXC_TLP_START_OFFSET[0] => wAggregate[2].IN1
TXC_TLP_END_FLAG => wAggregate[1].IN1
TXC_TLP_END_OFFSET[0] => wAggregate[0].IN1
TXR_TLP[0] => wAggregate[74].IN1
TXR_TLP[1] => wAggregate[75].IN1
TXR_TLP[2] => wAggregate[76].IN1
TXR_TLP[3] => wAggregate[77].IN1
TXR_TLP[4] => wAggregate[78].IN1
TXR_TLP[5] => wAggregate[79].IN1
TXR_TLP[6] => wAggregate[80].IN1
TXR_TLP[7] => wAggregate[81].IN1
TXR_TLP[8] => wAggregate[82].IN1
TXR_TLP[9] => wAggregate[83].IN1
TXR_TLP[10] => wAggregate[84].IN1
TXR_TLP[11] => wAggregate[85].IN1
TXR_TLP[12] => wAggregate[86].IN1
TXR_TLP[13] => wAggregate[87].IN1
TXR_TLP[14] => wAggregate[88].IN1
TXR_TLP[15] => wAggregate[89].IN1
TXR_TLP[16] => wAggregate[90].IN1
TXR_TLP[17] => wAggregate[91].IN1
TXR_TLP[18] => wAggregate[92].IN1
TXR_TLP[19] => wAggregate[93].IN1
TXR_TLP[20] => wAggregate[94].IN1
TXR_TLP[21] => wAggregate[95].IN1
TXR_TLP[22] => wAggregate[96].IN1
TXR_TLP[23] => wAggregate[97].IN1
TXR_TLP[24] => wAggregate[98].IN1
TXR_TLP[25] => wAggregate[99].IN1
TXR_TLP[26] => wAggregate[100].IN1
TXR_TLP[27] => wAggregate[101].IN1
TXR_TLP[28] => wAggregate[102].IN1
TXR_TLP[29] => wAggregate[103].IN1
TXR_TLP[30] => wAggregate[104].IN1
TXR_TLP[31] => wAggregate[105].IN1
TXR_TLP[32] => wAggregate[106].IN1
TXR_TLP[33] => wAggregate[107].IN1
TXR_TLP[34] => wAggregate[108].IN1
TXR_TLP[35] => wAggregate[109].IN1
TXR_TLP[36] => wAggregate[110].IN1
TXR_TLP[37] => wAggregate[111].IN1
TXR_TLP[38] => wAggregate[112].IN1
TXR_TLP[39] => wAggregate[113].IN1
TXR_TLP[40] => wAggregate[114].IN1
TXR_TLP[41] => wAggregate[115].IN1
TXR_TLP[42] => wAggregate[116].IN1
TXR_TLP[43] => wAggregate[117].IN1
TXR_TLP[44] => wAggregate[118].IN1
TXR_TLP[45] => wAggregate[119].IN1
TXR_TLP[46] => wAggregate[120].IN1
TXR_TLP[47] => wAggregate[121].IN1
TXR_TLP[48] => wAggregate[122].IN1
TXR_TLP[49] => wAggregate[123].IN1
TXR_TLP[50] => wAggregate[124].IN1
TXR_TLP[51] => wAggregate[125].IN1
TXR_TLP[52] => wAggregate[126].IN1
TXR_TLP[53] => wAggregate[127].IN1
TXR_TLP[54] => wAggregate[128].IN1
TXR_TLP[55] => wAggregate[129].IN1
TXR_TLP[56] => wAggregate[130].IN1
TXR_TLP[57] => wAggregate[131].IN1
TXR_TLP[58] => wAggregate[132].IN1
TXR_TLP[59] => wAggregate[133].IN1
TXR_TLP[60] => wAggregate[134].IN1
TXR_TLP[61] => wAggregate[135].IN1
TXR_TLP[62] => wAggregate[136].IN1
TXR_TLP[63] => wAggregate[137].IN1
TXR_TLP_VALID => wAggregate[73].IN1
TXR_TLP_START_FLAG => wAggregate[72].IN1
TXR_TLP_START_OFFSET[0] => wAggregate[71].IN1
TXR_TLP_END_FLAG => wAggregate[70].IN1
TXR_TLP_END_OFFSET[0] => wAggregate[69].IN1
TX_TLP[0] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[1] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[2] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[3] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[4] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[5] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[6] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[7] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[8] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[9] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[10] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[11] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[12] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[13] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[14] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[15] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[16] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[17] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[18] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[19] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[20] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[21] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[22] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[23] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[24] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[25] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[26] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[27] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[28] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[29] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[30] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[31] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[32] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[33] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[34] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[35] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[36] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[37] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[38] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[39] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[40] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[41] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[42] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[43] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[44] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[45] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[46] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[47] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[48] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[49] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[50] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[51] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[52] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[53] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[54] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[55] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[56] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[57] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[58] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[59] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[60] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[61] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[62] <= mux:mux_inst.MUX_OUTPUT
TX_TLP[63] <= mux:mux_inst.MUX_OUTPUT
TX_TLP_VALID <= mux:mux_inst.MUX_OUTPUT
TX_TLP_START_FLAG <= mux:mux_inst.MUX_OUTPUT
TX_TLP_START_OFFSET[0] <= mux:mux_inst.MUX_OUTPUT
TX_TLP_END_FLAG <= mux:mux_inst.MUX_OUTPUT
TX_TLP_END_OFFSET[0] <= mux:mux_inst.MUX_OUTPUT


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_phi:tx_phi_inst|mux:mux_inst
MUX_INPUTS[0] => MUX_INPUTS[0].IN1
MUX_INPUTS[1] => MUX_INPUTS[1].IN1
MUX_INPUTS[2] => MUX_INPUTS[2].IN1
MUX_INPUTS[3] => MUX_INPUTS[3].IN1
MUX_INPUTS[4] => MUX_INPUTS[4].IN1
MUX_INPUTS[5] => MUX_INPUTS[5].IN1
MUX_INPUTS[6] => MUX_INPUTS[6].IN1
MUX_INPUTS[7] => MUX_INPUTS[7].IN1
MUX_INPUTS[8] => MUX_INPUTS[8].IN1
MUX_INPUTS[9] => MUX_INPUTS[9].IN1
MUX_INPUTS[10] => MUX_INPUTS[10].IN1
MUX_INPUTS[11] => MUX_INPUTS[11].IN1
MUX_INPUTS[12] => MUX_INPUTS[12].IN1
MUX_INPUTS[13] => MUX_INPUTS[13].IN1
MUX_INPUTS[14] => MUX_INPUTS[14].IN1
MUX_INPUTS[15] => MUX_INPUTS[15].IN1
MUX_INPUTS[16] => MUX_INPUTS[16].IN1
MUX_INPUTS[17] => MUX_INPUTS[17].IN1
MUX_INPUTS[18] => MUX_INPUTS[18].IN1
MUX_INPUTS[19] => MUX_INPUTS[19].IN1
MUX_INPUTS[20] => MUX_INPUTS[20].IN1
MUX_INPUTS[21] => MUX_INPUTS[21].IN1
MUX_INPUTS[22] => MUX_INPUTS[22].IN1
MUX_INPUTS[23] => MUX_INPUTS[23].IN1
MUX_INPUTS[24] => MUX_INPUTS[24].IN1
MUX_INPUTS[25] => MUX_INPUTS[25].IN1
MUX_INPUTS[26] => MUX_INPUTS[26].IN1
MUX_INPUTS[27] => MUX_INPUTS[27].IN1
MUX_INPUTS[28] => MUX_INPUTS[28].IN1
MUX_INPUTS[29] => MUX_INPUTS[29].IN1
MUX_INPUTS[30] => MUX_INPUTS[30].IN1
MUX_INPUTS[31] => MUX_INPUTS[31].IN1
MUX_INPUTS[32] => MUX_INPUTS[32].IN1
MUX_INPUTS[33] => MUX_INPUTS[33].IN1
MUX_INPUTS[34] => MUX_INPUTS[34].IN1
MUX_INPUTS[35] => MUX_INPUTS[35].IN1
MUX_INPUTS[36] => MUX_INPUTS[36].IN1
MUX_INPUTS[37] => MUX_INPUTS[37].IN1
MUX_INPUTS[38] => MUX_INPUTS[38].IN1
MUX_INPUTS[39] => MUX_INPUTS[39].IN1
MUX_INPUTS[40] => MUX_INPUTS[40].IN1
MUX_INPUTS[41] => MUX_INPUTS[41].IN1
MUX_INPUTS[42] => MUX_INPUTS[42].IN1
MUX_INPUTS[43] => MUX_INPUTS[43].IN1
MUX_INPUTS[44] => MUX_INPUTS[44].IN1
MUX_INPUTS[45] => MUX_INPUTS[45].IN1
MUX_INPUTS[46] => MUX_INPUTS[46].IN1
MUX_INPUTS[47] => MUX_INPUTS[47].IN1
MUX_INPUTS[48] => MUX_INPUTS[48].IN1
MUX_INPUTS[49] => MUX_INPUTS[49].IN1
MUX_INPUTS[50] => MUX_INPUTS[50].IN1
MUX_INPUTS[51] => MUX_INPUTS[51].IN1
MUX_INPUTS[52] => MUX_INPUTS[52].IN1
MUX_INPUTS[53] => MUX_INPUTS[53].IN1
MUX_INPUTS[54] => MUX_INPUTS[54].IN1
MUX_INPUTS[55] => MUX_INPUTS[55].IN1
MUX_INPUTS[56] => MUX_INPUTS[56].IN1
MUX_INPUTS[57] => MUX_INPUTS[57].IN1
MUX_INPUTS[58] => MUX_INPUTS[58].IN1
MUX_INPUTS[59] => MUX_INPUTS[59].IN1
MUX_INPUTS[60] => MUX_INPUTS[60].IN1
MUX_INPUTS[61] => MUX_INPUTS[61].IN1
MUX_INPUTS[62] => MUX_INPUTS[62].IN1
MUX_INPUTS[63] => MUX_INPUTS[63].IN1
MUX_INPUTS[64] => MUX_INPUTS[64].IN1
MUX_INPUTS[65] => MUX_INPUTS[65].IN1
MUX_INPUTS[66] => MUX_INPUTS[66].IN1
MUX_INPUTS[67] => MUX_INPUTS[67].IN1
MUX_INPUTS[68] => MUX_INPUTS[68].IN1
MUX_INPUTS[69] => MUX_INPUTS[69].IN1
MUX_INPUTS[70] => MUX_INPUTS[70].IN1
MUX_INPUTS[71] => MUX_INPUTS[71].IN1
MUX_INPUTS[72] => MUX_INPUTS[72].IN1
MUX_INPUTS[73] => MUX_INPUTS[73].IN1
MUX_INPUTS[74] => MUX_INPUTS[74].IN1
MUX_INPUTS[75] => MUX_INPUTS[75].IN1
MUX_INPUTS[76] => MUX_INPUTS[76].IN1
MUX_INPUTS[77] => MUX_INPUTS[77].IN1
MUX_INPUTS[78] => MUX_INPUTS[78].IN1
MUX_INPUTS[79] => MUX_INPUTS[79].IN1
MUX_INPUTS[80] => MUX_INPUTS[80].IN1
MUX_INPUTS[81] => MUX_INPUTS[81].IN1
MUX_INPUTS[82] => MUX_INPUTS[82].IN1
MUX_INPUTS[83] => MUX_INPUTS[83].IN1
MUX_INPUTS[84] => MUX_INPUTS[84].IN1
MUX_INPUTS[85] => MUX_INPUTS[85].IN1
MUX_INPUTS[86] => MUX_INPUTS[86].IN1
MUX_INPUTS[87] => MUX_INPUTS[87].IN1
MUX_INPUTS[88] => MUX_INPUTS[88].IN1
MUX_INPUTS[89] => MUX_INPUTS[89].IN1
MUX_INPUTS[90] => MUX_INPUTS[90].IN1
MUX_INPUTS[91] => MUX_INPUTS[91].IN1
MUX_INPUTS[92] => MUX_INPUTS[92].IN1
MUX_INPUTS[93] => MUX_INPUTS[93].IN1
MUX_INPUTS[94] => MUX_INPUTS[94].IN1
MUX_INPUTS[95] => MUX_INPUTS[95].IN1
MUX_INPUTS[96] => MUX_INPUTS[96].IN1
MUX_INPUTS[97] => MUX_INPUTS[97].IN1
MUX_INPUTS[98] => MUX_INPUTS[98].IN1
MUX_INPUTS[99] => MUX_INPUTS[99].IN1
MUX_INPUTS[100] => MUX_INPUTS[100].IN1
MUX_INPUTS[101] => MUX_INPUTS[101].IN1
MUX_INPUTS[102] => MUX_INPUTS[102].IN1
MUX_INPUTS[103] => MUX_INPUTS[103].IN1
MUX_INPUTS[104] => MUX_INPUTS[104].IN1
MUX_INPUTS[105] => MUX_INPUTS[105].IN1
MUX_INPUTS[106] => MUX_INPUTS[106].IN1
MUX_INPUTS[107] => MUX_INPUTS[107].IN1
MUX_INPUTS[108] => MUX_INPUTS[108].IN1
MUX_INPUTS[109] => MUX_INPUTS[109].IN1
MUX_INPUTS[110] => MUX_INPUTS[110].IN1
MUX_INPUTS[111] => MUX_INPUTS[111].IN1
MUX_INPUTS[112] => MUX_INPUTS[112].IN1
MUX_INPUTS[113] => MUX_INPUTS[113].IN1
MUX_INPUTS[114] => MUX_INPUTS[114].IN1
MUX_INPUTS[115] => MUX_INPUTS[115].IN1
MUX_INPUTS[116] => MUX_INPUTS[116].IN1
MUX_INPUTS[117] => MUX_INPUTS[117].IN1
MUX_INPUTS[118] => MUX_INPUTS[118].IN1
MUX_INPUTS[119] => MUX_INPUTS[119].IN1
MUX_INPUTS[120] => MUX_INPUTS[120].IN1
MUX_INPUTS[121] => MUX_INPUTS[121].IN1
MUX_INPUTS[122] => MUX_INPUTS[122].IN1
MUX_INPUTS[123] => MUX_INPUTS[123].IN1
MUX_INPUTS[124] => MUX_INPUTS[124].IN1
MUX_INPUTS[125] => MUX_INPUTS[125].IN1
MUX_INPUTS[126] => MUX_INPUTS[126].IN1
MUX_INPUTS[127] => MUX_INPUTS[127].IN1
MUX_INPUTS[128] => MUX_INPUTS[128].IN1
MUX_INPUTS[129] => MUX_INPUTS[129].IN1
MUX_INPUTS[130] => MUX_INPUTS[130].IN1
MUX_INPUTS[131] => MUX_INPUTS[131].IN1
MUX_INPUTS[132] => MUX_INPUTS[132].IN1
MUX_INPUTS[133] => MUX_INPUTS[133].IN1
MUX_INPUTS[134] => MUX_INPUTS[134].IN1
MUX_INPUTS[135] => MUX_INPUTS[135].IN1
MUX_INPUTS[136] => MUX_INPUTS[136].IN1
MUX_INPUTS[137] => MUX_INPUTS[137].IN1
MUX_SELECT[0] => MUX_SELECT[0].IN1
MUX_OUTPUT[0] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[1] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[2] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[3] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[4] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[5] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[6] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[7] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[8] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[9] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[10] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[11] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[12] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[13] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[14] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[15] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[16] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[17] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[18] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[19] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[20] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[21] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[22] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[23] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[24] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[25] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[26] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[27] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[28] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[29] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[30] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[31] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[32] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[33] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[34] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[35] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[36] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[37] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[38] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[39] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[40] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[41] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[42] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[43] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[44] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[45] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[46] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[47] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[48] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[49] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[50] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[51] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[52] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[53] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[54] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[55] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[56] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[57] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[58] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[59] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[60] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[61] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[62] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[63] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[64] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[65] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[66] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[67] <= mux_select:mux_select_inst.MUX_OUTPUT
MUX_OUTPUT[68] <= mux_select:mux_select_inst.MUX_OUTPUT


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_phi:tx_phi_inst|mux:mux_inst|mux_select:mux_select_inst
MUX_INPUTS[0] => MUX_OUTPUT.DATAA
MUX_INPUTS[1] => MUX_OUTPUT.DATAA
MUX_INPUTS[2] => MUX_OUTPUT.DATAA
MUX_INPUTS[3] => MUX_OUTPUT.DATAA
MUX_INPUTS[4] => MUX_OUTPUT.DATAA
MUX_INPUTS[5] => MUX_OUTPUT.DATAA
MUX_INPUTS[6] => MUX_OUTPUT.DATAA
MUX_INPUTS[7] => MUX_OUTPUT.DATAA
MUX_INPUTS[8] => MUX_OUTPUT.DATAA
MUX_INPUTS[9] => MUX_OUTPUT.DATAA
MUX_INPUTS[10] => MUX_OUTPUT.DATAA
MUX_INPUTS[11] => MUX_OUTPUT.DATAA
MUX_INPUTS[12] => MUX_OUTPUT.DATAA
MUX_INPUTS[13] => MUX_OUTPUT.DATAA
MUX_INPUTS[14] => MUX_OUTPUT.DATAA
MUX_INPUTS[15] => MUX_OUTPUT.DATAA
MUX_INPUTS[16] => MUX_OUTPUT.DATAA
MUX_INPUTS[17] => MUX_OUTPUT.DATAA
MUX_INPUTS[18] => MUX_OUTPUT.DATAA
MUX_INPUTS[19] => MUX_OUTPUT.DATAA
MUX_INPUTS[20] => MUX_OUTPUT.DATAA
MUX_INPUTS[21] => MUX_OUTPUT.DATAA
MUX_INPUTS[22] => MUX_OUTPUT.DATAA
MUX_INPUTS[23] => MUX_OUTPUT.DATAA
MUX_INPUTS[24] => MUX_OUTPUT.DATAA
MUX_INPUTS[25] => MUX_OUTPUT.DATAA
MUX_INPUTS[26] => MUX_OUTPUT.DATAA
MUX_INPUTS[27] => MUX_OUTPUT.DATAA
MUX_INPUTS[28] => MUX_OUTPUT.DATAA
MUX_INPUTS[29] => MUX_OUTPUT.DATAA
MUX_INPUTS[30] => MUX_OUTPUT.DATAA
MUX_INPUTS[31] => MUX_OUTPUT.DATAA
MUX_INPUTS[32] => MUX_OUTPUT.DATAA
MUX_INPUTS[33] => MUX_OUTPUT.DATAA
MUX_INPUTS[34] => MUX_OUTPUT.DATAA
MUX_INPUTS[35] => MUX_OUTPUT.DATAA
MUX_INPUTS[36] => MUX_OUTPUT.DATAA
MUX_INPUTS[37] => MUX_OUTPUT.DATAA
MUX_INPUTS[38] => MUX_OUTPUT.DATAA
MUX_INPUTS[39] => MUX_OUTPUT.DATAA
MUX_INPUTS[40] => MUX_OUTPUT.DATAA
MUX_INPUTS[41] => MUX_OUTPUT.DATAA
MUX_INPUTS[42] => MUX_OUTPUT.DATAA
MUX_INPUTS[43] => MUX_OUTPUT.DATAA
MUX_INPUTS[44] => MUX_OUTPUT.DATAA
MUX_INPUTS[45] => MUX_OUTPUT.DATAA
MUX_INPUTS[46] => MUX_OUTPUT.DATAA
MUX_INPUTS[47] => MUX_OUTPUT.DATAA
MUX_INPUTS[48] => MUX_OUTPUT.DATAA
MUX_INPUTS[49] => MUX_OUTPUT.DATAA
MUX_INPUTS[50] => MUX_OUTPUT.DATAA
MUX_INPUTS[51] => MUX_OUTPUT.DATAA
MUX_INPUTS[52] => MUX_OUTPUT.DATAA
MUX_INPUTS[53] => MUX_OUTPUT.DATAA
MUX_INPUTS[54] => MUX_OUTPUT.DATAA
MUX_INPUTS[55] => MUX_OUTPUT.DATAA
MUX_INPUTS[56] => MUX_OUTPUT.DATAA
MUX_INPUTS[57] => MUX_OUTPUT.DATAA
MUX_INPUTS[58] => MUX_OUTPUT.DATAA
MUX_INPUTS[59] => MUX_OUTPUT.DATAA
MUX_INPUTS[60] => MUX_OUTPUT.DATAA
MUX_INPUTS[61] => MUX_OUTPUT.DATAA
MUX_INPUTS[62] => MUX_OUTPUT.DATAA
MUX_INPUTS[63] => MUX_OUTPUT.DATAA
MUX_INPUTS[64] => MUX_OUTPUT.DATAA
MUX_INPUTS[65] => MUX_OUTPUT.DATAA
MUX_INPUTS[66] => MUX_OUTPUT.DATAA
MUX_INPUTS[67] => MUX_OUTPUT.DATAA
MUX_INPUTS[68] => MUX_OUTPUT.DATAA
MUX_INPUTS[69] => MUX_OUTPUT.DATAB
MUX_INPUTS[70] => MUX_OUTPUT.DATAB
MUX_INPUTS[71] => MUX_OUTPUT.DATAB
MUX_INPUTS[72] => MUX_OUTPUT.DATAB
MUX_INPUTS[73] => MUX_OUTPUT.DATAB
MUX_INPUTS[74] => MUX_OUTPUT.DATAB
MUX_INPUTS[75] => MUX_OUTPUT.DATAB
MUX_INPUTS[76] => MUX_OUTPUT.DATAB
MUX_INPUTS[77] => MUX_OUTPUT.DATAB
MUX_INPUTS[78] => MUX_OUTPUT.DATAB
MUX_INPUTS[79] => MUX_OUTPUT.DATAB
MUX_INPUTS[80] => MUX_OUTPUT.DATAB
MUX_INPUTS[81] => MUX_OUTPUT.DATAB
MUX_INPUTS[82] => MUX_OUTPUT.DATAB
MUX_INPUTS[83] => MUX_OUTPUT.DATAB
MUX_INPUTS[84] => MUX_OUTPUT.DATAB
MUX_INPUTS[85] => MUX_OUTPUT.DATAB
MUX_INPUTS[86] => MUX_OUTPUT.DATAB
MUX_INPUTS[87] => MUX_OUTPUT.DATAB
MUX_INPUTS[88] => MUX_OUTPUT.DATAB
MUX_INPUTS[89] => MUX_OUTPUT.DATAB
MUX_INPUTS[90] => MUX_OUTPUT.DATAB
MUX_INPUTS[91] => MUX_OUTPUT.DATAB
MUX_INPUTS[92] => MUX_OUTPUT.DATAB
MUX_INPUTS[93] => MUX_OUTPUT.DATAB
MUX_INPUTS[94] => MUX_OUTPUT.DATAB
MUX_INPUTS[95] => MUX_OUTPUT.DATAB
MUX_INPUTS[96] => MUX_OUTPUT.DATAB
MUX_INPUTS[97] => MUX_OUTPUT.DATAB
MUX_INPUTS[98] => MUX_OUTPUT.DATAB
MUX_INPUTS[99] => MUX_OUTPUT.DATAB
MUX_INPUTS[100] => MUX_OUTPUT.DATAB
MUX_INPUTS[101] => MUX_OUTPUT.DATAB
MUX_INPUTS[102] => MUX_OUTPUT.DATAB
MUX_INPUTS[103] => MUX_OUTPUT.DATAB
MUX_INPUTS[104] => MUX_OUTPUT.DATAB
MUX_INPUTS[105] => MUX_OUTPUT.DATAB
MUX_INPUTS[106] => MUX_OUTPUT.DATAB
MUX_INPUTS[107] => MUX_OUTPUT.DATAB
MUX_INPUTS[108] => MUX_OUTPUT.DATAB
MUX_INPUTS[109] => MUX_OUTPUT.DATAB
MUX_INPUTS[110] => MUX_OUTPUT.DATAB
MUX_INPUTS[111] => MUX_OUTPUT.DATAB
MUX_INPUTS[112] => MUX_OUTPUT.DATAB
MUX_INPUTS[113] => MUX_OUTPUT.DATAB
MUX_INPUTS[114] => MUX_OUTPUT.DATAB
MUX_INPUTS[115] => MUX_OUTPUT.DATAB
MUX_INPUTS[116] => MUX_OUTPUT.DATAB
MUX_INPUTS[117] => MUX_OUTPUT.DATAB
MUX_INPUTS[118] => MUX_OUTPUT.DATAB
MUX_INPUTS[119] => MUX_OUTPUT.DATAB
MUX_INPUTS[120] => MUX_OUTPUT.DATAB
MUX_INPUTS[121] => MUX_OUTPUT.DATAB
MUX_INPUTS[122] => MUX_OUTPUT.DATAB
MUX_INPUTS[123] => MUX_OUTPUT.DATAB
MUX_INPUTS[124] => MUX_OUTPUT.DATAB
MUX_INPUTS[125] => MUX_OUTPUT.DATAB
MUX_INPUTS[126] => MUX_OUTPUT.DATAB
MUX_INPUTS[127] => MUX_OUTPUT.DATAB
MUX_INPUTS[128] => MUX_OUTPUT.DATAB
MUX_INPUTS[129] => MUX_OUTPUT.DATAB
MUX_INPUTS[130] => MUX_OUTPUT.DATAB
MUX_INPUTS[131] => MUX_OUTPUT.DATAB
MUX_INPUTS[132] => MUX_OUTPUT.DATAB
MUX_INPUTS[133] => MUX_OUTPUT.DATAB
MUX_INPUTS[134] => MUX_OUTPUT.DATAB
MUX_INPUTS[135] => MUX_OUTPUT.DATAB
MUX_INPUTS[136] => MUX_OUTPUT.DATAB
MUX_INPUTS[137] => MUX_OUTPUT.DATAB
MUX_SELECT[0] => Decoder0.IN0
MUX_OUTPUT[0] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[1] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[2] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[3] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[4] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[5] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[6] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[7] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[8] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[9] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[10] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[11] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[12] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[13] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[14] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[15] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[16] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[17] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[18] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[19] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[20] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[21] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[22] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[23] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[24] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[25] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[26] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[27] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[28] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[29] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[30] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[31] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[32] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[33] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[34] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[35] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[36] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[37] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[38] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[39] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[40] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[41] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[42] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[43] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[44] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[45] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[46] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[47] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[48] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[49] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[50] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[51] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[52] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[53] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[54] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[55] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[56] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[57] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[58] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[59] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[60] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[61] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[62] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[63] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[64] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[65] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[66] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[67] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
MUX_OUTPUT[68] <= MUX_OUTPUT.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:tx_output_inst
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[60] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[61] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[62] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[63] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[64] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[65] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[66] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[67] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:tx_output_inst|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
CLK => rData[1][34].CLK
CLK => rData[1][35].CLK
CLK => rData[1][36].CLK
CLK => rData[1][37].CLK
CLK => rData[1][38].CLK
CLK => rData[1][39].CLK
CLK => rData[1][40].CLK
CLK => rData[1][41].CLK
CLK => rData[1][42].CLK
CLK => rData[1][43].CLK
CLK => rData[1][44].CLK
CLK => rData[1][45].CLK
CLK => rData[1][46].CLK
CLK => rData[1][47].CLK
CLK => rData[1][48].CLK
CLK => rData[1][49].CLK
CLK => rData[1][50].CLK
CLK => rData[1][51].CLK
CLK => rData[1][52].CLK
CLK => rData[1][53].CLK
CLK => rData[1][54].CLK
CLK => rData[1][55].CLK
CLK => rData[1][56].CLK
CLK => rData[1][57].CLK
CLK => rData[1][58].CLK
CLK => rData[1][59].CLK
CLK => rData[1][60].CLK
CLK => rData[1][61].CLK
CLK => rData[1][62].CLK
CLK => rData[1][63].CLK
CLK => rData[1][64].CLK
CLK => rData[1][65].CLK
CLK => rData[1][66].CLK
CLK => rData[1][67].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA[34] => rData[1][34].DATAIN
WR_DATA[35] => rData[1][35].DATAIN
WR_DATA[36] => rData[1][36].DATAIN
WR_DATA[37] => rData[1][37].DATAIN
WR_DATA[38] => rData[1][38].DATAIN
WR_DATA[39] => rData[1][39].DATAIN
WR_DATA[40] => rData[1][40].DATAIN
WR_DATA[41] => rData[1][41].DATAIN
WR_DATA[42] => rData[1][42].DATAIN
WR_DATA[43] => rData[1][43].DATAIN
WR_DATA[44] => rData[1][44].DATAIN
WR_DATA[45] => rData[1][45].DATAIN
WR_DATA[46] => rData[1][46].DATAIN
WR_DATA[47] => rData[1][47].DATAIN
WR_DATA[48] => rData[1][48].DATAIN
WR_DATA[49] => rData[1][49].DATAIN
WR_DATA[50] => rData[1][50].DATAIN
WR_DATA[51] => rData[1][51].DATAIN
WR_DATA[52] => rData[1][52].DATAIN
WR_DATA[53] => rData[1][53].DATAIN
WR_DATA[54] => rData[1][54].DATAIN
WR_DATA[55] => rData[1][55].DATAIN
WR_DATA[56] => rData[1][56].DATAIN
WR_DATA[57] => rData[1][57].DATAIN
WR_DATA[58] => rData[1][58].DATAIN
WR_DATA[59] => rData[1][59].DATAIN
WR_DATA[60] => rData[1][60].DATAIN
WR_DATA[61] => rData[1][61].DATAIN
WR_DATA[62] => rData[1][62].DATAIN
WR_DATA[63] => rData[1][63].DATAIN
WR_DATA[64] => rData[1][64].DATAIN
WR_DATA[65] => rData[1][65].DATAIN
WR_DATA[66] => rData[1][66].DATAIN
WR_DATA[67] => rData[1][67].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= rData[1][34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= rData[1][35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= rData[1][36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= rData[1][37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= rData[1][38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= rData[1][39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= rData[1][40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= rData[1][41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= rData[1][42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= rData[1][43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= rData[1][44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= rData[1][45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= rData[1][46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= rData[1][47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= rData[1][48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= rData[1][49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= rData[1][50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= rData[1][51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= rData[1][52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= rData[1][53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= rData[1][54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= rData[1][55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= rData[1][56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= rData[1][57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= rData[1][58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= rData[1][59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= rData[1][60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= rData[1][61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= rData[1][62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= rData[1][63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= rData[1][64].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= rData[1][65].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= rData[1][66].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[67] <= rData[1][67].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst
CLK => CLK.IN7
RST_IN => always0.IN1
RST_OUT <= rRst.DB_MAX_OUTPUT_PORT_TYPE
RXC_DATA[0] => RXC_DATA[0].IN1
RXC_DATA[1] => RXC_DATA[1].IN1
RXC_DATA[2] => RXC_DATA[2].IN1
RXC_DATA[3] => RXC_DATA[3].IN1
RXC_DATA[4] => RXC_DATA[4].IN1
RXC_DATA[5] => RXC_DATA[5].IN1
RXC_DATA[6] => RXC_DATA[6].IN1
RXC_DATA[7] => RXC_DATA[7].IN1
RXC_DATA[8] => RXC_DATA[8].IN1
RXC_DATA[9] => RXC_DATA[9].IN1
RXC_DATA[10] => RXC_DATA[10].IN1
RXC_DATA[11] => RXC_DATA[11].IN1
RXC_DATA[12] => RXC_DATA[12].IN1
RXC_DATA[13] => RXC_DATA[13].IN1
RXC_DATA[14] => RXC_DATA[14].IN1
RXC_DATA[15] => RXC_DATA[15].IN1
RXC_DATA[16] => RXC_DATA[16].IN1
RXC_DATA[17] => RXC_DATA[17].IN1
RXC_DATA[18] => RXC_DATA[18].IN1
RXC_DATA[19] => RXC_DATA[19].IN1
RXC_DATA[20] => RXC_DATA[20].IN1
RXC_DATA[21] => RXC_DATA[21].IN1
RXC_DATA[22] => RXC_DATA[22].IN1
RXC_DATA[23] => RXC_DATA[23].IN1
RXC_DATA[24] => RXC_DATA[24].IN1
RXC_DATA[25] => RXC_DATA[25].IN1
RXC_DATA[26] => RXC_DATA[26].IN1
RXC_DATA[27] => RXC_DATA[27].IN1
RXC_DATA[28] => RXC_DATA[28].IN1
RXC_DATA[29] => RXC_DATA[29].IN1
RXC_DATA[30] => RXC_DATA[30].IN1
RXC_DATA[31] => RXC_DATA[31].IN1
RXC_DATA[32] => RXC_DATA[32].IN1
RXC_DATA[33] => RXC_DATA[33].IN1
RXC_DATA[34] => RXC_DATA[34].IN1
RXC_DATA[35] => RXC_DATA[35].IN1
RXC_DATA[36] => RXC_DATA[36].IN1
RXC_DATA[37] => RXC_DATA[37].IN1
RXC_DATA[38] => RXC_DATA[38].IN1
RXC_DATA[39] => RXC_DATA[39].IN1
RXC_DATA[40] => RXC_DATA[40].IN1
RXC_DATA[41] => RXC_DATA[41].IN1
RXC_DATA[42] => RXC_DATA[42].IN1
RXC_DATA[43] => RXC_DATA[43].IN1
RXC_DATA[44] => RXC_DATA[44].IN1
RXC_DATA[45] => RXC_DATA[45].IN1
RXC_DATA[46] => RXC_DATA[46].IN1
RXC_DATA[47] => RXC_DATA[47].IN1
RXC_DATA[48] => RXC_DATA[48].IN1
RXC_DATA[49] => RXC_DATA[49].IN1
RXC_DATA[50] => RXC_DATA[50].IN1
RXC_DATA[51] => RXC_DATA[51].IN1
RXC_DATA[52] => RXC_DATA[52].IN1
RXC_DATA[53] => RXC_DATA[53].IN1
RXC_DATA[54] => RXC_DATA[54].IN1
RXC_DATA[55] => RXC_DATA[55].IN1
RXC_DATA[56] => RXC_DATA[56].IN1
RXC_DATA[57] => RXC_DATA[57].IN1
RXC_DATA[58] => RXC_DATA[58].IN1
RXC_DATA[59] => RXC_DATA[59].IN1
RXC_DATA[60] => RXC_DATA[60].IN1
RXC_DATA[61] => RXC_DATA[61].IN1
RXC_DATA[62] => RXC_DATA[62].IN1
RXC_DATA[63] => RXC_DATA[63].IN1
RXC_DATA_VALID => RXC_DATA_VALID.IN1
RXC_DATA_WORD_ENABLE[0] => RXC_DATA_WORD_ENABLE[0].IN1
RXC_DATA_WORD_ENABLE[1] => RXC_DATA_WORD_ENABLE[1].IN1
RXC_DATA_START_FLAG => RXC_DATA_START_FLAG.IN1
RXC_DATA_START_OFFSET[0] => RXC_DATA_START_OFFSET[0].IN1
RXC_DATA_END_FLAG => RXC_DATA_END_FLAG.IN1
RXC_DATA_END_OFFSET[0] => RXC_DATA_END_OFFSET[0].IN1
RXC_META_LDWBE[0] => ~NO_FANOUT~
RXC_META_LDWBE[1] => ~NO_FANOUT~
RXC_META_LDWBE[2] => ~NO_FANOUT~
RXC_META_LDWBE[3] => ~NO_FANOUT~
RXC_META_FDWBE[0] => ~NO_FANOUT~
RXC_META_FDWBE[1] => ~NO_FANOUT~
RXC_META_FDWBE[2] => ~NO_FANOUT~
RXC_META_FDWBE[3] => ~NO_FANOUT~
RXC_META_TAG[0] => RXC_META_TAG[0].IN1
RXC_META_TAG[1] => RXC_META_TAG[1].IN1
RXC_META_TAG[2] => RXC_META_TAG[2].IN1
RXC_META_TAG[3] => RXC_META_TAG[3].IN1
RXC_META_TAG[4] => RXC_META_TAG[4].IN1
RXC_META_TAG[5] => ~NO_FANOUT~
RXC_META_TAG[6] => ~NO_FANOUT~
RXC_META_TAG[7] => ~NO_FANOUT~
RXC_META_ADDR[0] => ~NO_FANOUT~
RXC_META_ADDR[1] => ~NO_FANOUT~
RXC_META_ADDR[2] => ~NO_FANOUT~
RXC_META_ADDR[3] => ~NO_FANOUT~
RXC_META_ADDR[4] => ~NO_FANOUT~
RXC_META_ADDR[5] => ~NO_FANOUT~
RXC_META_ADDR[6] => ~NO_FANOUT~
RXC_META_TYPE[0] => ~NO_FANOUT~
RXC_META_TYPE[1] => ~NO_FANOUT~
RXC_META_TYPE[2] => ~NO_FANOUT~
RXC_META_LENGTH[0] => LessThan0.IN10
RXC_META_LENGTH[1] => LessThan0.IN9
RXC_META_LENGTH[2] => LessThan0.IN8
RXC_META_LENGTH[3] => LessThan0.IN7
RXC_META_LENGTH[4] => LessThan0.IN6
RXC_META_LENGTH[5] => LessThan0.IN5
RXC_META_LENGTH[6] => LessThan0.IN4
RXC_META_LENGTH[7] => LessThan0.IN3
RXC_META_LENGTH[8] => LessThan0.IN2
RXC_META_LENGTH[9] => LessThan0.IN1
RXC_META_BYTES_REMAINING[0] => ~NO_FANOUT~
RXC_META_BYTES_REMAINING[1] => ~NO_FANOUT~
RXC_META_BYTES_REMAINING[2] => LessThan0.IN20
RXC_META_BYTES_REMAINING[3] => LessThan0.IN19
RXC_META_BYTES_REMAINING[4] => LessThan0.IN18
RXC_META_BYTES_REMAINING[5] => LessThan0.IN17
RXC_META_BYTES_REMAINING[6] => LessThan0.IN16
RXC_META_BYTES_REMAINING[7] => LessThan0.IN15
RXC_META_BYTES_REMAINING[8] => LessThan0.IN14
RXC_META_BYTES_REMAINING[9] => LessThan0.IN13
RXC_META_BYTES_REMAINING[10] => LessThan0.IN12
RXC_META_BYTES_REMAINING[11] => LessThan0.IN11
RXC_META_COMPLETER_ID[0] => ~NO_FANOUT~
RXC_META_COMPLETER_ID[1] => ~NO_FANOUT~
RXC_META_COMPLETER_ID[2] => ~NO_FANOUT~
RXC_META_COMPLETER_ID[3] => ~NO_FANOUT~
RXC_META_COMPLETER_ID[4] => ~NO_FANOUT~
RXC_META_COMPLETER_ID[5] => ~NO_FANOUT~
RXC_META_COMPLETER_ID[6] => ~NO_FANOUT~
RXC_META_COMPLETER_ID[7] => ~NO_FANOUT~
RXC_META_COMPLETER_ID[8] => ~NO_FANOUT~
RXC_META_COMPLETER_ID[9] => ~NO_FANOUT~
RXC_META_COMPLETER_ID[10] => ~NO_FANOUT~
RXC_META_COMPLETER_ID[11] => ~NO_FANOUT~
RXC_META_COMPLETER_ID[12] => ~NO_FANOUT~
RXC_META_COMPLETER_ID[13] => ~NO_FANOUT~
RXC_META_COMPLETER_ID[14] => ~NO_FANOUT~
RXC_META_COMPLETER_ID[15] => ~NO_FANOUT~
RXC_META_EP => RXC_META_EP.IN1
RXR_DATA[0] => RXR_DATA[0].IN1
RXR_DATA[1] => RXR_DATA[1].IN1
RXR_DATA[2] => RXR_DATA[2].IN1
RXR_DATA[3] => RXR_DATA[3].IN1
RXR_DATA[4] => RXR_DATA[4].IN1
RXR_DATA[5] => RXR_DATA[5].IN1
RXR_DATA[6] => RXR_DATA[6].IN1
RXR_DATA[7] => RXR_DATA[7].IN1
RXR_DATA[8] => RXR_DATA[8].IN1
RXR_DATA[9] => RXR_DATA[9].IN1
RXR_DATA[10] => RXR_DATA[10].IN1
RXR_DATA[11] => RXR_DATA[11].IN1
RXR_DATA[12] => RXR_DATA[12].IN1
RXR_DATA[13] => RXR_DATA[13].IN1
RXR_DATA[14] => RXR_DATA[14].IN1
RXR_DATA[15] => RXR_DATA[15].IN1
RXR_DATA[16] => RXR_DATA[16].IN1
RXR_DATA[17] => RXR_DATA[17].IN1
RXR_DATA[18] => RXR_DATA[18].IN1
RXR_DATA[19] => RXR_DATA[19].IN1
RXR_DATA[20] => RXR_DATA[20].IN1
RXR_DATA[21] => RXR_DATA[21].IN1
RXR_DATA[22] => RXR_DATA[22].IN1
RXR_DATA[23] => RXR_DATA[23].IN1
RXR_DATA[24] => RXR_DATA[24].IN1
RXR_DATA[25] => RXR_DATA[25].IN1
RXR_DATA[26] => RXR_DATA[26].IN1
RXR_DATA[27] => RXR_DATA[27].IN1
RXR_DATA[28] => RXR_DATA[28].IN1
RXR_DATA[29] => RXR_DATA[29].IN1
RXR_DATA[30] => RXR_DATA[30].IN1
RXR_DATA[31] => RXR_DATA[31].IN1
RXR_DATA[32] => RXR_DATA[32].IN1
RXR_DATA[33] => RXR_DATA[33].IN1
RXR_DATA[34] => RXR_DATA[34].IN1
RXR_DATA[35] => RXR_DATA[35].IN1
RXR_DATA[36] => RXR_DATA[36].IN1
RXR_DATA[37] => RXR_DATA[37].IN1
RXR_DATA[38] => RXR_DATA[38].IN1
RXR_DATA[39] => RXR_DATA[39].IN1
RXR_DATA[40] => RXR_DATA[40].IN1
RXR_DATA[41] => RXR_DATA[41].IN1
RXR_DATA[42] => RXR_DATA[42].IN1
RXR_DATA[43] => RXR_DATA[43].IN1
RXR_DATA[44] => RXR_DATA[44].IN1
RXR_DATA[45] => RXR_DATA[45].IN1
RXR_DATA[46] => RXR_DATA[46].IN1
RXR_DATA[47] => RXR_DATA[47].IN1
RXR_DATA[48] => RXR_DATA[48].IN1
RXR_DATA[49] => RXR_DATA[49].IN1
RXR_DATA[50] => RXR_DATA[50].IN1
RXR_DATA[51] => RXR_DATA[51].IN1
RXR_DATA[52] => RXR_DATA[52].IN1
RXR_DATA[53] => RXR_DATA[53].IN1
RXR_DATA[54] => RXR_DATA[54].IN1
RXR_DATA[55] => RXR_DATA[55].IN1
RXR_DATA[56] => RXR_DATA[56].IN1
RXR_DATA[57] => RXR_DATA[57].IN1
RXR_DATA[58] => RXR_DATA[58].IN1
RXR_DATA[59] => RXR_DATA[59].IN1
RXR_DATA[60] => RXR_DATA[60].IN1
RXR_DATA[61] => RXR_DATA[61].IN1
RXR_DATA[62] => RXR_DATA[62].IN1
RXR_DATA[63] => RXR_DATA[63].IN1
RXR_DATA_VALID => RXR_DATA_VALID.IN1
RXR_DATA_WORD_ENABLE[0] => ~NO_FANOUT~
RXR_DATA_WORD_ENABLE[1] => ~NO_FANOUT~
RXR_DATA_START_FLAG => RXR_DATA_START_FLAG.IN1
RXR_DATA_START_OFFSET[0] => RXR_DATA_START_OFFSET[0].IN1
RXR_DATA_END_FLAG => RXR_DATA_END_FLAG.IN1
RXR_DATA_END_OFFSET[0] => RXR_DATA_END_OFFSET[0].IN1
RXR_META_FDWBE[0] => RXR_META_FDWBE[0].IN1
RXR_META_FDWBE[1] => RXR_META_FDWBE[1].IN1
RXR_META_FDWBE[2] => RXR_META_FDWBE[2].IN1
RXR_META_FDWBE[3] => RXR_META_FDWBE[3].IN1
RXR_META_LDWBE[0] => RXR_META_LDWBE[0].IN1
RXR_META_LDWBE[1] => RXR_META_LDWBE[1].IN1
RXR_META_LDWBE[2] => RXR_META_LDWBE[2].IN1
RXR_META_LDWBE[3] => RXR_META_LDWBE[3].IN1
RXR_META_TC[0] => RXR_META_TC[0].IN1
RXR_META_TC[1] => RXR_META_TC[1].IN1
RXR_META_TC[2] => RXR_META_TC[2].IN1
RXR_META_ATTR[0] => RXR_META_ATTR[0].IN1
RXR_META_ATTR[1] => RXR_META_ATTR[1].IN1
RXR_META_ATTR[2] => RXR_META_ATTR[2].IN1
RXR_META_TAG[0] => RXR_META_TAG[0].IN1
RXR_META_TAG[1] => RXR_META_TAG[1].IN1
RXR_META_TAG[2] => RXR_META_TAG[2].IN1
RXR_META_TAG[3] => RXR_META_TAG[3].IN1
RXR_META_TAG[4] => RXR_META_TAG[4].IN1
RXR_META_TAG[5] => RXR_META_TAG[5].IN1
RXR_META_TAG[6] => RXR_META_TAG[6].IN1
RXR_META_TAG[7] => RXR_META_TAG[7].IN1
RXR_META_TYPE[0] => RXR_META_TYPE[0].IN1
RXR_META_TYPE[1] => RXR_META_TYPE[1].IN1
RXR_META_TYPE[2] => RXR_META_TYPE[2].IN1
RXR_META_ADDR[0] => RXR_META_ADDR[0].IN1
RXR_META_ADDR[1] => RXR_META_ADDR[1].IN1
RXR_META_ADDR[2] => RXR_META_ADDR[2].IN1
RXR_META_ADDR[3] => RXR_META_ADDR[3].IN1
RXR_META_ADDR[4] => RXR_META_ADDR[4].IN1
RXR_META_ADDR[5] => RXR_META_ADDR[5].IN1
RXR_META_ADDR[6] => RXR_META_ADDR[6].IN1
RXR_META_ADDR[7] => RXR_META_ADDR[7].IN1
RXR_META_ADDR[8] => RXR_META_ADDR[8].IN1
RXR_META_ADDR[9] => RXR_META_ADDR[9].IN1
RXR_META_ADDR[10] => RXR_META_ADDR[10].IN1
RXR_META_ADDR[11] => RXR_META_ADDR[11].IN1
RXR_META_ADDR[12] => RXR_META_ADDR[12].IN1
RXR_META_ADDR[13] => RXR_META_ADDR[13].IN1
RXR_META_ADDR[14] => RXR_META_ADDR[14].IN1
RXR_META_ADDR[15] => RXR_META_ADDR[15].IN1
RXR_META_ADDR[16] => RXR_META_ADDR[16].IN1
RXR_META_ADDR[17] => RXR_META_ADDR[17].IN1
RXR_META_ADDR[18] => RXR_META_ADDR[18].IN1
RXR_META_ADDR[19] => RXR_META_ADDR[19].IN1
RXR_META_ADDR[20] => RXR_META_ADDR[20].IN1
RXR_META_ADDR[21] => RXR_META_ADDR[21].IN1
RXR_META_ADDR[22] => RXR_META_ADDR[22].IN1
RXR_META_ADDR[23] => RXR_META_ADDR[23].IN1
RXR_META_ADDR[24] => RXR_META_ADDR[24].IN1
RXR_META_ADDR[25] => RXR_META_ADDR[25].IN1
RXR_META_ADDR[26] => RXR_META_ADDR[26].IN1
RXR_META_ADDR[27] => RXR_META_ADDR[27].IN1
RXR_META_ADDR[28] => RXR_META_ADDR[28].IN1
RXR_META_ADDR[29] => RXR_META_ADDR[29].IN1
RXR_META_ADDR[30] => RXR_META_ADDR[30].IN1
RXR_META_ADDR[31] => RXR_META_ADDR[31].IN1
RXR_META_ADDR[32] => RXR_META_ADDR[32].IN1
RXR_META_ADDR[33] => RXR_META_ADDR[33].IN1
RXR_META_ADDR[34] => RXR_META_ADDR[34].IN1
RXR_META_ADDR[35] => RXR_META_ADDR[35].IN1
RXR_META_ADDR[36] => RXR_META_ADDR[36].IN1
RXR_META_ADDR[37] => RXR_META_ADDR[37].IN1
RXR_META_ADDR[38] => RXR_META_ADDR[38].IN1
RXR_META_ADDR[39] => RXR_META_ADDR[39].IN1
RXR_META_ADDR[40] => RXR_META_ADDR[40].IN1
RXR_META_ADDR[41] => RXR_META_ADDR[41].IN1
RXR_META_ADDR[42] => RXR_META_ADDR[42].IN1
RXR_META_ADDR[43] => RXR_META_ADDR[43].IN1
RXR_META_ADDR[44] => RXR_META_ADDR[44].IN1
RXR_META_ADDR[45] => RXR_META_ADDR[45].IN1
RXR_META_ADDR[46] => RXR_META_ADDR[46].IN1
RXR_META_ADDR[47] => RXR_META_ADDR[47].IN1
RXR_META_ADDR[48] => RXR_META_ADDR[48].IN1
RXR_META_ADDR[49] => RXR_META_ADDR[49].IN1
RXR_META_ADDR[50] => RXR_META_ADDR[50].IN1
RXR_META_ADDR[51] => RXR_META_ADDR[51].IN1
RXR_META_ADDR[52] => RXR_META_ADDR[52].IN1
RXR_META_ADDR[53] => RXR_META_ADDR[53].IN1
RXR_META_ADDR[54] => RXR_META_ADDR[54].IN1
RXR_META_ADDR[55] => RXR_META_ADDR[55].IN1
RXR_META_ADDR[56] => RXR_META_ADDR[56].IN1
RXR_META_ADDR[57] => RXR_META_ADDR[57].IN1
RXR_META_ADDR[58] => RXR_META_ADDR[58].IN1
RXR_META_ADDR[59] => RXR_META_ADDR[59].IN1
RXR_META_ADDR[60] => RXR_META_ADDR[60].IN1
RXR_META_ADDR[61] => RXR_META_ADDR[61].IN1
RXR_META_ADDR[62] => RXR_META_ADDR[62].IN1
RXR_META_ADDR[63] => RXR_META_ADDR[63].IN1
RXR_META_BAR_DECODED[0] => RXR_META_BAR_DECODED[0].IN1
RXR_META_BAR_DECODED[1] => RXR_META_BAR_DECODED[1].IN1
RXR_META_BAR_DECODED[2] => RXR_META_BAR_DECODED[2].IN1
RXR_META_BAR_DECODED[3] => RXR_META_BAR_DECODED[3].IN1
RXR_META_BAR_DECODED[4] => RXR_META_BAR_DECODED[4].IN1
RXR_META_BAR_DECODED[5] => RXR_META_BAR_DECODED[5].IN1
RXR_META_BAR_DECODED[6] => RXR_META_BAR_DECODED[6].IN1
RXR_META_BAR_DECODED[7] => RXR_META_BAR_DECODED[7].IN1
RXR_META_REQUESTER_ID[0] => RXR_META_REQUESTER_ID[0].IN1
RXR_META_REQUESTER_ID[1] => RXR_META_REQUESTER_ID[1].IN1
RXR_META_REQUESTER_ID[2] => RXR_META_REQUESTER_ID[2].IN1
RXR_META_REQUESTER_ID[3] => RXR_META_REQUESTER_ID[3].IN1
RXR_META_REQUESTER_ID[4] => RXR_META_REQUESTER_ID[4].IN1
RXR_META_REQUESTER_ID[5] => RXR_META_REQUESTER_ID[5].IN1
RXR_META_REQUESTER_ID[6] => RXR_META_REQUESTER_ID[6].IN1
RXR_META_REQUESTER_ID[7] => RXR_META_REQUESTER_ID[7].IN1
RXR_META_REQUESTER_ID[8] => RXR_META_REQUESTER_ID[8].IN1
RXR_META_REQUESTER_ID[9] => RXR_META_REQUESTER_ID[9].IN1
RXR_META_REQUESTER_ID[10] => RXR_META_REQUESTER_ID[10].IN1
RXR_META_REQUESTER_ID[11] => RXR_META_REQUESTER_ID[11].IN1
RXR_META_REQUESTER_ID[12] => RXR_META_REQUESTER_ID[12].IN1
RXR_META_REQUESTER_ID[13] => RXR_META_REQUESTER_ID[13].IN1
RXR_META_REQUESTER_ID[14] => RXR_META_REQUESTER_ID[14].IN1
RXR_META_REQUESTER_ID[15] => RXR_META_REQUESTER_ID[15].IN1
RXR_META_LENGTH[0] => RXR_META_LENGTH[0].IN1
RXR_META_LENGTH[1] => RXR_META_LENGTH[1].IN1
RXR_META_LENGTH[2] => RXR_META_LENGTH[2].IN1
RXR_META_LENGTH[3] => RXR_META_LENGTH[3].IN1
RXR_META_LENGTH[4] => RXR_META_LENGTH[4].IN1
RXR_META_LENGTH[5] => RXR_META_LENGTH[5].IN1
RXR_META_LENGTH[6] => RXR_META_LENGTH[6].IN1
RXR_META_LENGTH[7] => RXR_META_LENGTH[7].IN1
RXR_META_LENGTH[8] => RXR_META_LENGTH[8].IN1
RXR_META_LENGTH[9] => RXR_META_LENGTH[9].IN1
RXR_META_EP => ~NO_FANOUT~
TXC_DATA[0] <= TXC_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[1] <= TXC_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[2] <= TXC_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[3] <= TXC_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[4] <= TXC_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[5] <= TXC_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[6] <= TXC_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[7] <= TXC_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[8] <= TXC_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[9] <= TXC_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[10] <= TXC_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[11] <= TXC_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[12] <= TXC_DATA[12].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[13] <= TXC_DATA[13].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[14] <= TXC_DATA[14].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[15] <= TXC_DATA[15].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[16] <= TXC_DATA[16].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[17] <= TXC_DATA[17].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[18] <= TXC_DATA[18].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[19] <= TXC_DATA[19].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[20] <= TXC_DATA[20].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[21] <= TXC_DATA[21].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[22] <= TXC_DATA[22].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[23] <= TXC_DATA[23].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[24] <= TXC_DATA[24].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[25] <= TXC_DATA[25].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[26] <= TXC_DATA[26].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[27] <= TXC_DATA[27].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[28] <= TXC_DATA[28].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[29] <= TXC_DATA[29].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[30] <= TXC_DATA[30].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[31] <= TXC_DATA[31].DB_MAX_OUTPUT_PORT_TYPE
TXC_DATA[32] <= registers:reg_inst.TXC_DATA
TXC_DATA[33] <= registers:reg_inst.TXC_DATA
TXC_DATA[34] <= registers:reg_inst.TXC_DATA
TXC_DATA[35] <= registers:reg_inst.TXC_DATA
TXC_DATA[36] <= registers:reg_inst.TXC_DATA
TXC_DATA[37] <= registers:reg_inst.TXC_DATA
TXC_DATA[38] <= registers:reg_inst.TXC_DATA
TXC_DATA[39] <= registers:reg_inst.TXC_DATA
TXC_DATA[40] <= registers:reg_inst.TXC_DATA
TXC_DATA[41] <= registers:reg_inst.TXC_DATA
TXC_DATA[42] <= registers:reg_inst.TXC_DATA
TXC_DATA[43] <= registers:reg_inst.TXC_DATA
TXC_DATA[44] <= registers:reg_inst.TXC_DATA
TXC_DATA[45] <= registers:reg_inst.TXC_DATA
TXC_DATA[46] <= registers:reg_inst.TXC_DATA
TXC_DATA[47] <= registers:reg_inst.TXC_DATA
TXC_DATA[48] <= registers:reg_inst.TXC_DATA
TXC_DATA[49] <= registers:reg_inst.TXC_DATA
TXC_DATA[50] <= registers:reg_inst.TXC_DATA
TXC_DATA[51] <= registers:reg_inst.TXC_DATA
TXC_DATA[52] <= registers:reg_inst.TXC_DATA
TXC_DATA[53] <= registers:reg_inst.TXC_DATA
TXC_DATA[54] <= registers:reg_inst.TXC_DATA
TXC_DATA[55] <= registers:reg_inst.TXC_DATA
TXC_DATA[56] <= registers:reg_inst.TXC_DATA
TXC_DATA[57] <= registers:reg_inst.TXC_DATA
TXC_DATA[58] <= registers:reg_inst.TXC_DATA
TXC_DATA[59] <= registers:reg_inst.TXC_DATA
TXC_DATA[60] <= registers:reg_inst.TXC_DATA
TXC_DATA[61] <= registers:reg_inst.TXC_DATA
TXC_DATA[62] <= registers:reg_inst.TXC_DATA
TXC_DATA[63] <= registers:reg_inst.TXC_DATA
TXC_DATA_VALID <= registers:reg_inst.TXC_DATA_VALID
TXC_DATA_START_FLAG <= registers:reg_inst.TXC_DATA_START_FLAG
TXC_DATA_START_OFFSET[0] <= registers:reg_inst.TXC_DATA_START_OFFSET
TXC_DATA_END_FLAG <= registers:reg_inst.TXC_DATA_END_FLAG
TXC_DATA_END_OFFSET[0] <= registers:reg_inst.TXC_DATA_END_OFFSET
TXC_DATA_READY => TXC_DATA_READY.IN1
TXC_META_VALID <= registers:reg_inst.TXC_META_VALID
TXC_META_FDWBE[0] <= registers:reg_inst.TXC_META_FDWBE
TXC_META_FDWBE[1] <= registers:reg_inst.TXC_META_FDWBE
TXC_META_FDWBE[2] <= registers:reg_inst.TXC_META_FDWBE
TXC_META_FDWBE[3] <= registers:reg_inst.TXC_META_FDWBE
TXC_META_LDWBE[0] <= registers:reg_inst.TXC_META_LDWBE
TXC_META_LDWBE[1] <= registers:reg_inst.TXC_META_LDWBE
TXC_META_LDWBE[2] <= registers:reg_inst.TXC_META_LDWBE
TXC_META_LDWBE[3] <= registers:reg_inst.TXC_META_LDWBE
TXC_META_ADDR[0] <= registers:reg_inst.TXC_META_ADDR
TXC_META_ADDR[1] <= registers:reg_inst.TXC_META_ADDR
TXC_META_ADDR[2] <= registers:reg_inst.TXC_META_ADDR
TXC_META_ADDR[3] <= registers:reg_inst.TXC_META_ADDR
TXC_META_ADDR[4] <= registers:reg_inst.TXC_META_ADDR
TXC_META_ADDR[5] <= registers:reg_inst.TXC_META_ADDR
TXC_META_ADDR[6] <= registers:reg_inst.TXC_META_ADDR
TXC_META_TYPE[0] <= registers:reg_inst.TXC_META_TYPE
TXC_META_TYPE[1] <= registers:reg_inst.TXC_META_TYPE
TXC_META_TYPE[2] <= registers:reg_inst.TXC_META_TYPE
TXC_META_LENGTH[0] <= registers:reg_inst.TXC_META_LENGTH
TXC_META_LENGTH[1] <= registers:reg_inst.TXC_META_LENGTH
TXC_META_LENGTH[2] <= registers:reg_inst.TXC_META_LENGTH
TXC_META_LENGTH[3] <= registers:reg_inst.TXC_META_LENGTH
TXC_META_LENGTH[4] <= registers:reg_inst.TXC_META_LENGTH
TXC_META_LENGTH[5] <= registers:reg_inst.TXC_META_LENGTH
TXC_META_LENGTH[6] <= registers:reg_inst.TXC_META_LENGTH
TXC_META_LENGTH[7] <= registers:reg_inst.TXC_META_LENGTH
TXC_META_LENGTH[8] <= registers:reg_inst.TXC_META_LENGTH
TXC_META_LENGTH[9] <= registers:reg_inst.TXC_META_LENGTH
TXC_META_BYTE_COUNT[0] <= registers:reg_inst.TXC_META_BYTE_COUNT
TXC_META_BYTE_COUNT[1] <= registers:reg_inst.TXC_META_BYTE_COUNT
TXC_META_BYTE_COUNT[2] <= registers:reg_inst.TXC_META_BYTE_COUNT
TXC_META_BYTE_COUNT[3] <= registers:reg_inst.TXC_META_BYTE_COUNT
TXC_META_BYTE_COUNT[4] <= registers:reg_inst.TXC_META_BYTE_COUNT
TXC_META_BYTE_COUNT[5] <= registers:reg_inst.TXC_META_BYTE_COUNT
TXC_META_BYTE_COUNT[6] <= registers:reg_inst.TXC_META_BYTE_COUNT
TXC_META_BYTE_COUNT[7] <= registers:reg_inst.TXC_META_BYTE_COUNT
TXC_META_BYTE_COUNT[8] <= registers:reg_inst.TXC_META_BYTE_COUNT
TXC_META_BYTE_COUNT[9] <= registers:reg_inst.TXC_META_BYTE_COUNT
TXC_META_BYTE_COUNT[10] <= registers:reg_inst.TXC_META_BYTE_COUNT
TXC_META_BYTE_COUNT[11] <= registers:reg_inst.TXC_META_BYTE_COUNT
TXC_META_TAG[0] <= registers:reg_inst.TXC_META_TAG
TXC_META_TAG[1] <= registers:reg_inst.TXC_META_TAG
TXC_META_TAG[2] <= registers:reg_inst.TXC_META_TAG
TXC_META_TAG[3] <= registers:reg_inst.TXC_META_TAG
TXC_META_TAG[4] <= registers:reg_inst.TXC_META_TAG
TXC_META_TAG[5] <= registers:reg_inst.TXC_META_TAG
TXC_META_TAG[6] <= registers:reg_inst.TXC_META_TAG
TXC_META_TAG[7] <= registers:reg_inst.TXC_META_TAG
TXC_META_REQUESTER_ID[0] <= registers:reg_inst.TXC_META_REQUESTER_ID
TXC_META_REQUESTER_ID[1] <= registers:reg_inst.TXC_META_REQUESTER_ID
TXC_META_REQUESTER_ID[2] <= registers:reg_inst.TXC_META_REQUESTER_ID
TXC_META_REQUESTER_ID[3] <= registers:reg_inst.TXC_META_REQUESTER_ID
TXC_META_REQUESTER_ID[4] <= registers:reg_inst.TXC_META_REQUESTER_ID
TXC_META_REQUESTER_ID[5] <= registers:reg_inst.TXC_META_REQUESTER_ID
TXC_META_REQUESTER_ID[6] <= registers:reg_inst.TXC_META_REQUESTER_ID
TXC_META_REQUESTER_ID[7] <= registers:reg_inst.TXC_META_REQUESTER_ID
TXC_META_REQUESTER_ID[8] <= registers:reg_inst.TXC_META_REQUESTER_ID
TXC_META_REQUESTER_ID[9] <= registers:reg_inst.TXC_META_REQUESTER_ID
TXC_META_REQUESTER_ID[10] <= registers:reg_inst.TXC_META_REQUESTER_ID
TXC_META_REQUESTER_ID[11] <= registers:reg_inst.TXC_META_REQUESTER_ID
TXC_META_REQUESTER_ID[12] <= registers:reg_inst.TXC_META_REQUESTER_ID
TXC_META_REQUESTER_ID[13] <= registers:reg_inst.TXC_META_REQUESTER_ID
TXC_META_REQUESTER_ID[14] <= registers:reg_inst.TXC_META_REQUESTER_ID
TXC_META_REQUESTER_ID[15] <= registers:reg_inst.TXC_META_REQUESTER_ID
TXC_META_TC[0] <= registers:reg_inst.TXC_META_TC
TXC_META_TC[1] <= registers:reg_inst.TXC_META_TC
TXC_META_TC[2] <= registers:reg_inst.TXC_META_TC
TXC_META_ATTR[0] <= registers:reg_inst.TXC_META_ATTR
TXC_META_ATTR[1] <= registers:reg_inst.TXC_META_ATTR
TXC_META_ATTR[2] <= registers:reg_inst.TXC_META_ATTR
TXC_META_EP <= registers:reg_inst.TXC_META_EP
TXC_META_READY => TXC_META_READY.IN1
TXC_SENT => ~NO_FANOUT~
TXR_DATA_VALID <= tx_multiplexer:tx_mux_inst.TXR_DATA_VALID
TXR_DATA[0] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[1] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[2] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[3] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[4] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[5] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[6] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[7] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[8] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[9] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[10] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[11] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[12] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[13] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[14] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[15] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[16] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[17] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[18] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[19] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[20] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[21] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[22] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[23] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[24] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[25] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[26] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[27] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[28] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[29] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[30] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[31] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[32] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[33] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[34] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[35] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[36] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[37] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[38] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[39] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[40] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[41] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[42] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[43] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[44] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[45] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[46] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[47] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[48] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[49] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[50] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[51] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[52] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[53] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[54] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[55] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[56] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[57] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[58] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[59] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[60] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[61] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[62] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA[63] <= tx_multiplexer:tx_mux_inst.TXR_DATA
TXR_DATA_START_FLAG <= tx_multiplexer:tx_mux_inst.TXR_DATA_START_FLAG
TXR_DATA_START_OFFSET[0] <= tx_multiplexer:tx_mux_inst.TXR_DATA_START_OFFSET
TXR_DATA_END_FLAG <= tx_multiplexer:tx_mux_inst.TXR_DATA_END_FLAG
TXR_DATA_END_OFFSET[0] <= tx_multiplexer:tx_mux_inst.TXR_DATA_END_OFFSET
TXR_DATA_READY => TXR_DATA_READY.IN1
TXR_META_VALID <= tx_multiplexer:tx_mux_inst.TXR_META_VALID
TXR_META_FDWBE[0] <= tx_multiplexer:tx_mux_inst.TXR_META_FDWBE
TXR_META_FDWBE[1] <= tx_multiplexer:tx_mux_inst.TXR_META_FDWBE
TXR_META_FDWBE[2] <= tx_multiplexer:tx_mux_inst.TXR_META_FDWBE
TXR_META_FDWBE[3] <= tx_multiplexer:tx_mux_inst.TXR_META_FDWBE
TXR_META_LDWBE[0] <= tx_multiplexer:tx_mux_inst.TXR_META_LDWBE
TXR_META_LDWBE[1] <= tx_multiplexer:tx_mux_inst.TXR_META_LDWBE
TXR_META_LDWBE[2] <= tx_multiplexer:tx_mux_inst.TXR_META_LDWBE
TXR_META_LDWBE[3] <= tx_multiplexer:tx_mux_inst.TXR_META_LDWBE
TXR_META_ADDR[0] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[1] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[2] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[3] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[4] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[5] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[6] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[7] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[8] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[9] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[10] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[11] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[12] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[13] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[14] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[15] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[16] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[17] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[18] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[19] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[20] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[21] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[22] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[23] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[24] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[25] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[26] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[27] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[28] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[29] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[30] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[31] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[32] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[33] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[34] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[35] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[36] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[37] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[38] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[39] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[40] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[41] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[42] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[43] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[44] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[45] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[46] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[47] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[48] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[49] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[50] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[51] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[52] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[53] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[54] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[55] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[56] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[57] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[58] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[59] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[60] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[61] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[62] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_ADDR[63] <= tx_multiplexer:tx_mux_inst.TXR_META_ADDR
TXR_META_LENGTH[0] <= tx_multiplexer:tx_mux_inst.TXR_META_LENGTH
TXR_META_LENGTH[1] <= tx_multiplexer:tx_mux_inst.TXR_META_LENGTH
TXR_META_LENGTH[2] <= tx_multiplexer:tx_mux_inst.TXR_META_LENGTH
TXR_META_LENGTH[3] <= tx_multiplexer:tx_mux_inst.TXR_META_LENGTH
TXR_META_LENGTH[4] <= tx_multiplexer:tx_mux_inst.TXR_META_LENGTH
TXR_META_LENGTH[5] <= tx_multiplexer:tx_mux_inst.TXR_META_LENGTH
TXR_META_LENGTH[6] <= tx_multiplexer:tx_mux_inst.TXR_META_LENGTH
TXR_META_LENGTH[7] <= tx_multiplexer:tx_mux_inst.TXR_META_LENGTH
TXR_META_LENGTH[8] <= tx_multiplexer:tx_mux_inst.TXR_META_LENGTH
TXR_META_LENGTH[9] <= tx_multiplexer:tx_mux_inst.TXR_META_LENGTH
TXR_META_TAG[0] <= tx_multiplexer:tx_mux_inst.TXR_META_TAG
TXR_META_TAG[1] <= tx_multiplexer:tx_mux_inst.TXR_META_TAG
TXR_META_TAG[2] <= tx_multiplexer:tx_mux_inst.TXR_META_TAG
TXR_META_TAG[3] <= tx_multiplexer:tx_mux_inst.TXR_META_TAG
TXR_META_TAG[4] <= tx_multiplexer:tx_mux_inst.TXR_META_TAG
TXR_META_TAG[5] <= tx_multiplexer:tx_mux_inst.TXR_META_TAG
TXR_META_TAG[6] <= tx_multiplexer:tx_mux_inst.TXR_META_TAG
TXR_META_TAG[7] <= tx_multiplexer:tx_mux_inst.TXR_META_TAG
TXR_META_TC[0] <= tx_multiplexer:tx_mux_inst.TXR_META_TC
TXR_META_TC[1] <= tx_multiplexer:tx_mux_inst.TXR_META_TC
TXR_META_TC[2] <= tx_multiplexer:tx_mux_inst.TXR_META_TC
TXR_META_ATTR[0] <= tx_multiplexer:tx_mux_inst.TXR_META_ATTR
TXR_META_ATTR[1] <= tx_multiplexer:tx_mux_inst.TXR_META_ATTR
TXR_META_ATTR[2] <= tx_multiplexer:tx_mux_inst.TXR_META_ATTR
TXR_META_TYPE[0] <= tx_multiplexer:tx_mux_inst.TXR_META_TYPE
TXR_META_TYPE[1] <= tx_multiplexer:tx_mux_inst.TXR_META_TYPE
TXR_META_TYPE[2] <= tx_multiplexer:tx_mux_inst.TXR_META_TYPE
TXR_META_EP <= tx_multiplexer:tx_mux_inst.TXR_META_EP
TXR_META_READY => TXR_META_READY.IN1
TXR_SENT => TXR_SENT.IN1
CONFIG_COMPLETER_ID[0] => ~NO_FANOUT~
CONFIG_COMPLETER_ID[1] => ~NO_FANOUT~
CONFIG_COMPLETER_ID[2] => ~NO_FANOUT~
CONFIG_COMPLETER_ID[3] => ~NO_FANOUT~
CONFIG_COMPLETER_ID[4] => ~NO_FANOUT~
CONFIG_COMPLETER_ID[5] => ~NO_FANOUT~
CONFIG_COMPLETER_ID[6] => ~NO_FANOUT~
CONFIG_COMPLETER_ID[7] => ~NO_FANOUT~
CONFIG_COMPLETER_ID[8] => ~NO_FANOUT~
CONFIG_COMPLETER_ID[9] => ~NO_FANOUT~
CONFIG_COMPLETER_ID[10] => ~NO_FANOUT~
CONFIG_COMPLETER_ID[11] => ~NO_FANOUT~
CONFIG_COMPLETER_ID[12] => ~NO_FANOUT~
CONFIG_COMPLETER_ID[13] => ~NO_FANOUT~
CONFIG_COMPLETER_ID[14] => ~NO_FANOUT~
CONFIG_COMPLETER_ID[15] => ~NO_FANOUT~
CONFIG_BUS_MASTER_ENABLE => wCoreSettings[4].IN1
CONFIG_LINK_WIDTH[0] => wCoreSettings[5].IN1
CONFIG_LINK_WIDTH[1] => wCoreSettings[6].IN1
CONFIG_LINK_WIDTH[2] => wCoreSettings[7].IN1
CONFIG_LINK_WIDTH[3] => wCoreSettings[8].IN1
CONFIG_LINK_WIDTH[4] => wCoreSettings[9].IN1
CONFIG_LINK_WIDTH[5] => wCoreSettings[10].IN1
CONFIG_LINK_RATE[0] => wCoreSettings[11].IN1
CONFIG_LINK_RATE[1] => wCoreSettings[12].IN1
CONFIG_LINK_RATE[2] => ~NO_FANOUT~
CONFIG_LINK_RATE[3] => ~NO_FANOUT~
CONFIG_MAX_READ_REQUEST_SIZE[0] => CONFIG_MAX_READ_REQUEST_SIZE[0].IN4
CONFIG_MAX_READ_REQUEST_SIZE[1] => CONFIG_MAX_READ_REQUEST_SIZE[1].IN4
CONFIG_MAX_READ_REQUEST_SIZE[2] => CONFIG_MAX_READ_REQUEST_SIZE[2].IN4
CONFIG_MAX_PAYLOAD_SIZE[0] => CONFIG_MAX_PAYLOAD_SIZE[0].IN3
CONFIG_MAX_PAYLOAD_SIZE[1] => CONFIG_MAX_PAYLOAD_SIZE[1].IN3
CONFIG_MAX_PAYLOAD_SIZE[2] => CONFIG_MAX_PAYLOAD_SIZE[2].IN3
CONFIG_MAX_CPL_DATA[0] => CONFIG_MAX_CPL_DATA[0].IN1
CONFIG_MAX_CPL_DATA[1] => CONFIG_MAX_CPL_DATA[1].IN1
CONFIG_MAX_CPL_DATA[2] => CONFIG_MAX_CPL_DATA[2].IN1
CONFIG_MAX_CPL_DATA[3] => CONFIG_MAX_CPL_DATA[3].IN1
CONFIG_MAX_CPL_DATA[4] => CONFIG_MAX_CPL_DATA[4].IN1
CONFIG_MAX_CPL_DATA[5] => CONFIG_MAX_CPL_DATA[5].IN1
CONFIG_MAX_CPL_DATA[6] => CONFIG_MAX_CPL_DATA[6].IN1
CONFIG_MAX_CPL_DATA[7] => CONFIG_MAX_CPL_DATA[7].IN1
CONFIG_MAX_CPL_DATA[8] => CONFIG_MAX_CPL_DATA[8].IN1
CONFIG_MAX_CPL_DATA[9] => CONFIG_MAX_CPL_DATA[9].IN1
CONFIG_MAX_CPL_DATA[10] => CONFIG_MAX_CPL_DATA[10].IN1
CONFIG_MAX_CPL_DATA[11] => CONFIG_MAX_CPL_DATA[11].IN1
CONFIG_MAX_CPL_HDR[0] => CONFIG_MAX_CPL_HDR[0].IN1
CONFIG_MAX_CPL_HDR[1] => CONFIG_MAX_CPL_HDR[1].IN1
CONFIG_MAX_CPL_HDR[2] => CONFIG_MAX_CPL_HDR[2].IN1
CONFIG_MAX_CPL_HDR[3] => CONFIG_MAX_CPL_HDR[3].IN1
CONFIG_MAX_CPL_HDR[4] => CONFIG_MAX_CPL_HDR[4].IN1
CONFIG_MAX_CPL_HDR[5] => CONFIG_MAX_CPL_HDR[5].IN1
CONFIG_MAX_CPL_HDR[6] => CONFIG_MAX_CPL_HDR[6].IN1
CONFIG_MAX_CPL_HDR[7] => CONFIG_MAX_CPL_HDR[7].IN1
CONFIG_INTERRUPT_MSIENABLE => CONFIG_INTERRUPT_MSIENABLE.IN1
CONFIG_CPL_BOUNDARY_SEL => CONFIG_CPL_BOUNDARY_SEL.IN1
INTR_MSI_RDY => INTR_MSI_RDY.IN1
INTR_MSI_REQUEST <= interrupt:intr.INTR_MSI_REQUEST
CHNL_RX_CLK[0] => CHNL_RX_CLK[0].IN1
CHNL_RX_CLK[1] => CHNL_RX_CLK[1].IN1
CHNL_RX[0] <= channel:channels[0].channel.CHNL_RX
CHNL_RX[1] <= channel:channels[1].channel.CHNL_RX
CHNL_RX_ACK[0] => CHNL_RX_ACK[0].IN1
CHNL_RX_ACK[1] => CHNL_RX_ACK[1].IN1
CHNL_RX_LAST[0] <= channel:channels[0].channel.CHNL_RX_LAST
CHNL_RX_LAST[1] <= channel:channels[1].channel.CHNL_RX_LAST
CHNL_RX_LEN[0] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[1] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[2] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[3] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[4] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[5] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[6] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[7] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[8] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[9] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[10] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[11] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[12] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[13] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[14] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[15] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[16] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[17] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[18] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[19] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[20] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[21] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[22] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[23] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[24] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[25] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[26] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[27] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[28] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[29] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[30] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[31] <= channel:channels[0].channel.CHNL_RX_LEN
CHNL_RX_LEN[32] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[33] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[34] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[35] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[36] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[37] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[38] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[39] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[40] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[41] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[42] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[43] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[44] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[45] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[46] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[47] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[48] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[49] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[50] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[51] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[52] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[53] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[54] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[55] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[56] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[57] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[58] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[59] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[60] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[61] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[62] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_LEN[63] <= channel:channels[1].channel.CHNL_RX_LEN
CHNL_RX_OFF[0] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[1] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[2] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[3] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[4] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[5] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[6] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[7] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[8] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[9] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[10] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[11] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[12] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[13] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[14] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[15] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[16] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[17] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[18] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[19] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[20] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[21] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[22] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[23] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[24] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[25] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[26] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[27] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[28] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[29] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[30] <= channel:channels[0].channel.CHNL_RX_OFF
CHNL_RX_OFF[31] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[32] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[33] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[34] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[35] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[36] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[37] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[38] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[39] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[40] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[41] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[42] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[43] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[44] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[45] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[46] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[47] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[48] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[49] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[50] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[51] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[52] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[53] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[54] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[55] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[56] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[57] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[58] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[59] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[60] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_OFF[61] <= channel:channels[1].channel.CHNL_RX_OFF
CHNL_RX_DATA[0] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[1] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[2] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[3] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[4] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[5] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[6] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[7] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[8] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[9] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[10] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[11] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[12] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[13] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[14] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[15] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[16] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[17] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[18] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[19] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[20] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[21] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[22] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[23] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[24] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[25] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[26] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[27] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[28] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[29] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[30] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[31] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[32] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[33] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[34] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[35] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[36] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[37] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[38] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[39] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[40] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[41] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[42] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[43] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[44] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[45] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[46] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[47] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[48] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[49] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[50] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[51] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[52] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[53] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[54] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[55] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[56] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[57] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[58] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[59] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[60] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[61] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[62] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[63] <= channel:channels[0].channel.CHNL_RX_DATA
CHNL_RX_DATA[64] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[65] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[66] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[67] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[68] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[69] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[70] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[71] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[72] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[73] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[74] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[75] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[76] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[77] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[78] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[79] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[80] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[81] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[82] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[83] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[84] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[85] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[86] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[87] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[88] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[89] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[90] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[91] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[92] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[93] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[94] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[95] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[96] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[97] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[98] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[99] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[100] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[101] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[102] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[103] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[104] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[105] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[106] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[107] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[108] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[109] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[110] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[111] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[112] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[113] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[114] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[115] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[116] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[117] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[118] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[119] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[120] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[121] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[122] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[123] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[124] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[125] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[126] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA[127] <= channel:channels[1].channel.CHNL_RX_DATA
CHNL_RX_DATA_VALID[0] <= channel:channels[0].channel.CHNL_RX_DATA_VALID
CHNL_RX_DATA_VALID[1] <= channel:channels[1].channel.CHNL_RX_DATA_VALID
CHNL_RX_DATA_REN[0] => CHNL_RX_DATA_REN[0].IN1
CHNL_RX_DATA_REN[1] => CHNL_RX_DATA_REN[1].IN1
CHNL_TX_CLK[0] => CHNL_TX_CLK[0].IN1
CHNL_TX_CLK[1] => CHNL_TX_CLK[1].IN1
CHNL_TX[0] => CHNL_TX[0].IN1
CHNL_TX[1] => CHNL_TX[1].IN1
CHNL_TX_ACK[0] <= channel:channels[0].channel.CHNL_TX_ACK
CHNL_TX_ACK[1] <= channel:channels[1].channel.CHNL_TX_ACK
CHNL_TX_LAST[0] => CHNL_TX_LAST[0].IN1
CHNL_TX_LAST[1] => CHNL_TX_LAST[1].IN1
CHNL_TX_LEN[0] => CHNL_TX_LEN[0].IN1
CHNL_TX_LEN[1] => CHNL_TX_LEN[1].IN1
CHNL_TX_LEN[2] => CHNL_TX_LEN[2].IN1
CHNL_TX_LEN[3] => CHNL_TX_LEN[3].IN1
CHNL_TX_LEN[4] => CHNL_TX_LEN[4].IN1
CHNL_TX_LEN[5] => CHNL_TX_LEN[5].IN1
CHNL_TX_LEN[6] => CHNL_TX_LEN[6].IN1
CHNL_TX_LEN[7] => CHNL_TX_LEN[7].IN1
CHNL_TX_LEN[8] => CHNL_TX_LEN[8].IN1
CHNL_TX_LEN[9] => CHNL_TX_LEN[9].IN1
CHNL_TX_LEN[10] => CHNL_TX_LEN[10].IN1
CHNL_TX_LEN[11] => CHNL_TX_LEN[11].IN1
CHNL_TX_LEN[12] => CHNL_TX_LEN[12].IN1
CHNL_TX_LEN[13] => CHNL_TX_LEN[13].IN1
CHNL_TX_LEN[14] => CHNL_TX_LEN[14].IN1
CHNL_TX_LEN[15] => CHNL_TX_LEN[15].IN1
CHNL_TX_LEN[16] => CHNL_TX_LEN[16].IN1
CHNL_TX_LEN[17] => CHNL_TX_LEN[17].IN1
CHNL_TX_LEN[18] => CHNL_TX_LEN[18].IN1
CHNL_TX_LEN[19] => CHNL_TX_LEN[19].IN1
CHNL_TX_LEN[20] => CHNL_TX_LEN[20].IN1
CHNL_TX_LEN[21] => CHNL_TX_LEN[21].IN1
CHNL_TX_LEN[22] => CHNL_TX_LEN[22].IN1
CHNL_TX_LEN[23] => CHNL_TX_LEN[23].IN1
CHNL_TX_LEN[24] => CHNL_TX_LEN[24].IN1
CHNL_TX_LEN[25] => CHNL_TX_LEN[25].IN1
CHNL_TX_LEN[26] => CHNL_TX_LEN[26].IN1
CHNL_TX_LEN[27] => CHNL_TX_LEN[27].IN1
CHNL_TX_LEN[28] => CHNL_TX_LEN[28].IN1
CHNL_TX_LEN[29] => CHNL_TX_LEN[29].IN1
CHNL_TX_LEN[30] => CHNL_TX_LEN[30].IN1
CHNL_TX_LEN[31] => CHNL_TX_LEN[31].IN1
CHNL_TX_LEN[32] => CHNL_TX_LEN[32].IN1
CHNL_TX_LEN[33] => CHNL_TX_LEN[33].IN1
CHNL_TX_LEN[34] => CHNL_TX_LEN[34].IN1
CHNL_TX_LEN[35] => CHNL_TX_LEN[35].IN1
CHNL_TX_LEN[36] => CHNL_TX_LEN[36].IN1
CHNL_TX_LEN[37] => CHNL_TX_LEN[37].IN1
CHNL_TX_LEN[38] => CHNL_TX_LEN[38].IN1
CHNL_TX_LEN[39] => CHNL_TX_LEN[39].IN1
CHNL_TX_LEN[40] => CHNL_TX_LEN[40].IN1
CHNL_TX_LEN[41] => CHNL_TX_LEN[41].IN1
CHNL_TX_LEN[42] => CHNL_TX_LEN[42].IN1
CHNL_TX_LEN[43] => CHNL_TX_LEN[43].IN1
CHNL_TX_LEN[44] => CHNL_TX_LEN[44].IN1
CHNL_TX_LEN[45] => CHNL_TX_LEN[45].IN1
CHNL_TX_LEN[46] => CHNL_TX_LEN[46].IN1
CHNL_TX_LEN[47] => CHNL_TX_LEN[47].IN1
CHNL_TX_LEN[48] => CHNL_TX_LEN[48].IN1
CHNL_TX_LEN[49] => CHNL_TX_LEN[49].IN1
CHNL_TX_LEN[50] => CHNL_TX_LEN[50].IN1
CHNL_TX_LEN[51] => CHNL_TX_LEN[51].IN1
CHNL_TX_LEN[52] => CHNL_TX_LEN[52].IN1
CHNL_TX_LEN[53] => CHNL_TX_LEN[53].IN1
CHNL_TX_LEN[54] => CHNL_TX_LEN[54].IN1
CHNL_TX_LEN[55] => CHNL_TX_LEN[55].IN1
CHNL_TX_LEN[56] => CHNL_TX_LEN[56].IN1
CHNL_TX_LEN[57] => CHNL_TX_LEN[57].IN1
CHNL_TX_LEN[58] => CHNL_TX_LEN[58].IN1
CHNL_TX_LEN[59] => CHNL_TX_LEN[59].IN1
CHNL_TX_LEN[60] => CHNL_TX_LEN[60].IN1
CHNL_TX_LEN[61] => CHNL_TX_LEN[61].IN1
CHNL_TX_LEN[62] => CHNL_TX_LEN[62].IN1
CHNL_TX_LEN[63] => CHNL_TX_LEN[63].IN1
CHNL_TX_OFF[0] => CHNL_TX_OFF[0].IN1
CHNL_TX_OFF[1] => CHNL_TX_OFF[1].IN1
CHNL_TX_OFF[2] => CHNL_TX_OFF[2].IN1
CHNL_TX_OFF[3] => CHNL_TX_OFF[3].IN1
CHNL_TX_OFF[4] => CHNL_TX_OFF[4].IN1
CHNL_TX_OFF[5] => CHNL_TX_OFF[5].IN1
CHNL_TX_OFF[6] => CHNL_TX_OFF[6].IN1
CHNL_TX_OFF[7] => CHNL_TX_OFF[7].IN1
CHNL_TX_OFF[8] => CHNL_TX_OFF[8].IN1
CHNL_TX_OFF[9] => CHNL_TX_OFF[9].IN1
CHNL_TX_OFF[10] => CHNL_TX_OFF[10].IN1
CHNL_TX_OFF[11] => CHNL_TX_OFF[11].IN1
CHNL_TX_OFF[12] => CHNL_TX_OFF[12].IN1
CHNL_TX_OFF[13] => CHNL_TX_OFF[13].IN1
CHNL_TX_OFF[14] => CHNL_TX_OFF[14].IN1
CHNL_TX_OFF[15] => CHNL_TX_OFF[15].IN1
CHNL_TX_OFF[16] => CHNL_TX_OFF[16].IN1
CHNL_TX_OFF[17] => CHNL_TX_OFF[17].IN1
CHNL_TX_OFF[18] => CHNL_TX_OFF[18].IN1
CHNL_TX_OFF[19] => CHNL_TX_OFF[19].IN1
CHNL_TX_OFF[20] => CHNL_TX_OFF[20].IN1
CHNL_TX_OFF[21] => CHNL_TX_OFF[21].IN1
CHNL_TX_OFF[22] => CHNL_TX_OFF[22].IN1
CHNL_TX_OFF[23] => CHNL_TX_OFF[23].IN1
CHNL_TX_OFF[24] => CHNL_TX_OFF[24].IN1
CHNL_TX_OFF[25] => CHNL_TX_OFF[25].IN1
CHNL_TX_OFF[26] => CHNL_TX_OFF[26].IN1
CHNL_TX_OFF[27] => CHNL_TX_OFF[27].IN1
CHNL_TX_OFF[28] => CHNL_TX_OFF[28].IN1
CHNL_TX_OFF[29] => CHNL_TX_OFF[29].IN1
CHNL_TX_OFF[30] => CHNL_TX_OFF[30].IN1
CHNL_TX_OFF[31] => CHNL_TX_OFF[31].IN1
CHNL_TX_OFF[32] => CHNL_TX_OFF[32].IN1
CHNL_TX_OFF[33] => CHNL_TX_OFF[33].IN1
CHNL_TX_OFF[34] => CHNL_TX_OFF[34].IN1
CHNL_TX_OFF[35] => CHNL_TX_OFF[35].IN1
CHNL_TX_OFF[36] => CHNL_TX_OFF[36].IN1
CHNL_TX_OFF[37] => CHNL_TX_OFF[37].IN1
CHNL_TX_OFF[38] => CHNL_TX_OFF[38].IN1
CHNL_TX_OFF[39] => CHNL_TX_OFF[39].IN1
CHNL_TX_OFF[40] => CHNL_TX_OFF[40].IN1
CHNL_TX_OFF[41] => CHNL_TX_OFF[41].IN1
CHNL_TX_OFF[42] => CHNL_TX_OFF[42].IN1
CHNL_TX_OFF[43] => CHNL_TX_OFF[43].IN1
CHNL_TX_OFF[44] => CHNL_TX_OFF[44].IN1
CHNL_TX_OFF[45] => CHNL_TX_OFF[45].IN1
CHNL_TX_OFF[46] => CHNL_TX_OFF[46].IN1
CHNL_TX_OFF[47] => CHNL_TX_OFF[47].IN1
CHNL_TX_OFF[48] => CHNL_TX_OFF[48].IN1
CHNL_TX_OFF[49] => CHNL_TX_OFF[49].IN1
CHNL_TX_OFF[50] => CHNL_TX_OFF[50].IN1
CHNL_TX_OFF[51] => CHNL_TX_OFF[51].IN1
CHNL_TX_OFF[52] => CHNL_TX_OFF[52].IN1
CHNL_TX_OFF[53] => CHNL_TX_OFF[53].IN1
CHNL_TX_OFF[54] => CHNL_TX_OFF[54].IN1
CHNL_TX_OFF[55] => CHNL_TX_OFF[55].IN1
CHNL_TX_OFF[56] => CHNL_TX_OFF[56].IN1
CHNL_TX_OFF[57] => CHNL_TX_OFF[57].IN1
CHNL_TX_OFF[58] => CHNL_TX_OFF[58].IN1
CHNL_TX_OFF[59] => CHNL_TX_OFF[59].IN1
CHNL_TX_OFF[60] => CHNL_TX_OFF[60].IN1
CHNL_TX_OFF[61] => CHNL_TX_OFF[61].IN1
CHNL_TX_DATA[0] => CHNL_TX_DATA[0].IN1
CHNL_TX_DATA[1] => CHNL_TX_DATA[1].IN1
CHNL_TX_DATA[2] => CHNL_TX_DATA[2].IN1
CHNL_TX_DATA[3] => CHNL_TX_DATA[3].IN1
CHNL_TX_DATA[4] => CHNL_TX_DATA[4].IN1
CHNL_TX_DATA[5] => CHNL_TX_DATA[5].IN1
CHNL_TX_DATA[6] => CHNL_TX_DATA[6].IN1
CHNL_TX_DATA[7] => CHNL_TX_DATA[7].IN1
CHNL_TX_DATA[8] => CHNL_TX_DATA[8].IN1
CHNL_TX_DATA[9] => CHNL_TX_DATA[9].IN1
CHNL_TX_DATA[10] => CHNL_TX_DATA[10].IN1
CHNL_TX_DATA[11] => CHNL_TX_DATA[11].IN1
CHNL_TX_DATA[12] => CHNL_TX_DATA[12].IN1
CHNL_TX_DATA[13] => CHNL_TX_DATA[13].IN1
CHNL_TX_DATA[14] => CHNL_TX_DATA[14].IN1
CHNL_TX_DATA[15] => CHNL_TX_DATA[15].IN1
CHNL_TX_DATA[16] => CHNL_TX_DATA[16].IN1
CHNL_TX_DATA[17] => CHNL_TX_DATA[17].IN1
CHNL_TX_DATA[18] => CHNL_TX_DATA[18].IN1
CHNL_TX_DATA[19] => CHNL_TX_DATA[19].IN1
CHNL_TX_DATA[20] => CHNL_TX_DATA[20].IN1
CHNL_TX_DATA[21] => CHNL_TX_DATA[21].IN1
CHNL_TX_DATA[22] => CHNL_TX_DATA[22].IN1
CHNL_TX_DATA[23] => CHNL_TX_DATA[23].IN1
CHNL_TX_DATA[24] => CHNL_TX_DATA[24].IN1
CHNL_TX_DATA[25] => CHNL_TX_DATA[25].IN1
CHNL_TX_DATA[26] => CHNL_TX_DATA[26].IN1
CHNL_TX_DATA[27] => CHNL_TX_DATA[27].IN1
CHNL_TX_DATA[28] => CHNL_TX_DATA[28].IN1
CHNL_TX_DATA[29] => CHNL_TX_DATA[29].IN1
CHNL_TX_DATA[30] => CHNL_TX_DATA[30].IN1
CHNL_TX_DATA[31] => CHNL_TX_DATA[31].IN1
CHNL_TX_DATA[32] => CHNL_TX_DATA[32].IN1
CHNL_TX_DATA[33] => CHNL_TX_DATA[33].IN1
CHNL_TX_DATA[34] => CHNL_TX_DATA[34].IN1
CHNL_TX_DATA[35] => CHNL_TX_DATA[35].IN1
CHNL_TX_DATA[36] => CHNL_TX_DATA[36].IN1
CHNL_TX_DATA[37] => CHNL_TX_DATA[37].IN1
CHNL_TX_DATA[38] => CHNL_TX_DATA[38].IN1
CHNL_TX_DATA[39] => CHNL_TX_DATA[39].IN1
CHNL_TX_DATA[40] => CHNL_TX_DATA[40].IN1
CHNL_TX_DATA[41] => CHNL_TX_DATA[41].IN1
CHNL_TX_DATA[42] => CHNL_TX_DATA[42].IN1
CHNL_TX_DATA[43] => CHNL_TX_DATA[43].IN1
CHNL_TX_DATA[44] => CHNL_TX_DATA[44].IN1
CHNL_TX_DATA[45] => CHNL_TX_DATA[45].IN1
CHNL_TX_DATA[46] => CHNL_TX_DATA[46].IN1
CHNL_TX_DATA[47] => CHNL_TX_DATA[47].IN1
CHNL_TX_DATA[48] => CHNL_TX_DATA[48].IN1
CHNL_TX_DATA[49] => CHNL_TX_DATA[49].IN1
CHNL_TX_DATA[50] => CHNL_TX_DATA[50].IN1
CHNL_TX_DATA[51] => CHNL_TX_DATA[51].IN1
CHNL_TX_DATA[52] => CHNL_TX_DATA[52].IN1
CHNL_TX_DATA[53] => CHNL_TX_DATA[53].IN1
CHNL_TX_DATA[54] => CHNL_TX_DATA[54].IN1
CHNL_TX_DATA[55] => CHNL_TX_DATA[55].IN1
CHNL_TX_DATA[56] => CHNL_TX_DATA[56].IN1
CHNL_TX_DATA[57] => CHNL_TX_DATA[57].IN1
CHNL_TX_DATA[58] => CHNL_TX_DATA[58].IN1
CHNL_TX_DATA[59] => CHNL_TX_DATA[59].IN1
CHNL_TX_DATA[60] => CHNL_TX_DATA[60].IN1
CHNL_TX_DATA[61] => CHNL_TX_DATA[61].IN1
CHNL_TX_DATA[62] => CHNL_TX_DATA[62].IN1
CHNL_TX_DATA[63] => CHNL_TX_DATA[63].IN1
CHNL_TX_DATA[64] => CHNL_TX_DATA[64].IN1
CHNL_TX_DATA[65] => CHNL_TX_DATA[65].IN1
CHNL_TX_DATA[66] => CHNL_TX_DATA[66].IN1
CHNL_TX_DATA[67] => CHNL_TX_DATA[67].IN1
CHNL_TX_DATA[68] => CHNL_TX_DATA[68].IN1
CHNL_TX_DATA[69] => CHNL_TX_DATA[69].IN1
CHNL_TX_DATA[70] => CHNL_TX_DATA[70].IN1
CHNL_TX_DATA[71] => CHNL_TX_DATA[71].IN1
CHNL_TX_DATA[72] => CHNL_TX_DATA[72].IN1
CHNL_TX_DATA[73] => CHNL_TX_DATA[73].IN1
CHNL_TX_DATA[74] => CHNL_TX_DATA[74].IN1
CHNL_TX_DATA[75] => CHNL_TX_DATA[75].IN1
CHNL_TX_DATA[76] => CHNL_TX_DATA[76].IN1
CHNL_TX_DATA[77] => CHNL_TX_DATA[77].IN1
CHNL_TX_DATA[78] => CHNL_TX_DATA[78].IN1
CHNL_TX_DATA[79] => CHNL_TX_DATA[79].IN1
CHNL_TX_DATA[80] => CHNL_TX_DATA[80].IN1
CHNL_TX_DATA[81] => CHNL_TX_DATA[81].IN1
CHNL_TX_DATA[82] => CHNL_TX_DATA[82].IN1
CHNL_TX_DATA[83] => CHNL_TX_DATA[83].IN1
CHNL_TX_DATA[84] => CHNL_TX_DATA[84].IN1
CHNL_TX_DATA[85] => CHNL_TX_DATA[85].IN1
CHNL_TX_DATA[86] => CHNL_TX_DATA[86].IN1
CHNL_TX_DATA[87] => CHNL_TX_DATA[87].IN1
CHNL_TX_DATA[88] => CHNL_TX_DATA[88].IN1
CHNL_TX_DATA[89] => CHNL_TX_DATA[89].IN1
CHNL_TX_DATA[90] => CHNL_TX_DATA[90].IN1
CHNL_TX_DATA[91] => CHNL_TX_DATA[91].IN1
CHNL_TX_DATA[92] => CHNL_TX_DATA[92].IN1
CHNL_TX_DATA[93] => CHNL_TX_DATA[93].IN1
CHNL_TX_DATA[94] => CHNL_TX_DATA[94].IN1
CHNL_TX_DATA[95] => CHNL_TX_DATA[95].IN1
CHNL_TX_DATA[96] => CHNL_TX_DATA[96].IN1
CHNL_TX_DATA[97] => CHNL_TX_DATA[97].IN1
CHNL_TX_DATA[98] => CHNL_TX_DATA[98].IN1
CHNL_TX_DATA[99] => CHNL_TX_DATA[99].IN1
CHNL_TX_DATA[100] => CHNL_TX_DATA[100].IN1
CHNL_TX_DATA[101] => CHNL_TX_DATA[101].IN1
CHNL_TX_DATA[102] => CHNL_TX_DATA[102].IN1
CHNL_TX_DATA[103] => CHNL_TX_DATA[103].IN1
CHNL_TX_DATA[104] => CHNL_TX_DATA[104].IN1
CHNL_TX_DATA[105] => CHNL_TX_DATA[105].IN1
CHNL_TX_DATA[106] => CHNL_TX_DATA[106].IN1
CHNL_TX_DATA[107] => CHNL_TX_DATA[107].IN1
CHNL_TX_DATA[108] => CHNL_TX_DATA[108].IN1
CHNL_TX_DATA[109] => CHNL_TX_DATA[109].IN1
CHNL_TX_DATA[110] => CHNL_TX_DATA[110].IN1
CHNL_TX_DATA[111] => CHNL_TX_DATA[111].IN1
CHNL_TX_DATA[112] => CHNL_TX_DATA[112].IN1
CHNL_TX_DATA[113] => CHNL_TX_DATA[113].IN1
CHNL_TX_DATA[114] => CHNL_TX_DATA[114].IN1
CHNL_TX_DATA[115] => CHNL_TX_DATA[115].IN1
CHNL_TX_DATA[116] => CHNL_TX_DATA[116].IN1
CHNL_TX_DATA[117] => CHNL_TX_DATA[117].IN1
CHNL_TX_DATA[118] => CHNL_TX_DATA[118].IN1
CHNL_TX_DATA[119] => CHNL_TX_DATA[119].IN1
CHNL_TX_DATA[120] => CHNL_TX_DATA[120].IN1
CHNL_TX_DATA[121] => CHNL_TX_DATA[121].IN1
CHNL_TX_DATA[122] => CHNL_TX_DATA[122].IN1
CHNL_TX_DATA[123] => CHNL_TX_DATA[123].IN1
CHNL_TX_DATA[124] => CHNL_TX_DATA[124].IN1
CHNL_TX_DATA[125] => CHNL_TX_DATA[125].IN1
CHNL_TX_DATA[126] => CHNL_TX_DATA[126].IN1
CHNL_TX_DATA[127] => CHNL_TX_DATA[127].IN1
CHNL_TX_DATA_VALID[0] => CHNL_TX_DATA_VALID[0].IN1
CHNL_TX_DATA_VALID[1] => CHNL_TX_DATA_VALID[1].IN1
CHNL_TX_DATA_REN[0] <= channel:channels[0].channel.CHNL_TX_DATA_REN
CHNL_TX_DATA_REN[1] <= channel:channels[1].channel.CHNL_TX_DATA_REN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue
CLK => CLK.IN4
RST => RST.IN1
VALID => VALID.IN1
DATA[0] => DATA[0].IN1
DATA[1] => DATA[1].IN1
DATA[2] => DATA[2].IN1
DATA[3] => DATA[3].IN1
DATA[4] => DATA[4].IN1
DATA[5] => DATA[5].IN1
DATA[6] => DATA[6].IN1
DATA[7] => DATA[7].IN1
DATA[8] => DATA[8].IN1
DATA[9] => DATA[9].IN1
DATA[10] => DATA[10].IN1
DATA[11] => DATA[11].IN1
DATA[12] => DATA[12].IN1
DATA[13] => DATA[13].IN1
DATA[14] => DATA[14].IN1
DATA[15] => DATA[15].IN1
DATA[16] => DATA[16].IN1
DATA[17] => DATA[17].IN1
DATA[18] => DATA[18].IN1
DATA[19] => DATA[19].IN1
DATA[20] => DATA[20].IN1
DATA[21] => DATA[21].IN1
DATA[22] => DATA[22].IN1
DATA[23] => DATA[23].IN1
DATA[24] => DATA[24].IN1
DATA[25] => DATA[25].IN1
DATA[26] => DATA[26].IN1
DATA[27] => DATA[27].IN1
DATA[28] => DATA[28].IN1
DATA[29] => DATA[29].IN1
DATA[30] => DATA[30].IN1
DATA[31] => DATA[31].IN1
DATA[32] => DATA[32].IN1
DATA[33] => DATA[33].IN1
DATA[34] => DATA[34].IN1
DATA[35] => DATA[35].IN1
DATA[36] => DATA[36].IN1
DATA[37] => DATA[37].IN1
DATA[38] => DATA[38].IN1
DATA[39] => DATA[39].IN1
DATA[40] => DATA[40].IN1
DATA[41] => DATA[41].IN1
DATA[42] => DATA[42].IN1
DATA[43] => DATA[43].IN1
DATA[44] => DATA[44].IN1
DATA[45] => DATA[45].IN1
DATA[46] => DATA[46].IN1
DATA[47] => DATA[47].IN1
DATA[48] => DATA[48].IN1
DATA[49] => DATA[49].IN1
DATA[50] => DATA[50].IN1
DATA[51] => DATA[51].IN1
DATA[52] => DATA[52].IN1
DATA[53] => DATA[53].IN1
DATA[54] => DATA[54].IN1
DATA[55] => DATA[55].IN1
DATA[56] => DATA[56].IN1
DATA[57] => DATA[57].IN1
DATA[58] => DATA[58].IN1
DATA[59] => DATA[59].IN1
DATA[60] => DATA[60].IN1
DATA[61] => DATA[61].IN1
DATA[62] => DATA[62].IN1
DATA[63] => DATA[63].IN1
DATA_EN[0] => DATA_EN[0].IN1
DATA_EN[1] => DATA_EN[1].IN1
DATA_START_FLAG => DATA_START_FLAG.IN1
DATA_START_OFFSET[0] => DATA_START_OFFSET[0].IN1
DATA_END_FLAG => DATA_END_FLAG.IN1
DATA_END_OFFSET[0] => DATA_END_OFFSET[0].IN1
DONE => DONE.IN1
ERR => ERR.IN1
TAG[0] => TAG[0].IN1
TAG[1] => TAG[1].IN1
TAG[2] => TAG[2].IN1
TAG[3] => TAG[3].IN1
TAG[4] => TAG[4].IN1
INT_TAG[0] => ram_1clk_1w_1r:mapRam.DINA[0]
INT_TAG[1] => ram_1clk_1w_1r:mapRam.DINA[1]
INT_TAG[2] => ram_1clk_1w_1r:mapRam.DINA[2]
INT_TAG[3] => ram_1clk_1w_1r:mapRam.DINA[3]
INT_TAG[4] => ram_1clk_1w_1r:mapRam.DINA[4]
INT_TAG[5] => ram_1clk_1w_1r:mapRam.DINA[5]
INT_TAG_VALID => always0.IN1
INT_TAG_VALID => comb.IN1
EXT_TAG[0] <= rPos[0].DB_MAX_OUTPUT_PORT_TYPE
EXT_TAG[1] <= rPos[1].DB_MAX_OUTPUT_PORT_TYPE
EXT_TAG[2] <= rPos[2].DB_MAX_OUTPUT_PORT_TYPE
EXT_TAG[3] <= rPos[3].DB_MAX_OUTPUT_PORT_TYPE
EXT_TAG[4] <= rPos[4].DB_MAX_OUTPUT_PORT_TYPE
EXT_TAG_VALID <= rValid.DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[0] <= reorder_queue_output:data_output.ENG_DATA[0]
ENG_DATA[1] <= reorder_queue_output:data_output.ENG_DATA[1]
ENG_DATA[2] <= reorder_queue_output:data_output.ENG_DATA[2]
ENG_DATA[3] <= reorder_queue_output:data_output.ENG_DATA[3]
ENG_DATA[4] <= reorder_queue_output:data_output.ENG_DATA[4]
ENG_DATA[5] <= reorder_queue_output:data_output.ENG_DATA[5]
ENG_DATA[6] <= reorder_queue_output:data_output.ENG_DATA[6]
ENG_DATA[7] <= reorder_queue_output:data_output.ENG_DATA[7]
ENG_DATA[8] <= reorder_queue_output:data_output.ENG_DATA[8]
ENG_DATA[9] <= reorder_queue_output:data_output.ENG_DATA[9]
ENG_DATA[10] <= reorder_queue_output:data_output.ENG_DATA[10]
ENG_DATA[11] <= reorder_queue_output:data_output.ENG_DATA[11]
ENG_DATA[12] <= reorder_queue_output:data_output.ENG_DATA[12]
ENG_DATA[13] <= reorder_queue_output:data_output.ENG_DATA[13]
ENG_DATA[14] <= reorder_queue_output:data_output.ENG_DATA[14]
ENG_DATA[15] <= reorder_queue_output:data_output.ENG_DATA[15]
ENG_DATA[16] <= reorder_queue_output:data_output.ENG_DATA[16]
ENG_DATA[17] <= reorder_queue_output:data_output.ENG_DATA[17]
ENG_DATA[18] <= reorder_queue_output:data_output.ENG_DATA[18]
ENG_DATA[19] <= reorder_queue_output:data_output.ENG_DATA[19]
ENG_DATA[20] <= reorder_queue_output:data_output.ENG_DATA[20]
ENG_DATA[21] <= reorder_queue_output:data_output.ENG_DATA[21]
ENG_DATA[22] <= reorder_queue_output:data_output.ENG_DATA[22]
ENG_DATA[23] <= reorder_queue_output:data_output.ENG_DATA[23]
ENG_DATA[24] <= reorder_queue_output:data_output.ENG_DATA[24]
ENG_DATA[25] <= reorder_queue_output:data_output.ENG_DATA[25]
ENG_DATA[26] <= reorder_queue_output:data_output.ENG_DATA[26]
ENG_DATA[27] <= reorder_queue_output:data_output.ENG_DATA[27]
ENG_DATA[28] <= reorder_queue_output:data_output.ENG_DATA[28]
ENG_DATA[29] <= reorder_queue_output:data_output.ENG_DATA[29]
ENG_DATA[30] <= reorder_queue_output:data_output.ENG_DATA[30]
ENG_DATA[31] <= reorder_queue_output:data_output.ENG_DATA[31]
ENG_DATA[32] <= reorder_queue_output:data_output.ENG_DATA[32]
ENG_DATA[33] <= reorder_queue_output:data_output.ENG_DATA[33]
ENG_DATA[34] <= reorder_queue_output:data_output.ENG_DATA[34]
ENG_DATA[35] <= reorder_queue_output:data_output.ENG_DATA[35]
ENG_DATA[36] <= reorder_queue_output:data_output.ENG_DATA[36]
ENG_DATA[37] <= reorder_queue_output:data_output.ENG_DATA[37]
ENG_DATA[38] <= reorder_queue_output:data_output.ENG_DATA[38]
ENG_DATA[39] <= reorder_queue_output:data_output.ENG_DATA[39]
ENG_DATA[40] <= reorder_queue_output:data_output.ENG_DATA[40]
ENG_DATA[41] <= reorder_queue_output:data_output.ENG_DATA[41]
ENG_DATA[42] <= reorder_queue_output:data_output.ENG_DATA[42]
ENG_DATA[43] <= reorder_queue_output:data_output.ENG_DATA[43]
ENG_DATA[44] <= reorder_queue_output:data_output.ENG_DATA[44]
ENG_DATA[45] <= reorder_queue_output:data_output.ENG_DATA[45]
ENG_DATA[46] <= reorder_queue_output:data_output.ENG_DATA[46]
ENG_DATA[47] <= reorder_queue_output:data_output.ENG_DATA[47]
ENG_DATA[48] <= reorder_queue_output:data_output.ENG_DATA[48]
ENG_DATA[49] <= reorder_queue_output:data_output.ENG_DATA[49]
ENG_DATA[50] <= reorder_queue_output:data_output.ENG_DATA[50]
ENG_DATA[51] <= reorder_queue_output:data_output.ENG_DATA[51]
ENG_DATA[52] <= reorder_queue_output:data_output.ENG_DATA[52]
ENG_DATA[53] <= reorder_queue_output:data_output.ENG_DATA[53]
ENG_DATA[54] <= reorder_queue_output:data_output.ENG_DATA[54]
ENG_DATA[55] <= reorder_queue_output:data_output.ENG_DATA[55]
ENG_DATA[56] <= reorder_queue_output:data_output.ENG_DATA[56]
ENG_DATA[57] <= reorder_queue_output:data_output.ENG_DATA[57]
ENG_DATA[58] <= reorder_queue_output:data_output.ENG_DATA[58]
ENG_DATA[59] <= reorder_queue_output:data_output.ENG_DATA[59]
ENG_DATA[60] <= reorder_queue_output:data_output.ENG_DATA[60]
ENG_DATA[61] <= reorder_queue_output:data_output.ENG_DATA[61]
ENG_DATA[62] <= reorder_queue_output:data_output.ENG_DATA[62]
ENG_DATA[63] <= reorder_queue_output:data_output.ENG_DATA[63]
MAIN_DATA_EN[0] <= reorder_queue_output:data_output.MAIN_DATA_EN[0]
MAIN_DATA_EN[1] <= reorder_queue_output:data_output.MAIN_DATA_EN[1]
MAIN_DATA_EN[2] <= reorder_queue_output:data_output.MAIN_DATA_EN[2]
MAIN_DATA_EN[3] <= reorder_queue_output:data_output.MAIN_DATA_EN[3]
MAIN_DONE[0] <= reorder_queue_output:data_output.MAIN_DONE[0]
MAIN_DONE[1] <= reorder_queue_output:data_output.MAIN_DONE[1]
MAIN_ERR[0] <= reorder_queue_output:data_output.MAIN_ERR[0]
MAIN_ERR[1] <= reorder_queue_output:data_output.MAIN_ERR[1]
SG_RX_DATA_EN[0] <= reorder_queue_output:data_output.SG_RX_DATA_EN[0]
SG_RX_DATA_EN[1] <= reorder_queue_output:data_output.SG_RX_DATA_EN[1]
SG_RX_DATA_EN[2] <= reorder_queue_output:data_output.SG_RX_DATA_EN[2]
SG_RX_DATA_EN[3] <= reorder_queue_output:data_output.SG_RX_DATA_EN[3]
SG_RX_DONE[0] <= reorder_queue_output:data_output.SG_RX_DONE[0]
SG_RX_DONE[1] <= reorder_queue_output:data_output.SG_RX_DONE[1]
SG_RX_ERR[0] <= reorder_queue_output:data_output.SG_RX_ERR[0]
SG_RX_ERR[1] <= reorder_queue_output:data_output.SG_RX_ERR[1]
SG_TX_DATA_EN[0] <= reorder_queue_output:data_output.SG_TX_DATA_EN[0]
SG_TX_DATA_EN[1] <= reorder_queue_output:data_output.SG_TX_DATA_EN[1]
SG_TX_DATA_EN[2] <= reorder_queue_output:data_output.SG_TX_DATA_EN[2]
SG_TX_DATA_EN[3] <= reorder_queue_output:data_output.SG_TX_DATA_EN[3]
SG_TX_DONE[0] <= reorder_queue_output:data_output.SG_TX_DONE[0]
SG_TX_DONE[1] <= reorder_queue_output:data_output.SG_TX_DONE[1]
SG_TX_ERR[0] <= reorder_queue_output:data_output.SG_TX_ERR[0]
SG_TX_ERR[1] <= reorder_queue_output:data_output.SG_TX_ERR[1]


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram
CLK => rRAM.we_a.CLK
CLK => rRAM.waddr_a[10].CLK
CLK => rRAM.waddr_a[9].CLK
CLK => rRAM.waddr_a[8].CLK
CLK => rRAM.waddr_a[7].CLK
CLK => rRAM.waddr_a[6].CLK
CLK => rRAM.waddr_a[5].CLK
CLK => rRAM.waddr_a[4].CLK
CLK => rRAM.waddr_a[3].CLK
CLK => rRAM.waddr_a[2].CLK
CLK => rRAM.waddr_a[1].CLK
CLK => rRAM.waddr_a[0].CLK
CLK => rRAM.data_a[31].CLK
CLK => rRAM.data_a[30].CLK
CLK => rRAM.data_a[29].CLK
CLK => rRAM.data_a[28].CLK
CLK => rRAM.data_a[27].CLK
CLK => rRAM.data_a[26].CLK
CLK => rRAM.data_a[25].CLK
CLK => rRAM.data_a[24].CLK
CLK => rRAM.data_a[23].CLK
CLK => rRAM.data_a[22].CLK
CLK => rRAM.data_a[21].CLK
CLK => rRAM.data_a[20].CLK
CLK => rRAM.data_a[19].CLK
CLK => rRAM.data_a[18].CLK
CLK => rRAM.data_a[17].CLK
CLK => rRAM.data_a[16].CLK
CLK => rRAM.data_a[15].CLK
CLK => rRAM.data_a[14].CLK
CLK => rRAM.data_a[13].CLK
CLK => rRAM.data_a[12].CLK
CLK => rRAM.data_a[11].CLK
CLK => rRAM.data_a[10].CLK
CLK => rRAM.data_a[9].CLK
CLK => rRAM.data_a[8].CLK
CLK => rRAM.data_a[7].CLK
CLK => rRAM.data_a[6].CLK
CLK => rRAM.data_a[5].CLK
CLK => rRAM.data_a[4].CLK
CLK => rRAM.data_a[3].CLK
CLK => rRAM.data_a[2].CLK
CLK => rRAM.data_a[1].CLK
CLK => rRAM.data_a[0].CLK
CLK => rDout[0].CLK
CLK => rDout[1].CLK
CLK => rDout[2].CLK
CLK => rDout[3].CLK
CLK => rDout[4].CLK
CLK => rDout[5].CLK
CLK => rDout[6].CLK
CLK => rDout[7].CLK
CLK => rDout[8].CLK
CLK => rDout[9].CLK
CLK => rDout[10].CLK
CLK => rDout[11].CLK
CLK => rDout[12].CLK
CLK => rDout[13].CLK
CLK => rDout[14].CLK
CLK => rDout[15].CLK
CLK => rDout[16].CLK
CLK => rDout[17].CLK
CLK => rDout[18].CLK
CLK => rDout[19].CLK
CLK => rDout[20].CLK
CLK => rDout[21].CLK
CLK => rDout[22].CLK
CLK => rDout[23].CLK
CLK => rDout[24].CLK
CLK => rDout[25].CLK
CLK => rDout[26].CLK
CLK => rDout[27].CLK
CLK => rDout[28].CLK
CLK => rDout[29].CLK
CLK => rDout[30].CLK
CLK => rDout[31].CLK
CLK => rRAM.CLK0
ADDRA[0] => rRAM.waddr_a[0].DATAIN
ADDRA[0] => rRAM.WADDR
ADDRA[1] => rRAM.waddr_a[1].DATAIN
ADDRA[1] => rRAM.WADDR1
ADDRA[2] => rRAM.waddr_a[2].DATAIN
ADDRA[2] => rRAM.WADDR2
ADDRA[3] => rRAM.waddr_a[3].DATAIN
ADDRA[3] => rRAM.WADDR3
ADDRA[4] => rRAM.waddr_a[4].DATAIN
ADDRA[4] => rRAM.WADDR4
ADDRA[5] => rRAM.waddr_a[5].DATAIN
ADDRA[5] => rRAM.WADDR5
ADDRA[6] => rRAM.waddr_a[6].DATAIN
ADDRA[6] => rRAM.WADDR6
ADDRA[7] => rRAM.waddr_a[7].DATAIN
ADDRA[7] => rRAM.WADDR7
ADDRA[8] => rRAM.waddr_a[8].DATAIN
ADDRA[8] => rRAM.WADDR8
ADDRA[9] => rRAM.waddr_a[9].DATAIN
ADDRA[9] => rRAM.WADDR9
ADDRA[10] => rRAM.waddr_a[10].DATAIN
ADDRA[10] => rRAM.WADDR10
WEA => rRAM.we_a.DATAIN
WEA => rRAM.WE
ADDRB[0] => rRAM.RADDR
ADDRB[1] => rRAM.RADDR1
ADDRB[2] => rRAM.RADDR2
ADDRB[3] => rRAM.RADDR3
ADDRB[4] => rRAM.RADDR4
ADDRB[5] => rRAM.RADDR5
ADDRB[6] => rRAM.RADDR6
ADDRB[7] => rRAM.RADDR7
ADDRB[8] => rRAM.RADDR8
ADDRB[9] => rRAM.RADDR9
ADDRB[10] => rRAM.RADDR10
DINA[0] => rRAM.data_a[0].DATAIN
DINA[0] => rRAM.DATAIN
DINA[1] => rRAM.data_a[1].DATAIN
DINA[1] => rRAM.DATAIN1
DINA[2] => rRAM.data_a[2].DATAIN
DINA[2] => rRAM.DATAIN2
DINA[3] => rRAM.data_a[3].DATAIN
DINA[3] => rRAM.DATAIN3
DINA[4] => rRAM.data_a[4].DATAIN
DINA[4] => rRAM.DATAIN4
DINA[5] => rRAM.data_a[5].DATAIN
DINA[5] => rRAM.DATAIN5
DINA[6] => rRAM.data_a[6].DATAIN
DINA[6] => rRAM.DATAIN6
DINA[7] => rRAM.data_a[7].DATAIN
DINA[7] => rRAM.DATAIN7
DINA[8] => rRAM.data_a[8].DATAIN
DINA[8] => rRAM.DATAIN8
DINA[9] => rRAM.data_a[9].DATAIN
DINA[9] => rRAM.DATAIN9
DINA[10] => rRAM.data_a[10].DATAIN
DINA[10] => rRAM.DATAIN10
DINA[11] => rRAM.data_a[11].DATAIN
DINA[11] => rRAM.DATAIN11
DINA[12] => rRAM.data_a[12].DATAIN
DINA[12] => rRAM.DATAIN12
DINA[13] => rRAM.data_a[13].DATAIN
DINA[13] => rRAM.DATAIN13
DINA[14] => rRAM.data_a[14].DATAIN
DINA[14] => rRAM.DATAIN14
DINA[15] => rRAM.data_a[15].DATAIN
DINA[15] => rRAM.DATAIN15
DINA[16] => rRAM.data_a[16].DATAIN
DINA[16] => rRAM.DATAIN16
DINA[17] => rRAM.data_a[17].DATAIN
DINA[17] => rRAM.DATAIN17
DINA[18] => rRAM.data_a[18].DATAIN
DINA[18] => rRAM.DATAIN18
DINA[19] => rRAM.data_a[19].DATAIN
DINA[19] => rRAM.DATAIN19
DINA[20] => rRAM.data_a[20].DATAIN
DINA[20] => rRAM.DATAIN20
DINA[21] => rRAM.data_a[21].DATAIN
DINA[21] => rRAM.DATAIN21
DINA[22] => rRAM.data_a[22].DATAIN
DINA[22] => rRAM.DATAIN22
DINA[23] => rRAM.data_a[23].DATAIN
DINA[23] => rRAM.DATAIN23
DINA[24] => rRAM.data_a[24].DATAIN
DINA[24] => rRAM.DATAIN24
DINA[25] => rRAM.data_a[25].DATAIN
DINA[25] => rRAM.DATAIN25
DINA[26] => rRAM.data_a[26].DATAIN
DINA[26] => rRAM.DATAIN26
DINA[27] => rRAM.data_a[27].DATAIN
DINA[27] => rRAM.DATAIN27
DINA[28] => rRAM.data_a[28].DATAIN
DINA[28] => rRAM.DATAIN28
DINA[29] => rRAM.data_a[29].DATAIN
DINA[29] => rRAM.DATAIN29
DINA[30] => rRAM.data_a[30].DATAIN
DINA[30] => rRAM.DATAIN30
DINA[31] => rRAM.data_a[31].DATAIN
DINA[31] => rRAM.DATAIN31
DOUTB[0] <= rDout[0].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[1] <= rDout[1].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[2] <= rDout[2].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[3] <= rDout[3].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[4] <= rDout[4].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[5] <= rDout[5].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[6] <= rDout[6].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[7] <= rDout[7].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[8] <= rDout[8].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[9] <= rDout[9].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[10] <= rDout[10].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[11] <= rDout[11].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[12] <= rDout[12].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[13] <= rDout[13].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[14] <= rDout[14].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[15] <= rDout[15].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[16] <= rDout[16].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[17] <= rDout[17].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[18] <= rDout[18].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[19] <= rDout[19].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[20] <= rDout[20].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[21] <= rDout[21].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[22] <= rDout[22].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[23] <= rDout[23].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[24] <= rDout[24].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[25] <= rDout[25].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[26] <= rDout[26].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[27] <= rDout[27].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[28] <= rDout[28].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[29] <= rDout[29].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[30] <= rDout[30].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[31] <= rDout[31].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram
CLK => rRAM.we_a.CLK
CLK => rRAM.waddr_a[10].CLK
CLK => rRAM.waddr_a[9].CLK
CLK => rRAM.waddr_a[8].CLK
CLK => rRAM.waddr_a[7].CLK
CLK => rRAM.waddr_a[6].CLK
CLK => rRAM.waddr_a[5].CLK
CLK => rRAM.waddr_a[4].CLK
CLK => rRAM.waddr_a[3].CLK
CLK => rRAM.waddr_a[2].CLK
CLK => rRAM.waddr_a[1].CLK
CLK => rRAM.waddr_a[0].CLK
CLK => rRAM.data_a[31].CLK
CLK => rRAM.data_a[30].CLK
CLK => rRAM.data_a[29].CLK
CLK => rRAM.data_a[28].CLK
CLK => rRAM.data_a[27].CLK
CLK => rRAM.data_a[26].CLK
CLK => rRAM.data_a[25].CLK
CLK => rRAM.data_a[24].CLK
CLK => rRAM.data_a[23].CLK
CLK => rRAM.data_a[22].CLK
CLK => rRAM.data_a[21].CLK
CLK => rRAM.data_a[20].CLK
CLK => rRAM.data_a[19].CLK
CLK => rRAM.data_a[18].CLK
CLK => rRAM.data_a[17].CLK
CLK => rRAM.data_a[16].CLK
CLK => rRAM.data_a[15].CLK
CLK => rRAM.data_a[14].CLK
CLK => rRAM.data_a[13].CLK
CLK => rRAM.data_a[12].CLK
CLK => rRAM.data_a[11].CLK
CLK => rRAM.data_a[10].CLK
CLK => rRAM.data_a[9].CLK
CLK => rRAM.data_a[8].CLK
CLK => rRAM.data_a[7].CLK
CLK => rRAM.data_a[6].CLK
CLK => rRAM.data_a[5].CLK
CLK => rRAM.data_a[4].CLK
CLK => rRAM.data_a[3].CLK
CLK => rRAM.data_a[2].CLK
CLK => rRAM.data_a[1].CLK
CLK => rRAM.data_a[0].CLK
CLK => rDout[0].CLK
CLK => rDout[1].CLK
CLK => rDout[2].CLK
CLK => rDout[3].CLK
CLK => rDout[4].CLK
CLK => rDout[5].CLK
CLK => rDout[6].CLK
CLK => rDout[7].CLK
CLK => rDout[8].CLK
CLK => rDout[9].CLK
CLK => rDout[10].CLK
CLK => rDout[11].CLK
CLK => rDout[12].CLK
CLK => rDout[13].CLK
CLK => rDout[14].CLK
CLK => rDout[15].CLK
CLK => rDout[16].CLK
CLK => rDout[17].CLK
CLK => rDout[18].CLK
CLK => rDout[19].CLK
CLK => rDout[20].CLK
CLK => rDout[21].CLK
CLK => rDout[22].CLK
CLK => rDout[23].CLK
CLK => rDout[24].CLK
CLK => rDout[25].CLK
CLK => rDout[26].CLK
CLK => rDout[27].CLK
CLK => rDout[28].CLK
CLK => rDout[29].CLK
CLK => rDout[30].CLK
CLK => rDout[31].CLK
CLK => rRAM.CLK0
ADDRA[0] => rRAM.waddr_a[0].DATAIN
ADDRA[0] => rRAM.WADDR
ADDRA[1] => rRAM.waddr_a[1].DATAIN
ADDRA[1] => rRAM.WADDR1
ADDRA[2] => rRAM.waddr_a[2].DATAIN
ADDRA[2] => rRAM.WADDR2
ADDRA[3] => rRAM.waddr_a[3].DATAIN
ADDRA[3] => rRAM.WADDR3
ADDRA[4] => rRAM.waddr_a[4].DATAIN
ADDRA[4] => rRAM.WADDR4
ADDRA[5] => rRAM.waddr_a[5].DATAIN
ADDRA[5] => rRAM.WADDR5
ADDRA[6] => rRAM.waddr_a[6].DATAIN
ADDRA[6] => rRAM.WADDR6
ADDRA[7] => rRAM.waddr_a[7].DATAIN
ADDRA[7] => rRAM.WADDR7
ADDRA[8] => rRAM.waddr_a[8].DATAIN
ADDRA[8] => rRAM.WADDR8
ADDRA[9] => rRAM.waddr_a[9].DATAIN
ADDRA[9] => rRAM.WADDR9
ADDRA[10] => rRAM.waddr_a[10].DATAIN
ADDRA[10] => rRAM.WADDR10
WEA => rRAM.we_a.DATAIN
WEA => rRAM.WE
ADDRB[0] => rRAM.RADDR
ADDRB[1] => rRAM.RADDR1
ADDRB[2] => rRAM.RADDR2
ADDRB[3] => rRAM.RADDR3
ADDRB[4] => rRAM.RADDR4
ADDRB[5] => rRAM.RADDR5
ADDRB[6] => rRAM.RADDR6
ADDRB[7] => rRAM.RADDR7
ADDRB[8] => rRAM.RADDR8
ADDRB[9] => rRAM.RADDR9
ADDRB[10] => rRAM.RADDR10
DINA[0] => rRAM.data_a[0].DATAIN
DINA[0] => rRAM.DATAIN
DINA[1] => rRAM.data_a[1].DATAIN
DINA[1] => rRAM.DATAIN1
DINA[2] => rRAM.data_a[2].DATAIN
DINA[2] => rRAM.DATAIN2
DINA[3] => rRAM.data_a[3].DATAIN
DINA[3] => rRAM.DATAIN3
DINA[4] => rRAM.data_a[4].DATAIN
DINA[4] => rRAM.DATAIN4
DINA[5] => rRAM.data_a[5].DATAIN
DINA[5] => rRAM.DATAIN5
DINA[6] => rRAM.data_a[6].DATAIN
DINA[6] => rRAM.DATAIN6
DINA[7] => rRAM.data_a[7].DATAIN
DINA[7] => rRAM.DATAIN7
DINA[8] => rRAM.data_a[8].DATAIN
DINA[8] => rRAM.DATAIN8
DINA[9] => rRAM.data_a[9].DATAIN
DINA[9] => rRAM.DATAIN9
DINA[10] => rRAM.data_a[10].DATAIN
DINA[10] => rRAM.DATAIN10
DINA[11] => rRAM.data_a[11].DATAIN
DINA[11] => rRAM.DATAIN11
DINA[12] => rRAM.data_a[12].DATAIN
DINA[12] => rRAM.DATAIN12
DINA[13] => rRAM.data_a[13].DATAIN
DINA[13] => rRAM.DATAIN13
DINA[14] => rRAM.data_a[14].DATAIN
DINA[14] => rRAM.DATAIN14
DINA[15] => rRAM.data_a[15].DATAIN
DINA[15] => rRAM.DATAIN15
DINA[16] => rRAM.data_a[16].DATAIN
DINA[16] => rRAM.DATAIN16
DINA[17] => rRAM.data_a[17].DATAIN
DINA[17] => rRAM.DATAIN17
DINA[18] => rRAM.data_a[18].DATAIN
DINA[18] => rRAM.DATAIN18
DINA[19] => rRAM.data_a[19].DATAIN
DINA[19] => rRAM.DATAIN19
DINA[20] => rRAM.data_a[20].DATAIN
DINA[20] => rRAM.DATAIN20
DINA[21] => rRAM.data_a[21].DATAIN
DINA[21] => rRAM.DATAIN21
DINA[22] => rRAM.data_a[22].DATAIN
DINA[22] => rRAM.DATAIN22
DINA[23] => rRAM.data_a[23].DATAIN
DINA[23] => rRAM.DATAIN23
DINA[24] => rRAM.data_a[24].DATAIN
DINA[24] => rRAM.DATAIN24
DINA[25] => rRAM.data_a[25].DATAIN
DINA[25] => rRAM.DATAIN25
DINA[26] => rRAM.data_a[26].DATAIN
DINA[26] => rRAM.DATAIN26
DINA[27] => rRAM.data_a[27].DATAIN
DINA[27] => rRAM.DATAIN27
DINA[28] => rRAM.data_a[28].DATAIN
DINA[28] => rRAM.DATAIN28
DINA[29] => rRAM.data_a[29].DATAIN
DINA[29] => rRAM.DATAIN29
DINA[30] => rRAM.data_a[30].DATAIN
DINA[30] => rRAM.DATAIN30
DINA[31] => rRAM.data_a[31].DATAIN
DINA[31] => rRAM.DATAIN31
DOUTB[0] <= rDout[0].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[1] <= rDout[1].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[2] <= rDout[2].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[3] <= rDout[3].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[4] <= rDout[4].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[5] <= rDout[5].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[6] <= rDout[6].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[7] <= rDout[7].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[8] <= rDout[8].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[9] <= rDout[9].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[10] <= rDout[10].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[11] <= rDout[11].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[12] <= rDout[12].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[13] <= rDout[13].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[14] <= rDout[14].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[15] <= rDout[15].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[16] <= rDout[16].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[17] <= rDout[17].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[18] <= rDout[18].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[19] <= rDout[19].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[20] <= rDout[20].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[21] <= rDout[21].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[22] <= rDout[22].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[23] <= rDout[23].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[24] <= rDout[24].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[25] <= rDout[25].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[26] <= rDout[26].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[27] <= rDout[27].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[28] <= rDout[28].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[29] <= rDout[29].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[30] <= rDout[30].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[31] <= rDout[31].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam
CLK => rRAM.we_a.CLK
CLK => rRAM.waddr_a[4].CLK
CLK => rRAM.waddr_a[3].CLK
CLK => rRAM.waddr_a[2].CLK
CLK => rRAM.waddr_a[1].CLK
CLK => rRAM.waddr_a[0].CLK
CLK => rRAM.data_a[11].CLK
CLK => rRAM.data_a[10].CLK
CLK => rRAM.data_a[9].CLK
CLK => rRAM.data_a[8].CLK
CLK => rRAM.data_a[7].CLK
CLK => rRAM.data_a[6].CLK
CLK => rRAM.data_a[5].CLK
CLK => rRAM.data_a[4].CLK
CLK => rRAM.data_a[3].CLK
CLK => rRAM.data_a[2].CLK
CLK => rRAM.data_a[1].CLK
CLK => rRAM.data_a[0].CLK
CLK => rDout[0].CLK
CLK => rDout[1].CLK
CLK => rDout[2].CLK
CLK => rDout[3].CLK
CLK => rDout[4].CLK
CLK => rDout[5].CLK
CLK => rDout[6].CLK
CLK => rDout[7].CLK
CLK => rDout[8].CLK
CLK => rDout[9].CLK
CLK => rDout[10].CLK
CLK => rDout[11].CLK
CLK => rRAM.CLK0
ADDRA[0] => rRAM.waddr_a[0].DATAIN
ADDRA[0] => rRAM.WADDR
ADDRA[1] => rRAM.waddr_a[1].DATAIN
ADDRA[1] => rRAM.WADDR1
ADDRA[2] => rRAM.waddr_a[2].DATAIN
ADDRA[2] => rRAM.WADDR2
ADDRA[3] => rRAM.waddr_a[3].DATAIN
ADDRA[3] => rRAM.WADDR3
ADDRA[4] => rRAM.waddr_a[4].DATAIN
ADDRA[4] => rRAM.WADDR4
WEA => rRAM.we_a.DATAIN
WEA => rRAM.WE
ADDRB[0] => rRAM.RADDR
ADDRB[1] => rRAM.RADDR1
ADDRB[2] => rRAM.RADDR2
ADDRB[3] => rRAM.RADDR3
ADDRB[4] => rRAM.RADDR4
DINA[0] => rRAM.data_a[0].DATAIN
DINA[0] => rRAM.DATAIN
DINA[1] => rRAM.data_a[1].DATAIN
DINA[1] => rRAM.DATAIN1
DINA[2] => rRAM.data_a[2].DATAIN
DINA[2] => rRAM.DATAIN2
DINA[3] => rRAM.data_a[3].DATAIN
DINA[3] => rRAM.DATAIN3
DINA[4] => rRAM.data_a[4].DATAIN
DINA[4] => rRAM.DATAIN4
DINA[5] => rRAM.data_a[5].DATAIN
DINA[5] => rRAM.DATAIN5
DINA[6] => rRAM.data_a[6].DATAIN
DINA[6] => rRAM.DATAIN6
DINA[7] => rRAM.data_a[7].DATAIN
DINA[7] => rRAM.DATAIN7
DINA[8] => rRAM.data_a[8].DATAIN
DINA[8] => rRAM.DATAIN8
DINA[9] => rRAM.data_a[9].DATAIN
DINA[9] => rRAM.DATAIN9
DINA[10] => rRAM.data_a[10].DATAIN
DINA[10] => rRAM.DATAIN10
DINA[11] => rRAM.data_a[11].DATAIN
DINA[11] => rRAM.DATAIN11
DOUTB[0] <= rDout[0].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[1] <= rDout[1].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[2] <= rDout[2].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[3] <= rDout[3].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[4] <= rDout[4].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[5] <= rDout[5].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[6] <= rDout[6].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[7] <= rDout[7].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[8] <= rDout[8].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[9] <= rDout[9].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[10] <= rDout[10].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[11] <= rDout[11].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam
CLK => rRAM.we_a.CLK
CLK => rRAM.waddr_a[4].CLK
CLK => rRAM.waddr_a[3].CLK
CLK => rRAM.waddr_a[2].CLK
CLK => rRAM.waddr_a[1].CLK
CLK => rRAM.waddr_a[0].CLK
CLK => rRAM.data_a[5].CLK
CLK => rRAM.data_a[4].CLK
CLK => rRAM.data_a[3].CLK
CLK => rRAM.data_a[2].CLK
CLK => rRAM.data_a[1].CLK
CLK => rRAM.data_a[0].CLK
CLK => rDout[0].CLK
CLK => rDout[1].CLK
CLK => rDout[2].CLK
CLK => rDout[3].CLK
CLK => rDout[4].CLK
CLK => rDout[5].CLK
CLK => rRAM.CLK0
ADDRA[0] => rRAM.waddr_a[0].DATAIN
ADDRA[0] => rRAM.WADDR
ADDRA[1] => rRAM.waddr_a[1].DATAIN
ADDRA[1] => rRAM.WADDR1
ADDRA[2] => rRAM.waddr_a[2].DATAIN
ADDRA[2] => rRAM.WADDR2
ADDRA[3] => rRAM.waddr_a[3].DATAIN
ADDRA[3] => rRAM.WADDR3
ADDRA[4] => rRAM.waddr_a[4].DATAIN
ADDRA[4] => rRAM.WADDR4
WEA => rRAM.we_a.DATAIN
WEA => rRAM.WE
ADDRB[0] => rRAM.RADDR
ADDRB[1] => rRAM.RADDR1
ADDRB[2] => rRAM.RADDR2
ADDRB[3] => rRAM.RADDR3
ADDRB[4] => rRAM.RADDR4
DINA[0] => rRAM.data_a[0].DATAIN
DINA[0] => rRAM.DATAIN
DINA[1] => rRAM.data_a[1].DATAIN
DINA[1] => rRAM.DATAIN1
DINA[2] => rRAM.data_a[2].DATAIN
DINA[2] => rRAM.DATAIN2
DINA[3] => rRAM.data_a[3].DATAIN
DINA[3] => rRAM.DATAIN3
DINA[4] => rRAM.data_a[4].DATAIN
DINA[4] => rRAM.DATAIN4
DINA[5] => rRAM.data_a[5].DATAIN
DINA[5] => rRAM.DATAIN5
DOUTB[0] <= rDout[0].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[1] <= rDout[1].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[2] <= rDout[2].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[3] <= rDout[3].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[4] <= rDout[4].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[5] <= rDout[5].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input
CLK => ram_1clk_1w_1r:countRam.CLK
CLK => ram_1clk_1w_1r:posRam.CLK
CLK => rPosRst[0].CLK
CLK => rPosRst[1].CLK
CLK => rPosRst[2].CLK
CLK => rPosRst[3].CLK
CLK => rPosRst[4].CLK
CLK => rPosRst[5].CLK
CLK => rPosRst[6].CLK
CLK => rPosRst[7].CLK
CLK => rPosRst[8].CLK
CLK => rPosRst[9].CLK
CLK => rPosRst[10].CLK
CLK => rPosRst[11].CLK
CLK => rPosRst[12].CLK
CLK => rPosRst[13].CLK
CLK => rPosRst[14].CLK
CLK => rPosRst[15].CLK
CLK => rPosRst[16].CLK
CLK => rPosRst[17].CLK
CLK => rPosRst[18].CLK
CLK => rPosRst[19].CLK
CLK => rPosRst[20].CLK
CLK => rPosRst[21].CLK
CLK => rPosRst[22].CLK
CLK => rPosRst[23].CLK
CLK => rPosRst[24].CLK
CLK => rPosRst[25].CLK
CLK => rPosRst[26].CLK
CLK => rPosRst[27].CLK
CLK => rPosRst[28].CLK
CLK => rPosRst[29].CLK
CLK => rPosRst[30].CLK
CLK => rPosRst[31].CLK
CLK => rCountRst[0].CLK
CLK => rCountRst[1].CLK
CLK => rCountRst[2].CLK
CLK => rCountRst[3].CLK
CLK => rCountRst[4].CLK
CLK => rCountRst[5].CLK
CLK => rCountRst[6].CLK
CLK => rCountRst[7].CLK
CLK => rCountRst[8].CLK
CLK => rCountRst[9].CLK
CLK => rCountRst[10].CLK
CLK => rCountRst[11].CLK
CLK => rCountRst[12].CLK
CLK => rCountRst[13].CLK
CLK => rCountRst[14].CLK
CLK => rCountRst[15].CLK
CLK => rCountRst[16].CLK
CLK => rCountRst[17].CLK
CLK => rCountRst[18].CLK
CLK => rCountRst[19].CLK
CLK => rCountRst[20].CLK
CLK => rCountRst[21].CLK
CLK => rCountRst[22].CLK
CLK => rCountRst[23].CLK
CLK => rCountRst[24].CLK
CLK => rCountRst[25].CLK
CLK => rCountRst[26].CLK
CLK => rCountRst[27].CLK
CLK => rCountRst[28].CLK
CLK => rCountRst[29].CLK
CLK => rCountRst[30].CLK
CLK => rCountRst[31].CLK
CLK => rFinish[0].CLK
CLK => rFinish[1].CLK
CLK => rFinish[2].CLK
CLK => rFinish[3].CLK
CLK => rFinish[4].CLK
CLK => rFinish[5].CLK
CLK => rFinish[6].CLK
CLK => rFinish[7].CLK
CLK => rFinish[8].CLK
CLK => rFinish[9].CLK
CLK => rFinish[10].CLK
CLK => rFinish[11].CLK
CLK => rFinish[12].CLK
CLK => rFinish[13].CLK
CLK => rFinish[14].CLK
CLK => rFinish[15].CLK
CLK => rFinish[16].CLK
CLK => rFinish[17].CLK
CLK => rFinish[18].CLK
CLK => rFinish[19].CLK
CLK => rFinish[20].CLK
CLK => rFinish[21].CLK
CLK => rFinish[22].CLK
CLK => rFinish[23].CLK
CLK => rFinish[24].CLK
CLK => rFinish[25].CLK
CLK => rFinish[26].CLK
CLK => rFinish[27].CLK
CLK => rFinish[28].CLK
CLK => rFinish[29].CLK
CLK => rFinish[30].CLK
CLK => rFinish[31].CLK
CLK => rLTE2Pkt.CLK
CLK => rLTE1Pkt.CLK
CLK => rDataShifted[0].CLK
CLK => rDataShifted[1].CLK
CLK => rDataShifted[2].CLK
CLK => rDataShifted[3].CLK
CLK => rDataShifted[4].CLK
CLK => rDataShifted[5].CLK
CLK => rDataShifted[6].CLK
CLK => rDataShifted[7].CLK
CLK => rDataShifted[8].CLK
CLK => rDataShifted[9].CLK
CLK => rDataShifted[10].CLK
CLK => rDataShifted[11].CLK
CLK => rDataShifted[12].CLK
CLK => rDataShifted[13].CLK
CLK => rDataShifted[14].CLK
CLK => rDataShifted[15].CLK
CLK => rDataShifted[16].CLK
CLK => rDataShifted[17].CLK
CLK => rDataShifted[18].CLK
CLK => rDataShifted[19].CLK
CLK => rDataShifted[20].CLK
CLK => rDataShifted[21].CLK
CLK => rDataShifted[22].CLK
CLK => rDataShifted[23].CLK
CLK => rDataShifted[24].CLK
CLK => rDataShifted[25].CLK
CLK => rDataShifted[26].CLK
CLK => rDataShifted[27].CLK
CLK => rDataShifted[28].CLK
CLK => rDataShifted[29].CLK
CLK => rDataShifted[30].CLK
CLK => rDataShifted[31].CLK
CLK => rDataShifted[32].CLK
CLK => rDataShifted[33].CLK
CLK => rDataShifted[34].CLK
CLK => rDataShifted[35].CLK
CLK => rDataShifted[36].CLK
CLK => rDataShifted[37].CLK
CLK => rDataShifted[38].CLK
CLK => rDataShifted[39].CLK
CLK => rDataShifted[40].CLK
CLK => rDataShifted[41].CLK
CLK => rDataShifted[42].CLK
CLK => rDataShifted[43].CLK
CLK => rDataShifted[44].CLK
CLK => rDataShifted[45].CLK
CLK => rDataShifted[46].CLK
CLK => rDataShifted[47].CLK
CLK => rDataShifted[48].CLK
CLK => rDataShifted[49].CLK
CLK => rDataShifted[50].CLK
CLK => rDataShifted[51].CLK
CLK => rDataShifted[52].CLK
CLK => rDataShifted[53].CLK
CLK => rDataShifted[54].CLK
CLK => rDataShifted[55].CLK
CLK => rDataShifted[56].CLK
CLK => rDataShifted[57].CLK
CLK => rDataShifted[58].CLK
CLK => rDataShifted[59].CLK
CLK => rDataShifted[60].CLK
CLK => rDataShifted[61].CLK
CLK => rDataShifted[62].CLK
CLK => rDataShifted[63].CLK
CLK => rAddr[0].CLK
CLK => rAddr[1].CLK
CLK => rAddr[2].CLK
CLK => rAddr[3].CLK
CLK => rAddr[4].CLK
CLK => rAddr[5].CLK
CLK => rAddr[6].CLK
CLK => rAddr[7].CLK
CLK => rAddr[8].CLK
CLK => rAddr[9].CLK
CLK => rAddr[10].CLK
CLK => rAddr[11].CLK
CLK => rAddr[12].CLK
CLK => rAddr[13].CLK
CLK => rAddr[14].CLK
CLK => rAddr[15].CLK
CLK => rAddr[16].CLK
CLK => rAddr[17].CLK
CLK => rAddr[18].CLK
CLK => rAddr[19].CLK
CLK => rAddr[20].CLK
CLK => rAddr[21].CLK
CLK => rShiftDown[0].CLK
CLK => rShiftDown[1].CLK
CLK => rShiftDown[2].CLK
CLK => rShiftDown[3].CLK
CLK => rShiftDown[4].CLK
CLK => rShiftDown[5].CLK
CLK => rShiftUp[0].CLK
CLK => rShiftUp[1].CLK
CLK => rShiftUp[2].CLK
CLK => rShiftUp[3].CLK
CLK => rShiftUp[4].CLK
CLK => rShiftUp[5].CLK
CLK => rBaseAddr[0].CLK
CLK => rBaseAddr[1].CLK
CLK => rBaseAddr[2].CLK
CLK => rBaseAddr[3].CLK
CLK => rBaseAddr[4].CLK
CLK => rBaseAddr[5].CLK
CLK => rBaseAddr[6].CLK
CLK => rBaseAddr[7].CLK
CLK => rBaseAddr[8].CLK
CLK => rBaseAddr[9].CLK
CLK => rBaseAddr[10].CLK
CLK => rPos[0].CLK
CLK => rPos[1].CLK
CLK => rPos[2].CLK
CLK => rPos[3].CLK
CLK => rPos[4].CLK
CLK => rPos[5].CLK
CLK => rPos[6].CLK
CLK => rPos[7].CLK
CLK => rPos[8].CLK
CLK => rPos[9].CLK
CLK => rPos[10].CLK
CLK => rPos[11].CLK
CLK => rPosNow[0].CLK
CLK => rPosNow[1].CLK
CLK => rPosNow[2].CLK
CLK => rPosNow[3].CLK
CLK => rPosNow[4].CLK
CLK => rPosNow[5].CLK
CLK => rPosNow[6].CLK
CLK => rPosNow[7].CLK
CLK => rPosNow[8].CLK
CLK => rPosNow[9].CLK
CLK => rPosNow[10].CLK
CLK => rPosNow[11].CLK
CLK => rValidPos[0].CLK
CLK => rValidPos[1].CLK
CLK => rValidPos[2].CLK
CLK => rValidPos[3].CLK
CLK => rValidPos[4].CLK
CLK => rValidPos[5].CLK
CLK => rValidPos[6].CLK
CLK => rValidPos[7].CLK
CLK => rValidPos[8].CLK
CLK => rValidPos[9].CLK
CLK => rValidPos[10].CLK
CLK => rValidPos[11].CLK
CLK => rValidPos[12].CLK
CLK => rValidPos[13].CLK
CLK => rValidPos[14].CLK
CLK => rValidPos[15].CLK
CLK => rValidPos[16].CLK
CLK => rValidPos[17].CLK
CLK => rValidPos[18].CLK
CLK => rValidPos[19].CLK
CLK => rValidPos[20].CLK
CLK => rValidPos[21].CLK
CLK => rValidPos[22].CLK
CLK => rValidPos[23].CLK
CLK => rValidPos[24].CLK
CLK => rValidPos[25].CLK
CLK => rValidPos[26].CLK
CLK => rValidPos[27].CLK
CLK => rValidPos[28].CLK
CLK => rValidPos[29].CLK
CLK => rValidPos[30].CLK
CLK => rValidPos[31].CLK
CLK => rPosValid.CLK
CLK => rPrevPos[0].CLK
CLK => rPrevPos[1].CLK
CLK => rPrevPos[2].CLK
CLK => rPrevPos[3].CLK
CLK => rPrevPos[4].CLK
CLK => rPrevPos[5].CLK
CLK => rPrevPos[6].CLK
CLK => rPrevPos[7].CLK
CLK => rPrevPos[8].CLK
CLK => rPrevPos[9].CLK
CLK => rPrevPos[10].CLK
CLK => rPrevPos[11].CLK
CLK => rUsePrevPos.CLK
CLK => rUseCurrPos.CLK
CLK => rDEShift[0].CLK
CLK => rDEShift[1].CLK
CLK => rCount[0].CLK
CLK => rCount[1].CLK
CLK => rCount[2].CLK
CLK => rCount[3].CLK
CLK => rCount[4].CLK
CLK => rCount[5].CLK
CLK => rCount[6].CLK
CLK => rCount[7].CLK
CLK => rShift[0].CLK
CLK => rValidCount[0].CLK
CLK => rValidCount[1].CLK
CLK => rValidCount[2].CLK
CLK => rValidCount[3].CLK
CLK => rValidCount[4].CLK
CLK => rValidCount[5].CLK
CLK => rValidCount[6].CLK
CLK => rValidCount[7].CLK
CLK => rValidCount[8].CLK
CLK => rValidCount[9].CLK
CLK => rValidCount[10].CLK
CLK => rValidCount[11].CLK
CLK => rValidCount[12].CLK
CLK => rValidCount[13].CLK
CLK => rValidCount[14].CLK
CLK => rValidCount[15].CLK
CLK => rValidCount[16].CLK
CLK => rValidCount[17].CLK
CLK => rValidCount[18].CLK
CLK => rValidCount[19].CLK
CLK => rValidCount[20].CLK
CLK => rValidCount[21].CLK
CLK => rValidCount[22].CLK
CLK => rValidCount[23].CLK
CLK => rValidCount[24].CLK
CLK => rValidCount[25].CLK
CLK => rValidCount[26].CLK
CLK => rValidCount[27].CLK
CLK => rValidCount[28].CLK
CLK => rValidCount[29].CLK
CLK => rValidCount[30].CLK
CLK => rValidCount[31].CLK
CLK => rCountValid.CLK
CLK => rPrevCount[0].CLK
CLK => rPrevCount[1].CLK
CLK => rPrevCount[2].CLK
CLK => rPrevCount[3].CLK
CLK => rPrevCount[4].CLK
CLK => rPrevCount[5].CLK
CLK => rPrevCount[6].CLK
CLK => rPrevCount[7].CLK
CLK => rUsePrevCount.CLK
CLK => rUseCurrCount.CLK
CLK => rShifted[0].CLK
CLK => rWords[0].CLK
CLK => rWords[1].CLK
CLK => rWords[2].CLK
CLK => rWords[3].CLK
CLK => rWords[4].CLK
CLK => rWords[5].CLK
CLK => rWords[6].CLK
CLK => rWords[7].CLK
CLK => rWords[8].CLK
CLK => rWords[9].CLK
CLK => rWords[10].CLK
CLK => rWords[11].CLK
CLK => rWords[12].CLK
CLK => rWords[13].CLK
CLK => rWords[14].CLK
CLK => rWords[15].CLK
CLK => rWords[16].CLK
CLK => rWords[17].CLK
CLK => rWords[18].CLK
CLK => rWords[19].CLK
CLK => rWords[20].CLK
CLK => rWords[21].CLK
CLK => rWords[22].CLK
CLK => rWords[23].CLK
CLK => rDEShifted[0].CLK
CLK => rDEShifted[1].CLK
CLK => rDEShifted[2].CLK
CLK => rDEShifted[3].CLK
CLK => rErr[0].CLK
CLK => rErr[1].CLK
CLK => rErr[2].CLK
CLK => rErr[3].CLK
CLK => rErr[4].CLK
CLK => rErr[5].CLK
CLK => rDone[0].CLK
CLK => rDone[1].CLK
CLK => rDone[2].CLK
CLK => rDone[3].CLK
CLK => rDone[4].CLK
CLK => rDone[5].CLK
CLK => rDECount[0].CLK
CLK => rDECount[1].CLK
CLK => rDECount[2].CLK
CLK => rDECount[3].CLK
CLK => rDE[0].CLK
CLK => rDE[1].CLK
CLK => rDE[2].CLK
CLK => rDE[3].CLK
CLK => rDE[4].CLK
CLK => rDE[5].CLK
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
CLK => rData[7].CLK
CLK => rData[8].CLK
CLK => rData[9].CLK
CLK => rData[10].CLK
CLK => rData[11].CLK
CLK => rData[12].CLK
CLK => rData[13].CLK
CLK => rData[14].CLK
CLK => rData[15].CLK
CLK => rData[16].CLK
CLK => rData[17].CLK
CLK => rData[18].CLK
CLK => rData[19].CLK
CLK => rData[20].CLK
CLK => rData[21].CLK
CLK => rData[22].CLK
CLK => rData[23].CLK
CLK => rData[24].CLK
CLK => rData[25].CLK
CLK => rData[26].CLK
CLK => rData[27].CLK
CLK => rData[28].CLK
CLK => rData[29].CLK
CLK => rData[30].CLK
CLK => rData[31].CLK
CLK => rData[32].CLK
CLK => rData[33].CLK
CLK => rData[34].CLK
CLK => rData[35].CLK
CLK => rData[36].CLK
CLK => rData[37].CLK
CLK => rData[38].CLK
CLK => rData[39].CLK
CLK => rData[40].CLK
CLK => rData[41].CLK
CLK => rData[42].CLK
CLK => rData[43].CLK
CLK => rData[44].CLK
CLK => rData[45].CLK
CLK => rData[46].CLK
CLK => rData[47].CLK
CLK => rData[48].CLK
CLK => rData[49].CLK
CLK => rData[50].CLK
CLK => rData[51].CLK
CLK => rData[52].CLK
CLK => rData[53].CLK
CLK => rData[54].CLK
CLK => rData[55].CLK
CLK => rData[56].CLK
CLK => rData[57].CLK
CLK => rData[58].CLK
CLK => rData[59].CLK
CLK => rData[60].CLK
CLK => rData[61].CLK
CLK => rData[62].CLK
CLK => rData[63].CLK
CLK => rData[64].CLK
CLK => rData[65].CLK
CLK => rData[66].CLK
CLK => rData[67].CLK
CLK => rData[68].CLK
CLK => rData[69].CLK
CLK => rData[70].CLK
CLK => rData[71].CLK
CLK => rData[72].CLK
CLK => rData[73].CLK
CLK => rData[74].CLK
CLK => rData[75].CLK
CLK => rData[76].CLK
CLK => rData[77].CLK
CLK => rData[78].CLK
CLK => rData[79].CLK
CLK => rData[80].CLK
CLK => rData[81].CLK
CLK => rData[82].CLK
CLK => rData[83].CLK
CLK => rData[84].CLK
CLK => rData[85].CLK
CLK => rData[86].CLK
CLK => rData[87].CLK
CLK => rData[88].CLK
CLK => rData[89].CLK
CLK => rData[90].CLK
CLK => rData[91].CLK
CLK => rData[92].CLK
CLK => rData[93].CLK
CLK => rData[94].CLK
CLK => rData[95].CLK
CLK => rData[96].CLK
CLK => rData[97].CLK
CLK => rData[98].CLK
CLK => rData[99].CLK
CLK => rData[100].CLK
CLK => rData[101].CLK
CLK => rData[102].CLK
CLK => rData[103].CLK
CLK => rData[104].CLK
CLK => rData[105].CLK
CLK => rData[106].CLK
CLK => rData[107].CLK
CLK => rData[108].CLK
CLK => rData[109].CLK
CLK => rData[110].CLK
CLK => rData[111].CLK
CLK => rData[112].CLK
CLK => rData[113].CLK
CLK => rData[114].CLK
CLK => rData[115].CLK
CLK => rData[116].CLK
CLK => rData[117].CLK
CLK => rData[118].CLK
CLK => rData[119].CLK
CLK => rData[120].CLK
CLK => rData[121].CLK
CLK => rData[122].CLK
CLK => rData[123].CLK
CLK => rData[124].CLK
CLK => rData[125].CLK
CLK => rData[126].CLK
CLK => rData[127].CLK
CLK => rData[128].CLK
CLK => rData[129].CLK
CLK => rData[130].CLK
CLK => rData[131].CLK
CLK => rData[132].CLK
CLK => rData[133].CLK
CLK => rData[134].CLK
CLK => rData[135].CLK
CLK => rData[136].CLK
CLK => rData[137].CLK
CLK => rData[138].CLK
CLK => rData[139].CLK
CLK => rData[140].CLK
CLK => rData[141].CLK
CLK => rData[142].CLK
CLK => rData[143].CLK
CLK => rData[144].CLK
CLK => rData[145].CLK
CLK => rData[146].CLK
CLK => rData[147].CLK
CLK => rData[148].CLK
CLK => rData[149].CLK
CLK => rData[150].CLK
CLK => rData[151].CLK
CLK => rData[152].CLK
CLK => rData[153].CLK
CLK => rData[154].CLK
CLK => rData[155].CLK
CLK => rData[156].CLK
CLK => rData[157].CLK
CLK => rData[158].CLK
CLK => rData[159].CLK
CLK => rData[160].CLK
CLK => rData[161].CLK
CLK => rData[162].CLK
CLK => rData[163].CLK
CLK => rData[164].CLK
CLK => rData[165].CLK
CLK => rData[166].CLK
CLK => rData[167].CLK
CLK => rData[168].CLK
CLK => rData[169].CLK
CLK => rData[170].CLK
CLK => rData[171].CLK
CLK => rData[172].CLK
CLK => rData[173].CLK
CLK => rData[174].CLK
CLK => rData[175].CLK
CLK => rData[176].CLK
CLK => rData[177].CLK
CLK => rData[178].CLK
CLK => rData[179].CLK
CLK => rData[180].CLK
CLK => rData[181].CLK
CLK => rData[182].CLK
CLK => rData[183].CLK
CLK => rData[184].CLK
CLK => rData[185].CLK
CLK => rData[186].CLK
CLK => rData[187].CLK
CLK => rData[188].CLK
CLK => rData[189].CLK
CLK => rData[190].CLK
CLK => rData[191].CLK
CLK => rData[192].CLK
CLK => rData[193].CLK
CLK => rData[194].CLK
CLK => rData[195].CLK
CLK => rData[196].CLK
CLK => rData[197].CLK
CLK => rData[198].CLK
CLK => rData[199].CLK
CLK => rData[200].CLK
CLK => rData[201].CLK
CLK => rData[202].CLK
CLK => rData[203].CLK
CLK => rData[204].CLK
CLK => rData[205].CLK
CLK => rData[206].CLK
CLK => rData[207].CLK
CLK => rData[208].CLK
CLK => rData[209].CLK
CLK => rData[210].CLK
CLK => rData[211].CLK
CLK => rData[212].CLK
CLK => rData[213].CLK
CLK => rData[214].CLK
CLK => rData[215].CLK
CLK => rData[216].CLK
CLK => rData[217].CLK
CLK => rData[218].CLK
CLK => rData[219].CLK
CLK => rData[220].CLK
CLK => rData[221].CLK
CLK => rData[222].CLK
CLK => rData[223].CLK
CLK => rData[224].CLK
CLK => rData[225].CLK
CLK => rData[226].CLK
CLK => rData[227].CLK
CLK => rData[228].CLK
CLK => rData[229].CLK
CLK => rData[230].CLK
CLK => rData[231].CLK
CLK => rData[232].CLK
CLK => rData[233].CLK
CLK => rData[234].CLK
CLK => rData[235].CLK
CLK => rData[236].CLK
CLK => rData[237].CLK
CLK => rData[238].CLK
CLK => rData[239].CLK
CLK => rData[240].CLK
CLK => rData[241].CLK
CLK => rData[242].CLK
CLK => rData[243].CLK
CLK => rData[244].CLK
CLK => rData[245].CLK
CLK => rData[246].CLK
CLK => rData[247].CLK
CLK => rData[248].CLK
CLK => rData[249].CLK
CLK => rData[250].CLK
CLK => rData[251].CLK
CLK => rData[252].CLK
CLK => rData[253].CLK
CLK => rData[254].CLK
CLK => rData[255].CLK
CLK => rData[256].CLK
CLK => rData[257].CLK
CLK => rData[258].CLK
CLK => rData[259].CLK
CLK => rData[260].CLK
CLK => rData[261].CLK
CLK => rData[262].CLK
CLK => rData[263].CLK
CLK => rData[264].CLK
CLK => rData[265].CLK
CLK => rData[266].CLK
CLK => rData[267].CLK
CLK => rData[268].CLK
CLK => rData[269].CLK
CLK => rData[270].CLK
CLK => rData[271].CLK
CLK => rData[272].CLK
CLK => rData[273].CLK
CLK => rData[274].CLK
CLK => rData[275].CLK
CLK => rData[276].CLK
CLK => rData[277].CLK
CLK => rData[278].CLK
CLK => rData[279].CLK
CLK => rData[280].CLK
CLK => rData[281].CLK
CLK => rData[282].CLK
CLK => rData[283].CLK
CLK => rData[284].CLK
CLK => rData[285].CLK
CLK => rData[286].CLK
CLK => rData[287].CLK
CLK => rData[288].CLK
CLK => rData[289].CLK
CLK => rData[290].CLK
CLK => rData[291].CLK
CLK => rData[292].CLK
CLK => rData[293].CLK
CLK => rData[294].CLK
CLK => rData[295].CLK
CLK => rData[296].CLK
CLK => rData[297].CLK
CLK => rData[298].CLK
CLK => rData[299].CLK
CLK => rData[300].CLK
CLK => rData[301].CLK
CLK => rData[302].CLK
CLK => rData[303].CLK
CLK => rData[304].CLK
CLK => rData[305].CLK
CLK => rData[306].CLK
CLK => rData[307].CLK
CLK => rData[308].CLK
CLK => rData[309].CLK
CLK => rData[310].CLK
CLK => rData[311].CLK
CLK => rData[312].CLK
CLK => rData[313].CLK
CLK => rData[314].CLK
CLK => rData[315].CLK
CLK => rData[316].CLK
CLK => rData[317].CLK
CLK => rData[318].CLK
CLK => rData[319].CLK
CLK => rTag[0].CLK
CLK => rTag[1].CLK
CLK => rTag[2].CLK
CLK => rTag[3].CLK
CLK => rTag[4].CLK
CLK => rTag[5].CLK
CLK => rTag[6].CLK
CLK => rTag[7].CLK
CLK => rTag[8].CLK
CLK => rTag[9].CLK
CLK => rTag[10].CLK
CLK => rTag[11].CLK
CLK => rTag[12].CLK
CLK => rTag[13].CLK
CLK => rTag[14].CLK
CLK => rTag[15].CLK
CLK => rTag[16].CLK
CLK => rTag[17].CLK
CLK => rTag[18].CLK
CLK => rTag[19].CLK
CLK => rTag[20].CLK
CLK => rTag[21].CLK
CLK => rTag[22].CLK
CLK => rTag[23].CLK
CLK => rTag[24].CLK
CLK => rTag[25].CLK
CLK => rTag[26].CLK
CLK => rTag[27].CLK
CLK => rTag[28].CLK
CLK => rTag[29].CLK
CLK => rValid[0].CLK
CLK => rValid[1].CLK
CLK => rValid[2].CLK
CLK => rValid[3].CLK
CLK => rValid[4].CLK
CLK => rValid[5].CLK
RST => rValid.OUTPUTSELECT
RST => rValid.OUTPUTSELECT
RST => rValid.OUTPUTSELECT
RST => rValid.OUTPUTSELECT
RST => rValid.OUTPUTSELECT
RST => rValid.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rCountValid.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rValidCount.OUTPUTSELECT
RST => rPosValid.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rValidPos.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPosNow.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rPos.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rCountRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
RST => rPosRst.OUTPUTSELECT
VALID => wDECount[1].OUTPUTSELECT
VALID => wDECount[0].OUTPUTSELECT
VALID => rValid.DATAA
DATA[0] => ShiftRight1.IN70
DATA[1] => ShiftRight1.IN69
DATA[2] => ShiftRight1.IN68
DATA[3] => ShiftRight1.IN67
DATA[4] => ShiftRight1.IN66
DATA[5] => ShiftRight1.IN65
DATA[6] => ShiftRight1.IN64
DATA[7] => ShiftRight1.IN63
DATA[8] => ShiftRight1.IN62
DATA[9] => ShiftRight1.IN61
DATA[10] => ShiftRight1.IN60
DATA[11] => ShiftRight1.IN59
DATA[12] => ShiftRight1.IN58
DATA[13] => ShiftRight1.IN57
DATA[14] => ShiftRight1.IN56
DATA[15] => ShiftRight1.IN55
DATA[16] => ShiftRight1.IN54
DATA[17] => ShiftRight1.IN53
DATA[18] => ShiftRight1.IN52
DATA[19] => ShiftRight1.IN51
DATA[20] => ShiftRight1.IN50
DATA[21] => ShiftRight1.IN49
DATA[22] => ShiftRight1.IN48
DATA[23] => ShiftRight1.IN47
DATA[24] => ShiftRight1.IN46
DATA[25] => ShiftRight1.IN45
DATA[26] => ShiftRight1.IN44
DATA[27] => ShiftRight1.IN43
DATA[28] => ShiftRight1.IN42
DATA[29] => ShiftRight1.IN41
DATA[30] => ShiftRight1.IN40
DATA[31] => ShiftRight1.IN39
DATA[32] => ShiftRight1.IN38
DATA[33] => ShiftRight1.IN37
DATA[34] => ShiftRight1.IN36
DATA[35] => ShiftRight1.IN35
DATA[36] => ShiftRight1.IN34
DATA[37] => ShiftRight1.IN33
DATA[38] => ShiftRight1.IN32
DATA[39] => ShiftRight1.IN31
DATA[40] => ShiftRight1.IN30
DATA[41] => ShiftRight1.IN29
DATA[42] => ShiftRight1.IN28
DATA[43] => ShiftRight1.IN27
DATA[44] => ShiftRight1.IN26
DATA[45] => ShiftRight1.IN25
DATA[46] => ShiftRight1.IN24
DATA[47] => ShiftRight1.IN23
DATA[48] => ShiftRight1.IN22
DATA[49] => ShiftRight1.IN21
DATA[50] => ShiftRight1.IN20
DATA[51] => ShiftRight1.IN19
DATA[52] => ShiftRight1.IN18
DATA[53] => ShiftRight1.IN17
DATA[54] => ShiftRight1.IN16
DATA[55] => ShiftRight1.IN15
DATA[56] => ShiftRight1.IN14
DATA[57] => ShiftRight1.IN13
DATA[58] => ShiftRight1.IN12
DATA[59] => ShiftRight1.IN11
DATA[60] => ShiftRight1.IN10
DATA[61] => ShiftRight1.IN9
DATA[62] => ShiftRight1.IN8
DATA[63] => ShiftRight1.IN7
DATA_EN[0] => ShiftRight0.IN3
DATA_EN[0] => Add0.IN2
DATA_EN[1] => ShiftRight0.IN2
DATA_EN[1] => Add0.IN1
DATA_START_FLAG => wDE.OUTPUTSELECT
DATA_START_OFFSET[0] => wDE.DATAB
DATA_END_FLAG => ~NO_FANOUT~
DATA_END_OFFSET[0] => ~NO_FANOUT~
DONE => rDone[0].DATAIN
ERR => rErr[0].DATAIN
TAG[0] => rTag.DATAA
TAG[1] => rTag.DATAA
TAG[2] => rTag.DATAA
TAG[3] => rTag.DATAA
TAG[4] => rTag.DATAA
TAG_FINISH[0] <= rFinish[0].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[1] <= rFinish[1].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[2] <= rFinish[2].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[3] <= rFinish[3].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[4] <= rFinish[4].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[5] <= rFinish[5].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[6] <= rFinish[6].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[7] <= rFinish[7].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[8] <= rFinish[8].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[9] <= rFinish[9].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[10] <= rFinish[10].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[11] <= rFinish[11].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[12] <= rFinish[12].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[13] <= rFinish[13].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[14] <= rFinish[14].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[15] <= rFinish[15].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[16] <= rFinish[16].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[17] <= rFinish[17].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[18] <= rFinish[18].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[19] <= rFinish[19].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[20] <= rFinish[20].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[21] <= rFinish[21].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[22] <= rFinish[22].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[23] <= rFinish[23].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[24] <= rFinish[24].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[25] <= rFinish[25].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[26] <= rFinish[26].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[27] <= rFinish[27].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[28] <= rFinish[28].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[29] <= rFinish[29].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[30] <= rFinish[30].DB_MAX_OUTPUT_PORT_TYPE
TAG_FINISH[31] <= rFinish[31].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[0] => rCountRst.IN1
TAG_CLEAR[0] => rPosRst.IN1
TAG_CLEAR[1] => rCountRst.IN1
TAG_CLEAR[1] => rPosRst.IN1
TAG_CLEAR[2] => rCountRst.IN1
TAG_CLEAR[2] => rPosRst.IN1
TAG_CLEAR[3] => rCountRst.IN1
TAG_CLEAR[3] => rPosRst.IN1
TAG_CLEAR[4] => rCountRst.IN1
TAG_CLEAR[4] => rPosRst.IN1
TAG_CLEAR[5] => rCountRst.IN1
TAG_CLEAR[5] => rPosRst.IN1
TAG_CLEAR[6] => rCountRst.IN1
TAG_CLEAR[6] => rPosRst.IN1
TAG_CLEAR[7] => rCountRst.IN1
TAG_CLEAR[7] => rPosRst.IN1
TAG_CLEAR[8] => rCountRst.IN1
TAG_CLEAR[8] => rPosRst.IN1
TAG_CLEAR[9] => rCountRst.IN1
TAG_CLEAR[9] => rPosRst.IN1
TAG_CLEAR[10] => rCountRst.IN1
TAG_CLEAR[10] => rPosRst.IN1
TAG_CLEAR[11] => rCountRst.IN1
TAG_CLEAR[11] => rPosRst.IN1
TAG_CLEAR[12] => rCountRst.IN1
TAG_CLEAR[12] => rPosRst.IN1
TAG_CLEAR[13] => rCountRst.IN1
TAG_CLEAR[13] => rPosRst.IN1
TAG_CLEAR[14] => rCountRst.IN1
TAG_CLEAR[14] => rPosRst.IN1
TAG_CLEAR[15] => rCountRst.IN1
TAG_CLEAR[15] => rPosRst.IN1
TAG_CLEAR[16] => rCountRst.IN1
TAG_CLEAR[16] => rPosRst.IN1
TAG_CLEAR[17] => rCountRst.IN1
TAG_CLEAR[17] => rPosRst.IN1
TAG_CLEAR[18] => rCountRst.IN1
TAG_CLEAR[18] => rPosRst.IN1
TAG_CLEAR[19] => rCountRst.IN1
TAG_CLEAR[19] => rPosRst.IN1
TAG_CLEAR[20] => rCountRst.IN1
TAG_CLEAR[20] => rPosRst.IN1
TAG_CLEAR[21] => rCountRst.IN1
TAG_CLEAR[21] => rPosRst.IN1
TAG_CLEAR[22] => rCountRst.IN1
TAG_CLEAR[22] => rPosRst.IN1
TAG_CLEAR[23] => rCountRst.IN1
TAG_CLEAR[23] => rPosRst.IN1
TAG_CLEAR[24] => rCountRst.IN1
TAG_CLEAR[24] => rPosRst.IN1
TAG_CLEAR[25] => rCountRst.IN1
TAG_CLEAR[25] => rPosRst.IN1
TAG_CLEAR[26] => rCountRst.IN1
TAG_CLEAR[26] => rPosRst.IN1
TAG_CLEAR[27] => rCountRst.IN1
TAG_CLEAR[27] => rPosRst.IN1
TAG_CLEAR[28] => rCountRst.IN1
TAG_CLEAR[28] => rPosRst.IN1
TAG_CLEAR[29] => rCountRst.IN1
TAG_CLEAR[29] => rPosRst.IN1
TAG_CLEAR[30] => rCountRst.IN1
TAG_CLEAR[30] => rPosRst.IN1
TAG_CLEAR[31] => rCountRst.IN1
TAG_CLEAR[31] => rPosRst.IN1
STORED_DATA_ADDR[0] <= rAddr[0].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA_ADDR[1] <= rAddr[1].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA_ADDR[2] <= rAddr[2].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA_ADDR[3] <= rAddr[3].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA_ADDR[4] <= rAddr[4].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA_ADDR[5] <= rAddr[5].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA_ADDR[6] <= rAddr[6].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA_ADDR[7] <= rAddr[7].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA_ADDR[8] <= rAddr[8].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA_ADDR[9] <= rAddr[9].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA_ADDR[10] <= rAddr[10].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA_ADDR[11] <= rAddr[11].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA_ADDR[12] <= rAddr[12].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA_ADDR[13] <= rAddr[13].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA_ADDR[14] <= rAddr[14].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA_ADDR[15] <= rAddr[15].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA_ADDR[16] <= rAddr[16].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA_ADDR[17] <= rAddr[17].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA_ADDR[18] <= rAddr[18].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA_ADDR[19] <= rAddr[19].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA_ADDR[20] <= rAddr[20].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA_ADDR[21] <= rAddr[21].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[0] <= rDataShifted[0].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[1] <= rDataShifted[1].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[2] <= rDataShifted[2].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[3] <= rDataShifted[3].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[4] <= rDataShifted[4].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[5] <= rDataShifted[5].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[6] <= rDataShifted[6].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[7] <= rDataShifted[7].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[8] <= rDataShifted[8].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[9] <= rDataShifted[9].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[10] <= rDataShifted[10].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[11] <= rDataShifted[11].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[12] <= rDataShifted[12].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[13] <= rDataShifted[13].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[14] <= rDataShifted[14].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[15] <= rDataShifted[15].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[16] <= rDataShifted[16].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[17] <= rDataShifted[17].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[18] <= rDataShifted[18].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[19] <= rDataShifted[19].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[20] <= rDataShifted[20].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[21] <= rDataShifted[21].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[22] <= rDataShifted[22].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[23] <= rDataShifted[23].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[24] <= rDataShifted[24].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[25] <= rDataShifted[25].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[26] <= rDataShifted[26].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[27] <= rDataShifted[27].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[28] <= rDataShifted[28].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[29] <= rDataShifted[29].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[30] <= rDataShifted[30].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[31] <= rDataShifted[31].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[32] <= rDataShifted[32].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[33] <= rDataShifted[33].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[34] <= rDataShifted[34].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[35] <= rDataShifted[35].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[36] <= rDataShifted[36].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[37] <= rDataShifted[37].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[38] <= rDataShifted[38].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[39] <= rDataShifted[39].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[40] <= rDataShifted[40].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[41] <= rDataShifted[41].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[42] <= rDataShifted[42].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[43] <= rDataShifted[43].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[44] <= rDataShifted[44].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[45] <= rDataShifted[45].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[46] <= rDataShifted[46].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[47] <= rDataShifted[47].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[48] <= rDataShifted[48].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[49] <= rDataShifted[49].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[50] <= rDataShifted[50].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[51] <= rDataShifted[51].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[52] <= rDataShifted[52].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[53] <= rDataShifted[53].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[54] <= rDataShifted[54].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[55] <= rDataShifted[55].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[56] <= rDataShifted[56].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[57] <= rDataShifted[57].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[58] <= rDataShifted[58].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[59] <= rDataShifted[59].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[60] <= rDataShifted[60].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[61] <= rDataShifted[61].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[62] <= rDataShifted[62].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA[63] <= rDataShifted[63].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA_EN[0] <= rDEShifted[2].DB_MAX_OUTPUT_PORT_TYPE
STORED_DATA_EN[1] <= rDEShifted[3].DB_MAX_OUTPUT_PORT_TYPE
PKT_VALID <= rValid[5].DB_MAX_OUTPUT_PORT_TYPE
PKT_TAG[0] <= rTag[25].DB_MAX_OUTPUT_PORT_TYPE
PKT_TAG[1] <= rTag[26].DB_MAX_OUTPUT_PORT_TYPE
PKT_TAG[2] <= rTag[27].DB_MAX_OUTPUT_PORT_TYPE
PKT_TAG[3] <= rTag[28].DB_MAX_OUTPUT_PORT_TYPE
PKT_TAG[4] <= rTag[29].DB_MAX_OUTPUT_PORT_TYPE
PKT_WORDS[0] <= rWords[16].DB_MAX_OUTPUT_PORT_TYPE
PKT_WORDS[1] <= rWords[17].DB_MAX_OUTPUT_PORT_TYPE
PKT_WORDS[2] <= rWords[18].DB_MAX_OUTPUT_PORT_TYPE
PKT_WORDS[3] <= rWords[19].DB_MAX_OUTPUT_PORT_TYPE
PKT_WORDS[4] <= rWords[20].DB_MAX_OUTPUT_PORT_TYPE
PKT_WORDS[5] <= rWords[21].DB_MAX_OUTPUT_PORT_TYPE
PKT_WORDS[6] <= rWords[22].DB_MAX_OUTPUT_PORT_TYPE
PKT_WORDS[7] <= rWords[23].DB_MAX_OUTPUT_PORT_TYPE
PKT_WORDS_LTE1 <= rLTE1Pkt.DB_MAX_OUTPUT_PORT_TYPE
PKT_WORDS_LTE2 <= rLTE2Pkt.DB_MAX_OUTPUT_PORT_TYPE
PKT_DONE <= rDone[5].DB_MAX_OUTPUT_PORT_TYPE
PKT_ERR <= rErr[5].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam
CLK => rRAM.we_a.CLK
CLK => rRAM.waddr_a[4].CLK
CLK => rRAM.waddr_a[3].CLK
CLK => rRAM.waddr_a[2].CLK
CLK => rRAM.waddr_a[1].CLK
CLK => rRAM.waddr_a[0].CLK
CLK => rRAM.data_a[7].CLK
CLK => rRAM.data_a[6].CLK
CLK => rRAM.data_a[5].CLK
CLK => rRAM.data_a[4].CLK
CLK => rRAM.data_a[3].CLK
CLK => rRAM.data_a[2].CLK
CLK => rRAM.data_a[1].CLK
CLK => rRAM.data_a[0].CLK
CLK => rDout[0].CLK
CLK => rDout[1].CLK
CLK => rDout[2].CLK
CLK => rDout[3].CLK
CLK => rDout[4].CLK
CLK => rDout[5].CLK
CLK => rDout[6].CLK
CLK => rDout[7].CLK
CLK => rRAM.CLK0
ADDRA[0] => rRAM.waddr_a[0].DATAIN
ADDRA[0] => rRAM.WADDR
ADDRA[1] => rRAM.waddr_a[1].DATAIN
ADDRA[1] => rRAM.WADDR1
ADDRA[2] => rRAM.waddr_a[2].DATAIN
ADDRA[2] => rRAM.WADDR2
ADDRA[3] => rRAM.waddr_a[3].DATAIN
ADDRA[3] => rRAM.WADDR3
ADDRA[4] => rRAM.waddr_a[4].DATAIN
ADDRA[4] => rRAM.WADDR4
WEA => rRAM.we_a.DATAIN
WEA => rRAM.WE
ADDRB[0] => rRAM.RADDR
ADDRB[1] => rRAM.RADDR1
ADDRB[2] => rRAM.RADDR2
ADDRB[3] => rRAM.RADDR3
ADDRB[4] => rRAM.RADDR4
DINA[0] => rRAM.data_a[0].DATAIN
DINA[0] => rRAM.DATAIN
DINA[1] => rRAM.data_a[1].DATAIN
DINA[1] => rRAM.DATAIN1
DINA[2] => rRAM.data_a[2].DATAIN
DINA[2] => rRAM.DATAIN2
DINA[3] => rRAM.data_a[3].DATAIN
DINA[3] => rRAM.DATAIN3
DINA[4] => rRAM.data_a[4].DATAIN
DINA[4] => rRAM.DATAIN4
DINA[5] => rRAM.data_a[5].DATAIN
DINA[5] => rRAM.DATAIN5
DINA[6] => rRAM.data_a[6].DATAIN
DINA[6] => rRAM.DATAIN6
DINA[7] => rRAM.data_a[7].DATAIN
DINA[7] => rRAM.DATAIN7
DOUTB[0] <= rDout[0].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[1] <= rDout[1].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[2] <= rDout[2].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[3] <= rDout[3].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[4] <= rDout[4].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[5] <= rDout[5].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[6] <= rDout[6].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[7] <= rDout[7].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam
CLK => rRAM.we_a.CLK
CLK => rRAM.waddr_a[4].CLK
CLK => rRAM.waddr_a[3].CLK
CLK => rRAM.waddr_a[2].CLK
CLK => rRAM.waddr_a[1].CLK
CLK => rRAM.waddr_a[0].CLK
CLK => rRAM.data_a[11].CLK
CLK => rRAM.data_a[10].CLK
CLK => rRAM.data_a[9].CLK
CLK => rRAM.data_a[8].CLK
CLK => rRAM.data_a[7].CLK
CLK => rRAM.data_a[6].CLK
CLK => rRAM.data_a[5].CLK
CLK => rRAM.data_a[4].CLK
CLK => rRAM.data_a[3].CLK
CLK => rRAM.data_a[2].CLK
CLK => rRAM.data_a[1].CLK
CLK => rRAM.data_a[0].CLK
CLK => rDout[0].CLK
CLK => rDout[1].CLK
CLK => rDout[2].CLK
CLK => rDout[3].CLK
CLK => rDout[4].CLK
CLK => rDout[5].CLK
CLK => rDout[6].CLK
CLK => rDout[7].CLK
CLK => rDout[8].CLK
CLK => rDout[9].CLK
CLK => rDout[10].CLK
CLK => rDout[11].CLK
CLK => rRAM.CLK0
ADDRA[0] => rRAM.waddr_a[0].DATAIN
ADDRA[0] => rRAM.WADDR
ADDRA[1] => rRAM.waddr_a[1].DATAIN
ADDRA[1] => rRAM.WADDR1
ADDRA[2] => rRAM.waddr_a[2].DATAIN
ADDRA[2] => rRAM.WADDR2
ADDRA[3] => rRAM.waddr_a[3].DATAIN
ADDRA[3] => rRAM.WADDR3
ADDRA[4] => rRAM.waddr_a[4].DATAIN
ADDRA[4] => rRAM.WADDR4
WEA => rRAM.we_a.DATAIN
WEA => rRAM.WE
ADDRB[0] => rRAM.RADDR
ADDRB[1] => rRAM.RADDR1
ADDRB[2] => rRAM.RADDR2
ADDRB[3] => rRAM.RADDR3
ADDRB[4] => rRAM.RADDR4
DINA[0] => rRAM.data_a[0].DATAIN
DINA[0] => rRAM.DATAIN
DINA[1] => rRAM.data_a[1].DATAIN
DINA[1] => rRAM.DATAIN1
DINA[2] => rRAM.data_a[2].DATAIN
DINA[2] => rRAM.DATAIN2
DINA[3] => rRAM.data_a[3].DATAIN
DINA[3] => rRAM.DATAIN3
DINA[4] => rRAM.data_a[4].DATAIN
DINA[4] => rRAM.DATAIN4
DINA[5] => rRAM.data_a[5].DATAIN
DINA[5] => rRAM.DATAIN5
DINA[6] => rRAM.data_a[6].DATAIN
DINA[6] => rRAM.DATAIN6
DINA[7] => rRAM.data_a[7].DATAIN
DINA[7] => rRAM.DATAIN7
DINA[8] => rRAM.data_a[8].DATAIN
DINA[8] => rRAM.DATAIN8
DINA[9] => rRAM.data_a[9].DATAIN
DINA[9] => rRAM.DATAIN9
DINA[10] => rRAM.data_a[10].DATAIN
DINA[10] => rRAM.DATAIN10
DINA[11] => rRAM.data_a[11].DATAIN
DINA[11] => rRAM.DATAIN11
DOUTB[0] <= rDout[0].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[1] <= rDout[1].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[2] <= rDout[2].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[3] <= rDout[3].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[4] <= rDout[4].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[5] <= rDout[5].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[6] <= rDout[6].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[7] <= rDout[7].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[8] <= rDout[8].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[9] <= rDout[9].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[10] <= rDout[10].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[11] <= rDout[11].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output
CLK => rErrOut[0].CLK
CLK => rErrOut[1].CLK
CLK => rErrOut[16].CLK
CLK => rErrOut[17].CLK
CLK => rErrOut[32].CLK
CLK => rErrOut[33].CLK
CLK => rDoneOut[0].CLK
CLK => rDoneOut[1].CLK
CLK => rDoneOut[16].CLK
CLK => rDoneOut[17].CLK
CLK => rDoneOut[32].CLK
CLK => rDoneOut[33].CLK
CLK => rDEOut[0].CLK
CLK => rDEOut[1].CLK
CLK => rDEOut[2].CLK
CLK => rDEOut[3].CLK
CLK => rDEOut[32].CLK
CLK => rDEOut[33].CLK
CLK => rDEOut[34].CLK
CLK => rDEOut[35].CLK
CLK => rDEOut[64].CLK
CLK => rDEOut[65].CLK
CLK => rDEOut[66].CLK
CLK => rDEOut[67].CLK
CLK => rDataOut[0].CLK
CLK => rDataOut[1].CLK
CLK => rDataOut[2].CLK
CLK => rDataOut[3].CLK
CLK => rDataOut[4].CLK
CLK => rDataOut[5].CLK
CLK => rDataOut[6].CLK
CLK => rDataOut[7].CLK
CLK => rDataOut[8].CLK
CLK => rDataOut[9].CLK
CLK => rDataOut[10].CLK
CLK => rDataOut[11].CLK
CLK => rDataOut[12].CLK
CLK => rDataOut[13].CLK
CLK => rDataOut[14].CLK
CLK => rDataOut[15].CLK
CLK => rDataOut[16].CLK
CLK => rDataOut[17].CLK
CLK => rDataOut[18].CLK
CLK => rDataOut[19].CLK
CLK => rDataOut[20].CLK
CLK => rDataOut[21].CLK
CLK => rDataOut[22].CLK
CLK => rDataOut[23].CLK
CLK => rDataOut[24].CLK
CLK => rDataOut[25].CLK
CLK => rDataOut[26].CLK
CLK => rDataOut[27].CLK
CLK => rDataOut[28].CLK
CLK => rDataOut[29].CLK
CLK => rDataOut[30].CLK
CLK => rDataOut[31].CLK
CLK => rDataOut[32].CLK
CLK => rDataOut[33].CLK
CLK => rDataOut[34].CLK
CLK => rDataOut[35].CLK
CLK => rDataOut[36].CLK
CLK => rDataOut[37].CLK
CLK => rDataOut[38].CLK
CLK => rDataOut[39].CLK
CLK => rDataOut[40].CLK
CLK => rDataOut[41].CLK
CLK => rDataOut[42].CLK
CLK => rDataOut[43].CLK
CLK => rDataOut[44].CLK
CLK => rDataOut[45].CLK
CLK => rDataOut[46].CLK
CLK => rDataOut[47].CLK
CLK => rDataOut[48].CLK
CLK => rDataOut[49].CLK
CLK => rDataOut[50].CLK
CLK => rDataOut[51].CLK
CLK => rDataOut[52].CLK
CLK => rDataOut[53].CLK
CLK => rDataOut[54].CLK
CLK => rDataOut[55].CLK
CLK => rDataOut[56].CLK
CLK => rDataOut[57].CLK
CLK => rDataOut[58].CLK
CLK => rDataOut[59].CLK
CLK => rDataOut[60].CLK
CLK => rDataOut[61].CLK
CLK => rDataOut[62].CLK
CLK => rDataOut[63].CLK
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
CLK => rData[7].CLK
CLK => rData[8].CLK
CLK => rData[9].CLK
CLK => rData[10].CLK
CLK => rData[11].CLK
CLK => rData[12].CLK
CLK => rData[13].CLK
CLK => rData[14].CLK
CLK => rData[15].CLK
CLK => rData[16].CLK
CLK => rData[17].CLK
CLK => rData[18].CLK
CLK => rData[19].CLK
CLK => rData[20].CLK
CLK => rData[21].CLK
CLK => rData[22].CLK
CLK => rData[23].CLK
CLK => rData[24].CLK
CLK => rData[25].CLK
CLK => rData[26].CLK
CLK => rData[27].CLK
CLK => rData[28].CLK
CLK => rData[29].CLK
CLK => rData[30].CLK
CLK => rData[31].CLK
CLK => rData[32].CLK
CLK => rData[33].CLK
CLK => rData[34].CLK
CLK => rData[35].CLK
CLK => rData[36].CLK
CLK => rData[37].CLK
CLK => rData[38].CLK
CLK => rData[39].CLK
CLK => rData[40].CLK
CLK => rData[41].CLK
CLK => rData[42].CLK
CLK => rData[43].CLK
CLK => rData[44].CLK
CLK => rData[45].CLK
CLK => rData[46].CLK
CLK => rData[47].CLK
CLK => rData[48].CLK
CLK => rData[49].CLK
CLK => rData[50].CLK
CLK => rData[51].CLK
CLK => rData[52].CLK
CLK => rData[53].CLK
CLK => rData[54].CLK
CLK => rData[55].CLK
CLK => rData[56].CLK
CLK => rData[57].CLK
CLK => rData[58].CLK
CLK => rData[59].CLK
CLK => rData[60].CLK
CLK => rData[61].CLK
CLK => rData[62].CLK
CLK => rData[63].CLK
CLK => rLTE2Pkts.CLK
CLK => rWords[0].CLK
CLK => rWords[1].CLK
CLK => rWords[2].CLK
CLK => rWords[3].CLK
CLK => rWords[4].CLK
CLK => rWords[5].CLK
CLK => rWords[6].CLK
CLK => rWords[7].CLK
CLK => rErrLast.CLK
CLK => rDoneLast.CLK
CLK => rTagCurr[0].CLK
CLK => rTagCurr[1].CLK
CLK => rTagCurr[2].CLK
CLK => rTagCurr[3].CLK
CLK => rTagCurr[4].CLK
CLK => rShift[0].CLK
CLK => rShift[1].CLK
CLK => rShift[2].CLK
CLK => rShift[3].CLK
CLK => rShift[4].CLK
CLK => rShift[5].CLK
CLK => rTagFinished.CLK
CLK => rClear[0].CLK
CLK => rClear[1].CLK
CLK => rClear[2].CLK
CLK => rClear[3].CLK
CLK => rClear[4].CLK
CLK => rClear[5].CLK
CLK => rClear[6].CLK
CLK => rClear[7].CLK
CLK => rClear[8].CLK
CLK => rClear[9].CLK
CLK => rClear[10].CLK
CLK => rClear[11].CLK
CLK => rClear[12].CLK
CLK => rClear[13].CLK
CLK => rClear[14].CLK
CLK => rClear[15].CLK
CLK => rClear[16].CLK
CLK => rClear[17].CLK
CLK => rClear[18].CLK
CLK => rClear[19].CLK
CLK => rClear[20].CLK
CLK => rClear[21].CLK
CLK => rClear[22].CLK
CLK => rClear[23].CLK
CLK => rClear[24].CLK
CLK => rClear[25].CLK
CLK => rClear[26].CLK
CLK => rClear[27].CLK
CLK => rClear[28].CLK
CLK => rClear[29].CLK
CLK => rClear[30].CLK
CLK => rClear[31].CLK
CLK => rDE[0].CLK
CLK => rDE[1].CLK
CLK => rErr.CLK
CLK => rDone.CLK
CLK => rDataAddr[0].CLK
CLK => rDataAddr[1].CLK
CLK => rDataAddr[2].CLK
CLK => rDataAddr[3].CLK
CLK => rDataAddr[4].CLK
CLK => rDataAddr[5].CLK
CLK => rDataAddr[6].CLK
CLK => rDataAddr[7].CLK
CLK => rDataAddr[8].CLK
CLK => rDataAddr[9].CLK
CLK => rDataAddr[10].CLK
CLK => rTag[0].CLK
CLK => rTag[1].CLK
CLK => rTag[2].CLK
CLK => rTag[3].CLK
CLK => rTag[4].CLK
CLK => rState~1.DATAIN
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rTag.OUTPUTSELECT
RST => rDataAddr.OUTPUTSELECT
RST => rDataAddr.OUTPUTSELECT
RST => rDataAddr.OUTPUTSELECT
RST => rDataAddr.OUTPUTSELECT
RST => rDataAddr.OUTPUTSELECT
RST => rDataAddr.OUTPUTSELECT
RST => rDataAddr.OUTPUTSELECT
RST => rDataAddr.OUTPUTSELECT
RST => rDataAddr.OUTPUTSELECT
RST => rDataAddr.OUTPUTSELECT
RST => rDataAddr.OUTPUTSELECT
RST => rDone.OUTPUTSELECT
RST => rErr.OUTPUTSELECT
RST => rDE.OUTPUTSELECT
RST => rDE.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rClear.OUTPUTSELECT
RST => rTagFinished.OUTPUTSELECT
RST => rShift.OUTPUTSELECT
RST => rShift.OUTPUTSELECT
RST => rShift.OUTPUTSELECT
RST => rShift.OUTPUTSELECT
RST => rShift.OUTPUTSELECT
RST => rShift.OUTPUTSELECT
RST => rDEOut.OUTPUTSELECT
RST => rDEOut.OUTPUTSELECT
RST => rDEOut.OUTPUTSELECT
RST => rDEOut.OUTPUTSELECT
RST => rDEOut.OUTPUTSELECT
RST => rDEOut.OUTPUTSELECT
RST => rDEOut.OUTPUTSELECT
RST => rDEOut.OUTPUTSELECT
RST => rDEOut.OUTPUTSELECT
RST => rDEOut.OUTPUTSELECT
RST => rDEOut.OUTPUTSELECT
RST => rDEOut.OUTPUTSELECT
RST => rDoneOut.OUTPUTSELECT
RST => rDoneOut.OUTPUTSELECT
RST => rDoneOut.OUTPUTSELECT
RST => rDoneOut.OUTPUTSELECT
RST => rDoneOut.OUTPUTSELECT
RST => rDoneOut.OUTPUTSELECT
RST => rErrOut.OUTPUTSELECT
RST => rErrOut.OUTPUTSELECT
RST => rErrOut.OUTPUTSELECT
RST => rErrOut.OUTPUTSELECT
RST => rErrOut.OUTPUTSELECT
RST => rErrOut.OUTPUTSELECT
RST => rLTE2Pkts.ENA
RST => rTagCurr[4].ENA
RST => rTagCurr[3].ENA
RST => rTagCurr[2].ENA
RST => rTagCurr[1].ENA
RST => rTagCurr[0].ENA
RST => rDoneLast.ENA
RST => rErrLast.ENA
RST => rWords[7].ENA
RST => rWords[6].ENA
RST => rWords[5].ENA
RST => rWords[4].ENA
RST => rWords[3].ENA
RST => rWords[2].ENA
RST => rWords[1].ENA
RST => rWords[0].ENA
DATA_ADDR[0] <= rDataAddr[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_ADDR[1] <= rDataAddr[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_ADDR[2] <= rDataAddr[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_ADDR[3] <= rDataAddr[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_ADDR[4] <= rDataAddr[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_ADDR[5] <= rDataAddr[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_ADDR[6] <= rDataAddr[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_ADDR[7] <= rDataAddr[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_ADDR[8] <= rDataAddr[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_ADDR[9] <= rDataAddr[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_ADDR[10] <= rDataAddr[10].DB_MAX_OUTPUT_PORT_TYPE
DATA[0] => rData[0].DATAIN
DATA[1] => rData[1].DATAIN
DATA[2] => rData[2].DATAIN
DATA[3] => rData[3].DATAIN
DATA[4] => rData[4].DATAIN
DATA[5] => rData[5].DATAIN
DATA[6] => rData[6].DATAIN
DATA[7] => rData[7].DATAIN
DATA[8] => rData[8].DATAIN
DATA[9] => rData[9].DATAIN
DATA[10] => rData[10].DATAIN
DATA[11] => rData[11].DATAIN
DATA[12] => rData[12].DATAIN
DATA[13] => rData[13].DATAIN
DATA[14] => rData[14].DATAIN
DATA[15] => rData[15].DATAIN
DATA[16] => rData[16].DATAIN
DATA[17] => rData[17].DATAIN
DATA[18] => rData[18].DATAIN
DATA[19] => rData[19].DATAIN
DATA[20] => rData[20].DATAIN
DATA[21] => rData[21].DATAIN
DATA[22] => rData[22].DATAIN
DATA[23] => rData[23].DATAIN
DATA[24] => rData[24].DATAIN
DATA[25] => rData[25].DATAIN
DATA[26] => rData[26].DATAIN
DATA[27] => rData[27].DATAIN
DATA[28] => rData[28].DATAIN
DATA[29] => rData[29].DATAIN
DATA[30] => rData[30].DATAIN
DATA[31] => rData[31].DATAIN
DATA[32] => rData[32].DATAIN
DATA[33] => rData[33].DATAIN
DATA[34] => rData[34].DATAIN
DATA[35] => rData[35].DATAIN
DATA[36] => rData[36].DATAIN
DATA[37] => rData[37].DATAIN
DATA[38] => rData[38].DATAIN
DATA[39] => rData[39].DATAIN
DATA[40] => rData[40].DATAIN
DATA[41] => rData[41].DATAIN
DATA[42] => rData[42].DATAIN
DATA[43] => rData[43].DATAIN
DATA[44] => rData[44].DATAIN
DATA[45] => rData[45].DATAIN
DATA[46] => rData[46].DATAIN
DATA[47] => rData[47].DATAIN
DATA[48] => rData[48].DATAIN
DATA[49] => rData[49].DATAIN
DATA[50] => rData[50].DATAIN
DATA[51] => rData[51].DATAIN
DATA[52] => rData[52].DATAIN
DATA[53] => rData[53].DATAIN
DATA[54] => rData[54].DATAIN
DATA[55] => rData[55].DATAIN
DATA[56] => rData[56].DATAIN
DATA[57] => rData[57].DATAIN
DATA[58] => rData[58].DATAIN
DATA[59] => rData[59].DATAIN
DATA[60] => rData[60].DATAIN
DATA[61] => rData[61].DATAIN
DATA[62] => rData[62].DATAIN
DATA[63] => rData[63].DATAIN
TAG_FINISHED[0] => Mux0.IN31
TAG_FINISHED[1] => Mux0.IN30
TAG_FINISHED[2] => Mux0.IN29
TAG_FINISHED[3] => Mux0.IN28
TAG_FINISHED[4] => Mux0.IN27
TAG_FINISHED[5] => Mux0.IN26
TAG_FINISHED[6] => Mux0.IN25
TAG_FINISHED[7] => Mux0.IN24
TAG_FINISHED[8] => Mux0.IN23
TAG_FINISHED[9] => Mux0.IN22
TAG_FINISHED[10] => Mux0.IN21
TAG_FINISHED[11] => Mux0.IN20
TAG_FINISHED[12] => Mux0.IN19
TAG_FINISHED[13] => Mux0.IN18
TAG_FINISHED[14] => Mux0.IN17
TAG_FINISHED[15] => Mux0.IN16
TAG_FINISHED[16] => Mux0.IN15
TAG_FINISHED[17] => Mux0.IN14
TAG_FINISHED[18] => Mux0.IN13
TAG_FINISHED[19] => Mux0.IN12
TAG_FINISHED[20] => Mux0.IN11
TAG_FINISHED[21] => Mux0.IN10
TAG_FINISHED[22] => Mux0.IN9
TAG_FINISHED[23] => Mux0.IN8
TAG_FINISHED[24] => Mux0.IN7
TAG_FINISHED[25] => Mux0.IN6
TAG_FINISHED[26] => Mux0.IN5
TAG_FINISHED[27] => Mux0.IN4
TAG_FINISHED[28] => Mux0.IN3
TAG_FINISHED[29] => Mux0.IN2
TAG_FINISHED[30] => Mux0.IN1
TAG_FINISHED[31] => Mux0.IN0
TAG_CLEAR[0] <= rClear[0].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[1] <= rClear[1].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[2] <= rClear[2].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[3] <= rClear[3].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[4] <= rClear[4].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[5] <= rClear[5].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[6] <= rClear[6].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[7] <= rClear[7].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[8] <= rClear[8].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[9] <= rClear[9].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[10] <= rClear[10].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[11] <= rClear[11].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[12] <= rClear[12].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[13] <= rClear[13].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[14] <= rClear[14].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[15] <= rClear[15].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[16] <= rClear[16].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[17] <= rClear[17].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[18] <= rClear[18].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[19] <= rClear[19].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[20] <= rClear[20].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[21] <= rClear[21].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[22] <= rClear[22].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[23] <= rClear[23].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[24] <= rClear[24].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[25] <= rClear[25].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[26] <= rClear[26].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[27] <= rClear[27].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[28] <= rClear[28].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[29] <= rClear[29].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[30] <= rClear[30].DB_MAX_OUTPUT_PORT_TYPE
TAG_CLEAR[31] <= rClear[31].DB_MAX_OUTPUT_PORT_TYPE
TAG[0] <= rTag[0].DB_MAX_OUTPUT_PORT_TYPE
TAG[1] <= rTag[1].DB_MAX_OUTPUT_PORT_TYPE
TAG[2] <= rTag[2].DB_MAX_OUTPUT_PORT_TYPE
TAG[3] <= rTag[3].DB_MAX_OUTPUT_PORT_TYPE
TAG[4] <= rTag[4].DB_MAX_OUTPUT_PORT_TYPE
TAG_MAPPED[0] => rShift.DATAB
TAG_MAPPED[1] => rShift.DATAB
TAG_MAPPED[2] => rShift.DATAB
TAG_MAPPED[3] => rShift.DATAB
TAG_MAPPED[4] => rShift.DATAB
TAG_MAPPED[5] => rShift.DATAB
PKT_WORDS[0] => LessThan0.IN16
PKT_WORDS[0] => rDE.DATAB
PKT_WORDS[0] => rWords.DATAB
PKT_WORDS[1] => Add2.IN14
PKT_WORDS[1] => LessThan0.IN15
PKT_WORDS[1] => rDE.DATAB
PKT_WORDS[2] => Add2.IN13
PKT_WORDS[2] => LessThan0.IN14
PKT_WORDS[3] => Add2.IN12
PKT_WORDS[3] => LessThan0.IN13
PKT_WORDS[4] => Add2.IN11
PKT_WORDS[4] => LessThan0.IN12
PKT_WORDS[5] => Add2.IN10
PKT_WORDS[5] => LessThan0.IN11
PKT_WORDS[6] => Add2.IN9
PKT_WORDS[6] => LessThan0.IN10
PKT_WORDS[7] => Add2.IN8
PKT_WORDS[7] => LessThan0.IN9
PKT_WORDS_LTE1 => rDone.OUTPUTSELECT
PKT_WORDS_LTE1 => rErr.OUTPUTSELECT
PKT_WORDS_LTE1 => rDE.OUTPUTSELECT
PKT_WORDS_LTE1 => rDE.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rClear.OUTPUTSELECT
PKT_WORDS_LTE1 => rDataAddr.OUTPUTSELECT
PKT_WORDS_LTE1 => rDataAddr.OUTPUTSELECT
PKT_WORDS_LTE1 => rDataAddr.OUTPUTSELECT
PKT_WORDS_LTE1 => rDataAddr.OUTPUTSELECT
PKT_WORDS_LTE1 => rDataAddr.OUTPUTSELECT
PKT_WORDS_LTE1 => rDataAddr.OUTPUTSELECT
PKT_WORDS_LTE1 => rDataAddr.OUTPUTSELECT
PKT_WORDS_LTE1 => rDataAddr.OUTPUTSELECT
PKT_WORDS_LTE1 => rDataAddr.OUTPUTSELECT
PKT_WORDS_LTE1 => rDataAddr.OUTPUTSELECT
PKT_WORDS_LTE1 => rDataAddr.OUTPUTSELECT
PKT_WORDS_LTE1 => rState.OUTPUTSELECT
PKT_WORDS_LTE1 => rState.OUTPUTSELECT
PKT_WORDS_LTE1 => Selector57.IN3
PKT_WORDS_LTE2 => rDataAddr.OUTPUTSELECT
PKT_WORDS_LTE2 => rDataAddr.OUTPUTSELECT
PKT_WORDS_LTE2 => rDataAddr.OUTPUTSELECT
PKT_WORDS_LTE2 => rDataAddr.OUTPUTSELECT
PKT_WORDS_LTE2 => rDataAddr.OUTPUTSELECT
PKT_WORDS_LTE2 => rDataAddr.OUTPUTSELECT
PKT_WORDS_LTE2 => rDataAddr.OUTPUTSELECT
PKT_WORDS_LTE2 => rDataAddr.OUTPUTSELECT
PKT_WORDS_LTE2 => rDataAddr.OUTPUTSELECT
PKT_WORDS_LTE2 => rDataAddr.OUTPUTSELECT
PKT_WORDS_LTE2 => rDataAddr.OUTPUTSELECT
PKT_WORDS_LTE2 => rState.DATAA
PKT_WORDS_LTE2 => rState.DATAA
PKT_DONE => rDone.DATAB
PKT_DONE => rDoneLast.DATAB
PKT_ERR => rErr.DATAB
PKT_ERR => rErrLast.DATAB
ENG_DATA[0] <= rDataOut[0].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[1] <= rDataOut[1].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[2] <= rDataOut[2].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[3] <= rDataOut[3].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[4] <= rDataOut[4].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[5] <= rDataOut[5].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[6] <= rDataOut[6].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[7] <= rDataOut[7].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[8] <= rDataOut[8].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[9] <= rDataOut[9].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[10] <= rDataOut[10].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[11] <= rDataOut[11].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[12] <= rDataOut[12].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[13] <= rDataOut[13].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[14] <= rDataOut[14].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[15] <= rDataOut[15].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[16] <= rDataOut[16].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[17] <= rDataOut[17].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[18] <= rDataOut[18].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[19] <= rDataOut[19].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[20] <= rDataOut[20].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[21] <= rDataOut[21].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[22] <= rDataOut[22].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[23] <= rDataOut[23].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[24] <= rDataOut[24].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[25] <= rDataOut[25].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[26] <= rDataOut[26].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[27] <= rDataOut[27].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[28] <= rDataOut[28].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[29] <= rDataOut[29].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[30] <= rDataOut[30].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[31] <= rDataOut[31].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[32] <= rDataOut[32].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[33] <= rDataOut[33].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[34] <= rDataOut[34].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[35] <= rDataOut[35].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[36] <= rDataOut[36].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[37] <= rDataOut[37].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[38] <= rDataOut[38].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[39] <= rDataOut[39].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[40] <= rDataOut[40].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[41] <= rDataOut[41].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[42] <= rDataOut[42].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[43] <= rDataOut[43].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[44] <= rDataOut[44].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[45] <= rDataOut[45].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[46] <= rDataOut[46].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[47] <= rDataOut[47].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[48] <= rDataOut[48].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[49] <= rDataOut[49].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[50] <= rDataOut[50].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[51] <= rDataOut[51].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[52] <= rDataOut[52].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[53] <= rDataOut[53].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[54] <= rDataOut[54].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[55] <= rDataOut[55].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[56] <= rDataOut[56].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[57] <= rDataOut[57].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[58] <= rDataOut[58].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[59] <= rDataOut[59].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[60] <= rDataOut[60].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[61] <= rDataOut[61].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[62] <= rDataOut[62].DB_MAX_OUTPUT_PORT_TYPE
ENG_DATA[63] <= rDataOut[63].DB_MAX_OUTPUT_PORT_TYPE
MAIN_DATA_EN[0] <= rDEOut[0].DB_MAX_OUTPUT_PORT_TYPE
MAIN_DATA_EN[1] <= rDEOut[1].DB_MAX_OUTPUT_PORT_TYPE
MAIN_DATA_EN[2] <= rDEOut[2].DB_MAX_OUTPUT_PORT_TYPE
MAIN_DATA_EN[3] <= rDEOut[3].DB_MAX_OUTPUT_PORT_TYPE
MAIN_DONE[0] <= rDoneOut[0].DB_MAX_OUTPUT_PORT_TYPE
MAIN_DONE[1] <= rDoneOut[1].DB_MAX_OUTPUT_PORT_TYPE
MAIN_ERR[0] <= rErrOut[0].DB_MAX_OUTPUT_PORT_TYPE
MAIN_ERR[1] <= rErrOut[1].DB_MAX_OUTPUT_PORT_TYPE
SG_RX_DATA_EN[0] <= rDEOut[32].DB_MAX_OUTPUT_PORT_TYPE
SG_RX_DATA_EN[1] <= rDEOut[33].DB_MAX_OUTPUT_PORT_TYPE
SG_RX_DATA_EN[2] <= rDEOut[34].DB_MAX_OUTPUT_PORT_TYPE
SG_RX_DATA_EN[3] <= rDEOut[35].DB_MAX_OUTPUT_PORT_TYPE
SG_RX_DONE[0] <= rDoneOut[16].DB_MAX_OUTPUT_PORT_TYPE
SG_RX_DONE[1] <= rDoneOut[17].DB_MAX_OUTPUT_PORT_TYPE
SG_RX_ERR[0] <= rErrOut[16].DB_MAX_OUTPUT_PORT_TYPE
SG_RX_ERR[1] <= rErrOut[17].DB_MAX_OUTPUT_PORT_TYPE
SG_TX_DATA_EN[0] <= rDEOut[64].DB_MAX_OUTPUT_PORT_TYPE
SG_TX_DATA_EN[1] <= rDEOut[65].DB_MAX_OUTPUT_PORT_TYPE
SG_TX_DATA_EN[2] <= rDEOut[66].DB_MAX_OUTPUT_PORT_TYPE
SG_TX_DATA_EN[3] <= rDEOut[67].DB_MAX_OUTPUT_PORT_TYPE
SG_TX_DONE[0] <= rDoneOut[32].DB_MAX_OUTPUT_PORT_TYPE
SG_TX_DONE[1] <= rDoneOut[33].DB_MAX_OUTPUT_PORT_TYPE
SG_TX_ERR[0] <= rErrOut[32].DB_MAX_OUTPUT_PORT_TYPE
SG_TX_ERR[1] <= rErrOut[33].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst
CLK => CLK.IN3
RST_IN => RST_IN.IN3
RXR_DATA[0] => RXR_DATA[0].IN1
RXR_DATA[1] => RXR_DATA[1].IN1
RXR_DATA[2] => RXR_DATA[2].IN1
RXR_DATA[3] => RXR_DATA[3].IN1
RXR_DATA[4] => RXR_DATA[4].IN1
RXR_DATA[5] => RXR_DATA[5].IN1
RXR_DATA[6] => RXR_DATA[6].IN1
RXR_DATA[7] => RXR_DATA[7].IN1
RXR_DATA[8] => RXR_DATA[8].IN1
RXR_DATA[9] => RXR_DATA[9].IN1
RXR_DATA[10] => RXR_DATA[10].IN1
RXR_DATA[11] => RXR_DATA[11].IN1
RXR_DATA[12] => RXR_DATA[12].IN1
RXR_DATA[13] => RXR_DATA[13].IN1
RXR_DATA[14] => RXR_DATA[14].IN1
RXR_DATA[15] => RXR_DATA[15].IN1
RXR_DATA[16] => RXR_DATA[16].IN1
RXR_DATA[17] => RXR_DATA[17].IN1
RXR_DATA[18] => RXR_DATA[18].IN1
RXR_DATA[19] => RXR_DATA[19].IN1
RXR_DATA[20] => RXR_DATA[20].IN1
RXR_DATA[21] => RXR_DATA[21].IN1
RXR_DATA[22] => RXR_DATA[22].IN1
RXR_DATA[23] => RXR_DATA[23].IN1
RXR_DATA[24] => RXR_DATA[24].IN1
RXR_DATA[25] => RXR_DATA[25].IN1
RXR_DATA[26] => RXR_DATA[26].IN1
RXR_DATA[27] => RXR_DATA[27].IN1
RXR_DATA[28] => RXR_DATA[28].IN1
RXR_DATA[29] => RXR_DATA[29].IN1
RXR_DATA[30] => RXR_DATA[30].IN1
RXR_DATA[31] => RXR_DATA[31].IN1
RXR_DATA[32] => RXR_DATA[32].IN1
RXR_DATA[33] => RXR_DATA[33].IN1
RXR_DATA[34] => RXR_DATA[34].IN1
RXR_DATA[35] => RXR_DATA[35].IN1
RXR_DATA[36] => RXR_DATA[36].IN1
RXR_DATA[37] => RXR_DATA[37].IN1
RXR_DATA[38] => RXR_DATA[38].IN1
RXR_DATA[39] => RXR_DATA[39].IN1
RXR_DATA[40] => RXR_DATA[40].IN1
RXR_DATA[41] => RXR_DATA[41].IN1
RXR_DATA[42] => RXR_DATA[42].IN1
RXR_DATA[43] => RXR_DATA[43].IN1
RXR_DATA[44] => RXR_DATA[44].IN1
RXR_DATA[45] => RXR_DATA[45].IN1
RXR_DATA[46] => RXR_DATA[46].IN1
RXR_DATA[47] => RXR_DATA[47].IN1
RXR_DATA[48] => RXR_DATA[48].IN1
RXR_DATA[49] => RXR_DATA[49].IN1
RXR_DATA[50] => RXR_DATA[50].IN1
RXR_DATA[51] => RXR_DATA[51].IN1
RXR_DATA[52] => RXR_DATA[52].IN1
RXR_DATA[53] => RXR_DATA[53].IN1
RXR_DATA[54] => RXR_DATA[54].IN1
RXR_DATA[55] => RXR_DATA[55].IN1
RXR_DATA[56] => RXR_DATA[56].IN1
RXR_DATA[57] => RXR_DATA[57].IN1
RXR_DATA[58] => RXR_DATA[58].IN1
RXR_DATA[59] => RXR_DATA[59].IN1
RXR_DATA[60] => RXR_DATA[60].IN1
RXR_DATA[61] => RXR_DATA[61].IN1
RXR_DATA[62] => RXR_DATA[62].IN1
RXR_DATA[63] => RXR_DATA[63].IN1
RXR_DATA_VALID => RXR_DATA_VALID.IN1
RXR_DATA_START_FLAG => RXR_DATA_START_FLAG.IN1
RXR_DATA_START_OFFSET[0] => RXR_DATA_START_OFFSET[0].IN1
RXR_META_FDWBE[0] => RXR_META_FDWBE[0].IN1
RXR_META_FDWBE[1] => RXR_META_FDWBE[1].IN1
RXR_META_FDWBE[2] => RXR_META_FDWBE[2].IN1
RXR_META_FDWBE[3] => RXR_META_FDWBE[3].IN1
RXR_DATA_END_FLAG => RXR_DATA_END_FLAG.IN1
RXR_DATA_END_OFFSET[0] => RXR_DATA_END_OFFSET[0].IN1
RXR_META_LDWBE[0] => RXR_META_LDWBE[0].IN1
RXR_META_LDWBE[1] => RXR_META_LDWBE[1].IN1
RXR_META_LDWBE[2] => RXR_META_LDWBE[2].IN1
RXR_META_LDWBE[3] => RXR_META_LDWBE[3].IN1
RXR_META_TC[0] => RXR_META_TC[0].IN1
RXR_META_TC[1] => RXR_META_TC[1].IN1
RXR_META_TC[2] => RXR_META_TC[2].IN1
RXR_META_ATTR[0] => RXR_META_ATTR[0].IN1
RXR_META_ATTR[1] => RXR_META_ATTR[1].IN1
RXR_META_ATTR[2] => RXR_META_ATTR[2].IN1
RXR_META_TAG[0] => RXR_META_TAG[0].IN1
RXR_META_TAG[1] => RXR_META_TAG[1].IN1
RXR_META_TAG[2] => RXR_META_TAG[2].IN1
RXR_META_TAG[3] => RXR_META_TAG[3].IN1
RXR_META_TAG[4] => RXR_META_TAG[4].IN1
RXR_META_TAG[5] => RXR_META_TAG[5].IN1
RXR_META_TAG[6] => RXR_META_TAG[6].IN1
RXR_META_TAG[7] => RXR_META_TAG[7].IN1
RXR_META_TYPE[0] => RXR_META_TYPE[0].IN1
RXR_META_TYPE[1] => RXR_META_TYPE[1].IN1
RXR_META_TYPE[2] => RXR_META_TYPE[2].IN1
RXR_META_ADDR[0] => RXR_META_ADDR[0].IN1
RXR_META_ADDR[1] => RXR_META_ADDR[1].IN1
RXR_META_ADDR[2] => RXR_META_ADDR[2].IN1
RXR_META_ADDR[3] => RXR_META_ADDR[3].IN1
RXR_META_ADDR[4] => RXR_META_ADDR[4].IN1
RXR_META_ADDR[5] => RXR_META_ADDR[5].IN1
RXR_META_ADDR[6] => RXR_META_ADDR[6].IN1
RXR_META_ADDR[7] => RXR_META_ADDR[7].IN1
RXR_META_ADDR[8] => RXR_META_ADDR[8].IN1
RXR_META_ADDR[9] => RXR_META_ADDR[9].IN1
RXR_META_ADDR[10] => RXR_META_ADDR[10].IN1
RXR_META_ADDR[11] => RXR_META_ADDR[11].IN1
RXR_META_ADDR[12] => RXR_META_ADDR[12].IN1
RXR_META_ADDR[13] => RXR_META_ADDR[13].IN1
RXR_META_ADDR[14] => RXR_META_ADDR[14].IN1
RXR_META_ADDR[15] => RXR_META_ADDR[15].IN1
RXR_META_ADDR[16] => RXR_META_ADDR[16].IN1
RXR_META_ADDR[17] => RXR_META_ADDR[17].IN1
RXR_META_ADDR[18] => RXR_META_ADDR[18].IN1
RXR_META_ADDR[19] => RXR_META_ADDR[19].IN1
RXR_META_ADDR[20] => RXR_META_ADDR[20].IN1
RXR_META_ADDR[21] => RXR_META_ADDR[21].IN1
RXR_META_ADDR[22] => RXR_META_ADDR[22].IN1
RXR_META_ADDR[23] => RXR_META_ADDR[23].IN1
RXR_META_ADDR[24] => RXR_META_ADDR[24].IN1
RXR_META_ADDR[25] => RXR_META_ADDR[25].IN1
RXR_META_ADDR[26] => RXR_META_ADDR[26].IN1
RXR_META_ADDR[27] => RXR_META_ADDR[27].IN1
RXR_META_ADDR[28] => RXR_META_ADDR[28].IN1
RXR_META_ADDR[29] => RXR_META_ADDR[29].IN1
RXR_META_ADDR[30] => RXR_META_ADDR[30].IN1
RXR_META_ADDR[31] => RXR_META_ADDR[31].IN1
RXR_META_ADDR[32] => RXR_META_ADDR[32].IN1
RXR_META_ADDR[33] => RXR_META_ADDR[33].IN1
RXR_META_ADDR[34] => RXR_META_ADDR[34].IN1
RXR_META_ADDR[35] => RXR_META_ADDR[35].IN1
RXR_META_ADDR[36] => RXR_META_ADDR[36].IN1
RXR_META_ADDR[37] => RXR_META_ADDR[37].IN1
RXR_META_ADDR[38] => RXR_META_ADDR[38].IN1
RXR_META_ADDR[39] => RXR_META_ADDR[39].IN1
RXR_META_ADDR[40] => RXR_META_ADDR[40].IN1
RXR_META_ADDR[41] => RXR_META_ADDR[41].IN1
RXR_META_ADDR[42] => RXR_META_ADDR[42].IN1
RXR_META_ADDR[43] => RXR_META_ADDR[43].IN1
RXR_META_ADDR[44] => RXR_META_ADDR[44].IN1
RXR_META_ADDR[45] => RXR_META_ADDR[45].IN1
RXR_META_ADDR[46] => RXR_META_ADDR[46].IN1
RXR_META_ADDR[47] => RXR_META_ADDR[47].IN1
RXR_META_ADDR[48] => RXR_META_ADDR[48].IN1
RXR_META_ADDR[49] => RXR_META_ADDR[49].IN1
RXR_META_ADDR[50] => RXR_META_ADDR[50].IN1
RXR_META_ADDR[51] => RXR_META_ADDR[51].IN1
RXR_META_ADDR[52] => RXR_META_ADDR[52].IN1
RXR_META_ADDR[53] => RXR_META_ADDR[53].IN1
RXR_META_ADDR[54] => RXR_META_ADDR[54].IN1
RXR_META_ADDR[55] => RXR_META_ADDR[55].IN1
RXR_META_ADDR[56] => RXR_META_ADDR[56].IN1
RXR_META_ADDR[57] => RXR_META_ADDR[57].IN1
RXR_META_ADDR[58] => RXR_META_ADDR[58].IN1
RXR_META_ADDR[59] => RXR_META_ADDR[59].IN1
RXR_META_ADDR[60] => RXR_META_ADDR[60].IN1
RXR_META_ADDR[61] => RXR_META_ADDR[61].IN1
RXR_META_ADDR[62] => RXR_META_ADDR[62].IN1
RXR_META_ADDR[63] => RXR_META_ADDR[63].IN1
RXR_META_BAR_DECODED[0] => ~NO_FANOUT~
RXR_META_BAR_DECODED[1] => ~NO_FANOUT~
RXR_META_BAR_DECODED[2] => ~NO_FANOUT~
RXR_META_BAR_DECODED[3] => ~NO_FANOUT~
RXR_META_BAR_DECODED[4] => ~NO_FANOUT~
RXR_META_BAR_DECODED[5] => ~NO_FANOUT~
RXR_META_BAR_DECODED[6] => ~NO_FANOUT~
RXR_META_BAR_DECODED[7] => ~NO_FANOUT~
RXR_META_REQUESTER_ID[0] => RXR_META_REQUESTER_ID[0].IN1
RXR_META_REQUESTER_ID[1] => RXR_META_REQUESTER_ID[1].IN1
RXR_META_REQUESTER_ID[2] => RXR_META_REQUESTER_ID[2].IN1
RXR_META_REQUESTER_ID[3] => RXR_META_REQUESTER_ID[3].IN1
RXR_META_REQUESTER_ID[4] => RXR_META_REQUESTER_ID[4].IN1
RXR_META_REQUESTER_ID[5] => RXR_META_REQUESTER_ID[5].IN1
RXR_META_REQUESTER_ID[6] => RXR_META_REQUESTER_ID[6].IN1
RXR_META_REQUESTER_ID[7] => RXR_META_REQUESTER_ID[7].IN1
RXR_META_REQUESTER_ID[8] => RXR_META_REQUESTER_ID[8].IN1
RXR_META_REQUESTER_ID[9] => RXR_META_REQUESTER_ID[9].IN1
RXR_META_REQUESTER_ID[10] => RXR_META_REQUESTER_ID[10].IN1
RXR_META_REQUESTER_ID[11] => RXR_META_REQUESTER_ID[11].IN1
RXR_META_REQUESTER_ID[12] => RXR_META_REQUESTER_ID[12].IN1
RXR_META_REQUESTER_ID[13] => RXR_META_REQUESTER_ID[13].IN1
RXR_META_REQUESTER_ID[14] => RXR_META_REQUESTER_ID[14].IN1
RXR_META_REQUESTER_ID[15] => RXR_META_REQUESTER_ID[15].IN1
RXR_META_LENGTH[0] => RXR_META_LENGTH[0].IN1
RXR_META_LENGTH[1] => RXR_META_LENGTH[1].IN1
RXR_META_LENGTH[2] => RXR_META_LENGTH[2].IN1
RXR_META_LENGTH[3] => RXR_META_LENGTH[3].IN1
RXR_META_LENGTH[4] => RXR_META_LENGTH[4].IN1
RXR_META_LENGTH[5] => RXR_META_LENGTH[5].IN1
RXR_META_LENGTH[6] => RXR_META_LENGTH[6].IN1
RXR_META_LENGTH[7] => RXR_META_LENGTH[7].IN1
RXR_META_LENGTH[8] => RXR_META_LENGTH[8].IN1
RXR_META_LENGTH[9] => RXR_META_LENGTH[9].IN1
TXC_DATA_VALID <= pipeline:txc_output_register.RD_DATA_VALID
TXC_DATA[0] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[1] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[2] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[3] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[4] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[5] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[6] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[7] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[8] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[9] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[10] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[11] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[12] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[13] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[14] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[15] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[16] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[17] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[18] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[19] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[20] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[21] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[22] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[23] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[24] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[25] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[26] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[27] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[28] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[29] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[30] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[31] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[32] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[33] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[34] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[35] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[36] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[37] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[38] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[39] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[40] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[41] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[42] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[43] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[44] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[45] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[46] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[47] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[48] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[49] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[50] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[51] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[52] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[53] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[54] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[55] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[56] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[57] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[58] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[59] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[60] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[61] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[62] <= pipeline:txc_output_register.RD_DATA
TXC_DATA[63] <= pipeline:txc_output_register.RD_DATA
TXC_DATA_START_FLAG <= pipeline:txc_output_register.RD_DATA
TXC_DATA_START_OFFSET[0] <= pipeline:txc_output_register.RD_DATA
TXC_DATA_END_FLAG <= pipeline:txc_output_register.RD_DATA
TXC_DATA_END_OFFSET[0] <= pipeline:txc_output_register.RD_DATA
TXC_DATA_READY => TXC_DATA_READY.IN1
TXC_META_VALID <= pipeline:txc_output_register.RD_DATA_VALID
TXC_META_FDWBE[0] <= pipeline:txc_output_register.RD_DATA
TXC_META_FDWBE[1] <= pipeline:txc_output_register.RD_DATA
TXC_META_FDWBE[2] <= pipeline:txc_output_register.RD_DATA
TXC_META_FDWBE[3] <= pipeline:txc_output_register.RD_DATA
TXC_META_LDWBE[0] <= pipeline:txc_output_register.RD_DATA
TXC_META_LDWBE[1] <= pipeline:txc_output_register.RD_DATA
TXC_META_LDWBE[2] <= pipeline:txc_output_register.RD_DATA
TXC_META_LDWBE[3] <= pipeline:txc_output_register.RD_DATA
TXC_META_ADDR[0] <= pipeline:txc_output_register.RD_DATA
TXC_META_ADDR[1] <= pipeline:txc_output_register.RD_DATA
TXC_META_ADDR[2] <= pipeline:txc_output_register.RD_DATA
TXC_META_ADDR[3] <= pipeline:txc_output_register.RD_DATA
TXC_META_ADDR[4] <= pipeline:txc_output_register.RD_DATA
TXC_META_ADDR[5] <= pipeline:txc_output_register.RD_DATA
TXC_META_ADDR[6] <= pipeline:txc_output_register.RD_DATA
TXC_META_TYPE[0] <= pipeline:txc_output_register.RD_DATA
TXC_META_TYPE[1] <= pipeline:txc_output_register.RD_DATA
TXC_META_TYPE[2] <= pipeline:txc_output_register.RD_DATA
TXC_META_LENGTH[0] <= pipeline:txc_output_register.RD_DATA
TXC_META_LENGTH[1] <= pipeline:txc_output_register.RD_DATA
TXC_META_LENGTH[2] <= pipeline:txc_output_register.RD_DATA
TXC_META_LENGTH[3] <= pipeline:txc_output_register.RD_DATA
TXC_META_LENGTH[4] <= pipeline:txc_output_register.RD_DATA
TXC_META_LENGTH[5] <= pipeline:txc_output_register.RD_DATA
TXC_META_LENGTH[6] <= pipeline:txc_output_register.RD_DATA
TXC_META_LENGTH[7] <= pipeline:txc_output_register.RD_DATA
TXC_META_LENGTH[8] <= pipeline:txc_output_register.RD_DATA
TXC_META_LENGTH[9] <= pipeline:txc_output_register.RD_DATA
TXC_META_BYTE_COUNT[0] <= pipeline:txc_output_register.RD_DATA
TXC_META_BYTE_COUNT[1] <= pipeline:txc_output_register.RD_DATA
TXC_META_BYTE_COUNT[2] <= pipeline:txc_output_register.RD_DATA
TXC_META_BYTE_COUNT[3] <= pipeline:txc_output_register.RD_DATA
TXC_META_BYTE_COUNT[4] <= pipeline:txc_output_register.RD_DATA
TXC_META_BYTE_COUNT[5] <= pipeline:txc_output_register.RD_DATA
TXC_META_BYTE_COUNT[6] <= pipeline:txc_output_register.RD_DATA
TXC_META_BYTE_COUNT[7] <= pipeline:txc_output_register.RD_DATA
TXC_META_BYTE_COUNT[8] <= pipeline:txc_output_register.RD_DATA
TXC_META_BYTE_COUNT[9] <= pipeline:txc_output_register.RD_DATA
TXC_META_BYTE_COUNT[10] <= pipeline:txc_output_register.RD_DATA
TXC_META_BYTE_COUNT[11] <= pipeline:txc_output_register.RD_DATA
TXC_META_TAG[0] <= pipeline:txc_output_register.RD_DATA
TXC_META_TAG[1] <= pipeline:txc_output_register.RD_DATA
TXC_META_TAG[2] <= pipeline:txc_output_register.RD_DATA
TXC_META_TAG[3] <= pipeline:txc_output_register.RD_DATA
TXC_META_TAG[4] <= pipeline:txc_output_register.RD_DATA
TXC_META_TAG[5] <= pipeline:txc_output_register.RD_DATA
TXC_META_TAG[6] <= pipeline:txc_output_register.RD_DATA
TXC_META_TAG[7] <= pipeline:txc_output_register.RD_DATA
TXC_META_REQUESTER_ID[0] <= pipeline:txc_output_register.RD_DATA
TXC_META_REQUESTER_ID[1] <= pipeline:txc_output_register.RD_DATA
TXC_META_REQUESTER_ID[2] <= pipeline:txc_output_register.RD_DATA
TXC_META_REQUESTER_ID[3] <= pipeline:txc_output_register.RD_DATA
TXC_META_REQUESTER_ID[4] <= pipeline:txc_output_register.RD_DATA
TXC_META_REQUESTER_ID[5] <= pipeline:txc_output_register.RD_DATA
TXC_META_REQUESTER_ID[6] <= pipeline:txc_output_register.RD_DATA
TXC_META_REQUESTER_ID[7] <= pipeline:txc_output_register.RD_DATA
TXC_META_REQUESTER_ID[8] <= pipeline:txc_output_register.RD_DATA
TXC_META_REQUESTER_ID[9] <= pipeline:txc_output_register.RD_DATA
TXC_META_REQUESTER_ID[10] <= pipeline:txc_output_register.RD_DATA
TXC_META_REQUESTER_ID[11] <= pipeline:txc_output_register.RD_DATA
TXC_META_REQUESTER_ID[12] <= pipeline:txc_output_register.RD_DATA
TXC_META_REQUESTER_ID[13] <= pipeline:txc_output_register.RD_DATA
TXC_META_REQUESTER_ID[14] <= pipeline:txc_output_register.RD_DATA
TXC_META_REQUESTER_ID[15] <= pipeline:txc_output_register.RD_DATA
TXC_META_TC[0] <= pipeline:txc_output_register.RD_DATA
TXC_META_TC[1] <= pipeline:txc_output_register.RD_DATA
TXC_META_TC[2] <= pipeline:txc_output_register.RD_DATA
TXC_META_ATTR[0] <= pipeline:txc_output_register.RD_DATA
TXC_META_ATTR[1] <= pipeline:txc_output_register.RD_DATA
TXC_META_ATTR[2] <= pipeline:txc_output_register.RD_DATA
TXC_META_EP <= pipeline:txc_output_register.RD_DATA
TXC_META_READY => ~NO_FANOUT~
CHNL_REQ_DATA[0] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[1] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[2] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[3] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[4] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[5] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[6] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[7] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[8] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[9] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[10] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[11] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[12] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[13] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[14] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[15] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[16] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[17] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[18] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[19] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[20] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[21] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[22] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[23] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[24] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[25] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[26] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[27] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[28] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[29] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[30] <= pipeline:chnl_output_register.RD_DATA
CHNL_REQ_DATA[31] <= pipeline:chnl_output_register.RD_DATA
CHNL_SGRX_LEN_VALID[0] <= pipeline:chnl_output_register.RD_DATA
CHNL_SGRX_LEN_VALID[1] <= pipeline:chnl_output_register.RD_DATA
CHNL_SGRX_ADDRLO_VALID[0] <= pipeline:chnl_output_register.RD_DATA
CHNL_SGRX_ADDRLO_VALID[1] <= pipeline:chnl_output_register.RD_DATA
CHNL_SGRX_ADDRHI_VALID[0] <= pipeline:chnl_output_register.RD_DATA
CHNL_SGRX_ADDRHI_VALID[1] <= pipeline:chnl_output_register.RD_DATA
CHNL_SGTX_LEN_VALID[0] <= pipeline:chnl_output_register.RD_DATA
CHNL_SGTX_LEN_VALID[1] <= pipeline:chnl_output_register.RD_DATA
CHNL_SGTX_ADDRLO_VALID[0] <= pipeline:chnl_output_register.RD_DATA
CHNL_SGTX_ADDRLO_VALID[1] <= pipeline:chnl_output_register.RD_DATA
CHNL_SGTX_ADDRHI_VALID[0] <= pipeline:chnl_output_register.RD_DATA
CHNL_SGTX_ADDRHI_VALID[1] <= pipeline:chnl_output_register.RD_DATA
CHNL_RX_LEN_VALID[0] <= pipeline:chnl_output_register.RD_DATA
CHNL_RX_LEN_VALID[1] <= pipeline:chnl_output_register.RD_DATA
CHNL_RX_OFFLAST_VALID[0] <= pipeline:chnl_output_register.RD_DATA
CHNL_RX_OFFLAST_VALID[1] <= pipeline:chnl_output_register.RD_DATA
CHNL_TX_REQLEN[0] => Mux63.IN31
CHNL_TX_REQLEN[1] => Mux62.IN31
CHNL_TX_REQLEN[2] => Mux61.IN31
CHNL_TX_REQLEN[3] => Mux60.IN31
CHNL_TX_REQLEN[4] => Mux59.IN31
CHNL_TX_REQLEN[5] => Mux58.IN31
CHNL_TX_REQLEN[6] => Mux57.IN31
CHNL_TX_REQLEN[7] => Mux56.IN31
CHNL_TX_REQLEN[8] => Mux55.IN31
CHNL_TX_REQLEN[9] => Mux54.IN31
CHNL_TX_REQLEN[10] => Mux53.IN31
CHNL_TX_REQLEN[11] => Mux52.IN31
CHNL_TX_REQLEN[12] => Mux51.IN31
CHNL_TX_REQLEN[13] => Mux50.IN31
CHNL_TX_REQLEN[14] => Mux49.IN31
CHNL_TX_REQLEN[15] => Mux48.IN31
CHNL_TX_REQLEN[16] => Mux47.IN31
CHNL_TX_REQLEN[17] => Mux46.IN31
CHNL_TX_REQLEN[18] => Mux45.IN31
CHNL_TX_REQLEN[19] => Mux44.IN31
CHNL_TX_REQLEN[20] => Mux43.IN31
CHNL_TX_REQLEN[21] => Mux42.IN31
CHNL_TX_REQLEN[22] => Mux41.IN31
CHNL_TX_REQLEN[23] => Mux40.IN31
CHNL_TX_REQLEN[24] => Mux39.IN31
CHNL_TX_REQLEN[25] => Mux38.IN31
CHNL_TX_REQLEN[26] => Mux37.IN31
CHNL_TX_REQLEN[27] => Mux36.IN31
CHNL_TX_REQLEN[28] => Mux35.IN31
CHNL_TX_REQLEN[29] => Mux34.IN31
CHNL_TX_REQLEN[30] => Mux33.IN31
CHNL_TX_REQLEN[31] => Mux32.IN31
CHNL_TX_REQLEN[32] => Mux63.IN24
CHNL_TX_REQLEN[33] => Mux62.IN24
CHNL_TX_REQLEN[34] => Mux61.IN24
CHNL_TX_REQLEN[35] => Mux60.IN24
CHNL_TX_REQLEN[36] => Mux59.IN24
CHNL_TX_REQLEN[37] => Mux58.IN24
CHNL_TX_REQLEN[38] => Mux57.IN24
CHNL_TX_REQLEN[39] => Mux56.IN24
CHNL_TX_REQLEN[40] => Mux55.IN24
CHNL_TX_REQLEN[41] => Mux54.IN24
CHNL_TX_REQLEN[42] => Mux53.IN24
CHNL_TX_REQLEN[43] => Mux52.IN24
CHNL_TX_REQLEN[44] => Mux51.IN24
CHNL_TX_REQLEN[45] => Mux50.IN24
CHNL_TX_REQLEN[46] => Mux49.IN24
CHNL_TX_REQLEN[47] => Mux48.IN24
CHNL_TX_REQLEN[48] => Mux47.IN24
CHNL_TX_REQLEN[49] => Mux46.IN24
CHNL_TX_REQLEN[50] => Mux45.IN24
CHNL_TX_REQLEN[51] => Mux44.IN24
CHNL_TX_REQLEN[52] => Mux43.IN24
CHNL_TX_REQLEN[53] => Mux42.IN24
CHNL_TX_REQLEN[54] => Mux41.IN24
CHNL_TX_REQLEN[55] => Mux40.IN24
CHNL_TX_REQLEN[56] => Mux39.IN24
CHNL_TX_REQLEN[57] => Mux38.IN24
CHNL_TX_REQLEN[58] => Mux37.IN24
CHNL_TX_REQLEN[59] => Mux36.IN24
CHNL_TX_REQLEN[60] => Mux35.IN24
CHNL_TX_REQLEN[61] => Mux34.IN24
CHNL_TX_REQLEN[62] => Mux33.IN24
CHNL_TX_REQLEN[63] => Mux32.IN24
CHNL_TX_OFFLAST[0] => Mux63.IN30
CHNL_TX_OFFLAST[1] => Mux62.IN30
CHNL_TX_OFFLAST[2] => Mux61.IN30
CHNL_TX_OFFLAST[3] => Mux60.IN30
CHNL_TX_OFFLAST[4] => Mux59.IN30
CHNL_TX_OFFLAST[5] => Mux58.IN30
CHNL_TX_OFFLAST[6] => Mux57.IN30
CHNL_TX_OFFLAST[7] => Mux56.IN30
CHNL_TX_OFFLAST[8] => Mux55.IN30
CHNL_TX_OFFLAST[9] => Mux54.IN30
CHNL_TX_OFFLAST[10] => Mux53.IN30
CHNL_TX_OFFLAST[11] => Mux52.IN30
CHNL_TX_OFFLAST[12] => Mux51.IN30
CHNL_TX_OFFLAST[13] => Mux50.IN30
CHNL_TX_OFFLAST[14] => Mux49.IN30
CHNL_TX_OFFLAST[15] => Mux48.IN30
CHNL_TX_OFFLAST[16] => Mux47.IN30
CHNL_TX_OFFLAST[17] => Mux46.IN30
CHNL_TX_OFFLAST[18] => Mux45.IN30
CHNL_TX_OFFLAST[19] => Mux44.IN30
CHNL_TX_OFFLAST[20] => Mux43.IN30
CHNL_TX_OFFLAST[21] => Mux42.IN30
CHNL_TX_OFFLAST[22] => Mux41.IN30
CHNL_TX_OFFLAST[23] => Mux40.IN30
CHNL_TX_OFFLAST[24] => Mux39.IN30
CHNL_TX_OFFLAST[25] => Mux38.IN30
CHNL_TX_OFFLAST[26] => Mux37.IN30
CHNL_TX_OFFLAST[27] => Mux36.IN30
CHNL_TX_OFFLAST[28] => Mux35.IN30
CHNL_TX_OFFLAST[29] => Mux34.IN30
CHNL_TX_OFFLAST[30] => Mux33.IN30
CHNL_TX_OFFLAST[31] => Mux32.IN30
CHNL_TX_OFFLAST[32] => Mux63.IN23
CHNL_TX_OFFLAST[33] => Mux62.IN23
CHNL_TX_OFFLAST[34] => Mux61.IN23
CHNL_TX_OFFLAST[35] => Mux60.IN23
CHNL_TX_OFFLAST[36] => Mux59.IN23
CHNL_TX_OFFLAST[37] => Mux58.IN23
CHNL_TX_OFFLAST[38] => Mux57.IN23
CHNL_TX_OFFLAST[39] => Mux56.IN23
CHNL_TX_OFFLAST[40] => Mux55.IN23
CHNL_TX_OFFLAST[41] => Mux54.IN23
CHNL_TX_OFFLAST[42] => Mux53.IN23
CHNL_TX_OFFLAST[43] => Mux52.IN23
CHNL_TX_OFFLAST[44] => Mux51.IN23
CHNL_TX_OFFLAST[45] => Mux50.IN23
CHNL_TX_OFFLAST[46] => Mux49.IN23
CHNL_TX_OFFLAST[47] => Mux48.IN23
CHNL_TX_OFFLAST[48] => Mux47.IN23
CHNL_TX_OFFLAST[49] => Mux46.IN23
CHNL_TX_OFFLAST[50] => Mux45.IN23
CHNL_TX_OFFLAST[51] => Mux44.IN23
CHNL_TX_OFFLAST[52] => Mux43.IN23
CHNL_TX_OFFLAST[53] => Mux42.IN23
CHNL_TX_OFFLAST[54] => Mux41.IN23
CHNL_TX_OFFLAST[55] => Mux40.IN23
CHNL_TX_OFFLAST[56] => Mux39.IN23
CHNL_TX_OFFLAST[57] => Mux38.IN23
CHNL_TX_OFFLAST[58] => Mux37.IN23
CHNL_TX_OFFLAST[59] => Mux36.IN23
CHNL_TX_OFFLAST[60] => Mux35.IN23
CHNL_TX_OFFLAST[61] => Mux34.IN23
CHNL_TX_OFFLAST[62] => Mux33.IN23
CHNL_TX_OFFLAST[63] => Mux32.IN23
CHNL_TX_DONELEN[0] => Mux63.IN25
CHNL_TX_DONELEN[1] => Mux62.IN25
CHNL_TX_DONELEN[2] => Mux61.IN25
CHNL_TX_DONELEN[3] => Mux60.IN25
CHNL_TX_DONELEN[4] => Mux59.IN25
CHNL_TX_DONELEN[5] => Mux58.IN25
CHNL_TX_DONELEN[6] => Mux57.IN25
CHNL_TX_DONELEN[7] => Mux56.IN25
CHNL_TX_DONELEN[8] => Mux55.IN25
CHNL_TX_DONELEN[9] => Mux54.IN25
CHNL_TX_DONELEN[10] => Mux53.IN25
CHNL_TX_DONELEN[11] => Mux52.IN25
CHNL_TX_DONELEN[12] => Mux51.IN25
CHNL_TX_DONELEN[13] => Mux50.IN25
CHNL_TX_DONELEN[14] => Mux49.IN25
CHNL_TX_DONELEN[15] => Mux48.IN25
CHNL_TX_DONELEN[16] => Mux47.IN25
CHNL_TX_DONELEN[17] => Mux46.IN25
CHNL_TX_DONELEN[18] => Mux45.IN25
CHNL_TX_DONELEN[19] => Mux44.IN25
CHNL_TX_DONELEN[20] => Mux43.IN25
CHNL_TX_DONELEN[21] => Mux42.IN25
CHNL_TX_DONELEN[22] => Mux41.IN25
CHNL_TX_DONELEN[23] => Mux40.IN25
CHNL_TX_DONELEN[24] => Mux39.IN25
CHNL_TX_DONELEN[25] => Mux38.IN25
CHNL_TX_DONELEN[26] => Mux37.IN25
CHNL_TX_DONELEN[27] => Mux36.IN25
CHNL_TX_DONELEN[28] => Mux35.IN25
CHNL_TX_DONELEN[29] => Mux34.IN25
CHNL_TX_DONELEN[30] => Mux33.IN25
CHNL_TX_DONELEN[31] => Mux32.IN25
CHNL_TX_DONELEN[32] => Mux63.IN21
CHNL_TX_DONELEN[33] => Mux62.IN21
CHNL_TX_DONELEN[34] => Mux61.IN21
CHNL_TX_DONELEN[35] => Mux60.IN21
CHNL_TX_DONELEN[36] => Mux59.IN21
CHNL_TX_DONELEN[37] => Mux58.IN21
CHNL_TX_DONELEN[38] => Mux57.IN21
CHNL_TX_DONELEN[39] => Mux56.IN21
CHNL_TX_DONELEN[40] => Mux55.IN21
CHNL_TX_DONELEN[41] => Mux54.IN21
CHNL_TX_DONELEN[42] => Mux53.IN21
CHNL_TX_DONELEN[43] => Mux52.IN21
CHNL_TX_DONELEN[44] => Mux51.IN21
CHNL_TX_DONELEN[45] => Mux50.IN21
CHNL_TX_DONELEN[46] => Mux49.IN21
CHNL_TX_DONELEN[47] => Mux48.IN21
CHNL_TX_DONELEN[48] => Mux47.IN21
CHNL_TX_DONELEN[49] => Mux46.IN21
CHNL_TX_DONELEN[50] => Mux45.IN21
CHNL_TX_DONELEN[51] => Mux44.IN21
CHNL_TX_DONELEN[52] => Mux43.IN21
CHNL_TX_DONELEN[53] => Mux42.IN21
CHNL_TX_DONELEN[54] => Mux41.IN21
CHNL_TX_DONELEN[55] => Mux40.IN21
CHNL_TX_DONELEN[56] => Mux39.IN21
CHNL_TX_DONELEN[57] => Mux38.IN21
CHNL_TX_DONELEN[58] => Mux37.IN21
CHNL_TX_DONELEN[59] => Mux36.IN21
CHNL_TX_DONELEN[60] => Mux35.IN21
CHNL_TX_DONELEN[61] => Mux34.IN21
CHNL_TX_DONELEN[62] => Mux33.IN21
CHNL_TX_DONELEN[63] => Mux32.IN21
CHNL_RX_DONELEN[0] => Mux63.IN26
CHNL_RX_DONELEN[1] => Mux62.IN26
CHNL_RX_DONELEN[2] => Mux61.IN26
CHNL_RX_DONELEN[3] => Mux60.IN26
CHNL_RX_DONELEN[4] => Mux59.IN26
CHNL_RX_DONELEN[5] => Mux58.IN26
CHNL_RX_DONELEN[6] => Mux57.IN26
CHNL_RX_DONELEN[7] => Mux56.IN26
CHNL_RX_DONELEN[8] => Mux55.IN26
CHNL_RX_DONELEN[9] => Mux54.IN26
CHNL_RX_DONELEN[10] => Mux53.IN26
CHNL_RX_DONELEN[11] => Mux52.IN26
CHNL_RX_DONELEN[12] => Mux51.IN26
CHNL_RX_DONELEN[13] => Mux50.IN26
CHNL_RX_DONELEN[14] => Mux49.IN26
CHNL_RX_DONELEN[15] => Mux48.IN26
CHNL_RX_DONELEN[16] => Mux47.IN26
CHNL_RX_DONELEN[17] => Mux46.IN26
CHNL_RX_DONELEN[18] => Mux45.IN26
CHNL_RX_DONELEN[19] => Mux44.IN26
CHNL_RX_DONELEN[20] => Mux43.IN26
CHNL_RX_DONELEN[21] => Mux42.IN26
CHNL_RX_DONELEN[22] => Mux41.IN26
CHNL_RX_DONELEN[23] => Mux40.IN26
CHNL_RX_DONELEN[24] => Mux39.IN26
CHNL_RX_DONELEN[25] => Mux38.IN26
CHNL_RX_DONELEN[26] => Mux37.IN26
CHNL_RX_DONELEN[27] => Mux36.IN26
CHNL_RX_DONELEN[28] => Mux35.IN26
CHNL_RX_DONELEN[29] => Mux34.IN26
CHNL_RX_DONELEN[30] => Mux33.IN26
CHNL_RX_DONELEN[31] => Mux32.IN26
CHNL_RX_DONELEN[32] => Mux63.IN22
CHNL_RX_DONELEN[33] => Mux62.IN22
CHNL_RX_DONELEN[34] => Mux61.IN22
CHNL_RX_DONELEN[35] => Mux60.IN22
CHNL_RX_DONELEN[36] => Mux59.IN22
CHNL_RX_DONELEN[37] => Mux58.IN22
CHNL_RX_DONELEN[38] => Mux57.IN22
CHNL_RX_DONELEN[39] => Mux56.IN22
CHNL_RX_DONELEN[40] => Mux55.IN22
CHNL_RX_DONELEN[41] => Mux54.IN22
CHNL_RX_DONELEN[42] => Mux53.IN22
CHNL_RX_DONELEN[43] => Mux52.IN22
CHNL_RX_DONELEN[44] => Mux51.IN22
CHNL_RX_DONELEN[45] => Mux50.IN22
CHNL_RX_DONELEN[46] => Mux49.IN22
CHNL_RX_DONELEN[47] => Mux48.IN22
CHNL_RX_DONELEN[48] => Mux47.IN22
CHNL_RX_DONELEN[49] => Mux46.IN22
CHNL_RX_DONELEN[50] => Mux45.IN22
CHNL_RX_DONELEN[51] => Mux44.IN22
CHNL_RX_DONELEN[52] => Mux43.IN22
CHNL_RX_DONELEN[53] => Mux42.IN22
CHNL_RX_DONELEN[54] => Mux41.IN22
CHNL_RX_DONELEN[55] => Mux40.IN22
CHNL_RX_DONELEN[56] => Mux39.IN22
CHNL_RX_DONELEN[57] => Mux38.IN22
CHNL_RX_DONELEN[58] => Mux37.IN22
CHNL_RX_DONELEN[59] => Mux36.IN22
CHNL_RX_DONELEN[60] => Mux35.IN22
CHNL_RX_DONELEN[61] => Mux34.IN22
CHNL_RX_DONELEN[62] => Mux33.IN22
CHNL_RX_DONELEN[63] => Mux32.IN22
CORE_SETTINGS[0] => Mux63.IN29
CORE_SETTINGS[1] => Mux62.IN29
CORE_SETTINGS[2] => Mux61.IN29
CORE_SETTINGS[3] => Mux60.IN29
CORE_SETTINGS[4] => Mux59.IN29
CORE_SETTINGS[5] => Mux58.IN29
CORE_SETTINGS[6] => Mux57.IN29
CORE_SETTINGS[7] => Mux56.IN29
CORE_SETTINGS[8] => Mux55.IN29
CORE_SETTINGS[9] => Mux54.IN29
CORE_SETTINGS[10] => Mux53.IN29
CORE_SETTINGS[11] => Mux52.IN29
CORE_SETTINGS[12] => Mux51.IN29
CORE_SETTINGS[13] => Mux50.IN29
CORE_SETTINGS[14] => Mux49.IN29
CORE_SETTINGS[15] => Mux48.IN29
CORE_SETTINGS[16] => Mux47.IN29
CORE_SETTINGS[17] => Mux46.IN29
CORE_SETTINGS[18] => Mux45.IN29
CORE_SETTINGS[19] => Mux44.IN29
CORE_SETTINGS[20] => Mux43.IN29
CORE_SETTINGS[21] => Mux42.IN29
CORE_SETTINGS[22] => Mux41.IN29
CORE_SETTINGS[23] => Mux40.IN29
CORE_SETTINGS[24] => Mux39.IN29
CORE_SETTINGS[25] => Mux38.IN29
CORE_SETTINGS[26] => Mux37.IN29
CORE_SETTINGS[27] => Mux36.IN29
CORE_SETTINGS[28] => Mux35.IN29
CORE_SETTINGS[29] => Mux34.IN29
CORE_SETTINGS[30] => Mux33.IN29
CORE_SETTINGS[31] => Mux32.IN29
CHNL_TX_LEN_READY[0] <= pipeline:chnl_output_register.RD_DATA
CHNL_TX_LEN_READY[1] <= pipeline:chnl_output_register.RD_DATA
CHNL_TX_OFFLAST_READY[0] <= pipeline:chnl_output_register.RD_DATA
CHNL_TX_OFFLAST_READY[1] <= pipeline:chnl_output_register.RD_DATA
CORE_SETTINGS_READY <= pipeline:chnl_output_register.RD_DATA
INTR_VECTOR_READY[0] <= pipeline:chnl_output_register.RD_DATA
INTR_VECTOR_READY[1] <= pipeline:chnl_output_register.RD_DATA
CHNL_TX_DONE_READY[0] <= pipeline:chnl_output_register.RD_DATA
CHNL_TX_DONE_READY[1] <= pipeline:chnl_output_register.RD_DATA
CHNL_RX_DONE_READY[0] <= pipeline:chnl_output_register.RD_DATA
CHNL_RX_DONE_READY[1] <= pipeline:chnl_output_register.RD_DATA
CHNL_NAME_READY <= pipeline:chnl_output_register.RD_DATA
INTR_VECTOR[0] => Mux63.IN28
INTR_VECTOR[1] => Mux62.IN28
INTR_VECTOR[2] => Mux61.IN28
INTR_VECTOR[3] => Mux60.IN28
INTR_VECTOR[4] => Mux59.IN28
INTR_VECTOR[5] => Mux58.IN28
INTR_VECTOR[6] => Mux57.IN28
INTR_VECTOR[7] => Mux56.IN28
INTR_VECTOR[8] => Mux55.IN28
INTR_VECTOR[9] => Mux54.IN28
INTR_VECTOR[10] => Mux53.IN28
INTR_VECTOR[11] => Mux52.IN28
INTR_VECTOR[12] => Mux51.IN28
INTR_VECTOR[13] => Mux50.IN28
INTR_VECTOR[14] => Mux49.IN28
INTR_VECTOR[15] => Mux48.IN28
INTR_VECTOR[16] => Mux47.IN28
INTR_VECTOR[17] => Mux46.IN28
INTR_VECTOR[18] => Mux45.IN28
INTR_VECTOR[19] => Mux44.IN28
INTR_VECTOR[20] => Mux43.IN28
INTR_VECTOR[21] => Mux42.IN28
INTR_VECTOR[22] => Mux41.IN28
INTR_VECTOR[23] => Mux40.IN28
INTR_VECTOR[24] => Mux39.IN28
INTR_VECTOR[25] => Mux38.IN28
INTR_VECTOR[26] => Mux37.IN28
INTR_VECTOR[27] => Mux36.IN28
INTR_VECTOR[28] => Mux35.IN28
INTR_VECTOR[29] => Mux34.IN28
INTR_VECTOR[30] => Mux33.IN28
INTR_VECTOR[31] => Mux32.IN28
INTR_VECTOR[32] => Mux63.IN27
INTR_VECTOR[33] => Mux62.IN27
INTR_VECTOR[34] => Mux61.IN27
INTR_VECTOR[35] => Mux60.IN27
INTR_VECTOR[36] => Mux59.IN27
INTR_VECTOR[37] => Mux58.IN27
INTR_VECTOR[38] => Mux57.IN27
INTR_VECTOR[39] => Mux56.IN27
INTR_VECTOR[40] => Mux55.IN27
INTR_VECTOR[41] => Mux54.IN27
INTR_VECTOR[42] => Mux53.IN27
INTR_VECTOR[43] => Mux52.IN27
INTR_VECTOR[44] => Mux51.IN27
INTR_VECTOR[45] => Mux50.IN27
INTR_VECTOR[46] => Mux49.IN27
INTR_VECTOR[47] => Mux48.IN27
INTR_VECTOR[48] => Mux47.IN27
INTR_VECTOR[49] => Mux46.IN27
INTR_VECTOR[50] => Mux45.IN27
INTR_VECTOR[51] => Mux44.IN27
INTR_VECTOR[52] => Mux43.IN27
INTR_VECTOR[53] => Mux42.IN27
INTR_VECTOR[54] => Mux41.IN27
INTR_VECTOR[55] => Mux40.IN27
INTR_VECTOR[56] => Mux39.IN27
INTR_VECTOR[57] => Mux38.IN27
INTR_VECTOR[58] => Mux37.IN27
INTR_VECTOR[59] => Mux36.IN27
INTR_VECTOR[60] => Mux35.IN27
INTR_VECTOR[61] => Mux34.IN27
INTR_VECTOR[62] => Mux33.IN27
INTR_VECTOR[63] => Mux32.IN27


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA[68] => WR_DATA[68].IN1
WR_DATA[69] => WR_DATA[69].IN1
WR_DATA[70] => WR_DATA[70].IN1
WR_DATA[71] => WR_DATA[71].IN1
WR_DATA[72] => WR_DATA[72].IN1
WR_DATA[73] => WR_DATA[73].IN1
WR_DATA[74] => WR_DATA[74].IN1
WR_DATA[75] => WR_DATA[75].IN1
WR_DATA[76] => WR_DATA[76].IN1
WR_DATA[77] => WR_DATA[77].IN1
WR_DATA[78] => WR_DATA[78].IN1
WR_DATA[79] => WR_DATA[79].IN1
WR_DATA[80] => WR_DATA[80].IN1
WR_DATA[81] => WR_DATA[81].IN1
WR_DATA[82] => WR_DATA[82].IN1
WR_DATA[83] => WR_DATA[83].IN1
WR_DATA[84] => WR_DATA[84].IN1
WR_DATA[85] => WR_DATA[85].IN1
WR_DATA[86] => WR_DATA[86].IN1
WR_DATA[87] => WR_DATA[87].IN1
WR_DATA[88] => WR_DATA[88].IN1
WR_DATA[89] => WR_DATA[89].IN1
WR_DATA[90] => WR_DATA[90].IN1
WR_DATA[91] => WR_DATA[91].IN1
WR_DATA[92] => WR_DATA[92].IN1
WR_DATA[93] => WR_DATA[93].IN1
WR_DATA[94] => WR_DATA[94].IN1
WR_DATA[95] => WR_DATA[95].IN1
WR_DATA[96] => WR_DATA[96].IN1
WR_DATA[97] => WR_DATA[97].IN1
WR_DATA[98] => WR_DATA[98].IN1
WR_DATA[99] => WR_DATA[99].IN1
WR_DATA[100] => WR_DATA[100].IN1
WR_DATA[101] => WR_DATA[101].IN1
WR_DATA[102] => WR_DATA[102].IN1
WR_DATA[103] => WR_DATA[103].IN1
WR_DATA[104] => WR_DATA[104].IN1
WR_DATA[105] => WR_DATA[105].IN1
WR_DATA[106] => WR_DATA[106].IN1
WR_DATA[107] => WR_DATA[107].IN1
WR_DATA[108] => WR_DATA[108].IN1
WR_DATA[109] => WR_DATA[109].IN1
WR_DATA[110] => WR_DATA[110].IN1
WR_DATA[111] => WR_DATA[111].IN1
WR_DATA[112] => WR_DATA[112].IN1
WR_DATA[113] => WR_DATA[113].IN1
WR_DATA[114] => WR_DATA[114].IN1
WR_DATA[115] => WR_DATA[115].IN1
WR_DATA[116] => WR_DATA[116].IN1
WR_DATA[117] => WR_DATA[117].IN1
WR_DATA[118] => WR_DATA[118].IN1
WR_DATA[119] => WR_DATA[119].IN1
WR_DATA[120] => WR_DATA[120].IN1
WR_DATA[121] => WR_DATA[121].IN1
WR_DATA[122] => WR_DATA[122].IN1
WR_DATA[123] => WR_DATA[123].IN1
WR_DATA[124] => WR_DATA[124].IN1
WR_DATA[125] => WR_DATA[125].IN1
WR_DATA[126] => WR_DATA[126].IN1
WR_DATA[127] => WR_DATA[127].IN1
WR_DATA[128] => WR_DATA[128].IN1
WR_DATA[129] => WR_DATA[129].IN1
WR_DATA[130] => WR_DATA[130].IN1
WR_DATA[131] => WR_DATA[131].IN1
WR_DATA[132] => WR_DATA[132].IN1
WR_DATA[133] => WR_DATA[133].IN1
WR_DATA[134] => WR_DATA[134].IN1
WR_DATA[135] => WR_DATA[135].IN1
WR_DATA[136] => WR_DATA[136].IN1
WR_DATA[137] => WR_DATA[137].IN1
WR_DATA[138] => WR_DATA[138].IN1
WR_DATA[139] => WR_DATA[139].IN1
WR_DATA[140] => WR_DATA[140].IN1
WR_DATA[141] => WR_DATA[141].IN1
WR_DATA[142] => WR_DATA[142].IN1
WR_DATA[143] => WR_DATA[143].IN1
WR_DATA[144] => WR_DATA[144].IN1
WR_DATA[145] => WR_DATA[145].IN1
WR_DATA[146] => WR_DATA[146].IN1
WR_DATA[147] => WR_DATA[147].IN1
WR_DATA[148] => WR_DATA[148].IN1
WR_DATA[149] => WR_DATA[149].IN1
WR_DATA[150] => WR_DATA[150].IN1
WR_DATA[151] => WR_DATA[151].IN1
WR_DATA[152] => WR_DATA[152].IN1
WR_DATA[153] => WR_DATA[153].IN1
WR_DATA[154] => WR_DATA[154].IN1
WR_DATA[155] => WR_DATA[155].IN1
WR_DATA[156] => WR_DATA[156].IN1
WR_DATA[157] => WR_DATA[157].IN1
WR_DATA[158] => WR_DATA[158].IN1
WR_DATA[159] => WR_DATA[159].IN1
WR_DATA[160] => WR_DATA[160].IN1
WR_DATA[161] => WR_DATA[161].IN1
WR_DATA[162] => WR_DATA[162].IN1
WR_DATA[163] => WR_DATA[163].IN1
WR_DATA[164] => WR_DATA[164].IN1
WR_DATA[165] => WR_DATA[165].IN1
WR_DATA[166] => WR_DATA[166].IN1
WR_DATA[167] => WR_DATA[167].IN1
WR_DATA[168] => WR_DATA[168].IN1
WR_DATA[169] => WR_DATA[169].IN1
WR_DATA[170] => WR_DATA[170].IN1
WR_DATA[171] => WR_DATA[171].IN1
WR_DATA[172] => WR_DATA[172].IN1
WR_DATA[173] => WR_DATA[173].IN1
WR_DATA[174] => WR_DATA[174].IN1
WR_DATA[175] => WR_DATA[175].IN1
WR_DATA[176] => WR_DATA[176].IN1
WR_DATA[177] => WR_DATA[177].IN1
WR_DATA[178] => WR_DATA[178].IN1
WR_DATA[179] => WR_DATA[179].IN1
WR_DATA[180] => WR_DATA[180].IN1
WR_DATA[181] => WR_DATA[181].IN1
WR_DATA[182] => WR_DATA[182].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[60] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[61] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[62] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[63] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[64] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[65] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[66] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[67] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[68] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[69] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[70] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[71] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[72] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[73] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[74] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[75] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[76] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[77] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[78] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[79] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[80] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[81] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[82] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[83] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[84] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[85] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[86] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[87] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[88] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[89] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[90] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[91] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[92] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[93] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[94] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[95] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[96] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[97] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[98] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[99] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[100] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[101] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[102] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[103] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[104] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[105] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[106] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[107] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[108] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[109] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[110] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[111] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[112] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[113] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[114] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[115] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[116] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[117] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[118] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[119] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[120] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[121] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[122] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[123] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[124] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[125] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[126] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[127] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[128] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[129] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[130] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[131] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[132] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[133] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[134] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[135] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[136] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[137] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[138] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[139] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[140] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[141] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[142] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[143] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[144] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[145] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[146] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[147] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[148] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[149] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[150] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[151] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[152] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[153] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[154] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[155] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[156] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[157] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[158] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[159] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[160] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[161] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[162] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[163] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[164] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[165] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[166] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[167] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[168] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[169] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[170] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[171] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[172] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[173] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[174] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[175] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[176] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[177] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[178] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[179] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[180] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[181] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[182] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
CLK => rData[1][34].CLK
CLK => rData[1][35].CLK
CLK => rData[1][36].CLK
CLK => rData[1][37].CLK
CLK => rData[1][38].CLK
CLK => rData[1][39].CLK
CLK => rData[1][40].CLK
CLK => rData[1][41].CLK
CLK => rData[1][42].CLK
CLK => rData[1][43].CLK
CLK => rData[1][44].CLK
CLK => rData[1][45].CLK
CLK => rData[1][46].CLK
CLK => rData[1][47].CLK
CLK => rData[1][48].CLK
CLK => rData[1][49].CLK
CLK => rData[1][50].CLK
CLK => rData[1][51].CLK
CLK => rData[1][52].CLK
CLK => rData[1][53].CLK
CLK => rData[1][54].CLK
CLK => rData[1][55].CLK
CLK => rData[1][56].CLK
CLK => rData[1][57].CLK
CLK => rData[1][58].CLK
CLK => rData[1][59].CLK
CLK => rData[1][60].CLK
CLK => rData[1][61].CLK
CLK => rData[1][62].CLK
CLK => rData[1][63].CLK
CLK => rData[1][64].CLK
CLK => rData[1][65].CLK
CLK => rData[1][66].CLK
CLK => rData[1][67].CLK
CLK => rData[1][68].CLK
CLK => rData[1][69].CLK
CLK => rData[1][70].CLK
CLK => rData[1][71].CLK
CLK => rData[1][72].CLK
CLK => rData[1][73].CLK
CLK => rData[1][74].CLK
CLK => rData[1][75].CLK
CLK => rData[1][76].CLK
CLK => rData[1][77].CLK
CLK => rData[1][78].CLK
CLK => rData[1][79].CLK
CLK => rData[1][80].CLK
CLK => rData[1][81].CLK
CLK => rData[1][82].CLK
CLK => rData[1][83].CLK
CLK => rData[1][84].CLK
CLK => rData[1][85].CLK
CLK => rData[1][86].CLK
CLK => rData[1][87].CLK
CLK => rData[1][88].CLK
CLK => rData[1][89].CLK
CLK => rData[1][90].CLK
CLK => rData[1][91].CLK
CLK => rData[1][92].CLK
CLK => rData[1][93].CLK
CLK => rData[1][94].CLK
CLK => rData[1][95].CLK
CLK => rData[1][96].CLK
CLK => rData[1][97].CLK
CLK => rData[1][98].CLK
CLK => rData[1][99].CLK
CLK => rData[1][100].CLK
CLK => rData[1][101].CLK
CLK => rData[1][102].CLK
CLK => rData[1][103].CLK
CLK => rData[1][104].CLK
CLK => rData[1][105].CLK
CLK => rData[1][106].CLK
CLK => rData[1][107].CLK
CLK => rData[1][108].CLK
CLK => rData[1][109].CLK
CLK => rData[1][110].CLK
CLK => rData[1][111].CLK
CLK => rData[1][112].CLK
CLK => rData[1][113].CLK
CLK => rData[1][114].CLK
CLK => rData[1][115].CLK
CLK => rData[1][116].CLK
CLK => rData[1][117].CLK
CLK => rData[1][118].CLK
CLK => rData[1][119].CLK
CLK => rData[1][120].CLK
CLK => rData[1][121].CLK
CLK => rData[1][122].CLK
CLK => rData[1][123].CLK
CLK => rData[1][124].CLK
CLK => rData[1][125].CLK
CLK => rData[1][126].CLK
CLK => rData[1][127].CLK
CLK => rData[1][128].CLK
CLK => rData[1][129].CLK
CLK => rData[1][130].CLK
CLK => rData[1][131].CLK
CLK => rData[1][132].CLK
CLK => rData[1][133].CLK
CLK => rData[1][134].CLK
CLK => rData[1][135].CLK
CLK => rData[1][136].CLK
CLK => rData[1][137].CLK
CLK => rData[1][138].CLK
CLK => rData[1][139].CLK
CLK => rData[1][140].CLK
CLK => rData[1][141].CLK
CLK => rData[1][142].CLK
CLK => rData[1][143].CLK
CLK => rData[1][144].CLK
CLK => rData[1][145].CLK
CLK => rData[1][146].CLK
CLK => rData[1][147].CLK
CLK => rData[1][148].CLK
CLK => rData[1][149].CLK
CLK => rData[1][150].CLK
CLK => rData[1][151].CLK
CLK => rData[1][152].CLK
CLK => rData[1][153].CLK
CLK => rData[1][154].CLK
CLK => rData[1][155].CLK
CLK => rData[1][156].CLK
CLK => rData[1][157].CLK
CLK => rData[1][158].CLK
CLK => rData[1][159].CLK
CLK => rData[1][160].CLK
CLK => rData[1][161].CLK
CLK => rData[1][162].CLK
CLK => rData[1][163].CLK
CLK => rData[1][164].CLK
CLK => rData[1][165].CLK
CLK => rData[1][166].CLK
CLK => rData[1][167].CLK
CLK => rData[1][168].CLK
CLK => rData[1][169].CLK
CLK => rData[1][170].CLK
CLK => rData[1][171].CLK
CLK => rData[1][172].CLK
CLK => rData[1][173].CLK
CLK => rData[1][174].CLK
CLK => rData[1][175].CLK
CLK => rData[1][176].CLK
CLK => rData[1][177].CLK
CLK => rData[1][178].CLK
CLK => rData[1][179].CLK
CLK => rData[1][180].CLK
CLK => rData[1][181].CLK
CLK => rData[1][182].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA[34] => rData[1][34].DATAIN
WR_DATA[35] => rData[1][35].DATAIN
WR_DATA[36] => rData[1][36].DATAIN
WR_DATA[37] => rData[1][37].DATAIN
WR_DATA[38] => rData[1][38].DATAIN
WR_DATA[39] => rData[1][39].DATAIN
WR_DATA[40] => rData[1][40].DATAIN
WR_DATA[41] => rData[1][41].DATAIN
WR_DATA[42] => rData[1][42].DATAIN
WR_DATA[43] => rData[1][43].DATAIN
WR_DATA[44] => rData[1][44].DATAIN
WR_DATA[45] => rData[1][45].DATAIN
WR_DATA[46] => rData[1][46].DATAIN
WR_DATA[47] => rData[1][47].DATAIN
WR_DATA[48] => rData[1][48].DATAIN
WR_DATA[49] => rData[1][49].DATAIN
WR_DATA[50] => rData[1][50].DATAIN
WR_DATA[51] => rData[1][51].DATAIN
WR_DATA[52] => rData[1][52].DATAIN
WR_DATA[53] => rData[1][53].DATAIN
WR_DATA[54] => rData[1][54].DATAIN
WR_DATA[55] => rData[1][55].DATAIN
WR_DATA[56] => rData[1][56].DATAIN
WR_DATA[57] => rData[1][57].DATAIN
WR_DATA[58] => rData[1][58].DATAIN
WR_DATA[59] => rData[1][59].DATAIN
WR_DATA[60] => rData[1][60].DATAIN
WR_DATA[61] => rData[1][61].DATAIN
WR_DATA[62] => rData[1][62].DATAIN
WR_DATA[63] => rData[1][63].DATAIN
WR_DATA[64] => rData[1][64].DATAIN
WR_DATA[65] => rData[1][65].DATAIN
WR_DATA[66] => rData[1][66].DATAIN
WR_DATA[67] => rData[1][67].DATAIN
WR_DATA[68] => rData[1][68].DATAIN
WR_DATA[69] => rData[1][69].DATAIN
WR_DATA[70] => rData[1][70].DATAIN
WR_DATA[71] => rData[1][71].DATAIN
WR_DATA[72] => rData[1][72].DATAIN
WR_DATA[73] => rData[1][73].DATAIN
WR_DATA[74] => rData[1][74].DATAIN
WR_DATA[75] => rData[1][75].DATAIN
WR_DATA[76] => rData[1][76].DATAIN
WR_DATA[77] => rData[1][77].DATAIN
WR_DATA[78] => rData[1][78].DATAIN
WR_DATA[79] => rData[1][79].DATAIN
WR_DATA[80] => rData[1][80].DATAIN
WR_DATA[81] => rData[1][81].DATAIN
WR_DATA[82] => rData[1][82].DATAIN
WR_DATA[83] => rData[1][83].DATAIN
WR_DATA[84] => rData[1][84].DATAIN
WR_DATA[85] => rData[1][85].DATAIN
WR_DATA[86] => rData[1][86].DATAIN
WR_DATA[87] => rData[1][87].DATAIN
WR_DATA[88] => rData[1][88].DATAIN
WR_DATA[89] => rData[1][89].DATAIN
WR_DATA[90] => rData[1][90].DATAIN
WR_DATA[91] => rData[1][91].DATAIN
WR_DATA[92] => rData[1][92].DATAIN
WR_DATA[93] => rData[1][93].DATAIN
WR_DATA[94] => rData[1][94].DATAIN
WR_DATA[95] => rData[1][95].DATAIN
WR_DATA[96] => rData[1][96].DATAIN
WR_DATA[97] => rData[1][97].DATAIN
WR_DATA[98] => rData[1][98].DATAIN
WR_DATA[99] => rData[1][99].DATAIN
WR_DATA[100] => rData[1][100].DATAIN
WR_DATA[101] => rData[1][101].DATAIN
WR_DATA[102] => rData[1][102].DATAIN
WR_DATA[103] => rData[1][103].DATAIN
WR_DATA[104] => rData[1][104].DATAIN
WR_DATA[105] => rData[1][105].DATAIN
WR_DATA[106] => rData[1][106].DATAIN
WR_DATA[107] => rData[1][107].DATAIN
WR_DATA[108] => rData[1][108].DATAIN
WR_DATA[109] => rData[1][109].DATAIN
WR_DATA[110] => rData[1][110].DATAIN
WR_DATA[111] => rData[1][111].DATAIN
WR_DATA[112] => rData[1][112].DATAIN
WR_DATA[113] => rData[1][113].DATAIN
WR_DATA[114] => rData[1][114].DATAIN
WR_DATA[115] => rData[1][115].DATAIN
WR_DATA[116] => rData[1][116].DATAIN
WR_DATA[117] => rData[1][117].DATAIN
WR_DATA[118] => rData[1][118].DATAIN
WR_DATA[119] => rData[1][119].DATAIN
WR_DATA[120] => rData[1][120].DATAIN
WR_DATA[121] => rData[1][121].DATAIN
WR_DATA[122] => rData[1][122].DATAIN
WR_DATA[123] => rData[1][123].DATAIN
WR_DATA[124] => rData[1][124].DATAIN
WR_DATA[125] => rData[1][125].DATAIN
WR_DATA[126] => rData[1][126].DATAIN
WR_DATA[127] => rData[1][127].DATAIN
WR_DATA[128] => rData[1][128].DATAIN
WR_DATA[129] => rData[1][129].DATAIN
WR_DATA[130] => rData[1][130].DATAIN
WR_DATA[131] => rData[1][131].DATAIN
WR_DATA[132] => rData[1][132].DATAIN
WR_DATA[133] => rData[1][133].DATAIN
WR_DATA[134] => rData[1][134].DATAIN
WR_DATA[135] => rData[1][135].DATAIN
WR_DATA[136] => rData[1][136].DATAIN
WR_DATA[137] => rData[1][137].DATAIN
WR_DATA[138] => rData[1][138].DATAIN
WR_DATA[139] => rData[1][139].DATAIN
WR_DATA[140] => rData[1][140].DATAIN
WR_DATA[141] => rData[1][141].DATAIN
WR_DATA[142] => rData[1][142].DATAIN
WR_DATA[143] => rData[1][143].DATAIN
WR_DATA[144] => rData[1][144].DATAIN
WR_DATA[145] => rData[1][145].DATAIN
WR_DATA[146] => rData[1][146].DATAIN
WR_DATA[147] => rData[1][147].DATAIN
WR_DATA[148] => rData[1][148].DATAIN
WR_DATA[149] => rData[1][149].DATAIN
WR_DATA[150] => rData[1][150].DATAIN
WR_DATA[151] => rData[1][151].DATAIN
WR_DATA[152] => rData[1][152].DATAIN
WR_DATA[153] => rData[1][153].DATAIN
WR_DATA[154] => rData[1][154].DATAIN
WR_DATA[155] => rData[1][155].DATAIN
WR_DATA[156] => rData[1][156].DATAIN
WR_DATA[157] => rData[1][157].DATAIN
WR_DATA[158] => rData[1][158].DATAIN
WR_DATA[159] => rData[1][159].DATAIN
WR_DATA[160] => rData[1][160].DATAIN
WR_DATA[161] => rData[1][161].DATAIN
WR_DATA[162] => rData[1][162].DATAIN
WR_DATA[163] => rData[1][163].DATAIN
WR_DATA[164] => rData[1][164].DATAIN
WR_DATA[165] => rData[1][165].DATAIN
WR_DATA[166] => rData[1][166].DATAIN
WR_DATA[167] => rData[1][167].DATAIN
WR_DATA[168] => rData[1][168].DATAIN
WR_DATA[169] => rData[1][169].DATAIN
WR_DATA[170] => rData[1][170].DATAIN
WR_DATA[171] => rData[1][171].DATAIN
WR_DATA[172] => rData[1][172].DATAIN
WR_DATA[173] => rData[1][173].DATAIN
WR_DATA[174] => rData[1][174].DATAIN
WR_DATA[175] => rData[1][175].DATAIN
WR_DATA[176] => rData[1][176].DATAIN
WR_DATA[177] => rData[1][177].DATAIN
WR_DATA[178] => rData[1][178].DATAIN
WR_DATA[179] => rData[1][179].DATAIN
WR_DATA[180] => rData[1][180].DATAIN
WR_DATA[181] => rData[1][181].DATAIN
WR_DATA[182] => rData[1][182].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= rData[1][34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= rData[1][35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= rData[1][36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= rData[1][37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= rData[1][38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= rData[1][39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= rData[1][40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= rData[1][41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= rData[1][42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= rData[1][43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= rData[1][44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= rData[1][45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= rData[1][46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= rData[1][47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= rData[1][48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= rData[1][49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= rData[1][50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= rData[1][51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= rData[1][52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= rData[1][53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= rData[1][54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= rData[1][55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= rData[1][56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= rData[1][57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= rData[1][58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= rData[1][59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= rData[1][60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= rData[1][61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= rData[1][62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= rData[1][63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= rData[1][64].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= rData[1][65].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= rData[1][66].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[67] <= rData[1][67].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[68] <= rData[1][68].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[69] <= rData[1][69].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[70] <= rData[1][70].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[71] <= rData[1][71].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[72] <= rData[1][72].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[73] <= rData[1][73].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[74] <= rData[1][74].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[75] <= rData[1][75].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[76] <= rData[1][76].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[77] <= rData[1][77].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[78] <= rData[1][78].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[79] <= rData[1][79].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[80] <= rData[1][80].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[81] <= rData[1][81].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[82] <= rData[1][82].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[83] <= rData[1][83].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[84] <= rData[1][84].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[85] <= rData[1][85].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[86] <= rData[1][86].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[87] <= rData[1][87].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[88] <= rData[1][88].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[89] <= rData[1][89].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[90] <= rData[1][90].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[91] <= rData[1][91].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[92] <= rData[1][92].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[93] <= rData[1][93].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[94] <= rData[1][94].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[95] <= rData[1][95].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[96] <= rData[1][96].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[97] <= rData[1][97].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[98] <= rData[1][98].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[99] <= rData[1][99].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[100] <= rData[1][100].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[101] <= rData[1][101].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[102] <= rData[1][102].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[103] <= rData[1][103].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[104] <= rData[1][104].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[105] <= rData[1][105].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[106] <= rData[1][106].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[107] <= rData[1][107].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[108] <= rData[1][108].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[109] <= rData[1][109].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[110] <= rData[1][110].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[111] <= rData[1][111].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[112] <= rData[1][112].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[113] <= rData[1][113].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[114] <= rData[1][114].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[115] <= rData[1][115].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[116] <= rData[1][116].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[117] <= rData[1][117].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[118] <= rData[1][118].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[119] <= rData[1][119].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[120] <= rData[1][120].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[121] <= rData[1][121].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[122] <= rData[1][122].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[123] <= rData[1][123].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[124] <= rData[1][124].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[125] <= rData[1][125].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[126] <= rData[1][126].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[127] <= rData[1][127].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[128] <= rData[1][128].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[129] <= rData[1][129].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[130] <= rData[1][130].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[131] <= rData[1][131].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[132] <= rData[1][132].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[133] <= rData[1][133].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[134] <= rData[1][134].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[135] <= rData[1][135].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[136] <= rData[1][136].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[137] <= rData[1][137].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[138] <= rData[1][138].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[139] <= rData[1][139].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[140] <= rData[1][140].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[141] <= rData[1][141].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[142] <= rData[1][142].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[143] <= rData[1][143].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[144] <= rData[1][144].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[145] <= rData[1][145].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[146] <= rData[1][146].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[147] <= rData[1][147].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[148] <= rData[1][148].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[149] <= rData[1][149].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[150] <= rData[1][150].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[151] <= rData[1][151].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[152] <= rData[1][152].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[153] <= rData[1][153].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[154] <= rData[1][154].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[155] <= rData[1][155].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[156] <= rData[1][156].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[157] <= rData[1][157].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[158] <= rData[1][158].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[159] <= rData[1][159].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[160] <= rData[1][160].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[161] <= rData[1][161].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[162] <= rData[1][162].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[163] <= rData[1][163].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[164] <= rData[1][164].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[165] <= rData[1][165].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[166] <= rData[1][166].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[167] <= rData[1][167].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[168] <= rData[1][168].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[169] <= rData[1][169].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[170] <= rData[1][170].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[171] <= rData[1][171].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[172] <= rData[1][172].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[173] <= rData[1][173].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[174] <= rData[1][174].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[175] <= rData[1][175].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[176] <= rData[1][176].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[177] <= rData[1][177].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[178] <= rData[1][178].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[179] <= rData[1][179].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[180] <= rData[1][180].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[181] <= rData[1][181].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[182] <= rData[1][182].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|demux:field_demux
WR_DATA[0] => _rOut.DATAB
WR_DATA[0] => _rOut.DATAB
WR_DATA[0] => _rOut.DATAB
WR_DATA[0] => _rOut.DATAB
WR_DATA[0] => _rOut.DATAB
WR_DATA[0] => _rOut.DATAB
WR_DATA[0] => _rOut.DATAB
WR_DATA[0] => _rOut.DATAB
WR_DATA[0] => _rOut.DATAB
WR_DATA[0] => _rOut.DATAB
WR_DATA[0] => _rOut.DATAB
WR_DATA[0] => _rOut.DATAB
WR_DATA[0] => _rOut.DATAB
WR_DATA[0] => _rOut.DATAB
WR_DATA[0] => _rOut.DATAB
WR_DATA[0] => _rOut.DATAB
WR_SEL[0] => Decoder0.IN3
WR_SEL[1] => Decoder0.IN2
WR_SEL[2] => Decoder0.IN1
WR_SEL[3] => Decoder0.IN0
RD_DATA[0] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|demux:tx_len_ready_demux
WR_DATA[0] => _rOut.DATAB
WR_DATA[0] => _rOut.DATAA
WR_SEL[0] => Decoder0.IN0
RD_DATA[0] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|demux:tx_offlast_ready_demux
WR_DATA[0] => _rOut.DATAB
WR_DATA[0] => _rOut.DATAA
WR_SEL[0] => Decoder0.IN0
RD_DATA[0] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|demux:rxdone_demux
WR_DATA[0] => _rOut.DATAB
WR_DATA[0] => _rOut.DATAA
WR_SEL[0] => Decoder0.IN0
RD_DATA[0] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|demux:txdone_demux
WR_DATA[0] => _rOut.DATAB
WR_DATA[0] => _rOut.DATAA
WR_SEL[0] => Decoder0.IN0
RD_DATA[0] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|demux:rx_len_demux
WR_DATA[0] => _rOut.DATAB
WR_DATA[0] => _rOut.DATAA
WR_SEL[0] => Decoder0.IN0
RD_DATA[0] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|demux:rx_offlast_demux
WR_DATA[0] => _rOut.DATAB
WR_DATA[0] => _rOut.DATAA
WR_SEL[0] => Decoder0.IN0
RD_DATA[0] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgtx_addrhi_demux
WR_DATA[0] => _rOut.DATAB
WR_DATA[0] => _rOut.DATAA
WR_SEL[0] => Decoder0.IN0
RD_DATA[0] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgtx_addrlo_demux
WR_DATA[0] => _rOut.DATAB
WR_DATA[0] => _rOut.DATAA
WR_SEL[0] => Decoder0.IN0
RD_DATA[0] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgtxlen_demux
WR_DATA[0] => _rOut.DATAB
WR_DATA[0] => _rOut.DATAA
WR_SEL[0] => Decoder0.IN0
RD_DATA[0] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgrx_addrhi_demux
WR_DATA[0] => _rOut.DATAB
WR_DATA[0] => _rOut.DATAA
WR_SEL[0] => Decoder0.IN0
RD_DATA[0] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgrx_addrlo_demux
WR_DATA[0] => _rOut.DATAB
WR_DATA[0] => _rOut.DATAA
WR_SEL[0] => Decoder0.IN0
RD_DATA[0] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgrxlen_demux
WR_DATA[0] => _rOut.DATAB
WR_DATA[0] => _rOut.DATAA
WR_SEL[0] => Decoder0.IN0
RD_DATA[0] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= _rOut.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:chnl_output_register
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:chnl_output_register|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
CLK => rData[1][34].CLK
CLK => rData[1][35].CLK
CLK => rData[1][36].CLK
CLK => rData[1][37].CLK
CLK => rData[1][38].CLK
CLK => rData[1][39].CLK
CLK => rData[1][40].CLK
CLK => rData[1][41].CLK
CLK => rData[1][42].CLK
CLK => rData[1][43].CLK
CLK => rData[1][44].CLK
CLK => rData[1][45].CLK
CLK => rData[1][46].CLK
CLK => rData[1][47].CLK
CLK => rData[1][48].CLK
CLK => rData[1][49].CLK
CLK => rData[1][50].CLK
CLK => rData[1][51].CLK
CLK => rData[1][52].CLK
CLK => rData[1][53].CLK
CLK => rData[1][54].CLK
CLK => rData[1][55].CLK
CLK => rData[1][56].CLK
CLK => rData[1][57].CLK
CLK => rData[1][58].CLK
CLK => rData[1][59].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA[34] => rData[1][34].DATAIN
WR_DATA[35] => rData[1][35].DATAIN
WR_DATA[36] => rData[1][36].DATAIN
WR_DATA[37] => rData[1][37].DATAIN
WR_DATA[38] => rData[1][38].DATAIN
WR_DATA[39] => rData[1][39].DATAIN
WR_DATA[40] => rData[1][40].DATAIN
WR_DATA[41] => rData[1][41].DATAIN
WR_DATA[42] => rData[1][42].DATAIN
WR_DATA[43] => rData[1][43].DATAIN
WR_DATA[44] => rData[1][44].DATAIN
WR_DATA[45] => rData[1][45].DATAIN
WR_DATA[46] => rData[1][46].DATAIN
WR_DATA[47] => rData[1][47].DATAIN
WR_DATA[48] => rData[1][48].DATAIN
WR_DATA[49] => rData[1][49].DATAIN
WR_DATA[50] => rData[1][50].DATAIN
WR_DATA[51] => rData[1][51].DATAIN
WR_DATA[52] => rData[1][52].DATAIN
WR_DATA[53] => rData[1][53].DATAIN
WR_DATA[54] => rData[1][54].DATAIN
WR_DATA[55] => rData[1][55].DATAIN
WR_DATA[56] => rData[1][56].DATAIN
WR_DATA[57] => rData[1][57].DATAIN
WR_DATA[58] => rData[1][58].DATAIN
WR_DATA[59] => rData[1][59].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= rData[1][34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= rData[1][35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= rData[1][36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= rData[1][37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= rData[1][38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= rData[1][39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= rData[1][40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= rData[1][41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= rData[1][42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= rData[1][43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= rData[1][44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= rData[1][45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= rData[1][46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= rData[1][47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= rData[1][48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= rData[1][49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= rData[1][50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= rData[1][51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= rData[1][52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= rData[1][53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= rData[1][54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= rData[1][55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= rData[1][56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= rData[1][57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= rData[1][58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= rData[1][59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register
CLK => CLK.IN1
RST_IN => RST_IN.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA[68] => WR_DATA[68].IN1
WR_DATA[69] => WR_DATA[69].IN1
WR_DATA[70] => WR_DATA[70].IN1
WR_DATA[71] => WR_DATA[71].IN1
WR_DATA[72] => WR_DATA[72].IN1
WR_DATA[73] => WR_DATA[73].IN1
WR_DATA[74] => WR_DATA[74].IN1
WR_DATA[75] => WR_DATA[75].IN1
WR_DATA[76] => WR_DATA[76].IN1
WR_DATA[77] => WR_DATA[77].IN1
WR_DATA[78] => WR_DATA[78].IN1
WR_DATA[79] => WR_DATA[79].IN1
WR_DATA[80] => WR_DATA[80].IN1
WR_DATA[81] => WR_DATA[81].IN1
WR_DATA[82] => WR_DATA[82].IN1
WR_DATA[83] => WR_DATA[83].IN1
WR_DATA[84] => WR_DATA[84].IN1
WR_DATA[85] => WR_DATA[85].IN1
WR_DATA[86] => WR_DATA[86].IN1
WR_DATA[87] => WR_DATA[87].IN1
WR_DATA[88] => WR_DATA[88].IN1
WR_DATA[89] => WR_DATA[89].IN1
WR_DATA[90] => WR_DATA[90].IN1
WR_DATA[91] => WR_DATA[91].IN1
WR_DATA[92] => WR_DATA[92].IN1
WR_DATA[93] => WR_DATA[93].IN1
WR_DATA[94] => WR_DATA[94].IN1
WR_DATA[95] => WR_DATA[95].IN1
WR_DATA[96] => WR_DATA[96].IN1
WR_DATA[97] => WR_DATA[97].IN1
WR_DATA[98] => WR_DATA[98].IN1
WR_DATA[99] => WR_DATA[99].IN1
WR_DATA[100] => WR_DATA[100].IN1
WR_DATA[101] => WR_DATA[101].IN1
WR_DATA[102] => WR_DATA[102].IN1
WR_DATA[103] => WR_DATA[103].IN1
WR_DATA[104] => WR_DATA[104].IN1
WR_DATA[105] => WR_DATA[105].IN1
WR_DATA[106] => WR_DATA[106].IN1
WR_DATA[107] => WR_DATA[107].IN1
WR_DATA[108] => WR_DATA[108].IN1
WR_DATA[109] => WR_DATA[109].IN1
WR_DATA[110] => WR_DATA[110].IN1
WR_DATA[111] => WR_DATA[111].IN1
WR_DATA[112] => WR_DATA[112].IN1
WR_DATA[113] => WR_DATA[113].IN1
WR_DATA[114] => WR_DATA[114].IN1
WR_DATA[115] => WR_DATA[115].IN1
WR_DATA[116] => WR_DATA[116].IN1
WR_DATA[117] => WR_DATA[117].IN1
WR_DATA[118] => WR_DATA[118].IN1
WR_DATA[119] => WR_DATA[119].IN1
WR_DATA[120] => WR_DATA[120].IN1
WR_DATA[121] => WR_DATA[121].IN1
WR_DATA[122] => WR_DATA[122].IN1
WR_DATA[123] => WR_DATA[123].IN1
WR_DATA[124] => WR_DATA[124].IN1
WR_DATA[125] => WR_DATA[125].IN1
WR_DATA[126] => WR_DATA[126].IN1
WR_DATA[127] => WR_DATA[127].IN1
WR_DATA[128] => WR_DATA[128].IN1
WR_DATA[129] => WR_DATA[129].IN1
WR_DATA[130] => WR_DATA[130].IN1
WR_DATA[131] => WR_DATA[131].IN1
WR_DATA[132] => WR_DATA[132].IN1
WR_DATA[133] => WR_DATA[133].IN1
WR_DATA[134] => WR_DATA[134].IN1
WR_DATA[135] => WR_DATA[135].IN1
WR_DATA[136] => WR_DATA[136].IN1
WR_DATA[137] => WR_DATA[137].IN1
WR_DATA[138] => WR_DATA[138].IN1
WR_DATA_VALID => WR_DATA_VALID.IN1
WR_DATA_READY <= reg_pipeline:pipeline_inst.WR_DATA_READY
RD_DATA[0] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[1] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[2] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[3] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[4] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[5] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[6] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[7] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[8] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[9] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[10] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[11] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[12] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[13] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[14] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[15] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[16] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[17] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[18] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[19] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[20] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[21] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[22] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[23] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[24] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[25] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[26] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[27] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[28] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[29] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[30] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[31] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[32] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[33] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[34] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[35] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[36] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[37] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[38] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[39] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[40] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[41] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[42] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[43] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[44] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[45] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[46] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[47] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[48] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[49] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[50] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[51] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[52] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[53] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[54] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[55] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[56] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[57] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[58] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[59] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[60] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[61] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[62] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[63] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[64] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[65] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[66] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[67] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[68] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[69] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[70] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[71] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[72] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[73] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[74] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[75] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[76] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[77] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[78] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[79] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[80] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[81] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[82] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[83] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[84] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[85] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[86] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[87] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[88] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[89] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[90] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[91] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[92] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[93] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[94] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[95] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[96] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[97] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[98] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[99] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[100] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[101] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[102] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[103] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[104] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[105] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[106] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[107] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[108] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[109] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[110] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[111] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[112] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[113] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[114] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[115] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[116] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[117] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[118] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[119] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[120] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[121] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[122] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[123] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[124] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[125] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[126] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[127] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[128] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[129] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[130] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[131] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[132] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[133] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[134] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[135] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[136] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[137] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA[138] <= reg_pipeline:pipeline_inst.RD_DATA
RD_DATA_VALID <= reg_pipeline:pipeline_inst.RD_DATA_VALID
RD_DATA_READY => RD_DATA_READY.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst
CLK => rValid[1].CLK
CLK => rData[1][0].CLK
CLK => rData[1][1].CLK
CLK => rData[1][2].CLK
CLK => rData[1][3].CLK
CLK => rData[1][4].CLK
CLK => rData[1][5].CLK
CLK => rData[1][6].CLK
CLK => rData[1][7].CLK
CLK => rData[1][8].CLK
CLK => rData[1][9].CLK
CLK => rData[1][10].CLK
CLK => rData[1][11].CLK
CLK => rData[1][12].CLK
CLK => rData[1][13].CLK
CLK => rData[1][14].CLK
CLK => rData[1][15].CLK
CLK => rData[1][16].CLK
CLK => rData[1][17].CLK
CLK => rData[1][18].CLK
CLK => rData[1][19].CLK
CLK => rData[1][20].CLK
CLK => rData[1][21].CLK
CLK => rData[1][22].CLK
CLK => rData[1][23].CLK
CLK => rData[1][24].CLK
CLK => rData[1][25].CLK
CLK => rData[1][26].CLK
CLK => rData[1][27].CLK
CLK => rData[1][28].CLK
CLK => rData[1][29].CLK
CLK => rData[1][30].CLK
CLK => rData[1][31].CLK
CLK => rData[1][32].CLK
CLK => rData[1][33].CLK
CLK => rData[1][34].CLK
CLK => rData[1][35].CLK
CLK => rData[1][36].CLK
CLK => rData[1][37].CLK
CLK => rData[1][38].CLK
CLK => rData[1][39].CLK
CLK => rData[1][40].CLK
CLK => rData[1][41].CLK
CLK => rData[1][42].CLK
CLK => rData[1][43].CLK
CLK => rData[1][44].CLK
CLK => rData[1][45].CLK
CLK => rData[1][46].CLK
CLK => rData[1][47].CLK
CLK => rData[1][48].CLK
CLK => rData[1][49].CLK
CLK => rData[1][50].CLK
CLK => rData[1][51].CLK
CLK => rData[1][52].CLK
CLK => rData[1][53].CLK
CLK => rData[1][54].CLK
CLK => rData[1][55].CLK
CLK => rData[1][56].CLK
CLK => rData[1][57].CLK
CLK => rData[1][58].CLK
CLK => rData[1][59].CLK
CLK => rData[1][60].CLK
CLK => rData[1][61].CLK
CLK => rData[1][62].CLK
CLK => rData[1][63].CLK
CLK => rData[1][64].CLK
CLK => rData[1][65].CLK
CLK => rData[1][66].CLK
CLK => rData[1][67].CLK
CLK => rData[1][68].CLK
CLK => rData[1][69].CLK
CLK => rData[1][70].CLK
CLK => rData[1][71].CLK
CLK => rData[1][72].CLK
CLK => rData[1][73].CLK
CLK => rData[1][74].CLK
CLK => rData[1][75].CLK
CLK => rData[1][76].CLK
CLK => rData[1][77].CLK
CLK => rData[1][78].CLK
CLK => rData[1][79].CLK
CLK => rData[1][80].CLK
CLK => rData[1][81].CLK
CLK => rData[1][82].CLK
CLK => rData[1][83].CLK
CLK => rData[1][84].CLK
CLK => rData[1][85].CLK
CLK => rData[1][86].CLK
CLK => rData[1][87].CLK
CLK => rData[1][88].CLK
CLK => rData[1][89].CLK
CLK => rData[1][90].CLK
CLK => rData[1][91].CLK
CLK => rData[1][92].CLK
CLK => rData[1][93].CLK
CLK => rData[1][94].CLK
CLK => rData[1][95].CLK
CLK => rData[1][96].CLK
CLK => rData[1][97].CLK
CLK => rData[1][98].CLK
CLK => rData[1][99].CLK
CLK => rData[1][100].CLK
CLK => rData[1][101].CLK
CLK => rData[1][102].CLK
CLK => rData[1][103].CLK
CLK => rData[1][104].CLK
CLK => rData[1][105].CLK
CLK => rData[1][106].CLK
CLK => rData[1][107].CLK
CLK => rData[1][108].CLK
CLK => rData[1][109].CLK
CLK => rData[1][110].CLK
CLK => rData[1][111].CLK
CLK => rData[1][112].CLK
CLK => rData[1][113].CLK
CLK => rData[1][114].CLK
CLK => rData[1][115].CLK
CLK => rData[1][116].CLK
CLK => rData[1][117].CLK
CLK => rData[1][118].CLK
CLK => rData[1][119].CLK
CLK => rData[1][120].CLK
CLK => rData[1][121].CLK
CLK => rData[1][122].CLK
CLK => rData[1][123].CLK
CLK => rData[1][124].CLK
CLK => rData[1][125].CLK
CLK => rData[1][126].CLK
CLK => rData[1][127].CLK
CLK => rData[1][128].CLK
CLK => rData[1][129].CLK
CLK => rData[1][130].CLK
CLK => rData[1][131].CLK
CLK => rData[1][132].CLK
CLK => rData[1][133].CLK
CLK => rData[1][134].CLK
CLK => rData[1][135].CLK
CLK => rData[1][136].CLK
CLK => rData[1][137].CLK
CLK => rData[1][138].CLK
RST_IN => _rValid[1].OUTPUTSELECT
WR_DATA[0] => rData[1][0].DATAIN
WR_DATA[1] => rData[1][1].DATAIN
WR_DATA[2] => rData[1][2].DATAIN
WR_DATA[3] => rData[1][3].DATAIN
WR_DATA[4] => rData[1][4].DATAIN
WR_DATA[5] => rData[1][5].DATAIN
WR_DATA[6] => rData[1][6].DATAIN
WR_DATA[7] => rData[1][7].DATAIN
WR_DATA[8] => rData[1][8].DATAIN
WR_DATA[9] => rData[1][9].DATAIN
WR_DATA[10] => rData[1][10].DATAIN
WR_DATA[11] => rData[1][11].DATAIN
WR_DATA[12] => rData[1][12].DATAIN
WR_DATA[13] => rData[1][13].DATAIN
WR_DATA[14] => rData[1][14].DATAIN
WR_DATA[15] => rData[1][15].DATAIN
WR_DATA[16] => rData[1][16].DATAIN
WR_DATA[17] => rData[1][17].DATAIN
WR_DATA[18] => rData[1][18].DATAIN
WR_DATA[19] => rData[1][19].DATAIN
WR_DATA[20] => rData[1][20].DATAIN
WR_DATA[21] => rData[1][21].DATAIN
WR_DATA[22] => rData[1][22].DATAIN
WR_DATA[23] => rData[1][23].DATAIN
WR_DATA[24] => rData[1][24].DATAIN
WR_DATA[25] => rData[1][25].DATAIN
WR_DATA[26] => rData[1][26].DATAIN
WR_DATA[27] => rData[1][27].DATAIN
WR_DATA[28] => rData[1][28].DATAIN
WR_DATA[29] => rData[1][29].DATAIN
WR_DATA[30] => rData[1][30].DATAIN
WR_DATA[31] => rData[1][31].DATAIN
WR_DATA[32] => rData[1][32].DATAIN
WR_DATA[33] => rData[1][33].DATAIN
WR_DATA[34] => rData[1][34].DATAIN
WR_DATA[35] => rData[1][35].DATAIN
WR_DATA[36] => rData[1][36].DATAIN
WR_DATA[37] => rData[1][37].DATAIN
WR_DATA[38] => rData[1][38].DATAIN
WR_DATA[39] => rData[1][39].DATAIN
WR_DATA[40] => rData[1][40].DATAIN
WR_DATA[41] => rData[1][41].DATAIN
WR_DATA[42] => rData[1][42].DATAIN
WR_DATA[43] => rData[1][43].DATAIN
WR_DATA[44] => rData[1][44].DATAIN
WR_DATA[45] => rData[1][45].DATAIN
WR_DATA[46] => rData[1][46].DATAIN
WR_DATA[47] => rData[1][47].DATAIN
WR_DATA[48] => rData[1][48].DATAIN
WR_DATA[49] => rData[1][49].DATAIN
WR_DATA[50] => rData[1][50].DATAIN
WR_DATA[51] => rData[1][51].DATAIN
WR_DATA[52] => rData[1][52].DATAIN
WR_DATA[53] => rData[1][53].DATAIN
WR_DATA[54] => rData[1][54].DATAIN
WR_DATA[55] => rData[1][55].DATAIN
WR_DATA[56] => rData[1][56].DATAIN
WR_DATA[57] => rData[1][57].DATAIN
WR_DATA[58] => rData[1][58].DATAIN
WR_DATA[59] => rData[1][59].DATAIN
WR_DATA[60] => rData[1][60].DATAIN
WR_DATA[61] => rData[1][61].DATAIN
WR_DATA[62] => rData[1][62].DATAIN
WR_DATA[63] => rData[1][63].DATAIN
WR_DATA[64] => rData[1][64].DATAIN
WR_DATA[65] => rData[1][65].DATAIN
WR_DATA[66] => rData[1][66].DATAIN
WR_DATA[67] => rData[1][67].DATAIN
WR_DATA[68] => rData[1][68].DATAIN
WR_DATA[69] => rData[1][69].DATAIN
WR_DATA[70] => rData[1][70].DATAIN
WR_DATA[71] => rData[1][71].DATAIN
WR_DATA[72] => rData[1][72].DATAIN
WR_DATA[73] => rData[1][73].DATAIN
WR_DATA[74] => rData[1][74].DATAIN
WR_DATA[75] => rData[1][75].DATAIN
WR_DATA[76] => rData[1][76].DATAIN
WR_DATA[77] => rData[1][77].DATAIN
WR_DATA[78] => rData[1][78].DATAIN
WR_DATA[79] => rData[1][79].DATAIN
WR_DATA[80] => rData[1][80].DATAIN
WR_DATA[81] => rData[1][81].DATAIN
WR_DATA[82] => rData[1][82].DATAIN
WR_DATA[83] => rData[1][83].DATAIN
WR_DATA[84] => rData[1][84].DATAIN
WR_DATA[85] => rData[1][85].DATAIN
WR_DATA[86] => rData[1][86].DATAIN
WR_DATA[87] => rData[1][87].DATAIN
WR_DATA[88] => rData[1][88].DATAIN
WR_DATA[89] => rData[1][89].DATAIN
WR_DATA[90] => rData[1][90].DATAIN
WR_DATA[91] => rData[1][91].DATAIN
WR_DATA[92] => rData[1][92].DATAIN
WR_DATA[93] => rData[1][93].DATAIN
WR_DATA[94] => rData[1][94].DATAIN
WR_DATA[95] => rData[1][95].DATAIN
WR_DATA[96] => rData[1][96].DATAIN
WR_DATA[97] => rData[1][97].DATAIN
WR_DATA[98] => rData[1][98].DATAIN
WR_DATA[99] => rData[1][99].DATAIN
WR_DATA[100] => rData[1][100].DATAIN
WR_DATA[101] => rData[1][101].DATAIN
WR_DATA[102] => rData[1][102].DATAIN
WR_DATA[103] => rData[1][103].DATAIN
WR_DATA[104] => rData[1][104].DATAIN
WR_DATA[105] => rData[1][105].DATAIN
WR_DATA[106] => rData[1][106].DATAIN
WR_DATA[107] => rData[1][107].DATAIN
WR_DATA[108] => rData[1][108].DATAIN
WR_DATA[109] => rData[1][109].DATAIN
WR_DATA[110] => rData[1][110].DATAIN
WR_DATA[111] => rData[1][111].DATAIN
WR_DATA[112] => rData[1][112].DATAIN
WR_DATA[113] => rData[1][113].DATAIN
WR_DATA[114] => rData[1][114].DATAIN
WR_DATA[115] => rData[1][115].DATAIN
WR_DATA[116] => rData[1][116].DATAIN
WR_DATA[117] => rData[1][117].DATAIN
WR_DATA[118] => rData[1][118].DATAIN
WR_DATA[119] => rData[1][119].DATAIN
WR_DATA[120] => rData[1][120].DATAIN
WR_DATA[121] => rData[1][121].DATAIN
WR_DATA[122] => rData[1][122].DATAIN
WR_DATA[123] => rData[1][123].DATAIN
WR_DATA[124] => rData[1][124].DATAIN
WR_DATA[125] => rData[1][125].DATAIN
WR_DATA[126] => rData[1][126].DATAIN
WR_DATA[127] => rData[1][127].DATAIN
WR_DATA[128] => rData[1][128].DATAIN
WR_DATA[129] => rData[1][129].DATAIN
WR_DATA[130] => rData[1][130].DATAIN
WR_DATA[131] => rData[1][131].DATAIN
WR_DATA[132] => rData[1][132].DATAIN
WR_DATA[133] => rData[1][133].DATAIN
WR_DATA[134] => rData[1][134].DATAIN
WR_DATA[135] => rData[1][135].DATAIN
WR_DATA[136] => rData[1][136].DATAIN
WR_DATA[137] => rData[1][137].DATAIN
WR_DATA[138] => rData[1][138].DATAIN
WR_DATA_VALID => _rValid.IN1
WR_DATA_READY <= wReady.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= rData[1][0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1][1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[1][2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[1][3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[1][4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[1][5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[1][6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[1][7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[1][8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[1][9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[1][10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[1][11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[1][12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[1][13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[1][14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[1][15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[1][16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[1][17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[1][18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[1][19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[1][20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[1][21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[1][22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[1][23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[1][24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[1][25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[1][26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[1][27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[1][28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[1][29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[1][30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[1][31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[1][32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[1][33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= rData[1][34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= rData[1][35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= rData[1][36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= rData[1][37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= rData[1][38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= rData[1][39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= rData[1][40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= rData[1][41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= rData[1][42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= rData[1][43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= rData[1][44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= rData[1][45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= rData[1][46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= rData[1][47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= rData[1][48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= rData[1][49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= rData[1][50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= rData[1][51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= rData[1][52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= rData[1][53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= rData[1][54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= rData[1][55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= rData[1][56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= rData[1][57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= rData[1][58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= rData[1][59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= rData[1][60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= rData[1][61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= rData[1][62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= rData[1][63].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[64] <= rData[1][64].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[65] <= rData[1][65].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[66] <= rData[1][66].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[67] <= rData[1][67].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[68] <= rData[1][68].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[69] <= rData[1][69].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[70] <= rData[1][70].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[71] <= rData[1][71].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[72] <= rData[1][72].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[73] <= rData[1][73].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[74] <= rData[1][74].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[75] <= rData[1][75].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[76] <= rData[1][76].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[77] <= rData[1][77].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[78] <= rData[1][78].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[79] <= rData[1][79].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[80] <= rData[1][80].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[81] <= rData[1][81].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[82] <= rData[1][82].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[83] <= rData[1][83].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[84] <= rData[1][84].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[85] <= rData[1][85].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[86] <= rData[1][86].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[87] <= rData[1][87].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[88] <= rData[1][88].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[89] <= rData[1][89].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[90] <= rData[1][90].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[91] <= rData[1][91].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[92] <= rData[1][92].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[93] <= rData[1][93].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[94] <= rData[1][94].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[95] <= rData[1][95].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[96] <= rData[1][96].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[97] <= rData[1][97].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[98] <= rData[1][98].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[99] <= rData[1][99].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[100] <= rData[1][100].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[101] <= rData[1][101].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[102] <= rData[1][102].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[103] <= rData[1][103].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[104] <= rData[1][104].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[105] <= rData[1][105].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[106] <= rData[1][106].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[107] <= rData[1][107].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[108] <= rData[1][108].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[109] <= rData[1][109].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[110] <= rData[1][110].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[111] <= rData[1][111].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[112] <= rData[1][112].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[113] <= rData[1][113].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[114] <= rData[1][114].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[115] <= rData[1][115].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[116] <= rData[1][116].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[117] <= rData[1][117].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[118] <= rData[1][118].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[119] <= rData[1][119].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[120] <= rData[1][120].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[121] <= rData[1][121].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[122] <= rData[1][122].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[123] <= rData[1][123].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[124] <= rData[1][124].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[125] <= rData[1][125].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[126] <= rData[1][126].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[127] <= rData[1][127].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[128] <= rData[1][128].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[129] <= rData[1][129].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[130] <= rData[1][130].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[131] <= rData[1][131].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[132] <= rData[1][132].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[133] <= rData[1][133].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[134] <= rData[1][134].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[135] <= rData[1][135].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[136] <= rData[1][136].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[137] <= rData[1][137].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[138] <= rData[1][138].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_VALID <= rValid[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA_READY => wReady.IN1
RD_DATA_READY => _rValid.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc
CLK => rCplD[0].CLK
CLK => rCplD[1].CLK
CLK => rCplD[2].CLK
CLK => rCplD[3].CLK
CLK => rCplD[4].CLK
CLK => rCplD[5].CLK
CLK => rCplD[6].CLK
CLK => rCplD[7].CLK
CLK => rCplD[8].CLK
CLK => rCplD[9].CLK
CLK => rCplD[10].CLK
CLK => rCplD[11].CLK
CLK => rCplH[0].CLK
CLK => rCplH[1].CLK
CLK => rCplH[2].CLK
CLK => rCplH[3].CLK
CLK => rCplH[4].CLK
CLK => rCplH[5].CLK
CLK => rCplH[6].CLK
CLK => rCplH[7].CLK
CLK => rCreditAvail.CLK
CLK => rCplDAvail.CLK
CLK => rCplHAvail.CLK
CLK => rCplDAmt[0].CLK
CLK => rCplDAmt[1].CLK
CLK => rCplDAmt[2].CLK
CLK => rCplDAmt[3].CLK
CLK => rCplDAmt[4].CLK
CLK => rCplDAmt[5].CLK
CLK => rCplDAmt[6].CLK
CLK => rCplDAmt[7].CLK
CLK => rCplDAmt[8].CLK
CLK => rCplDAmt[9].CLK
CLK => rCplDAmt[10].CLK
CLK => rCplDAmt[11].CLK
CLK => rCplHAmt[0].CLK
CLK => rCplHAmt[1].CLK
CLK => rCplHAmt[2].CLK
CLK => rCplHAmt[3].CLK
CLK => rCplHAmt[4].CLK
CLK => rCplHAmt[5].CLK
CLK => rCplHAmt[6].CLK
CLK => rCplHAmt[7].CLK
CLK => rMaxRecv[0].CLK
CLK => rMaxRecv[1].CLK
CLK => rMaxRecv[2].CLK
CLK => rMaxRecv[3].CLK
CLK => rMaxRecv[4].CLK
CLK => rMaxRecv[5].CLK
CLK => rMaxRecv[6].CLK
CLK => rMaxRecv[7].CLK
CLK => rMaxRecv[8].CLK
CLK => rMaxRecv[9].CLK
CLK => rMaxRecv[10].CLK
CLK => rMaxRecv[11].CLK
CLK => rMaxRecv[12].CLK
CLK => rInfDCred.CLK
CLK => rInfHCred.CLK
RST => rCplH.OUTPUTSELECT
RST => rCplH.OUTPUTSELECT
RST => rCplH.OUTPUTSELECT
RST => rCplH.OUTPUTSELECT
RST => rCplH.OUTPUTSELECT
RST => rCplH.OUTPUTSELECT
RST => rCplH.OUTPUTSELECT
RST => rCplH.OUTPUTSELECT
RST => rCplD.OUTPUTSELECT
RST => rCplD.OUTPUTSELECT
RST => rCplD.OUTPUTSELECT
RST => rCplD.OUTPUTSELECT
RST => rCplD.OUTPUTSELECT
RST => rCplD.OUTPUTSELECT
RST => rCplD.OUTPUTSELECT
RST => rCplD.OUTPUTSELECT
RST => rCplD.OUTPUTSELECT
RST => rCplD.OUTPUTSELECT
RST => rCplD.OUTPUTSELECT
RST => rCplD.OUTPUTSELECT
CONFIG_MAX_READ_REQUEST_SIZE[0] => ShiftLeft0.IN16
CONFIG_MAX_READ_REQUEST_SIZE[1] => ShiftLeft0.IN15
CONFIG_MAX_READ_REQUEST_SIZE[2] => ShiftLeft0.IN14
CONFIG_MAX_CPL_DATA[0] => LessThan1.IN12
CONFIG_MAX_CPL_DATA[0] => Equal1.IN31
CONFIG_MAX_CPL_DATA[1] => LessThan1.IN11
CONFIG_MAX_CPL_DATA[1] => Equal1.IN30
CONFIG_MAX_CPL_DATA[2] => LessThan1.IN10
CONFIG_MAX_CPL_DATA[2] => Equal1.IN29
CONFIG_MAX_CPL_DATA[3] => LessThan1.IN9
CONFIG_MAX_CPL_DATA[3] => Equal1.IN28
CONFIG_MAX_CPL_DATA[4] => LessThan1.IN8
CONFIG_MAX_CPL_DATA[4] => Equal1.IN27
CONFIG_MAX_CPL_DATA[5] => LessThan1.IN7
CONFIG_MAX_CPL_DATA[5] => Equal1.IN26
CONFIG_MAX_CPL_DATA[6] => LessThan1.IN6
CONFIG_MAX_CPL_DATA[6] => Equal1.IN25
CONFIG_MAX_CPL_DATA[7] => LessThan1.IN5
CONFIG_MAX_CPL_DATA[7] => Equal1.IN24
CONFIG_MAX_CPL_DATA[8] => LessThan1.IN4
CONFIG_MAX_CPL_DATA[8] => Equal1.IN23
CONFIG_MAX_CPL_DATA[9] => LessThan1.IN3
CONFIG_MAX_CPL_DATA[9] => Equal1.IN22
CONFIG_MAX_CPL_DATA[10] => LessThan1.IN2
CONFIG_MAX_CPL_DATA[10] => Equal1.IN21
CONFIG_MAX_CPL_DATA[11] => LessThan1.IN1
CONFIG_MAX_CPL_DATA[11] => Equal1.IN20
CONFIG_MAX_CPL_HDR[0] => LessThan0.IN8
CONFIG_MAX_CPL_HDR[0] => Equal0.IN31
CONFIG_MAX_CPL_HDR[1] => LessThan0.IN7
CONFIG_MAX_CPL_HDR[1] => Equal0.IN30
CONFIG_MAX_CPL_HDR[2] => LessThan0.IN6
CONFIG_MAX_CPL_HDR[2] => Equal0.IN29
CONFIG_MAX_CPL_HDR[3] => LessThan0.IN5
CONFIG_MAX_CPL_HDR[3] => Equal0.IN28
CONFIG_MAX_CPL_HDR[4] => LessThan0.IN4
CONFIG_MAX_CPL_HDR[4] => Equal0.IN27
CONFIG_MAX_CPL_HDR[5] => LessThan0.IN3
CONFIG_MAX_CPL_HDR[5] => Equal0.IN26
CONFIG_MAX_CPL_HDR[6] => LessThan0.IN2
CONFIG_MAX_CPL_HDR[6] => Equal0.IN25
CONFIG_MAX_CPL_HDR[7] => LessThan0.IN1
CONFIG_MAX_CPL_HDR[7] => Equal0.IN24
CONFIG_CPL_BOUNDARY_SEL => ShiftRight0.IN3
RX_ENG_RD_DONE => always1.IN0
RX_ENG_RD_DONE => rCplH.OUTPUTSELECT
RX_ENG_RD_DONE => rCplH.OUTPUTSELECT
RX_ENG_RD_DONE => rCplH.OUTPUTSELECT
RX_ENG_RD_DONE => rCplH.OUTPUTSELECT
RX_ENG_RD_DONE => rCplH.OUTPUTSELECT
RX_ENG_RD_DONE => rCplH.OUTPUTSELECT
RX_ENG_RD_DONE => rCplH.OUTPUTSELECT
RX_ENG_RD_DONE => rCplH.OUTPUTSELECT
RX_ENG_RD_DONE => rCplD.OUTPUTSELECT
RX_ENG_RD_DONE => rCplD.OUTPUTSELECT
RX_ENG_RD_DONE => rCplD.OUTPUTSELECT
RX_ENG_RD_DONE => rCplD.OUTPUTSELECT
RX_ENG_RD_DONE => rCplD.OUTPUTSELECT
RX_ENG_RD_DONE => rCplD.OUTPUTSELECT
RX_ENG_RD_DONE => rCplD.OUTPUTSELECT
RX_ENG_RD_DONE => rCplD.OUTPUTSELECT
RX_ENG_RD_DONE => rCplD.OUTPUTSELECT
RX_ENG_RD_DONE => rCplD.OUTPUTSELECT
RX_ENG_RD_DONE => rCplD.OUTPUTSELECT
RX_ENG_RD_DONE => rCplD.OUTPUTSELECT
TX_ENG_RD_REQ_SENT => always1.IN1
TX_ENG_RD_REQ_SENT => rCplH.OUTPUTSELECT
TX_ENG_RD_REQ_SENT => rCplH.OUTPUTSELECT
TX_ENG_RD_REQ_SENT => rCplH.OUTPUTSELECT
TX_ENG_RD_REQ_SENT => rCplH.OUTPUTSELECT
TX_ENG_RD_REQ_SENT => rCplH.OUTPUTSELECT
TX_ENG_RD_REQ_SENT => rCplH.OUTPUTSELECT
TX_ENG_RD_REQ_SENT => rCplH.OUTPUTSELECT
TX_ENG_RD_REQ_SENT => rCplH.OUTPUTSELECT
TX_ENG_RD_REQ_SENT => rCplD.OUTPUTSELECT
TX_ENG_RD_REQ_SENT => rCplD.OUTPUTSELECT
TX_ENG_RD_REQ_SENT => rCplD.OUTPUTSELECT
TX_ENG_RD_REQ_SENT => rCplD.OUTPUTSELECT
TX_ENG_RD_REQ_SENT => rCplD.OUTPUTSELECT
TX_ENG_RD_REQ_SENT => rCplD.OUTPUTSELECT
TX_ENG_RD_REQ_SENT => rCplD.OUTPUTSELECT
TX_ENG_RD_REQ_SENT => rCplD.OUTPUTSELECT
TX_ENG_RD_REQ_SENT => rCplD.OUTPUTSELECT
TX_ENG_RD_REQ_SENT => rCplD.OUTPUTSELECT
TX_ENG_RD_REQ_SENT => rCplD.OUTPUTSELECT
TX_ENG_RD_REQ_SENT => rCplD.OUTPUTSELECT
RXBUF_SPACE_AVAIL <= rCreditAvail.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|interrupt:intr
CLK => CLK.IN1
RST => RST.IN1
RX_SG_BUF_RECVD[0] => rVect0.IN1
RX_SG_BUF_RECVD[0] => rVect0.IN1
RX_SG_BUF_RECVD[1] => rVect0.IN1
RX_SG_BUF_RECVD[1] => rVect0.IN1
RX_TXN_DONE[0] => rVect0.IN1
RX_TXN_DONE[0] => rVect0.IN1
RX_TXN_DONE[1] => rVect0.IN1
RX_TXN_DONE[1] => rVect0.IN1
TX_TXN[0] => rVect0.IN1
TX_TXN[0] => rVect0.IN1
TX_TXN[1] => rVect0.IN1
TX_TXN[1] => rVect0.IN1
TX_SG_BUF_RECVD[0] => rVect0.IN1
TX_SG_BUF_RECVD[0] => rVect0.IN1
TX_SG_BUF_RECVD[1] => rVect0.IN1
TX_SG_BUF_RECVD[1] => rVect0.IN1
TX_TXN_DONE[0] => rVect0.IN1
TX_TXN_DONE[0] => rVect0.IN1
TX_TXN_DONE[1] => rVect0.IN1
TX_TXN_DONE[1] => rVect0.IN1
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect0.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => rVect1.OUTPUTSELECT
VECT_0_RST => Selector0.IN2
VECT_0_RST => Selector2.IN1
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => rVect1.OUTPUTSELECT
VECT_1_RST => Selector0.IN3
VECT_1_RST => rState.DATAB
VECT_RST[0] => rVect0.IN1
VECT_RST[0] => rVect1.IN1
VECT_RST[1] => rVect0.IN1
VECT_RST[1] => rVect1.IN1
VECT_RST[2] => rVect0.IN1
VECT_RST[2] => rVect1.IN1
VECT_RST[3] => rVect0.IN1
VECT_RST[3] => rVect1.IN1
VECT_RST[4] => rVect0.IN1
VECT_RST[4] => rVect1.IN1
VECT_RST[5] => rVect0.IN1
VECT_RST[5] => rVect1.IN1
VECT_RST[6] => rVect0.IN1
VECT_RST[6] => rVect1.IN1
VECT_RST[7] => rVect0.IN1
VECT_RST[7] => rVect1.IN1
VECT_RST[8] => rVect0.IN1
VECT_RST[8] => rVect1.IN1
VECT_RST[9] => rVect0.IN1
VECT_RST[9] => rVect1.IN1
VECT_RST[10] => rVect0.IN1
VECT_RST[10] => rVect1.IN1
VECT_RST[11] => rVect0.IN1
VECT_RST[11] => rVect1.IN1
VECT_RST[12] => rVect0.IN1
VECT_RST[12] => rVect1.IN1
VECT_RST[13] => rVect0.IN1
VECT_RST[13] => rVect1.IN1
VECT_RST[14] => rVect0.IN1
VECT_RST[14] => rVect1.IN1
VECT_RST[15] => rVect0.IN1
VECT_RST[15] => rVect1.IN1
VECT_RST[16] => rVect0.IN1
VECT_RST[16] => rVect1.IN1
VECT_RST[17] => rVect0.IN1
VECT_RST[17] => rVect1.IN1
VECT_RST[18] => rVect0.IN1
VECT_RST[18] => rVect1.IN1
VECT_RST[19] => rVect0.IN1
VECT_RST[19] => rVect1.IN1
VECT_RST[20] => rVect0.IN1
VECT_RST[20] => rVect1.IN1
VECT_RST[21] => rVect0.IN1
VECT_RST[21] => rVect1.IN1
VECT_RST[22] => rVect0.IN1
VECT_RST[22] => rVect1.IN1
VECT_RST[23] => rVect0.IN1
VECT_RST[23] => rVect1.IN1
VECT_RST[24] => rVect0.IN1
VECT_RST[24] => rVect1.IN1
VECT_RST[25] => rVect0.IN1
VECT_RST[25] => rVect1.IN1
VECT_RST[26] => rVect0.IN1
VECT_RST[26] => rVect1.IN1
VECT_RST[27] => rVect0.IN1
VECT_RST[27] => rVect1.IN1
VECT_RST[28] => rVect0.IN1
VECT_RST[28] => rVect1.IN1
VECT_RST[29] => rVect0.IN1
VECT_RST[29] => rVect1.IN1
VECT_RST[30] => rVect0.IN1
VECT_RST[30] => rVect1.IN1
VECT_RST[31] => rVect0.IN1
VECT_RST[31] => rVect1.IN1
VECT_0[0] <= rVect0[0].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[1] <= rVect0[1].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[2] <= rVect0[2].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[3] <= rVect0[3].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[4] <= rVect0[4].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[5] <= rVect0[5].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[6] <= rVect0[6].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[7] <= rVect0[7].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[8] <= rVect0[8].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[9] <= rVect0[9].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[10] <= rVect0[10].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[11] <= rVect0[11].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[12] <= rVect0[12].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[13] <= rVect0[13].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[14] <= rVect0[14].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[15] <= rVect0[15].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[16] <= rVect0[16].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[17] <= rVect0[17].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[18] <= rVect0[18].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[19] <= rVect0[19].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[20] <= rVect0[20].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[21] <= rVect0[21].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[22] <= rVect0[22].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[23] <= rVect0[23].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[24] <= rVect0[24].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[25] <= rVect0[25].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[26] <= rVect0[26].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[27] <= rVect0[27].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[28] <= rVect0[28].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[29] <= rVect0[29].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[30] <= rVect0[30].DB_MAX_OUTPUT_PORT_TYPE
VECT_0[31] <= rVect0[31].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[0] <= rVect1[0].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[1] <= rVect1[1].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[2] <= rVect1[2].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[3] <= rVect1[3].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[4] <= rVect1[4].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[5] <= rVect1[5].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[6] <= rVect1[6].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[7] <= rVect1[7].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[8] <= rVect1[8].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[9] <= rVect1[9].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[10] <= rVect1[10].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[11] <= rVect1[11].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[12] <= rVect1[12].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[13] <= rVect1[13].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[14] <= rVect1[14].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[15] <= rVect1[15].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[16] <= rVect1[16].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[17] <= rVect1[17].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[18] <= rVect1[18].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[19] <= rVect1[19].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[20] <= rVect1[20].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[21] <= rVect1[21].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[22] <= rVect1[22].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[23] <= rVect1[23].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[24] <= rVect1[24].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[25] <= rVect1[25].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[26] <= rVect1[26].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[27] <= rVect1[27].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[28] <= rVect1[28].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[29] <= rVect1[29].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[30] <= rVect1[30].DB_MAX_OUTPUT_PORT_TYPE
VECT_1[31] <= rVect1[31].DB_MAX_OUTPUT_PORT_TYPE
INTR_LEGACY_CLR => INTR_LEGACY_CLR.IN1
CONFIG_INTERRUPT_MSIENABLE => CONFIG_INTERRUPT_MSIENABLE.IN1
INTR_MSI_RDY => INTR_MSI_RDY.IN1
INTR_MSI_REQUEST <= interrupt_controller:intrCtlr.INTR_MSI_REQUEST


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|interrupt:intr|interrupt_controller:intrCtlr
CLK => rState~1.DATAIN
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
INTR => rIntrAssert.OUTPUTSELECT
INTR => rStateNext.OUTPUTSELECT
INTR => rStateNext.OUTPUTSELECT
INTR => Selector0.IN4
INTR => Selector2.IN2
INTR_LEGACY_CLR => rStateNext.OUTPUTSELECT
INTR_LEGACY_CLR => rStateNext.OUTPUTSELECT
INTR_LEGACY_CLR => Selector0.IN5
INTR_LEGACY_CLR => Selector1.IN4
INTR_LEGACY_CLR => Selector5.IN2
INTR_DONE <= INTR_DONE.DB_MAX_OUTPUT_PORT_TYPE
CONFIG_INTERRUPT_MSIENABLE => Selector7.IN3
CONFIG_INTERRUPT_MSIENABLE => rIntrAssert.DATAB
CONFIG_INTERRUPT_MSIENABLE => Selector1.IN1
CONFIG_INTERRUPT_MSIENABLE => Selector1.IN2
CONFIG_INTERRUPT_MSIENABLE => Selector5.IN1
CFG_INTERRUPT_ASSERT <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
INTR_MSI_RDY => rStateNext.DATAB
INTR_MSI_RDY => Selector4.IN3
INTR_MSI_RDY => rStateNext.DATAB
INTR_MSI_RDY => Selector7.IN4
INTR_MSI_RDY => rStateNext.DATAB
INTR_MSI_RDY => Selector6.IN1
INTR_MSI_RDY => rStateNext.DATAB
INTR_MSI_RDY => Selector3.IN2
INTR_MSI_REQUEST <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst
CLK => CLK.IN2
RST_IN => RST_IN.IN2
WR_REQ[0] => WR_REQ[0].IN1
WR_REQ[1] => WR_REQ[1].IN1
WR_ADDR[0] => WR_ADDR[0].IN1
WR_ADDR[1] => WR_ADDR[1].IN1
WR_ADDR[2] => WR_ADDR[2].IN1
WR_ADDR[3] => WR_ADDR[3].IN1
WR_ADDR[4] => WR_ADDR[4].IN1
WR_ADDR[5] => WR_ADDR[5].IN1
WR_ADDR[6] => WR_ADDR[6].IN1
WR_ADDR[7] => WR_ADDR[7].IN1
WR_ADDR[8] => WR_ADDR[8].IN1
WR_ADDR[9] => WR_ADDR[9].IN1
WR_ADDR[10] => WR_ADDR[10].IN1
WR_ADDR[11] => WR_ADDR[11].IN1
WR_ADDR[12] => WR_ADDR[12].IN1
WR_ADDR[13] => WR_ADDR[13].IN1
WR_ADDR[14] => WR_ADDR[14].IN1
WR_ADDR[15] => WR_ADDR[15].IN1
WR_ADDR[16] => WR_ADDR[16].IN1
WR_ADDR[17] => WR_ADDR[17].IN1
WR_ADDR[18] => WR_ADDR[18].IN1
WR_ADDR[19] => WR_ADDR[19].IN1
WR_ADDR[20] => WR_ADDR[20].IN1
WR_ADDR[21] => WR_ADDR[21].IN1
WR_ADDR[22] => WR_ADDR[22].IN1
WR_ADDR[23] => WR_ADDR[23].IN1
WR_ADDR[24] => WR_ADDR[24].IN1
WR_ADDR[25] => WR_ADDR[25].IN1
WR_ADDR[26] => WR_ADDR[26].IN1
WR_ADDR[27] => WR_ADDR[27].IN1
WR_ADDR[28] => WR_ADDR[28].IN1
WR_ADDR[29] => WR_ADDR[29].IN1
WR_ADDR[30] => WR_ADDR[30].IN1
WR_ADDR[31] => WR_ADDR[31].IN1
WR_ADDR[32] => WR_ADDR[32].IN1
WR_ADDR[33] => WR_ADDR[33].IN1
WR_ADDR[34] => WR_ADDR[34].IN1
WR_ADDR[35] => WR_ADDR[35].IN1
WR_ADDR[36] => WR_ADDR[36].IN1
WR_ADDR[37] => WR_ADDR[37].IN1
WR_ADDR[38] => WR_ADDR[38].IN1
WR_ADDR[39] => WR_ADDR[39].IN1
WR_ADDR[40] => WR_ADDR[40].IN1
WR_ADDR[41] => WR_ADDR[41].IN1
WR_ADDR[42] => WR_ADDR[42].IN1
WR_ADDR[43] => WR_ADDR[43].IN1
WR_ADDR[44] => WR_ADDR[44].IN1
WR_ADDR[45] => WR_ADDR[45].IN1
WR_ADDR[46] => WR_ADDR[46].IN1
WR_ADDR[47] => WR_ADDR[47].IN1
WR_ADDR[48] => WR_ADDR[48].IN1
WR_ADDR[49] => WR_ADDR[49].IN1
WR_ADDR[50] => WR_ADDR[50].IN1
WR_ADDR[51] => WR_ADDR[51].IN1
WR_ADDR[52] => WR_ADDR[52].IN1
WR_ADDR[53] => WR_ADDR[53].IN1
WR_ADDR[54] => WR_ADDR[54].IN1
WR_ADDR[55] => WR_ADDR[55].IN1
WR_ADDR[56] => WR_ADDR[56].IN1
WR_ADDR[57] => WR_ADDR[57].IN1
WR_ADDR[58] => WR_ADDR[58].IN1
WR_ADDR[59] => WR_ADDR[59].IN1
WR_ADDR[60] => WR_ADDR[60].IN1
WR_ADDR[61] => WR_ADDR[61].IN1
WR_ADDR[62] => WR_ADDR[62].IN1
WR_ADDR[63] => WR_ADDR[63].IN1
WR_ADDR[64] => WR_ADDR[64].IN1
WR_ADDR[65] => WR_ADDR[65].IN1
WR_ADDR[66] => WR_ADDR[66].IN1
WR_ADDR[67] => WR_ADDR[67].IN1
WR_ADDR[68] => WR_ADDR[68].IN1
WR_ADDR[69] => WR_ADDR[69].IN1
WR_ADDR[70] => WR_ADDR[70].IN1
WR_ADDR[71] => WR_ADDR[71].IN1
WR_ADDR[72] => WR_ADDR[72].IN1
WR_ADDR[73] => WR_ADDR[73].IN1
WR_ADDR[74] => WR_ADDR[74].IN1
WR_ADDR[75] => WR_ADDR[75].IN1
WR_ADDR[76] => WR_ADDR[76].IN1
WR_ADDR[77] => WR_ADDR[77].IN1
WR_ADDR[78] => WR_ADDR[78].IN1
WR_ADDR[79] => WR_ADDR[79].IN1
WR_ADDR[80] => WR_ADDR[80].IN1
WR_ADDR[81] => WR_ADDR[81].IN1
WR_ADDR[82] => WR_ADDR[82].IN1
WR_ADDR[83] => WR_ADDR[83].IN1
WR_ADDR[84] => WR_ADDR[84].IN1
WR_ADDR[85] => WR_ADDR[85].IN1
WR_ADDR[86] => WR_ADDR[86].IN1
WR_ADDR[87] => WR_ADDR[87].IN1
WR_ADDR[88] => WR_ADDR[88].IN1
WR_ADDR[89] => WR_ADDR[89].IN1
WR_ADDR[90] => WR_ADDR[90].IN1
WR_ADDR[91] => WR_ADDR[91].IN1
WR_ADDR[92] => WR_ADDR[92].IN1
WR_ADDR[93] => WR_ADDR[93].IN1
WR_ADDR[94] => WR_ADDR[94].IN1
WR_ADDR[95] => WR_ADDR[95].IN1
WR_ADDR[96] => WR_ADDR[96].IN1
WR_ADDR[97] => WR_ADDR[97].IN1
WR_ADDR[98] => WR_ADDR[98].IN1
WR_ADDR[99] => WR_ADDR[99].IN1
WR_ADDR[100] => WR_ADDR[100].IN1
WR_ADDR[101] => WR_ADDR[101].IN1
WR_ADDR[102] => WR_ADDR[102].IN1
WR_ADDR[103] => WR_ADDR[103].IN1
WR_ADDR[104] => WR_ADDR[104].IN1
WR_ADDR[105] => WR_ADDR[105].IN1
WR_ADDR[106] => WR_ADDR[106].IN1
WR_ADDR[107] => WR_ADDR[107].IN1
WR_ADDR[108] => WR_ADDR[108].IN1
WR_ADDR[109] => WR_ADDR[109].IN1
WR_ADDR[110] => WR_ADDR[110].IN1
WR_ADDR[111] => WR_ADDR[111].IN1
WR_ADDR[112] => WR_ADDR[112].IN1
WR_ADDR[113] => WR_ADDR[113].IN1
WR_ADDR[114] => WR_ADDR[114].IN1
WR_ADDR[115] => WR_ADDR[115].IN1
WR_ADDR[116] => WR_ADDR[116].IN1
WR_ADDR[117] => WR_ADDR[117].IN1
WR_ADDR[118] => WR_ADDR[118].IN1
WR_ADDR[119] => WR_ADDR[119].IN1
WR_ADDR[120] => WR_ADDR[120].IN1
WR_ADDR[121] => WR_ADDR[121].IN1
WR_ADDR[122] => WR_ADDR[122].IN1
WR_ADDR[123] => WR_ADDR[123].IN1
WR_ADDR[124] => WR_ADDR[124].IN1
WR_ADDR[125] => WR_ADDR[125].IN1
WR_ADDR[126] => WR_ADDR[126].IN1
WR_ADDR[127] => WR_ADDR[127].IN1
WR_LEN[0] => WR_LEN[0].IN1
WR_LEN[1] => WR_LEN[1].IN1
WR_LEN[2] => WR_LEN[2].IN1
WR_LEN[3] => WR_LEN[3].IN1
WR_LEN[4] => WR_LEN[4].IN1
WR_LEN[5] => WR_LEN[5].IN1
WR_LEN[6] => WR_LEN[6].IN1
WR_LEN[7] => WR_LEN[7].IN1
WR_LEN[8] => WR_LEN[8].IN1
WR_LEN[9] => WR_LEN[9].IN1
WR_LEN[10] => WR_LEN[10].IN1
WR_LEN[11] => WR_LEN[11].IN1
WR_LEN[12] => WR_LEN[12].IN1
WR_LEN[13] => WR_LEN[13].IN1
WR_LEN[14] => WR_LEN[14].IN1
WR_LEN[15] => WR_LEN[15].IN1
WR_LEN[16] => WR_LEN[16].IN1
WR_LEN[17] => WR_LEN[17].IN1
WR_LEN[18] => WR_LEN[18].IN1
WR_LEN[19] => WR_LEN[19].IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_DATA[65] => WR_DATA[65].IN1
WR_DATA[66] => WR_DATA[66].IN1
WR_DATA[67] => WR_DATA[67].IN1
WR_DATA[68] => WR_DATA[68].IN1
WR_DATA[69] => WR_DATA[69].IN1
WR_DATA[70] => WR_DATA[70].IN1
WR_DATA[71] => WR_DATA[71].IN1
WR_DATA[72] => WR_DATA[72].IN1
WR_DATA[73] => WR_DATA[73].IN1
WR_DATA[74] => WR_DATA[74].IN1
WR_DATA[75] => WR_DATA[75].IN1
WR_DATA[76] => WR_DATA[76].IN1
WR_DATA[77] => WR_DATA[77].IN1
WR_DATA[78] => WR_DATA[78].IN1
WR_DATA[79] => WR_DATA[79].IN1
WR_DATA[80] => WR_DATA[80].IN1
WR_DATA[81] => WR_DATA[81].IN1
WR_DATA[82] => WR_DATA[82].IN1
WR_DATA[83] => WR_DATA[83].IN1
WR_DATA[84] => WR_DATA[84].IN1
WR_DATA[85] => WR_DATA[85].IN1
WR_DATA[86] => WR_DATA[86].IN1
WR_DATA[87] => WR_DATA[87].IN1
WR_DATA[88] => WR_DATA[88].IN1
WR_DATA[89] => WR_DATA[89].IN1
WR_DATA[90] => WR_DATA[90].IN1
WR_DATA[91] => WR_DATA[91].IN1
WR_DATA[92] => WR_DATA[92].IN1
WR_DATA[93] => WR_DATA[93].IN1
WR_DATA[94] => WR_DATA[94].IN1
WR_DATA[95] => WR_DATA[95].IN1
WR_DATA[96] => WR_DATA[96].IN1
WR_DATA[97] => WR_DATA[97].IN1
WR_DATA[98] => WR_DATA[98].IN1
WR_DATA[99] => WR_DATA[99].IN1
WR_DATA[100] => WR_DATA[100].IN1
WR_DATA[101] => WR_DATA[101].IN1
WR_DATA[102] => WR_DATA[102].IN1
WR_DATA[103] => WR_DATA[103].IN1
WR_DATA[104] => WR_DATA[104].IN1
WR_DATA[105] => WR_DATA[105].IN1
WR_DATA[106] => WR_DATA[106].IN1
WR_DATA[107] => WR_DATA[107].IN1
WR_DATA[108] => WR_DATA[108].IN1
WR_DATA[109] => WR_DATA[109].IN1
WR_DATA[110] => WR_DATA[110].IN1
WR_DATA[111] => WR_DATA[111].IN1
WR_DATA[112] => WR_DATA[112].IN1
WR_DATA[113] => WR_DATA[113].IN1
WR_DATA[114] => WR_DATA[114].IN1
WR_DATA[115] => WR_DATA[115].IN1
WR_DATA[116] => WR_DATA[116].IN1
WR_DATA[117] => WR_DATA[117].IN1
WR_DATA[118] => WR_DATA[118].IN1
WR_DATA[119] => WR_DATA[119].IN1
WR_DATA[120] => WR_DATA[120].IN1
WR_DATA[121] => WR_DATA[121].IN1
WR_DATA[122] => WR_DATA[122].IN1
WR_DATA[123] => WR_DATA[123].IN1
WR_DATA[124] => WR_DATA[124].IN1
WR_DATA[125] => WR_DATA[125].IN1
WR_DATA[126] => WR_DATA[126].IN1
WR_DATA[127] => WR_DATA[127].IN1
WR_DATA_REN[0] <= tx_multiplexer_64:tx_mux.WR_DATA_REN
WR_DATA_REN[1] <= tx_multiplexer_64:tx_mux.WR_DATA_REN
WR_ACK[0] <= tx_multiplexer_64:tx_mux.WR_ACK
WR_ACK[1] <= tx_multiplexer_64:tx_mux.WR_ACK
WR_SENT[0] <= rAckRdData[0].DB_MAX_OUTPUT_PORT_TYPE
WR_SENT[1] <= rAckRdData[1].DB_MAX_OUTPUT_PORT_TYPE
RD_REQ[0] => RD_REQ[0].IN1
RD_REQ[1] => RD_REQ[1].IN1
RD_SG_CHNL[0] => RD_SG_CHNL[0].IN1
RD_SG_CHNL[1] => RD_SG_CHNL[1].IN1
RD_SG_CHNL[2] => RD_SG_CHNL[2].IN1
RD_SG_CHNL[3] => RD_SG_CHNL[3].IN1
RD_ADDR[0] => RD_ADDR[0].IN1
RD_ADDR[1] => RD_ADDR[1].IN1
RD_ADDR[2] => RD_ADDR[2].IN1
RD_ADDR[3] => RD_ADDR[3].IN1
RD_ADDR[4] => RD_ADDR[4].IN1
RD_ADDR[5] => RD_ADDR[5].IN1
RD_ADDR[6] => RD_ADDR[6].IN1
RD_ADDR[7] => RD_ADDR[7].IN1
RD_ADDR[8] => RD_ADDR[8].IN1
RD_ADDR[9] => RD_ADDR[9].IN1
RD_ADDR[10] => RD_ADDR[10].IN1
RD_ADDR[11] => RD_ADDR[11].IN1
RD_ADDR[12] => RD_ADDR[12].IN1
RD_ADDR[13] => RD_ADDR[13].IN1
RD_ADDR[14] => RD_ADDR[14].IN1
RD_ADDR[15] => RD_ADDR[15].IN1
RD_ADDR[16] => RD_ADDR[16].IN1
RD_ADDR[17] => RD_ADDR[17].IN1
RD_ADDR[18] => RD_ADDR[18].IN1
RD_ADDR[19] => RD_ADDR[19].IN1
RD_ADDR[20] => RD_ADDR[20].IN1
RD_ADDR[21] => RD_ADDR[21].IN1
RD_ADDR[22] => RD_ADDR[22].IN1
RD_ADDR[23] => RD_ADDR[23].IN1
RD_ADDR[24] => RD_ADDR[24].IN1
RD_ADDR[25] => RD_ADDR[25].IN1
RD_ADDR[26] => RD_ADDR[26].IN1
RD_ADDR[27] => RD_ADDR[27].IN1
RD_ADDR[28] => RD_ADDR[28].IN1
RD_ADDR[29] => RD_ADDR[29].IN1
RD_ADDR[30] => RD_ADDR[30].IN1
RD_ADDR[31] => RD_ADDR[31].IN1
RD_ADDR[32] => RD_ADDR[32].IN1
RD_ADDR[33] => RD_ADDR[33].IN1
RD_ADDR[34] => RD_ADDR[34].IN1
RD_ADDR[35] => RD_ADDR[35].IN1
RD_ADDR[36] => RD_ADDR[36].IN1
RD_ADDR[37] => RD_ADDR[37].IN1
RD_ADDR[38] => RD_ADDR[38].IN1
RD_ADDR[39] => RD_ADDR[39].IN1
RD_ADDR[40] => RD_ADDR[40].IN1
RD_ADDR[41] => RD_ADDR[41].IN1
RD_ADDR[42] => RD_ADDR[42].IN1
RD_ADDR[43] => RD_ADDR[43].IN1
RD_ADDR[44] => RD_ADDR[44].IN1
RD_ADDR[45] => RD_ADDR[45].IN1
RD_ADDR[46] => RD_ADDR[46].IN1
RD_ADDR[47] => RD_ADDR[47].IN1
RD_ADDR[48] => RD_ADDR[48].IN1
RD_ADDR[49] => RD_ADDR[49].IN1
RD_ADDR[50] => RD_ADDR[50].IN1
RD_ADDR[51] => RD_ADDR[51].IN1
RD_ADDR[52] => RD_ADDR[52].IN1
RD_ADDR[53] => RD_ADDR[53].IN1
RD_ADDR[54] => RD_ADDR[54].IN1
RD_ADDR[55] => RD_ADDR[55].IN1
RD_ADDR[56] => RD_ADDR[56].IN1
RD_ADDR[57] => RD_ADDR[57].IN1
RD_ADDR[58] => RD_ADDR[58].IN1
RD_ADDR[59] => RD_ADDR[59].IN1
RD_ADDR[60] => RD_ADDR[60].IN1
RD_ADDR[61] => RD_ADDR[61].IN1
RD_ADDR[62] => RD_ADDR[62].IN1
RD_ADDR[63] => RD_ADDR[63].IN1
RD_ADDR[64] => RD_ADDR[64].IN1
RD_ADDR[65] => RD_ADDR[65].IN1
RD_ADDR[66] => RD_ADDR[66].IN1
RD_ADDR[67] => RD_ADDR[67].IN1
RD_ADDR[68] => RD_ADDR[68].IN1
RD_ADDR[69] => RD_ADDR[69].IN1
RD_ADDR[70] => RD_ADDR[70].IN1
RD_ADDR[71] => RD_ADDR[71].IN1
RD_ADDR[72] => RD_ADDR[72].IN1
RD_ADDR[73] => RD_ADDR[73].IN1
RD_ADDR[74] => RD_ADDR[74].IN1
RD_ADDR[75] => RD_ADDR[75].IN1
RD_ADDR[76] => RD_ADDR[76].IN1
RD_ADDR[77] => RD_ADDR[77].IN1
RD_ADDR[78] => RD_ADDR[78].IN1
RD_ADDR[79] => RD_ADDR[79].IN1
RD_ADDR[80] => RD_ADDR[80].IN1
RD_ADDR[81] => RD_ADDR[81].IN1
RD_ADDR[82] => RD_ADDR[82].IN1
RD_ADDR[83] => RD_ADDR[83].IN1
RD_ADDR[84] => RD_ADDR[84].IN1
RD_ADDR[85] => RD_ADDR[85].IN1
RD_ADDR[86] => RD_ADDR[86].IN1
RD_ADDR[87] => RD_ADDR[87].IN1
RD_ADDR[88] => RD_ADDR[88].IN1
RD_ADDR[89] => RD_ADDR[89].IN1
RD_ADDR[90] => RD_ADDR[90].IN1
RD_ADDR[91] => RD_ADDR[91].IN1
RD_ADDR[92] => RD_ADDR[92].IN1
RD_ADDR[93] => RD_ADDR[93].IN1
RD_ADDR[94] => RD_ADDR[94].IN1
RD_ADDR[95] => RD_ADDR[95].IN1
RD_ADDR[96] => RD_ADDR[96].IN1
RD_ADDR[97] => RD_ADDR[97].IN1
RD_ADDR[98] => RD_ADDR[98].IN1
RD_ADDR[99] => RD_ADDR[99].IN1
RD_ADDR[100] => RD_ADDR[100].IN1
RD_ADDR[101] => RD_ADDR[101].IN1
RD_ADDR[102] => RD_ADDR[102].IN1
RD_ADDR[103] => RD_ADDR[103].IN1
RD_ADDR[104] => RD_ADDR[104].IN1
RD_ADDR[105] => RD_ADDR[105].IN1
RD_ADDR[106] => RD_ADDR[106].IN1
RD_ADDR[107] => RD_ADDR[107].IN1
RD_ADDR[108] => RD_ADDR[108].IN1
RD_ADDR[109] => RD_ADDR[109].IN1
RD_ADDR[110] => RD_ADDR[110].IN1
RD_ADDR[111] => RD_ADDR[111].IN1
RD_ADDR[112] => RD_ADDR[112].IN1
RD_ADDR[113] => RD_ADDR[113].IN1
RD_ADDR[114] => RD_ADDR[114].IN1
RD_ADDR[115] => RD_ADDR[115].IN1
RD_ADDR[116] => RD_ADDR[116].IN1
RD_ADDR[117] => RD_ADDR[117].IN1
RD_ADDR[118] => RD_ADDR[118].IN1
RD_ADDR[119] => RD_ADDR[119].IN1
RD_ADDR[120] => RD_ADDR[120].IN1
RD_ADDR[121] => RD_ADDR[121].IN1
RD_ADDR[122] => RD_ADDR[122].IN1
RD_ADDR[123] => RD_ADDR[123].IN1
RD_ADDR[124] => RD_ADDR[124].IN1
RD_ADDR[125] => RD_ADDR[125].IN1
RD_ADDR[126] => RD_ADDR[126].IN1
RD_ADDR[127] => RD_ADDR[127].IN1
RD_LEN[0] => RD_LEN[0].IN1
RD_LEN[1] => RD_LEN[1].IN1
RD_LEN[2] => RD_LEN[2].IN1
RD_LEN[3] => RD_LEN[3].IN1
RD_LEN[4] => RD_LEN[4].IN1
RD_LEN[5] => RD_LEN[5].IN1
RD_LEN[6] => RD_LEN[6].IN1
RD_LEN[7] => RD_LEN[7].IN1
RD_LEN[8] => RD_LEN[8].IN1
RD_LEN[9] => RD_LEN[9].IN1
RD_LEN[10] => RD_LEN[10].IN1
RD_LEN[11] => RD_LEN[11].IN1
RD_LEN[12] => RD_LEN[12].IN1
RD_LEN[13] => RD_LEN[13].IN1
RD_LEN[14] => RD_LEN[14].IN1
RD_LEN[15] => RD_LEN[15].IN1
RD_LEN[16] => RD_LEN[16].IN1
RD_LEN[17] => RD_LEN[17].IN1
RD_LEN[18] => RD_LEN[18].IN1
RD_LEN[19] => RD_LEN[19].IN1
RD_ACK[0] <= tx_multiplexer_64:tx_mux.RD_ACK
RD_ACK[1] <= tx_multiplexer_64:tx_mux.RD_ACK
INT_TAG[0] <= tx_multiplexer_64:tx_mux.INT_TAG
INT_TAG[1] <= tx_multiplexer_64:tx_mux.INT_TAG
INT_TAG[2] <= tx_multiplexer_64:tx_mux.INT_TAG
INT_TAG[3] <= tx_multiplexer_64:tx_mux.INT_TAG
INT_TAG[4] <= tx_multiplexer_64:tx_mux.INT_TAG
INT_TAG[5] <= tx_multiplexer_64:tx_mux.INT_TAG
INT_TAG_VALID <= tx_multiplexer_64:tx_mux.INT_TAG_VALID
EXT_TAG[0] => EXT_TAG[0].IN1
EXT_TAG[1] => EXT_TAG[1].IN1
EXT_TAG[2] => EXT_TAG[2].IN1
EXT_TAG[3] => EXT_TAG[3].IN1
EXT_TAG[4] => EXT_TAG[4].IN1
EXT_TAG_VALID => EXT_TAG_VALID.IN1
TX_ENG_RD_REQ_SENT <= tx_multiplexer_64:tx_mux.TX_ENG_RD_REQ_SENT
RXBUF_SPACE_AVAIL => RXBUF_SPACE_AVAIL.IN1
TXR_DATA_VALID <= tx_multiplexer_64:tx_mux.TXR_DATA_VALID
TXR_DATA[0] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[1] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[2] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[3] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[4] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[5] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[6] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[7] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[8] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[9] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[10] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[11] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[12] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[13] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[14] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[15] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[16] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[17] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[18] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[19] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[20] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[21] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[22] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[23] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[24] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[25] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[26] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[27] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[28] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[29] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[30] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[31] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[32] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[33] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[34] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[35] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[36] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[37] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[38] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[39] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[40] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[41] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[42] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[43] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[44] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[45] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[46] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[47] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[48] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[49] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[50] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[51] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[52] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[53] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[54] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[55] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[56] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[57] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[58] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[59] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[60] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[61] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[62] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA[63] <= tx_multiplexer_64:tx_mux.TXR_DATA
TXR_DATA_START_FLAG <= tx_multiplexer_64:tx_mux.TXR_DATA_START_FLAG
TXR_DATA_START_OFFSET[0] <= tx_multiplexer_64:tx_mux.TXR_DATA_START_OFFSET
TXR_DATA_END_FLAG <= tx_multiplexer_64:tx_mux.TXR_DATA_END_FLAG
TXR_DATA_END_OFFSET[0] <= tx_multiplexer_64:tx_mux.TXR_DATA_END_OFFSET
TXR_DATA_READY => TXR_DATA_READY.IN1
TXR_META_VALID <= tx_multiplexer_64:tx_mux.TXR_META_VALID
TXR_META_FDWBE[0] <= tx_multiplexer_64:tx_mux.TXR_META_FDWBE
TXR_META_FDWBE[1] <= tx_multiplexer_64:tx_mux.TXR_META_FDWBE
TXR_META_FDWBE[2] <= tx_multiplexer_64:tx_mux.TXR_META_FDWBE
TXR_META_FDWBE[3] <= tx_multiplexer_64:tx_mux.TXR_META_FDWBE
TXR_META_LDWBE[0] <= tx_multiplexer_64:tx_mux.TXR_META_LDWBE
TXR_META_LDWBE[1] <= tx_multiplexer_64:tx_mux.TXR_META_LDWBE
TXR_META_LDWBE[2] <= tx_multiplexer_64:tx_mux.TXR_META_LDWBE
TXR_META_LDWBE[3] <= tx_multiplexer_64:tx_mux.TXR_META_LDWBE
TXR_META_ADDR[0] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[1] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[2] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[3] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[4] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[5] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[6] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[7] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[8] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[9] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[10] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[11] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[12] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[13] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[14] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[15] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[16] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[17] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[18] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[19] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[20] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[21] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[22] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[23] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[24] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[25] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[26] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[27] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[28] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[29] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[30] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[31] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[32] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[33] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[34] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[35] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[36] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[37] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[38] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[39] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[40] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[41] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[42] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[43] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[44] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[45] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[46] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[47] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[48] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[49] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[50] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[51] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[52] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[53] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[54] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[55] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[56] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[57] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[58] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[59] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[60] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[61] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[62] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_ADDR[63] <= tx_multiplexer_64:tx_mux.TXR_META_ADDR
TXR_META_LENGTH[0] <= tx_multiplexer_64:tx_mux.TXR_META_LENGTH
TXR_META_LENGTH[1] <= tx_multiplexer_64:tx_mux.TXR_META_LENGTH
TXR_META_LENGTH[2] <= tx_multiplexer_64:tx_mux.TXR_META_LENGTH
TXR_META_LENGTH[3] <= tx_multiplexer_64:tx_mux.TXR_META_LENGTH
TXR_META_LENGTH[4] <= tx_multiplexer_64:tx_mux.TXR_META_LENGTH
TXR_META_LENGTH[5] <= tx_multiplexer_64:tx_mux.TXR_META_LENGTH
TXR_META_LENGTH[6] <= tx_multiplexer_64:tx_mux.TXR_META_LENGTH
TXR_META_LENGTH[7] <= tx_multiplexer_64:tx_mux.TXR_META_LENGTH
TXR_META_LENGTH[8] <= tx_multiplexer_64:tx_mux.TXR_META_LENGTH
TXR_META_LENGTH[9] <= tx_multiplexer_64:tx_mux.TXR_META_LENGTH
TXR_META_TAG[0] <= tx_multiplexer_64:tx_mux.TXR_META_TAG
TXR_META_TAG[1] <= tx_multiplexer_64:tx_mux.TXR_META_TAG
TXR_META_TAG[2] <= tx_multiplexer_64:tx_mux.TXR_META_TAG
TXR_META_TAG[3] <= tx_multiplexer_64:tx_mux.TXR_META_TAG
TXR_META_TAG[4] <= tx_multiplexer_64:tx_mux.TXR_META_TAG
TXR_META_TAG[5] <= tx_multiplexer_64:tx_mux.TXR_META_TAG
TXR_META_TAG[6] <= tx_multiplexer_64:tx_mux.TXR_META_TAG
TXR_META_TAG[7] <= tx_multiplexer_64:tx_mux.TXR_META_TAG
TXR_META_TC[0] <= tx_multiplexer_64:tx_mux.TXR_META_TC
TXR_META_TC[1] <= tx_multiplexer_64:tx_mux.TXR_META_TC
TXR_META_TC[2] <= tx_multiplexer_64:tx_mux.TXR_META_TC
TXR_META_ATTR[0] <= tx_multiplexer_64:tx_mux.TXR_META_ATTR
TXR_META_ATTR[1] <= tx_multiplexer_64:tx_mux.TXR_META_ATTR
TXR_META_ATTR[2] <= tx_multiplexer_64:tx_mux.TXR_META_ATTR
TXR_META_TYPE[0] <= tx_multiplexer_64:tx_mux.TXR_META_TYPE
TXR_META_TYPE[1] <= tx_multiplexer_64:tx_mux.TXR_META_TYPE
TXR_META_TYPE[2] <= tx_multiplexer_64:tx_mux.TXR_META_TYPE
TXR_META_EP <= tx_multiplexer_64:tx_mux.TXR_META_EP
TXR_META_READY => TXR_META_READY.IN1
TXR_SENT => rAckRdEn.DATAIN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo
CLK => CLK.IN2
RST => RST.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_VALID => wWrEn.IN1
WR_READY <= rFull.DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] <= scsdpram:mem.RD1_DATA
RD_DATA[1] <= scsdpram:mem.RD1_DATA
RD_READY => wRdEnExternal.IN1
RD_READY => wRdRdy.IN1
RD_VALID <= rValid.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|scsdpram:mem
CLK => rMemory.we_a.CLK
CLK => rMemory.waddr_a[4].CLK
CLK => rMemory.waddr_a[3].CLK
CLK => rMemory.waddr_a[2].CLK
CLK => rMemory.waddr_a[1].CLK
CLK => rMemory.waddr_a[0].CLK
CLK => rMemory.data_a[1].CLK
CLK => rMemory.data_a[0].CLK
CLK => rDataOut[0].CLK
CLK => rDataOut[1].CLK
CLK => rMemory.CLK0
RD1_EN => rDataOut[0].ENA
RD1_EN => rDataOut[1].ENA
RD1_ADDR[0] => rMemory.RADDR
RD1_ADDR[1] => rMemory.RADDR1
RD1_ADDR[2] => rMemory.RADDR2
RD1_ADDR[3] => rMemory.RADDR3
RD1_ADDR[4] => rMemory.RADDR4
RD1_DATA[0] <= rDataOut[0].DB_MAX_OUTPUT_PORT_TYPE
RD1_DATA[1] <= rDataOut[1].DB_MAX_OUTPUT_PORT_TYPE
WR1_EN => rMemory.we_a.DATAIN
WR1_EN => rMemory.WE
WR1_ADDR[0] => rMemory.waddr_a[0].DATAIN
WR1_ADDR[0] => rMemory.WADDR
WR1_ADDR[1] => rMemory.waddr_a[1].DATAIN
WR1_ADDR[1] => rMemory.WADDR1
WR1_ADDR[2] => rMemory.waddr_a[2].DATAIN
WR1_ADDR[2] => rMemory.WADDR2
WR1_ADDR[3] => rMemory.waddr_a[3].DATAIN
WR1_ADDR[3] => rMemory.WADDR3
WR1_ADDR[4] => rMemory.waddr_a[4].DATAIN
WR1_ADDR[4] => rMemory.WADDR4
WR1_DATA[0] => rMemory.data_a[0].DATAIN
WR1_DATA[0] => rMemory.DATAIN
WR1_DATA[1] => rMemory.data_a[1].DATAIN
WR1_DATA[1] => rMemory.DATAIN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|shiftreg:shiftreg_wr_delay_inst
CLK => ~NO_FANOUT~
RST_IN => ~NO_FANOUT~
WR_DATA[0] => RD_DATA[0].DATAIN
RD_DATA[0] <= WR_DATA[0].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux
CLK => CLK.IN2
RST_IN => RST_IN.IN2
WR_REQ[0] => WR_REQ[0].IN1
WR_REQ[1] => WR_REQ[1].IN1
WR_ADDR[0] => ~NO_FANOUT~
WR_ADDR[1] => ~NO_FANOUT~
WR_ADDR[2] => Mux74.IN70
WR_ADDR[3] => Mux75.IN70
WR_ADDR[4] => Mux76.IN70
WR_ADDR[5] => Mux77.IN70
WR_ADDR[6] => Mux78.IN70
WR_ADDR[7] => Mux79.IN70
WR_ADDR[8] => Mux80.IN70
WR_ADDR[9] => Mux81.IN70
WR_ADDR[10] => Mux82.IN70
WR_ADDR[11] => Mux83.IN70
WR_ADDR[12] => Mux84.IN70
WR_ADDR[13] => Mux85.IN70
WR_ADDR[14] => Mux86.IN70
WR_ADDR[15] => Mux87.IN70
WR_ADDR[16] => Mux88.IN70
WR_ADDR[17] => Mux89.IN70
WR_ADDR[18] => Mux90.IN70
WR_ADDR[19] => Mux91.IN70
WR_ADDR[20] => Mux92.IN70
WR_ADDR[21] => Mux93.IN70
WR_ADDR[22] => Mux94.IN70
WR_ADDR[23] => Mux95.IN70
WR_ADDR[24] => Mux96.IN70
WR_ADDR[25] => Mux97.IN70
WR_ADDR[26] => Mux98.IN70
WR_ADDR[27] => Mux99.IN70
WR_ADDR[28] => Mux100.IN70
WR_ADDR[29] => Mux101.IN70
WR_ADDR[30] => Mux102.IN70
WR_ADDR[31] => Mux103.IN70
WR_ADDR[32] => Mux104.IN70
WR_ADDR[33] => Mux105.IN70
WR_ADDR[34] => Mux106.IN70
WR_ADDR[35] => Mux107.IN70
WR_ADDR[36] => Mux108.IN70
WR_ADDR[37] => Mux109.IN70
WR_ADDR[38] => Mux110.IN70
WR_ADDR[39] => Mux111.IN70
WR_ADDR[40] => Mux112.IN70
WR_ADDR[41] => Mux113.IN70
WR_ADDR[42] => Mux114.IN70
WR_ADDR[43] => Mux115.IN70
WR_ADDR[44] => Mux116.IN70
WR_ADDR[45] => Mux117.IN70
WR_ADDR[46] => Mux118.IN70
WR_ADDR[47] => Mux119.IN70
WR_ADDR[48] => Mux120.IN70
WR_ADDR[49] => Mux121.IN70
WR_ADDR[50] => Mux122.IN70
WR_ADDR[51] => Mux123.IN70
WR_ADDR[52] => Mux124.IN70
WR_ADDR[53] => Mux125.IN70
WR_ADDR[54] => Mux126.IN70
WR_ADDR[55] => Mux127.IN70
WR_ADDR[56] => Mux128.IN70
WR_ADDR[57] => Mux129.IN70
WR_ADDR[58] => Mux130.IN70
WR_ADDR[59] => Mux131.IN70
WR_ADDR[60] => Mux132.IN70
WR_ADDR[61] => Mux133.IN70
WR_ADDR[62] => Mux134.IN70
WR_ADDR[63] => Mux135.IN70
WR_ADDR[64] => ~NO_FANOUT~
WR_ADDR[65] => ~NO_FANOUT~
WR_ADDR[66] => Mux74.IN6
WR_ADDR[67] => Mux75.IN6
WR_ADDR[68] => Mux76.IN6
WR_ADDR[69] => Mux77.IN6
WR_ADDR[70] => Mux78.IN6
WR_ADDR[71] => Mux79.IN6
WR_ADDR[72] => Mux80.IN6
WR_ADDR[73] => Mux81.IN6
WR_ADDR[74] => Mux82.IN6
WR_ADDR[75] => Mux83.IN6
WR_ADDR[76] => Mux84.IN6
WR_ADDR[77] => Mux85.IN6
WR_ADDR[78] => Mux86.IN6
WR_ADDR[79] => Mux87.IN6
WR_ADDR[80] => Mux88.IN6
WR_ADDR[81] => Mux89.IN6
WR_ADDR[82] => Mux90.IN6
WR_ADDR[83] => Mux91.IN6
WR_ADDR[84] => Mux92.IN6
WR_ADDR[85] => Mux93.IN6
WR_ADDR[86] => Mux94.IN6
WR_ADDR[87] => Mux95.IN6
WR_ADDR[88] => Mux96.IN6
WR_ADDR[89] => Mux97.IN6
WR_ADDR[90] => Mux98.IN6
WR_ADDR[91] => Mux99.IN6
WR_ADDR[92] => Mux100.IN6
WR_ADDR[93] => Mux101.IN6
WR_ADDR[94] => Mux102.IN6
WR_ADDR[95] => Mux103.IN6
WR_ADDR[96] => Mux104.IN6
WR_ADDR[97] => Mux105.IN6
WR_ADDR[98] => Mux106.IN6
WR_ADDR[99] => Mux107.IN6
WR_ADDR[100] => Mux108.IN6
WR_ADDR[101] => Mux109.IN6
WR_ADDR[102] => Mux110.IN6
WR_ADDR[103] => Mux111.IN6
WR_ADDR[104] => Mux112.IN6
WR_ADDR[105] => Mux113.IN6
WR_ADDR[106] => Mux114.IN6
WR_ADDR[107] => Mux115.IN6
WR_ADDR[108] => Mux116.IN6
WR_ADDR[109] => Mux117.IN6
WR_ADDR[110] => Mux118.IN6
WR_ADDR[111] => Mux119.IN6
WR_ADDR[112] => Mux120.IN6
WR_ADDR[113] => Mux121.IN6
WR_ADDR[114] => Mux122.IN6
WR_ADDR[115] => Mux123.IN6
WR_ADDR[116] => Mux124.IN6
WR_ADDR[117] => Mux125.IN6
WR_ADDR[118] => Mux126.IN6
WR_ADDR[119] => Mux127.IN6
WR_ADDR[120] => Mux128.IN6
WR_ADDR[121] => Mux129.IN6
WR_ADDR[122] => Mux130.IN6
WR_ADDR[123] => Mux131.IN6
WR_ADDR[124] => Mux132.IN6
WR_ADDR[125] => Mux133.IN6
WR_ADDR[126] => Mux134.IN6
WR_ADDR[127] => Mux135.IN6
WR_LEN[0] => Mux136.IN33
WR_LEN[1] => Mux137.IN33
WR_LEN[2] => Mux136.IN31
WR_LEN[2] => Mux138.IN33
WR_LEN[3] => Mux137.IN31
WR_LEN[3] => Mux139.IN33
WR_LEN[4] => Mux136.IN29
WR_LEN[4] => Mux138.IN31
WR_LEN[4] => Mux140.IN33
WR_LEN[5] => Mux137.IN29
WR_LEN[5] => Mux139.IN31
WR_LEN[5] => Mux141.IN33
WR_LEN[6] => Mux136.IN27
WR_LEN[6] => Mux138.IN29
WR_LEN[6] => Mux140.IN31
WR_LEN[6] => Mux142.IN33
WR_LEN[7] => Mux137.IN27
WR_LEN[7] => Mux139.IN29
WR_LEN[7] => Mux141.IN31
WR_LEN[7] => Mux143.IN33
WR_LEN[8] => Mux136.IN25
WR_LEN[8] => Mux138.IN27
WR_LEN[8] => Mux140.IN29
WR_LEN[8] => Mux142.IN31
WR_LEN[8] => Mux144.IN33
WR_LEN[9] => Mux137.IN25
WR_LEN[9] => Mux139.IN27
WR_LEN[9] => Mux141.IN29
WR_LEN[9] => Mux143.IN31
WR_LEN[9] => Mux145.IN33
WR_LEN[10] => Mux136.IN23
WR_LEN[10] => Mux138.IN25
WR_LEN[10] => Mux140.IN27
WR_LEN[10] => Mux142.IN29
WR_LEN[10] => Mux144.IN31
WR_LEN[11] => Mux137.IN23
WR_LEN[11] => Mux139.IN25
WR_LEN[11] => Mux141.IN27
WR_LEN[11] => Mux143.IN29
WR_LEN[11] => Mux145.IN31
WR_LEN[12] => Mux136.IN21
WR_LEN[12] => Mux138.IN23
WR_LEN[12] => Mux140.IN25
WR_LEN[12] => Mux142.IN27
WR_LEN[12] => Mux144.IN29
WR_LEN[13] => Mux137.IN21
WR_LEN[13] => Mux139.IN23
WR_LEN[13] => Mux141.IN25
WR_LEN[13] => Mux143.IN27
WR_LEN[13] => Mux145.IN29
WR_LEN[14] => Mux136.IN19
WR_LEN[14] => Mux138.IN21
WR_LEN[14] => Mux140.IN23
WR_LEN[14] => Mux142.IN25
WR_LEN[14] => Mux144.IN27
WR_LEN[15] => Mux137.IN19
WR_LEN[15] => Mux139.IN21
WR_LEN[15] => Mux141.IN23
WR_LEN[15] => Mux143.IN25
WR_LEN[15] => Mux145.IN27
WR_LEN[16] => Mux136.IN17
WR_LEN[16] => Mux138.IN19
WR_LEN[16] => Mux140.IN21
WR_LEN[16] => Mux142.IN23
WR_LEN[16] => Mux144.IN25
WR_LEN[17] => Mux137.IN17
WR_LEN[17] => Mux139.IN19
WR_LEN[17] => Mux141.IN21
WR_LEN[17] => Mux143.IN23
WR_LEN[17] => Mux145.IN25
WR_LEN[18] => Mux136.IN15
WR_LEN[18] => Mux138.IN17
WR_LEN[18] => Mux140.IN19
WR_LEN[18] => Mux142.IN21
WR_LEN[18] => Mux144.IN23
WR_LEN[19] => Mux137.IN13
WR_LEN[19] => Mux139.IN15
WR_LEN[19] => Mux141.IN17
WR_LEN[19] => Mux143.IN19
WR_LEN[19] => Mux145.IN21
WR_DATA[0] => Mux146.IN70
WR_DATA[1] => Mux147.IN70
WR_DATA[2] => Mux148.IN70
WR_DATA[3] => Mux149.IN70
WR_DATA[4] => Mux150.IN70
WR_DATA[5] => Mux151.IN70
WR_DATA[6] => Mux152.IN70
WR_DATA[7] => Mux153.IN70
WR_DATA[8] => Mux154.IN70
WR_DATA[9] => Mux155.IN70
WR_DATA[10] => Mux156.IN70
WR_DATA[11] => Mux157.IN70
WR_DATA[12] => Mux158.IN70
WR_DATA[13] => Mux159.IN70
WR_DATA[14] => Mux160.IN70
WR_DATA[15] => Mux161.IN70
WR_DATA[16] => Mux162.IN70
WR_DATA[17] => Mux163.IN70
WR_DATA[18] => Mux164.IN70
WR_DATA[19] => Mux165.IN70
WR_DATA[20] => Mux166.IN70
WR_DATA[21] => Mux167.IN70
WR_DATA[22] => Mux168.IN70
WR_DATA[23] => Mux169.IN70
WR_DATA[24] => Mux170.IN70
WR_DATA[25] => Mux171.IN70
WR_DATA[26] => Mux172.IN70
WR_DATA[27] => Mux173.IN70
WR_DATA[28] => Mux174.IN70
WR_DATA[29] => Mux175.IN70
WR_DATA[30] => Mux176.IN70
WR_DATA[31] => Mux177.IN70
WR_DATA[32] => Mux178.IN70
WR_DATA[33] => Mux179.IN70
WR_DATA[34] => Mux180.IN70
WR_DATA[35] => Mux181.IN70
WR_DATA[36] => Mux182.IN70
WR_DATA[37] => Mux183.IN70
WR_DATA[38] => Mux184.IN70
WR_DATA[39] => Mux185.IN70
WR_DATA[40] => Mux186.IN70
WR_DATA[41] => Mux187.IN70
WR_DATA[42] => Mux188.IN70
WR_DATA[43] => Mux189.IN70
WR_DATA[44] => Mux190.IN70
WR_DATA[45] => Mux191.IN70
WR_DATA[46] => Mux192.IN70
WR_DATA[47] => Mux193.IN70
WR_DATA[48] => Mux194.IN70
WR_DATA[49] => Mux195.IN70
WR_DATA[50] => Mux196.IN70
WR_DATA[51] => Mux197.IN70
WR_DATA[52] => Mux198.IN70
WR_DATA[53] => Mux199.IN70
WR_DATA[54] => Mux200.IN70
WR_DATA[55] => Mux201.IN70
WR_DATA[56] => Mux202.IN70
WR_DATA[57] => Mux203.IN70
WR_DATA[58] => Mux204.IN70
WR_DATA[59] => Mux205.IN70
WR_DATA[60] => Mux206.IN70
WR_DATA[61] => Mux207.IN70
WR_DATA[62] => Mux208.IN70
WR_DATA[63] => Mux209.IN70
WR_DATA[64] => Mux146.IN6
WR_DATA[65] => Mux147.IN6
WR_DATA[66] => Mux148.IN6
WR_DATA[67] => Mux149.IN6
WR_DATA[68] => Mux150.IN6
WR_DATA[69] => Mux151.IN6
WR_DATA[70] => Mux152.IN6
WR_DATA[71] => Mux153.IN6
WR_DATA[72] => Mux154.IN6
WR_DATA[73] => Mux155.IN6
WR_DATA[74] => Mux156.IN6
WR_DATA[75] => Mux157.IN6
WR_DATA[76] => Mux158.IN6
WR_DATA[77] => Mux159.IN6
WR_DATA[78] => Mux160.IN6
WR_DATA[79] => Mux161.IN6
WR_DATA[80] => Mux162.IN6
WR_DATA[81] => Mux163.IN6
WR_DATA[82] => Mux164.IN6
WR_DATA[83] => Mux165.IN6
WR_DATA[84] => Mux166.IN6
WR_DATA[85] => Mux167.IN6
WR_DATA[86] => Mux168.IN6
WR_DATA[87] => Mux169.IN6
WR_DATA[88] => Mux170.IN6
WR_DATA[89] => Mux171.IN6
WR_DATA[90] => Mux172.IN6
WR_DATA[91] => Mux173.IN6
WR_DATA[92] => Mux174.IN6
WR_DATA[93] => Mux175.IN6
WR_DATA[94] => Mux176.IN6
WR_DATA[95] => Mux177.IN6
WR_DATA[96] => Mux178.IN6
WR_DATA[97] => Mux179.IN6
WR_DATA[98] => Mux180.IN6
WR_DATA[99] => Mux181.IN6
WR_DATA[100] => Mux182.IN6
WR_DATA[101] => Mux183.IN6
WR_DATA[102] => Mux184.IN6
WR_DATA[103] => Mux185.IN6
WR_DATA[104] => Mux186.IN6
WR_DATA[105] => Mux187.IN6
WR_DATA[106] => Mux188.IN6
WR_DATA[107] => Mux189.IN6
WR_DATA[108] => Mux190.IN6
WR_DATA[109] => Mux191.IN6
WR_DATA[110] => Mux192.IN6
WR_DATA[111] => Mux193.IN6
WR_DATA[112] => Mux194.IN6
WR_DATA[113] => Mux195.IN6
WR_DATA[114] => Mux196.IN6
WR_DATA[115] => Mux197.IN6
WR_DATA[116] => Mux198.IN6
WR_DATA[117] => Mux199.IN6
WR_DATA[118] => Mux200.IN6
WR_DATA[119] => Mux201.IN6
WR_DATA[120] => Mux202.IN6
WR_DATA[121] => Mux203.IN6
WR_DATA[122] => Mux204.IN6
WR_DATA[123] => Mux205.IN6
WR_DATA[124] => Mux206.IN6
WR_DATA[125] => Mux207.IN6
WR_DATA[126] => Mux208.IN6
WR_DATA[127] => Mux209.IN6
WR_DATA_REN[0] <= rWrDataRen[0].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA_REN[1] <= rWrDataRen[1].DB_MAX_OUTPUT_PORT_TYPE
WR_ACK[0] <= rWrAck[0].DB_MAX_OUTPUT_PORT_TYPE
WR_ACK[1] <= rWrAck[1].DB_MAX_OUTPUT_PORT_TYPE
RD_REQ[0] => RD_REQ[0].IN1
RD_REQ[1] => RD_REQ[1].IN1
RD_SG_CHNL[0] => Mux72.IN3
RD_SG_CHNL[1] => Mux73.IN3
RD_SG_CHNL[2] => Mux72.IN1
RD_SG_CHNL[3] => Mux73.IN1
RD_ADDR[0] => ~NO_FANOUT~
RD_ADDR[1] => ~NO_FANOUT~
RD_ADDR[2] => Mux0.IN70
RD_ADDR[3] => Mux1.IN70
RD_ADDR[4] => Mux2.IN70
RD_ADDR[5] => Mux3.IN70
RD_ADDR[6] => Mux4.IN70
RD_ADDR[7] => Mux5.IN70
RD_ADDR[8] => Mux6.IN70
RD_ADDR[9] => Mux7.IN70
RD_ADDR[10] => Mux8.IN70
RD_ADDR[11] => Mux9.IN70
RD_ADDR[12] => Mux10.IN70
RD_ADDR[13] => Mux11.IN70
RD_ADDR[14] => Mux12.IN70
RD_ADDR[15] => Mux13.IN70
RD_ADDR[16] => Mux14.IN70
RD_ADDR[17] => Mux15.IN70
RD_ADDR[18] => Mux16.IN70
RD_ADDR[19] => Mux17.IN70
RD_ADDR[20] => Mux18.IN70
RD_ADDR[21] => Mux19.IN70
RD_ADDR[22] => Mux20.IN70
RD_ADDR[23] => Mux21.IN70
RD_ADDR[24] => Mux22.IN70
RD_ADDR[25] => Mux23.IN70
RD_ADDR[26] => Mux24.IN70
RD_ADDR[27] => Mux25.IN70
RD_ADDR[28] => Mux26.IN70
RD_ADDR[29] => Mux27.IN70
RD_ADDR[30] => Mux28.IN70
RD_ADDR[31] => Mux29.IN70
RD_ADDR[32] => Mux30.IN70
RD_ADDR[33] => Mux31.IN70
RD_ADDR[34] => Mux32.IN70
RD_ADDR[35] => Mux33.IN70
RD_ADDR[36] => Mux34.IN70
RD_ADDR[37] => Mux35.IN70
RD_ADDR[38] => Mux36.IN70
RD_ADDR[39] => Mux37.IN70
RD_ADDR[40] => Mux38.IN70
RD_ADDR[41] => Mux39.IN70
RD_ADDR[42] => Mux40.IN70
RD_ADDR[43] => Mux41.IN70
RD_ADDR[44] => Mux42.IN70
RD_ADDR[45] => Mux43.IN70
RD_ADDR[46] => Mux44.IN70
RD_ADDR[47] => Mux45.IN70
RD_ADDR[48] => Mux46.IN70
RD_ADDR[49] => Mux47.IN70
RD_ADDR[50] => Mux48.IN70
RD_ADDR[51] => Mux49.IN70
RD_ADDR[52] => Mux50.IN70
RD_ADDR[53] => Mux51.IN70
RD_ADDR[54] => Mux52.IN70
RD_ADDR[55] => Mux53.IN70
RD_ADDR[56] => Mux54.IN70
RD_ADDR[57] => Mux55.IN70
RD_ADDR[58] => Mux56.IN70
RD_ADDR[59] => Mux57.IN70
RD_ADDR[60] => Mux58.IN70
RD_ADDR[61] => Mux59.IN70
RD_ADDR[62] => Mux60.IN70
RD_ADDR[63] => Mux61.IN70
RD_ADDR[64] => ~NO_FANOUT~
RD_ADDR[65] => ~NO_FANOUT~
RD_ADDR[66] => Mux0.IN6
RD_ADDR[67] => Mux1.IN6
RD_ADDR[68] => Mux2.IN6
RD_ADDR[69] => Mux3.IN6
RD_ADDR[70] => Mux4.IN6
RD_ADDR[71] => Mux5.IN6
RD_ADDR[72] => Mux6.IN6
RD_ADDR[73] => Mux7.IN6
RD_ADDR[74] => Mux8.IN6
RD_ADDR[75] => Mux9.IN6
RD_ADDR[76] => Mux10.IN6
RD_ADDR[77] => Mux11.IN6
RD_ADDR[78] => Mux12.IN6
RD_ADDR[79] => Mux13.IN6
RD_ADDR[80] => Mux14.IN6
RD_ADDR[81] => Mux15.IN6
RD_ADDR[82] => Mux16.IN6
RD_ADDR[83] => Mux17.IN6
RD_ADDR[84] => Mux18.IN6
RD_ADDR[85] => Mux19.IN6
RD_ADDR[86] => Mux20.IN6
RD_ADDR[87] => Mux21.IN6
RD_ADDR[88] => Mux22.IN6
RD_ADDR[89] => Mux23.IN6
RD_ADDR[90] => Mux24.IN6
RD_ADDR[91] => Mux25.IN6
RD_ADDR[92] => Mux26.IN6
RD_ADDR[93] => Mux27.IN6
RD_ADDR[94] => Mux28.IN6
RD_ADDR[95] => Mux29.IN6
RD_ADDR[96] => Mux30.IN6
RD_ADDR[97] => Mux31.IN6
RD_ADDR[98] => Mux32.IN6
RD_ADDR[99] => Mux33.IN6
RD_ADDR[100] => Mux34.IN6
RD_ADDR[101] => Mux35.IN6
RD_ADDR[102] => Mux36.IN6
RD_ADDR[103] => Mux37.IN6
RD_ADDR[104] => Mux38.IN6
RD_ADDR[105] => Mux39.IN6
RD_ADDR[106] => Mux40.IN6
RD_ADDR[107] => Mux41.IN6
RD_ADDR[108] => Mux42.IN6
RD_ADDR[109] => Mux43.IN6
RD_ADDR[110] => Mux44.IN6
RD_ADDR[111] => Mux45.IN6
RD_ADDR[112] => Mux46.IN6
RD_ADDR[113] => Mux47.IN6
RD_ADDR[114] => Mux48.IN6
RD_ADDR[115] => Mux49.IN6
RD_ADDR[116] => Mux50.IN6
RD_ADDR[117] => Mux51.IN6
RD_ADDR[118] => Mux52.IN6
RD_ADDR[119] => Mux53.IN6
RD_ADDR[120] => Mux54.IN6
RD_ADDR[121] => Mux55.IN6
RD_ADDR[122] => Mux56.IN6
RD_ADDR[123] => Mux57.IN6
RD_ADDR[124] => Mux58.IN6
RD_ADDR[125] => Mux59.IN6
RD_ADDR[126] => Mux60.IN6
RD_ADDR[127] => Mux61.IN6
RD_LEN[0] => Mux62.IN33
RD_LEN[1] => Mux63.IN33
RD_LEN[2] => Mux62.IN31
RD_LEN[2] => Mux64.IN33
RD_LEN[3] => Mux63.IN31
RD_LEN[3] => Mux65.IN33
RD_LEN[4] => Mux62.IN29
RD_LEN[4] => Mux64.IN31
RD_LEN[4] => Mux66.IN33
RD_LEN[5] => Mux63.IN29
RD_LEN[5] => Mux65.IN31
RD_LEN[5] => Mux67.IN33
RD_LEN[6] => Mux62.IN27
RD_LEN[6] => Mux64.IN29
RD_LEN[6] => Mux66.IN31
RD_LEN[6] => Mux68.IN33
RD_LEN[7] => Mux63.IN27
RD_LEN[7] => Mux65.IN29
RD_LEN[7] => Mux67.IN31
RD_LEN[7] => Mux69.IN33
RD_LEN[8] => Mux62.IN25
RD_LEN[8] => Mux64.IN27
RD_LEN[8] => Mux66.IN29
RD_LEN[8] => Mux68.IN31
RD_LEN[8] => Mux70.IN33
RD_LEN[9] => Mux63.IN25
RD_LEN[9] => Mux65.IN27
RD_LEN[9] => Mux67.IN29
RD_LEN[9] => Mux69.IN31
RD_LEN[9] => Mux71.IN33
RD_LEN[10] => Mux62.IN23
RD_LEN[10] => Mux64.IN25
RD_LEN[10] => Mux66.IN27
RD_LEN[10] => Mux68.IN29
RD_LEN[10] => Mux70.IN31
RD_LEN[11] => Mux63.IN23
RD_LEN[11] => Mux65.IN25
RD_LEN[11] => Mux67.IN27
RD_LEN[11] => Mux69.IN29
RD_LEN[11] => Mux71.IN31
RD_LEN[12] => Mux62.IN21
RD_LEN[12] => Mux64.IN23
RD_LEN[12] => Mux66.IN25
RD_LEN[12] => Mux68.IN27
RD_LEN[12] => Mux70.IN29
RD_LEN[13] => Mux63.IN21
RD_LEN[13] => Mux65.IN23
RD_LEN[13] => Mux67.IN25
RD_LEN[13] => Mux69.IN27
RD_LEN[13] => Mux71.IN29
RD_LEN[14] => Mux62.IN19
RD_LEN[14] => Mux64.IN21
RD_LEN[14] => Mux66.IN23
RD_LEN[14] => Mux68.IN25
RD_LEN[14] => Mux70.IN27
RD_LEN[15] => Mux63.IN19
RD_LEN[15] => Mux65.IN21
RD_LEN[15] => Mux67.IN23
RD_LEN[15] => Mux69.IN25
RD_LEN[15] => Mux71.IN27
RD_LEN[16] => Mux62.IN17
RD_LEN[16] => Mux64.IN19
RD_LEN[16] => Mux66.IN21
RD_LEN[16] => Mux68.IN23
RD_LEN[16] => Mux70.IN25
RD_LEN[17] => Mux63.IN17
RD_LEN[17] => Mux65.IN19
RD_LEN[17] => Mux67.IN21
RD_LEN[17] => Mux69.IN23
RD_LEN[17] => Mux71.IN25
RD_LEN[18] => Mux62.IN15
RD_LEN[18] => Mux64.IN17
RD_LEN[18] => Mux66.IN19
RD_LEN[18] => Mux68.IN21
RD_LEN[18] => Mux70.IN23
RD_LEN[19] => Mux63.IN13
RD_LEN[19] => Mux65.IN15
RD_LEN[19] => Mux67.IN17
RD_LEN[19] => Mux69.IN19
RD_LEN[19] => Mux71.IN21
RD_ACK[0] <= rRdAck[0].DB_MAX_OUTPUT_PORT_TYPE
RD_ACK[1] <= rRdAck[1].DB_MAX_OUTPUT_PORT_TYPE
INT_TAG[0] <= rRdChnl[0].DB_MAX_OUTPUT_PORT_TYPE
INT_TAG[1] <= rRdChnl[1].DB_MAX_OUTPUT_PORT_TYPE
INT_TAG[2] <= rRdChnl[2].DB_MAX_OUTPUT_PORT_TYPE
INT_TAG[3] <= rRdChnl[3].DB_MAX_OUTPUT_PORT_TYPE
INT_TAG[4] <= rRdSgChnl[0].DB_MAX_OUTPUT_PORT_TYPE
INT_TAG[5] <= rRdSgChnl[1].DB_MAX_OUTPUT_PORT_TYPE
INT_TAG_VALID <= rExtTagReq.DB_MAX_OUTPUT_PORT_TYPE
EXT_TAG[0] => rExtTag[0].DATAIN
EXT_TAG[1] => rExtTag[1].DATAIN
EXT_TAG[2] => rExtTag[2].DATAIN
EXT_TAG[3] => rExtTag[3].DATAIN
EXT_TAG[4] => rExtTag[4].DATAIN
EXT_TAG_VALID => wRdAck.IN1
TX_ENG_RD_REQ_SENT <= rTxEngRdReqAck.DB_MAX_OUTPUT_PORT_TYPE
RXBUF_SPACE_AVAIL => wRdAck.IN1
TXR_DATA_VALID <= rValid[5].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[0] <= rWrData[0].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[1] <= rWrData[1].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[2] <= rWrData[2].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[3] <= rWrData[3].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[4] <= rWrData[4].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[5] <= rWrData[5].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[6] <= rWrData[6].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[7] <= rWrData[7].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[8] <= rWrData[8].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[9] <= rWrData[9].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[10] <= rWrData[10].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[11] <= rWrData[11].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[12] <= rWrData[12].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[13] <= rWrData[13].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[14] <= rWrData[14].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[15] <= rWrData[15].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[16] <= rWrData[16].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[17] <= rWrData[17].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[18] <= rWrData[18].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[19] <= rWrData[19].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[20] <= rWrData[20].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[21] <= rWrData[21].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[22] <= rWrData[22].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[23] <= rWrData[23].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[24] <= rWrData[24].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[25] <= rWrData[25].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[26] <= rWrData[26].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[27] <= rWrData[27].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[28] <= rWrData[28].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[29] <= rWrData[29].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[30] <= rWrData[30].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[31] <= rWrData[31].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[32] <= rWrData[32].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[33] <= rWrData[33].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[34] <= rWrData[34].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[35] <= rWrData[35].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[36] <= rWrData[36].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[37] <= rWrData[37].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[38] <= rWrData[38].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[39] <= rWrData[39].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[40] <= rWrData[40].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[41] <= rWrData[41].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[42] <= rWrData[42].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[43] <= rWrData[43].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[44] <= rWrData[44].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[45] <= rWrData[45].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[46] <= rWrData[46].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[47] <= rWrData[47].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[48] <= rWrData[48].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[49] <= rWrData[49].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[50] <= rWrData[50].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[51] <= rWrData[51].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[52] <= rWrData[52].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[53] <= rWrData[53].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[54] <= rWrData[54].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[55] <= rWrData[55].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[56] <= rWrData[56].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[57] <= rWrData[57].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[58] <= rWrData[58].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[59] <= rWrData[59].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[60] <= rWrData[60].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[61] <= rWrData[61].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[62] <= rWrData[62].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA[63] <= rWrData[63].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA_START_FLAG <= rStart[5].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA_START_OFFSET[0] <= <GND>
TXR_DATA_END_FLAG <= rDone[5].DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA_END_OFFSET[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
TXR_DATA_READY => ~NO_FANOUT~
TXR_META_VALID <= rCountStart.DB_MAX_OUTPUT_PORT_TYPE
TXR_META_FDWBE[0] <= <VCC>
TXR_META_FDWBE[1] <= <VCC>
TXR_META_FDWBE[2] <= <VCC>
TXR_META_FDWBE[3] <= <VCC>
TXR_META_LDWBE[0] <= <VCC>
TXR_META_LDWBE[1] <= <VCC>
TXR_META_LDWBE[2] <= <VCC>
TXR_META_LDWBE[3] <= <VCC>
TXR_META_ADDR[0] <= <GND>
TXR_META_ADDR[1] <= <GND>
TXR_META_ADDR[2] <= rCapAddr[0].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[3] <= rCapAddr[1].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[4] <= rCapAddr[2].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[5] <= rCapAddr[3].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[6] <= rCapAddr[4].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[7] <= rCapAddr[5].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[8] <= rCapAddr[6].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[9] <= rCapAddr[7].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[10] <= rCapAddr[8].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[11] <= rCapAddr[9].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[12] <= rCapAddr[10].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[13] <= rCapAddr[11].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[14] <= rCapAddr[12].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[15] <= rCapAddr[13].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[16] <= rCapAddr[14].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[17] <= rCapAddr[15].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[18] <= rCapAddr[16].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[19] <= rCapAddr[17].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[20] <= rCapAddr[18].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[21] <= rCapAddr[19].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[22] <= rCapAddr[20].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[23] <= rCapAddr[21].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[24] <= rCapAddr[22].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[25] <= rCapAddr[23].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[26] <= rCapAddr[24].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[27] <= rCapAddr[25].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[28] <= rCapAddr[26].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[29] <= rCapAddr[27].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[30] <= rCapAddr[28].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[31] <= rCapAddr[29].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[32] <= rCapAddr[30].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[33] <= rCapAddr[31].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[34] <= rCapAddr[32].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[35] <= rCapAddr[33].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[36] <= rCapAddr[34].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[37] <= rCapAddr[35].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[38] <= rCapAddr[36].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[39] <= rCapAddr[37].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[40] <= rCapAddr[38].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[41] <= rCapAddr[39].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[42] <= rCapAddr[40].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[43] <= rCapAddr[41].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[44] <= rCapAddr[42].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[45] <= rCapAddr[43].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[46] <= rCapAddr[44].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[47] <= rCapAddr[45].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[48] <= rCapAddr[46].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[49] <= rCapAddr[47].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[50] <= rCapAddr[48].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[51] <= rCapAddr[49].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[52] <= rCapAddr[50].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[53] <= rCapAddr[51].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[54] <= rCapAddr[52].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[55] <= rCapAddr[53].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[56] <= rCapAddr[54].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[57] <= rCapAddr[55].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[58] <= rCapAddr[56].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[59] <= rCapAddr[57].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[60] <= rCapAddr[58].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[61] <= rCapAddr[59].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[62] <= rCapAddr[60].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_ADDR[63] <= rCapAddr[61].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_LENGTH[0] <= rCapLen[0].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_LENGTH[1] <= rCapLen[1].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_LENGTH[2] <= rCapLen[2].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_LENGTH[3] <= rCapLen[3].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_LENGTH[4] <= rCapLen[4].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_LENGTH[5] <= rCapLen[5].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_LENGTH[6] <= rCapLen[6].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_LENGTH[7] <= rCapLen[7].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_LENGTH[8] <= rCapLen[8].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_LENGTH[9] <= rCapLen[9].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_TAG[0] <= rCountTag[0].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_TAG[1] <= rCountTag[1].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_TAG[2] <= rCountTag[2].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_TAG[3] <= rCountTag[3].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_TAG[4] <= rCountTag[4].DB_MAX_OUTPUT_PORT_TYPE
TXR_META_TAG[5] <= <GND>
TXR_META_TAG[6] <= <GND>
TXR_META_TAG[7] <= <GND>
TXR_META_TC[0] <= <GND>
TXR_META_TC[1] <= <GND>
TXR_META_TC[2] <= <GND>
TXR_META_ATTR[0] <= <GND>
TXR_META_ATTR[1] <= <VCC>
TXR_META_ATTR[2] <= <VCC>
TXR_META_TYPE[0] <= rCapIsWr.DB_MAX_OUTPUT_PORT_TYPE
TXR_META_TYPE[1] <= <GND>
TXR_META_TYPE[2] <= <GND>
TXR_META_EP <= <GND>
TXR_META_READY => always3.IN1
TXR_META_READY => _rWrDataRen.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selRd
CLK => rReqChnlNextUpdated.CLK
CLK => rReqChnlsSame.CLK
CLK => rChnlNextNextOn.CLK
CLK => rChnlNextDfrnt.CLK
CLK => rChnlNextNext[0].CLK
CLK => rChnlNextNext[1].CLK
CLK => rChnlNextNext[2].CLK
CLK => rChnlNextNext[3].CLK
CLK => rChnlNext[0].CLK
CLK => rChnlNext[1].CLK
CLK => rChnlNext[2].CLK
CLK => rChnlNext[3].CLK
CLK => rReqChnlNext[0].CLK
CLK => rReqChnlNext[1].CLK
CLK => rReqChnlNext[2].CLK
CLK => rReqChnlNext[3].CLK
CLK => rReqChnl[0].CLK
CLK => rReqChnl[1].CLK
CLK => rReqChnl[2].CLK
CLK => rReqChnl[3].CLK
CLK => rReq.CLK
RST => rReq.OUTPUTSELECT
RST => rReqChnl.OUTPUTSELECT
RST => rReqChnl.OUTPUTSELECT
RST => rReqChnl.OUTPUTSELECT
RST => rReqChnl.OUTPUTSELECT
RST => rReqChnlNext.OUTPUTSELECT
RST => rReqChnlNext.OUTPUTSELECT
RST => rReqChnlNext.OUTPUTSELECT
RST => rReqChnlNext.OUTPUTSELECT
RST => rChnlNext.OUTPUTSELECT
RST => rChnlNext.OUTPUTSELECT
RST => rChnlNext.OUTPUTSELECT
RST => rChnlNext.OUTPUTSELECT
RST => rChnlNextNext.OUTPUTSELECT
RST => rChnlNextNext.OUTPUTSELECT
RST => rChnlNextNext.OUTPUTSELECT
RST => rChnlNextNext.OUTPUTSELECT
RST => rChnlNextDfrnt.OUTPUTSELECT
RST => rChnlNextNextOn.OUTPUTSELECT
RST => rReqChnlsSame.OUTPUTSELECT
RST => rReqChnlNextUpdated.OUTPUTSELECT
REQ_ALL[0] => wReq.DATAA
REQ_ALL[0] => wChnlNextNextOn.DATAA
REQ_ALL[1] => wReq.DATAB
REQ_ALL[1] => wChnlNextNextOn.DATAB
REQ <= rReq.DB_MAX_OUTPUT_PORT_TYPE
CHNL[0] <= rReqChnl[0].DB_MAX_OUTPUT_PORT_TYPE
CHNL[1] <= rReqChnl[1].DB_MAX_OUTPUT_PORT_TYPE
CHNL[2] <= rReqChnl[2].DB_MAX_OUTPUT_PORT_TYPE
CHNL[3] <= rReqChnl[3].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selWr
CLK => rReqChnlNextUpdated.CLK
CLK => rReqChnlsSame.CLK
CLK => rChnlNextNextOn.CLK
CLK => rChnlNextDfrnt.CLK
CLK => rChnlNextNext[0].CLK
CLK => rChnlNextNext[1].CLK
CLK => rChnlNextNext[2].CLK
CLK => rChnlNextNext[3].CLK
CLK => rChnlNext[0].CLK
CLK => rChnlNext[1].CLK
CLK => rChnlNext[2].CLK
CLK => rChnlNext[3].CLK
CLK => rReqChnlNext[0].CLK
CLK => rReqChnlNext[1].CLK
CLK => rReqChnlNext[2].CLK
CLK => rReqChnlNext[3].CLK
CLK => rReqChnl[0].CLK
CLK => rReqChnl[1].CLK
CLK => rReqChnl[2].CLK
CLK => rReqChnl[3].CLK
CLK => rReq.CLK
RST => rReq.OUTPUTSELECT
RST => rReqChnl.OUTPUTSELECT
RST => rReqChnl.OUTPUTSELECT
RST => rReqChnl.OUTPUTSELECT
RST => rReqChnl.OUTPUTSELECT
RST => rReqChnlNext.OUTPUTSELECT
RST => rReqChnlNext.OUTPUTSELECT
RST => rReqChnlNext.OUTPUTSELECT
RST => rReqChnlNext.OUTPUTSELECT
RST => rChnlNext.OUTPUTSELECT
RST => rChnlNext.OUTPUTSELECT
RST => rChnlNext.OUTPUTSELECT
RST => rChnlNext.OUTPUTSELECT
RST => rChnlNextNext.OUTPUTSELECT
RST => rChnlNextNext.OUTPUTSELECT
RST => rChnlNextNext.OUTPUTSELECT
RST => rChnlNextNext.OUTPUTSELECT
RST => rChnlNextDfrnt.OUTPUTSELECT
RST => rChnlNextNextOn.OUTPUTSELECT
RST => rReqChnlsSame.OUTPUTSELECT
RST => rReqChnlNextUpdated.OUTPUTSELECT
REQ_ALL[0] => wReq.DATAA
REQ_ALL[0] => wChnlNextNextOn.DATAA
REQ_ALL[1] => wReq.DATAB
REQ_ALL[1] => wChnlNextNextOn.DATAB
REQ <= rReq.DB_MAX_OUTPUT_PORT_TYPE
CHNL[0] <= rReqChnl[0].DB_MAX_OUTPUT_PORT_TYPE
CHNL[1] <= rReqChnl[1].DB_MAX_OUTPUT_PORT_TYPE
CHNL[2] <= rReqChnl[2].DB_MAX_OUTPUT_PORT_TYPE
CHNL[3] <= rReqChnl[3].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel
CLK => CLK.IN1
RST => RST.IN1
CONFIG_MAX_READ_REQUEST_SIZE[0] => CONFIG_MAX_READ_REQUEST_SIZE[0].IN1
CONFIG_MAX_READ_REQUEST_SIZE[1] => CONFIG_MAX_READ_REQUEST_SIZE[1].IN1
CONFIG_MAX_READ_REQUEST_SIZE[2] => CONFIG_MAX_READ_REQUEST_SIZE[2].IN1
CONFIG_MAX_PAYLOAD_SIZE[0] => CONFIG_MAX_PAYLOAD_SIZE[0].IN1
CONFIG_MAX_PAYLOAD_SIZE[1] => CONFIG_MAX_PAYLOAD_SIZE[1].IN1
CONFIG_MAX_PAYLOAD_SIZE[2] => CONFIG_MAX_PAYLOAD_SIZE[2].IN1
PIO_DATA[0] => PIO_DATA[0].IN1
PIO_DATA[1] => PIO_DATA[1].IN1
PIO_DATA[2] => PIO_DATA[2].IN1
PIO_DATA[3] => PIO_DATA[3].IN1
PIO_DATA[4] => PIO_DATA[4].IN1
PIO_DATA[5] => PIO_DATA[5].IN1
PIO_DATA[6] => PIO_DATA[6].IN1
PIO_DATA[7] => PIO_DATA[7].IN1
PIO_DATA[8] => PIO_DATA[8].IN1
PIO_DATA[9] => PIO_DATA[9].IN1
PIO_DATA[10] => PIO_DATA[10].IN1
PIO_DATA[11] => PIO_DATA[11].IN1
PIO_DATA[12] => PIO_DATA[12].IN1
PIO_DATA[13] => PIO_DATA[13].IN1
PIO_DATA[14] => PIO_DATA[14].IN1
PIO_DATA[15] => PIO_DATA[15].IN1
PIO_DATA[16] => PIO_DATA[16].IN1
PIO_DATA[17] => PIO_DATA[17].IN1
PIO_DATA[18] => PIO_DATA[18].IN1
PIO_DATA[19] => PIO_DATA[19].IN1
PIO_DATA[20] => PIO_DATA[20].IN1
PIO_DATA[21] => PIO_DATA[21].IN1
PIO_DATA[22] => PIO_DATA[22].IN1
PIO_DATA[23] => PIO_DATA[23].IN1
PIO_DATA[24] => PIO_DATA[24].IN1
PIO_DATA[25] => PIO_DATA[25].IN1
PIO_DATA[26] => PIO_DATA[26].IN1
PIO_DATA[27] => PIO_DATA[27].IN1
PIO_DATA[28] => PIO_DATA[28].IN1
PIO_DATA[29] => PIO_DATA[29].IN1
PIO_DATA[30] => PIO_DATA[30].IN1
PIO_DATA[31] => PIO_DATA[31].IN1
ENG_DATA[0] => ENG_DATA[0].IN1
ENG_DATA[1] => ENG_DATA[1].IN1
ENG_DATA[2] => ENG_DATA[2].IN1
ENG_DATA[3] => ENG_DATA[3].IN1
ENG_DATA[4] => ENG_DATA[4].IN1
ENG_DATA[5] => ENG_DATA[5].IN1
ENG_DATA[6] => ENG_DATA[6].IN1
ENG_DATA[7] => ENG_DATA[7].IN1
ENG_DATA[8] => ENG_DATA[8].IN1
ENG_DATA[9] => ENG_DATA[9].IN1
ENG_DATA[10] => ENG_DATA[10].IN1
ENG_DATA[11] => ENG_DATA[11].IN1
ENG_DATA[12] => ENG_DATA[12].IN1
ENG_DATA[13] => ENG_DATA[13].IN1
ENG_DATA[14] => ENG_DATA[14].IN1
ENG_DATA[15] => ENG_DATA[15].IN1
ENG_DATA[16] => ENG_DATA[16].IN1
ENG_DATA[17] => ENG_DATA[17].IN1
ENG_DATA[18] => ENG_DATA[18].IN1
ENG_DATA[19] => ENG_DATA[19].IN1
ENG_DATA[20] => ENG_DATA[20].IN1
ENG_DATA[21] => ENG_DATA[21].IN1
ENG_DATA[22] => ENG_DATA[22].IN1
ENG_DATA[23] => ENG_DATA[23].IN1
ENG_DATA[24] => ENG_DATA[24].IN1
ENG_DATA[25] => ENG_DATA[25].IN1
ENG_DATA[26] => ENG_DATA[26].IN1
ENG_DATA[27] => ENG_DATA[27].IN1
ENG_DATA[28] => ENG_DATA[28].IN1
ENG_DATA[29] => ENG_DATA[29].IN1
ENG_DATA[30] => ENG_DATA[30].IN1
ENG_DATA[31] => ENG_DATA[31].IN1
ENG_DATA[32] => ENG_DATA[32].IN1
ENG_DATA[33] => ENG_DATA[33].IN1
ENG_DATA[34] => ENG_DATA[34].IN1
ENG_DATA[35] => ENG_DATA[35].IN1
ENG_DATA[36] => ENG_DATA[36].IN1
ENG_DATA[37] => ENG_DATA[37].IN1
ENG_DATA[38] => ENG_DATA[38].IN1
ENG_DATA[39] => ENG_DATA[39].IN1
ENG_DATA[40] => ENG_DATA[40].IN1
ENG_DATA[41] => ENG_DATA[41].IN1
ENG_DATA[42] => ENG_DATA[42].IN1
ENG_DATA[43] => ENG_DATA[43].IN1
ENG_DATA[44] => ENG_DATA[44].IN1
ENG_DATA[45] => ENG_DATA[45].IN1
ENG_DATA[46] => ENG_DATA[46].IN1
ENG_DATA[47] => ENG_DATA[47].IN1
ENG_DATA[48] => ENG_DATA[48].IN1
ENG_DATA[49] => ENG_DATA[49].IN1
ENG_DATA[50] => ENG_DATA[50].IN1
ENG_DATA[51] => ENG_DATA[51].IN1
ENG_DATA[52] => ENG_DATA[52].IN1
ENG_DATA[53] => ENG_DATA[53].IN1
ENG_DATA[54] => ENG_DATA[54].IN1
ENG_DATA[55] => ENG_DATA[55].IN1
ENG_DATA[56] => ENG_DATA[56].IN1
ENG_DATA[57] => ENG_DATA[57].IN1
ENG_DATA[58] => ENG_DATA[58].IN1
ENG_DATA[59] => ENG_DATA[59].IN1
ENG_DATA[60] => ENG_DATA[60].IN1
ENG_DATA[61] => ENG_DATA[61].IN1
ENG_DATA[62] => ENG_DATA[62].IN1
ENG_DATA[63] => ENG_DATA[63].IN1
SG_RX_BUF_RECVD <= channel_64:channel.SG_RX_BUF_RECVD
SG_RX_BUF_LEN_VALID => SG_RX_BUF_LEN_VALID.IN1
SG_RX_BUF_ADDR_HI_VALID => SG_RX_BUF_ADDR_HI_VALID.IN1
SG_RX_BUF_ADDR_LO_VALID => SG_RX_BUF_ADDR_LO_VALID.IN1
SG_TX_BUF_RECVD <= channel_64:channel.SG_TX_BUF_RECVD
SG_TX_BUF_LEN_VALID => SG_TX_BUF_LEN_VALID.IN1
SG_TX_BUF_ADDR_HI_VALID => SG_TX_BUF_ADDR_HI_VALID.IN1
SG_TX_BUF_ADDR_LO_VALID => SG_TX_BUF_ADDR_LO_VALID.IN1
TXN_RX_LEN_VALID => TXN_RX_LEN_VALID.IN1
TXN_RX_OFF_LAST_VALID => TXN_RX_OFF_LAST_VALID.IN1
TXN_RX_DONE_LEN[0] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[1] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[2] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[3] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[4] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[5] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[6] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[7] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[8] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[9] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[10] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[11] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[12] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[13] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[14] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[15] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[16] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[17] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[18] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[19] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[20] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[21] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[22] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[23] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[24] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[25] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[26] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[27] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[28] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[29] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[30] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[31] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE <= channel_64:channel.TXN_RX_DONE
TXN_RX_DONE_ACK => TXN_RX_DONE_ACK.IN1
TXN_TX <= channel_64:channel.TXN_TX
TXN_TX_ACK => TXN_TX_ACK.IN1
TXN_TX_LEN[0] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[1] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[2] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[3] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[4] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[5] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[6] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[7] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[8] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[9] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[10] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[11] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[12] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[13] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[14] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[15] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[16] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[17] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[18] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[19] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[20] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[21] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[22] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[23] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[24] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[25] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[26] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[27] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[28] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[29] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[30] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[31] <= channel_64:channel.TXN_TX_LEN
TXN_TX_OFF_LAST[0] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[1] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[2] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[3] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[4] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[5] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[6] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[7] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[8] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[9] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[10] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[11] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[12] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[13] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[14] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[15] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[16] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[17] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[18] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[19] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[20] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[21] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[22] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[23] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[24] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[25] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[26] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[27] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[28] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[29] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[30] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[31] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_DONE_LEN[0] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[1] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[2] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[3] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[4] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[5] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[6] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[7] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[8] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[9] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[10] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[11] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[12] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[13] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[14] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[15] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[16] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[17] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[18] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[19] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[20] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[21] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[22] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[23] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[24] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[25] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[26] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[27] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[28] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[29] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[30] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[31] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE <= channel_64:channel.TXN_TX_DONE
TXN_TX_DONE_ACK => TXN_TX_DONE_ACK.IN1
RX_REQ <= channel_64:channel.RX_REQ
RX_REQ_ACK => RX_REQ_ACK.IN1
RX_REQ_TAG[0] <= channel_64:channel.RX_REQ_TAG
RX_REQ_TAG[1] <= channel_64:channel.RX_REQ_TAG
RX_REQ_ADDR[0] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[1] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[2] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[3] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[4] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[5] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[6] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[7] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[8] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[9] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[10] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[11] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[12] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[13] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[14] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[15] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[16] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[17] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[18] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[19] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[20] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[21] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[22] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[23] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[24] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[25] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[26] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[27] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[28] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[29] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[30] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[31] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[32] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[33] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[34] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[35] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[36] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[37] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[38] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[39] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[40] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[41] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[42] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[43] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[44] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[45] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[46] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[47] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[48] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[49] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[50] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[51] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[52] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[53] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[54] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[55] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[56] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[57] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[58] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[59] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[60] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[61] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[62] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[63] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_LEN[0] <= channel_64:channel.RX_REQ_LEN
RX_REQ_LEN[1] <= channel_64:channel.RX_REQ_LEN
RX_REQ_LEN[2] <= channel_64:channel.RX_REQ_LEN
RX_REQ_LEN[3] <= channel_64:channel.RX_REQ_LEN
RX_REQ_LEN[4] <= channel_64:channel.RX_REQ_LEN
RX_REQ_LEN[5] <= channel_64:channel.RX_REQ_LEN
RX_REQ_LEN[6] <= channel_64:channel.RX_REQ_LEN
RX_REQ_LEN[7] <= channel_64:channel.RX_REQ_LEN
RX_REQ_LEN[8] <= channel_64:channel.RX_REQ_LEN
RX_REQ_LEN[9] <= channel_64:channel.RX_REQ_LEN
TX_REQ <= channel_64:channel.TX_REQ
TX_REQ_ACK => TX_REQ_ACK.IN1
TX_ADDR[0] <= channel_64:channel.TX_ADDR
TX_ADDR[1] <= channel_64:channel.TX_ADDR
TX_ADDR[2] <= channel_64:channel.TX_ADDR
TX_ADDR[3] <= channel_64:channel.TX_ADDR
TX_ADDR[4] <= channel_64:channel.TX_ADDR
TX_ADDR[5] <= channel_64:channel.TX_ADDR
TX_ADDR[6] <= channel_64:channel.TX_ADDR
TX_ADDR[7] <= channel_64:channel.TX_ADDR
TX_ADDR[8] <= channel_64:channel.TX_ADDR
TX_ADDR[9] <= channel_64:channel.TX_ADDR
TX_ADDR[10] <= channel_64:channel.TX_ADDR
TX_ADDR[11] <= channel_64:channel.TX_ADDR
TX_ADDR[12] <= channel_64:channel.TX_ADDR
TX_ADDR[13] <= channel_64:channel.TX_ADDR
TX_ADDR[14] <= channel_64:channel.TX_ADDR
TX_ADDR[15] <= channel_64:channel.TX_ADDR
TX_ADDR[16] <= channel_64:channel.TX_ADDR
TX_ADDR[17] <= channel_64:channel.TX_ADDR
TX_ADDR[18] <= channel_64:channel.TX_ADDR
TX_ADDR[19] <= channel_64:channel.TX_ADDR
TX_ADDR[20] <= channel_64:channel.TX_ADDR
TX_ADDR[21] <= channel_64:channel.TX_ADDR
TX_ADDR[22] <= channel_64:channel.TX_ADDR
TX_ADDR[23] <= channel_64:channel.TX_ADDR
TX_ADDR[24] <= channel_64:channel.TX_ADDR
TX_ADDR[25] <= channel_64:channel.TX_ADDR
TX_ADDR[26] <= channel_64:channel.TX_ADDR
TX_ADDR[27] <= channel_64:channel.TX_ADDR
TX_ADDR[28] <= channel_64:channel.TX_ADDR
TX_ADDR[29] <= channel_64:channel.TX_ADDR
TX_ADDR[30] <= channel_64:channel.TX_ADDR
TX_ADDR[31] <= channel_64:channel.TX_ADDR
TX_ADDR[32] <= channel_64:channel.TX_ADDR
TX_ADDR[33] <= channel_64:channel.TX_ADDR
TX_ADDR[34] <= channel_64:channel.TX_ADDR
TX_ADDR[35] <= channel_64:channel.TX_ADDR
TX_ADDR[36] <= channel_64:channel.TX_ADDR
TX_ADDR[37] <= channel_64:channel.TX_ADDR
TX_ADDR[38] <= channel_64:channel.TX_ADDR
TX_ADDR[39] <= channel_64:channel.TX_ADDR
TX_ADDR[40] <= channel_64:channel.TX_ADDR
TX_ADDR[41] <= channel_64:channel.TX_ADDR
TX_ADDR[42] <= channel_64:channel.TX_ADDR
TX_ADDR[43] <= channel_64:channel.TX_ADDR
TX_ADDR[44] <= channel_64:channel.TX_ADDR
TX_ADDR[45] <= channel_64:channel.TX_ADDR
TX_ADDR[46] <= channel_64:channel.TX_ADDR
TX_ADDR[47] <= channel_64:channel.TX_ADDR
TX_ADDR[48] <= channel_64:channel.TX_ADDR
TX_ADDR[49] <= channel_64:channel.TX_ADDR
TX_ADDR[50] <= channel_64:channel.TX_ADDR
TX_ADDR[51] <= channel_64:channel.TX_ADDR
TX_ADDR[52] <= channel_64:channel.TX_ADDR
TX_ADDR[53] <= channel_64:channel.TX_ADDR
TX_ADDR[54] <= channel_64:channel.TX_ADDR
TX_ADDR[55] <= channel_64:channel.TX_ADDR
TX_ADDR[56] <= channel_64:channel.TX_ADDR
TX_ADDR[57] <= channel_64:channel.TX_ADDR
TX_ADDR[58] <= channel_64:channel.TX_ADDR
TX_ADDR[59] <= channel_64:channel.TX_ADDR
TX_ADDR[60] <= channel_64:channel.TX_ADDR
TX_ADDR[61] <= channel_64:channel.TX_ADDR
TX_ADDR[62] <= channel_64:channel.TX_ADDR
TX_ADDR[63] <= channel_64:channel.TX_ADDR
TX_LEN[0] <= channel_64:channel.TX_LEN
TX_LEN[1] <= channel_64:channel.TX_LEN
TX_LEN[2] <= channel_64:channel.TX_LEN
TX_LEN[3] <= channel_64:channel.TX_LEN
TX_LEN[4] <= channel_64:channel.TX_LEN
TX_LEN[5] <= channel_64:channel.TX_LEN
TX_LEN[6] <= channel_64:channel.TX_LEN
TX_LEN[7] <= channel_64:channel.TX_LEN
TX_LEN[8] <= channel_64:channel.TX_LEN
TX_LEN[9] <= channel_64:channel.TX_LEN
TX_DATA[0] <= channel_64:channel.TX_DATA
TX_DATA[1] <= channel_64:channel.TX_DATA
TX_DATA[2] <= channel_64:channel.TX_DATA
TX_DATA[3] <= channel_64:channel.TX_DATA
TX_DATA[4] <= channel_64:channel.TX_DATA
TX_DATA[5] <= channel_64:channel.TX_DATA
TX_DATA[6] <= channel_64:channel.TX_DATA
TX_DATA[7] <= channel_64:channel.TX_DATA
TX_DATA[8] <= channel_64:channel.TX_DATA
TX_DATA[9] <= channel_64:channel.TX_DATA
TX_DATA[10] <= channel_64:channel.TX_DATA
TX_DATA[11] <= channel_64:channel.TX_DATA
TX_DATA[12] <= channel_64:channel.TX_DATA
TX_DATA[13] <= channel_64:channel.TX_DATA
TX_DATA[14] <= channel_64:channel.TX_DATA
TX_DATA[15] <= channel_64:channel.TX_DATA
TX_DATA[16] <= channel_64:channel.TX_DATA
TX_DATA[17] <= channel_64:channel.TX_DATA
TX_DATA[18] <= channel_64:channel.TX_DATA
TX_DATA[19] <= channel_64:channel.TX_DATA
TX_DATA[20] <= channel_64:channel.TX_DATA
TX_DATA[21] <= channel_64:channel.TX_DATA
TX_DATA[22] <= channel_64:channel.TX_DATA
TX_DATA[23] <= channel_64:channel.TX_DATA
TX_DATA[24] <= channel_64:channel.TX_DATA
TX_DATA[25] <= channel_64:channel.TX_DATA
TX_DATA[26] <= channel_64:channel.TX_DATA
TX_DATA[27] <= channel_64:channel.TX_DATA
TX_DATA[28] <= channel_64:channel.TX_DATA
TX_DATA[29] <= channel_64:channel.TX_DATA
TX_DATA[30] <= channel_64:channel.TX_DATA
TX_DATA[31] <= channel_64:channel.TX_DATA
TX_DATA[32] <= channel_64:channel.TX_DATA
TX_DATA[33] <= channel_64:channel.TX_DATA
TX_DATA[34] <= channel_64:channel.TX_DATA
TX_DATA[35] <= channel_64:channel.TX_DATA
TX_DATA[36] <= channel_64:channel.TX_DATA
TX_DATA[37] <= channel_64:channel.TX_DATA
TX_DATA[38] <= channel_64:channel.TX_DATA
TX_DATA[39] <= channel_64:channel.TX_DATA
TX_DATA[40] <= channel_64:channel.TX_DATA
TX_DATA[41] <= channel_64:channel.TX_DATA
TX_DATA[42] <= channel_64:channel.TX_DATA
TX_DATA[43] <= channel_64:channel.TX_DATA
TX_DATA[44] <= channel_64:channel.TX_DATA
TX_DATA[45] <= channel_64:channel.TX_DATA
TX_DATA[46] <= channel_64:channel.TX_DATA
TX_DATA[47] <= channel_64:channel.TX_DATA
TX_DATA[48] <= channel_64:channel.TX_DATA
TX_DATA[49] <= channel_64:channel.TX_DATA
TX_DATA[50] <= channel_64:channel.TX_DATA
TX_DATA[51] <= channel_64:channel.TX_DATA
TX_DATA[52] <= channel_64:channel.TX_DATA
TX_DATA[53] <= channel_64:channel.TX_DATA
TX_DATA[54] <= channel_64:channel.TX_DATA
TX_DATA[55] <= channel_64:channel.TX_DATA
TX_DATA[56] <= channel_64:channel.TX_DATA
TX_DATA[57] <= channel_64:channel.TX_DATA
TX_DATA[58] <= channel_64:channel.TX_DATA
TX_DATA[59] <= channel_64:channel.TX_DATA
TX_DATA[60] <= channel_64:channel.TX_DATA
TX_DATA[61] <= channel_64:channel.TX_DATA
TX_DATA[62] <= channel_64:channel.TX_DATA
TX_DATA[63] <= channel_64:channel.TX_DATA
TX_DATA_REN => TX_DATA_REN.IN1
TX_SENT => TX_SENT.IN1
MAIN_DATA_EN[0] => MAIN_DATA_EN[0].IN1
MAIN_DATA_EN[1] => MAIN_DATA_EN[1].IN1
MAIN_DONE => MAIN_DONE.IN1
MAIN_ERR => MAIN_ERR.IN1
SG_RX_DATA_EN[0] => SG_RX_DATA_EN[0].IN1
SG_RX_DATA_EN[1] => SG_RX_DATA_EN[1].IN1
SG_RX_DONE => SG_RX_DONE.IN1
SG_RX_ERR => SG_RX_ERR.IN1
SG_TX_DATA_EN[0] => SG_TX_DATA_EN[0].IN1
SG_TX_DATA_EN[1] => SG_TX_DATA_EN[1].IN1
SG_TX_DONE => SG_TX_DONE.IN1
SG_TX_ERR => SG_TX_ERR.IN1
CHNL_RX_CLK => CHNL_RX_CLK.IN1
CHNL_RX <= channel_64:channel.CHNL_RX
CHNL_RX_ACK => CHNL_RX_ACK.IN1
CHNL_RX_LAST <= channel_64:channel.CHNL_RX_LAST
CHNL_RX_LEN[0] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[1] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[2] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[3] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[4] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[5] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[6] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[7] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[8] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[9] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[10] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[11] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[12] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[13] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[14] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[15] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[16] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[17] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[18] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[19] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[20] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[21] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[22] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[23] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[24] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[25] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[26] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[27] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[28] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[29] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[30] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[31] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_OFF[0] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[1] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[2] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[3] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[4] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[5] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[6] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[7] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[8] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[9] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[10] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[11] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[12] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[13] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[14] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[15] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[16] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[17] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[18] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[19] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[20] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[21] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[22] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[23] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[24] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[25] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[26] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[27] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[28] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[29] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[30] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_DATA[0] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[1] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[2] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[3] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[4] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[5] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[6] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[7] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[8] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[9] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[10] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[11] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[12] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[13] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[14] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[15] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[16] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[17] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[18] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[19] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[20] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[21] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[22] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[23] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[24] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[25] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[26] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[27] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[28] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[29] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[30] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[31] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[32] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[33] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[34] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[35] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[36] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[37] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[38] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[39] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[40] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[41] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[42] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[43] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[44] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[45] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[46] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[47] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[48] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[49] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[50] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[51] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[52] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[53] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[54] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[55] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[56] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[57] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[58] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[59] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[60] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[61] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[62] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[63] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA_VALID <= channel_64:channel.CHNL_RX_DATA_VALID
CHNL_RX_DATA_REN => CHNL_RX_DATA_REN.IN1
CHNL_TX_CLK => CHNL_TX_CLK.IN1
CHNL_TX => CHNL_TX.IN1
CHNL_TX_ACK <= channel_64:channel.CHNL_TX_ACK
CHNL_TX_LAST => CHNL_TX_LAST.IN1
CHNL_TX_LEN[0] => CHNL_TX_LEN[0].IN1
CHNL_TX_LEN[1] => CHNL_TX_LEN[1].IN1
CHNL_TX_LEN[2] => CHNL_TX_LEN[2].IN1
CHNL_TX_LEN[3] => CHNL_TX_LEN[3].IN1
CHNL_TX_LEN[4] => CHNL_TX_LEN[4].IN1
CHNL_TX_LEN[5] => CHNL_TX_LEN[5].IN1
CHNL_TX_LEN[6] => CHNL_TX_LEN[6].IN1
CHNL_TX_LEN[7] => CHNL_TX_LEN[7].IN1
CHNL_TX_LEN[8] => CHNL_TX_LEN[8].IN1
CHNL_TX_LEN[9] => CHNL_TX_LEN[9].IN1
CHNL_TX_LEN[10] => CHNL_TX_LEN[10].IN1
CHNL_TX_LEN[11] => CHNL_TX_LEN[11].IN1
CHNL_TX_LEN[12] => CHNL_TX_LEN[12].IN1
CHNL_TX_LEN[13] => CHNL_TX_LEN[13].IN1
CHNL_TX_LEN[14] => CHNL_TX_LEN[14].IN1
CHNL_TX_LEN[15] => CHNL_TX_LEN[15].IN1
CHNL_TX_LEN[16] => CHNL_TX_LEN[16].IN1
CHNL_TX_LEN[17] => CHNL_TX_LEN[17].IN1
CHNL_TX_LEN[18] => CHNL_TX_LEN[18].IN1
CHNL_TX_LEN[19] => CHNL_TX_LEN[19].IN1
CHNL_TX_LEN[20] => CHNL_TX_LEN[20].IN1
CHNL_TX_LEN[21] => CHNL_TX_LEN[21].IN1
CHNL_TX_LEN[22] => CHNL_TX_LEN[22].IN1
CHNL_TX_LEN[23] => CHNL_TX_LEN[23].IN1
CHNL_TX_LEN[24] => CHNL_TX_LEN[24].IN1
CHNL_TX_LEN[25] => CHNL_TX_LEN[25].IN1
CHNL_TX_LEN[26] => CHNL_TX_LEN[26].IN1
CHNL_TX_LEN[27] => CHNL_TX_LEN[27].IN1
CHNL_TX_LEN[28] => CHNL_TX_LEN[28].IN1
CHNL_TX_LEN[29] => CHNL_TX_LEN[29].IN1
CHNL_TX_LEN[30] => CHNL_TX_LEN[30].IN1
CHNL_TX_LEN[31] => CHNL_TX_LEN[31].IN1
CHNL_TX_OFF[0] => CHNL_TX_OFF[0].IN1
CHNL_TX_OFF[1] => CHNL_TX_OFF[1].IN1
CHNL_TX_OFF[2] => CHNL_TX_OFF[2].IN1
CHNL_TX_OFF[3] => CHNL_TX_OFF[3].IN1
CHNL_TX_OFF[4] => CHNL_TX_OFF[4].IN1
CHNL_TX_OFF[5] => CHNL_TX_OFF[5].IN1
CHNL_TX_OFF[6] => CHNL_TX_OFF[6].IN1
CHNL_TX_OFF[7] => CHNL_TX_OFF[7].IN1
CHNL_TX_OFF[8] => CHNL_TX_OFF[8].IN1
CHNL_TX_OFF[9] => CHNL_TX_OFF[9].IN1
CHNL_TX_OFF[10] => CHNL_TX_OFF[10].IN1
CHNL_TX_OFF[11] => CHNL_TX_OFF[11].IN1
CHNL_TX_OFF[12] => CHNL_TX_OFF[12].IN1
CHNL_TX_OFF[13] => CHNL_TX_OFF[13].IN1
CHNL_TX_OFF[14] => CHNL_TX_OFF[14].IN1
CHNL_TX_OFF[15] => CHNL_TX_OFF[15].IN1
CHNL_TX_OFF[16] => CHNL_TX_OFF[16].IN1
CHNL_TX_OFF[17] => CHNL_TX_OFF[17].IN1
CHNL_TX_OFF[18] => CHNL_TX_OFF[18].IN1
CHNL_TX_OFF[19] => CHNL_TX_OFF[19].IN1
CHNL_TX_OFF[20] => CHNL_TX_OFF[20].IN1
CHNL_TX_OFF[21] => CHNL_TX_OFF[21].IN1
CHNL_TX_OFF[22] => CHNL_TX_OFF[22].IN1
CHNL_TX_OFF[23] => CHNL_TX_OFF[23].IN1
CHNL_TX_OFF[24] => CHNL_TX_OFF[24].IN1
CHNL_TX_OFF[25] => CHNL_TX_OFF[25].IN1
CHNL_TX_OFF[26] => CHNL_TX_OFF[26].IN1
CHNL_TX_OFF[27] => CHNL_TX_OFF[27].IN1
CHNL_TX_OFF[28] => CHNL_TX_OFF[28].IN1
CHNL_TX_OFF[29] => CHNL_TX_OFF[29].IN1
CHNL_TX_OFF[30] => CHNL_TX_OFF[30].IN1
CHNL_TX_DATA[0] => CHNL_TX_DATA[0].IN1
CHNL_TX_DATA[1] => CHNL_TX_DATA[1].IN1
CHNL_TX_DATA[2] => CHNL_TX_DATA[2].IN1
CHNL_TX_DATA[3] => CHNL_TX_DATA[3].IN1
CHNL_TX_DATA[4] => CHNL_TX_DATA[4].IN1
CHNL_TX_DATA[5] => CHNL_TX_DATA[5].IN1
CHNL_TX_DATA[6] => CHNL_TX_DATA[6].IN1
CHNL_TX_DATA[7] => CHNL_TX_DATA[7].IN1
CHNL_TX_DATA[8] => CHNL_TX_DATA[8].IN1
CHNL_TX_DATA[9] => CHNL_TX_DATA[9].IN1
CHNL_TX_DATA[10] => CHNL_TX_DATA[10].IN1
CHNL_TX_DATA[11] => CHNL_TX_DATA[11].IN1
CHNL_TX_DATA[12] => CHNL_TX_DATA[12].IN1
CHNL_TX_DATA[13] => CHNL_TX_DATA[13].IN1
CHNL_TX_DATA[14] => CHNL_TX_DATA[14].IN1
CHNL_TX_DATA[15] => CHNL_TX_DATA[15].IN1
CHNL_TX_DATA[16] => CHNL_TX_DATA[16].IN1
CHNL_TX_DATA[17] => CHNL_TX_DATA[17].IN1
CHNL_TX_DATA[18] => CHNL_TX_DATA[18].IN1
CHNL_TX_DATA[19] => CHNL_TX_DATA[19].IN1
CHNL_TX_DATA[20] => CHNL_TX_DATA[20].IN1
CHNL_TX_DATA[21] => CHNL_TX_DATA[21].IN1
CHNL_TX_DATA[22] => CHNL_TX_DATA[22].IN1
CHNL_TX_DATA[23] => CHNL_TX_DATA[23].IN1
CHNL_TX_DATA[24] => CHNL_TX_DATA[24].IN1
CHNL_TX_DATA[25] => CHNL_TX_DATA[25].IN1
CHNL_TX_DATA[26] => CHNL_TX_DATA[26].IN1
CHNL_TX_DATA[27] => CHNL_TX_DATA[27].IN1
CHNL_TX_DATA[28] => CHNL_TX_DATA[28].IN1
CHNL_TX_DATA[29] => CHNL_TX_DATA[29].IN1
CHNL_TX_DATA[30] => CHNL_TX_DATA[30].IN1
CHNL_TX_DATA[31] => CHNL_TX_DATA[31].IN1
CHNL_TX_DATA[32] => CHNL_TX_DATA[32].IN1
CHNL_TX_DATA[33] => CHNL_TX_DATA[33].IN1
CHNL_TX_DATA[34] => CHNL_TX_DATA[34].IN1
CHNL_TX_DATA[35] => CHNL_TX_DATA[35].IN1
CHNL_TX_DATA[36] => CHNL_TX_DATA[36].IN1
CHNL_TX_DATA[37] => CHNL_TX_DATA[37].IN1
CHNL_TX_DATA[38] => CHNL_TX_DATA[38].IN1
CHNL_TX_DATA[39] => CHNL_TX_DATA[39].IN1
CHNL_TX_DATA[40] => CHNL_TX_DATA[40].IN1
CHNL_TX_DATA[41] => CHNL_TX_DATA[41].IN1
CHNL_TX_DATA[42] => CHNL_TX_DATA[42].IN1
CHNL_TX_DATA[43] => CHNL_TX_DATA[43].IN1
CHNL_TX_DATA[44] => CHNL_TX_DATA[44].IN1
CHNL_TX_DATA[45] => CHNL_TX_DATA[45].IN1
CHNL_TX_DATA[46] => CHNL_TX_DATA[46].IN1
CHNL_TX_DATA[47] => CHNL_TX_DATA[47].IN1
CHNL_TX_DATA[48] => CHNL_TX_DATA[48].IN1
CHNL_TX_DATA[49] => CHNL_TX_DATA[49].IN1
CHNL_TX_DATA[50] => CHNL_TX_DATA[50].IN1
CHNL_TX_DATA[51] => CHNL_TX_DATA[51].IN1
CHNL_TX_DATA[52] => CHNL_TX_DATA[52].IN1
CHNL_TX_DATA[53] => CHNL_TX_DATA[53].IN1
CHNL_TX_DATA[54] => CHNL_TX_DATA[54].IN1
CHNL_TX_DATA[55] => CHNL_TX_DATA[55].IN1
CHNL_TX_DATA[56] => CHNL_TX_DATA[56].IN1
CHNL_TX_DATA[57] => CHNL_TX_DATA[57].IN1
CHNL_TX_DATA[58] => CHNL_TX_DATA[58].IN1
CHNL_TX_DATA[59] => CHNL_TX_DATA[59].IN1
CHNL_TX_DATA[60] => CHNL_TX_DATA[60].IN1
CHNL_TX_DATA[61] => CHNL_TX_DATA[61].IN1
CHNL_TX_DATA[62] => CHNL_TX_DATA[62].IN1
CHNL_TX_DATA[63] => CHNL_TX_DATA[63].IN1
CHNL_TX_DATA_VALID => CHNL_TX_DATA_VALID.IN1
CHNL_TX_DATA_REN <= channel_64:channel.CHNL_TX_DATA_REN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel
CLK => CLK.IN2
RST => RST.IN2
CONFIG_MAX_READ_REQUEST_SIZE[0] => CONFIG_MAX_READ_REQUEST_SIZE[0].IN1
CONFIG_MAX_READ_REQUEST_SIZE[1] => CONFIG_MAX_READ_REQUEST_SIZE[1].IN1
CONFIG_MAX_READ_REQUEST_SIZE[2] => CONFIG_MAX_READ_REQUEST_SIZE[2].IN1
CONFIG_MAX_PAYLOAD_SIZE[0] => CONFIG_MAX_PAYLOAD_SIZE[0].IN1
CONFIG_MAX_PAYLOAD_SIZE[1] => CONFIG_MAX_PAYLOAD_SIZE[1].IN1
CONFIG_MAX_PAYLOAD_SIZE[2] => CONFIG_MAX_PAYLOAD_SIZE[2].IN1
PIO_DATA[0] => PIO_DATA[0].IN3
PIO_DATA[1] => PIO_DATA[1].IN3
PIO_DATA[2] => PIO_DATA[2].IN3
PIO_DATA[3] => PIO_DATA[3].IN3
PIO_DATA[4] => PIO_DATA[4].IN3
PIO_DATA[5] => PIO_DATA[5].IN3
PIO_DATA[6] => PIO_DATA[6].IN3
PIO_DATA[7] => PIO_DATA[7].IN3
PIO_DATA[8] => PIO_DATA[8].IN3
PIO_DATA[9] => PIO_DATA[9].IN3
PIO_DATA[10] => PIO_DATA[10].IN3
PIO_DATA[11] => PIO_DATA[11].IN3
PIO_DATA[12] => PIO_DATA[12].IN3
PIO_DATA[13] => PIO_DATA[13].IN3
PIO_DATA[14] => PIO_DATA[14].IN3
PIO_DATA[15] => PIO_DATA[15].IN3
PIO_DATA[16] => PIO_DATA[16].IN3
PIO_DATA[17] => PIO_DATA[17].IN3
PIO_DATA[18] => PIO_DATA[18].IN3
PIO_DATA[19] => PIO_DATA[19].IN3
PIO_DATA[20] => PIO_DATA[20].IN3
PIO_DATA[21] => PIO_DATA[21].IN3
PIO_DATA[22] => PIO_DATA[22].IN3
PIO_DATA[23] => PIO_DATA[23].IN3
PIO_DATA[24] => PIO_DATA[24].IN3
PIO_DATA[25] => PIO_DATA[25].IN3
PIO_DATA[26] => PIO_DATA[26].IN3
PIO_DATA[27] => PIO_DATA[27].IN3
PIO_DATA[28] => PIO_DATA[28].IN3
PIO_DATA[29] => PIO_DATA[29].IN3
PIO_DATA[30] => PIO_DATA[30].IN3
PIO_DATA[31] => PIO_DATA[31].IN3
ENG_DATA[0] => ENG_DATA[0].IN3
ENG_DATA[1] => ENG_DATA[1].IN3
ENG_DATA[2] => ENG_DATA[2].IN3
ENG_DATA[3] => ENG_DATA[3].IN3
ENG_DATA[4] => ENG_DATA[4].IN3
ENG_DATA[5] => ENG_DATA[5].IN3
ENG_DATA[6] => ENG_DATA[6].IN3
ENG_DATA[7] => ENG_DATA[7].IN3
ENG_DATA[8] => ENG_DATA[8].IN3
ENG_DATA[9] => ENG_DATA[9].IN3
ENG_DATA[10] => ENG_DATA[10].IN3
ENG_DATA[11] => ENG_DATA[11].IN3
ENG_DATA[12] => ENG_DATA[12].IN3
ENG_DATA[13] => ENG_DATA[13].IN3
ENG_DATA[14] => ENG_DATA[14].IN3
ENG_DATA[15] => ENG_DATA[15].IN3
ENG_DATA[16] => ENG_DATA[16].IN3
ENG_DATA[17] => ENG_DATA[17].IN3
ENG_DATA[18] => ENG_DATA[18].IN3
ENG_DATA[19] => ENG_DATA[19].IN3
ENG_DATA[20] => ENG_DATA[20].IN3
ENG_DATA[21] => ENG_DATA[21].IN3
ENG_DATA[22] => ENG_DATA[22].IN3
ENG_DATA[23] => ENG_DATA[23].IN3
ENG_DATA[24] => ENG_DATA[24].IN3
ENG_DATA[25] => ENG_DATA[25].IN3
ENG_DATA[26] => ENG_DATA[26].IN3
ENG_DATA[27] => ENG_DATA[27].IN3
ENG_DATA[28] => ENG_DATA[28].IN3
ENG_DATA[29] => ENG_DATA[29].IN3
ENG_DATA[30] => ENG_DATA[30].IN3
ENG_DATA[31] => ENG_DATA[31].IN3
ENG_DATA[32] => ENG_DATA[32].IN3
ENG_DATA[33] => ENG_DATA[33].IN3
ENG_DATA[34] => ENG_DATA[34].IN3
ENG_DATA[35] => ENG_DATA[35].IN3
ENG_DATA[36] => ENG_DATA[36].IN3
ENG_DATA[37] => ENG_DATA[37].IN3
ENG_DATA[38] => ENG_DATA[38].IN3
ENG_DATA[39] => ENG_DATA[39].IN3
ENG_DATA[40] => ENG_DATA[40].IN3
ENG_DATA[41] => ENG_DATA[41].IN3
ENG_DATA[42] => ENG_DATA[42].IN3
ENG_DATA[43] => ENG_DATA[43].IN3
ENG_DATA[44] => ENG_DATA[44].IN3
ENG_DATA[45] => ENG_DATA[45].IN3
ENG_DATA[46] => ENG_DATA[46].IN3
ENG_DATA[47] => ENG_DATA[47].IN3
ENG_DATA[48] => ENG_DATA[48].IN3
ENG_DATA[49] => ENG_DATA[49].IN3
ENG_DATA[50] => ENG_DATA[50].IN3
ENG_DATA[51] => ENG_DATA[51].IN3
ENG_DATA[52] => ENG_DATA[52].IN3
ENG_DATA[53] => ENG_DATA[53].IN3
ENG_DATA[54] => ENG_DATA[54].IN3
ENG_DATA[55] => ENG_DATA[55].IN3
ENG_DATA[56] => ENG_DATA[56].IN3
ENG_DATA[57] => ENG_DATA[57].IN3
ENG_DATA[58] => ENG_DATA[58].IN3
ENG_DATA[59] => ENG_DATA[59].IN3
ENG_DATA[60] => ENG_DATA[60].IN3
ENG_DATA[61] => ENG_DATA[61].IN3
ENG_DATA[62] => ENG_DATA[62].IN3
ENG_DATA[63] => ENG_DATA[63].IN3
SG_RX_BUF_RECVD <= rx_port_64:rxPort.SG_RX_BUF_RECVD
SG_RX_BUF_LEN_VALID => SG_RX_BUF_LEN_VALID.IN1
SG_RX_BUF_ADDR_HI_VALID => SG_RX_BUF_ADDR_HI_VALID.IN1
SG_RX_BUF_ADDR_LO_VALID => SG_RX_BUF_ADDR_LO_VALID.IN1
SG_TX_BUF_RECVD <= rx_port_64:rxPort.SG_TX_BUF_RECVD
SG_TX_BUF_LEN_VALID => SG_TX_BUF_LEN_VALID.IN1
SG_TX_BUF_ADDR_HI_VALID => SG_TX_BUF_ADDR_HI_VALID.IN1
SG_TX_BUF_ADDR_LO_VALID => SG_TX_BUF_ADDR_LO_VALID.IN1
TXN_RX_LEN_VALID => TXN_RX_LEN_VALID.IN1
TXN_RX_OFF_LAST_VALID => TXN_RX_OFF_LAST_VALID.IN1
TXN_RX_DONE_LEN[0] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[1] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[2] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[3] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[4] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[5] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[6] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[7] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[8] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[9] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[10] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[11] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[12] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[13] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[14] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[15] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[16] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[17] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[18] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[19] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[20] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[21] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[22] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[23] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[24] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[25] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[26] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[27] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[28] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[29] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[30] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[31] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE <= rx_port_64:rxPort.TXN_DONE
TXN_RX_DONE_ACK => TXN_RX_DONE_ACK.IN1
TXN_TX <= tx_port_64:txPort.TXN
TXN_TX_ACK => TXN_TX_ACK.IN1
TXN_TX_LEN[0] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[1] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[2] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[3] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[4] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[5] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[6] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[7] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[8] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[9] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[10] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[11] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[12] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[13] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[14] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[15] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[16] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[17] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[18] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[19] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[20] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[21] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[22] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[23] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[24] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[25] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[26] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[27] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[28] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[29] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[30] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[31] <= tx_port_64:txPort.TXN_LEN
TXN_TX_OFF_LAST[0] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[1] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[2] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[3] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[4] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[5] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[6] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[7] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[8] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[9] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[10] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[11] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[12] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[13] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[14] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[15] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[16] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[17] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[18] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[19] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[20] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[21] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[22] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[23] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[24] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[25] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[26] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[27] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[28] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[29] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[30] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[31] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_DONE_LEN[0] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[1] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[2] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[3] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[4] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[5] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[6] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[7] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[8] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[9] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[10] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[11] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[12] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[13] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[14] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[15] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[16] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[17] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[18] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[19] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[20] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[21] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[22] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[23] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[24] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[25] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[26] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[27] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[28] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[29] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[30] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[31] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE <= tx_port_64:txPort.TXN_DONE
TXN_TX_DONE_ACK => TXN_TX_DONE_ACK.IN1
RX_REQ <= rx_port_64:rxPort.RX_REQ
RX_REQ_ACK => RX_REQ_ACK.IN1
RX_REQ_TAG[0] <= rx_port_64:rxPort.RX_REQ_TAG
RX_REQ_TAG[1] <= rx_port_64:rxPort.RX_REQ_TAG
RX_REQ_ADDR[0] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[1] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[2] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[3] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[4] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[5] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[6] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[7] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[8] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[9] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[10] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[11] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[12] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[13] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[14] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[15] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[16] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[17] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[18] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[19] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[20] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[21] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[22] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[23] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[24] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[25] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[26] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[27] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[28] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[29] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[30] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[31] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[32] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[33] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[34] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[35] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[36] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[37] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[38] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[39] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[40] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[41] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[42] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[43] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[44] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[45] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[46] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[47] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[48] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[49] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[50] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[51] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[52] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[53] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[54] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[55] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[56] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[57] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[58] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[59] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[60] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[61] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[62] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[63] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_LEN[0] <= rx_port_64:rxPort.RX_REQ_LEN
RX_REQ_LEN[1] <= rx_port_64:rxPort.RX_REQ_LEN
RX_REQ_LEN[2] <= rx_port_64:rxPort.RX_REQ_LEN
RX_REQ_LEN[3] <= rx_port_64:rxPort.RX_REQ_LEN
RX_REQ_LEN[4] <= rx_port_64:rxPort.RX_REQ_LEN
RX_REQ_LEN[5] <= rx_port_64:rxPort.RX_REQ_LEN
RX_REQ_LEN[6] <= rx_port_64:rxPort.RX_REQ_LEN
RX_REQ_LEN[7] <= rx_port_64:rxPort.RX_REQ_LEN
RX_REQ_LEN[8] <= rx_port_64:rxPort.RX_REQ_LEN
RX_REQ_LEN[9] <= rx_port_64:rxPort.RX_REQ_LEN
TX_REQ <= tx_port_64:txPort.TX_REQ
TX_REQ_ACK => TX_REQ_ACK.IN1
TX_ADDR[0] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[1] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[2] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[3] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[4] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[5] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[6] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[7] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[8] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[9] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[10] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[11] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[12] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[13] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[14] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[15] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[16] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[17] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[18] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[19] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[20] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[21] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[22] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[23] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[24] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[25] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[26] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[27] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[28] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[29] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[30] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[31] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[32] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[33] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[34] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[35] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[36] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[37] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[38] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[39] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[40] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[41] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[42] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[43] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[44] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[45] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[46] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[47] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[48] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[49] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[50] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[51] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[52] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[53] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[54] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[55] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[56] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[57] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[58] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[59] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[60] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[61] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[62] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[63] <= tx_port_64:txPort.TX_ADDR
TX_LEN[0] <= tx_port_64:txPort.TX_LEN
TX_LEN[1] <= tx_port_64:txPort.TX_LEN
TX_LEN[2] <= tx_port_64:txPort.TX_LEN
TX_LEN[3] <= tx_port_64:txPort.TX_LEN
TX_LEN[4] <= tx_port_64:txPort.TX_LEN
TX_LEN[5] <= tx_port_64:txPort.TX_LEN
TX_LEN[6] <= tx_port_64:txPort.TX_LEN
TX_LEN[7] <= tx_port_64:txPort.TX_LEN
TX_LEN[8] <= tx_port_64:txPort.TX_LEN
TX_LEN[9] <= tx_port_64:txPort.TX_LEN
TX_DATA[0] <= tx_port_64:txPort.TX_DATA
TX_DATA[1] <= tx_port_64:txPort.TX_DATA
TX_DATA[2] <= tx_port_64:txPort.TX_DATA
TX_DATA[3] <= tx_port_64:txPort.TX_DATA
TX_DATA[4] <= tx_port_64:txPort.TX_DATA
TX_DATA[5] <= tx_port_64:txPort.TX_DATA
TX_DATA[6] <= tx_port_64:txPort.TX_DATA
TX_DATA[7] <= tx_port_64:txPort.TX_DATA
TX_DATA[8] <= tx_port_64:txPort.TX_DATA
TX_DATA[9] <= tx_port_64:txPort.TX_DATA
TX_DATA[10] <= tx_port_64:txPort.TX_DATA
TX_DATA[11] <= tx_port_64:txPort.TX_DATA
TX_DATA[12] <= tx_port_64:txPort.TX_DATA
TX_DATA[13] <= tx_port_64:txPort.TX_DATA
TX_DATA[14] <= tx_port_64:txPort.TX_DATA
TX_DATA[15] <= tx_port_64:txPort.TX_DATA
TX_DATA[16] <= tx_port_64:txPort.TX_DATA
TX_DATA[17] <= tx_port_64:txPort.TX_DATA
TX_DATA[18] <= tx_port_64:txPort.TX_DATA
TX_DATA[19] <= tx_port_64:txPort.TX_DATA
TX_DATA[20] <= tx_port_64:txPort.TX_DATA
TX_DATA[21] <= tx_port_64:txPort.TX_DATA
TX_DATA[22] <= tx_port_64:txPort.TX_DATA
TX_DATA[23] <= tx_port_64:txPort.TX_DATA
TX_DATA[24] <= tx_port_64:txPort.TX_DATA
TX_DATA[25] <= tx_port_64:txPort.TX_DATA
TX_DATA[26] <= tx_port_64:txPort.TX_DATA
TX_DATA[27] <= tx_port_64:txPort.TX_DATA
TX_DATA[28] <= tx_port_64:txPort.TX_DATA
TX_DATA[29] <= tx_port_64:txPort.TX_DATA
TX_DATA[30] <= tx_port_64:txPort.TX_DATA
TX_DATA[31] <= tx_port_64:txPort.TX_DATA
TX_DATA[32] <= tx_port_64:txPort.TX_DATA
TX_DATA[33] <= tx_port_64:txPort.TX_DATA
TX_DATA[34] <= tx_port_64:txPort.TX_DATA
TX_DATA[35] <= tx_port_64:txPort.TX_DATA
TX_DATA[36] <= tx_port_64:txPort.TX_DATA
TX_DATA[37] <= tx_port_64:txPort.TX_DATA
TX_DATA[38] <= tx_port_64:txPort.TX_DATA
TX_DATA[39] <= tx_port_64:txPort.TX_DATA
TX_DATA[40] <= tx_port_64:txPort.TX_DATA
TX_DATA[41] <= tx_port_64:txPort.TX_DATA
TX_DATA[42] <= tx_port_64:txPort.TX_DATA
TX_DATA[43] <= tx_port_64:txPort.TX_DATA
TX_DATA[44] <= tx_port_64:txPort.TX_DATA
TX_DATA[45] <= tx_port_64:txPort.TX_DATA
TX_DATA[46] <= tx_port_64:txPort.TX_DATA
TX_DATA[47] <= tx_port_64:txPort.TX_DATA
TX_DATA[48] <= tx_port_64:txPort.TX_DATA
TX_DATA[49] <= tx_port_64:txPort.TX_DATA
TX_DATA[50] <= tx_port_64:txPort.TX_DATA
TX_DATA[51] <= tx_port_64:txPort.TX_DATA
TX_DATA[52] <= tx_port_64:txPort.TX_DATA
TX_DATA[53] <= tx_port_64:txPort.TX_DATA
TX_DATA[54] <= tx_port_64:txPort.TX_DATA
TX_DATA[55] <= tx_port_64:txPort.TX_DATA
TX_DATA[56] <= tx_port_64:txPort.TX_DATA
TX_DATA[57] <= tx_port_64:txPort.TX_DATA
TX_DATA[58] <= tx_port_64:txPort.TX_DATA
TX_DATA[59] <= tx_port_64:txPort.TX_DATA
TX_DATA[60] <= tx_port_64:txPort.TX_DATA
TX_DATA[61] <= tx_port_64:txPort.TX_DATA
TX_DATA[62] <= tx_port_64:txPort.TX_DATA
TX_DATA[63] <= tx_port_64:txPort.TX_DATA
TX_DATA_REN => TX_DATA_REN.IN1
TX_SENT => TX_SENT.IN1
MAIN_DATA_EN[0] => MAIN_DATA_EN[0].IN1
MAIN_DATA_EN[1] => MAIN_DATA_EN[1].IN1
MAIN_DONE => MAIN_DONE.IN1
MAIN_ERR => MAIN_ERR.IN1
SG_RX_DATA_EN[0] => SG_RX_DATA_EN[0].IN1
SG_RX_DATA_EN[1] => SG_RX_DATA_EN[1].IN1
SG_RX_DONE => SG_RX_DONE.IN1
SG_RX_ERR => SG_RX_ERR.IN1
SG_TX_DATA_EN[0] => SG_TX_DATA_EN[0].IN1
SG_TX_DATA_EN[1] => SG_TX_DATA_EN[1].IN1
SG_TX_DONE => SG_TX_DONE.IN1
SG_TX_ERR => SG_TX_ERR.IN1
CHNL_RX_CLK => CHNL_RX_CLK.IN1
CHNL_RX <= rx_port_64:rxPort.CHNL_RX
CHNL_RX_ACK => CHNL_RX_ACK.IN1
CHNL_RX_LAST <= rx_port_64:rxPort.CHNL_RX_LAST
CHNL_RX_LEN[0] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[1] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[2] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[3] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[4] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[5] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[6] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[7] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[8] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[9] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[10] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[11] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[12] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[13] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[14] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[15] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[16] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[17] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[18] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[19] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[20] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[21] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[22] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[23] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[24] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[25] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[26] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[27] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[28] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[29] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[30] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[31] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_OFF[0] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[1] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[2] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[3] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[4] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[5] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[6] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[7] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[8] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[9] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[10] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[11] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[12] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[13] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[14] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[15] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[16] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[17] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[18] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[19] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[20] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[21] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[22] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[23] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[24] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[25] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[26] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[27] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[28] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[29] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[30] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_DATA[0] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[1] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[2] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[3] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[4] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[5] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[6] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[7] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[8] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[9] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[10] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[11] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[12] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[13] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[14] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[15] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[16] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[17] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[18] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[19] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[20] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[21] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[22] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[23] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[24] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[25] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[26] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[27] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[28] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[29] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[30] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[31] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[32] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[33] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[34] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[35] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[36] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[37] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[38] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[39] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[40] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[41] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[42] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[43] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[44] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[45] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[46] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[47] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[48] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[49] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[50] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[51] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[52] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[53] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[54] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[55] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[56] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[57] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[58] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[59] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[60] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[61] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[62] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[63] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA_VALID <= rx_port_64:rxPort.CHNL_RX_DATA_VALID
CHNL_RX_DATA_REN => CHNL_RX_DATA_REN.IN1
CHNL_TX_CLK => CHNL_TX_CLK.IN1
CHNL_TX => CHNL_TX.IN1
CHNL_TX_ACK <= tx_port_64:txPort.CHNL_TX_ACK
CHNL_TX_LAST => CHNL_TX_LAST.IN1
CHNL_TX_LEN[0] => CHNL_TX_LEN[0].IN1
CHNL_TX_LEN[1] => CHNL_TX_LEN[1].IN1
CHNL_TX_LEN[2] => CHNL_TX_LEN[2].IN1
CHNL_TX_LEN[3] => CHNL_TX_LEN[3].IN1
CHNL_TX_LEN[4] => CHNL_TX_LEN[4].IN1
CHNL_TX_LEN[5] => CHNL_TX_LEN[5].IN1
CHNL_TX_LEN[6] => CHNL_TX_LEN[6].IN1
CHNL_TX_LEN[7] => CHNL_TX_LEN[7].IN1
CHNL_TX_LEN[8] => CHNL_TX_LEN[8].IN1
CHNL_TX_LEN[9] => CHNL_TX_LEN[9].IN1
CHNL_TX_LEN[10] => CHNL_TX_LEN[10].IN1
CHNL_TX_LEN[11] => CHNL_TX_LEN[11].IN1
CHNL_TX_LEN[12] => CHNL_TX_LEN[12].IN1
CHNL_TX_LEN[13] => CHNL_TX_LEN[13].IN1
CHNL_TX_LEN[14] => CHNL_TX_LEN[14].IN1
CHNL_TX_LEN[15] => CHNL_TX_LEN[15].IN1
CHNL_TX_LEN[16] => CHNL_TX_LEN[16].IN1
CHNL_TX_LEN[17] => CHNL_TX_LEN[17].IN1
CHNL_TX_LEN[18] => CHNL_TX_LEN[18].IN1
CHNL_TX_LEN[19] => CHNL_TX_LEN[19].IN1
CHNL_TX_LEN[20] => CHNL_TX_LEN[20].IN1
CHNL_TX_LEN[21] => CHNL_TX_LEN[21].IN1
CHNL_TX_LEN[22] => CHNL_TX_LEN[22].IN1
CHNL_TX_LEN[23] => CHNL_TX_LEN[23].IN1
CHNL_TX_LEN[24] => CHNL_TX_LEN[24].IN1
CHNL_TX_LEN[25] => CHNL_TX_LEN[25].IN1
CHNL_TX_LEN[26] => CHNL_TX_LEN[26].IN1
CHNL_TX_LEN[27] => CHNL_TX_LEN[27].IN1
CHNL_TX_LEN[28] => CHNL_TX_LEN[28].IN1
CHNL_TX_LEN[29] => CHNL_TX_LEN[29].IN1
CHNL_TX_LEN[30] => CHNL_TX_LEN[30].IN1
CHNL_TX_LEN[31] => CHNL_TX_LEN[31].IN1
CHNL_TX_OFF[0] => CHNL_TX_OFF[0].IN1
CHNL_TX_OFF[1] => CHNL_TX_OFF[1].IN1
CHNL_TX_OFF[2] => CHNL_TX_OFF[2].IN1
CHNL_TX_OFF[3] => CHNL_TX_OFF[3].IN1
CHNL_TX_OFF[4] => CHNL_TX_OFF[4].IN1
CHNL_TX_OFF[5] => CHNL_TX_OFF[5].IN1
CHNL_TX_OFF[6] => CHNL_TX_OFF[6].IN1
CHNL_TX_OFF[7] => CHNL_TX_OFF[7].IN1
CHNL_TX_OFF[8] => CHNL_TX_OFF[8].IN1
CHNL_TX_OFF[9] => CHNL_TX_OFF[9].IN1
CHNL_TX_OFF[10] => CHNL_TX_OFF[10].IN1
CHNL_TX_OFF[11] => CHNL_TX_OFF[11].IN1
CHNL_TX_OFF[12] => CHNL_TX_OFF[12].IN1
CHNL_TX_OFF[13] => CHNL_TX_OFF[13].IN1
CHNL_TX_OFF[14] => CHNL_TX_OFF[14].IN1
CHNL_TX_OFF[15] => CHNL_TX_OFF[15].IN1
CHNL_TX_OFF[16] => CHNL_TX_OFF[16].IN1
CHNL_TX_OFF[17] => CHNL_TX_OFF[17].IN1
CHNL_TX_OFF[18] => CHNL_TX_OFF[18].IN1
CHNL_TX_OFF[19] => CHNL_TX_OFF[19].IN1
CHNL_TX_OFF[20] => CHNL_TX_OFF[20].IN1
CHNL_TX_OFF[21] => CHNL_TX_OFF[21].IN1
CHNL_TX_OFF[22] => CHNL_TX_OFF[22].IN1
CHNL_TX_OFF[23] => CHNL_TX_OFF[23].IN1
CHNL_TX_OFF[24] => CHNL_TX_OFF[24].IN1
CHNL_TX_OFF[25] => CHNL_TX_OFF[25].IN1
CHNL_TX_OFF[26] => CHNL_TX_OFF[26].IN1
CHNL_TX_OFF[27] => CHNL_TX_OFF[27].IN1
CHNL_TX_OFF[28] => CHNL_TX_OFF[28].IN1
CHNL_TX_OFF[29] => CHNL_TX_OFF[29].IN1
CHNL_TX_OFF[30] => CHNL_TX_OFF[30].IN1
CHNL_TX_DATA[0] => CHNL_TX_DATA[0].IN1
CHNL_TX_DATA[1] => CHNL_TX_DATA[1].IN1
CHNL_TX_DATA[2] => CHNL_TX_DATA[2].IN1
CHNL_TX_DATA[3] => CHNL_TX_DATA[3].IN1
CHNL_TX_DATA[4] => CHNL_TX_DATA[4].IN1
CHNL_TX_DATA[5] => CHNL_TX_DATA[5].IN1
CHNL_TX_DATA[6] => CHNL_TX_DATA[6].IN1
CHNL_TX_DATA[7] => CHNL_TX_DATA[7].IN1
CHNL_TX_DATA[8] => CHNL_TX_DATA[8].IN1
CHNL_TX_DATA[9] => CHNL_TX_DATA[9].IN1
CHNL_TX_DATA[10] => CHNL_TX_DATA[10].IN1
CHNL_TX_DATA[11] => CHNL_TX_DATA[11].IN1
CHNL_TX_DATA[12] => CHNL_TX_DATA[12].IN1
CHNL_TX_DATA[13] => CHNL_TX_DATA[13].IN1
CHNL_TX_DATA[14] => CHNL_TX_DATA[14].IN1
CHNL_TX_DATA[15] => CHNL_TX_DATA[15].IN1
CHNL_TX_DATA[16] => CHNL_TX_DATA[16].IN1
CHNL_TX_DATA[17] => CHNL_TX_DATA[17].IN1
CHNL_TX_DATA[18] => CHNL_TX_DATA[18].IN1
CHNL_TX_DATA[19] => CHNL_TX_DATA[19].IN1
CHNL_TX_DATA[20] => CHNL_TX_DATA[20].IN1
CHNL_TX_DATA[21] => CHNL_TX_DATA[21].IN1
CHNL_TX_DATA[22] => CHNL_TX_DATA[22].IN1
CHNL_TX_DATA[23] => CHNL_TX_DATA[23].IN1
CHNL_TX_DATA[24] => CHNL_TX_DATA[24].IN1
CHNL_TX_DATA[25] => CHNL_TX_DATA[25].IN1
CHNL_TX_DATA[26] => CHNL_TX_DATA[26].IN1
CHNL_TX_DATA[27] => CHNL_TX_DATA[27].IN1
CHNL_TX_DATA[28] => CHNL_TX_DATA[28].IN1
CHNL_TX_DATA[29] => CHNL_TX_DATA[29].IN1
CHNL_TX_DATA[30] => CHNL_TX_DATA[30].IN1
CHNL_TX_DATA[31] => CHNL_TX_DATA[31].IN1
CHNL_TX_DATA[32] => CHNL_TX_DATA[32].IN1
CHNL_TX_DATA[33] => CHNL_TX_DATA[33].IN1
CHNL_TX_DATA[34] => CHNL_TX_DATA[34].IN1
CHNL_TX_DATA[35] => CHNL_TX_DATA[35].IN1
CHNL_TX_DATA[36] => CHNL_TX_DATA[36].IN1
CHNL_TX_DATA[37] => CHNL_TX_DATA[37].IN1
CHNL_TX_DATA[38] => CHNL_TX_DATA[38].IN1
CHNL_TX_DATA[39] => CHNL_TX_DATA[39].IN1
CHNL_TX_DATA[40] => CHNL_TX_DATA[40].IN1
CHNL_TX_DATA[41] => CHNL_TX_DATA[41].IN1
CHNL_TX_DATA[42] => CHNL_TX_DATA[42].IN1
CHNL_TX_DATA[43] => CHNL_TX_DATA[43].IN1
CHNL_TX_DATA[44] => CHNL_TX_DATA[44].IN1
CHNL_TX_DATA[45] => CHNL_TX_DATA[45].IN1
CHNL_TX_DATA[46] => CHNL_TX_DATA[46].IN1
CHNL_TX_DATA[47] => CHNL_TX_DATA[47].IN1
CHNL_TX_DATA[48] => CHNL_TX_DATA[48].IN1
CHNL_TX_DATA[49] => CHNL_TX_DATA[49].IN1
CHNL_TX_DATA[50] => CHNL_TX_DATA[50].IN1
CHNL_TX_DATA[51] => CHNL_TX_DATA[51].IN1
CHNL_TX_DATA[52] => CHNL_TX_DATA[52].IN1
CHNL_TX_DATA[53] => CHNL_TX_DATA[53].IN1
CHNL_TX_DATA[54] => CHNL_TX_DATA[54].IN1
CHNL_TX_DATA[55] => CHNL_TX_DATA[55].IN1
CHNL_TX_DATA[56] => CHNL_TX_DATA[56].IN1
CHNL_TX_DATA[57] => CHNL_TX_DATA[57].IN1
CHNL_TX_DATA[58] => CHNL_TX_DATA[58].IN1
CHNL_TX_DATA[59] => CHNL_TX_DATA[59].IN1
CHNL_TX_DATA[60] => CHNL_TX_DATA[60].IN1
CHNL_TX_DATA[61] => CHNL_TX_DATA[61].IN1
CHNL_TX_DATA[62] => CHNL_TX_DATA[62].IN1
CHNL_TX_DATA[63] => CHNL_TX_DATA[63].IN1
CHNL_TX_DATA_VALID => CHNL_TX_DATA_VALID.IN1
CHNL_TX_DATA_REN <= tx_port_64:txPort.CHNL_TX_DATA_REN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort
CLK => CLK.IN4
RST => rWideRst.OUTPUTSELECT
RST => rWideRst.OUTPUTSELECT
RST => rWideRst.OUTPUTSELECT
RST => rWideRst.OUTPUTSELECT
RST => rWideRst[0].DATAIN
CONFIG_MAX_READ_REQUEST_SIZE[0] => sg_list_requester:sgRxReq.CONFIG_MAX_READ_REQUEST_SIZE[0]
CONFIG_MAX_READ_REQUEST_SIZE[0] => sg_list_requester:sgTxReq.CONFIG_MAX_READ_REQUEST_SIZE[0]
CONFIG_MAX_READ_REQUEST_SIZE[0] => rx_port_reader:reader.CONFIG_MAX_READ_REQUEST_SIZE[0]
CONFIG_MAX_READ_REQUEST_SIZE[1] => sg_list_requester:sgRxReq.CONFIG_MAX_READ_REQUEST_SIZE[1]
CONFIG_MAX_READ_REQUEST_SIZE[1] => sg_list_requester:sgTxReq.CONFIG_MAX_READ_REQUEST_SIZE[1]
CONFIG_MAX_READ_REQUEST_SIZE[1] => rx_port_reader:reader.CONFIG_MAX_READ_REQUEST_SIZE[1]
CONFIG_MAX_READ_REQUEST_SIZE[2] => sg_list_requester:sgRxReq.CONFIG_MAX_READ_REQUEST_SIZE[2]
CONFIG_MAX_READ_REQUEST_SIZE[2] => sg_list_requester:sgTxReq.CONFIG_MAX_READ_REQUEST_SIZE[2]
CONFIG_MAX_READ_REQUEST_SIZE[2] => rx_port_reader:reader.CONFIG_MAX_READ_REQUEST_SIZE[2]
SG_RX_BUF_RECVD <= sg_list_requester:sgRxReq.BUF_RECVD
SG_RX_BUF_DATA[0] => sg_list_requester:sgRxReq.BUF_DATA[0]
SG_RX_BUF_DATA[1] => sg_list_requester:sgRxReq.BUF_DATA[1]
SG_RX_BUF_DATA[2] => sg_list_requester:sgRxReq.BUF_DATA[2]
SG_RX_BUF_DATA[3] => sg_list_requester:sgRxReq.BUF_DATA[3]
SG_RX_BUF_DATA[4] => sg_list_requester:sgRxReq.BUF_DATA[4]
SG_RX_BUF_DATA[5] => sg_list_requester:sgRxReq.BUF_DATA[5]
SG_RX_BUF_DATA[6] => sg_list_requester:sgRxReq.BUF_DATA[6]
SG_RX_BUF_DATA[7] => sg_list_requester:sgRxReq.BUF_DATA[7]
SG_RX_BUF_DATA[8] => sg_list_requester:sgRxReq.BUF_DATA[8]
SG_RX_BUF_DATA[9] => sg_list_requester:sgRxReq.BUF_DATA[9]
SG_RX_BUF_DATA[10] => sg_list_requester:sgRxReq.BUF_DATA[10]
SG_RX_BUF_DATA[11] => sg_list_requester:sgRxReq.BUF_DATA[11]
SG_RX_BUF_DATA[12] => sg_list_requester:sgRxReq.BUF_DATA[12]
SG_RX_BUF_DATA[13] => sg_list_requester:sgRxReq.BUF_DATA[13]
SG_RX_BUF_DATA[14] => sg_list_requester:sgRxReq.BUF_DATA[14]
SG_RX_BUF_DATA[15] => sg_list_requester:sgRxReq.BUF_DATA[15]
SG_RX_BUF_DATA[16] => sg_list_requester:sgRxReq.BUF_DATA[16]
SG_RX_BUF_DATA[17] => sg_list_requester:sgRxReq.BUF_DATA[17]
SG_RX_BUF_DATA[18] => sg_list_requester:sgRxReq.BUF_DATA[18]
SG_RX_BUF_DATA[19] => sg_list_requester:sgRxReq.BUF_DATA[19]
SG_RX_BUF_DATA[20] => sg_list_requester:sgRxReq.BUF_DATA[20]
SG_RX_BUF_DATA[21] => sg_list_requester:sgRxReq.BUF_DATA[21]
SG_RX_BUF_DATA[22] => sg_list_requester:sgRxReq.BUF_DATA[22]
SG_RX_BUF_DATA[23] => sg_list_requester:sgRxReq.BUF_DATA[23]
SG_RX_BUF_DATA[24] => sg_list_requester:sgRxReq.BUF_DATA[24]
SG_RX_BUF_DATA[25] => sg_list_requester:sgRxReq.BUF_DATA[25]
SG_RX_BUF_DATA[26] => sg_list_requester:sgRxReq.BUF_DATA[26]
SG_RX_BUF_DATA[27] => sg_list_requester:sgRxReq.BUF_DATA[27]
SG_RX_BUF_DATA[28] => sg_list_requester:sgRxReq.BUF_DATA[28]
SG_RX_BUF_DATA[29] => sg_list_requester:sgRxReq.BUF_DATA[29]
SG_RX_BUF_DATA[30] => sg_list_requester:sgRxReq.BUF_DATA[30]
SG_RX_BUF_DATA[31] => sg_list_requester:sgRxReq.BUF_DATA[31]
SG_RX_BUF_LEN_VALID => sg_list_requester:sgRxReq.BUF_LEN_VALID
SG_RX_BUF_ADDR_HI_VALID => sg_list_requester:sgRxReq.BUF_ADDR_HI_VALID
SG_RX_BUF_ADDR_LO_VALID => sg_list_requester:sgRxReq.BUF_ADDR_LO_VALID
SG_TX_BUF_RECVD <= sg_list_requester:sgTxReq.BUF_RECVD
SG_TX_BUF_DATA[0] => sg_list_requester:sgTxReq.BUF_DATA[0]
SG_TX_BUF_DATA[1] => sg_list_requester:sgTxReq.BUF_DATA[1]
SG_TX_BUF_DATA[2] => sg_list_requester:sgTxReq.BUF_DATA[2]
SG_TX_BUF_DATA[3] => sg_list_requester:sgTxReq.BUF_DATA[3]
SG_TX_BUF_DATA[4] => sg_list_requester:sgTxReq.BUF_DATA[4]
SG_TX_BUF_DATA[5] => sg_list_requester:sgTxReq.BUF_DATA[5]
SG_TX_BUF_DATA[6] => sg_list_requester:sgTxReq.BUF_DATA[6]
SG_TX_BUF_DATA[7] => sg_list_requester:sgTxReq.BUF_DATA[7]
SG_TX_BUF_DATA[8] => sg_list_requester:sgTxReq.BUF_DATA[8]
SG_TX_BUF_DATA[9] => sg_list_requester:sgTxReq.BUF_DATA[9]
SG_TX_BUF_DATA[10] => sg_list_requester:sgTxReq.BUF_DATA[10]
SG_TX_BUF_DATA[11] => sg_list_requester:sgTxReq.BUF_DATA[11]
SG_TX_BUF_DATA[12] => sg_list_requester:sgTxReq.BUF_DATA[12]
SG_TX_BUF_DATA[13] => sg_list_requester:sgTxReq.BUF_DATA[13]
SG_TX_BUF_DATA[14] => sg_list_requester:sgTxReq.BUF_DATA[14]
SG_TX_BUF_DATA[15] => sg_list_requester:sgTxReq.BUF_DATA[15]
SG_TX_BUF_DATA[16] => sg_list_requester:sgTxReq.BUF_DATA[16]
SG_TX_BUF_DATA[17] => sg_list_requester:sgTxReq.BUF_DATA[17]
SG_TX_BUF_DATA[18] => sg_list_requester:sgTxReq.BUF_DATA[18]
SG_TX_BUF_DATA[19] => sg_list_requester:sgTxReq.BUF_DATA[19]
SG_TX_BUF_DATA[20] => sg_list_requester:sgTxReq.BUF_DATA[20]
SG_TX_BUF_DATA[21] => sg_list_requester:sgTxReq.BUF_DATA[21]
SG_TX_BUF_DATA[22] => sg_list_requester:sgTxReq.BUF_DATA[22]
SG_TX_BUF_DATA[23] => sg_list_requester:sgTxReq.BUF_DATA[23]
SG_TX_BUF_DATA[24] => sg_list_requester:sgTxReq.BUF_DATA[24]
SG_TX_BUF_DATA[25] => sg_list_requester:sgTxReq.BUF_DATA[25]
SG_TX_BUF_DATA[26] => sg_list_requester:sgTxReq.BUF_DATA[26]
SG_TX_BUF_DATA[27] => sg_list_requester:sgTxReq.BUF_DATA[27]
SG_TX_BUF_DATA[28] => sg_list_requester:sgTxReq.BUF_DATA[28]
SG_TX_BUF_DATA[29] => sg_list_requester:sgTxReq.BUF_DATA[29]
SG_TX_BUF_DATA[30] => sg_list_requester:sgTxReq.BUF_DATA[30]
SG_TX_BUF_DATA[31] => sg_list_requester:sgTxReq.BUF_DATA[31]
SG_TX_BUF_LEN_VALID => sg_list_requester:sgTxReq.BUF_LEN_VALID
SG_TX_BUF_ADDR_HI_VALID => sg_list_requester:sgTxReq.BUF_ADDR_HI_VALID
SG_TX_BUF_ADDR_LO_VALID => sg_list_requester:sgTxReq.BUF_ADDR_LO_VALID
SG_DATA[0] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[1] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[2] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[3] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[4] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[5] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[6] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[7] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[8] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[9] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[10] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[11] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[12] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[13] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[14] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[15] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[16] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[17] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[18] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[19] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[20] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[21] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[22] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[23] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[24] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[25] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[26] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[27] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[28] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[29] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[30] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[31] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[32] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[33] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[34] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[35] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[36] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[37] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[38] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[39] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[40] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[41] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[42] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[43] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[44] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[45] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[46] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[47] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[48] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[49] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[50] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[51] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[52] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[53] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[54] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[55] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[56] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[57] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[58] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[59] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[60] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[61] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[62] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[63] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA_EMPTY <= sync_fifo:sgTxFifo.EMPTY
SG_DATA_REN => SG_DATA_REN.IN1
SG_RST => sg_list_requester:sgTxReq.USER_RST
SG_ERR <= SG_ERR.DB_MAX_OUTPUT_PORT_TYPE
TXN_DATA[0] => rx_port_reader:reader.TXN_DATA[0]
TXN_DATA[1] => rx_port_reader:reader.TXN_DATA[1]
TXN_DATA[2] => rx_port_reader:reader.TXN_DATA[2]
TXN_DATA[3] => rx_port_reader:reader.TXN_DATA[3]
TXN_DATA[4] => rx_port_reader:reader.TXN_DATA[4]
TXN_DATA[5] => rx_port_reader:reader.TXN_DATA[5]
TXN_DATA[6] => rx_port_reader:reader.TXN_DATA[6]
TXN_DATA[7] => rx_port_reader:reader.TXN_DATA[7]
TXN_DATA[8] => rx_port_reader:reader.TXN_DATA[8]
TXN_DATA[9] => rx_port_reader:reader.TXN_DATA[9]
TXN_DATA[10] => rx_port_reader:reader.TXN_DATA[10]
TXN_DATA[11] => rx_port_reader:reader.TXN_DATA[11]
TXN_DATA[12] => rx_port_reader:reader.TXN_DATA[12]
TXN_DATA[13] => rx_port_reader:reader.TXN_DATA[13]
TXN_DATA[14] => rx_port_reader:reader.TXN_DATA[14]
TXN_DATA[15] => rx_port_reader:reader.TXN_DATA[15]
TXN_DATA[16] => rx_port_reader:reader.TXN_DATA[16]
TXN_DATA[17] => rx_port_reader:reader.TXN_DATA[17]
TXN_DATA[18] => rx_port_reader:reader.TXN_DATA[18]
TXN_DATA[19] => rx_port_reader:reader.TXN_DATA[19]
TXN_DATA[20] => rx_port_reader:reader.TXN_DATA[20]
TXN_DATA[21] => rx_port_reader:reader.TXN_DATA[21]
TXN_DATA[22] => rx_port_reader:reader.TXN_DATA[22]
TXN_DATA[23] => rx_port_reader:reader.TXN_DATA[23]
TXN_DATA[24] => rx_port_reader:reader.TXN_DATA[24]
TXN_DATA[25] => rx_port_reader:reader.TXN_DATA[25]
TXN_DATA[26] => rx_port_reader:reader.TXN_DATA[26]
TXN_DATA[27] => rx_port_reader:reader.TXN_DATA[27]
TXN_DATA[28] => rx_port_reader:reader.TXN_DATA[28]
TXN_DATA[29] => rx_port_reader:reader.TXN_DATA[29]
TXN_DATA[30] => rx_port_reader:reader.TXN_DATA[30]
TXN_DATA[31] => rx_port_reader:reader.TXN_DATA[31]
TXN_LEN_VALID => rx_port_reader:reader.TXN_LEN_VALID
TXN_OFF_LAST_VALID => rx_port_reader:reader.TXN_OFF_LAST_VALID
TXN_DONE_LEN[0] <= rx_port_reader:reader.TXN_DONE_LEN[0]
TXN_DONE_LEN[1] <= rx_port_reader:reader.TXN_DONE_LEN[1]
TXN_DONE_LEN[2] <= rx_port_reader:reader.TXN_DONE_LEN[2]
TXN_DONE_LEN[3] <= rx_port_reader:reader.TXN_DONE_LEN[3]
TXN_DONE_LEN[4] <= rx_port_reader:reader.TXN_DONE_LEN[4]
TXN_DONE_LEN[5] <= rx_port_reader:reader.TXN_DONE_LEN[5]
TXN_DONE_LEN[6] <= rx_port_reader:reader.TXN_DONE_LEN[6]
TXN_DONE_LEN[7] <= rx_port_reader:reader.TXN_DONE_LEN[7]
TXN_DONE_LEN[8] <= rx_port_reader:reader.TXN_DONE_LEN[8]
TXN_DONE_LEN[9] <= rx_port_reader:reader.TXN_DONE_LEN[9]
TXN_DONE_LEN[10] <= rx_port_reader:reader.TXN_DONE_LEN[10]
TXN_DONE_LEN[11] <= rx_port_reader:reader.TXN_DONE_LEN[11]
TXN_DONE_LEN[12] <= rx_port_reader:reader.TXN_DONE_LEN[12]
TXN_DONE_LEN[13] <= rx_port_reader:reader.TXN_DONE_LEN[13]
TXN_DONE_LEN[14] <= rx_port_reader:reader.TXN_DONE_LEN[14]
TXN_DONE_LEN[15] <= rx_port_reader:reader.TXN_DONE_LEN[15]
TXN_DONE_LEN[16] <= rx_port_reader:reader.TXN_DONE_LEN[16]
TXN_DONE_LEN[17] <= rx_port_reader:reader.TXN_DONE_LEN[17]
TXN_DONE_LEN[18] <= rx_port_reader:reader.TXN_DONE_LEN[18]
TXN_DONE_LEN[19] <= rx_port_reader:reader.TXN_DONE_LEN[19]
TXN_DONE_LEN[20] <= rx_port_reader:reader.TXN_DONE_LEN[20]
TXN_DONE_LEN[21] <= rx_port_reader:reader.TXN_DONE_LEN[21]
TXN_DONE_LEN[22] <= rx_port_reader:reader.TXN_DONE_LEN[22]
TXN_DONE_LEN[23] <= rx_port_reader:reader.TXN_DONE_LEN[23]
TXN_DONE_LEN[24] <= rx_port_reader:reader.TXN_DONE_LEN[24]
TXN_DONE_LEN[25] <= rx_port_reader:reader.TXN_DONE_LEN[25]
TXN_DONE_LEN[26] <= rx_port_reader:reader.TXN_DONE_LEN[26]
TXN_DONE_LEN[27] <= rx_port_reader:reader.TXN_DONE_LEN[27]
TXN_DONE_LEN[28] <= rx_port_reader:reader.TXN_DONE_LEN[28]
TXN_DONE_LEN[29] <= rx_port_reader:reader.TXN_DONE_LEN[29]
TXN_DONE_LEN[30] <= rx_port_reader:reader.TXN_DONE_LEN[30]
TXN_DONE_LEN[31] <= rx_port_reader:reader.TXN_DONE_LEN[31]
TXN_DONE <= rx_port_reader:reader.TXN_DONE
TXN_DONE_ACK => rx_port_reader:reader.TXN_DONE_ACK
RX_REQ <= rx_port_requester_mux:requesterMux.RX_REQ
RX_REQ_ACK => rx_port_requester_mux:requesterMux.RX_REQ_ACK
RX_REQ_TAG[0] <= rx_port_requester_mux:requesterMux.RX_REQ_TAG[0]
RX_REQ_TAG[1] <= rx_port_requester_mux:requesterMux.RX_REQ_TAG[1]
RX_REQ_ADDR[0] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[0]
RX_REQ_ADDR[1] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[1]
RX_REQ_ADDR[2] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[2]
RX_REQ_ADDR[3] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[3]
RX_REQ_ADDR[4] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[4]
RX_REQ_ADDR[5] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[5]
RX_REQ_ADDR[6] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[6]
RX_REQ_ADDR[7] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[7]
RX_REQ_ADDR[8] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[8]
RX_REQ_ADDR[9] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[9]
RX_REQ_ADDR[10] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[10]
RX_REQ_ADDR[11] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[11]
RX_REQ_ADDR[12] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[12]
RX_REQ_ADDR[13] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[13]
RX_REQ_ADDR[14] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[14]
RX_REQ_ADDR[15] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[15]
RX_REQ_ADDR[16] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[16]
RX_REQ_ADDR[17] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[17]
RX_REQ_ADDR[18] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[18]
RX_REQ_ADDR[19] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[19]
RX_REQ_ADDR[20] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[20]
RX_REQ_ADDR[21] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[21]
RX_REQ_ADDR[22] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[22]
RX_REQ_ADDR[23] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[23]
RX_REQ_ADDR[24] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[24]
RX_REQ_ADDR[25] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[25]
RX_REQ_ADDR[26] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[26]
RX_REQ_ADDR[27] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[27]
RX_REQ_ADDR[28] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[28]
RX_REQ_ADDR[29] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[29]
RX_REQ_ADDR[30] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[30]
RX_REQ_ADDR[31] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[31]
RX_REQ_ADDR[32] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[32]
RX_REQ_ADDR[33] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[33]
RX_REQ_ADDR[34] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[34]
RX_REQ_ADDR[35] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[35]
RX_REQ_ADDR[36] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[36]
RX_REQ_ADDR[37] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[37]
RX_REQ_ADDR[38] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[38]
RX_REQ_ADDR[39] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[39]
RX_REQ_ADDR[40] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[40]
RX_REQ_ADDR[41] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[41]
RX_REQ_ADDR[42] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[42]
RX_REQ_ADDR[43] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[43]
RX_REQ_ADDR[44] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[44]
RX_REQ_ADDR[45] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[45]
RX_REQ_ADDR[46] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[46]
RX_REQ_ADDR[47] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[47]
RX_REQ_ADDR[48] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[48]
RX_REQ_ADDR[49] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[49]
RX_REQ_ADDR[50] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[50]
RX_REQ_ADDR[51] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[51]
RX_REQ_ADDR[52] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[52]
RX_REQ_ADDR[53] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[53]
RX_REQ_ADDR[54] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[54]
RX_REQ_ADDR[55] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[55]
RX_REQ_ADDR[56] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[56]
RX_REQ_ADDR[57] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[57]
RX_REQ_ADDR[58] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[58]
RX_REQ_ADDR[59] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[59]
RX_REQ_ADDR[60] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[60]
RX_REQ_ADDR[61] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[61]
RX_REQ_ADDR[62] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[62]
RX_REQ_ADDR[63] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[63]
RX_REQ_LEN[0] <= rx_port_requester_mux:requesterMux.RX_REQ_LEN[0]
RX_REQ_LEN[1] <= rx_port_requester_mux:requesterMux.RX_REQ_LEN[1]
RX_REQ_LEN[2] <= rx_port_requester_mux:requesterMux.RX_REQ_LEN[2]
RX_REQ_LEN[3] <= rx_port_requester_mux:requesterMux.RX_REQ_LEN[3]
RX_REQ_LEN[4] <= rx_port_requester_mux:requesterMux.RX_REQ_LEN[4]
RX_REQ_LEN[5] <= rx_port_requester_mux:requesterMux.RX_REQ_LEN[5]
RX_REQ_LEN[6] <= rx_port_requester_mux:requesterMux.RX_REQ_LEN[6]
RX_REQ_LEN[7] <= rx_port_requester_mux:requesterMux.RX_REQ_LEN[7]
RX_REQ_LEN[8] <= rx_port_requester_mux:requesterMux.RX_REQ_LEN[8]
RX_REQ_LEN[9] <= rx_port_requester_mux:requesterMux.RX_REQ_LEN[9]
MAIN_DATA[0] => fifo_packer_64:mainFifoPacker.DATA_IN[0]
MAIN_DATA[1] => fifo_packer_64:mainFifoPacker.DATA_IN[1]
MAIN_DATA[2] => fifo_packer_64:mainFifoPacker.DATA_IN[2]
MAIN_DATA[3] => fifo_packer_64:mainFifoPacker.DATA_IN[3]
MAIN_DATA[4] => fifo_packer_64:mainFifoPacker.DATA_IN[4]
MAIN_DATA[5] => fifo_packer_64:mainFifoPacker.DATA_IN[5]
MAIN_DATA[6] => fifo_packer_64:mainFifoPacker.DATA_IN[6]
MAIN_DATA[7] => fifo_packer_64:mainFifoPacker.DATA_IN[7]
MAIN_DATA[8] => fifo_packer_64:mainFifoPacker.DATA_IN[8]
MAIN_DATA[9] => fifo_packer_64:mainFifoPacker.DATA_IN[9]
MAIN_DATA[10] => fifo_packer_64:mainFifoPacker.DATA_IN[10]
MAIN_DATA[11] => fifo_packer_64:mainFifoPacker.DATA_IN[11]
MAIN_DATA[12] => fifo_packer_64:mainFifoPacker.DATA_IN[12]
MAIN_DATA[13] => fifo_packer_64:mainFifoPacker.DATA_IN[13]
MAIN_DATA[14] => fifo_packer_64:mainFifoPacker.DATA_IN[14]
MAIN_DATA[15] => fifo_packer_64:mainFifoPacker.DATA_IN[15]
MAIN_DATA[16] => fifo_packer_64:mainFifoPacker.DATA_IN[16]
MAIN_DATA[17] => fifo_packer_64:mainFifoPacker.DATA_IN[17]
MAIN_DATA[18] => fifo_packer_64:mainFifoPacker.DATA_IN[18]
MAIN_DATA[19] => fifo_packer_64:mainFifoPacker.DATA_IN[19]
MAIN_DATA[20] => fifo_packer_64:mainFifoPacker.DATA_IN[20]
MAIN_DATA[21] => fifo_packer_64:mainFifoPacker.DATA_IN[21]
MAIN_DATA[22] => fifo_packer_64:mainFifoPacker.DATA_IN[22]
MAIN_DATA[23] => fifo_packer_64:mainFifoPacker.DATA_IN[23]
MAIN_DATA[24] => fifo_packer_64:mainFifoPacker.DATA_IN[24]
MAIN_DATA[25] => fifo_packer_64:mainFifoPacker.DATA_IN[25]
MAIN_DATA[26] => fifo_packer_64:mainFifoPacker.DATA_IN[26]
MAIN_DATA[27] => fifo_packer_64:mainFifoPacker.DATA_IN[27]
MAIN_DATA[28] => fifo_packer_64:mainFifoPacker.DATA_IN[28]
MAIN_DATA[29] => fifo_packer_64:mainFifoPacker.DATA_IN[29]
MAIN_DATA[30] => fifo_packer_64:mainFifoPacker.DATA_IN[30]
MAIN_DATA[31] => fifo_packer_64:mainFifoPacker.DATA_IN[31]
MAIN_DATA[32] => fifo_packer_64:mainFifoPacker.DATA_IN[32]
MAIN_DATA[33] => fifo_packer_64:mainFifoPacker.DATA_IN[33]
MAIN_DATA[34] => fifo_packer_64:mainFifoPacker.DATA_IN[34]
MAIN_DATA[35] => fifo_packer_64:mainFifoPacker.DATA_IN[35]
MAIN_DATA[36] => fifo_packer_64:mainFifoPacker.DATA_IN[36]
MAIN_DATA[37] => fifo_packer_64:mainFifoPacker.DATA_IN[37]
MAIN_DATA[38] => fifo_packer_64:mainFifoPacker.DATA_IN[38]
MAIN_DATA[39] => fifo_packer_64:mainFifoPacker.DATA_IN[39]
MAIN_DATA[40] => fifo_packer_64:mainFifoPacker.DATA_IN[40]
MAIN_DATA[41] => fifo_packer_64:mainFifoPacker.DATA_IN[41]
MAIN_DATA[42] => fifo_packer_64:mainFifoPacker.DATA_IN[42]
MAIN_DATA[43] => fifo_packer_64:mainFifoPacker.DATA_IN[43]
MAIN_DATA[44] => fifo_packer_64:mainFifoPacker.DATA_IN[44]
MAIN_DATA[45] => fifo_packer_64:mainFifoPacker.DATA_IN[45]
MAIN_DATA[46] => fifo_packer_64:mainFifoPacker.DATA_IN[46]
MAIN_DATA[47] => fifo_packer_64:mainFifoPacker.DATA_IN[47]
MAIN_DATA[48] => fifo_packer_64:mainFifoPacker.DATA_IN[48]
MAIN_DATA[49] => fifo_packer_64:mainFifoPacker.DATA_IN[49]
MAIN_DATA[50] => fifo_packer_64:mainFifoPacker.DATA_IN[50]
MAIN_DATA[51] => fifo_packer_64:mainFifoPacker.DATA_IN[51]
MAIN_DATA[52] => fifo_packer_64:mainFifoPacker.DATA_IN[52]
MAIN_DATA[53] => fifo_packer_64:mainFifoPacker.DATA_IN[53]
MAIN_DATA[54] => fifo_packer_64:mainFifoPacker.DATA_IN[54]
MAIN_DATA[55] => fifo_packer_64:mainFifoPacker.DATA_IN[55]
MAIN_DATA[56] => fifo_packer_64:mainFifoPacker.DATA_IN[56]
MAIN_DATA[57] => fifo_packer_64:mainFifoPacker.DATA_IN[57]
MAIN_DATA[58] => fifo_packer_64:mainFifoPacker.DATA_IN[58]
MAIN_DATA[59] => fifo_packer_64:mainFifoPacker.DATA_IN[59]
MAIN_DATA[60] => fifo_packer_64:mainFifoPacker.DATA_IN[60]
MAIN_DATA[61] => fifo_packer_64:mainFifoPacker.DATA_IN[61]
MAIN_DATA[62] => fifo_packer_64:mainFifoPacker.DATA_IN[62]
MAIN_DATA[63] => fifo_packer_64:mainFifoPacker.DATA_IN[63]
MAIN_DATA_EN[0] => fifo_packer_64:mainFifoPacker.DATA_IN_EN[0]
MAIN_DATA_EN[0] => rx_port_reader:reader.RX_DATA_EN[0]
MAIN_DATA_EN[1] => fifo_packer_64:mainFifoPacker.DATA_IN_EN[1]
MAIN_DATA_EN[1] => rx_port_reader:reader.RX_DATA_EN[1]
MAIN_DONE => fifo_packer_64:mainFifoPacker.DATA_IN_DONE
MAIN_ERR => fifo_packer_64:mainFifoPacker.DATA_IN_ERR
SG_RX_DATA[0] => fifo_packer_64:sgRxFifoPacker.DATA_IN[0]
SG_RX_DATA[1] => fifo_packer_64:sgRxFifoPacker.DATA_IN[1]
SG_RX_DATA[2] => fifo_packer_64:sgRxFifoPacker.DATA_IN[2]
SG_RX_DATA[3] => fifo_packer_64:sgRxFifoPacker.DATA_IN[3]
SG_RX_DATA[4] => fifo_packer_64:sgRxFifoPacker.DATA_IN[4]
SG_RX_DATA[5] => fifo_packer_64:sgRxFifoPacker.DATA_IN[5]
SG_RX_DATA[6] => fifo_packer_64:sgRxFifoPacker.DATA_IN[6]
SG_RX_DATA[7] => fifo_packer_64:sgRxFifoPacker.DATA_IN[7]
SG_RX_DATA[8] => fifo_packer_64:sgRxFifoPacker.DATA_IN[8]
SG_RX_DATA[9] => fifo_packer_64:sgRxFifoPacker.DATA_IN[9]
SG_RX_DATA[10] => fifo_packer_64:sgRxFifoPacker.DATA_IN[10]
SG_RX_DATA[11] => fifo_packer_64:sgRxFifoPacker.DATA_IN[11]
SG_RX_DATA[12] => fifo_packer_64:sgRxFifoPacker.DATA_IN[12]
SG_RX_DATA[13] => fifo_packer_64:sgRxFifoPacker.DATA_IN[13]
SG_RX_DATA[14] => fifo_packer_64:sgRxFifoPacker.DATA_IN[14]
SG_RX_DATA[15] => fifo_packer_64:sgRxFifoPacker.DATA_IN[15]
SG_RX_DATA[16] => fifo_packer_64:sgRxFifoPacker.DATA_IN[16]
SG_RX_DATA[17] => fifo_packer_64:sgRxFifoPacker.DATA_IN[17]
SG_RX_DATA[18] => fifo_packer_64:sgRxFifoPacker.DATA_IN[18]
SG_RX_DATA[19] => fifo_packer_64:sgRxFifoPacker.DATA_IN[19]
SG_RX_DATA[20] => fifo_packer_64:sgRxFifoPacker.DATA_IN[20]
SG_RX_DATA[21] => fifo_packer_64:sgRxFifoPacker.DATA_IN[21]
SG_RX_DATA[22] => fifo_packer_64:sgRxFifoPacker.DATA_IN[22]
SG_RX_DATA[23] => fifo_packer_64:sgRxFifoPacker.DATA_IN[23]
SG_RX_DATA[24] => fifo_packer_64:sgRxFifoPacker.DATA_IN[24]
SG_RX_DATA[25] => fifo_packer_64:sgRxFifoPacker.DATA_IN[25]
SG_RX_DATA[26] => fifo_packer_64:sgRxFifoPacker.DATA_IN[26]
SG_RX_DATA[27] => fifo_packer_64:sgRxFifoPacker.DATA_IN[27]
SG_RX_DATA[28] => fifo_packer_64:sgRxFifoPacker.DATA_IN[28]
SG_RX_DATA[29] => fifo_packer_64:sgRxFifoPacker.DATA_IN[29]
SG_RX_DATA[30] => fifo_packer_64:sgRxFifoPacker.DATA_IN[30]
SG_RX_DATA[31] => fifo_packer_64:sgRxFifoPacker.DATA_IN[31]
SG_RX_DATA[32] => fifo_packer_64:sgRxFifoPacker.DATA_IN[32]
SG_RX_DATA[33] => fifo_packer_64:sgRxFifoPacker.DATA_IN[33]
SG_RX_DATA[34] => fifo_packer_64:sgRxFifoPacker.DATA_IN[34]
SG_RX_DATA[35] => fifo_packer_64:sgRxFifoPacker.DATA_IN[35]
SG_RX_DATA[36] => fifo_packer_64:sgRxFifoPacker.DATA_IN[36]
SG_RX_DATA[37] => fifo_packer_64:sgRxFifoPacker.DATA_IN[37]
SG_RX_DATA[38] => fifo_packer_64:sgRxFifoPacker.DATA_IN[38]
SG_RX_DATA[39] => fifo_packer_64:sgRxFifoPacker.DATA_IN[39]
SG_RX_DATA[40] => fifo_packer_64:sgRxFifoPacker.DATA_IN[40]
SG_RX_DATA[41] => fifo_packer_64:sgRxFifoPacker.DATA_IN[41]
SG_RX_DATA[42] => fifo_packer_64:sgRxFifoPacker.DATA_IN[42]
SG_RX_DATA[43] => fifo_packer_64:sgRxFifoPacker.DATA_IN[43]
SG_RX_DATA[44] => fifo_packer_64:sgRxFifoPacker.DATA_IN[44]
SG_RX_DATA[45] => fifo_packer_64:sgRxFifoPacker.DATA_IN[45]
SG_RX_DATA[46] => fifo_packer_64:sgRxFifoPacker.DATA_IN[46]
SG_RX_DATA[47] => fifo_packer_64:sgRxFifoPacker.DATA_IN[47]
SG_RX_DATA[48] => fifo_packer_64:sgRxFifoPacker.DATA_IN[48]
SG_RX_DATA[49] => fifo_packer_64:sgRxFifoPacker.DATA_IN[49]
SG_RX_DATA[50] => fifo_packer_64:sgRxFifoPacker.DATA_IN[50]
SG_RX_DATA[51] => fifo_packer_64:sgRxFifoPacker.DATA_IN[51]
SG_RX_DATA[52] => fifo_packer_64:sgRxFifoPacker.DATA_IN[52]
SG_RX_DATA[53] => fifo_packer_64:sgRxFifoPacker.DATA_IN[53]
SG_RX_DATA[54] => fifo_packer_64:sgRxFifoPacker.DATA_IN[54]
SG_RX_DATA[55] => fifo_packer_64:sgRxFifoPacker.DATA_IN[55]
SG_RX_DATA[56] => fifo_packer_64:sgRxFifoPacker.DATA_IN[56]
SG_RX_DATA[57] => fifo_packer_64:sgRxFifoPacker.DATA_IN[57]
SG_RX_DATA[58] => fifo_packer_64:sgRxFifoPacker.DATA_IN[58]
SG_RX_DATA[59] => fifo_packer_64:sgRxFifoPacker.DATA_IN[59]
SG_RX_DATA[60] => fifo_packer_64:sgRxFifoPacker.DATA_IN[60]
SG_RX_DATA[61] => fifo_packer_64:sgRxFifoPacker.DATA_IN[61]
SG_RX_DATA[62] => fifo_packer_64:sgRxFifoPacker.DATA_IN[62]
SG_RX_DATA[63] => fifo_packer_64:sgRxFifoPacker.DATA_IN[63]
SG_RX_DATA_EN[0] => fifo_packer_64:sgRxFifoPacker.DATA_IN_EN[0]
SG_RX_DATA_EN[1] => fifo_packer_64:sgRxFifoPacker.DATA_IN_EN[1]
SG_RX_DONE => fifo_packer_64:sgRxFifoPacker.DATA_IN_DONE
SG_RX_ERR => fifo_packer_64:sgRxFifoPacker.DATA_IN_ERR
SG_TX_DATA[0] => fifo_packer_64:sgTxFifoPacker.DATA_IN[0]
SG_TX_DATA[1] => fifo_packer_64:sgTxFifoPacker.DATA_IN[1]
SG_TX_DATA[2] => fifo_packer_64:sgTxFifoPacker.DATA_IN[2]
SG_TX_DATA[3] => fifo_packer_64:sgTxFifoPacker.DATA_IN[3]
SG_TX_DATA[4] => fifo_packer_64:sgTxFifoPacker.DATA_IN[4]
SG_TX_DATA[5] => fifo_packer_64:sgTxFifoPacker.DATA_IN[5]
SG_TX_DATA[6] => fifo_packer_64:sgTxFifoPacker.DATA_IN[6]
SG_TX_DATA[7] => fifo_packer_64:sgTxFifoPacker.DATA_IN[7]
SG_TX_DATA[8] => fifo_packer_64:sgTxFifoPacker.DATA_IN[8]
SG_TX_DATA[9] => fifo_packer_64:sgTxFifoPacker.DATA_IN[9]
SG_TX_DATA[10] => fifo_packer_64:sgTxFifoPacker.DATA_IN[10]
SG_TX_DATA[11] => fifo_packer_64:sgTxFifoPacker.DATA_IN[11]
SG_TX_DATA[12] => fifo_packer_64:sgTxFifoPacker.DATA_IN[12]
SG_TX_DATA[13] => fifo_packer_64:sgTxFifoPacker.DATA_IN[13]
SG_TX_DATA[14] => fifo_packer_64:sgTxFifoPacker.DATA_IN[14]
SG_TX_DATA[15] => fifo_packer_64:sgTxFifoPacker.DATA_IN[15]
SG_TX_DATA[16] => fifo_packer_64:sgTxFifoPacker.DATA_IN[16]
SG_TX_DATA[17] => fifo_packer_64:sgTxFifoPacker.DATA_IN[17]
SG_TX_DATA[18] => fifo_packer_64:sgTxFifoPacker.DATA_IN[18]
SG_TX_DATA[19] => fifo_packer_64:sgTxFifoPacker.DATA_IN[19]
SG_TX_DATA[20] => fifo_packer_64:sgTxFifoPacker.DATA_IN[20]
SG_TX_DATA[21] => fifo_packer_64:sgTxFifoPacker.DATA_IN[21]
SG_TX_DATA[22] => fifo_packer_64:sgTxFifoPacker.DATA_IN[22]
SG_TX_DATA[23] => fifo_packer_64:sgTxFifoPacker.DATA_IN[23]
SG_TX_DATA[24] => fifo_packer_64:sgTxFifoPacker.DATA_IN[24]
SG_TX_DATA[25] => fifo_packer_64:sgTxFifoPacker.DATA_IN[25]
SG_TX_DATA[26] => fifo_packer_64:sgTxFifoPacker.DATA_IN[26]
SG_TX_DATA[27] => fifo_packer_64:sgTxFifoPacker.DATA_IN[27]
SG_TX_DATA[28] => fifo_packer_64:sgTxFifoPacker.DATA_IN[28]
SG_TX_DATA[29] => fifo_packer_64:sgTxFifoPacker.DATA_IN[29]
SG_TX_DATA[30] => fifo_packer_64:sgTxFifoPacker.DATA_IN[30]
SG_TX_DATA[31] => fifo_packer_64:sgTxFifoPacker.DATA_IN[31]
SG_TX_DATA[32] => fifo_packer_64:sgTxFifoPacker.DATA_IN[32]
SG_TX_DATA[33] => fifo_packer_64:sgTxFifoPacker.DATA_IN[33]
SG_TX_DATA[34] => fifo_packer_64:sgTxFifoPacker.DATA_IN[34]
SG_TX_DATA[35] => fifo_packer_64:sgTxFifoPacker.DATA_IN[35]
SG_TX_DATA[36] => fifo_packer_64:sgTxFifoPacker.DATA_IN[36]
SG_TX_DATA[37] => fifo_packer_64:sgTxFifoPacker.DATA_IN[37]
SG_TX_DATA[38] => fifo_packer_64:sgTxFifoPacker.DATA_IN[38]
SG_TX_DATA[39] => fifo_packer_64:sgTxFifoPacker.DATA_IN[39]
SG_TX_DATA[40] => fifo_packer_64:sgTxFifoPacker.DATA_IN[40]
SG_TX_DATA[41] => fifo_packer_64:sgTxFifoPacker.DATA_IN[41]
SG_TX_DATA[42] => fifo_packer_64:sgTxFifoPacker.DATA_IN[42]
SG_TX_DATA[43] => fifo_packer_64:sgTxFifoPacker.DATA_IN[43]
SG_TX_DATA[44] => fifo_packer_64:sgTxFifoPacker.DATA_IN[44]
SG_TX_DATA[45] => fifo_packer_64:sgTxFifoPacker.DATA_IN[45]
SG_TX_DATA[46] => fifo_packer_64:sgTxFifoPacker.DATA_IN[46]
SG_TX_DATA[47] => fifo_packer_64:sgTxFifoPacker.DATA_IN[47]
SG_TX_DATA[48] => fifo_packer_64:sgTxFifoPacker.DATA_IN[48]
SG_TX_DATA[49] => fifo_packer_64:sgTxFifoPacker.DATA_IN[49]
SG_TX_DATA[50] => fifo_packer_64:sgTxFifoPacker.DATA_IN[50]
SG_TX_DATA[51] => fifo_packer_64:sgTxFifoPacker.DATA_IN[51]
SG_TX_DATA[52] => fifo_packer_64:sgTxFifoPacker.DATA_IN[52]
SG_TX_DATA[53] => fifo_packer_64:sgTxFifoPacker.DATA_IN[53]
SG_TX_DATA[54] => fifo_packer_64:sgTxFifoPacker.DATA_IN[54]
SG_TX_DATA[55] => fifo_packer_64:sgTxFifoPacker.DATA_IN[55]
SG_TX_DATA[56] => fifo_packer_64:sgTxFifoPacker.DATA_IN[56]
SG_TX_DATA[57] => fifo_packer_64:sgTxFifoPacker.DATA_IN[57]
SG_TX_DATA[58] => fifo_packer_64:sgTxFifoPacker.DATA_IN[58]
SG_TX_DATA[59] => fifo_packer_64:sgTxFifoPacker.DATA_IN[59]
SG_TX_DATA[60] => fifo_packer_64:sgTxFifoPacker.DATA_IN[60]
SG_TX_DATA[61] => fifo_packer_64:sgTxFifoPacker.DATA_IN[61]
SG_TX_DATA[62] => fifo_packer_64:sgTxFifoPacker.DATA_IN[62]
SG_TX_DATA[63] => fifo_packer_64:sgTxFifoPacker.DATA_IN[63]
SG_TX_DATA_EN[0] => fifo_packer_64:sgTxFifoPacker.DATA_IN_EN[0]
SG_TX_DATA_EN[1] => fifo_packer_64:sgTxFifoPacker.DATA_IN_EN[1]
SG_TX_DONE => fifo_packer_64:sgTxFifoPacker.DATA_IN_DONE
SG_TX_ERR => fifo_packer_64:sgTxFifoPacker.DATA_IN_ERR
CHNL_CLK => CHNL_CLK.IN1
CHNL_RX <= rx_port_channel_gate:gate.CHNL_RX
CHNL_RX_ACK => rx_port_channel_gate:gate.CHNL_RX_ACK
CHNL_RX_LAST <= rx_port_channel_gate:gate.CHNL_RX_LAST
CHNL_RX_LEN[0] <= rx_port_channel_gate:gate.CHNL_RX_LEN[0]
CHNL_RX_LEN[1] <= rx_port_channel_gate:gate.CHNL_RX_LEN[1]
CHNL_RX_LEN[2] <= rx_port_channel_gate:gate.CHNL_RX_LEN[2]
CHNL_RX_LEN[3] <= rx_port_channel_gate:gate.CHNL_RX_LEN[3]
CHNL_RX_LEN[4] <= rx_port_channel_gate:gate.CHNL_RX_LEN[4]
CHNL_RX_LEN[5] <= rx_port_channel_gate:gate.CHNL_RX_LEN[5]
CHNL_RX_LEN[6] <= rx_port_channel_gate:gate.CHNL_RX_LEN[6]
CHNL_RX_LEN[7] <= rx_port_channel_gate:gate.CHNL_RX_LEN[7]
CHNL_RX_LEN[8] <= rx_port_channel_gate:gate.CHNL_RX_LEN[8]
CHNL_RX_LEN[9] <= rx_port_channel_gate:gate.CHNL_RX_LEN[9]
CHNL_RX_LEN[10] <= rx_port_channel_gate:gate.CHNL_RX_LEN[10]
CHNL_RX_LEN[11] <= rx_port_channel_gate:gate.CHNL_RX_LEN[11]
CHNL_RX_LEN[12] <= rx_port_channel_gate:gate.CHNL_RX_LEN[12]
CHNL_RX_LEN[13] <= rx_port_channel_gate:gate.CHNL_RX_LEN[13]
CHNL_RX_LEN[14] <= rx_port_channel_gate:gate.CHNL_RX_LEN[14]
CHNL_RX_LEN[15] <= rx_port_channel_gate:gate.CHNL_RX_LEN[15]
CHNL_RX_LEN[16] <= rx_port_channel_gate:gate.CHNL_RX_LEN[16]
CHNL_RX_LEN[17] <= rx_port_channel_gate:gate.CHNL_RX_LEN[17]
CHNL_RX_LEN[18] <= rx_port_channel_gate:gate.CHNL_RX_LEN[18]
CHNL_RX_LEN[19] <= rx_port_channel_gate:gate.CHNL_RX_LEN[19]
CHNL_RX_LEN[20] <= rx_port_channel_gate:gate.CHNL_RX_LEN[20]
CHNL_RX_LEN[21] <= rx_port_channel_gate:gate.CHNL_RX_LEN[21]
CHNL_RX_LEN[22] <= rx_port_channel_gate:gate.CHNL_RX_LEN[22]
CHNL_RX_LEN[23] <= rx_port_channel_gate:gate.CHNL_RX_LEN[23]
CHNL_RX_LEN[24] <= rx_port_channel_gate:gate.CHNL_RX_LEN[24]
CHNL_RX_LEN[25] <= rx_port_channel_gate:gate.CHNL_RX_LEN[25]
CHNL_RX_LEN[26] <= rx_port_channel_gate:gate.CHNL_RX_LEN[26]
CHNL_RX_LEN[27] <= rx_port_channel_gate:gate.CHNL_RX_LEN[27]
CHNL_RX_LEN[28] <= rx_port_channel_gate:gate.CHNL_RX_LEN[28]
CHNL_RX_LEN[29] <= rx_port_channel_gate:gate.CHNL_RX_LEN[29]
CHNL_RX_LEN[30] <= rx_port_channel_gate:gate.CHNL_RX_LEN[30]
CHNL_RX_LEN[31] <= rx_port_channel_gate:gate.CHNL_RX_LEN[31]
CHNL_RX_OFF[0] <= rx_port_channel_gate:gate.CHNL_RX_OFF[0]
CHNL_RX_OFF[1] <= rx_port_channel_gate:gate.CHNL_RX_OFF[1]
CHNL_RX_OFF[2] <= rx_port_channel_gate:gate.CHNL_RX_OFF[2]
CHNL_RX_OFF[3] <= rx_port_channel_gate:gate.CHNL_RX_OFF[3]
CHNL_RX_OFF[4] <= rx_port_channel_gate:gate.CHNL_RX_OFF[4]
CHNL_RX_OFF[5] <= rx_port_channel_gate:gate.CHNL_RX_OFF[5]
CHNL_RX_OFF[6] <= rx_port_channel_gate:gate.CHNL_RX_OFF[6]
CHNL_RX_OFF[7] <= rx_port_channel_gate:gate.CHNL_RX_OFF[7]
CHNL_RX_OFF[8] <= rx_port_channel_gate:gate.CHNL_RX_OFF[8]
CHNL_RX_OFF[9] <= rx_port_channel_gate:gate.CHNL_RX_OFF[9]
CHNL_RX_OFF[10] <= rx_port_channel_gate:gate.CHNL_RX_OFF[10]
CHNL_RX_OFF[11] <= rx_port_channel_gate:gate.CHNL_RX_OFF[11]
CHNL_RX_OFF[12] <= rx_port_channel_gate:gate.CHNL_RX_OFF[12]
CHNL_RX_OFF[13] <= rx_port_channel_gate:gate.CHNL_RX_OFF[13]
CHNL_RX_OFF[14] <= rx_port_channel_gate:gate.CHNL_RX_OFF[14]
CHNL_RX_OFF[15] <= rx_port_channel_gate:gate.CHNL_RX_OFF[15]
CHNL_RX_OFF[16] <= rx_port_channel_gate:gate.CHNL_RX_OFF[16]
CHNL_RX_OFF[17] <= rx_port_channel_gate:gate.CHNL_RX_OFF[17]
CHNL_RX_OFF[18] <= rx_port_channel_gate:gate.CHNL_RX_OFF[18]
CHNL_RX_OFF[19] <= rx_port_channel_gate:gate.CHNL_RX_OFF[19]
CHNL_RX_OFF[20] <= rx_port_channel_gate:gate.CHNL_RX_OFF[20]
CHNL_RX_OFF[21] <= rx_port_channel_gate:gate.CHNL_RX_OFF[21]
CHNL_RX_OFF[22] <= rx_port_channel_gate:gate.CHNL_RX_OFF[22]
CHNL_RX_OFF[23] <= rx_port_channel_gate:gate.CHNL_RX_OFF[23]
CHNL_RX_OFF[24] <= rx_port_channel_gate:gate.CHNL_RX_OFF[24]
CHNL_RX_OFF[25] <= rx_port_channel_gate:gate.CHNL_RX_OFF[25]
CHNL_RX_OFF[26] <= rx_port_channel_gate:gate.CHNL_RX_OFF[26]
CHNL_RX_OFF[27] <= rx_port_channel_gate:gate.CHNL_RX_OFF[27]
CHNL_RX_OFF[28] <= rx_port_channel_gate:gate.CHNL_RX_OFF[28]
CHNL_RX_OFF[29] <= rx_port_channel_gate:gate.CHNL_RX_OFF[29]
CHNL_RX_OFF[30] <= rx_port_channel_gate:gate.CHNL_RX_OFF[30]
CHNL_RX_DATA[0] <= rx_port_channel_gate:gate.CHNL_RX_DATA[0]
CHNL_RX_DATA[1] <= rx_port_channel_gate:gate.CHNL_RX_DATA[1]
CHNL_RX_DATA[2] <= rx_port_channel_gate:gate.CHNL_RX_DATA[2]
CHNL_RX_DATA[3] <= rx_port_channel_gate:gate.CHNL_RX_DATA[3]
CHNL_RX_DATA[4] <= rx_port_channel_gate:gate.CHNL_RX_DATA[4]
CHNL_RX_DATA[5] <= rx_port_channel_gate:gate.CHNL_RX_DATA[5]
CHNL_RX_DATA[6] <= rx_port_channel_gate:gate.CHNL_RX_DATA[6]
CHNL_RX_DATA[7] <= rx_port_channel_gate:gate.CHNL_RX_DATA[7]
CHNL_RX_DATA[8] <= rx_port_channel_gate:gate.CHNL_RX_DATA[8]
CHNL_RX_DATA[9] <= rx_port_channel_gate:gate.CHNL_RX_DATA[9]
CHNL_RX_DATA[10] <= rx_port_channel_gate:gate.CHNL_RX_DATA[10]
CHNL_RX_DATA[11] <= rx_port_channel_gate:gate.CHNL_RX_DATA[11]
CHNL_RX_DATA[12] <= rx_port_channel_gate:gate.CHNL_RX_DATA[12]
CHNL_RX_DATA[13] <= rx_port_channel_gate:gate.CHNL_RX_DATA[13]
CHNL_RX_DATA[14] <= rx_port_channel_gate:gate.CHNL_RX_DATA[14]
CHNL_RX_DATA[15] <= rx_port_channel_gate:gate.CHNL_RX_DATA[15]
CHNL_RX_DATA[16] <= rx_port_channel_gate:gate.CHNL_RX_DATA[16]
CHNL_RX_DATA[17] <= rx_port_channel_gate:gate.CHNL_RX_DATA[17]
CHNL_RX_DATA[18] <= rx_port_channel_gate:gate.CHNL_RX_DATA[18]
CHNL_RX_DATA[19] <= rx_port_channel_gate:gate.CHNL_RX_DATA[19]
CHNL_RX_DATA[20] <= rx_port_channel_gate:gate.CHNL_RX_DATA[20]
CHNL_RX_DATA[21] <= rx_port_channel_gate:gate.CHNL_RX_DATA[21]
CHNL_RX_DATA[22] <= rx_port_channel_gate:gate.CHNL_RX_DATA[22]
CHNL_RX_DATA[23] <= rx_port_channel_gate:gate.CHNL_RX_DATA[23]
CHNL_RX_DATA[24] <= rx_port_channel_gate:gate.CHNL_RX_DATA[24]
CHNL_RX_DATA[25] <= rx_port_channel_gate:gate.CHNL_RX_DATA[25]
CHNL_RX_DATA[26] <= rx_port_channel_gate:gate.CHNL_RX_DATA[26]
CHNL_RX_DATA[27] <= rx_port_channel_gate:gate.CHNL_RX_DATA[27]
CHNL_RX_DATA[28] <= rx_port_channel_gate:gate.CHNL_RX_DATA[28]
CHNL_RX_DATA[29] <= rx_port_channel_gate:gate.CHNL_RX_DATA[29]
CHNL_RX_DATA[30] <= rx_port_channel_gate:gate.CHNL_RX_DATA[30]
CHNL_RX_DATA[31] <= rx_port_channel_gate:gate.CHNL_RX_DATA[31]
CHNL_RX_DATA[32] <= rx_port_channel_gate:gate.CHNL_RX_DATA[32]
CHNL_RX_DATA[33] <= rx_port_channel_gate:gate.CHNL_RX_DATA[33]
CHNL_RX_DATA[34] <= rx_port_channel_gate:gate.CHNL_RX_DATA[34]
CHNL_RX_DATA[35] <= rx_port_channel_gate:gate.CHNL_RX_DATA[35]
CHNL_RX_DATA[36] <= rx_port_channel_gate:gate.CHNL_RX_DATA[36]
CHNL_RX_DATA[37] <= rx_port_channel_gate:gate.CHNL_RX_DATA[37]
CHNL_RX_DATA[38] <= rx_port_channel_gate:gate.CHNL_RX_DATA[38]
CHNL_RX_DATA[39] <= rx_port_channel_gate:gate.CHNL_RX_DATA[39]
CHNL_RX_DATA[40] <= rx_port_channel_gate:gate.CHNL_RX_DATA[40]
CHNL_RX_DATA[41] <= rx_port_channel_gate:gate.CHNL_RX_DATA[41]
CHNL_RX_DATA[42] <= rx_port_channel_gate:gate.CHNL_RX_DATA[42]
CHNL_RX_DATA[43] <= rx_port_channel_gate:gate.CHNL_RX_DATA[43]
CHNL_RX_DATA[44] <= rx_port_channel_gate:gate.CHNL_RX_DATA[44]
CHNL_RX_DATA[45] <= rx_port_channel_gate:gate.CHNL_RX_DATA[45]
CHNL_RX_DATA[46] <= rx_port_channel_gate:gate.CHNL_RX_DATA[46]
CHNL_RX_DATA[47] <= rx_port_channel_gate:gate.CHNL_RX_DATA[47]
CHNL_RX_DATA[48] <= rx_port_channel_gate:gate.CHNL_RX_DATA[48]
CHNL_RX_DATA[49] <= rx_port_channel_gate:gate.CHNL_RX_DATA[49]
CHNL_RX_DATA[50] <= rx_port_channel_gate:gate.CHNL_RX_DATA[50]
CHNL_RX_DATA[51] <= rx_port_channel_gate:gate.CHNL_RX_DATA[51]
CHNL_RX_DATA[52] <= rx_port_channel_gate:gate.CHNL_RX_DATA[52]
CHNL_RX_DATA[53] <= rx_port_channel_gate:gate.CHNL_RX_DATA[53]
CHNL_RX_DATA[54] <= rx_port_channel_gate:gate.CHNL_RX_DATA[54]
CHNL_RX_DATA[55] <= rx_port_channel_gate:gate.CHNL_RX_DATA[55]
CHNL_RX_DATA[56] <= rx_port_channel_gate:gate.CHNL_RX_DATA[56]
CHNL_RX_DATA[57] <= rx_port_channel_gate:gate.CHNL_RX_DATA[57]
CHNL_RX_DATA[58] <= rx_port_channel_gate:gate.CHNL_RX_DATA[58]
CHNL_RX_DATA[59] <= rx_port_channel_gate:gate.CHNL_RX_DATA[59]
CHNL_RX_DATA[60] <= rx_port_channel_gate:gate.CHNL_RX_DATA[60]
CHNL_RX_DATA[61] <= rx_port_channel_gate:gate.CHNL_RX_DATA[61]
CHNL_RX_DATA[62] <= rx_port_channel_gate:gate.CHNL_RX_DATA[62]
CHNL_RX_DATA[63] <= rx_port_channel_gate:gate.CHNL_RX_DATA[63]
CHNL_RX_DATA_VALID <= rx_port_channel_gate:gate.CHNL_RX_DATA_VALID
CHNL_RX_DATA_REN => rx_port_channel_gate:gate.CHNL_RX_DATA_REN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker
CLK => rDataMaskedEn[0].CLK
CLK => rDataMaskedEn[1].CLK
CLK => rDataMasked[0].CLK
CLK => rDataMasked[1].CLK
CLK => rDataMasked[2].CLK
CLK => rDataMasked[3].CLK
CLK => rDataMasked[4].CLK
CLK => rDataMasked[5].CLK
CLK => rDataMasked[6].CLK
CLK => rDataMasked[7].CLK
CLK => rDataMasked[8].CLK
CLK => rDataMasked[9].CLK
CLK => rDataMasked[10].CLK
CLK => rDataMasked[11].CLK
CLK => rDataMasked[12].CLK
CLK => rDataMasked[13].CLK
CLK => rDataMasked[14].CLK
CLK => rDataMasked[15].CLK
CLK => rDataMasked[16].CLK
CLK => rDataMasked[17].CLK
CLK => rDataMasked[18].CLK
CLK => rDataMasked[19].CLK
CLK => rDataMasked[20].CLK
CLK => rDataMasked[21].CLK
CLK => rDataMasked[22].CLK
CLK => rDataMasked[23].CLK
CLK => rDataMasked[24].CLK
CLK => rDataMasked[25].CLK
CLK => rDataMasked[26].CLK
CLK => rDataMasked[27].CLK
CLK => rDataMasked[28].CLK
CLK => rDataMasked[29].CLK
CLK => rDataMasked[30].CLK
CLK => rDataMasked[31].CLK
CLK => rDataMasked[32].CLK
CLK => rDataMasked[33].CLK
CLK => rDataMasked[34].CLK
CLK => rDataMasked[35].CLK
CLK => rDataMasked[36].CLK
CLK => rDataMasked[37].CLK
CLK => rDataMasked[38].CLK
CLK => rDataMasked[39].CLK
CLK => rDataMasked[40].CLK
CLK => rDataMasked[41].CLK
CLK => rDataMasked[42].CLK
CLK => rDataMasked[43].CLK
CLK => rDataMasked[44].CLK
CLK => rDataMasked[45].CLK
CLK => rDataMasked[46].CLK
CLK => rDataMasked[47].CLK
CLK => rDataMasked[48].CLK
CLK => rDataMasked[49].CLK
CLK => rDataMasked[50].CLK
CLK => rDataMasked[51].CLK
CLK => rDataMasked[52].CLK
CLK => rDataMasked[53].CLK
CLK => rDataMasked[54].CLK
CLK => rDataMasked[55].CLK
CLK => rDataMasked[56].CLK
CLK => rDataMasked[57].CLK
CLK => rDataMasked[58].CLK
CLK => rDataMasked[59].CLK
CLK => rDataMasked[60].CLK
CLK => rDataMasked[61].CLK
CLK => rDataMasked[62].CLK
CLK => rDataMasked[63].CLK
CLK => rDataInEn[0].CLK
CLK => rDataInEn[1].CLK
CLK => rDataIn[0].CLK
CLK => rDataIn[1].CLK
CLK => rDataIn[2].CLK
CLK => rDataIn[3].CLK
CLK => rDataIn[4].CLK
CLK => rDataIn[5].CLK
CLK => rDataIn[6].CLK
CLK => rDataIn[7].CLK
CLK => rDataIn[8].CLK
CLK => rDataIn[9].CLK
CLK => rDataIn[10].CLK
CLK => rDataIn[11].CLK
CLK => rDataIn[12].CLK
CLK => rDataIn[13].CLK
CLK => rDataIn[14].CLK
CLK => rDataIn[15].CLK
CLK => rDataIn[16].CLK
CLK => rDataIn[17].CLK
CLK => rDataIn[18].CLK
CLK => rDataIn[19].CLK
CLK => rDataIn[20].CLK
CLK => rDataIn[21].CLK
CLK => rDataIn[22].CLK
CLK => rDataIn[23].CLK
CLK => rDataIn[24].CLK
CLK => rDataIn[25].CLK
CLK => rDataIn[26].CLK
CLK => rDataIn[27].CLK
CLK => rDataIn[28].CLK
CLK => rDataIn[29].CLK
CLK => rDataIn[30].CLK
CLK => rDataIn[31].CLK
CLK => rDataIn[32].CLK
CLK => rDataIn[33].CLK
CLK => rDataIn[34].CLK
CLK => rDataIn[35].CLK
CLK => rDataIn[36].CLK
CLK => rDataIn[37].CLK
CLK => rDataIn[38].CLK
CLK => rDataIn[39].CLK
CLK => rDataIn[40].CLK
CLK => rDataIn[41].CLK
CLK => rDataIn[42].CLK
CLK => rDataIn[43].CLK
CLK => rDataIn[44].CLK
CLK => rDataIn[45].CLK
CLK => rDataIn[46].CLK
CLK => rDataIn[47].CLK
CLK => rDataIn[48].CLK
CLK => rDataIn[49].CLK
CLK => rDataIn[50].CLK
CLK => rDataIn[51].CLK
CLK => rDataIn[52].CLK
CLK => rDataIn[53].CLK
CLK => rDataIn[54].CLK
CLK => rDataIn[55].CLK
CLK => rDataIn[56].CLK
CLK => rDataIn[57].CLK
CLK => rDataIn[58].CLK
CLK => rDataIn[59].CLK
CLK => rDataIn[60].CLK
CLK => rDataIn[61].CLK
CLK => rDataIn[62].CLK
CLK => rDataIn[63].CLK
CLK => rPackedData[0].CLK
CLK => rPackedData[1].CLK
CLK => rPackedData[2].CLK
CLK => rPackedData[3].CLK
CLK => rPackedData[4].CLK
CLK => rPackedData[5].CLK
CLK => rPackedData[6].CLK
CLK => rPackedData[7].CLK
CLK => rPackedData[8].CLK
CLK => rPackedData[9].CLK
CLK => rPackedData[10].CLK
CLK => rPackedData[11].CLK
CLK => rPackedData[12].CLK
CLK => rPackedData[13].CLK
CLK => rPackedData[14].CLK
CLK => rPackedData[15].CLK
CLK => rPackedData[16].CLK
CLK => rPackedData[17].CLK
CLK => rPackedData[18].CLK
CLK => rPackedData[19].CLK
CLK => rPackedData[20].CLK
CLK => rPackedData[21].CLK
CLK => rPackedData[22].CLK
CLK => rPackedData[23].CLK
CLK => rPackedData[24].CLK
CLK => rPackedData[25].CLK
CLK => rPackedData[26].CLK
CLK => rPackedData[27].CLK
CLK => rPackedData[28].CLK
CLK => rPackedData[29].CLK
CLK => rPackedData[30].CLK
CLK => rPackedData[31].CLK
CLK => rPackedData[32].CLK
CLK => rPackedData[33].CLK
CLK => rPackedData[34].CLK
CLK => rPackedData[35].CLK
CLK => rPackedData[36].CLK
CLK => rPackedData[37].CLK
CLK => rPackedData[38].CLK
CLK => rPackedData[39].CLK
CLK => rPackedData[40].CLK
CLK => rPackedData[41].CLK
CLK => rPackedData[42].CLK
CLK => rPackedData[43].CLK
CLK => rPackedData[44].CLK
CLK => rPackedData[45].CLK
CLK => rPackedData[46].CLK
CLK => rPackedData[47].CLK
CLK => rPackedData[48].CLK
CLK => rPackedData[49].CLK
CLK => rPackedData[50].CLK
CLK => rPackedData[51].CLK
CLK => rPackedData[52].CLK
CLK => rPackedData[53].CLK
CLK => rPackedData[54].CLK
CLK => rPackedData[55].CLK
CLK => rPackedData[56].CLK
CLK => rPackedData[57].CLK
CLK => rPackedData[58].CLK
CLK => rPackedData[59].CLK
CLK => rPackedData[60].CLK
CLK => rPackedData[61].CLK
CLK => rPackedData[62].CLK
CLK => rPackedData[63].CLK
CLK => rPackedData[64].CLK
CLK => rPackedData[65].CLK
CLK => rPackedData[66].CLK
CLK => rPackedData[67].CLK
CLK => rPackedData[68].CLK
CLK => rPackedData[69].CLK
CLK => rPackedData[70].CLK
CLK => rPackedData[71].CLK
CLK => rPackedData[72].CLK
CLK => rPackedData[73].CLK
CLK => rPackedData[74].CLK
CLK => rPackedData[75].CLK
CLK => rPackedData[76].CLK
CLK => rPackedData[77].CLK
CLK => rPackedData[78].CLK
CLK => rPackedData[79].CLK
CLK => rPackedData[80].CLK
CLK => rPackedData[81].CLK
CLK => rPackedData[82].CLK
CLK => rPackedData[83].CLK
CLK => rPackedData[84].CLK
CLK => rPackedData[85].CLK
CLK => rPackedData[86].CLK
CLK => rPackedData[87].CLK
CLK => rPackedData[88].CLK
CLK => rPackedData[89].CLK
CLK => rPackedData[90].CLK
CLK => rPackedData[91].CLK
CLK => rPackedData[92].CLK
CLK => rPackedData[93].CLK
CLK => rPackedData[94].CLK
CLK => rPackedData[95].CLK
CLK => rPackedFlushed.CLK
CLK => rPackedFlush.CLK
CLK => rPackedErr.CLK
CLK => rPackedDone.CLK
CLK => rPackedCount[0].CLK
CLK => rPackedCount[1].CLK
RST => rPackedCount.OUTPUTSELECT
RST => rPackedCount.OUTPUTSELECT
RST => rPackedDone.OUTPUTSELECT
RST => rPackedErr.OUTPUTSELECT
RST => rPackedFlush.OUTPUTSELECT
RST => rPackedFlushed.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rDataInEn.OUTPUTSELECT
RST => rDataInEn.OUTPUTSELECT
RST => rDataMaskedEn.OUTPUTSELECT
RST => rDataMaskedEn.OUTPUTSELECT
DATA_IN[0] => rDataIn[0].DATAIN
DATA_IN[1] => rDataIn[1].DATAIN
DATA_IN[2] => rDataIn[2].DATAIN
DATA_IN[3] => rDataIn[3].DATAIN
DATA_IN[4] => rDataIn[4].DATAIN
DATA_IN[5] => rDataIn[5].DATAIN
DATA_IN[6] => rDataIn[6].DATAIN
DATA_IN[7] => rDataIn[7].DATAIN
DATA_IN[8] => rDataIn[8].DATAIN
DATA_IN[9] => rDataIn[9].DATAIN
DATA_IN[10] => rDataIn[10].DATAIN
DATA_IN[11] => rDataIn[11].DATAIN
DATA_IN[12] => rDataIn[12].DATAIN
DATA_IN[13] => rDataIn[13].DATAIN
DATA_IN[14] => rDataIn[14].DATAIN
DATA_IN[15] => rDataIn[15].DATAIN
DATA_IN[16] => rDataIn[16].DATAIN
DATA_IN[17] => rDataIn[17].DATAIN
DATA_IN[18] => rDataIn[18].DATAIN
DATA_IN[19] => rDataIn[19].DATAIN
DATA_IN[20] => rDataIn[20].DATAIN
DATA_IN[21] => rDataIn[21].DATAIN
DATA_IN[22] => rDataIn[22].DATAIN
DATA_IN[23] => rDataIn[23].DATAIN
DATA_IN[24] => rDataIn[24].DATAIN
DATA_IN[25] => rDataIn[25].DATAIN
DATA_IN[26] => rDataIn[26].DATAIN
DATA_IN[27] => rDataIn[27].DATAIN
DATA_IN[28] => rDataIn[28].DATAIN
DATA_IN[29] => rDataIn[29].DATAIN
DATA_IN[30] => rDataIn[30].DATAIN
DATA_IN[31] => rDataIn[31].DATAIN
DATA_IN[32] => rDataIn[32].DATAIN
DATA_IN[33] => rDataIn[33].DATAIN
DATA_IN[34] => rDataIn[34].DATAIN
DATA_IN[35] => rDataIn[35].DATAIN
DATA_IN[36] => rDataIn[36].DATAIN
DATA_IN[37] => rDataIn[37].DATAIN
DATA_IN[38] => rDataIn[38].DATAIN
DATA_IN[39] => rDataIn[39].DATAIN
DATA_IN[40] => rDataIn[40].DATAIN
DATA_IN[41] => rDataIn[41].DATAIN
DATA_IN[42] => rDataIn[42].DATAIN
DATA_IN[43] => rDataIn[43].DATAIN
DATA_IN[44] => rDataIn[44].DATAIN
DATA_IN[45] => rDataIn[45].DATAIN
DATA_IN[46] => rDataIn[46].DATAIN
DATA_IN[47] => rDataIn[47].DATAIN
DATA_IN[48] => rDataIn[48].DATAIN
DATA_IN[49] => rDataIn[49].DATAIN
DATA_IN[50] => rDataIn[50].DATAIN
DATA_IN[51] => rDataIn[51].DATAIN
DATA_IN[52] => rDataIn[52].DATAIN
DATA_IN[53] => rDataIn[53].DATAIN
DATA_IN[54] => rDataIn[54].DATAIN
DATA_IN[55] => rDataIn[55].DATAIN
DATA_IN[56] => rDataIn[56].DATAIN
DATA_IN[57] => rDataIn[57].DATAIN
DATA_IN[58] => rDataIn[58].DATAIN
DATA_IN[59] => rDataIn[59].DATAIN
DATA_IN[60] => rDataIn[60].DATAIN
DATA_IN[61] => rDataIn[61].DATAIN
DATA_IN[62] => rDataIn[62].DATAIN
DATA_IN[63] => rDataIn[63].DATAIN
DATA_IN_EN[0] => rDataInEn.DATAA
DATA_IN_EN[1] => rDataInEn.DATAA
DATA_IN_DONE => rPackedDone.DATAA
DATA_IN_ERR => rPackedErr.DATAA
DATA_IN_FLUSH => rPackedFlush.DATAA
PACKED_DATA[0] <= rPackedData[0].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[1] <= rPackedData[1].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[2] <= rPackedData[2].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[3] <= rPackedData[3].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[4] <= rPackedData[4].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[5] <= rPackedData[5].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[6] <= rPackedData[6].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[7] <= rPackedData[7].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[8] <= rPackedData[8].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[9] <= rPackedData[9].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[10] <= rPackedData[10].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[11] <= rPackedData[11].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[12] <= rPackedData[12].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[13] <= rPackedData[13].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[14] <= rPackedData[14].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[15] <= rPackedData[15].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[16] <= rPackedData[16].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[17] <= rPackedData[17].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[18] <= rPackedData[18].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[19] <= rPackedData[19].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[20] <= rPackedData[20].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[21] <= rPackedData[21].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[22] <= rPackedData[22].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[23] <= rPackedData[23].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[24] <= rPackedData[24].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[25] <= rPackedData[25].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[26] <= rPackedData[26].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[27] <= rPackedData[27].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[28] <= rPackedData[28].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[29] <= rPackedData[29].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[30] <= rPackedData[30].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[31] <= rPackedData[31].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[32] <= rPackedData[32].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[33] <= rPackedData[33].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[34] <= rPackedData[34].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[35] <= rPackedData[35].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[36] <= rPackedData[36].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[37] <= rPackedData[37].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[38] <= rPackedData[38].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[39] <= rPackedData[39].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[40] <= rPackedData[40].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[41] <= rPackedData[41].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[42] <= rPackedData[42].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[43] <= rPackedData[43].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[44] <= rPackedData[44].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[45] <= rPackedData[45].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[46] <= rPackedData[46].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[47] <= rPackedData[47].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[48] <= rPackedData[48].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[49] <= rPackedData[49].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[50] <= rPackedData[50].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[51] <= rPackedData[51].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[52] <= rPackedData[52].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[53] <= rPackedData[53].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[54] <= rPackedData[54].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[55] <= rPackedData[55].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[56] <= rPackedData[56].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[57] <= rPackedData[57].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[58] <= rPackedData[58].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[59] <= rPackedData[59].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[60] <= rPackedData[60].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[61] <= rPackedData[61].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[62] <= rPackedData[62].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[63] <= rPackedData[63].DB_MAX_OUTPUT_PORT_TYPE
PACKED_WEN <= rPackedCount[1].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA_DONE <= rPackedDone.DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA_ERR <= rPackedErr.DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA_FLUSHED <= rPackedFlushed.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker
CLK => rDataMaskedEn[0].CLK
CLK => rDataMaskedEn[1].CLK
CLK => rDataMasked[0].CLK
CLK => rDataMasked[1].CLK
CLK => rDataMasked[2].CLK
CLK => rDataMasked[3].CLK
CLK => rDataMasked[4].CLK
CLK => rDataMasked[5].CLK
CLK => rDataMasked[6].CLK
CLK => rDataMasked[7].CLK
CLK => rDataMasked[8].CLK
CLK => rDataMasked[9].CLK
CLK => rDataMasked[10].CLK
CLK => rDataMasked[11].CLK
CLK => rDataMasked[12].CLK
CLK => rDataMasked[13].CLK
CLK => rDataMasked[14].CLK
CLK => rDataMasked[15].CLK
CLK => rDataMasked[16].CLK
CLK => rDataMasked[17].CLK
CLK => rDataMasked[18].CLK
CLK => rDataMasked[19].CLK
CLK => rDataMasked[20].CLK
CLK => rDataMasked[21].CLK
CLK => rDataMasked[22].CLK
CLK => rDataMasked[23].CLK
CLK => rDataMasked[24].CLK
CLK => rDataMasked[25].CLK
CLK => rDataMasked[26].CLK
CLK => rDataMasked[27].CLK
CLK => rDataMasked[28].CLK
CLK => rDataMasked[29].CLK
CLK => rDataMasked[30].CLK
CLK => rDataMasked[31].CLK
CLK => rDataMasked[32].CLK
CLK => rDataMasked[33].CLK
CLK => rDataMasked[34].CLK
CLK => rDataMasked[35].CLK
CLK => rDataMasked[36].CLK
CLK => rDataMasked[37].CLK
CLK => rDataMasked[38].CLK
CLK => rDataMasked[39].CLK
CLK => rDataMasked[40].CLK
CLK => rDataMasked[41].CLK
CLK => rDataMasked[42].CLK
CLK => rDataMasked[43].CLK
CLK => rDataMasked[44].CLK
CLK => rDataMasked[45].CLK
CLK => rDataMasked[46].CLK
CLK => rDataMasked[47].CLK
CLK => rDataMasked[48].CLK
CLK => rDataMasked[49].CLK
CLK => rDataMasked[50].CLK
CLK => rDataMasked[51].CLK
CLK => rDataMasked[52].CLK
CLK => rDataMasked[53].CLK
CLK => rDataMasked[54].CLK
CLK => rDataMasked[55].CLK
CLK => rDataMasked[56].CLK
CLK => rDataMasked[57].CLK
CLK => rDataMasked[58].CLK
CLK => rDataMasked[59].CLK
CLK => rDataMasked[60].CLK
CLK => rDataMasked[61].CLK
CLK => rDataMasked[62].CLK
CLK => rDataMasked[63].CLK
CLK => rDataInEn[0].CLK
CLK => rDataInEn[1].CLK
CLK => rDataIn[0].CLK
CLK => rDataIn[1].CLK
CLK => rDataIn[2].CLK
CLK => rDataIn[3].CLK
CLK => rDataIn[4].CLK
CLK => rDataIn[5].CLK
CLK => rDataIn[6].CLK
CLK => rDataIn[7].CLK
CLK => rDataIn[8].CLK
CLK => rDataIn[9].CLK
CLK => rDataIn[10].CLK
CLK => rDataIn[11].CLK
CLK => rDataIn[12].CLK
CLK => rDataIn[13].CLK
CLK => rDataIn[14].CLK
CLK => rDataIn[15].CLK
CLK => rDataIn[16].CLK
CLK => rDataIn[17].CLK
CLK => rDataIn[18].CLK
CLK => rDataIn[19].CLK
CLK => rDataIn[20].CLK
CLK => rDataIn[21].CLK
CLK => rDataIn[22].CLK
CLK => rDataIn[23].CLK
CLK => rDataIn[24].CLK
CLK => rDataIn[25].CLK
CLK => rDataIn[26].CLK
CLK => rDataIn[27].CLK
CLK => rDataIn[28].CLK
CLK => rDataIn[29].CLK
CLK => rDataIn[30].CLK
CLK => rDataIn[31].CLK
CLK => rDataIn[32].CLK
CLK => rDataIn[33].CLK
CLK => rDataIn[34].CLK
CLK => rDataIn[35].CLK
CLK => rDataIn[36].CLK
CLK => rDataIn[37].CLK
CLK => rDataIn[38].CLK
CLK => rDataIn[39].CLK
CLK => rDataIn[40].CLK
CLK => rDataIn[41].CLK
CLK => rDataIn[42].CLK
CLK => rDataIn[43].CLK
CLK => rDataIn[44].CLK
CLK => rDataIn[45].CLK
CLK => rDataIn[46].CLK
CLK => rDataIn[47].CLK
CLK => rDataIn[48].CLK
CLK => rDataIn[49].CLK
CLK => rDataIn[50].CLK
CLK => rDataIn[51].CLK
CLK => rDataIn[52].CLK
CLK => rDataIn[53].CLK
CLK => rDataIn[54].CLK
CLK => rDataIn[55].CLK
CLK => rDataIn[56].CLK
CLK => rDataIn[57].CLK
CLK => rDataIn[58].CLK
CLK => rDataIn[59].CLK
CLK => rDataIn[60].CLK
CLK => rDataIn[61].CLK
CLK => rDataIn[62].CLK
CLK => rDataIn[63].CLK
CLK => rPackedData[0].CLK
CLK => rPackedData[1].CLK
CLK => rPackedData[2].CLK
CLK => rPackedData[3].CLK
CLK => rPackedData[4].CLK
CLK => rPackedData[5].CLK
CLK => rPackedData[6].CLK
CLK => rPackedData[7].CLK
CLK => rPackedData[8].CLK
CLK => rPackedData[9].CLK
CLK => rPackedData[10].CLK
CLK => rPackedData[11].CLK
CLK => rPackedData[12].CLK
CLK => rPackedData[13].CLK
CLK => rPackedData[14].CLK
CLK => rPackedData[15].CLK
CLK => rPackedData[16].CLK
CLK => rPackedData[17].CLK
CLK => rPackedData[18].CLK
CLK => rPackedData[19].CLK
CLK => rPackedData[20].CLK
CLK => rPackedData[21].CLK
CLK => rPackedData[22].CLK
CLK => rPackedData[23].CLK
CLK => rPackedData[24].CLK
CLK => rPackedData[25].CLK
CLK => rPackedData[26].CLK
CLK => rPackedData[27].CLK
CLK => rPackedData[28].CLK
CLK => rPackedData[29].CLK
CLK => rPackedData[30].CLK
CLK => rPackedData[31].CLK
CLK => rPackedData[32].CLK
CLK => rPackedData[33].CLK
CLK => rPackedData[34].CLK
CLK => rPackedData[35].CLK
CLK => rPackedData[36].CLK
CLK => rPackedData[37].CLK
CLK => rPackedData[38].CLK
CLK => rPackedData[39].CLK
CLK => rPackedData[40].CLK
CLK => rPackedData[41].CLK
CLK => rPackedData[42].CLK
CLK => rPackedData[43].CLK
CLK => rPackedData[44].CLK
CLK => rPackedData[45].CLK
CLK => rPackedData[46].CLK
CLK => rPackedData[47].CLK
CLK => rPackedData[48].CLK
CLK => rPackedData[49].CLK
CLK => rPackedData[50].CLK
CLK => rPackedData[51].CLK
CLK => rPackedData[52].CLK
CLK => rPackedData[53].CLK
CLK => rPackedData[54].CLK
CLK => rPackedData[55].CLK
CLK => rPackedData[56].CLK
CLK => rPackedData[57].CLK
CLK => rPackedData[58].CLK
CLK => rPackedData[59].CLK
CLK => rPackedData[60].CLK
CLK => rPackedData[61].CLK
CLK => rPackedData[62].CLK
CLK => rPackedData[63].CLK
CLK => rPackedData[64].CLK
CLK => rPackedData[65].CLK
CLK => rPackedData[66].CLK
CLK => rPackedData[67].CLK
CLK => rPackedData[68].CLK
CLK => rPackedData[69].CLK
CLK => rPackedData[70].CLK
CLK => rPackedData[71].CLK
CLK => rPackedData[72].CLK
CLK => rPackedData[73].CLK
CLK => rPackedData[74].CLK
CLK => rPackedData[75].CLK
CLK => rPackedData[76].CLK
CLK => rPackedData[77].CLK
CLK => rPackedData[78].CLK
CLK => rPackedData[79].CLK
CLK => rPackedData[80].CLK
CLK => rPackedData[81].CLK
CLK => rPackedData[82].CLK
CLK => rPackedData[83].CLK
CLK => rPackedData[84].CLK
CLK => rPackedData[85].CLK
CLK => rPackedData[86].CLK
CLK => rPackedData[87].CLK
CLK => rPackedData[88].CLK
CLK => rPackedData[89].CLK
CLK => rPackedData[90].CLK
CLK => rPackedData[91].CLK
CLK => rPackedData[92].CLK
CLK => rPackedData[93].CLK
CLK => rPackedData[94].CLK
CLK => rPackedData[95].CLK
CLK => rPackedFlushed.CLK
CLK => rPackedFlush.CLK
CLK => rPackedErr.CLK
CLK => rPackedDone.CLK
CLK => rPackedCount[0].CLK
CLK => rPackedCount[1].CLK
RST => rPackedCount.OUTPUTSELECT
RST => rPackedCount.OUTPUTSELECT
RST => rPackedDone.OUTPUTSELECT
RST => rPackedErr.OUTPUTSELECT
RST => rPackedFlush.OUTPUTSELECT
RST => rPackedFlushed.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rDataInEn.OUTPUTSELECT
RST => rDataInEn.OUTPUTSELECT
RST => rDataMaskedEn.OUTPUTSELECT
RST => rDataMaskedEn.OUTPUTSELECT
DATA_IN[0] => rDataIn[0].DATAIN
DATA_IN[1] => rDataIn[1].DATAIN
DATA_IN[2] => rDataIn[2].DATAIN
DATA_IN[3] => rDataIn[3].DATAIN
DATA_IN[4] => rDataIn[4].DATAIN
DATA_IN[5] => rDataIn[5].DATAIN
DATA_IN[6] => rDataIn[6].DATAIN
DATA_IN[7] => rDataIn[7].DATAIN
DATA_IN[8] => rDataIn[8].DATAIN
DATA_IN[9] => rDataIn[9].DATAIN
DATA_IN[10] => rDataIn[10].DATAIN
DATA_IN[11] => rDataIn[11].DATAIN
DATA_IN[12] => rDataIn[12].DATAIN
DATA_IN[13] => rDataIn[13].DATAIN
DATA_IN[14] => rDataIn[14].DATAIN
DATA_IN[15] => rDataIn[15].DATAIN
DATA_IN[16] => rDataIn[16].DATAIN
DATA_IN[17] => rDataIn[17].DATAIN
DATA_IN[18] => rDataIn[18].DATAIN
DATA_IN[19] => rDataIn[19].DATAIN
DATA_IN[20] => rDataIn[20].DATAIN
DATA_IN[21] => rDataIn[21].DATAIN
DATA_IN[22] => rDataIn[22].DATAIN
DATA_IN[23] => rDataIn[23].DATAIN
DATA_IN[24] => rDataIn[24].DATAIN
DATA_IN[25] => rDataIn[25].DATAIN
DATA_IN[26] => rDataIn[26].DATAIN
DATA_IN[27] => rDataIn[27].DATAIN
DATA_IN[28] => rDataIn[28].DATAIN
DATA_IN[29] => rDataIn[29].DATAIN
DATA_IN[30] => rDataIn[30].DATAIN
DATA_IN[31] => rDataIn[31].DATAIN
DATA_IN[32] => rDataIn[32].DATAIN
DATA_IN[33] => rDataIn[33].DATAIN
DATA_IN[34] => rDataIn[34].DATAIN
DATA_IN[35] => rDataIn[35].DATAIN
DATA_IN[36] => rDataIn[36].DATAIN
DATA_IN[37] => rDataIn[37].DATAIN
DATA_IN[38] => rDataIn[38].DATAIN
DATA_IN[39] => rDataIn[39].DATAIN
DATA_IN[40] => rDataIn[40].DATAIN
DATA_IN[41] => rDataIn[41].DATAIN
DATA_IN[42] => rDataIn[42].DATAIN
DATA_IN[43] => rDataIn[43].DATAIN
DATA_IN[44] => rDataIn[44].DATAIN
DATA_IN[45] => rDataIn[45].DATAIN
DATA_IN[46] => rDataIn[46].DATAIN
DATA_IN[47] => rDataIn[47].DATAIN
DATA_IN[48] => rDataIn[48].DATAIN
DATA_IN[49] => rDataIn[49].DATAIN
DATA_IN[50] => rDataIn[50].DATAIN
DATA_IN[51] => rDataIn[51].DATAIN
DATA_IN[52] => rDataIn[52].DATAIN
DATA_IN[53] => rDataIn[53].DATAIN
DATA_IN[54] => rDataIn[54].DATAIN
DATA_IN[55] => rDataIn[55].DATAIN
DATA_IN[56] => rDataIn[56].DATAIN
DATA_IN[57] => rDataIn[57].DATAIN
DATA_IN[58] => rDataIn[58].DATAIN
DATA_IN[59] => rDataIn[59].DATAIN
DATA_IN[60] => rDataIn[60].DATAIN
DATA_IN[61] => rDataIn[61].DATAIN
DATA_IN[62] => rDataIn[62].DATAIN
DATA_IN[63] => rDataIn[63].DATAIN
DATA_IN_EN[0] => rDataInEn.DATAA
DATA_IN_EN[1] => rDataInEn.DATAA
DATA_IN_DONE => rPackedDone.DATAA
DATA_IN_ERR => rPackedErr.DATAA
DATA_IN_FLUSH => rPackedFlush.DATAA
PACKED_DATA[0] <= rPackedData[0].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[1] <= rPackedData[1].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[2] <= rPackedData[2].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[3] <= rPackedData[3].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[4] <= rPackedData[4].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[5] <= rPackedData[5].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[6] <= rPackedData[6].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[7] <= rPackedData[7].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[8] <= rPackedData[8].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[9] <= rPackedData[9].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[10] <= rPackedData[10].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[11] <= rPackedData[11].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[12] <= rPackedData[12].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[13] <= rPackedData[13].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[14] <= rPackedData[14].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[15] <= rPackedData[15].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[16] <= rPackedData[16].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[17] <= rPackedData[17].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[18] <= rPackedData[18].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[19] <= rPackedData[19].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[20] <= rPackedData[20].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[21] <= rPackedData[21].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[22] <= rPackedData[22].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[23] <= rPackedData[23].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[24] <= rPackedData[24].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[25] <= rPackedData[25].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[26] <= rPackedData[26].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[27] <= rPackedData[27].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[28] <= rPackedData[28].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[29] <= rPackedData[29].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[30] <= rPackedData[30].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[31] <= rPackedData[31].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[32] <= rPackedData[32].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[33] <= rPackedData[33].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[34] <= rPackedData[34].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[35] <= rPackedData[35].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[36] <= rPackedData[36].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[37] <= rPackedData[37].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[38] <= rPackedData[38].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[39] <= rPackedData[39].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[40] <= rPackedData[40].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[41] <= rPackedData[41].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[42] <= rPackedData[42].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[43] <= rPackedData[43].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[44] <= rPackedData[44].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[45] <= rPackedData[45].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[46] <= rPackedData[46].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[47] <= rPackedData[47].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[48] <= rPackedData[48].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[49] <= rPackedData[49].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[50] <= rPackedData[50].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[51] <= rPackedData[51].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[52] <= rPackedData[52].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[53] <= rPackedData[53].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[54] <= rPackedData[54].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[55] <= rPackedData[55].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[56] <= rPackedData[56].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[57] <= rPackedData[57].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[58] <= rPackedData[58].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[59] <= rPackedData[59].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[60] <= rPackedData[60].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[61] <= rPackedData[61].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[62] <= rPackedData[62].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[63] <= rPackedData[63].DB_MAX_OUTPUT_PORT_TYPE
PACKED_WEN <= rPackedCount[1].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA_DONE <= rPackedDone.DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA_ERR <= rPackedErr.DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA_FLUSHED <= rPackedFlushed.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker
CLK => rDataMaskedEn[0].CLK
CLK => rDataMaskedEn[1].CLK
CLK => rDataMasked[0].CLK
CLK => rDataMasked[1].CLK
CLK => rDataMasked[2].CLK
CLK => rDataMasked[3].CLK
CLK => rDataMasked[4].CLK
CLK => rDataMasked[5].CLK
CLK => rDataMasked[6].CLK
CLK => rDataMasked[7].CLK
CLK => rDataMasked[8].CLK
CLK => rDataMasked[9].CLK
CLK => rDataMasked[10].CLK
CLK => rDataMasked[11].CLK
CLK => rDataMasked[12].CLK
CLK => rDataMasked[13].CLK
CLK => rDataMasked[14].CLK
CLK => rDataMasked[15].CLK
CLK => rDataMasked[16].CLK
CLK => rDataMasked[17].CLK
CLK => rDataMasked[18].CLK
CLK => rDataMasked[19].CLK
CLK => rDataMasked[20].CLK
CLK => rDataMasked[21].CLK
CLK => rDataMasked[22].CLK
CLK => rDataMasked[23].CLK
CLK => rDataMasked[24].CLK
CLK => rDataMasked[25].CLK
CLK => rDataMasked[26].CLK
CLK => rDataMasked[27].CLK
CLK => rDataMasked[28].CLK
CLK => rDataMasked[29].CLK
CLK => rDataMasked[30].CLK
CLK => rDataMasked[31].CLK
CLK => rDataMasked[32].CLK
CLK => rDataMasked[33].CLK
CLK => rDataMasked[34].CLK
CLK => rDataMasked[35].CLK
CLK => rDataMasked[36].CLK
CLK => rDataMasked[37].CLK
CLK => rDataMasked[38].CLK
CLK => rDataMasked[39].CLK
CLK => rDataMasked[40].CLK
CLK => rDataMasked[41].CLK
CLK => rDataMasked[42].CLK
CLK => rDataMasked[43].CLK
CLK => rDataMasked[44].CLK
CLK => rDataMasked[45].CLK
CLK => rDataMasked[46].CLK
CLK => rDataMasked[47].CLK
CLK => rDataMasked[48].CLK
CLK => rDataMasked[49].CLK
CLK => rDataMasked[50].CLK
CLK => rDataMasked[51].CLK
CLK => rDataMasked[52].CLK
CLK => rDataMasked[53].CLK
CLK => rDataMasked[54].CLK
CLK => rDataMasked[55].CLK
CLK => rDataMasked[56].CLK
CLK => rDataMasked[57].CLK
CLK => rDataMasked[58].CLK
CLK => rDataMasked[59].CLK
CLK => rDataMasked[60].CLK
CLK => rDataMasked[61].CLK
CLK => rDataMasked[62].CLK
CLK => rDataMasked[63].CLK
CLK => rDataInEn[0].CLK
CLK => rDataInEn[1].CLK
CLK => rDataIn[0].CLK
CLK => rDataIn[1].CLK
CLK => rDataIn[2].CLK
CLK => rDataIn[3].CLK
CLK => rDataIn[4].CLK
CLK => rDataIn[5].CLK
CLK => rDataIn[6].CLK
CLK => rDataIn[7].CLK
CLK => rDataIn[8].CLK
CLK => rDataIn[9].CLK
CLK => rDataIn[10].CLK
CLK => rDataIn[11].CLK
CLK => rDataIn[12].CLK
CLK => rDataIn[13].CLK
CLK => rDataIn[14].CLK
CLK => rDataIn[15].CLK
CLK => rDataIn[16].CLK
CLK => rDataIn[17].CLK
CLK => rDataIn[18].CLK
CLK => rDataIn[19].CLK
CLK => rDataIn[20].CLK
CLK => rDataIn[21].CLK
CLK => rDataIn[22].CLK
CLK => rDataIn[23].CLK
CLK => rDataIn[24].CLK
CLK => rDataIn[25].CLK
CLK => rDataIn[26].CLK
CLK => rDataIn[27].CLK
CLK => rDataIn[28].CLK
CLK => rDataIn[29].CLK
CLK => rDataIn[30].CLK
CLK => rDataIn[31].CLK
CLK => rDataIn[32].CLK
CLK => rDataIn[33].CLK
CLK => rDataIn[34].CLK
CLK => rDataIn[35].CLK
CLK => rDataIn[36].CLK
CLK => rDataIn[37].CLK
CLK => rDataIn[38].CLK
CLK => rDataIn[39].CLK
CLK => rDataIn[40].CLK
CLK => rDataIn[41].CLK
CLK => rDataIn[42].CLK
CLK => rDataIn[43].CLK
CLK => rDataIn[44].CLK
CLK => rDataIn[45].CLK
CLK => rDataIn[46].CLK
CLK => rDataIn[47].CLK
CLK => rDataIn[48].CLK
CLK => rDataIn[49].CLK
CLK => rDataIn[50].CLK
CLK => rDataIn[51].CLK
CLK => rDataIn[52].CLK
CLK => rDataIn[53].CLK
CLK => rDataIn[54].CLK
CLK => rDataIn[55].CLK
CLK => rDataIn[56].CLK
CLK => rDataIn[57].CLK
CLK => rDataIn[58].CLK
CLK => rDataIn[59].CLK
CLK => rDataIn[60].CLK
CLK => rDataIn[61].CLK
CLK => rDataIn[62].CLK
CLK => rDataIn[63].CLK
CLK => rPackedData[0].CLK
CLK => rPackedData[1].CLK
CLK => rPackedData[2].CLK
CLK => rPackedData[3].CLK
CLK => rPackedData[4].CLK
CLK => rPackedData[5].CLK
CLK => rPackedData[6].CLK
CLK => rPackedData[7].CLK
CLK => rPackedData[8].CLK
CLK => rPackedData[9].CLK
CLK => rPackedData[10].CLK
CLK => rPackedData[11].CLK
CLK => rPackedData[12].CLK
CLK => rPackedData[13].CLK
CLK => rPackedData[14].CLK
CLK => rPackedData[15].CLK
CLK => rPackedData[16].CLK
CLK => rPackedData[17].CLK
CLK => rPackedData[18].CLK
CLK => rPackedData[19].CLK
CLK => rPackedData[20].CLK
CLK => rPackedData[21].CLK
CLK => rPackedData[22].CLK
CLK => rPackedData[23].CLK
CLK => rPackedData[24].CLK
CLK => rPackedData[25].CLK
CLK => rPackedData[26].CLK
CLK => rPackedData[27].CLK
CLK => rPackedData[28].CLK
CLK => rPackedData[29].CLK
CLK => rPackedData[30].CLK
CLK => rPackedData[31].CLK
CLK => rPackedData[32].CLK
CLK => rPackedData[33].CLK
CLK => rPackedData[34].CLK
CLK => rPackedData[35].CLK
CLK => rPackedData[36].CLK
CLK => rPackedData[37].CLK
CLK => rPackedData[38].CLK
CLK => rPackedData[39].CLK
CLK => rPackedData[40].CLK
CLK => rPackedData[41].CLK
CLK => rPackedData[42].CLK
CLK => rPackedData[43].CLK
CLK => rPackedData[44].CLK
CLK => rPackedData[45].CLK
CLK => rPackedData[46].CLK
CLK => rPackedData[47].CLK
CLK => rPackedData[48].CLK
CLK => rPackedData[49].CLK
CLK => rPackedData[50].CLK
CLK => rPackedData[51].CLK
CLK => rPackedData[52].CLK
CLK => rPackedData[53].CLK
CLK => rPackedData[54].CLK
CLK => rPackedData[55].CLK
CLK => rPackedData[56].CLK
CLK => rPackedData[57].CLK
CLK => rPackedData[58].CLK
CLK => rPackedData[59].CLK
CLK => rPackedData[60].CLK
CLK => rPackedData[61].CLK
CLK => rPackedData[62].CLK
CLK => rPackedData[63].CLK
CLK => rPackedData[64].CLK
CLK => rPackedData[65].CLK
CLK => rPackedData[66].CLK
CLK => rPackedData[67].CLK
CLK => rPackedData[68].CLK
CLK => rPackedData[69].CLK
CLK => rPackedData[70].CLK
CLK => rPackedData[71].CLK
CLK => rPackedData[72].CLK
CLK => rPackedData[73].CLK
CLK => rPackedData[74].CLK
CLK => rPackedData[75].CLK
CLK => rPackedData[76].CLK
CLK => rPackedData[77].CLK
CLK => rPackedData[78].CLK
CLK => rPackedData[79].CLK
CLK => rPackedData[80].CLK
CLK => rPackedData[81].CLK
CLK => rPackedData[82].CLK
CLK => rPackedData[83].CLK
CLK => rPackedData[84].CLK
CLK => rPackedData[85].CLK
CLK => rPackedData[86].CLK
CLK => rPackedData[87].CLK
CLK => rPackedData[88].CLK
CLK => rPackedData[89].CLK
CLK => rPackedData[90].CLK
CLK => rPackedData[91].CLK
CLK => rPackedData[92].CLK
CLK => rPackedData[93].CLK
CLK => rPackedData[94].CLK
CLK => rPackedData[95].CLK
CLK => rPackedFlushed.CLK
CLK => rPackedFlush.CLK
CLK => rPackedErr.CLK
CLK => rPackedDone.CLK
CLK => rPackedCount[0].CLK
CLK => rPackedCount[1].CLK
RST => rPackedCount.OUTPUTSELECT
RST => rPackedCount.OUTPUTSELECT
RST => rPackedDone.OUTPUTSELECT
RST => rPackedErr.OUTPUTSELECT
RST => rPackedFlush.OUTPUTSELECT
RST => rPackedFlushed.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rDataInEn.OUTPUTSELECT
RST => rDataInEn.OUTPUTSELECT
RST => rDataMaskedEn.OUTPUTSELECT
RST => rDataMaskedEn.OUTPUTSELECT
DATA_IN[0] => rDataIn[0].DATAIN
DATA_IN[1] => rDataIn[1].DATAIN
DATA_IN[2] => rDataIn[2].DATAIN
DATA_IN[3] => rDataIn[3].DATAIN
DATA_IN[4] => rDataIn[4].DATAIN
DATA_IN[5] => rDataIn[5].DATAIN
DATA_IN[6] => rDataIn[6].DATAIN
DATA_IN[7] => rDataIn[7].DATAIN
DATA_IN[8] => rDataIn[8].DATAIN
DATA_IN[9] => rDataIn[9].DATAIN
DATA_IN[10] => rDataIn[10].DATAIN
DATA_IN[11] => rDataIn[11].DATAIN
DATA_IN[12] => rDataIn[12].DATAIN
DATA_IN[13] => rDataIn[13].DATAIN
DATA_IN[14] => rDataIn[14].DATAIN
DATA_IN[15] => rDataIn[15].DATAIN
DATA_IN[16] => rDataIn[16].DATAIN
DATA_IN[17] => rDataIn[17].DATAIN
DATA_IN[18] => rDataIn[18].DATAIN
DATA_IN[19] => rDataIn[19].DATAIN
DATA_IN[20] => rDataIn[20].DATAIN
DATA_IN[21] => rDataIn[21].DATAIN
DATA_IN[22] => rDataIn[22].DATAIN
DATA_IN[23] => rDataIn[23].DATAIN
DATA_IN[24] => rDataIn[24].DATAIN
DATA_IN[25] => rDataIn[25].DATAIN
DATA_IN[26] => rDataIn[26].DATAIN
DATA_IN[27] => rDataIn[27].DATAIN
DATA_IN[28] => rDataIn[28].DATAIN
DATA_IN[29] => rDataIn[29].DATAIN
DATA_IN[30] => rDataIn[30].DATAIN
DATA_IN[31] => rDataIn[31].DATAIN
DATA_IN[32] => rDataIn[32].DATAIN
DATA_IN[33] => rDataIn[33].DATAIN
DATA_IN[34] => rDataIn[34].DATAIN
DATA_IN[35] => rDataIn[35].DATAIN
DATA_IN[36] => rDataIn[36].DATAIN
DATA_IN[37] => rDataIn[37].DATAIN
DATA_IN[38] => rDataIn[38].DATAIN
DATA_IN[39] => rDataIn[39].DATAIN
DATA_IN[40] => rDataIn[40].DATAIN
DATA_IN[41] => rDataIn[41].DATAIN
DATA_IN[42] => rDataIn[42].DATAIN
DATA_IN[43] => rDataIn[43].DATAIN
DATA_IN[44] => rDataIn[44].DATAIN
DATA_IN[45] => rDataIn[45].DATAIN
DATA_IN[46] => rDataIn[46].DATAIN
DATA_IN[47] => rDataIn[47].DATAIN
DATA_IN[48] => rDataIn[48].DATAIN
DATA_IN[49] => rDataIn[49].DATAIN
DATA_IN[50] => rDataIn[50].DATAIN
DATA_IN[51] => rDataIn[51].DATAIN
DATA_IN[52] => rDataIn[52].DATAIN
DATA_IN[53] => rDataIn[53].DATAIN
DATA_IN[54] => rDataIn[54].DATAIN
DATA_IN[55] => rDataIn[55].DATAIN
DATA_IN[56] => rDataIn[56].DATAIN
DATA_IN[57] => rDataIn[57].DATAIN
DATA_IN[58] => rDataIn[58].DATAIN
DATA_IN[59] => rDataIn[59].DATAIN
DATA_IN[60] => rDataIn[60].DATAIN
DATA_IN[61] => rDataIn[61].DATAIN
DATA_IN[62] => rDataIn[62].DATAIN
DATA_IN[63] => rDataIn[63].DATAIN
DATA_IN_EN[0] => rDataInEn.DATAA
DATA_IN_EN[1] => rDataInEn.DATAA
DATA_IN_DONE => rPackedDone.DATAA
DATA_IN_ERR => rPackedErr.DATAA
DATA_IN_FLUSH => rPackedFlush.DATAA
PACKED_DATA[0] <= rPackedData[0].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[1] <= rPackedData[1].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[2] <= rPackedData[2].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[3] <= rPackedData[3].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[4] <= rPackedData[4].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[5] <= rPackedData[5].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[6] <= rPackedData[6].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[7] <= rPackedData[7].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[8] <= rPackedData[8].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[9] <= rPackedData[9].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[10] <= rPackedData[10].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[11] <= rPackedData[11].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[12] <= rPackedData[12].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[13] <= rPackedData[13].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[14] <= rPackedData[14].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[15] <= rPackedData[15].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[16] <= rPackedData[16].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[17] <= rPackedData[17].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[18] <= rPackedData[18].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[19] <= rPackedData[19].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[20] <= rPackedData[20].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[21] <= rPackedData[21].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[22] <= rPackedData[22].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[23] <= rPackedData[23].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[24] <= rPackedData[24].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[25] <= rPackedData[25].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[26] <= rPackedData[26].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[27] <= rPackedData[27].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[28] <= rPackedData[28].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[29] <= rPackedData[29].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[30] <= rPackedData[30].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[31] <= rPackedData[31].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[32] <= rPackedData[32].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[33] <= rPackedData[33].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[34] <= rPackedData[34].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[35] <= rPackedData[35].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[36] <= rPackedData[36].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[37] <= rPackedData[37].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[38] <= rPackedData[38].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[39] <= rPackedData[39].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[40] <= rPackedData[40].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[41] <= rPackedData[41].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[42] <= rPackedData[42].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[43] <= rPackedData[43].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[44] <= rPackedData[44].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[45] <= rPackedData[45].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[46] <= rPackedData[46].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[47] <= rPackedData[47].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[48] <= rPackedData[48].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[49] <= rPackedData[49].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[50] <= rPackedData[50].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[51] <= rPackedData[51].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[52] <= rPackedData[52].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[53] <= rPackedData[53].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[54] <= rPackedData[54].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[55] <= rPackedData[55].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[56] <= rPackedData[56].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[57] <= rPackedData[57].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[58] <= rPackedData[58].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[59] <= rPackedData[59].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[60] <= rPackedData[60].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[61] <= rPackedData[61].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[62] <= rPackedData[62].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[63] <= rPackedData[63].DB_MAX_OUTPUT_PORT_TYPE
PACKED_WEN <= rPackedCount[1].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA_DONE <= rPackedDone.DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA_ERR <= rPackedErr.DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA_FLUSHED <= rPackedFlushed.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo
RD_CLK => RD_CLK.IN1
RD_RST => RD_RST.IN1
WR_CLK => WR_CLK.IN1
WR_RST => WR_RST.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_EN => WR_EN.IN1
RD_DATA[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= rData[34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= rData[35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= rData[36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= rData[37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= rData[38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= rData[39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= rData[40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= rData[41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= rData[42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= rData[43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= rData[44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= rData[45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= rData[46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= rData[47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= rData[48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= rData[49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= rData[50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= rData[51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= rData[52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= rData[53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= rData[54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= rData[55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= rData[56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= rData[57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= rData[58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= rData[59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= rData[60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= rData[61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= rData[62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= rData[63].DB_MAX_OUTPUT_PORT_TYPE
RD_EN => comb.IN1
RD_EN => rCount.IN1
RD_EN => always0.IN1
WR_FULL <= async_fifo:fifo.WR_FULL
RD_EMPTY <= rDataValid.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo
RD_CLK => RD_CLK.IN3
RD_RST => RD_RST.IN2
WR_CLK => WR_CLK.IN3
WR_RST => WR_RST.IN2
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_EN => WR_EN.IN1
RD_DATA[0] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[1] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[2] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[3] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[4] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[5] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[6] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[7] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[8] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[9] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[10] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[11] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[12] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[13] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[14] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[15] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[16] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[17] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[18] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[19] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[20] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[21] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[22] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[23] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[24] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[25] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[26] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[27] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[28] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[29] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[30] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[31] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[32] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[33] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[34] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[35] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[36] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[37] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[38] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[39] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[40] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[41] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[42] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[43] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[44] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[45] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[46] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[47] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[48] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[49] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[50] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[51] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[52] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[53] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[54] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[55] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[56] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[57] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[58] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[59] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[60] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[61] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[62] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[63] <= ram_2clk_1w_1r:mem.DOUTB
RD_EN => RD_EN.IN1
WR_FULL <= wr_ptr_full:wrPtrFull.WR_FULL
RD_EMPTY <= rd_ptr_empty:rdPtrEmpty.RD_EMPTY


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem
CLKA => rRAM.we_a.CLK
CLKA => rRAM.waddr_a[9].CLK
CLKA => rRAM.waddr_a[8].CLK
CLKA => rRAM.waddr_a[7].CLK
CLKA => rRAM.waddr_a[6].CLK
CLKA => rRAM.waddr_a[5].CLK
CLKA => rRAM.waddr_a[4].CLK
CLKA => rRAM.waddr_a[3].CLK
CLKA => rRAM.waddr_a[2].CLK
CLKA => rRAM.waddr_a[1].CLK
CLKA => rRAM.waddr_a[0].CLK
CLKA => rRAM.data_a[63].CLK
CLKA => rRAM.data_a[62].CLK
CLKA => rRAM.data_a[61].CLK
CLKA => rRAM.data_a[60].CLK
CLKA => rRAM.data_a[59].CLK
CLKA => rRAM.data_a[58].CLK
CLKA => rRAM.data_a[57].CLK
CLKA => rRAM.data_a[56].CLK
CLKA => rRAM.data_a[55].CLK
CLKA => rRAM.data_a[54].CLK
CLKA => rRAM.data_a[53].CLK
CLKA => rRAM.data_a[52].CLK
CLKA => rRAM.data_a[51].CLK
CLKA => rRAM.data_a[50].CLK
CLKA => rRAM.data_a[49].CLK
CLKA => rRAM.data_a[48].CLK
CLKA => rRAM.data_a[47].CLK
CLKA => rRAM.data_a[46].CLK
CLKA => rRAM.data_a[45].CLK
CLKA => rRAM.data_a[44].CLK
CLKA => rRAM.data_a[43].CLK
CLKA => rRAM.data_a[42].CLK
CLKA => rRAM.data_a[41].CLK
CLKA => rRAM.data_a[40].CLK
CLKA => rRAM.data_a[39].CLK
CLKA => rRAM.data_a[38].CLK
CLKA => rRAM.data_a[37].CLK
CLKA => rRAM.data_a[36].CLK
CLKA => rRAM.data_a[35].CLK
CLKA => rRAM.data_a[34].CLK
CLKA => rRAM.data_a[33].CLK
CLKA => rRAM.data_a[32].CLK
CLKA => rRAM.data_a[31].CLK
CLKA => rRAM.data_a[30].CLK
CLKA => rRAM.data_a[29].CLK
CLKA => rRAM.data_a[28].CLK
CLKA => rRAM.data_a[27].CLK
CLKA => rRAM.data_a[26].CLK
CLKA => rRAM.data_a[25].CLK
CLKA => rRAM.data_a[24].CLK
CLKA => rRAM.data_a[23].CLK
CLKA => rRAM.data_a[22].CLK
CLKA => rRAM.data_a[21].CLK
CLKA => rRAM.data_a[20].CLK
CLKA => rRAM.data_a[19].CLK
CLKA => rRAM.data_a[18].CLK
CLKA => rRAM.data_a[17].CLK
CLKA => rRAM.data_a[16].CLK
CLKA => rRAM.data_a[15].CLK
CLKA => rRAM.data_a[14].CLK
CLKA => rRAM.data_a[13].CLK
CLKA => rRAM.data_a[12].CLK
CLKA => rRAM.data_a[11].CLK
CLKA => rRAM.data_a[10].CLK
CLKA => rRAM.data_a[9].CLK
CLKA => rRAM.data_a[8].CLK
CLKA => rRAM.data_a[7].CLK
CLKA => rRAM.data_a[6].CLK
CLKA => rRAM.data_a[5].CLK
CLKA => rRAM.data_a[4].CLK
CLKA => rRAM.data_a[3].CLK
CLKA => rRAM.data_a[2].CLK
CLKA => rRAM.data_a[1].CLK
CLKA => rRAM.data_a[0].CLK
CLKA => rRAM.CLK0
CLKB => rDout[0].CLK
CLKB => rDout[1].CLK
CLKB => rDout[2].CLK
CLKB => rDout[3].CLK
CLKB => rDout[4].CLK
CLKB => rDout[5].CLK
CLKB => rDout[6].CLK
CLKB => rDout[7].CLK
CLKB => rDout[8].CLK
CLKB => rDout[9].CLK
CLKB => rDout[10].CLK
CLKB => rDout[11].CLK
CLKB => rDout[12].CLK
CLKB => rDout[13].CLK
CLKB => rDout[14].CLK
CLKB => rDout[15].CLK
CLKB => rDout[16].CLK
CLKB => rDout[17].CLK
CLKB => rDout[18].CLK
CLKB => rDout[19].CLK
CLKB => rDout[20].CLK
CLKB => rDout[21].CLK
CLKB => rDout[22].CLK
CLKB => rDout[23].CLK
CLKB => rDout[24].CLK
CLKB => rDout[25].CLK
CLKB => rDout[26].CLK
CLKB => rDout[27].CLK
CLKB => rDout[28].CLK
CLKB => rDout[29].CLK
CLKB => rDout[30].CLK
CLKB => rDout[31].CLK
CLKB => rDout[32].CLK
CLKB => rDout[33].CLK
CLKB => rDout[34].CLK
CLKB => rDout[35].CLK
CLKB => rDout[36].CLK
CLKB => rDout[37].CLK
CLKB => rDout[38].CLK
CLKB => rDout[39].CLK
CLKB => rDout[40].CLK
CLKB => rDout[41].CLK
CLKB => rDout[42].CLK
CLKB => rDout[43].CLK
CLKB => rDout[44].CLK
CLKB => rDout[45].CLK
CLKB => rDout[46].CLK
CLKB => rDout[47].CLK
CLKB => rDout[48].CLK
CLKB => rDout[49].CLK
CLKB => rDout[50].CLK
CLKB => rDout[51].CLK
CLKB => rDout[52].CLK
CLKB => rDout[53].CLK
CLKB => rDout[54].CLK
CLKB => rDout[55].CLK
CLKB => rDout[56].CLK
CLKB => rDout[57].CLK
CLKB => rDout[58].CLK
CLKB => rDout[59].CLK
CLKB => rDout[60].CLK
CLKB => rDout[61].CLK
CLKB => rDout[62].CLK
CLKB => rDout[63].CLK
WEA => rRAM.we_a.DATAIN
WEA => rRAM.WE
ADDRA[0] => rRAM.waddr_a[0].DATAIN
ADDRA[0] => rRAM.WADDR
ADDRA[1] => rRAM.waddr_a[1].DATAIN
ADDRA[1] => rRAM.WADDR1
ADDRA[2] => rRAM.waddr_a[2].DATAIN
ADDRA[2] => rRAM.WADDR2
ADDRA[3] => rRAM.waddr_a[3].DATAIN
ADDRA[3] => rRAM.WADDR3
ADDRA[4] => rRAM.waddr_a[4].DATAIN
ADDRA[4] => rRAM.WADDR4
ADDRA[5] => rRAM.waddr_a[5].DATAIN
ADDRA[5] => rRAM.WADDR5
ADDRA[6] => rRAM.waddr_a[6].DATAIN
ADDRA[6] => rRAM.WADDR6
ADDRA[7] => rRAM.waddr_a[7].DATAIN
ADDRA[7] => rRAM.WADDR7
ADDRA[8] => rRAM.waddr_a[8].DATAIN
ADDRA[8] => rRAM.WADDR8
ADDRA[9] => rRAM.waddr_a[9].DATAIN
ADDRA[9] => rRAM.WADDR9
ADDRB[0] => rRAM.RADDR
ADDRB[1] => rRAM.RADDR1
ADDRB[2] => rRAM.RADDR2
ADDRB[3] => rRAM.RADDR3
ADDRB[4] => rRAM.RADDR4
ADDRB[5] => rRAM.RADDR5
ADDRB[6] => rRAM.RADDR6
ADDRB[7] => rRAM.RADDR7
ADDRB[8] => rRAM.RADDR8
ADDRB[9] => rRAM.RADDR9
DINA[0] => rRAM.data_a[0].DATAIN
DINA[0] => rRAM.DATAIN
DINA[1] => rRAM.data_a[1].DATAIN
DINA[1] => rRAM.DATAIN1
DINA[2] => rRAM.data_a[2].DATAIN
DINA[2] => rRAM.DATAIN2
DINA[3] => rRAM.data_a[3].DATAIN
DINA[3] => rRAM.DATAIN3
DINA[4] => rRAM.data_a[4].DATAIN
DINA[4] => rRAM.DATAIN4
DINA[5] => rRAM.data_a[5].DATAIN
DINA[5] => rRAM.DATAIN5
DINA[6] => rRAM.data_a[6].DATAIN
DINA[6] => rRAM.DATAIN6
DINA[7] => rRAM.data_a[7].DATAIN
DINA[7] => rRAM.DATAIN7
DINA[8] => rRAM.data_a[8].DATAIN
DINA[8] => rRAM.DATAIN8
DINA[9] => rRAM.data_a[9].DATAIN
DINA[9] => rRAM.DATAIN9
DINA[10] => rRAM.data_a[10].DATAIN
DINA[10] => rRAM.DATAIN10
DINA[11] => rRAM.data_a[11].DATAIN
DINA[11] => rRAM.DATAIN11
DINA[12] => rRAM.data_a[12].DATAIN
DINA[12] => rRAM.DATAIN12
DINA[13] => rRAM.data_a[13].DATAIN
DINA[13] => rRAM.DATAIN13
DINA[14] => rRAM.data_a[14].DATAIN
DINA[14] => rRAM.DATAIN14
DINA[15] => rRAM.data_a[15].DATAIN
DINA[15] => rRAM.DATAIN15
DINA[16] => rRAM.data_a[16].DATAIN
DINA[16] => rRAM.DATAIN16
DINA[17] => rRAM.data_a[17].DATAIN
DINA[17] => rRAM.DATAIN17
DINA[18] => rRAM.data_a[18].DATAIN
DINA[18] => rRAM.DATAIN18
DINA[19] => rRAM.data_a[19].DATAIN
DINA[19] => rRAM.DATAIN19
DINA[20] => rRAM.data_a[20].DATAIN
DINA[20] => rRAM.DATAIN20
DINA[21] => rRAM.data_a[21].DATAIN
DINA[21] => rRAM.DATAIN21
DINA[22] => rRAM.data_a[22].DATAIN
DINA[22] => rRAM.DATAIN22
DINA[23] => rRAM.data_a[23].DATAIN
DINA[23] => rRAM.DATAIN23
DINA[24] => rRAM.data_a[24].DATAIN
DINA[24] => rRAM.DATAIN24
DINA[25] => rRAM.data_a[25].DATAIN
DINA[25] => rRAM.DATAIN25
DINA[26] => rRAM.data_a[26].DATAIN
DINA[26] => rRAM.DATAIN26
DINA[27] => rRAM.data_a[27].DATAIN
DINA[27] => rRAM.DATAIN27
DINA[28] => rRAM.data_a[28].DATAIN
DINA[28] => rRAM.DATAIN28
DINA[29] => rRAM.data_a[29].DATAIN
DINA[29] => rRAM.DATAIN29
DINA[30] => rRAM.data_a[30].DATAIN
DINA[30] => rRAM.DATAIN30
DINA[31] => rRAM.data_a[31].DATAIN
DINA[31] => rRAM.DATAIN31
DINA[32] => rRAM.data_a[32].DATAIN
DINA[32] => rRAM.DATAIN32
DINA[33] => rRAM.data_a[33].DATAIN
DINA[33] => rRAM.DATAIN33
DINA[34] => rRAM.data_a[34].DATAIN
DINA[34] => rRAM.DATAIN34
DINA[35] => rRAM.data_a[35].DATAIN
DINA[35] => rRAM.DATAIN35
DINA[36] => rRAM.data_a[36].DATAIN
DINA[36] => rRAM.DATAIN36
DINA[37] => rRAM.data_a[37].DATAIN
DINA[37] => rRAM.DATAIN37
DINA[38] => rRAM.data_a[38].DATAIN
DINA[38] => rRAM.DATAIN38
DINA[39] => rRAM.data_a[39].DATAIN
DINA[39] => rRAM.DATAIN39
DINA[40] => rRAM.data_a[40].DATAIN
DINA[40] => rRAM.DATAIN40
DINA[41] => rRAM.data_a[41].DATAIN
DINA[41] => rRAM.DATAIN41
DINA[42] => rRAM.data_a[42].DATAIN
DINA[42] => rRAM.DATAIN42
DINA[43] => rRAM.data_a[43].DATAIN
DINA[43] => rRAM.DATAIN43
DINA[44] => rRAM.data_a[44].DATAIN
DINA[44] => rRAM.DATAIN44
DINA[45] => rRAM.data_a[45].DATAIN
DINA[45] => rRAM.DATAIN45
DINA[46] => rRAM.data_a[46].DATAIN
DINA[46] => rRAM.DATAIN46
DINA[47] => rRAM.data_a[47].DATAIN
DINA[47] => rRAM.DATAIN47
DINA[48] => rRAM.data_a[48].DATAIN
DINA[48] => rRAM.DATAIN48
DINA[49] => rRAM.data_a[49].DATAIN
DINA[49] => rRAM.DATAIN49
DINA[50] => rRAM.data_a[50].DATAIN
DINA[50] => rRAM.DATAIN50
DINA[51] => rRAM.data_a[51].DATAIN
DINA[51] => rRAM.DATAIN51
DINA[52] => rRAM.data_a[52].DATAIN
DINA[52] => rRAM.DATAIN52
DINA[53] => rRAM.data_a[53].DATAIN
DINA[53] => rRAM.DATAIN53
DINA[54] => rRAM.data_a[54].DATAIN
DINA[54] => rRAM.DATAIN54
DINA[55] => rRAM.data_a[55].DATAIN
DINA[55] => rRAM.DATAIN55
DINA[56] => rRAM.data_a[56].DATAIN
DINA[56] => rRAM.DATAIN56
DINA[57] => rRAM.data_a[57].DATAIN
DINA[57] => rRAM.DATAIN57
DINA[58] => rRAM.data_a[58].DATAIN
DINA[58] => rRAM.DATAIN58
DINA[59] => rRAM.data_a[59].DATAIN
DINA[59] => rRAM.DATAIN59
DINA[60] => rRAM.data_a[60].DATAIN
DINA[60] => rRAM.DATAIN60
DINA[61] => rRAM.data_a[61].DATAIN
DINA[61] => rRAM.DATAIN61
DINA[62] => rRAM.data_a[62].DATAIN
DINA[62] => rRAM.DATAIN62
DINA[63] => rRAM.data_a[63].DATAIN
DINA[63] => rRAM.DATAIN63
DOUTB[0] <= rDout[0].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[1] <= rDout[1].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[2] <= rDout[2].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[3] <= rDout[3].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[4] <= rDout[4].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[5] <= rDout[5].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[6] <= rDout[6].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[7] <= rDout[7].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[8] <= rDout[8].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[9] <= rDout[9].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[10] <= rDout[10].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[11] <= rDout[11].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[12] <= rDout[12].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[13] <= rDout[13].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[14] <= rDout[14].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[15] <= rDout[15].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[16] <= rDout[16].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[17] <= rDout[17].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[18] <= rDout[18].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[19] <= rDout[19].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[20] <= rDout[20].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[21] <= rDout[21].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[22] <= rDout[22].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[23] <= rDout[23].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[24] <= rDout[24].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[25] <= rDout[25].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[26] <= rDout[26].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[27] <= rDout[27].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[28] <= rDout[28].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[29] <= rDout[29].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[30] <= rDout[30].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[31] <= rDout[31].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[32] <= rDout[32].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[33] <= rDout[33].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[34] <= rDout[34].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[35] <= rDout[35].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[36] <= rDout[36].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[37] <= rDout[37].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[38] <= rDout[38].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[39] <= rDout[39].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[40] <= rDout[40].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[41] <= rDout[41].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[42] <= rDout[42].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[43] <= rDout[43].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[44] <= rDout[44].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[45] <= rDout[45].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[46] <= rDout[46].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[47] <= rDout[47].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[48] <= rDout[48].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[49] <= rDout[49].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[50] <= rDout[50].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[51] <= rDout[51].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[52] <= rDout[52].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[53] <= rDout[53].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[54] <= rDout[54].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[55] <= rDout[55].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[56] <= rDout[56].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[57] <= rDout[57].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[58] <= rDout[58].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[59] <= rDout[59].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[60] <= rDout[60].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[61] <= rDout[61].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[62] <= rDout[62].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[63] <= rDout[63].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare
WR_RST => wDirClr.IN1
WR_RST => rFull.OUTPUTSELECT
WR_CLK => rFull.CLK
RD_RST => rEmpty.OUTPUTSELECT
RD_RST => rRdValid.OUTPUTSELECT
RD_CLK => rRdValid.CLK
RD_CLK => rEmpty.CLK
RD_VALID => comb.IN1
RD_VALID => rRdValid.DATAA
WR_VALID => wATBFull.IN1
EMPTY <= EMPTY.DB_MAX_OUTPUT_PORT_TYPE
FULL <= FULL.DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[0] => Equal0.IN9
WR_PTR[0] => Equal2.IN9
WR_PTR[1] => Equal0.IN8
WR_PTR[1] => Equal2.IN8
WR_PTR[2] => Equal0.IN7
WR_PTR[2] => Equal2.IN7
WR_PTR[3] => Equal0.IN6
WR_PTR[3] => Equal2.IN6
WR_PTR[4] => Equal0.IN5
WR_PTR[4] => Equal2.IN5
WR_PTR[5] => Equal0.IN4
WR_PTR[5] => Equal2.IN4
WR_PTR[6] => Equal0.IN3
WR_PTR[6] => Equal2.IN3
WR_PTR[7] => Equal0.IN2
WR_PTR[7] => Equal2.IN2
WR_PTR[8] => comb.IN0
WR_PTR[8] => Equal0.IN1
WR_PTR[8] => Equal2.IN1
WR_PTR[9] => comb.IN0
WR_PTR[9] => Equal0.IN0
WR_PTR[9] => Equal2.IN0
RD_PTR[0] => Equal1.IN9
RD_PTR[0] => Equal2.IN19
RD_PTR[1] => Equal1.IN8
RD_PTR[1] => Equal2.IN18
RD_PTR[2] => Equal1.IN7
RD_PTR[2] => Equal2.IN17
RD_PTR[3] => Equal1.IN6
RD_PTR[3] => Equal2.IN16
RD_PTR[4] => Equal1.IN5
RD_PTR[4] => Equal2.IN15
RD_PTR[5] => Equal1.IN4
RD_PTR[5] => Equal2.IN14
RD_PTR[6] => Equal1.IN3
RD_PTR[6] => Equal2.IN13
RD_PTR[7] => Equal1.IN2
RD_PTR[7] => Equal2.IN12
RD_PTR[8] => comb.IN1
RD_PTR[8] => Equal1.IN1
RD_PTR[8] => Equal2.IN11
RD_PTR[9] => comb.IN1
RD_PTR[9] => Equal1.IN0
RD_PTR[9] => Equal2.IN10
WR_PTR_P1[0] => Equal1.IN19
WR_PTR_P1[1] => Equal1.IN18
WR_PTR_P1[2] => Equal1.IN17
WR_PTR_P1[3] => Equal1.IN16
WR_PTR_P1[4] => Equal1.IN15
WR_PTR_P1[5] => Equal1.IN14
WR_PTR_P1[6] => Equal1.IN13
WR_PTR_P1[7] => Equal1.IN12
WR_PTR_P1[8] => Equal1.IN11
WR_PTR_P1[9] => Equal1.IN10
RD_PTR_P1[0] => Equal0.IN19
RD_PTR_P1[1] => Equal0.IN18
RD_PTR_P1[2] => Equal0.IN17
RD_PTR_P1[3] => Equal0.IN16
RD_PTR_P1[4] => Equal0.IN15
RD_PTR_P1[5] => Equal0.IN14
RD_PTR_P1[6] => Equal0.IN13
RD_PTR_P1[7] => Equal0.IN12
RD_PTR_P1[8] => Equal0.IN11
RD_PTR_P1[9] => Equal0.IN10


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty
RD_CLK => rEmpty2.CLK
RD_CLK => rEmpty.CLK
RD_CLK => rRdPtrP1[0].CLK
RD_CLK => rRdPtrP1[1].CLK
RD_CLK => rRdPtrP1[2].CLK
RD_CLK => rRdPtrP1[3].CLK
RD_CLK => rRdPtrP1[4].CLK
RD_CLK => rRdPtrP1[5].CLK
RD_CLK => rRdPtrP1[6].CLK
RD_CLK => rRdPtrP1[7].CLK
RD_CLK => rRdPtrP1[8].CLK
RD_CLK => rRdPtrP1[9].CLK
RD_CLK => rRdPtr[0].CLK
RD_CLK => rRdPtr[1].CLK
RD_CLK => rRdPtr[2].CLK
RD_CLK => rRdPtr[3].CLK
RD_CLK => rRdPtr[4].CLK
RD_CLK => rRdPtr[5].CLK
RD_CLK => rRdPtr[6].CLK
RD_CLK => rRdPtr[7].CLK
RD_CLK => rRdPtr[8].CLK
RD_CLK => rRdPtr[9].CLK
RD_CLK => rBinP1[0].CLK
RD_CLK => rBinP1[1].CLK
RD_CLK => rBinP1[2].CLK
RD_CLK => rBinP1[3].CLK
RD_CLK => rBinP1[4].CLK
RD_CLK => rBinP1[5].CLK
RD_CLK => rBinP1[6].CLK
RD_CLK => rBinP1[7].CLK
RD_CLK => rBinP1[8].CLK
RD_CLK => rBinP1[9].CLK
RD_CLK => rBin[0].CLK
RD_CLK => rBin[1].CLK
RD_CLK => rBin[2].CLK
RD_CLK => rBin[3].CLK
RD_CLK => rBin[4].CLK
RD_CLK => rBin[5].CLK
RD_CLK => rBin[6].CLK
RD_CLK => rBin[7].CLK
RD_CLK => rBin[8].CLK
RD_CLK => rBin[9].CLK
RD_RST => rRdPtrP1[0].ACLR
RD_RST => rRdPtrP1[1].ACLR
RD_RST => rRdPtrP1[2].ACLR
RD_RST => rRdPtrP1[3].ACLR
RD_RST => rRdPtrP1[4].ACLR
RD_RST => rRdPtrP1[5].ACLR
RD_RST => rRdPtrP1[6].ACLR
RD_RST => rRdPtrP1[7].ACLR
RD_RST => rRdPtrP1[8].ACLR
RD_RST => rRdPtrP1[9].ACLR
RD_RST => rRdPtr[0].ACLR
RD_RST => rRdPtr[1].ACLR
RD_RST => rRdPtr[2].ACLR
RD_RST => rRdPtr[3].ACLR
RD_RST => rRdPtr[4].ACLR
RD_RST => rRdPtr[5].ACLR
RD_RST => rRdPtr[6].ACLR
RD_RST => rRdPtr[7].ACLR
RD_RST => rRdPtr[8].ACLR
RD_RST => rRdPtr[9].ACLR
RD_RST => rBinP1[0].PRESET
RD_RST => rBinP1[1].ACLR
RD_RST => rBinP1[2].ACLR
RD_RST => rBinP1[3].ACLR
RD_RST => rBinP1[4].ACLR
RD_RST => rBinP1[5].ACLR
RD_RST => rBinP1[6].ACLR
RD_RST => rBinP1[7].ACLR
RD_RST => rBinP1[8].ACLR
RD_RST => rBinP1[9].ACLR
RD_RST => rBin[0].ACLR
RD_RST => rBin[1].ACLR
RD_RST => rBin[2].ACLR
RD_RST => rBin[3].ACLR
RD_RST => rBin[4].ACLR
RD_RST => rBin[5].ACLR
RD_RST => rBin[6].ACLR
RD_RST => rBin[7].ACLR
RD_RST => rBin[8].ACLR
RD_RST => rBin[9].ACLR
RD_EN => Add0.IN10
RD_EN => Add1.IN10
RD_EMPTY <= rEmpty.DB_MAX_OUTPUT_PORT_TYPE
RD_PTR[0] <= rRdPtr[0].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR[1] <= rRdPtr[1].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR[2] <= rRdPtr[2].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR[3] <= rRdPtr[3].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR[4] <= rRdPtr[4].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR[5] <= rRdPtr[5].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR[6] <= rRdPtr[6].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR[7] <= rRdPtr[7].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR[8] <= rRdPtr[8].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR[9] <= rRdPtr[9].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR_P1[0] <= rRdPtrP1[0].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR_P1[1] <= rRdPtrP1[1].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR_P1[2] <= rRdPtrP1[2].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR_P1[3] <= rRdPtrP1[3].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR_P1[4] <= rRdPtrP1[4].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR_P1[5] <= rRdPtrP1[5].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR_P1[6] <= rRdPtrP1[6].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR_P1[7] <= rRdPtrP1[7].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR_P1[8] <= rRdPtrP1[8].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR_P1[9] <= rRdPtrP1[9].DB_MAX_OUTPUT_PORT_TYPE
CMP_EMPTY => rEmpty.OUTPUTSELECT
CMP_EMPTY => rEmpty2.DATAIN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull
WR_CLK => rFull2.CLK
WR_CLK => rFull.CLK
WR_CLK => rPtrP1[0].CLK
WR_CLK => rPtrP1[1].CLK
WR_CLK => rPtrP1[2].CLK
WR_CLK => rPtrP1[3].CLK
WR_CLK => rPtrP1[4].CLK
WR_CLK => rPtrP1[5].CLK
WR_CLK => rPtrP1[6].CLK
WR_CLK => rPtrP1[7].CLK
WR_CLK => rPtrP1[8].CLK
WR_CLK => rPtrP1[9].CLK
WR_CLK => rPtr[0].CLK
WR_CLK => rPtr[1].CLK
WR_CLK => rPtr[2].CLK
WR_CLK => rPtr[3].CLK
WR_CLK => rPtr[4].CLK
WR_CLK => rPtr[5].CLK
WR_CLK => rPtr[6].CLK
WR_CLK => rPtr[7].CLK
WR_CLK => rPtr[8].CLK
WR_CLK => rPtr[9].CLK
WR_CLK => rBinP1[0].CLK
WR_CLK => rBinP1[1].CLK
WR_CLK => rBinP1[2].CLK
WR_CLK => rBinP1[3].CLK
WR_CLK => rBinP1[4].CLK
WR_CLK => rBinP1[5].CLK
WR_CLK => rBinP1[6].CLK
WR_CLK => rBinP1[7].CLK
WR_CLK => rBinP1[8].CLK
WR_CLK => rBinP1[9].CLK
WR_CLK => rBin[0].CLK
WR_CLK => rBin[1].CLK
WR_CLK => rBin[2].CLK
WR_CLK => rBin[3].CLK
WR_CLK => rBin[4].CLK
WR_CLK => rBin[5].CLK
WR_CLK => rBin[6].CLK
WR_CLK => rBin[7].CLK
WR_CLK => rBin[8].CLK
WR_CLK => rBin[9].CLK
WR_RST => rFull.OUTPUTSELECT
WR_RST => rFull2.OUTPUTSELECT
WR_RST => rPtrP1[0].ACLR
WR_RST => rPtrP1[1].ACLR
WR_RST => rPtrP1[2].ACLR
WR_RST => rPtrP1[3].ACLR
WR_RST => rPtrP1[4].ACLR
WR_RST => rPtrP1[5].ACLR
WR_RST => rPtrP1[6].ACLR
WR_RST => rPtrP1[7].ACLR
WR_RST => rPtrP1[8].ACLR
WR_RST => rPtrP1[9].ACLR
WR_RST => rPtr[0].ACLR
WR_RST => rPtr[1].ACLR
WR_RST => rPtr[2].ACLR
WR_RST => rPtr[3].ACLR
WR_RST => rPtr[4].ACLR
WR_RST => rPtr[5].ACLR
WR_RST => rPtr[6].ACLR
WR_RST => rPtr[7].ACLR
WR_RST => rPtr[8].ACLR
WR_RST => rPtr[9].ACLR
WR_RST => rBinP1[0].PRESET
WR_RST => rBinP1[1].ACLR
WR_RST => rBinP1[2].ACLR
WR_RST => rBinP1[3].ACLR
WR_RST => rBinP1[4].ACLR
WR_RST => rBinP1[5].ACLR
WR_RST => rBinP1[6].ACLR
WR_RST => rBinP1[7].ACLR
WR_RST => rBinP1[8].ACLR
WR_RST => rBinP1[9].ACLR
WR_RST => rBin[0].ACLR
WR_RST => rBin[1].ACLR
WR_RST => rBin[2].ACLR
WR_RST => rBin[3].ACLR
WR_RST => rBin[4].ACLR
WR_RST => rBin[5].ACLR
WR_RST => rBin[6].ACLR
WR_RST => rBin[7].ACLR
WR_RST => rBin[8].ACLR
WR_RST => rBin[9].ACLR
WR_EN => Add0.IN10
WR_EN => Add1.IN10
WR_FULL <= rFull.DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[0] <= rPtr[0].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[1] <= rPtr[1].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[2] <= rPtr[2].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[3] <= rPtr[3].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[4] <= rPtr[4].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[5] <= rPtr[5].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[6] <= rPtr[6].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[7] <= rPtr[7].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[8] <= rPtr[8].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[9] <= rPtr[9].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR_P1[0] <= rPtrP1[0].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR_P1[1] <= rPtrP1[1].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR_P1[2] <= rPtrP1[2].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR_P1[3] <= rPtrP1[3].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR_P1[4] <= rPtrP1[4].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR_P1[5] <= rPtrP1[5].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR_P1[6] <= rPtrP1[6].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR_P1[7] <= rPtrP1[7].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR_P1[8] <= rPtrP1[8].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR_P1[9] <= rPtrP1[9].DB_MAX_OUTPUT_PORT_TYPE
CMP_FULL => rFull.OUTPUTSELECT
CMP_FULL => rFull2.DATAA


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo
CLK => ram_1clk_1w_1r:mem.CLK
CLK => provide_count.rCount[0].CLK
CLK => provide_count.rCount[1].CLK
CLK => provide_count.rCount[2].CLK
CLK => provide_count.rCount[3].CLK
CLK => provide_count.rCount[4].CLK
CLK => provide_count.rCount[5].CLK
CLK => provide_count.rCount[6].CLK
CLK => provide_count.rCount[7].CLK
CLK => provide_count.rCount[8].CLK
CLK => provide_count.rCount[9].CLK
CLK => provide_count.rCount[10].CLK
CLK => rFull.CLK
CLK => rEmpty.CLK
CLK => rRdPtrPlus1[0].CLK
CLK => rRdPtrPlus1[1].CLK
CLK => rRdPtrPlus1[2].CLK
CLK => rRdPtrPlus1[3].CLK
CLK => rRdPtrPlus1[4].CLK
CLK => rRdPtrPlus1[5].CLK
CLK => rRdPtrPlus1[6].CLK
CLK => rRdPtrPlus1[7].CLK
CLK => rRdPtrPlus1[8].CLK
CLK => rRdPtrPlus1[9].CLK
CLK => rRdPtrPlus1[10].CLK
CLK => rRdPtr[0].CLK
CLK => rRdPtr[1].CLK
CLK => rRdPtr[2].CLK
CLK => rRdPtr[3].CLK
CLK => rRdPtr[4].CLK
CLK => rRdPtr[5].CLK
CLK => rRdPtr[6].CLK
CLK => rRdPtr[7].CLK
CLK => rRdPtr[8].CLK
CLK => rRdPtr[9].CLK
CLK => rRdPtr[10].CLK
CLK => rWrPtrPlus1[0].CLK
CLK => rWrPtrPlus1[1].CLK
CLK => rWrPtrPlus1[2].CLK
CLK => rWrPtrPlus1[3].CLK
CLK => rWrPtrPlus1[4].CLK
CLK => rWrPtrPlus1[5].CLK
CLK => rWrPtrPlus1[6].CLK
CLK => rWrPtrPlus1[7].CLK
CLK => rWrPtrPlus1[8].CLK
CLK => rWrPtrPlus1[9].CLK
CLK => rWrPtrPlus1[10].CLK
CLK => rWrPtr[0].CLK
CLK => rWrPtr[1].CLK
CLK => rWrPtr[2].CLK
CLK => rWrPtr[3].CLK
CLK => rWrPtr[4].CLK
CLK => rWrPtr[5].CLK
CLK => rWrPtr[6].CLK
CLK => rWrPtr[7].CLK
CLK => rWrPtr[8].CLK
CLK => rWrPtr[9].CLK
CLK => rWrPtr[10].CLK
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rEmpty.OUTPUTSELECT
RST => rFull.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
WR_DATA[0] => ram_1clk_1w_1r:mem.DINA[0]
WR_DATA[1] => ram_1clk_1w_1r:mem.DINA[1]
WR_DATA[2] => ram_1clk_1w_1r:mem.DINA[2]
WR_DATA[3] => ram_1clk_1w_1r:mem.DINA[3]
WR_DATA[4] => ram_1clk_1w_1r:mem.DINA[4]
WR_DATA[5] => ram_1clk_1w_1r:mem.DINA[5]
WR_DATA[6] => ram_1clk_1w_1r:mem.DINA[6]
WR_DATA[7] => ram_1clk_1w_1r:mem.DINA[7]
WR_DATA[8] => ram_1clk_1w_1r:mem.DINA[8]
WR_DATA[9] => ram_1clk_1w_1r:mem.DINA[9]
WR_DATA[10] => ram_1clk_1w_1r:mem.DINA[10]
WR_DATA[11] => ram_1clk_1w_1r:mem.DINA[11]
WR_DATA[12] => ram_1clk_1w_1r:mem.DINA[12]
WR_DATA[13] => ram_1clk_1w_1r:mem.DINA[13]
WR_DATA[14] => ram_1clk_1w_1r:mem.DINA[14]
WR_DATA[15] => ram_1clk_1w_1r:mem.DINA[15]
WR_DATA[16] => ram_1clk_1w_1r:mem.DINA[16]
WR_DATA[17] => ram_1clk_1w_1r:mem.DINA[17]
WR_DATA[18] => ram_1clk_1w_1r:mem.DINA[18]
WR_DATA[19] => ram_1clk_1w_1r:mem.DINA[19]
WR_DATA[20] => ram_1clk_1w_1r:mem.DINA[20]
WR_DATA[21] => ram_1clk_1w_1r:mem.DINA[21]
WR_DATA[22] => ram_1clk_1w_1r:mem.DINA[22]
WR_DATA[23] => ram_1clk_1w_1r:mem.DINA[23]
WR_DATA[24] => ram_1clk_1w_1r:mem.DINA[24]
WR_DATA[25] => ram_1clk_1w_1r:mem.DINA[25]
WR_DATA[26] => ram_1clk_1w_1r:mem.DINA[26]
WR_DATA[27] => ram_1clk_1w_1r:mem.DINA[27]
WR_DATA[28] => ram_1clk_1w_1r:mem.DINA[28]
WR_DATA[29] => ram_1clk_1w_1r:mem.DINA[29]
WR_DATA[30] => ram_1clk_1w_1r:mem.DINA[30]
WR_DATA[31] => ram_1clk_1w_1r:mem.DINA[31]
WR_DATA[32] => ram_1clk_1w_1r:mem.DINA[32]
WR_DATA[33] => ram_1clk_1w_1r:mem.DINA[33]
WR_DATA[34] => ram_1clk_1w_1r:mem.DINA[34]
WR_DATA[35] => ram_1clk_1w_1r:mem.DINA[35]
WR_DATA[36] => ram_1clk_1w_1r:mem.DINA[36]
WR_DATA[37] => ram_1clk_1w_1r:mem.DINA[37]
WR_DATA[38] => ram_1clk_1w_1r:mem.DINA[38]
WR_DATA[39] => ram_1clk_1w_1r:mem.DINA[39]
WR_DATA[40] => ram_1clk_1w_1r:mem.DINA[40]
WR_DATA[41] => ram_1clk_1w_1r:mem.DINA[41]
WR_DATA[42] => ram_1clk_1w_1r:mem.DINA[42]
WR_DATA[43] => ram_1clk_1w_1r:mem.DINA[43]
WR_DATA[44] => ram_1clk_1w_1r:mem.DINA[44]
WR_DATA[45] => ram_1clk_1w_1r:mem.DINA[45]
WR_DATA[46] => ram_1clk_1w_1r:mem.DINA[46]
WR_DATA[47] => ram_1clk_1w_1r:mem.DINA[47]
WR_DATA[48] => ram_1clk_1w_1r:mem.DINA[48]
WR_DATA[49] => ram_1clk_1w_1r:mem.DINA[49]
WR_DATA[50] => ram_1clk_1w_1r:mem.DINA[50]
WR_DATA[51] => ram_1clk_1w_1r:mem.DINA[51]
WR_DATA[52] => ram_1clk_1w_1r:mem.DINA[52]
WR_DATA[53] => ram_1clk_1w_1r:mem.DINA[53]
WR_DATA[54] => ram_1clk_1w_1r:mem.DINA[54]
WR_DATA[55] => ram_1clk_1w_1r:mem.DINA[55]
WR_DATA[56] => ram_1clk_1w_1r:mem.DINA[56]
WR_DATA[57] => ram_1clk_1w_1r:mem.DINA[57]
WR_DATA[58] => ram_1clk_1w_1r:mem.DINA[58]
WR_DATA[59] => ram_1clk_1w_1r:mem.DINA[59]
WR_DATA[60] => ram_1clk_1w_1r:mem.DINA[60]
WR_DATA[61] => ram_1clk_1w_1r:mem.DINA[61]
WR_DATA[62] => ram_1clk_1w_1r:mem.DINA[62]
WR_DATA[63] => ram_1clk_1w_1r:mem.DINA[63]
WR_EN => comb.IN1
WR_EN => always1.IN1
WR_EN => _rFull.IN1
RD_DATA[0] <= ram_1clk_1w_1r:mem.DOUTB[0]
RD_DATA[1] <= ram_1clk_1w_1r:mem.DOUTB[1]
RD_DATA[2] <= ram_1clk_1w_1r:mem.DOUTB[2]
RD_DATA[3] <= ram_1clk_1w_1r:mem.DOUTB[3]
RD_DATA[4] <= ram_1clk_1w_1r:mem.DOUTB[4]
RD_DATA[5] <= ram_1clk_1w_1r:mem.DOUTB[5]
RD_DATA[6] <= ram_1clk_1w_1r:mem.DOUTB[6]
RD_DATA[7] <= ram_1clk_1w_1r:mem.DOUTB[7]
RD_DATA[8] <= ram_1clk_1w_1r:mem.DOUTB[8]
RD_DATA[9] <= ram_1clk_1w_1r:mem.DOUTB[9]
RD_DATA[10] <= ram_1clk_1w_1r:mem.DOUTB[10]
RD_DATA[11] <= ram_1clk_1w_1r:mem.DOUTB[11]
RD_DATA[12] <= ram_1clk_1w_1r:mem.DOUTB[12]
RD_DATA[13] <= ram_1clk_1w_1r:mem.DOUTB[13]
RD_DATA[14] <= ram_1clk_1w_1r:mem.DOUTB[14]
RD_DATA[15] <= ram_1clk_1w_1r:mem.DOUTB[15]
RD_DATA[16] <= ram_1clk_1w_1r:mem.DOUTB[16]
RD_DATA[17] <= ram_1clk_1w_1r:mem.DOUTB[17]
RD_DATA[18] <= ram_1clk_1w_1r:mem.DOUTB[18]
RD_DATA[19] <= ram_1clk_1w_1r:mem.DOUTB[19]
RD_DATA[20] <= ram_1clk_1w_1r:mem.DOUTB[20]
RD_DATA[21] <= ram_1clk_1w_1r:mem.DOUTB[21]
RD_DATA[22] <= ram_1clk_1w_1r:mem.DOUTB[22]
RD_DATA[23] <= ram_1clk_1w_1r:mem.DOUTB[23]
RD_DATA[24] <= ram_1clk_1w_1r:mem.DOUTB[24]
RD_DATA[25] <= ram_1clk_1w_1r:mem.DOUTB[25]
RD_DATA[26] <= ram_1clk_1w_1r:mem.DOUTB[26]
RD_DATA[27] <= ram_1clk_1w_1r:mem.DOUTB[27]
RD_DATA[28] <= ram_1clk_1w_1r:mem.DOUTB[28]
RD_DATA[29] <= ram_1clk_1w_1r:mem.DOUTB[29]
RD_DATA[30] <= ram_1clk_1w_1r:mem.DOUTB[30]
RD_DATA[31] <= ram_1clk_1w_1r:mem.DOUTB[31]
RD_DATA[32] <= ram_1clk_1w_1r:mem.DOUTB[32]
RD_DATA[33] <= ram_1clk_1w_1r:mem.DOUTB[33]
RD_DATA[34] <= ram_1clk_1w_1r:mem.DOUTB[34]
RD_DATA[35] <= ram_1clk_1w_1r:mem.DOUTB[35]
RD_DATA[36] <= ram_1clk_1w_1r:mem.DOUTB[36]
RD_DATA[37] <= ram_1clk_1w_1r:mem.DOUTB[37]
RD_DATA[38] <= ram_1clk_1w_1r:mem.DOUTB[38]
RD_DATA[39] <= ram_1clk_1w_1r:mem.DOUTB[39]
RD_DATA[40] <= ram_1clk_1w_1r:mem.DOUTB[40]
RD_DATA[41] <= ram_1clk_1w_1r:mem.DOUTB[41]
RD_DATA[42] <= ram_1clk_1w_1r:mem.DOUTB[42]
RD_DATA[43] <= ram_1clk_1w_1r:mem.DOUTB[43]
RD_DATA[44] <= ram_1clk_1w_1r:mem.DOUTB[44]
RD_DATA[45] <= ram_1clk_1w_1r:mem.DOUTB[45]
RD_DATA[46] <= ram_1clk_1w_1r:mem.DOUTB[46]
RD_DATA[47] <= ram_1clk_1w_1r:mem.DOUTB[47]
RD_DATA[48] <= ram_1clk_1w_1r:mem.DOUTB[48]
RD_DATA[49] <= ram_1clk_1w_1r:mem.DOUTB[49]
RD_DATA[50] <= ram_1clk_1w_1r:mem.DOUTB[50]
RD_DATA[51] <= ram_1clk_1w_1r:mem.DOUTB[51]
RD_DATA[52] <= ram_1clk_1w_1r:mem.DOUTB[52]
RD_DATA[53] <= ram_1clk_1w_1r:mem.DOUTB[53]
RD_DATA[54] <= ram_1clk_1w_1r:mem.DOUTB[54]
RD_DATA[55] <= ram_1clk_1w_1r:mem.DOUTB[55]
RD_DATA[56] <= ram_1clk_1w_1r:mem.DOUTB[56]
RD_DATA[57] <= ram_1clk_1w_1r:mem.DOUTB[57]
RD_DATA[58] <= ram_1clk_1w_1r:mem.DOUTB[58]
RD_DATA[59] <= ram_1clk_1w_1r:mem.DOUTB[59]
RD_DATA[60] <= ram_1clk_1w_1r:mem.DOUTB[60]
RD_DATA[61] <= ram_1clk_1w_1r:mem.DOUTB[61]
RD_DATA[62] <= ram_1clk_1w_1r:mem.DOUTB[62]
RD_DATA[63] <= ram_1clk_1w_1r:mem.DOUTB[63]
RD_EN => _rEmpty.IN1
FULL <= rFull.DB_MAX_OUTPUT_PORT_TYPE
EMPTY <= rEmpty.DB_MAX_OUTPUT_PORT_TYPE
COUNT[0] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[1] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[2] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[3] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[4] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[5] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[6] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[7] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[8] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[9] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[10] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem
CLK => rRAM.we_a.CLK
CLK => rRAM.waddr_a[9].CLK
CLK => rRAM.waddr_a[8].CLK
CLK => rRAM.waddr_a[7].CLK
CLK => rRAM.waddr_a[6].CLK
CLK => rRAM.waddr_a[5].CLK
CLK => rRAM.waddr_a[4].CLK
CLK => rRAM.waddr_a[3].CLK
CLK => rRAM.waddr_a[2].CLK
CLK => rRAM.waddr_a[1].CLK
CLK => rRAM.waddr_a[0].CLK
CLK => rRAM.data_a[63].CLK
CLK => rRAM.data_a[62].CLK
CLK => rRAM.data_a[61].CLK
CLK => rRAM.data_a[60].CLK
CLK => rRAM.data_a[59].CLK
CLK => rRAM.data_a[58].CLK
CLK => rRAM.data_a[57].CLK
CLK => rRAM.data_a[56].CLK
CLK => rRAM.data_a[55].CLK
CLK => rRAM.data_a[54].CLK
CLK => rRAM.data_a[53].CLK
CLK => rRAM.data_a[52].CLK
CLK => rRAM.data_a[51].CLK
CLK => rRAM.data_a[50].CLK
CLK => rRAM.data_a[49].CLK
CLK => rRAM.data_a[48].CLK
CLK => rRAM.data_a[47].CLK
CLK => rRAM.data_a[46].CLK
CLK => rRAM.data_a[45].CLK
CLK => rRAM.data_a[44].CLK
CLK => rRAM.data_a[43].CLK
CLK => rRAM.data_a[42].CLK
CLK => rRAM.data_a[41].CLK
CLK => rRAM.data_a[40].CLK
CLK => rRAM.data_a[39].CLK
CLK => rRAM.data_a[38].CLK
CLK => rRAM.data_a[37].CLK
CLK => rRAM.data_a[36].CLK
CLK => rRAM.data_a[35].CLK
CLK => rRAM.data_a[34].CLK
CLK => rRAM.data_a[33].CLK
CLK => rRAM.data_a[32].CLK
CLK => rRAM.data_a[31].CLK
CLK => rRAM.data_a[30].CLK
CLK => rRAM.data_a[29].CLK
CLK => rRAM.data_a[28].CLK
CLK => rRAM.data_a[27].CLK
CLK => rRAM.data_a[26].CLK
CLK => rRAM.data_a[25].CLK
CLK => rRAM.data_a[24].CLK
CLK => rRAM.data_a[23].CLK
CLK => rRAM.data_a[22].CLK
CLK => rRAM.data_a[21].CLK
CLK => rRAM.data_a[20].CLK
CLK => rRAM.data_a[19].CLK
CLK => rRAM.data_a[18].CLK
CLK => rRAM.data_a[17].CLK
CLK => rRAM.data_a[16].CLK
CLK => rRAM.data_a[15].CLK
CLK => rRAM.data_a[14].CLK
CLK => rRAM.data_a[13].CLK
CLK => rRAM.data_a[12].CLK
CLK => rRAM.data_a[11].CLK
CLK => rRAM.data_a[10].CLK
CLK => rRAM.data_a[9].CLK
CLK => rRAM.data_a[8].CLK
CLK => rRAM.data_a[7].CLK
CLK => rRAM.data_a[6].CLK
CLK => rRAM.data_a[5].CLK
CLK => rRAM.data_a[4].CLK
CLK => rRAM.data_a[3].CLK
CLK => rRAM.data_a[2].CLK
CLK => rRAM.data_a[1].CLK
CLK => rRAM.data_a[0].CLK
CLK => rDout[0].CLK
CLK => rDout[1].CLK
CLK => rDout[2].CLK
CLK => rDout[3].CLK
CLK => rDout[4].CLK
CLK => rDout[5].CLK
CLK => rDout[6].CLK
CLK => rDout[7].CLK
CLK => rDout[8].CLK
CLK => rDout[9].CLK
CLK => rDout[10].CLK
CLK => rDout[11].CLK
CLK => rDout[12].CLK
CLK => rDout[13].CLK
CLK => rDout[14].CLK
CLK => rDout[15].CLK
CLK => rDout[16].CLK
CLK => rDout[17].CLK
CLK => rDout[18].CLK
CLK => rDout[19].CLK
CLK => rDout[20].CLK
CLK => rDout[21].CLK
CLK => rDout[22].CLK
CLK => rDout[23].CLK
CLK => rDout[24].CLK
CLK => rDout[25].CLK
CLK => rDout[26].CLK
CLK => rDout[27].CLK
CLK => rDout[28].CLK
CLK => rDout[29].CLK
CLK => rDout[30].CLK
CLK => rDout[31].CLK
CLK => rDout[32].CLK
CLK => rDout[33].CLK
CLK => rDout[34].CLK
CLK => rDout[35].CLK
CLK => rDout[36].CLK
CLK => rDout[37].CLK
CLK => rDout[38].CLK
CLK => rDout[39].CLK
CLK => rDout[40].CLK
CLK => rDout[41].CLK
CLK => rDout[42].CLK
CLK => rDout[43].CLK
CLK => rDout[44].CLK
CLK => rDout[45].CLK
CLK => rDout[46].CLK
CLK => rDout[47].CLK
CLK => rDout[48].CLK
CLK => rDout[49].CLK
CLK => rDout[50].CLK
CLK => rDout[51].CLK
CLK => rDout[52].CLK
CLK => rDout[53].CLK
CLK => rDout[54].CLK
CLK => rDout[55].CLK
CLK => rDout[56].CLK
CLK => rDout[57].CLK
CLK => rDout[58].CLK
CLK => rDout[59].CLK
CLK => rDout[60].CLK
CLK => rDout[61].CLK
CLK => rDout[62].CLK
CLK => rDout[63].CLK
CLK => rRAM.CLK0
ADDRA[0] => rRAM.waddr_a[0].DATAIN
ADDRA[0] => rRAM.WADDR
ADDRA[1] => rRAM.waddr_a[1].DATAIN
ADDRA[1] => rRAM.WADDR1
ADDRA[2] => rRAM.waddr_a[2].DATAIN
ADDRA[2] => rRAM.WADDR2
ADDRA[3] => rRAM.waddr_a[3].DATAIN
ADDRA[3] => rRAM.WADDR3
ADDRA[4] => rRAM.waddr_a[4].DATAIN
ADDRA[4] => rRAM.WADDR4
ADDRA[5] => rRAM.waddr_a[5].DATAIN
ADDRA[5] => rRAM.WADDR5
ADDRA[6] => rRAM.waddr_a[6].DATAIN
ADDRA[6] => rRAM.WADDR6
ADDRA[7] => rRAM.waddr_a[7].DATAIN
ADDRA[7] => rRAM.WADDR7
ADDRA[8] => rRAM.waddr_a[8].DATAIN
ADDRA[8] => rRAM.WADDR8
ADDRA[9] => rRAM.waddr_a[9].DATAIN
ADDRA[9] => rRAM.WADDR9
WEA => rRAM.we_a.DATAIN
WEA => rRAM.WE
ADDRB[0] => rRAM.RADDR
ADDRB[1] => rRAM.RADDR1
ADDRB[2] => rRAM.RADDR2
ADDRB[3] => rRAM.RADDR3
ADDRB[4] => rRAM.RADDR4
ADDRB[5] => rRAM.RADDR5
ADDRB[6] => rRAM.RADDR6
ADDRB[7] => rRAM.RADDR7
ADDRB[8] => rRAM.RADDR8
ADDRB[9] => rRAM.RADDR9
DINA[0] => rRAM.data_a[0].DATAIN
DINA[0] => rRAM.DATAIN
DINA[1] => rRAM.data_a[1].DATAIN
DINA[1] => rRAM.DATAIN1
DINA[2] => rRAM.data_a[2].DATAIN
DINA[2] => rRAM.DATAIN2
DINA[3] => rRAM.data_a[3].DATAIN
DINA[3] => rRAM.DATAIN3
DINA[4] => rRAM.data_a[4].DATAIN
DINA[4] => rRAM.DATAIN4
DINA[5] => rRAM.data_a[5].DATAIN
DINA[5] => rRAM.DATAIN5
DINA[6] => rRAM.data_a[6].DATAIN
DINA[6] => rRAM.DATAIN6
DINA[7] => rRAM.data_a[7].DATAIN
DINA[7] => rRAM.DATAIN7
DINA[8] => rRAM.data_a[8].DATAIN
DINA[8] => rRAM.DATAIN8
DINA[9] => rRAM.data_a[9].DATAIN
DINA[9] => rRAM.DATAIN9
DINA[10] => rRAM.data_a[10].DATAIN
DINA[10] => rRAM.DATAIN10
DINA[11] => rRAM.data_a[11].DATAIN
DINA[11] => rRAM.DATAIN11
DINA[12] => rRAM.data_a[12].DATAIN
DINA[12] => rRAM.DATAIN12
DINA[13] => rRAM.data_a[13].DATAIN
DINA[13] => rRAM.DATAIN13
DINA[14] => rRAM.data_a[14].DATAIN
DINA[14] => rRAM.DATAIN14
DINA[15] => rRAM.data_a[15].DATAIN
DINA[15] => rRAM.DATAIN15
DINA[16] => rRAM.data_a[16].DATAIN
DINA[16] => rRAM.DATAIN16
DINA[17] => rRAM.data_a[17].DATAIN
DINA[17] => rRAM.DATAIN17
DINA[18] => rRAM.data_a[18].DATAIN
DINA[18] => rRAM.DATAIN18
DINA[19] => rRAM.data_a[19].DATAIN
DINA[19] => rRAM.DATAIN19
DINA[20] => rRAM.data_a[20].DATAIN
DINA[20] => rRAM.DATAIN20
DINA[21] => rRAM.data_a[21].DATAIN
DINA[21] => rRAM.DATAIN21
DINA[22] => rRAM.data_a[22].DATAIN
DINA[22] => rRAM.DATAIN22
DINA[23] => rRAM.data_a[23].DATAIN
DINA[23] => rRAM.DATAIN23
DINA[24] => rRAM.data_a[24].DATAIN
DINA[24] => rRAM.DATAIN24
DINA[25] => rRAM.data_a[25].DATAIN
DINA[25] => rRAM.DATAIN25
DINA[26] => rRAM.data_a[26].DATAIN
DINA[26] => rRAM.DATAIN26
DINA[27] => rRAM.data_a[27].DATAIN
DINA[27] => rRAM.DATAIN27
DINA[28] => rRAM.data_a[28].DATAIN
DINA[28] => rRAM.DATAIN28
DINA[29] => rRAM.data_a[29].DATAIN
DINA[29] => rRAM.DATAIN29
DINA[30] => rRAM.data_a[30].DATAIN
DINA[30] => rRAM.DATAIN30
DINA[31] => rRAM.data_a[31].DATAIN
DINA[31] => rRAM.DATAIN31
DINA[32] => rRAM.data_a[32].DATAIN
DINA[32] => rRAM.DATAIN32
DINA[33] => rRAM.data_a[33].DATAIN
DINA[33] => rRAM.DATAIN33
DINA[34] => rRAM.data_a[34].DATAIN
DINA[34] => rRAM.DATAIN34
DINA[35] => rRAM.data_a[35].DATAIN
DINA[35] => rRAM.DATAIN35
DINA[36] => rRAM.data_a[36].DATAIN
DINA[36] => rRAM.DATAIN36
DINA[37] => rRAM.data_a[37].DATAIN
DINA[37] => rRAM.DATAIN37
DINA[38] => rRAM.data_a[38].DATAIN
DINA[38] => rRAM.DATAIN38
DINA[39] => rRAM.data_a[39].DATAIN
DINA[39] => rRAM.DATAIN39
DINA[40] => rRAM.data_a[40].DATAIN
DINA[40] => rRAM.DATAIN40
DINA[41] => rRAM.data_a[41].DATAIN
DINA[41] => rRAM.DATAIN41
DINA[42] => rRAM.data_a[42].DATAIN
DINA[42] => rRAM.DATAIN42
DINA[43] => rRAM.data_a[43].DATAIN
DINA[43] => rRAM.DATAIN43
DINA[44] => rRAM.data_a[44].DATAIN
DINA[44] => rRAM.DATAIN44
DINA[45] => rRAM.data_a[45].DATAIN
DINA[45] => rRAM.DATAIN45
DINA[46] => rRAM.data_a[46].DATAIN
DINA[46] => rRAM.DATAIN46
DINA[47] => rRAM.data_a[47].DATAIN
DINA[47] => rRAM.DATAIN47
DINA[48] => rRAM.data_a[48].DATAIN
DINA[48] => rRAM.DATAIN48
DINA[49] => rRAM.data_a[49].DATAIN
DINA[49] => rRAM.DATAIN49
DINA[50] => rRAM.data_a[50].DATAIN
DINA[50] => rRAM.DATAIN50
DINA[51] => rRAM.data_a[51].DATAIN
DINA[51] => rRAM.DATAIN51
DINA[52] => rRAM.data_a[52].DATAIN
DINA[52] => rRAM.DATAIN52
DINA[53] => rRAM.data_a[53].DATAIN
DINA[53] => rRAM.DATAIN53
DINA[54] => rRAM.data_a[54].DATAIN
DINA[54] => rRAM.DATAIN54
DINA[55] => rRAM.data_a[55].DATAIN
DINA[55] => rRAM.DATAIN55
DINA[56] => rRAM.data_a[56].DATAIN
DINA[56] => rRAM.DATAIN56
DINA[57] => rRAM.data_a[57].DATAIN
DINA[57] => rRAM.DATAIN57
DINA[58] => rRAM.data_a[58].DATAIN
DINA[58] => rRAM.DATAIN58
DINA[59] => rRAM.data_a[59].DATAIN
DINA[59] => rRAM.DATAIN59
DINA[60] => rRAM.data_a[60].DATAIN
DINA[60] => rRAM.DATAIN60
DINA[61] => rRAM.data_a[61].DATAIN
DINA[61] => rRAM.DATAIN61
DINA[62] => rRAM.data_a[62].DATAIN
DINA[62] => rRAM.DATAIN62
DINA[63] => rRAM.data_a[63].DATAIN
DINA[63] => rRAM.DATAIN63
DOUTB[0] <= rDout[0].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[1] <= rDout[1].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[2] <= rDout[2].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[3] <= rDout[3].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[4] <= rDout[4].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[5] <= rDout[5].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[6] <= rDout[6].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[7] <= rDout[7].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[8] <= rDout[8].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[9] <= rDout[9].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[10] <= rDout[10].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[11] <= rDout[11].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[12] <= rDout[12].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[13] <= rDout[13].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[14] <= rDout[14].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[15] <= rDout[15].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[16] <= rDout[16].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[17] <= rDout[17].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[18] <= rDout[18].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[19] <= rDout[19].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[20] <= rDout[20].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[21] <= rDout[21].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[22] <= rDout[22].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[23] <= rDout[23].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[24] <= rDout[24].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[25] <= rDout[25].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[26] <= rDout[26].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[27] <= rDout[27].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[28] <= rDout[28].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[29] <= rDout[29].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[30] <= rDout[30].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[31] <= rDout[31].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[32] <= rDout[32].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[33] <= rDout[33].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[34] <= rDout[34].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[35] <= rDout[35].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[36] <= rDout[36].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[37] <= rDout[37].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[38] <= rDout[38].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[39] <= rDout[39].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[40] <= rDout[40].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[41] <= rDout[41].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[42] <= rDout[42].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[43] <= rDout[43].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[44] <= rDout[44].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[45] <= rDout[45].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[46] <= rDout[46].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[47] <= rDout[47].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[48] <= rDout[48].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[49] <= rDout[49].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[50] <= rDout[50].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[51] <= rDout[51].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[52] <= rDout[52].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[53] <= rDout[53].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[54] <= rDout[54].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[55] <= rDout[55].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[56] <= rDout[56].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[57] <= rDout[57].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[58] <= rDout[58].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[59] <= rDout[59].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[60] <= rDout[60].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[61] <= rDout[61].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[62] <= rDout[62].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[63] <= rDout[63].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo
CLK => ram_1clk_1w_1r:mem.CLK
CLK => provide_count.rCount[0].CLK
CLK => provide_count.rCount[1].CLK
CLK => provide_count.rCount[2].CLK
CLK => provide_count.rCount[3].CLK
CLK => provide_count.rCount[4].CLK
CLK => provide_count.rCount[5].CLK
CLK => provide_count.rCount[6].CLK
CLK => provide_count.rCount[7].CLK
CLK => provide_count.rCount[8].CLK
CLK => provide_count.rCount[9].CLK
CLK => provide_count.rCount[10].CLK
CLK => rFull.CLK
CLK => rEmpty.CLK
CLK => rRdPtrPlus1[0].CLK
CLK => rRdPtrPlus1[1].CLK
CLK => rRdPtrPlus1[2].CLK
CLK => rRdPtrPlus1[3].CLK
CLK => rRdPtrPlus1[4].CLK
CLK => rRdPtrPlus1[5].CLK
CLK => rRdPtrPlus1[6].CLK
CLK => rRdPtrPlus1[7].CLK
CLK => rRdPtrPlus1[8].CLK
CLK => rRdPtrPlus1[9].CLK
CLK => rRdPtrPlus1[10].CLK
CLK => rRdPtr[0].CLK
CLK => rRdPtr[1].CLK
CLK => rRdPtr[2].CLK
CLK => rRdPtr[3].CLK
CLK => rRdPtr[4].CLK
CLK => rRdPtr[5].CLK
CLK => rRdPtr[6].CLK
CLK => rRdPtr[7].CLK
CLK => rRdPtr[8].CLK
CLK => rRdPtr[9].CLK
CLK => rRdPtr[10].CLK
CLK => rWrPtrPlus1[0].CLK
CLK => rWrPtrPlus1[1].CLK
CLK => rWrPtrPlus1[2].CLK
CLK => rWrPtrPlus1[3].CLK
CLK => rWrPtrPlus1[4].CLK
CLK => rWrPtrPlus1[5].CLK
CLK => rWrPtrPlus1[6].CLK
CLK => rWrPtrPlus1[7].CLK
CLK => rWrPtrPlus1[8].CLK
CLK => rWrPtrPlus1[9].CLK
CLK => rWrPtrPlus1[10].CLK
CLK => rWrPtr[0].CLK
CLK => rWrPtr[1].CLK
CLK => rWrPtr[2].CLK
CLK => rWrPtr[3].CLK
CLK => rWrPtr[4].CLK
CLK => rWrPtr[5].CLK
CLK => rWrPtr[6].CLK
CLK => rWrPtr[7].CLK
CLK => rWrPtr[8].CLK
CLK => rWrPtr[9].CLK
CLK => rWrPtr[10].CLK
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rEmpty.OUTPUTSELECT
RST => rFull.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
WR_DATA[0] => ram_1clk_1w_1r:mem.DINA[0]
WR_DATA[1] => ram_1clk_1w_1r:mem.DINA[1]
WR_DATA[2] => ram_1clk_1w_1r:mem.DINA[2]
WR_DATA[3] => ram_1clk_1w_1r:mem.DINA[3]
WR_DATA[4] => ram_1clk_1w_1r:mem.DINA[4]
WR_DATA[5] => ram_1clk_1w_1r:mem.DINA[5]
WR_DATA[6] => ram_1clk_1w_1r:mem.DINA[6]
WR_DATA[7] => ram_1clk_1w_1r:mem.DINA[7]
WR_DATA[8] => ram_1clk_1w_1r:mem.DINA[8]
WR_DATA[9] => ram_1clk_1w_1r:mem.DINA[9]
WR_DATA[10] => ram_1clk_1w_1r:mem.DINA[10]
WR_DATA[11] => ram_1clk_1w_1r:mem.DINA[11]
WR_DATA[12] => ram_1clk_1w_1r:mem.DINA[12]
WR_DATA[13] => ram_1clk_1w_1r:mem.DINA[13]
WR_DATA[14] => ram_1clk_1w_1r:mem.DINA[14]
WR_DATA[15] => ram_1clk_1w_1r:mem.DINA[15]
WR_DATA[16] => ram_1clk_1w_1r:mem.DINA[16]
WR_DATA[17] => ram_1clk_1w_1r:mem.DINA[17]
WR_DATA[18] => ram_1clk_1w_1r:mem.DINA[18]
WR_DATA[19] => ram_1clk_1w_1r:mem.DINA[19]
WR_DATA[20] => ram_1clk_1w_1r:mem.DINA[20]
WR_DATA[21] => ram_1clk_1w_1r:mem.DINA[21]
WR_DATA[22] => ram_1clk_1w_1r:mem.DINA[22]
WR_DATA[23] => ram_1clk_1w_1r:mem.DINA[23]
WR_DATA[24] => ram_1clk_1w_1r:mem.DINA[24]
WR_DATA[25] => ram_1clk_1w_1r:mem.DINA[25]
WR_DATA[26] => ram_1clk_1w_1r:mem.DINA[26]
WR_DATA[27] => ram_1clk_1w_1r:mem.DINA[27]
WR_DATA[28] => ram_1clk_1w_1r:mem.DINA[28]
WR_DATA[29] => ram_1clk_1w_1r:mem.DINA[29]
WR_DATA[30] => ram_1clk_1w_1r:mem.DINA[30]
WR_DATA[31] => ram_1clk_1w_1r:mem.DINA[31]
WR_DATA[32] => ram_1clk_1w_1r:mem.DINA[32]
WR_DATA[33] => ram_1clk_1w_1r:mem.DINA[33]
WR_DATA[34] => ram_1clk_1w_1r:mem.DINA[34]
WR_DATA[35] => ram_1clk_1w_1r:mem.DINA[35]
WR_DATA[36] => ram_1clk_1w_1r:mem.DINA[36]
WR_DATA[37] => ram_1clk_1w_1r:mem.DINA[37]
WR_DATA[38] => ram_1clk_1w_1r:mem.DINA[38]
WR_DATA[39] => ram_1clk_1w_1r:mem.DINA[39]
WR_DATA[40] => ram_1clk_1w_1r:mem.DINA[40]
WR_DATA[41] => ram_1clk_1w_1r:mem.DINA[41]
WR_DATA[42] => ram_1clk_1w_1r:mem.DINA[42]
WR_DATA[43] => ram_1clk_1w_1r:mem.DINA[43]
WR_DATA[44] => ram_1clk_1w_1r:mem.DINA[44]
WR_DATA[45] => ram_1clk_1w_1r:mem.DINA[45]
WR_DATA[46] => ram_1clk_1w_1r:mem.DINA[46]
WR_DATA[47] => ram_1clk_1w_1r:mem.DINA[47]
WR_DATA[48] => ram_1clk_1w_1r:mem.DINA[48]
WR_DATA[49] => ram_1clk_1w_1r:mem.DINA[49]
WR_DATA[50] => ram_1clk_1w_1r:mem.DINA[50]
WR_DATA[51] => ram_1clk_1w_1r:mem.DINA[51]
WR_DATA[52] => ram_1clk_1w_1r:mem.DINA[52]
WR_DATA[53] => ram_1clk_1w_1r:mem.DINA[53]
WR_DATA[54] => ram_1clk_1w_1r:mem.DINA[54]
WR_DATA[55] => ram_1clk_1w_1r:mem.DINA[55]
WR_DATA[56] => ram_1clk_1w_1r:mem.DINA[56]
WR_DATA[57] => ram_1clk_1w_1r:mem.DINA[57]
WR_DATA[58] => ram_1clk_1w_1r:mem.DINA[58]
WR_DATA[59] => ram_1clk_1w_1r:mem.DINA[59]
WR_DATA[60] => ram_1clk_1w_1r:mem.DINA[60]
WR_DATA[61] => ram_1clk_1w_1r:mem.DINA[61]
WR_DATA[62] => ram_1clk_1w_1r:mem.DINA[62]
WR_DATA[63] => ram_1clk_1w_1r:mem.DINA[63]
WR_EN => comb.IN1
WR_EN => always1.IN1
WR_EN => _rFull.IN1
RD_DATA[0] <= ram_1clk_1w_1r:mem.DOUTB[0]
RD_DATA[1] <= ram_1clk_1w_1r:mem.DOUTB[1]
RD_DATA[2] <= ram_1clk_1w_1r:mem.DOUTB[2]
RD_DATA[3] <= ram_1clk_1w_1r:mem.DOUTB[3]
RD_DATA[4] <= ram_1clk_1w_1r:mem.DOUTB[4]
RD_DATA[5] <= ram_1clk_1w_1r:mem.DOUTB[5]
RD_DATA[6] <= ram_1clk_1w_1r:mem.DOUTB[6]
RD_DATA[7] <= ram_1clk_1w_1r:mem.DOUTB[7]
RD_DATA[8] <= ram_1clk_1w_1r:mem.DOUTB[8]
RD_DATA[9] <= ram_1clk_1w_1r:mem.DOUTB[9]
RD_DATA[10] <= ram_1clk_1w_1r:mem.DOUTB[10]
RD_DATA[11] <= ram_1clk_1w_1r:mem.DOUTB[11]
RD_DATA[12] <= ram_1clk_1w_1r:mem.DOUTB[12]
RD_DATA[13] <= ram_1clk_1w_1r:mem.DOUTB[13]
RD_DATA[14] <= ram_1clk_1w_1r:mem.DOUTB[14]
RD_DATA[15] <= ram_1clk_1w_1r:mem.DOUTB[15]
RD_DATA[16] <= ram_1clk_1w_1r:mem.DOUTB[16]
RD_DATA[17] <= ram_1clk_1w_1r:mem.DOUTB[17]
RD_DATA[18] <= ram_1clk_1w_1r:mem.DOUTB[18]
RD_DATA[19] <= ram_1clk_1w_1r:mem.DOUTB[19]
RD_DATA[20] <= ram_1clk_1w_1r:mem.DOUTB[20]
RD_DATA[21] <= ram_1clk_1w_1r:mem.DOUTB[21]
RD_DATA[22] <= ram_1clk_1w_1r:mem.DOUTB[22]
RD_DATA[23] <= ram_1clk_1w_1r:mem.DOUTB[23]
RD_DATA[24] <= ram_1clk_1w_1r:mem.DOUTB[24]
RD_DATA[25] <= ram_1clk_1w_1r:mem.DOUTB[25]
RD_DATA[26] <= ram_1clk_1w_1r:mem.DOUTB[26]
RD_DATA[27] <= ram_1clk_1w_1r:mem.DOUTB[27]
RD_DATA[28] <= ram_1clk_1w_1r:mem.DOUTB[28]
RD_DATA[29] <= ram_1clk_1w_1r:mem.DOUTB[29]
RD_DATA[30] <= ram_1clk_1w_1r:mem.DOUTB[30]
RD_DATA[31] <= ram_1clk_1w_1r:mem.DOUTB[31]
RD_DATA[32] <= ram_1clk_1w_1r:mem.DOUTB[32]
RD_DATA[33] <= ram_1clk_1w_1r:mem.DOUTB[33]
RD_DATA[34] <= ram_1clk_1w_1r:mem.DOUTB[34]
RD_DATA[35] <= ram_1clk_1w_1r:mem.DOUTB[35]
RD_DATA[36] <= ram_1clk_1w_1r:mem.DOUTB[36]
RD_DATA[37] <= ram_1clk_1w_1r:mem.DOUTB[37]
RD_DATA[38] <= ram_1clk_1w_1r:mem.DOUTB[38]
RD_DATA[39] <= ram_1clk_1w_1r:mem.DOUTB[39]
RD_DATA[40] <= ram_1clk_1w_1r:mem.DOUTB[40]
RD_DATA[41] <= ram_1clk_1w_1r:mem.DOUTB[41]
RD_DATA[42] <= ram_1clk_1w_1r:mem.DOUTB[42]
RD_DATA[43] <= ram_1clk_1w_1r:mem.DOUTB[43]
RD_DATA[44] <= ram_1clk_1w_1r:mem.DOUTB[44]
RD_DATA[45] <= ram_1clk_1w_1r:mem.DOUTB[45]
RD_DATA[46] <= ram_1clk_1w_1r:mem.DOUTB[46]
RD_DATA[47] <= ram_1clk_1w_1r:mem.DOUTB[47]
RD_DATA[48] <= ram_1clk_1w_1r:mem.DOUTB[48]
RD_DATA[49] <= ram_1clk_1w_1r:mem.DOUTB[49]
RD_DATA[50] <= ram_1clk_1w_1r:mem.DOUTB[50]
RD_DATA[51] <= ram_1clk_1w_1r:mem.DOUTB[51]
RD_DATA[52] <= ram_1clk_1w_1r:mem.DOUTB[52]
RD_DATA[53] <= ram_1clk_1w_1r:mem.DOUTB[53]
RD_DATA[54] <= ram_1clk_1w_1r:mem.DOUTB[54]
RD_DATA[55] <= ram_1clk_1w_1r:mem.DOUTB[55]
RD_DATA[56] <= ram_1clk_1w_1r:mem.DOUTB[56]
RD_DATA[57] <= ram_1clk_1w_1r:mem.DOUTB[57]
RD_DATA[58] <= ram_1clk_1w_1r:mem.DOUTB[58]
RD_DATA[59] <= ram_1clk_1w_1r:mem.DOUTB[59]
RD_DATA[60] <= ram_1clk_1w_1r:mem.DOUTB[60]
RD_DATA[61] <= ram_1clk_1w_1r:mem.DOUTB[61]
RD_DATA[62] <= ram_1clk_1w_1r:mem.DOUTB[62]
RD_DATA[63] <= ram_1clk_1w_1r:mem.DOUTB[63]
RD_EN => _rEmpty.IN1
FULL <= rFull.DB_MAX_OUTPUT_PORT_TYPE
EMPTY <= rEmpty.DB_MAX_OUTPUT_PORT_TYPE
COUNT[0] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[1] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[2] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[3] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[4] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[5] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[6] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[7] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[8] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[9] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[10] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem
CLK => rRAM.we_a.CLK
CLK => rRAM.waddr_a[9].CLK
CLK => rRAM.waddr_a[8].CLK
CLK => rRAM.waddr_a[7].CLK
CLK => rRAM.waddr_a[6].CLK
CLK => rRAM.waddr_a[5].CLK
CLK => rRAM.waddr_a[4].CLK
CLK => rRAM.waddr_a[3].CLK
CLK => rRAM.waddr_a[2].CLK
CLK => rRAM.waddr_a[1].CLK
CLK => rRAM.waddr_a[0].CLK
CLK => rRAM.data_a[63].CLK
CLK => rRAM.data_a[62].CLK
CLK => rRAM.data_a[61].CLK
CLK => rRAM.data_a[60].CLK
CLK => rRAM.data_a[59].CLK
CLK => rRAM.data_a[58].CLK
CLK => rRAM.data_a[57].CLK
CLK => rRAM.data_a[56].CLK
CLK => rRAM.data_a[55].CLK
CLK => rRAM.data_a[54].CLK
CLK => rRAM.data_a[53].CLK
CLK => rRAM.data_a[52].CLK
CLK => rRAM.data_a[51].CLK
CLK => rRAM.data_a[50].CLK
CLK => rRAM.data_a[49].CLK
CLK => rRAM.data_a[48].CLK
CLK => rRAM.data_a[47].CLK
CLK => rRAM.data_a[46].CLK
CLK => rRAM.data_a[45].CLK
CLK => rRAM.data_a[44].CLK
CLK => rRAM.data_a[43].CLK
CLK => rRAM.data_a[42].CLK
CLK => rRAM.data_a[41].CLK
CLK => rRAM.data_a[40].CLK
CLK => rRAM.data_a[39].CLK
CLK => rRAM.data_a[38].CLK
CLK => rRAM.data_a[37].CLK
CLK => rRAM.data_a[36].CLK
CLK => rRAM.data_a[35].CLK
CLK => rRAM.data_a[34].CLK
CLK => rRAM.data_a[33].CLK
CLK => rRAM.data_a[32].CLK
CLK => rRAM.data_a[31].CLK
CLK => rRAM.data_a[30].CLK
CLK => rRAM.data_a[29].CLK
CLK => rRAM.data_a[28].CLK
CLK => rRAM.data_a[27].CLK
CLK => rRAM.data_a[26].CLK
CLK => rRAM.data_a[25].CLK
CLK => rRAM.data_a[24].CLK
CLK => rRAM.data_a[23].CLK
CLK => rRAM.data_a[22].CLK
CLK => rRAM.data_a[21].CLK
CLK => rRAM.data_a[20].CLK
CLK => rRAM.data_a[19].CLK
CLK => rRAM.data_a[18].CLK
CLK => rRAM.data_a[17].CLK
CLK => rRAM.data_a[16].CLK
CLK => rRAM.data_a[15].CLK
CLK => rRAM.data_a[14].CLK
CLK => rRAM.data_a[13].CLK
CLK => rRAM.data_a[12].CLK
CLK => rRAM.data_a[11].CLK
CLK => rRAM.data_a[10].CLK
CLK => rRAM.data_a[9].CLK
CLK => rRAM.data_a[8].CLK
CLK => rRAM.data_a[7].CLK
CLK => rRAM.data_a[6].CLK
CLK => rRAM.data_a[5].CLK
CLK => rRAM.data_a[4].CLK
CLK => rRAM.data_a[3].CLK
CLK => rRAM.data_a[2].CLK
CLK => rRAM.data_a[1].CLK
CLK => rRAM.data_a[0].CLK
CLK => rDout[0].CLK
CLK => rDout[1].CLK
CLK => rDout[2].CLK
CLK => rDout[3].CLK
CLK => rDout[4].CLK
CLK => rDout[5].CLK
CLK => rDout[6].CLK
CLK => rDout[7].CLK
CLK => rDout[8].CLK
CLK => rDout[9].CLK
CLK => rDout[10].CLK
CLK => rDout[11].CLK
CLK => rDout[12].CLK
CLK => rDout[13].CLK
CLK => rDout[14].CLK
CLK => rDout[15].CLK
CLK => rDout[16].CLK
CLK => rDout[17].CLK
CLK => rDout[18].CLK
CLK => rDout[19].CLK
CLK => rDout[20].CLK
CLK => rDout[21].CLK
CLK => rDout[22].CLK
CLK => rDout[23].CLK
CLK => rDout[24].CLK
CLK => rDout[25].CLK
CLK => rDout[26].CLK
CLK => rDout[27].CLK
CLK => rDout[28].CLK
CLK => rDout[29].CLK
CLK => rDout[30].CLK
CLK => rDout[31].CLK
CLK => rDout[32].CLK
CLK => rDout[33].CLK
CLK => rDout[34].CLK
CLK => rDout[35].CLK
CLK => rDout[36].CLK
CLK => rDout[37].CLK
CLK => rDout[38].CLK
CLK => rDout[39].CLK
CLK => rDout[40].CLK
CLK => rDout[41].CLK
CLK => rDout[42].CLK
CLK => rDout[43].CLK
CLK => rDout[44].CLK
CLK => rDout[45].CLK
CLK => rDout[46].CLK
CLK => rDout[47].CLK
CLK => rDout[48].CLK
CLK => rDout[49].CLK
CLK => rDout[50].CLK
CLK => rDout[51].CLK
CLK => rDout[52].CLK
CLK => rDout[53].CLK
CLK => rDout[54].CLK
CLK => rDout[55].CLK
CLK => rDout[56].CLK
CLK => rDout[57].CLK
CLK => rDout[58].CLK
CLK => rDout[59].CLK
CLK => rDout[60].CLK
CLK => rDout[61].CLK
CLK => rDout[62].CLK
CLK => rDout[63].CLK
CLK => rRAM.CLK0
ADDRA[0] => rRAM.waddr_a[0].DATAIN
ADDRA[0] => rRAM.WADDR
ADDRA[1] => rRAM.waddr_a[1].DATAIN
ADDRA[1] => rRAM.WADDR1
ADDRA[2] => rRAM.waddr_a[2].DATAIN
ADDRA[2] => rRAM.WADDR2
ADDRA[3] => rRAM.waddr_a[3].DATAIN
ADDRA[3] => rRAM.WADDR3
ADDRA[4] => rRAM.waddr_a[4].DATAIN
ADDRA[4] => rRAM.WADDR4
ADDRA[5] => rRAM.waddr_a[5].DATAIN
ADDRA[5] => rRAM.WADDR5
ADDRA[6] => rRAM.waddr_a[6].DATAIN
ADDRA[6] => rRAM.WADDR6
ADDRA[7] => rRAM.waddr_a[7].DATAIN
ADDRA[7] => rRAM.WADDR7
ADDRA[8] => rRAM.waddr_a[8].DATAIN
ADDRA[8] => rRAM.WADDR8
ADDRA[9] => rRAM.waddr_a[9].DATAIN
ADDRA[9] => rRAM.WADDR9
WEA => rRAM.we_a.DATAIN
WEA => rRAM.WE
ADDRB[0] => rRAM.RADDR
ADDRB[1] => rRAM.RADDR1
ADDRB[2] => rRAM.RADDR2
ADDRB[3] => rRAM.RADDR3
ADDRB[4] => rRAM.RADDR4
ADDRB[5] => rRAM.RADDR5
ADDRB[6] => rRAM.RADDR6
ADDRB[7] => rRAM.RADDR7
ADDRB[8] => rRAM.RADDR8
ADDRB[9] => rRAM.RADDR9
DINA[0] => rRAM.data_a[0].DATAIN
DINA[0] => rRAM.DATAIN
DINA[1] => rRAM.data_a[1].DATAIN
DINA[1] => rRAM.DATAIN1
DINA[2] => rRAM.data_a[2].DATAIN
DINA[2] => rRAM.DATAIN2
DINA[3] => rRAM.data_a[3].DATAIN
DINA[3] => rRAM.DATAIN3
DINA[4] => rRAM.data_a[4].DATAIN
DINA[4] => rRAM.DATAIN4
DINA[5] => rRAM.data_a[5].DATAIN
DINA[5] => rRAM.DATAIN5
DINA[6] => rRAM.data_a[6].DATAIN
DINA[6] => rRAM.DATAIN6
DINA[7] => rRAM.data_a[7].DATAIN
DINA[7] => rRAM.DATAIN7
DINA[8] => rRAM.data_a[8].DATAIN
DINA[8] => rRAM.DATAIN8
DINA[9] => rRAM.data_a[9].DATAIN
DINA[9] => rRAM.DATAIN9
DINA[10] => rRAM.data_a[10].DATAIN
DINA[10] => rRAM.DATAIN10
DINA[11] => rRAM.data_a[11].DATAIN
DINA[11] => rRAM.DATAIN11
DINA[12] => rRAM.data_a[12].DATAIN
DINA[12] => rRAM.DATAIN12
DINA[13] => rRAM.data_a[13].DATAIN
DINA[13] => rRAM.DATAIN13
DINA[14] => rRAM.data_a[14].DATAIN
DINA[14] => rRAM.DATAIN14
DINA[15] => rRAM.data_a[15].DATAIN
DINA[15] => rRAM.DATAIN15
DINA[16] => rRAM.data_a[16].DATAIN
DINA[16] => rRAM.DATAIN16
DINA[17] => rRAM.data_a[17].DATAIN
DINA[17] => rRAM.DATAIN17
DINA[18] => rRAM.data_a[18].DATAIN
DINA[18] => rRAM.DATAIN18
DINA[19] => rRAM.data_a[19].DATAIN
DINA[19] => rRAM.DATAIN19
DINA[20] => rRAM.data_a[20].DATAIN
DINA[20] => rRAM.DATAIN20
DINA[21] => rRAM.data_a[21].DATAIN
DINA[21] => rRAM.DATAIN21
DINA[22] => rRAM.data_a[22].DATAIN
DINA[22] => rRAM.DATAIN22
DINA[23] => rRAM.data_a[23].DATAIN
DINA[23] => rRAM.DATAIN23
DINA[24] => rRAM.data_a[24].DATAIN
DINA[24] => rRAM.DATAIN24
DINA[25] => rRAM.data_a[25].DATAIN
DINA[25] => rRAM.DATAIN25
DINA[26] => rRAM.data_a[26].DATAIN
DINA[26] => rRAM.DATAIN26
DINA[27] => rRAM.data_a[27].DATAIN
DINA[27] => rRAM.DATAIN27
DINA[28] => rRAM.data_a[28].DATAIN
DINA[28] => rRAM.DATAIN28
DINA[29] => rRAM.data_a[29].DATAIN
DINA[29] => rRAM.DATAIN29
DINA[30] => rRAM.data_a[30].DATAIN
DINA[30] => rRAM.DATAIN30
DINA[31] => rRAM.data_a[31].DATAIN
DINA[31] => rRAM.DATAIN31
DINA[32] => rRAM.data_a[32].DATAIN
DINA[32] => rRAM.DATAIN32
DINA[33] => rRAM.data_a[33].DATAIN
DINA[33] => rRAM.DATAIN33
DINA[34] => rRAM.data_a[34].DATAIN
DINA[34] => rRAM.DATAIN34
DINA[35] => rRAM.data_a[35].DATAIN
DINA[35] => rRAM.DATAIN35
DINA[36] => rRAM.data_a[36].DATAIN
DINA[36] => rRAM.DATAIN36
DINA[37] => rRAM.data_a[37].DATAIN
DINA[37] => rRAM.DATAIN37
DINA[38] => rRAM.data_a[38].DATAIN
DINA[38] => rRAM.DATAIN38
DINA[39] => rRAM.data_a[39].DATAIN
DINA[39] => rRAM.DATAIN39
DINA[40] => rRAM.data_a[40].DATAIN
DINA[40] => rRAM.DATAIN40
DINA[41] => rRAM.data_a[41].DATAIN
DINA[41] => rRAM.DATAIN41
DINA[42] => rRAM.data_a[42].DATAIN
DINA[42] => rRAM.DATAIN42
DINA[43] => rRAM.data_a[43].DATAIN
DINA[43] => rRAM.DATAIN43
DINA[44] => rRAM.data_a[44].DATAIN
DINA[44] => rRAM.DATAIN44
DINA[45] => rRAM.data_a[45].DATAIN
DINA[45] => rRAM.DATAIN45
DINA[46] => rRAM.data_a[46].DATAIN
DINA[46] => rRAM.DATAIN46
DINA[47] => rRAM.data_a[47].DATAIN
DINA[47] => rRAM.DATAIN47
DINA[48] => rRAM.data_a[48].DATAIN
DINA[48] => rRAM.DATAIN48
DINA[49] => rRAM.data_a[49].DATAIN
DINA[49] => rRAM.DATAIN49
DINA[50] => rRAM.data_a[50].DATAIN
DINA[50] => rRAM.DATAIN50
DINA[51] => rRAM.data_a[51].DATAIN
DINA[51] => rRAM.DATAIN51
DINA[52] => rRAM.data_a[52].DATAIN
DINA[52] => rRAM.DATAIN52
DINA[53] => rRAM.data_a[53].DATAIN
DINA[53] => rRAM.DATAIN53
DINA[54] => rRAM.data_a[54].DATAIN
DINA[54] => rRAM.DATAIN54
DINA[55] => rRAM.data_a[55].DATAIN
DINA[55] => rRAM.DATAIN55
DINA[56] => rRAM.data_a[56].DATAIN
DINA[56] => rRAM.DATAIN56
DINA[57] => rRAM.data_a[57].DATAIN
DINA[57] => rRAM.DATAIN57
DINA[58] => rRAM.data_a[58].DATAIN
DINA[58] => rRAM.DATAIN58
DINA[59] => rRAM.data_a[59].DATAIN
DINA[59] => rRAM.DATAIN59
DINA[60] => rRAM.data_a[60].DATAIN
DINA[60] => rRAM.DATAIN60
DINA[61] => rRAM.data_a[61].DATAIN
DINA[61] => rRAM.DATAIN61
DINA[62] => rRAM.data_a[62].DATAIN
DINA[62] => rRAM.DATAIN62
DINA[63] => rRAM.data_a[63].DATAIN
DINA[63] => rRAM.DATAIN63
DOUTB[0] <= rDout[0].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[1] <= rDout[1].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[2] <= rDout[2].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[3] <= rDout[3].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[4] <= rDout[4].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[5] <= rDout[5].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[6] <= rDout[6].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[7] <= rDout[7].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[8] <= rDout[8].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[9] <= rDout[9].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[10] <= rDout[10].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[11] <= rDout[11].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[12] <= rDout[12].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[13] <= rDout[13].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[14] <= rDout[14].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[15] <= rDout[15].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[16] <= rDout[16].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[17] <= rDout[17].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[18] <= rDout[18].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[19] <= rDout[19].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[20] <= rDout[20].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[21] <= rDout[21].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[22] <= rDout[22].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[23] <= rDout[23].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[24] <= rDout[24].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[25] <= rDout[25].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[26] <= rDout[26].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[27] <= rDout[27].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[28] <= rDout[28].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[29] <= rDout[29].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[30] <= rDout[30].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[31] <= rDout[31].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[32] <= rDout[32].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[33] <= rDout[33].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[34] <= rDout[34].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[35] <= rDout[35].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[36] <= rDout[36].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[37] <= rDout[37].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[38] <= rDout[38].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[39] <= rDout[39].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[40] <= rDout[40].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[41] <= rDout[41].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[42] <= rDout[42].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[43] <= rDout[43].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[44] <= rDout[44].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[45] <= rDout[45].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[46] <= rDout[46].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[47] <= rDout[47].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[48] <= rDout[48].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[49] <= rDout[49].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[50] <= rDout[50].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[51] <= rDout[51].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[52] <= rDout[52].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[53] <= rDout[53].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[54] <= rDout[54].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[55] <= rDout[55].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[56] <= rDout[56].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[57] <= rDout[57].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[58] <= rDout[58].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[59] <= rDout[59].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[60] <= rDout[60].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[61] <= rDout[61].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[62] <= rDout[62].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[63] <= rDout[63].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq
CLK => rRecvdAll.CLK
CLK => rAckCount[0].CLK
CLK => rAckCount[1].CLK
CLK => rAckCount[2].CLK
CLK => rAckCount[3].CLK
CLK => rAckCount[4].CLK
CLK => rAckCount[5].CLK
CLK => rAckCount[6].CLK
CLK => rAckCount[7].CLK
CLK => rAckCount[8].CLK
CLK => rAckCount[9].CLK
CLK => rAckCount[10].CLK
CLK => rUserRst.CLK
CLK => rBufWordsEQ0Lo.CLK
CLK => rBufWordsEQ0Hi.CLK
CLK => rLen[0].CLK
CLK => rLen[1].CLK
CLK => rLen[2].CLK
CLK => rLen[3].CLK
CLK => rLen[4].CLK
CLK => rLen[5].CLK
CLK => rLen[6].CLK
CLK => rLen[7].CLK
CLK => rLen[8].CLK
CLK => rLen[9].CLK
CLK => rPayloadSpill.CLK
CLK => rMaxPayload[0].CLK
CLK => rMaxPayload[1].CLK
CLK => rMaxPayload[2].CLK
CLK => rMaxPayload[3].CLK
CLK => rMaxPayload[4].CLK
CLK => rMaxPayload[5].CLK
CLK => rMaxPayload[6].CLK
CLK => rMaxPayload[7].CLK
CLK => rMaxPayload[8].CLK
CLK => rMaxPayload[9].CLK
CLK => rMaxPayloadShift[0].CLK
CLK => rMaxPayloadShift[1].CLK
CLK => rMaxPayloadShift[2].CLK
CLK => rMaxPayloadTrain[0].CLK
CLK => rMaxPayloadTrain[1].CLK
CLK => rMaxPayloadTrain[2].CLK
CLK => rPreLen[0].CLK
CLK => rPreLen[1].CLK
CLK => rPreLen[2].CLK
CLK => rPreLen[3].CLK
CLK => rPreLen[4].CLK
CLK => rPreLen[5].CLK
CLK => rPreLen[6].CLK
CLK => rPreLen[7].CLK
CLK => rPreLen[8].CLK
CLK => rPreLen[9].CLK
CLK => rPreLen[10].CLK
CLK => rPageSpill.CLK
CLK => rPageRem[0].CLK
CLK => rPageRem[1].CLK
CLK => rPageRem[2].CLK
CLK => rPageRem[3].CLK
CLK => rPageRem[4].CLK
CLK => rPageRem[5].CLK
CLK => rPageRem[6].CLK
CLK => rPageRem[7].CLK
CLK => rPageRem[8].CLK
CLK => rPageRem[9].CLK
CLK => rPageRem[10].CLK
CLK => rValsProp[0].CLK
CLK => rValsProp[1].CLK
CLK => rValsProp[2].CLK
CLK => rValsProp[3].CLK
CLK => rBufWords[0].CLK
CLK => rBufWords[1].CLK
CLK => rBufWords[2].CLK
CLK => rBufWords[3].CLK
CLK => rBufWords[4].CLK
CLK => rBufWords[5].CLK
CLK => rBufWords[6].CLK
CLK => rBufWords[7].CLK
CLK => rBufWords[8].CLK
CLK => rBufWords[9].CLK
CLK => rBufWords[10].CLK
CLK => rBufWords[11].CLK
CLK => rBufWords[12].CLK
CLK => rBufWords[13].CLK
CLK => rBufWords[14].CLK
CLK => rBufWords[15].CLK
CLK => rBufWords[16].CLK
CLK => rBufWords[17].CLK
CLK => rBufWords[18].CLK
CLK => rBufWords[19].CLK
CLK => rBufWords[20].CLK
CLK => rBufWords[21].CLK
CLK => rBufWords[22].CLK
CLK => rBufWords[23].CLK
CLK => rBufWords[24].CLK
CLK => rBufWords[25].CLK
CLK => rBufWords[26].CLK
CLK => rBufWords[27].CLK
CLK => rBufWords[28].CLK
CLK => rBufWords[29].CLK
CLK => rBufWords[30].CLK
CLK => rBufWords[31].CLK
CLK => rCarry[0].CLK
CLK => rCarry[1].CLK
CLK => rCarry[2].CLK
CLK => rAddr[0].CLK
CLK => rAddr[1].CLK
CLK => rAddr[2].CLK
CLK => rAddr[3].CLK
CLK => rAddr[4].CLK
CLK => rAddr[5].CLK
CLK => rAddr[6].CLK
CLK => rAddr[7].CLK
CLK => rAddr[8].CLK
CLK => rAddr[9].CLK
CLK => rAddr[10].CLK
CLK => rAddr[11].CLK
CLK => rAddr[12].CLK
CLK => rAddr[13].CLK
CLK => rAddr[14].CLK
CLK => rAddr[15].CLK
CLK => rAddr[16].CLK
CLK => rAddr[17].CLK
CLK => rAddr[18].CLK
CLK => rAddr[19].CLK
CLK => rAddr[20].CLK
CLK => rAddr[21].CLK
CLK => rAddr[22].CLK
CLK => rAddr[23].CLK
CLK => rAddr[24].CLK
CLK => rAddr[25].CLK
CLK => rAddr[26].CLK
CLK => rAddr[27].CLK
CLK => rAddr[28].CLK
CLK => rAddr[29].CLK
CLK => rAddr[30].CLK
CLK => rAddr[31].CLK
CLK => rAddr[32].CLK
CLK => rAddr[33].CLK
CLK => rAddr[34].CLK
CLK => rAddr[35].CLK
CLK => rAddr[36].CLK
CLK => rAddr[37].CLK
CLK => rAddr[38].CLK
CLK => rAddr[39].CLK
CLK => rAddr[40].CLK
CLK => rAddr[41].CLK
CLK => rAddr[42].CLK
CLK => rAddr[43].CLK
CLK => rAddr[44].CLK
CLK => rAddr[45].CLK
CLK => rAddr[46].CLK
CLK => rAddr[47].CLK
CLK => rAddr[48].CLK
CLK => rAddr[49].CLK
CLK => rAddr[50].CLK
CLK => rAddr[51].CLK
CLK => rAddr[52].CLK
CLK => rAddr[53].CLK
CLK => rAddr[54].CLK
CLK => rAddr[55].CLK
CLK => rAddr[56].CLK
CLK => rAddr[57].CLK
CLK => rAddr[58].CLK
CLK => rAddr[59].CLK
CLK => rAddr[60].CLK
CLK => rAddr[61].CLK
CLK => rAddr[62].CLK
CLK => rAddr[63].CLK
CLK => rDelay.CLK
CLK => rDone.CLK
CLK => rState[0].CLK
CLK => rState[1].CLK
CLK => rState[2].CLK
CLK => rState[3].CLK
CLK => rState[4].CLK
CLK => rState[5].CLK
CLK => rState[6].CLK
CLK => rState[7].CLK
CLK => rLenValid.CLK
CLK => rAddrLoValid.CLK
CLK => rAddrHiValid.CLK
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
CLK => rData[7].CLK
CLK => rData[8].CLK
CLK => rData[9].CLK
CLK => rData[10].CLK
CLK => rData[11].CLK
CLK => rData[12].CLK
CLK => rData[13].CLK
CLK => rData[14].CLK
CLK => rData[15].CLK
CLK => rData[16].CLK
CLK => rData[17].CLK
CLK => rData[18].CLK
CLK => rData[19].CLK
CLK => rData[20].CLK
CLK => rData[21].CLK
CLK => rData[22].CLK
CLK => rData[23].CLK
CLK => rData[24].CLK
CLK => rData[25].CLK
CLK => rData[26].CLK
CLK => rData[27].CLK
CLK => rData[28].CLK
CLK => rData[29].CLK
CLK => rData[30].CLK
CLK => rData[31].CLK
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rDone.OUTPUTSELECT
RST => rUserRst.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
CONFIG_MAX_READ_REQUEST_SIZE[0] => LessThan1.IN6
CONFIG_MAX_READ_REQUEST_SIZE[0] => _rMaxPayloadTrain[0].DATAA
CONFIG_MAX_READ_REQUEST_SIZE[1] => LessThan1.IN5
CONFIG_MAX_READ_REQUEST_SIZE[1] => _rMaxPayloadTrain[1].DATAA
CONFIG_MAX_READ_REQUEST_SIZE[2] => LessThan1.IN4
CONFIG_MAX_READ_REQUEST_SIZE[2] => _rMaxPayloadTrain[2].DATAA
USER_RST => _rUserRst.IN1
BUF_RECVD <= rDone.DB_MAX_OUTPUT_PORT_TYPE
BUF_DATA[0] => rData[0].DATAIN
BUF_DATA[1] => rData[1].DATAIN
BUF_DATA[2] => rData[2].DATAIN
BUF_DATA[3] => rData[3].DATAIN
BUF_DATA[4] => rData[4].DATAIN
BUF_DATA[5] => rData[5].DATAIN
BUF_DATA[6] => rData[6].DATAIN
BUF_DATA[7] => rData[7].DATAIN
BUF_DATA[8] => rData[8].DATAIN
BUF_DATA[9] => rData[9].DATAIN
BUF_DATA[10] => rData[10].DATAIN
BUF_DATA[11] => rData[11].DATAIN
BUF_DATA[12] => rData[12].DATAIN
BUF_DATA[13] => rData[13].DATAIN
BUF_DATA[14] => rData[14].DATAIN
BUF_DATA[15] => rData[15].DATAIN
BUF_DATA[16] => rData[16].DATAIN
BUF_DATA[17] => rData[17].DATAIN
BUF_DATA[18] => rData[18].DATAIN
BUF_DATA[19] => rData[19].DATAIN
BUF_DATA[20] => rData[20].DATAIN
BUF_DATA[21] => rData[21].DATAIN
BUF_DATA[22] => rData[22].DATAIN
BUF_DATA[23] => rData[23].DATAIN
BUF_DATA[24] => rData[24].DATAIN
BUF_DATA[25] => rData[25].DATAIN
BUF_DATA[26] => rData[26].DATAIN
BUF_DATA[27] => rData[27].DATAIN
BUF_DATA[28] => rData[28].DATAIN
BUF_DATA[29] => rData[29].DATAIN
BUF_DATA[30] => rData[30].DATAIN
BUF_DATA[31] => rData[31].DATAIN
BUF_LEN_VALID => rLenValid.DATAIN
BUF_ADDR_HI_VALID => rAddrHiValid.DATAIN
BUF_ADDR_LO_VALID => rAddrLoValid.DATAIN
FIFO_COUNT[0] => LessThan4.IN22
FIFO_COUNT[1] => LessThan4.IN21
FIFO_COUNT[2] => LessThan4.IN20
FIFO_COUNT[3] => LessThan4.IN19
FIFO_COUNT[4] => LessThan4.IN18
FIFO_COUNT[5] => LessThan4.IN17
FIFO_COUNT[6] => LessThan4.IN16
FIFO_COUNT[7] => LessThan4.IN15
FIFO_COUNT[8] => LessThan4.IN14
FIFO_COUNT[9] => LessThan4.IN13
FIFO_COUNT[10] => LessThan4.IN12
FIFO_FLUSH <= FIFO_FLUSH.DB_MAX_OUTPUT_PORT_TYPE
FIFO_FLUSHED => _rDone.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_RST <= FIFO_RST.DB_MAX_OUTPUT_PORT_TYPE
RX_REQ <= RX_REQ.DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[0] <= rAddr[0].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[1] <= rAddr[1].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[2] <= rAddr[2].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[3] <= rAddr[3].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[4] <= rAddr[4].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[5] <= rAddr[5].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[6] <= rAddr[6].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[7] <= rAddr[7].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[8] <= rAddr[8].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[9] <= rAddr[9].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[10] <= rAddr[10].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[11] <= rAddr[11].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[12] <= rAddr[12].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[13] <= rAddr[13].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[14] <= rAddr[14].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[15] <= rAddr[15].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[16] <= rAddr[16].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[17] <= rAddr[17].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[18] <= rAddr[18].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[19] <= rAddr[19].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[20] <= rAddr[20].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[21] <= rAddr[21].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[22] <= rAddr[22].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[23] <= rAddr[23].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[24] <= rAddr[24].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[25] <= rAddr[25].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[26] <= rAddr[26].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[27] <= rAddr[27].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[28] <= rAddr[28].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[29] <= rAddr[29].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[30] <= rAddr[30].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[31] <= rAddr[31].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[32] <= rAddr[32].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[33] <= rAddr[33].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[34] <= rAddr[34].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[35] <= rAddr[35].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[36] <= rAddr[36].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[37] <= rAddr[37].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[38] <= rAddr[38].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[39] <= rAddr[39].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[40] <= rAddr[40].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[41] <= rAddr[41].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[42] <= rAddr[42].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[43] <= rAddr[43].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[44] <= rAddr[44].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[45] <= rAddr[45].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[46] <= rAddr[46].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[47] <= rAddr[47].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[48] <= rAddr[48].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[49] <= rAddr[49].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[50] <= rAddr[50].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[51] <= rAddr[51].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[52] <= rAddr[52].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[53] <= rAddr[53].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[54] <= rAddr[54].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[55] <= rAddr[55].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[56] <= rAddr[56].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[57] <= rAddr[57].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[58] <= rAddr[58].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[59] <= rAddr[59].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[60] <= rAddr[60].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[61] <= rAddr[61].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[62] <= rAddr[62].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[63] <= rAddr[63].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[0] <= rLen[0].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[1] <= rLen[1].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[2] <= rLen[2].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[3] <= rLen[3].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[4] <= rLen[4].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[5] <= rLen[5].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[6] <= rLen[6].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[7] <= rLen[7].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[8] <= rLen[8].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[9] <= rLen[9].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => Add6.IN11
RX_REQ_ACK => rValsProp[0].DATAIN
RX_DONE => Add7.IN22


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq
CLK => rRecvdAll.CLK
CLK => rAckCount[0].CLK
CLK => rAckCount[1].CLK
CLK => rAckCount[2].CLK
CLK => rAckCount[3].CLK
CLK => rAckCount[4].CLK
CLK => rAckCount[5].CLK
CLK => rAckCount[6].CLK
CLK => rAckCount[7].CLK
CLK => rAckCount[8].CLK
CLK => rAckCount[9].CLK
CLK => rAckCount[10].CLK
CLK => rUserRst.CLK
CLK => rBufWordsEQ0Lo.CLK
CLK => rBufWordsEQ0Hi.CLK
CLK => rLen[0].CLK
CLK => rLen[1].CLK
CLK => rLen[2].CLK
CLK => rLen[3].CLK
CLK => rLen[4].CLK
CLK => rLen[5].CLK
CLK => rLen[6].CLK
CLK => rLen[7].CLK
CLK => rLen[8].CLK
CLK => rLen[9].CLK
CLK => rPayloadSpill.CLK
CLK => rMaxPayload[0].CLK
CLK => rMaxPayload[1].CLK
CLK => rMaxPayload[2].CLK
CLK => rMaxPayload[3].CLK
CLK => rMaxPayload[4].CLK
CLK => rMaxPayload[5].CLK
CLK => rMaxPayload[6].CLK
CLK => rMaxPayload[7].CLK
CLK => rMaxPayload[8].CLK
CLK => rMaxPayload[9].CLK
CLK => rMaxPayloadShift[0].CLK
CLK => rMaxPayloadShift[1].CLK
CLK => rMaxPayloadShift[2].CLK
CLK => rMaxPayloadTrain[0].CLK
CLK => rMaxPayloadTrain[1].CLK
CLK => rMaxPayloadTrain[2].CLK
CLK => rPreLen[0].CLK
CLK => rPreLen[1].CLK
CLK => rPreLen[2].CLK
CLK => rPreLen[3].CLK
CLK => rPreLen[4].CLK
CLK => rPreLen[5].CLK
CLK => rPreLen[6].CLK
CLK => rPreLen[7].CLK
CLK => rPreLen[8].CLK
CLK => rPreLen[9].CLK
CLK => rPreLen[10].CLK
CLK => rPageSpill.CLK
CLK => rPageRem[0].CLK
CLK => rPageRem[1].CLK
CLK => rPageRem[2].CLK
CLK => rPageRem[3].CLK
CLK => rPageRem[4].CLK
CLK => rPageRem[5].CLK
CLK => rPageRem[6].CLK
CLK => rPageRem[7].CLK
CLK => rPageRem[8].CLK
CLK => rPageRem[9].CLK
CLK => rPageRem[10].CLK
CLK => rValsProp[0].CLK
CLK => rValsProp[1].CLK
CLK => rValsProp[2].CLK
CLK => rValsProp[3].CLK
CLK => rBufWords[0].CLK
CLK => rBufWords[1].CLK
CLK => rBufWords[2].CLK
CLK => rBufWords[3].CLK
CLK => rBufWords[4].CLK
CLK => rBufWords[5].CLK
CLK => rBufWords[6].CLK
CLK => rBufWords[7].CLK
CLK => rBufWords[8].CLK
CLK => rBufWords[9].CLK
CLK => rBufWords[10].CLK
CLK => rBufWords[11].CLK
CLK => rBufWords[12].CLK
CLK => rBufWords[13].CLK
CLK => rBufWords[14].CLK
CLK => rBufWords[15].CLK
CLK => rBufWords[16].CLK
CLK => rBufWords[17].CLK
CLK => rBufWords[18].CLK
CLK => rBufWords[19].CLK
CLK => rBufWords[20].CLK
CLK => rBufWords[21].CLK
CLK => rBufWords[22].CLK
CLK => rBufWords[23].CLK
CLK => rBufWords[24].CLK
CLK => rBufWords[25].CLK
CLK => rBufWords[26].CLK
CLK => rBufWords[27].CLK
CLK => rBufWords[28].CLK
CLK => rBufWords[29].CLK
CLK => rBufWords[30].CLK
CLK => rBufWords[31].CLK
CLK => rCarry[0].CLK
CLK => rCarry[1].CLK
CLK => rCarry[2].CLK
CLK => rAddr[0].CLK
CLK => rAddr[1].CLK
CLK => rAddr[2].CLK
CLK => rAddr[3].CLK
CLK => rAddr[4].CLK
CLK => rAddr[5].CLK
CLK => rAddr[6].CLK
CLK => rAddr[7].CLK
CLK => rAddr[8].CLK
CLK => rAddr[9].CLK
CLK => rAddr[10].CLK
CLK => rAddr[11].CLK
CLK => rAddr[12].CLK
CLK => rAddr[13].CLK
CLK => rAddr[14].CLK
CLK => rAddr[15].CLK
CLK => rAddr[16].CLK
CLK => rAddr[17].CLK
CLK => rAddr[18].CLK
CLK => rAddr[19].CLK
CLK => rAddr[20].CLK
CLK => rAddr[21].CLK
CLK => rAddr[22].CLK
CLK => rAddr[23].CLK
CLK => rAddr[24].CLK
CLK => rAddr[25].CLK
CLK => rAddr[26].CLK
CLK => rAddr[27].CLK
CLK => rAddr[28].CLK
CLK => rAddr[29].CLK
CLK => rAddr[30].CLK
CLK => rAddr[31].CLK
CLK => rAddr[32].CLK
CLK => rAddr[33].CLK
CLK => rAddr[34].CLK
CLK => rAddr[35].CLK
CLK => rAddr[36].CLK
CLK => rAddr[37].CLK
CLK => rAddr[38].CLK
CLK => rAddr[39].CLK
CLK => rAddr[40].CLK
CLK => rAddr[41].CLK
CLK => rAddr[42].CLK
CLK => rAddr[43].CLK
CLK => rAddr[44].CLK
CLK => rAddr[45].CLK
CLK => rAddr[46].CLK
CLK => rAddr[47].CLK
CLK => rAddr[48].CLK
CLK => rAddr[49].CLK
CLK => rAddr[50].CLK
CLK => rAddr[51].CLK
CLK => rAddr[52].CLK
CLK => rAddr[53].CLK
CLK => rAddr[54].CLK
CLK => rAddr[55].CLK
CLK => rAddr[56].CLK
CLK => rAddr[57].CLK
CLK => rAddr[58].CLK
CLK => rAddr[59].CLK
CLK => rAddr[60].CLK
CLK => rAddr[61].CLK
CLK => rAddr[62].CLK
CLK => rAddr[63].CLK
CLK => rDelay.CLK
CLK => rDone.CLK
CLK => rState[0].CLK
CLK => rState[1].CLK
CLK => rState[2].CLK
CLK => rState[3].CLK
CLK => rState[4].CLK
CLK => rState[5].CLK
CLK => rState[6].CLK
CLK => rState[7].CLK
CLK => rLenValid.CLK
CLK => rAddrLoValid.CLK
CLK => rAddrHiValid.CLK
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
CLK => rData[7].CLK
CLK => rData[8].CLK
CLK => rData[9].CLK
CLK => rData[10].CLK
CLK => rData[11].CLK
CLK => rData[12].CLK
CLK => rData[13].CLK
CLK => rData[14].CLK
CLK => rData[15].CLK
CLK => rData[16].CLK
CLK => rData[17].CLK
CLK => rData[18].CLK
CLK => rData[19].CLK
CLK => rData[20].CLK
CLK => rData[21].CLK
CLK => rData[22].CLK
CLK => rData[23].CLK
CLK => rData[24].CLK
CLK => rData[25].CLK
CLK => rData[26].CLK
CLK => rData[27].CLK
CLK => rData[28].CLK
CLK => rData[29].CLK
CLK => rData[30].CLK
CLK => rData[31].CLK
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rDone.OUTPUTSELECT
RST => rUserRst.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
CONFIG_MAX_READ_REQUEST_SIZE[0] => LessThan1.IN6
CONFIG_MAX_READ_REQUEST_SIZE[0] => _rMaxPayloadTrain[0].DATAA
CONFIG_MAX_READ_REQUEST_SIZE[1] => LessThan1.IN5
CONFIG_MAX_READ_REQUEST_SIZE[1] => _rMaxPayloadTrain[1].DATAA
CONFIG_MAX_READ_REQUEST_SIZE[2] => LessThan1.IN4
CONFIG_MAX_READ_REQUEST_SIZE[2] => _rMaxPayloadTrain[2].DATAA
USER_RST => _rUserRst.IN1
BUF_RECVD <= rDone.DB_MAX_OUTPUT_PORT_TYPE
BUF_DATA[0] => rData[0].DATAIN
BUF_DATA[1] => rData[1].DATAIN
BUF_DATA[2] => rData[2].DATAIN
BUF_DATA[3] => rData[3].DATAIN
BUF_DATA[4] => rData[4].DATAIN
BUF_DATA[5] => rData[5].DATAIN
BUF_DATA[6] => rData[6].DATAIN
BUF_DATA[7] => rData[7].DATAIN
BUF_DATA[8] => rData[8].DATAIN
BUF_DATA[9] => rData[9].DATAIN
BUF_DATA[10] => rData[10].DATAIN
BUF_DATA[11] => rData[11].DATAIN
BUF_DATA[12] => rData[12].DATAIN
BUF_DATA[13] => rData[13].DATAIN
BUF_DATA[14] => rData[14].DATAIN
BUF_DATA[15] => rData[15].DATAIN
BUF_DATA[16] => rData[16].DATAIN
BUF_DATA[17] => rData[17].DATAIN
BUF_DATA[18] => rData[18].DATAIN
BUF_DATA[19] => rData[19].DATAIN
BUF_DATA[20] => rData[20].DATAIN
BUF_DATA[21] => rData[21].DATAIN
BUF_DATA[22] => rData[22].DATAIN
BUF_DATA[23] => rData[23].DATAIN
BUF_DATA[24] => rData[24].DATAIN
BUF_DATA[25] => rData[25].DATAIN
BUF_DATA[26] => rData[26].DATAIN
BUF_DATA[27] => rData[27].DATAIN
BUF_DATA[28] => rData[28].DATAIN
BUF_DATA[29] => rData[29].DATAIN
BUF_DATA[30] => rData[30].DATAIN
BUF_DATA[31] => rData[31].DATAIN
BUF_LEN_VALID => rLenValid.DATAIN
BUF_ADDR_HI_VALID => rAddrHiValid.DATAIN
BUF_ADDR_LO_VALID => rAddrLoValid.DATAIN
FIFO_COUNT[0] => LessThan4.IN22
FIFO_COUNT[1] => LessThan4.IN21
FIFO_COUNT[2] => LessThan4.IN20
FIFO_COUNT[3] => LessThan4.IN19
FIFO_COUNT[4] => LessThan4.IN18
FIFO_COUNT[5] => LessThan4.IN17
FIFO_COUNT[6] => LessThan4.IN16
FIFO_COUNT[7] => LessThan4.IN15
FIFO_COUNT[8] => LessThan4.IN14
FIFO_COUNT[9] => LessThan4.IN13
FIFO_COUNT[10] => LessThan4.IN12
FIFO_FLUSH <= FIFO_FLUSH.DB_MAX_OUTPUT_PORT_TYPE
FIFO_FLUSHED => _rDone.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_RST <= FIFO_RST.DB_MAX_OUTPUT_PORT_TYPE
RX_REQ <= RX_REQ.DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[0] <= rAddr[0].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[1] <= rAddr[1].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[2] <= rAddr[2].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[3] <= rAddr[3].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[4] <= rAddr[4].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[5] <= rAddr[5].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[6] <= rAddr[6].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[7] <= rAddr[7].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[8] <= rAddr[8].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[9] <= rAddr[9].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[10] <= rAddr[10].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[11] <= rAddr[11].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[12] <= rAddr[12].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[13] <= rAddr[13].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[14] <= rAddr[14].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[15] <= rAddr[15].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[16] <= rAddr[16].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[17] <= rAddr[17].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[18] <= rAddr[18].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[19] <= rAddr[19].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[20] <= rAddr[20].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[21] <= rAddr[21].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[22] <= rAddr[22].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[23] <= rAddr[23].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[24] <= rAddr[24].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[25] <= rAddr[25].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[26] <= rAddr[26].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[27] <= rAddr[27].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[28] <= rAddr[28].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[29] <= rAddr[29].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[30] <= rAddr[30].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[31] <= rAddr[31].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[32] <= rAddr[32].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[33] <= rAddr[33].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[34] <= rAddr[34].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[35] <= rAddr[35].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[36] <= rAddr[36].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[37] <= rAddr[37].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[38] <= rAddr[38].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[39] <= rAddr[39].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[40] <= rAddr[40].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[41] <= rAddr[41].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[42] <= rAddr[42].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[43] <= rAddr[43].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[44] <= rAddr[44].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[45] <= rAddr[45].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[46] <= rAddr[46].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[47] <= rAddr[47].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[48] <= rAddr[48].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[49] <= rAddr[49].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[50] <= rAddr[50].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[51] <= rAddr[51].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[52] <= rAddr[52].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[53] <= rAddr[53].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[54] <= rAddr[54].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[55] <= rAddr[55].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[56] <= rAddr[56].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[57] <= rAddr[57].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[58] <= rAddr[58].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[59] <= rAddr[59].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[60] <= rAddr[60].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[61] <= rAddr[61].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[62] <= rAddr[62].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[63] <= rAddr[63].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[0] <= rLen[0].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[1] <= rLen[1].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[2] <= rLen[2].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[3] <= rLen[3].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[4] <= rLen[4].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[5] <= rLen[5].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[6] <= rLen[6].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[7] <= rLen[7].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[8] <= rLen[8].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[9] <= rLen[9].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => Add6.IN11
RX_REQ_ACK => rValsProp[0].DATAIN
RX_DONE => Add7.IN22


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_requester_mux:requesterMux
RST => rRxReqAck.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
CLK => rAck.CLK
CLK => rMainAck.CLK
CLK => rSgTxAck.CLK
CLK => rSgRxAck.CLK
CLK => rAddr[0].CLK
CLK => rAddr[1].CLK
CLK => rAddr[2].CLK
CLK => rAddr[3].CLK
CLK => rAddr[4].CLK
CLK => rAddr[5].CLK
CLK => rAddr[6].CLK
CLK => rAddr[7].CLK
CLK => rAddr[8].CLK
CLK => rAddr[9].CLK
CLK => rAddr[10].CLK
CLK => rAddr[11].CLK
CLK => rAddr[12].CLK
CLK => rAddr[13].CLK
CLK => rAddr[14].CLK
CLK => rAddr[15].CLK
CLK => rAddr[16].CLK
CLK => rAddr[17].CLK
CLK => rAddr[18].CLK
CLK => rAddr[19].CLK
CLK => rAddr[20].CLK
CLK => rAddr[21].CLK
CLK => rAddr[22].CLK
CLK => rAddr[23].CLK
CLK => rAddr[24].CLK
CLK => rAddr[25].CLK
CLK => rAddr[26].CLK
CLK => rAddr[27].CLK
CLK => rAddr[28].CLK
CLK => rAddr[29].CLK
CLK => rAddr[30].CLK
CLK => rAddr[31].CLK
CLK => rAddr[32].CLK
CLK => rAddr[33].CLK
CLK => rAddr[34].CLK
CLK => rAddr[35].CLK
CLK => rAddr[36].CLK
CLK => rAddr[37].CLK
CLK => rAddr[38].CLK
CLK => rAddr[39].CLK
CLK => rAddr[40].CLK
CLK => rAddr[41].CLK
CLK => rAddr[42].CLK
CLK => rAddr[43].CLK
CLK => rAddr[44].CLK
CLK => rAddr[45].CLK
CLK => rAddr[46].CLK
CLK => rAddr[47].CLK
CLK => rAddr[48].CLK
CLK => rAddr[49].CLK
CLK => rAddr[50].CLK
CLK => rAddr[51].CLK
CLK => rAddr[52].CLK
CLK => rAddr[53].CLK
CLK => rAddr[54].CLK
CLK => rAddr[55].CLK
CLK => rAddr[56].CLK
CLK => rAddr[57].CLK
CLK => rAddr[58].CLK
CLK => rAddr[59].CLK
CLK => rAddr[60].CLK
CLK => rAddr[61].CLK
CLK => rAddr[62].CLK
CLK => rAddr[63].CLK
CLK => rLen[0].CLK
CLK => rLen[1].CLK
CLK => rLen[2].CLK
CLK => rLen[3].CLK
CLK => rLen[4].CLK
CLK => rLen[5].CLK
CLK => rLen[6].CLK
CLK => rLen[7].CLK
CLK => rLen[8].CLK
CLK => rLen[9].CLK
CLK => rState[0].CLK
CLK => rState[1].CLK
CLK => rRxReqAck.CLK
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAck.OUTPUTSELECT
SG_RX_REQ => _rState.OUTPUTSELECT
SG_RX_REQ => _rState.OUTPUTSELECT
SG_RX_REQ => _rSgTxAck.OUTPUTSELECT
SG_RX_REQ => _rMainAck.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rSgRxAck.OUTPUTSELECT
SG_RX_REQ => _rAck.OUTPUTSELECT
SG_RX_REQ => _rState.OUTPUTSELECT
SG_RX_REQ => _rMainAck.OUTPUTSELECT
SG_RX_LEN[0] => _rLen.DATAB
SG_RX_LEN[0] => _rLen.DATAB
SG_RX_LEN[1] => _rLen.DATAB
SG_RX_LEN[1] => _rLen.DATAB
SG_RX_LEN[2] => _rLen.DATAB
SG_RX_LEN[2] => _rLen.DATAB
SG_RX_LEN[3] => _rLen.DATAB
SG_RX_LEN[3] => _rLen.DATAB
SG_RX_LEN[4] => _rLen.DATAB
SG_RX_LEN[4] => _rLen.DATAB
SG_RX_LEN[5] => _rLen.DATAB
SG_RX_LEN[5] => _rLen.DATAB
SG_RX_LEN[6] => _rLen.DATAB
SG_RX_LEN[6] => _rLen.DATAB
SG_RX_LEN[7] => _rLen.DATAB
SG_RX_LEN[7] => _rLen.DATAB
SG_RX_LEN[8] => _rLen.DATAB
SG_RX_LEN[8] => _rLen.DATAB
SG_RX_LEN[9] => _rLen.DATAB
SG_RX_LEN[9] => _rLen.DATAB
SG_RX_ADDR[0] => _rAddr.DATAB
SG_RX_ADDR[0] => _rAddr.DATAB
SG_RX_ADDR[1] => _rAddr.DATAB
SG_RX_ADDR[1] => _rAddr.DATAB
SG_RX_ADDR[2] => _rAddr.DATAB
SG_RX_ADDR[2] => _rAddr.DATAB
SG_RX_ADDR[3] => _rAddr.DATAB
SG_RX_ADDR[3] => _rAddr.DATAB
SG_RX_ADDR[4] => _rAddr.DATAB
SG_RX_ADDR[4] => _rAddr.DATAB
SG_RX_ADDR[5] => _rAddr.DATAB
SG_RX_ADDR[5] => _rAddr.DATAB
SG_RX_ADDR[6] => _rAddr.DATAB
SG_RX_ADDR[6] => _rAddr.DATAB
SG_RX_ADDR[7] => _rAddr.DATAB
SG_RX_ADDR[7] => _rAddr.DATAB
SG_RX_ADDR[8] => _rAddr.DATAB
SG_RX_ADDR[8] => _rAddr.DATAB
SG_RX_ADDR[9] => _rAddr.DATAB
SG_RX_ADDR[9] => _rAddr.DATAB
SG_RX_ADDR[10] => _rAddr.DATAB
SG_RX_ADDR[10] => _rAddr.DATAB
SG_RX_ADDR[11] => _rAddr.DATAB
SG_RX_ADDR[11] => _rAddr.DATAB
SG_RX_ADDR[12] => _rAddr.DATAB
SG_RX_ADDR[12] => _rAddr.DATAB
SG_RX_ADDR[13] => _rAddr.DATAB
SG_RX_ADDR[13] => _rAddr.DATAB
SG_RX_ADDR[14] => _rAddr.DATAB
SG_RX_ADDR[14] => _rAddr.DATAB
SG_RX_ADDR[15] => _rAddr.DATAB
SG_RX_ADDR[15] => _rAddr.DATAB
SG_RX_ADDR[16] => _rAddr.DATAB
SG_RX_ADDR[16] => _rAddr.DATAB
SG_RX_ADDR[17] => _rAddr.DATAB
SG_RX_ADDR[17] => _rAddr.DATAB
SG_RX_ADDR[18] => _rAddr.DATAB
SG_RX_ADDR[18] => _rAddr.DATAB
SG_RX_ADDR[19] => _rAddr.DATAB
SG_RX_ADDR[19] => _rAddr.DATAB
SG_RX_ADDR[20] => _rAddr.DATAB
SG_RX_ADDR[20] => _rAddr.DATAB
SG_RX_ADDR[21] => _rAddr.DATAB
SG_RX_ADDR[21] => _rAddr.DATAB
SG_RX_ADDR[22] => _rAddr.DATAB
SG_RX_ADDR[22] => _rAddr.DATAB
SG_RX_ADDR[23] => _rAddr.DATAB
SG_RX_ADDR[23] => _rAddr.DATAB
SG_RX_ADDR[24] => _rAddr.DATAB
SG_RX_ADDR[24] => _rAddr.DATAB
SG_RX_ADDR[25] => _rAddr.DATAB
SG_RX_ADDR[25] => _rAddr.DATAB
SG_RX_ADDR[26] => _rAddr.DATAB
SG_RX_ADDR[26] => _rAddr.DATAB
SG_RX_ADDR[27] => _rAddr.DATAB
SG_RX_ADDR[27] => _rAddr.DATAB
SG_RX_ADDR[28] => _rAddr.DATAB
SG_RX_ADDR[28] => _rAddr.DATAB
SG_RX_ADDR[29] => _rAddr.DATAB
SG_RX_ADDR[29] => _rAddr.DATAB
SG_RX_ADDR[30] => _rAddr.DATAB
SG_RX_ADDR[30] => _rAddr.DATAB
SG_RX_ADDR[31] => _rAddr.DATAB
SG_RX_ADDR[31] => _rAddr.DATAB
SG_RX_ADDR[32] => _rAddr.DATAB
SG_RX_ADDR[32] => _rAddr.DATAB
SG_RX_ADDR[33] => _rAddr.DATAB
SG_RX_ADDR[33] => _rAddr.DATAB
SG_RX_ADDR[34] => _rAddr.DATAB
SG_RX_ADDR[34] => _rAddr.DATAB
SG_RX_ADDR[35] => _rAddr.DATAB
SG_RX_ADDR[35] => _rAddr.DATAB
SG_RX_ADDR[36] => _rAddr.DATAB
SG_RX_ADDR[36] => _rAddr.DATAB
SG_RX_ADDR[37] => _rAddr.DATAB
SG_RX_ADDR[37] => _rAddr.DATAB
SG_RX_ADDR[38] => _rAddr.DATAB
SG_RX_ADDR[38] => _rAddr.DATAB
SG_RX_ADDR[39] => _rAddr.DATAB
SG_RX_ADDR[39] => _rAddr.DATAB
SG_RX_ADDR[40] => _rAddr.DATAB
SG_RX_ADDR[40] => _rAddr.DATAB
SG_RX_ADDR[41] => _rAddr.DATAB
SG_RX_ADDR[41] => _rAddr.DATAB
SG_RX_ADDR[42] => _rAddr.DATAB
SG_RX_ADDR[42] => _rAddr.DATAB
SG_RX_ADDR[43] => _rAddr.DATAB
SG_RX_ADDR[43] => _rAddr.DATAB
SG_RX_ADDR[44] => _rAddr.DATAB
SG_RX_ADDR[44] => _rAddr.DATAB
SG_RX_ADDR[45] => _rAddr.DATAB
SG_RX_ADDR[45] => _rAddr.DATAB
SG_RX_ADDR[46] => _rAddr.DATAB
SG_RX_ADDR[46] => _rAddr.DATAB
SG_RX_ADDR[47] => _rAddr.DATAB
SG_RX_ADDR[47] => _rAddr.DATAB
SG_RX_ADDR[48] => _rAddr.DATAB
SG_RX_ADDR[48] => _rAddr.DATAB
SG_RX_ADDR[49] => _rAddr.DATAB
SG_RX_ADDR[49] => _rAddr.DATAB
SG_RX_ADDR[50] => _rAddr.DATAB
SG_RX_ADDR[50] => _rAddr.DATAB
SG_RX_ADDR[51] => _rAddr.DATAB
SG_RX_ADDR[51] => _rAddr.DATAB
SG_RX_ADDR[52] => _rAddr.DATAB
SG_RX_ADDR[52] => _rAddr.DATAB
SG_RX_ADDR[53] => _rAddr.DATAB
SG_RX_ADDR[53] => _rAddr.DATAB
SG_RX_ADDR[54] => _rAddr.DATAB
SG_RX_ADDR[54] => _rAddr.DATAB
SG_RX_ADDR[55] => _rAddr.DATAB
SG_RX_ADDR[55] => _rAddr.DATAB
SG_RX_ADDR[56] => _rAddr.DATAB
SG_RX_ADDR[56] => _rAddr.DATAB
SG_RX_ADDR[57] => _rAddr.DATAB
SG_RX_ADDR[57] => _rAddr.DATAB
SG_RX_ADDR[58] => _rAddr.DATAB
SG_RX_ADDR[58] => _rAddr.DATAB
SG_RX_ADDR[59] => _rAddr.DATAB
SG_RX_ADDR[59] => _rAddr.DATAB
SG_RX_ADDR[60] => _rAddr.DATAB
SG_RX_ADDR[60] => _rAddr.DATAB
SG_RX_ADDR[61] => _rAddr.DATAB
SG_RX_ADDR[61] => _rAddr.DATAB
SG_RX_ADDR[62] => _rAddr.DATAB
SG_RX_ADDR[62] => _rAddr.DATAB
SG_RX_ADDR[63] => _rAddr.DATAB
SG_RX_ADDR[63] => _rAddr.DATAB
SG_RX_REQ_PROC <= rSgRxAck.DB_MAX_OUTPUT_PORT_TYPE
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAck.OUTPUTSELECT
SG_TX_REQ => _rState.OUTPUTSELECT
SG_TX_REQ => _rState.OUTPUTSELECT
SG_TX_REQ => _rMainAck.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rSgTxAck.OUTPUTSELECT
SG_TX_REQ => _rAck.OUTPUTSELECT
SG_TX_REQ => _rState.OUTPUTSELECT
SG_TX_REQ => _rSgRxAck.OUTPUTSELECT
SG_TX_REQ => _rMainAck.OUTPUTSELECT
SG_TX_LEN[0] => _rLen.DATAB
SG_TX_LEN[0] => _rLen.DATAB
SG_TX_LEN[1] => _rLen.DATAB
SG_TX_LEN[1] => _rLen.DATAB
SG_TX_LEN[2] => _rLen.DATAB
SG_TX_LEN[2] => _rLen.DATAB
SG_TX_LEN[3] => _rLen.DATAB
SG_TX_LEN[3] => _rLen.DATAB
SG_TX_LEN[4] => _rLen.DATAB
SG_TX_LEN[4] => _rLen.DATAB
SG_TX_LEN[5] => _rLen.DATAB
SG_TX_LEN[5] => _rLen.DATAB
SG_TX_LEN[6] => _rLen.DATAB
SG_TX_LEN[6] => _rLen.DATAB
SG_TX_LEN[7] => _rLen.DATAB
SG_TX_LEN[7] => _rLen.DATAB
SG_TX_LEN[8] => _rLen.DATAB
SG_TX_LEN[8] => _rLen.DATAB
SG_TX_LEN[9] => _rLen.DATAB
SG_TX_LEN[9] => _rLen.DATAB
SG_TX_ADDR[0] => _rAddr.DATAB
SG_TX_ADDR[0] => _rAddr.DATAB
SG_TX_ADDR[1] => _rAddr.DATAB
SG_TX_ADDR[1] => _rAddr.DATAB
SG_TX_ADDR[2] => _rAddr.DATAB
SG_TX_ADDR[2] => _rAddr.DATAB
SG_TX_ADDR[3] => _rAddr.DATAB
SG_TX_ADDR[3] => _rAddr.DATAB
SG_TX_ADDR[4] => _rAddr.DATAB
SG_TX_ADDR[4] => _rAddr.DATAB
SG_TX_ADDR[5] => _rAddr.DATAB
SG_TX_ADDR[5] => _rAddr.DATAB
SG_TX_ADDR[6] => _rAddr.DATAB
SG_TX_ADDR[6] => _rAddr.DATAB
SG_TX_ADDR[7] => _rAddr.DATAB
SG_TX_ADDR[7] => _rAddr.DATAB
SG_TX_ADDR[8] => _rAddr.DATAB
SG_TX_ADDR[8] => _rAddr.DATAB
SG_TX_ADDR[9] => _rAddr.DATAB
SG_TX_ADDR[9] => _rAddr.DATAB
SG_TX_ADDR[10] => _rAddr.DATAB
SG_TX_ADDR[10] => _rAddr.DATAB
SG_TX_ADDR[11] => _rAddr.DATAB
SG_TX_ADDR[11] => _rAddr.DATAB
SG_TX_ADDR[12] => _rAddr.DATAB
SG_TX_ADDR[12] => _rAddr.DATAB
SG_TX_ADDR[13] => _rAddr.DATAB
SG_TX_ADDR[13] => _rAddr.DATAB
SG_TX_ADDR[14] => _rAddr.DATAB
SG_TX_ADDR[14] => _rAddr.DATAB
SG_TX_ADDR[15] => _rAddr.DATAB
SG_TX_ADDR[15] => _rAddr.DATAB
SG_TX_ADDR[16] => _rAddr.DATAB
SG_TX_ADDR[16] => _rAddr.DATAB
SG_TX_ADDR[17] => _rAddr.DATAB
SG_TX_ADDR[17] => _rAddr.DATAB
SG_TX_ADDR[18] => _rAddr.DATAB
SG_TX_ADDR[18] => _rAddr.DATAB
SG_TX_ADDR[19] => _rAddr.DATAB
SG_TX_ADDR[19] => _rAddr.DATAB
SG_TX_ADDR[20] => _rAddr.DATAB
SG_TX_ADDR[20] => _rAddr.DATAB
SG_TX_ADDR[21] => _rAddr.DATAB
SG_TX_ADDR[21] => _rAddr.DATAB
SG_TX_ADDR[22] => _rAddr.DATAB
SG_TX_ADDR[22] => _rAddr.DATAB
SG_TX_ADDR[23] => _rAddr.DATAB
SG_TX_ADDR[23] => _rAddr.DATAB
SG_TX_ADDR[24] => _rAddr.DATAB
SG_TX_ADDR[24] => _rAddr.DATAB
SG_TX_ADDR[25] => _rAddr.DATAB
SG_TX_ADDR[25] => _rAddr.DATAB
SG_TX_ADDR[26] => _rAddr.DATAB
SG_TX_ADDR[26] => _rAddr.DATAB
SG_TX_ADDR[27] => _rAddr.DATAB
SG_TX_ADDR[27] => _rAddr.DATAB
SG_TX_ADDR[28] => _rAddr.DATAB
SG_TX_ADDR[28] => _rAddr.DATAB
SG_TX_ADDR[29] => _rAddr.DATAB
SG_TX_ADDR[29] => _rAddr.DATAB
SG_TX_ADDR[30] => _rAddr.DATAB
SG_TX_ADDR[30] => _rAddr.DATAB
SG_TX_ADDR[31] => _rAddr.DATAB
SG_TX_ADDR[31] => _rAddr.DATAB
SG_TX_ADDR[32] => _rAddr.DATAB
SG_TX_ADDR[32] => _rAddr.DATAB
SG_TX_ADDR[33] => _rAddr.DATAB
SG_TX_ADDR[33] => _rAddr.DATAB
SG_TX_ADDR[34] => _rAddr.DATAB
SG_TX_ADDR[34] => _rAddr.DATAB
SG_TX_ADDR[35] => _rAddr.DATAB
SG_TX_ADDR[35] => _rAddr.DATAB
SG_TX_ADDR[36] => _rAddr.DATAB
SG_TX_ADDR[36] => _rAddr.DATAB
SG_TX_ADDR[37] => _rAddr.DATAB
SG_TX_ADDR[37] => _rAddr.DATAB
SG_TX_ADDR[38] => _rAddr.DATAB
SG_TX_ADDR[38] => _rAddr.DATAB
SG_TX_ADDR[39] => _rAddr.DATAB
SG_TX_ADDR[39] => _rAddr.DATAB
SG_TX_ADDR[40] => _rAddr.DATAB
SG_TX_ADDR[40] => _rAddr.DATAB
SG_TX_ADDR[41] => _rAddr.DATAB
SG_TX_ADDR[41] => _rAddr.DATAB
SG_TX_ADDR[42] => _rAddr.DATAB
SG_TX_ADDR[42] => _rAddr.DATAB
SG_TX_ADDR[43] => _rAddr.DATAB
SG_TX_ADDR[43] => _rAddr.DATAB
SG_TX_ADDR[44] => _rAddr.DATAB
SG_TX_ADDR[44] => _rAddr.DATAB
SG_TX_ADDR[45] => _rAddr.DATAB
SG_TX_ADDR[45] => _rAddr.DATAB
SG_TX_ADDR[46] => _rAddr.DATAB
SG_TX_ADDR[46] => _rAddr.DATAB
SG_TX_ADDR[47] => _rAddr.DATAB
SG_TX_ADDR[47] => _rAddr.DATAB
SG_TX_ADDR[48] => _rAddr.DATAB
SG_TX_ADDR[48] => _rAddr.DATAB
SG_TX_ADDR[49] => _rAddr.DATAB
SG_TX_ADDR[49] => _rAddr.DATAB
SG_TX_ADDR[50] => _rAddr.DATAB
SG_TX_ADDR[50] => _rAddr.DATAB
SG_TX_ADDR[51] => _rAddr.DATAB
SG_TX_ADDR[51] => _rAddr.DATAB
SG_TX_ADDR[52] => _rAddr.DATAB
SG_TX_ADDR[52] => _rAddr.DATAB
SG_TX_ADDR[53] => _rAddr.DATAB
SG_TX_ADDR[53] => _rAddr.DATAB
SG_TX_ADDR[54] => _rAddr.DATAB
SG_TX_ADDR[54] => _rAddr.DATAB
SG_TX_ADDR[55] => _rAddr.DATAB
SG_TX_ADDR[55] => _rAddr.DATAB
SG_TX_ADDR[56] => _rAddr.DATAB
SG_TX_ADDR[56] => _rAddr.DATAB
SG_TX_ADDR[57] => _rAddr.DATAB
SG_TX_ADDR[57] => _rAddr.DATAB
SG_TX_ADDR[58] => _rAddr.DATAB
SG_TX_ADDR[58] => _rAddr.DATAB
SG_TX_ADDR[59] => _rAddr.DATAB
SG_TX_ADDR[59] => _rAddr.DATAB
SG_TX_ADDR[60] => _rAddr.DATAB
SG_TX_ADDR[60] => _rAddr.DATAB
SG_TX_ADDR[61] => _rAddr.DATAB
SG_TX_ADDR[61] => _rAddr.DATAB
SG_TX_ADDR[62] => _rAddr.DATAB
SG_TX_ADDR[62] => _rAddr.DATAB
SG_TX_ADDR[63] => _rAddr.DATAB
SG_TX_ADDR[63] => _rAddr.DATAB
SG_TX_REQ_PROC <= rSgTxAck.DB_MAX_OUTPUT_PORT_TYPE
MAIN_REQ => _rLen.OUTPUTSELECT
MAIN_REQ => _rLen.OUTPUTSELECT
MAIN_REQ => _rLen.OUTPUTSELECT
MAIN_REQ => _rLen.OUTPUTSELECT
MAIN_REQ => _rLen.OUTPUTSELECT
MAIN_REQ => _rLen.OUTPUTSELECT
MAIN_REQ => _rLen.OUTPUTSELECT
MAIN_REQ => _rLen.OUTPUTSELECT
MAIN_REQ => _rLen.OUTPUTSELECT
MAIN_REQ => _rLen.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rMainAck.OUTPUTSELECT
MAIN_REQ => _rAck.OUTPUTSELECT
MAIN_REQ => _rState.DATAA
MAIN_REQ => _rState.DATAA
MAIN_REQ => _rState.DATAA
MAIN_LEN[0] => _rLen.DATAB
MAIN_LEN[1] => _rLen.DATAB
MAIN_LEN[2] => _rLen.DATAB
MAIN_LEN[3] => _rLen.DATAB
MAIN_LEN[4] => _rLen.DATAB
MAIN_LEN[5] => _rLen.DATAB
MAIN_LEN[6] => _rLen.DATAB
MAIN_LEN[7] => _rLen.DATAB
MAIN_LEN[8] => _rLen.DATAB
MAIN_LEN[9] => _rLen.DATAB
MAIN_ADDR[0] => _rAddr.DATAB
MAIN_ADDR[1] => _rAddr.DATAB
MAIN_ADDR[2] => _rAddr.DATAB
MAIN_ADDR[3] => _rAddr.DATAB
MAIN_ADDR[4] => _rAddr.DATAB
MAIN_ADDR[5] => _rAddr.DATAB
MAIN_ADDR[6] => _rAddr.DATAB
MAIN_ADDR[7] => _rAddr.DATAB
MAIN_ADDR[8] => _rAddr.DATAB
MAIN_ADDR[9] => _rAddr.DATAB
MAIN_ADDR[10] => _rAddr.DATAB
MAIN_ADDR[11] => _rAddr.DATAB
MAIN_ADDR[12] => _rAddr.DATAB
MAIN_ADDR[13] => _rAddr.DATAB
MAIN_ADDR[14] => _rAddr.DATAB
MAIN_ADDR[15] => _rAddr.DATAB
MAIN_ADDR[16] => _rAddr.DATAB
MAIN_ADDR[17] => _rAddr.DATAB
MAIN_ADDR[18] => _rAddr.DATAB
MAIN_ADDR[19] => _rAddr.DATAB
MAIN_ADDR[20] => _rAddr.DATAB
MAIN_ADDR[21] => _rAddr.DATAB
MAIN_ADDR[22] => _rAddr.DATAB
MAIN_ADDR[23] => _rAddr.DATAB
MAIN_ADDR[24] => _rAddr.DATAB
MAIN_ADDR[25] => _rAddr.DATAB
MAIN_ADDR[26] => _rAddr.DATAB
MAIN_ADDR[27] => _rAddr.DATAB
MAIN_ADDR[28] => _rAddr.DATAB
MAIN_ADDR[29] => _rAddr.DATAB
MAIN_ADDR[30] => _rAddr.DATAB
MAIN_ADDR[31] => _rAddr.DATAB
MAIN_ADDR[32] => _rAddr.DATAB
MAIN_ADDR[33] => _rAddr.DATAB
MAIN_ADDR[34] => _rAddr.DATAB
MAIN_ADDR[35] => _rAddr.DATAB
MAIN_ADDR[36] => _rAddr.DATAB
MAIN_ADDR[37] => _rAddr.DATAB
MAIN_ADDR[38] => _rAddr.DATAB
MAIN_ADDR[39] => _rAddr.DATAB
MAIN_ADDR[40] => _rAddr.DATAB
MAIN_ADDR[41] => _rAddr.DATAB
MAIN_ADDR[42] => _rAddr.DATAB
MAIN_ADDR[43] => _rAddr.DATAB
MAIN_ADDR[44] => _rAddr.DATAB
MAIN_ADDR[45] => _rAddr.DATAB
MAIN_ADDR[46] => _rAddr.DATAB
MAIN_ADDR[47] => _rAddr.DATAB
MAIN_ADDR[48] => _rAddr.DATAB
MAIN_ADDR[49] => _rAddr.DATAB
MAIN_ADDR[50] => _rAddr.DATAB
MAIN_ADDR[51] => _rAddr.DATAB
MAIN_ADDR[52] => _rAddr.DATAB
MAIN_ADDR[53] => _rAddr.DATAB
MAIN_ADDR[54] => _rAddr.DATAB
MAIN_ADDR[55] => _rAddr.DATAB
MAIN_ADDR[56] => _rAddr.DATAB
MAIN_ADDR[57] => _rAddr.DATAB
MAIN_ADDR[58] => _rAddr.DATAB
MAIN_ADDR[59] => _rAddr.DATAB
MAIN_ADDR[60] => _rAddr.DATAB
MAIN_ADDR[61] => _rAddr.DATAB
MAIN_ADDR[62] => _rAddr.DATAB
MAIN_ADDR[63] => _rAddr.DATAB
MAIN_REQ_PROC <= rMainAck.DB_MAX_OUTPUT_PORT_TYPE
RX_REQ <= RX_REQ.DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ACK => rRxReqAck.DATAA
RX_REQ_TAG[0] <= rSgRxAck.DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_TAG[1] <= rSgTxAck.DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[0] <= rAddr[0].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[1] <= rAddr[1].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[2] <= rAddr[2].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[3] <= rAddr[3].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[4] <= rAddr[4].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[5] <= rAddr[5].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[6] <= rAddr[6].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[7] <= rAddr[7].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[8] <= rAddr[8].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[9] <= rAddr[9].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[10] <= rAddr[10].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[11] <= rAddr[11].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[12] <= rAddr[12].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[13] <= rAddr[13].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[14] <= rAddr[14].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[15] <= rAddr[15].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[16] <= rAddr[16].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[17] <= rAddr[17].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[18] <= rAddr[18].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[19] <= rAddr[19].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[20] <= rAddr[20].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[21] <= rAddr[21].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[22] <= rAddr[22].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[23] <= rAddr[23].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[24] <= rAddr[24].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[25] <= rAddr[25].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[26] <= rAddr[26].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[27] <= rAddr[27].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[28] <= rAddr[28].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[29] <= rAddr[29].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[30] <= rAddr[30].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[31] <= rAddr[31].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[32] <= rAddr[32].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[33] <= rAddr[33].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[34] <= rAddr[34].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[35] <= rAddr[35].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[36] <= rAddr[36].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[37] <= rAddr[37].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[38] <= rAddr[38].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[39] <= rAddr[39].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[40] <= rAddr[40].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[41] <= rAddr[41].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[42] <= rAddr[42].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[43] <= rAddr[43].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[44] <= rAddr[44].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[45] <= rAddr[45].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[46] <= rAddr[46].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[47] <= rAddr[47].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[48] <= rAddr[48].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[49] <= rAddr[49].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[50] <= rAddr[50].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[51] <= rAddr[51].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[52] <= rAddr[52].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[53] <= rAddr[53].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[54] <= rAddr[54].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[55] <= rAddr[55].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[56] <= rAddr[56].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[57] <= rAddr[57].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[58] <= rAddr[58].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[59] <= rAddr[59].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[60] <= rAddr[60].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[61] <= rAddr[61].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[62] <= rAddr[62].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[63] <= rAddr[63].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_LEN[0] <= rLen[0].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_LEN[1] <= rLen[1].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_LEN[2] <= rLen[2].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_LEN[3] <= rLen[3].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_LEN[4] <= rLen[4].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_LEN[5] <= rLen[5].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_LEN[6] <= rLen[6].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_LEN[7] <= rLen[7].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_LEN[8] <= rLen[8].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_LEN[9] <= rLen[9].DB_MAX_OUTPUT_PORT_TYPE
REQ_ACK <= rAck.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader
CLK => rLen[0].CLK
CLK => rLen[1].CLK
CLK => rLen[2].CLK
CLK => rLen[3].CLK
CLK => rLen[4].CLK
CLK => rLen[5].CLK
CLK => rLen[6].CLK
CLK => rLen[7].CLK
CLK => rLen[8].CLK
CLK => rLen[9].CLK
CLK => rLen[10].CLK
CLK => rLen[11].CLK
CLK => rLen[12].CLK
CLK => rLen[13].CLK
CLK => rLen[14].CLK
CLK => rLen[15].CLK
CLK => rLen[16].CLK
CLK => rLen[17].CLK
CLK => rLen[18].CLK
CLK => rLen[19].CLK
CLK => rLen[20].CLK
CLK => rLen[21].CLK
CLK => rLen[22].CLK
CLK => rLen[23].CLK
CLK => rLen[24].CLK
CLK => rLen[25].CLK
CLK => rLen[26].CLK
CLK => rLen[27].CLK
CLK => rLen[28].CLK
CLK => rLen[29].CLK
CLK => rLen[30].CLK
CLK => rLen[31].CLK
CLK => rAddr[0].CLK
CLK => rAddr[1].CLK
CLK => rAddr[2].CLK
CLK => rAddr[3].CLK
CLK => rAddr[4].CLK
CLK => rAddr[5].CLK
CLK => rAddr[6].CLK
CLK => rAddr[7].CLK
CLK => rAddr[8].CLK
CLK => rAddr[9].CLK
CLK => rAddr[10].CLK
CLK => rAddr[11].CLK
CLK => rAddr[12].CLK
CLK => rAddr[13].CLK
CLK => rAddr[14].CLK
CLK => rAddr[15].CLK
CLK => rAddr[16].CLK
CLK => rAddr[17].CLK
CLK => rAddr[18].CLK
CLK => rAddr[19].CLK
CLK => rAddr[20].CLK
CLK => rAddr[21].CLK
CLK => rAddr[22].CLK
CLK => rAddr[23].CLK
CLK => rAddr[24].CLK
CLK => rAddr[25].CLK
CLK => rAddr[26].CLK
CLK => rAddr[27].CLK
CLK => rAddr[28].CLK
CLK => rAddr[29].CLK
CLK => rAddr[30].CLK
CLK => rAddr[31].CLK
CLK => rAddr[32].CLK
CLK => rAddr[33].CLK
CLK => rAddr[34].CLK
CLK => rAddr[35].CLK
CLK => rAddr[36].CLK
CLK => rAddr[37].CLK
CLK => rAddr[38].CLK
CLK => rAddr[39].CLK
CLK => rAddr[40].CLK
CLK => rAddr[41].CLK
CLK => rAddr[42].CLK
CLK => rAddr[43].CLK
CLK => rAddr[44].CLK
CLK => rAddr[45].CLK
CLK => rAddr[46].CLK
CLK => rAddr[47].CLK
CLK => rAddr[48].CLK
CLK => rAddr[49].CLK
CLK => rAddr[50].CLK
CLK => rAddr[51].CLK
CLK => rAddr[52].CLK
CLK => rAddr[53].CLK
CLK => rAddr[54].CLK
CLK => rAddr[55].CLK
CLK => rAddr[56].CLK
CLK => rAddr[57].CLK
CLK => rAddr[58].CLK
CLK => rAddr[59].CLK
CLK => rAddr[60].CLK
CLK => rAddr[61].CLK
CLK => rAddr[62].CLK
CLK => rAddr[63].CLK
CLK => rDataValid.CLK
CLK => rFifoValid.CLK
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
CLK => rData[7].CLK
CLK => rData[8].CLK
CLK => rData[9].CLK
CLK => rData[10].CLK
CLK => rData[11].CLK
CLK => rData[12].CLK
CLK => rData[13].CLK
CLK => rData[14].CLK
CLK => rData[15].CLK
CLK => rData[16].CLK
CLK => rData[17].CLK
CLK => rData[18].CLK
CLK => rData[19].CLK
CLK => rData[20].CLK
CLK => rData[21].CLK
CLK => rData[22].CLK
CLK => rData[23].CLK
CLK => rData[24].CLK
CLK => rData[25].CLK
CLK => rData[26].CLK
CLK => rData[27].CLK
CLK => rData[28].CLK
CLK => rData[29].CLK
CLK => rData[30].CLK
CLK => rData[31].CLK
CLK => rData[32].CLK
CLK => rData[33].CLK
CLK => rData[34].CLK
CLK => rData[35].CLK
CLK => rData[36].CLK
CLK => rData[37].CLK
CLK => rData[38].CLK
CLK => rData[39].CLK
CLK => rData[40].CLK
CLK => rData[41].CLK
CLK => rData[42].CLK
CLK => rData[43].CLK
CLK => rData[44].CLK
CLK => rData[45].CLK
CLK => rData[46].CLK
CLK => rData[47].CLK
CLK => rData[48].CLK
CLK => rData[49].CLK
CLK => rData[50].CLK
CLK => rData[51].CLK
CLK => rData[52].CLK
CLK => rData[53].CLK
CLK => rData[54].CLK
CLK => rData[55].CLK
CLK => rData[56].CLK
CLK => rData[57].CLK
CLK => rData[58].CLK
CLK => rData[59].CLK
CLK => rData[60].CLK
CLK => rData[61].CLK
CLK => rData[62].CLK
CLK => rData[63].CLK
CLK => rCapState[0].CLK
CLK => rCapState[1].CLK
CLK => rRdState[0].CLK
CLK => rRdState[1].CLK
RST => rRdState.OUTPUTSELECT
RST => rRdState.OUTPUTSELECT
RST => rCapState.OUTPUTSELECT
RST => rCapState.OUTPUTSELECT
RST => rFifoValid.OUTPUTSELECT
RST => rDataValid.OUTPUTSELECT
BUF_DATA[0] => rData[0].DATAIN
BUF_DATA[1] => rData[1].DATAIN
BUF_DATA[2] => rData[2].DATAIN
BUF_DATA[3] => rData[3].DATAIN
BUF_DATA[4] => rData[4].DATAIN
BUF_DATA[5] => rData[5].DATAIN
BUF_DATA[6] => rData[6].DATAIN
BUF_DATA[7] => rData[7].DATAIN
BUF_DATA[8] => rData[8].DATAIN
BUF_DATA[9] => rData[9].DATAIN
BUF_DATA[10] => rData[10].DATAIN
BUF_DATA[11] => rData[11].DATAIN
BUF_DATA[12] => rData[12].DATAIN
BUF_DATA[13] => rData[13].DATAIN
BUF_DATA[14] => rData[14].DATAIN
BUF_DATA[15] => rData[15].DATAIN
BUF_DATA[16] => rData[16].DATAIN
BUF_DATA[17] => rData[17].DATAIN
BUF_DATA[18] => rData[18].DATAIN
BUF_DATA[19] => rData[19].DATAIN
BUF_DATA[20] => rData[20].DATAIN
BUF_DATA[21] => rData[21].DATAIN
BUF_DATA[22] => rData[22].DATAIN
BUF_DATA[23] => rData[23].DATAIN
BUF_DATA[24] => rData[24].DATAIN
BUF_DATA[25] => rData[25].DATAIN
BUF_DATA[26] => rData[26].DATAIN
BUF_DATA[27] => rData[27].DATAIN
BUF_DATA[28] => rData[28].DATAIN
BUF_DATA[29] => rData[29].DATAIN
BUF_DATA[30] => rData[30].DATAIN
BUF_DATA[31] => rData[31].DATAIN
BUF_DATA[32] => rData[32].DATAIN
BUF_DATA[33] => rData[33].DATAIN
BUF_DATA[34] => rData[34].DATAIN
BUF_DATA[35] => rData[35].DATAIN
BUF_DATA[36] => rData[36].DATAIN
BUF_DATA[37] => rData[37].DATAIN
BUF_DATA[38] => rData[38].DATAIN
BUF_DATA[39] => rData[39].DATAIN
BUF_DATA[40] => rData[40].DATAIN
BUF_DATA[41] => rData[41].DATAIN
BUF_DATA[42] => rData[42].DATAIN
BUF_DATA[43] => rData[43].DATAIN
BUF_DATA[44] => rData[44].DATAIN
BUF_DATA[45] => rData[45].DATAIN
BUF_DATA[46] => rData[46].DATAIN
BUF_DATA[47] => rData[47].DATAIN
BUF_DATA[48] => rData[48].DATAIN
BUF_DATA[49] => rData[49].DATAIN
BUF_DATA[50] => rData[50].DATAIN
BUF_DATA[51] => rData[51].DATAIN
BUF_DATA[52] => rData[52].DATAIN
BUF_DATA[53] => rData[53].DATAIN
BUF_DATA[54] => rData[54].DATAIN
BUF_DATA[55] => rData[55].DATAIN
BUF_DATA[56] => rData[56].DATAIN
BUF_DATA[57] => rData[57].DATAIN
BUF_DATA[58] => rData[58].DATAIN
BUF_DATA[59] => rData[59].DATAIN
BUF_DATA[60] => rData[60].DATAIN
BUF_DATA[61] => rData[61].DATAIN
BUF_DATA[62] => rData[62].DATAIN
BUF_DATA[63] => rData[63].DATAIN
BUF_DATA_EMPTY => EMPTY.IN1
BUF_DATA_EMPTY => _rFifoValid.IN1
BUF_DATA_EMPTY => _rRdState.OUTPUTSELECT
BUF_DATA_EMPTY => _rRdState.OUTPUTSELECT
BUF_DATA_EMPTY => _rRdState.OUTPUTSELECT
BUF_DATA_REN <= BUF_DATA_REN.DB_MAX_OUTPUT_PORT_TYPE
VALID <= VALID.DB_MAX_OUTPUT_PORT_TYPE
EMPTY <= EMPTY.DB_MAX_OUTPUT_PORT_TYPE
REN => _rCapState.OUTPUTSELECT
REN => _rCapState.OUTPUTSELECT
REN => _rRdState.OUTPUTSELECT
REN => _rRdState.OUTPUTSELECT
ADDR[0] <= rAddr[0].DB_MAX_OUTPUT_PORT_TYPE
ADDR[1] <= rAddr[1].DB_MAX_OUTPUT_PORT_TYPE
ADDR[2] <= rAddr[2].DB_MAX_OUTPUT_PORT_TYPE
ADDR[3] <= rAddr[3].DB_MAX_OUTPUT_PORT_TYPE
ADDR[4] <= rAddr[4].DB_MAX_OUTPUT_PORT_TYPE
ADDR[5] <= rAddr[5].DB_MAX_OUTPUT_PORT_TYPE
ADDR[6] <= rAddr[6].DB_MAX_OUTPUT_PORT_TYPE
ADDR[7] <= rAddr[7].DB_MAX_OUTPUT_PORT_TYPE
ADDR[8] <= rAddr[8].DB_MAX_OUTPUT_PORT_TYPE
ADDR[9] <= rAddr[9].DB_MAX_OUTPUT_PORT_TYPE
ADDR[10] <= rAddr[10].DB_MAX_OUTPUT_PORT_TYPE
ADDR[11] <= rAddr[11].DB_MAX_OUTPUT_PORT_TYPE
ADDR[12] <= rAddr[12].DB_MAX_OUTPUT_PORT_TYPE
ADDR[13] <= rAddr[13].DB_MAX_OUTPUT_PORT_TYPE
ADDR[14] <= rAddr[14].DB_MAX_OUTPUT_PORT_TYPE
ADDR[15] <= rAddr[15].DB_MAX_OUTPUT_PORT_TYPE
ADDR[16] <= rAddr[16].DB_MAX_OUTPUT_PORT_TYPE
ADDR[17] <= rAddr[17].DB_MAX_OUTPUT_PORT_TYPE
ADDR[18] <= rAddr[18].DB_MAX_OUTPUT_PORT_TYPE
ADDR[19] <= rAddr[19].DB_MAX_OUTPUT_PORT_TYPE
ADDR[20] <= rAddr[20].DB_MAX_OUTPUT_PORT_TYPE
ADDR[21] <= rAddr[21].DB_MAX_OUTPUT_PORT_TYPE
ADDR[22] <= rAddr[22].DB_MAX_OUTPUT_PORT_TYPE
ADDR[23] <= rAddr[23].DB_MAX_OUTPUT_PORT_TYPE
ADDR[24] <= rAddr[24].DB_MAX_OUTPUT_PORT_TYPE
ADDR[25] <= rAddr[25].DB_MAX_OUTPUT_PORT_TYPE
ADDR[26] <= rAddr[26].DB_MAX_OUTPUT_PORT_TYPE
ADDR[27] <= rAddr[27].DB_MAX_OUTPUT_PORT_TYPE
ADDR[28] <= rAddr[28].DB_MAX_OUTPUT_PORT_TYPE
ADDR[29] <= rAddr[29].DB_MAX_OUTPUT_PORT_TYPE
ADDR[30] <= rAddr[30].DB_MAX_OUTPUT_PORT_TYPE
ADDR[31] <= rAddr[31].DB_MAX_OUTPUT_PORT_TYPE
ADDR[32] <= rAddr[32].DB_MAX_OUTPUT_PORT_TYPE
ADDR[33] <= rAddr[33].DB_MAX_OUTPUT_PORT_TYPE
ADDR[34] <= rAddr[34].DB_MAX_OUTPUT_PORT_TYPE
ADDR[35] <= rAddr[35].DB_MAX_OUTPUT_PORT_TYPE
ADDR[36] <= rAddr[36].DB_MAX_OUTPUT_PORT_TYPE
ADDR[37] <= rAddr[37].DB_MAX_OUTPUT_PORT_TYPE
ADDR[38] <= rAddr[38].DB_MAX_OUTPUT_PORT_TYPE
ADDR[39] <= rAddr[39].DB_MAX_OUTPUT_PORT_TYPE
ADDR[40] <= rAddr[40].DB_MAX_OUTPUT_PORT_TYPE
ADDR[41] <= rAddr[41].DB_MAX_OUTPUT_PORT_TYPE
ADDR[42] <= rAddr[42].DB_MAX_OUTPUT_PORT_TYPE
ADDR[43] <= rAddr[43].DB_MAX_OUTPUT_PORT_TYPE
ADDR[44] <= rAddr[44].DB_MAX_OUTPUT_PORT_TYPE
ADDR[45] <= rAddr[45].DB_MAX_OUTPUT_PORT_TYPE
ADDR[46] <= rAddr[46].DB_MAX_OUTPUT_PORT_TYPE
ADDR[47] <= rAddr[47].DB_MAX_OUTPUT_PORT_TYPE
ADDR[48] <= rAddr[48].DB_MAX_OUTPUT_PORT_TYPE
ADDR[49] <= rAddr[49].DB_MAX_OUTPUT_PORT_TYPE
ADDR[50] <= rAddr[50].DB_MAX_OUTPUT_PORT_TYPE
ADDR[51] <= rAddr[51].DB_MAX_OUTPUT_PORT_TYPE
ADDR[52] <= rAddr[52].DB_MAX_OUTPUT_PORT_TYPE
ADDR[53] <= rAddr[53].DB_MAX_OUTPUT_PORT_TYPE
ADDR[54] <= rAddr[54].DB_MAX_OUTPUT_PORT_TYPE
ADDR[55] <= rAddr[55].DB_MAX_OUTPUT_PORT_TYPE
ADDR[56] <= rAddr[56].DB_MAX_OUTPUT_PORT_TYPE
ADDR[57] <= rAddr[57].DB_MAX_OUTPUT_PORT_TYPE
ADDR[58] <= rAddr[58].DB_MAX_OUTPUT_PORT_TYPE
ADDR[59] <= rAddr[59].DB_MAX_OUTPUT_PORT_TYPE
ADDR[60] <= rAddr[60].DB_MAX_OUTPUT_PORT_TYPE
ADDR[61] <= rAddr[61].DB_MAX_OUTPUT_PORT_TYPE
ADDR[62] <= rAddr[62].DB_MAX_OUTPUT_PORT_TYPE
ADDR[63] <= rAddr[63].DB_MAX_OUTPUT_PORT_TYPE
LEN[0] <= rLen[0].DB_MAX_OUTPUT_PORT_TYPE
LEN[1] <= rLen[1].DB_MAX_OUTPUT_PORT_TYPE
LEN[2] <= rLen[2].DB_MAX_OUTPUT_PORT_TYPE
LEN[3] <= rLen[3].DB_MAX_OUTPUT_PORT_TYPE
LEN[4] <= rLen[4].DB_MAX_OUTPUT_PORT_TYPE
LEN[5] <= rLen[5].DB_MAX_OUTPUT_PORT_TYPE
LEN[6] <= rLen[6].DB_MAX_OUTPUT_PORT_TYPE
LEN[7] <= rLen[7].DB_MAX_OUTPUT_PORT_TYPE
LEN[8] <= rLen[8].DB_MAX_OUTPUT_PORT_TYPE
LEN[9] <= rLen[9].DB_MAX_OUTPUT_PORT_TYPE
LEN[10] <= rLen[10].DB_MAX_OUTPUT_PORT_TYPE
LEN[11] <= rLen[11].DB_MAX_OUTPUT_PORT_TYPE
LEN[12] <= rLen[12].DB_MAX_OUTPUT_PORT_TYPE
LEN[13] <= rLen[13].DB_MAX_OUTPUT_PORT_TYPE
LEN[14] <= rLen[14].DB_MAX_OUTPUT_PORT_TYPE
LEN[15] <= rLen[15].DB_MAX_OUTPUT_PORT_TYPE
LEN[16] <= rLen[16].DB_MAX_OUTPUT_PORT_TYPE
LEN[17] <= rLen[17].DB_MAX_OUTPUT_PORT_TYPE
LEN[18] <= rLen[18].DB_MAX_OUTPUT_PORT_TYPE
LEN[19] <= rLen[19].DB_MAX_OUTPUT_PORT_TYPE
LEN[20] <= rLen[20].DB_MAX_OUTPUT_PORT_TYPE
LEN[21] <= rLen[21].DB_MAX_OUTPUT_PORT_TYPE
LEN[22] <= rLen[22].DB_MAX_OUTPUT_PORT_TYPE
LEN[23] <= rLen[23].DB_MAX_OUTPUT_PORT_TYPE
LEN[24] <= rLen[24].DB_MAX_OUTPUT_PORT_TYPE
LEN[25] <= rLen[25].DB_MAX_OUTPUT_PORT_TYPE
LEN[26] <= rLen[26].DB_MAX_OUTPUT_PORT_TYPE
LEN[27] <= rLen[27].DB_MAX_OUTPUT_PORT_TYPE
LEN[28] <= rLen[28].DB_MAX_OUTPUT_PORT_TYPE
LEN[29] <= rLen[29].DB_MAX_OUTPUT_PORT_TYPE
LEN[30] <= rLen[30].DB_MAX_OUTPUT_PORT_TYPE
LEN[31] <= rLen[31].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader
CLK => rErr.CLK
CLK => rReqPartialDone.CLK
CLK => rPartialDone.CLK
CLK => rLastDoneRead.CLK
CLK => rSpaceAvail.CLK
CLK => rCarryInv.CLK
CLK => rAvailWords[0].CLK
CLK => rAvailWords[1].CLK
CLK => rAvailWords[2].CLK
CLK => rAvailWords[3].CLK
CLK => rAvailWords[4].CLK
CLK => rAvailWords[5].CLK
CLK => rAvailWords[6].CLK
CLK => rAvailWords[7].CLK
CLK => rAvailWords[8].CLK
CLK => rAvailWords[9].CLK
CLK => rAvailWords[10].CLK
CLK => rAvailWords[11].CLK
CLK => rAvailWords[12].CLK
CLK => rAvailWords[13].CLK
CLK => rAvailWords[14].CLK
CLK => rAvailWords[15].CLK
CLK => rAvailWords[16].CLK
CLK => rAvailWords[17].CLK
CLK => rAvailWords[18].CLK
CLK => rAvailWords[19].CLK
CLK => rAvailWords[20].CLK
CLK => rAvailWords[21].CLK
CLK => rAvailWords[22].CLK
CLK => rAvailWords[23].CLK
CLK => rAvailWords[24].CLK
CLK => rAvailWords[25].CLK
CLK => rAvailWords[26].CLK
CLK => rAvailWords[27].CLK
CLK => rAvailWords[28].CLK
CLK => rAvailWords[29].CLK
CLK => rAvailWords[30].CLK
CLK => rAvailWords[31].CLK
CLK => rRequestingWords[0].CLK
CLK => rRequestingWords[1].CLK
CLK => rRequestingWords[2].CLK
CLK => rRequestingWords[3].CLK
CLK => rRequestingWords[4].CLK
CLK => rRequestingWords[5].CLK
CLK => rRequestingWords[6].CLK
CLK => rRequestingWords[7].CLK
CLK => rRequestingWords[8].CLK
CLK => rRequestingWords[9].CLK
CLK => rRequestingWords[10].CLK
CLK => rRequestingWords[11].CLK
CLK => rRequestingWords[12].CLK
CLK => rRequestingWords[13].CLK
CLK => rRequestingWords[14].CLK
CLK => rRequestingWords[15].CLK
CLK => rRequestingWords[16].CLK
CLK => rRequestingWords[17].CLK
CLK => rRequestingWords[18].CLK
CLK => rRequestingWords[19].CLK
CLK => rRequestingWords[20].CLK
CLK => rRequestingWords[21].CLK
CLK => rRequestingWords[22].CLK
CLK => rRequestingWords[23].CLK
CLK => rRequestingWords[24].CLK
CLK => rRequestingWords[25].CLK
CLK => rRequestingWords[26].CLK
CLK => rRequestingWords[27].CLK
CLK => rRequestingWords[28].CLK
CLK => rRequestingWords[29].CLK
CLK => rRequestingWords[30].CLK
CLK => rRequestingWords[31].CLK
CLK => rPartWordsRecvd.CLK
CLK => rAckCountEQ0.CLK
CLK => rAckCount[0].CLK
CLK => rAckCount[1].CLK
CLK => rAckCount[2].CLK
CLK => rAckCount[3].CLK
CLK => rAckCount[4].CLK
CLK => rAckCount[5].CLK
CLK => rAckCount[6].CLK
CLK => rAckCount[7].CLK
CLK => rAckCount[8].CLK
CLK => rAckCount[9].CLK
CLK => rAckCount[10].CLK
CLK => rPartWords[0].CLK
CLK => rPartWords[1].CLK
CLK => rPartWords[2].CLK
CLK => rPartWords[3].CLK
CLK => rPartWords[4].CLK
CLK => rPartWords[5].CLK
CLK => rPartWords[6].CLK
CLK => rPartWords[7].CLK
CLK => rPartWords[8].CLK
CLK => rPartWords[9].CLK
CLK => rPartWords[10].CLK
CLK => rPartWords[11].CLK
CLK => rPartWords[12].CLK
CLK => rPartWords[13].CLK
CLK => rPartWords[14].CLK
CLK => rPartWords[15].CLK
CLK => rPartWords[16].CLK
CLK => rPartWords[17].CLK
CLK => rPartWords[18].CLK
CLK => rPartWords[19].CLK
CLK => rPartWords[20].CLK
CLK => rPartWords[21].CLK
CLK => rPartWords[22].CLK
CLK => rPartWords[23].CLK
CLK => rPartWords[24].CLK
CLK => rPartWords[25].CLK
CLK => rPartWords[26].CLK
CLK => rPartWords[27].CLK
CLK => rPartWords[28].CLK
CLK => rPartWords[29].CLK
CLK => rPartWords[30].CLK
CLK => rPartWords[31].CLK
CLK => rReqdWords[0].CLK
CLK => rReqdWords[1].CLK
CLK => rReqdWords[2].CLK
CLK => rReqdWords[3].CLK
CLK => rReqdWords[4].CLK
CLK => rReqdWords[5].CLK
CLK => rReqdWords[6].CLK
CLK => rReqdWords[7].CLK
CLK => rReqdWords[8].CLK
CLK => rReqdWords[9].CLK
CLK => rReqdWords[10].CLK
CLK => rReqdWords[11].CLK
CLK => rReqdWords[12].CLK
CLK => rReqdWords[13].CLK
CLK => rReqdWords[14].CLK
CLK => rReqdWords[15].CLK
CLK => rReqdWords[16].CLK
CLK => rReqdWords[17].CLK
CLK => rReqdWords[18].CLK
CLK => rReqdWords[19].CLK
CLK => rReqdWords[20].CLK
CLK => rReqdWords[21].CLK
CLK => rReqdWords[22].CLK
CLK => rReqdWords[23].CLK
CLK => rReqdWords[24].CLK
CLK => rReqdWords[25].CLK
CLK => rReqdWords[26].CLK
CLK => rReqdWords[27].CLK
CLK => rReqdWords[28].CLK
CLK => rReqdWords[29].CLK
CLK => rReqdWords[30].CLK
CLK => rReqdWords[31].CLK
CLK => rRecvdWords[0].CLK
CLK => rRecvdWords[1].CLK
CLK => rRecvdWords[2].CLK
CLK => rRecvdWords[3].CLK
CLK => rRecvdWords[4].CLK
CLK => rRecvdWords[5].CLK
CLK => rRecvdWords[6].CLK
CLK => rRecvdWords[7].CLK
CLK => rRecvdWords[8].CLK
CLK => rRecvdWords[9].CLK
CLK => rRecvdWords[10].CLK
CLK => rRecvdWords[11].CLK
CLK => rRecvdWords[12].CLK
CLK => rRecvdWords[13].CLK
CLK => rRecvdWords[14].CLK
CLK => rRecvdWords[15].CLK
CLK => rRecvdWords[16].CLK
CLK => rRecvdWords[17].CLK
CLK => rRecvdWords[18].CLK
CLK => rRecvdWords[19].CLK
CLK => rRecvdWords[20].CLK
CLK => rRecvdWords[21].CLK
CLK => rRecvdWords[22].CLK
CLK => rRecvdWords[23].CLK
CLK => rRecvdWords[24].CLK
CLK => rRecvdWords[25].CLK
CLK => rRecvdWords[26].CLK
CLK => rRecvdWords[27].CLK
CLK => rRecvdWords[28].CLK
CLK => rRecvdWords[29].CLK
CLK => rRecvdWords[30].CLK
CLK => rRecvdWords[31].CLK
CLK => rLenEQBufWordsLo.CLK
CLK => rLenEQBufWordsHi.CLK
CLK => rLenEQWordsLo.CLK
CLK => rLenEQWordsHi.CLK
CLK => rLen[0].CLK
CLK => rLen[1].CLK
CLK => rLen[2].CLK
CLK => rLen[3].CLK
CLK => rLen[4].CLK
CLK => rLen[5].CLK
CLK => rLen[6].CLK
CLK => rLen[7].CLK
CLK => rLen[8].CLK
CLK => rLen[9].CLK
CLK => rMaxLen.CLK
CLK => rPayloadSpill.CLK
CLK => rMaxPayload[0].CLK
CLK => rMaxPayload[1].CLK
CLK => rMaxPayload[2].CLK
CLK => rMaxPayload[3].CLK
CLK => rMaxPayload[4].CLK
CLK => rMaxPayload[5].CLK
CLK => rMaxPayload[6].CLK
CLK => rMaxPayload[7].CLK
CLK => rMaxPayload[8].CLK
CLK => rMaxPayload[9].CLK
CLK => rMaxPayloadShift[0].CLK
CLK => rMaxPayloadShift[1].CLK
CLK => rMaxPayloadShift[2].CLK
CLK => rMaxPayloadTrain[0].CLK
CLK => rMaxPayloadTrain[1].CLK
CLK => rMaxPayloadTrain[2].CLK
CLK => rPreLen[0].CLK
CLK => rPreLen[1].CLK
CLK => rPreLen[2].CLK
CLK => rPreLen[3].CLK
CLK => rPreLen[4].CLK
CLK => rPreLen[5].CLK
CLK => rPreLen[6].CLK
CLK => rPreLen[7].CLK
CLK => rPreLen[8].CLK
CLK => rPreLen[9].CLK
CLK => rPreLen[10].CLK
CLK => rUseInit.CLK
CLK => rCopyBufWords.CLK
CLK => rPageSpillInit.CLK
CLK => rPageSpill.CLK
CLK => rPageRem[0].CLK
CLK => rPageRem[1].CLK
CLK => rPageRem[2].CLK
CLK => rPageRem[3].CLK
CLK => rPageRem[4].CLK
CLK => rPageRem[5].CLK
CLK => rPageRem[6].CLK
CLK => rPageRem[7].CLK
CLK => rPageRem[8].CLK
CLK => rPageRem[9].CLK
CLK => rPageRem[10].CLK
CLK => rValsProp[0].CLK
CLK => rValsProp[1].CLK
CLK => rValsProp[2].CLK
CLK => rValsProp[3].CLK
CLK => rCarry[0].CLK
CLK => rCarry[1].CLK
CLK => rCarry[2].CLK
CLK => rAddr[0].CLK
CLK => rAddr[1].CLK
CLK => rAddr[2].CLK
CLK => rAddr[3].CLK
CLK => rAddr[4].CLK
CLK => rAddr[5].CLK
CLK => rAddr[6].CLK
CLK => rAddr[7].CLK
CLK => rAddr[8].CLK
CLK => rAddr[9].CLK
CLK => rAddr[10].CLK
CLK => rAddr[11].CLK
CLK => rAddr[12].CLK
CLK => rAddr[13].CLK
CLK => rAddr[14].CLK
CLK => rAddr[15].CLK
CLK => rAddr[16].CLK
CLK => rAddr[17].CLK
CLK => rAddr[18].CLK
CLK => rAddr[19].CLK
CLK => rAddr[20].CLK
CLK => rAddr[21].CLK
CLK => rAddr[22].CLK
CLK => rAddr[23].CLK
CLK => rAddr[24].CLK
CLK => rAddr[25].CLK
CLK => rAddr[26].CLK
CLK => rAddr[27].CLK
CLK => rAddr[28].CLK
CLK => rAddr[29].CLK
CLK => rAddr[30].CLK
CLK => rAddr[31].CLK
CLK => rAddr[32].CLK
CLK => rAddr[33].CLK
CLK => rAddr[34].CLK
CLK => rAddr[35].CLK
CLK => rAddr[36].CLK
CLK => rAddr[37].CLK
CLK => rAddr[38].CLK
CLK => rAddr[39].CLK
CLK => rAddr[40].CLK
CLK => rAddr[41].CLK
CLK => rAddr[42].CLK
CLK => rAddr[43].CLK
CLK => rAddr[44].CLK
CLK => rAddr[45].CLK
CLK => rAddr[46].CLK
CLK => rAddr[47].CLK
CLK => rAddr[48].CLK
CLK => rAddr[49].CLK
CLK => rAddr[50].CLK
CLK => rAddr[51].CLK
CLK => rAddr[52].CLK
CLK => rAddr[53].CLK
CLK => rAddr[54].CLK
CLK => rAddr[55].CLK
CLK => rAddr[56].CLK
CLK => rAddr[57].CLK
CLK => rAddr[58].CLK
CLK => rAddr[59].CLK
CLK => rAddr[60].CLK
CLK => rAddr[61].CLK
CLK => rAddr[62].CLK
CLK => rAddr[63].CLK
CLK => rLargeBuf.CLK
CLK => rBufWordsInit[0].CLK
CLK => rBufWordsInit[1].CLK
CLK => rBufWordsInit[2].CLK
CLK => rBufWordsInit[3].CLK
CLK => rBufWordsInit[4].CLK
CLK => rBufWordsInit[5].CLK
CLK => rBufWordsInit[6].CLK
CLK => rBufWordsInit[7].CLK
CLK => rBufWordsInit[8].CLK
CLK => rBufWordsInit[9].CLK
CLK => rBufWordsInit[10].CLK
CLK => rBufWordsInit[11].CLK
CLK => rBufWordsInit[12].CLK
CLK => rBufWordsInit[13].CLK
CLK => rBufWordsInit[14].CLK
CLK => rBufWordsInit[15].CLK
CLK => rBufWordsInit[16].CLK
CLK => rBufWordsInit[17].CLK
CLK => rBufWordsInit[18].CLK
CLK => rBufWordsInit[19].CLK
CLK => rBufWordsInit[20].CLK
CLK => rBufWordsInit[21].CLK
CLK => rBufWordsInit[22].CLK
CLK => rBufWordsInit[23].CLK
CLK => rBufWordsInit[24].CLK
CLK => rBufWordsInit[25].CLK
CLK => rBufWordsInit[26].CLK
CLK => rBufWordsInit[27].CLK
CLK => rBufWordsInit[28].CLK
CLK => rBufWordsInit[29].CLK
CLK => rBufWordsInit[30].CLK
CLK => rBufWordsInit[31].CLK
CLK => rBufWords[0].CLK
CLK => rBufWords[1].CLK
CLK => rBufWords[2].CLK
CLK => rBufWords[3].CLK
CLK => rBufWords[4].CLK
CLK => rBufWords[5].CLK
CLK => rBufWords[6].CLK
CLK => rBufWords[7].CLK
CLK => rBufWords[8].CLK
CLK => rBufWords[9].CLK
CLK => rBufWords[10].CLK
CLK => rBufWords[11].CLK
CLK => rBufWords[12].CLK
CLK => rBufWords[13].CLK
CLK => rBufWords[14].CLK
CLK => rBufWords[15].CLK
CLK => rBufWords[16].CLK
CLK => rBufWords[17].CLK
CLK => rBufWords[18].CLK
CLK => rBufWords[19].CLK
CLK => rBufWords[20].CLK
CLK => rBufWords[21].CLK
CLK => rBufWords[22].CLK
CLK => rBufWords[23].CLK
CLK => rBufWords[24].CLK
CLK => rBufWords[25].CLK
CLK => rBufWords[26].CLK
CLK => rBufWords[27].CLK
CLK => rBufWords[28].CLK
CLK => rBufWords[29].CLK
CLK => rBufWords[30].CLK
CLK => rBufWords[31].CLK
CLK => rWords[0].CLK
CLK => rWords[1].CLK
CLK => rWords[2].CLK
CLK => rWords[3].CLK
CLK => rWords[4].CLK
CLK => rWords[5].CLK
CLK => rWords[6].CLK
CLK => rWords[7].CLK
CLK => rWords[8].CLK
CLK => rWords[9].CLK
CLK => rWords[10].CLK
CLK => rWords[11].CLK
CLK => rWords[12].CLK
CLK => rWords[13].CLK
CLK => rWords[14].CLK
CLK => rWords[15].CLK
CLK => rWords[16].CLK
CLK => rWords[17].CLK
CLK => rWords[18].CLK
CLK => rWords[19].CLK
CLK => rWords[20].CLK
CLK => rWords[21].CLK
CLK => rWords[22].CLK
CLK => rWords[23].CLK
CLK => rWords[24].CLK
CLK => rWords[25].CLK
CLK => rWords[26].CLK
CLK => rWords[27].CLK
CLK => rWords[28].CLK
CLK => rWords[29].CLK
CLK => rWords[30].CLK
CLK => rWords[31].CLK
CLK => rSgRen.CLK
CLK => rRxState[0].CLK
CLK => rRxState[1].CLK
CLK => rRxState[2].CLK
CLK => rRxState[3].CLK
CLK => rRxState[4].CLK
CLK => rRxState[5].CLK
CLK => rRxState[6].CLK
CLK => rRxState[7].CLK
CLK => rTxnDone.CLK
CLK => rDoneLen[0].CLK
CLK => rDoneLen[1].CLK
CLK => rDoneLen[2].CLK
CLK => rDoneLen[3].CLK
CLK => rDoneLen[4].CLK
CLK => rDoneLen[5].CLK
CLK => rDoneLen[6].CLK
CLK => rDoneLen[7].CLK
CLK => rDoneLen[8].CLK
CLK => rDoneLen[9].CLK
CLK => rDoneLen[10].CLK
CLK => rDoneLen[11].CLK
CLK => rDoneLen[12].CLK
CLK => rDoneLen[13].CLK
CLK => rDoneLen[14].CLK
CLK => rDoneLen[15].CLK
CLK => rDoneLen[16].CLK
CLK => rDoneLen[17].CLK
CLK => rDoneLen[18].CLK
CLK => rDoneLen[19].CLK
CLK => rDoneLen[20].CLK
CLK => rDoneLen[21].CLK
CLK => rDoneLen[22].CLK
CLK => rDoneLen[23].CLK
CLK => rDoneLen[24].CLK
CLK => rDoneLen[25].CLK
CLK => rDoneLen[26].CLK
CLK => rDoneLen[27].CLK
CLK => rDoneLen[28].CLK
CLK => rDoneLen[29].CLK
CLK => rDoneLen[30].CLK
CLK => rDoneLen[31].CLK
CLK => rFlushed[0].CLK
CLK => rFlushed[1].CLK
CLK => rFlushed[2].CLK
CLK => rFlushed[3].CLK
CLK => rStart[0].CLK
CLK => rReadWordsZero.CLK
CLK => rReadWords[0].CLK
CLK => rReadWords[1].CLK
CLK => rReadWords[2].CLK
CLK => rReadWords[3].CLK
CLK => rReadWords[4].CLK
CLK => rReadWords[5].CLK
CLK => rReadWords[6].CLK
CLK => rReadWords[7].CLK
CLK => rReadWords[8].CLK
CLK => rReadWords[9].CLK
CLK => rReadWords[10].CLK
CLK => rReadWords[11].CLK
CLK => rReadWords[12].CLK
CLK => rReadWords[13].CLK
CLK => rReadWords[14].CLK
CLK => rReadWords[15].CLK
CLK => rReadWords[16].CLK
CLK => rReadWords[17].CLK
CLK => rReadWords[18].CLK
CLK => rReadWords[19].CLK
CLK => rReadWords[20].CLK
CLK => rReadWords[21].CLK
CLK => rReadWords[22].CLK
CLK => rReadWords[23].CLK
CLK => rReadWords[24].CLK
CLK => rReadWords[25].CLK
CLK => rReadWords[26].CLK
CLK => rReadWords[27].CLK
CLK => rReadWords[28].CLK
CLK => rReadWords[29].CLK
CLK => rReadWords[30].CLK
CLK => rReadWords[31].CLK
CLK => rOffLast[0].CLK
CLK => rOffLast[1].CLK
CLK => rOffLast[2].CLK
CLK => rOffLast[3].CLK
CLK => rOffLast[4].CLK
CLK => rOffLast[5].CLK
CLK => rOffLast[6].CLK
CLK => rOffLast[7].CLK
CLK => rOffLast[8].CLK
CLK => rOffLast[9].CLK
CLK => rOffLast[10].CLK
CLK => rOffLast[11].CLK
CLK => rOffLast[12].CLK
CLK => rOffLast[13].CLK
CLK => rOffLast[14].CLK
CLK => rOffLast[15].CLK
CLK => rOffLast[16].CLK
CLK => rOffLast[17].CLK
CLK => rOffLast[18].CLK
CLK => rOffLast[19].CLK
CLK => rOffLast[20].CLK
CLK => rOffLast[21].CLK
CLK => rOffLast[22].CLK
CLK => rOffLast[23].CLK
CLK => rOffLast[24].CLK
CLK => rOffLast[25].CLK
CLK => rOffLast[26].CLK
CLK => rOffLast[27].CLK
CLK => rOffLast[28].CLK
CLK => rOffLast[29].CLK
CLK => rOffLast[30].CLK
CLK => rOffLast[31].CLK
CLK => rMainState[0].CLK
CLK => rMainState[1].CLK
CLK => rMainState[2].CLK
CLK => rMainState[3].CLK
CLK => rMainState[4].CLK
CLK => rMainState[5].CLK
CLK => rRxDataEn[0].CLK
CLK => rRxDataEn[1].CLK
CLK => rTxnDoneAck.CLK
CLK => rTxnLenValid.CLK
CLK => rTxnOffLastValid.CLK
CLK => rTxnData[0].CLK
CLK => rTxnData[1].CLK
CLK => rTxnData[2].CLK
CLK => rTxnData[3].CLK
CLK => rTxnData[4].CLK
CLK => rTxnData[5].CLK
CLK => rTxnData[6].CLK
CLK => rTxnData[7].CLK
CLK => rTxnData[8].CLK
CLK => rTxnData[9].CLK
CLK => rTxnData[10].CLK
CLK => rTxnData[11].CLK
CLK => rTxnData[12].CLK
CLK => rTxnData[13].CLK
CLK => rTxnData[14].CLK
CLK => rTxnData[15].CLK
CLK => rTxnData[16].CLK
CLK => rTxnData[17].CLK
CLK => rTxnData[18].CLK
CLK => rTxnData[19].CLK
CLK => rTxnData[20].CLK
CLK => rTxnData[21].CLK
CLK => rTxnData[22].CLK
CLK => rTxnData[23].CLK
CLK => rTxnData[24].CLK
CLK => rTxnData[25].CLK
CLK => rTxnData[26].CLK
CLK => rTxnData[27].CLK
CLK => rTxnData[28].CLK
CLK => rTxnData[29].CLK
CLK => rTxnData[30].CLK
CLK => rTxnData[31].CLK
RST => rTxnDoneAck.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rRxState.OUTPUTSELECT
RST => rRxState.OUTPUTSELECT
RST => rRxState.OUTPUTSELECT
RST => rRxState.OUTPUTSELECT
RST => rRxState.OUTPUTSELECT
RST => rRxState.OUTPUTSELECT
RST => rRxState.OUTPUTSELECT
RST => rRxState.OUTPUTSELECT
RST => rSgRen.OUTPUTSELECT
RST => rLastDoneRead.OUTPUTSELECT
RST => rReqPartialDone.OUTPUTSELECT
RST => rErr.OUTPUTSELECT
CONFIG_MAX_READ_REQUEST_SIZE[0] => LessThan3.IN6
CONFIG_MAX_READ_REQUEST_SIZE[0] => _rMaxPayloadTrain[0].DATAA
CONFIG_MAX_READ_REQUEST_SIZE[1] => LessThan3.IN5
CONFIG_MAX_READ_REQUEST_SIZE[1] => _rMaxPayloadTrain[1].DATAA
CONFIG_MAX_READ_REQUEST_SIZE[2] => LessThan3.IN4
CONFIG_MAX_READ_REQUEST_SIZE[2] => _rMaxPayloadTrain[2].DATAA
TXN_DATA[0] => rTxnData[0].DATAIN
TXN_DATA[1] => rTxnData[1].DATAIN
TXN_DATA[2] => rTxnData[2].DATAIN
TXN_DATA[3] => rTxnData[3].DATAIN
TXN_DATA[4] => rTxnData[4].DATAIN
TXN_DATA[5] => rTxnData[5].DATAIN
TXN_DATA[6] => rTxnData[6].DATAIN
TXN_DATA[7] => rTxnData[7].DATAIN
TXN_DATA[8] => rTxnData[8].DATAIN
TXN_DATA[9] => rTxnData[9].DATAIN
TXN_DATA[10] => rTxnData[10].DATAIN
TXN_DATA[11] => rTxnData[11].DATAIN
TXN_DATA[12] => rTxnData[12].DATAIN
TXN_DATA[13] => rTxnData[13].DATAIN
TXN_DATA[14] => rTxnData[14].DATAIN
TXN_DATA[15] => rTxnData[15].DATAIN
TXN_DATA[16] => rTxnData[16].DATAIN
TXN_DATA[17] => rTxnData[17].DATAIN
TXN_DATA[18] => rTxnData[18].DATAIN
TXN_DATA[19] => rTxnData[19].DATAIN
TXN_DATA[20] => rTxnData[20].DATAIN
TXN_DATA[21] => rTxnData[21].DATAIN
TXN_DATA[22] => rTxnData[22].DATAIN
TXN_DATA[23] => rTxnData[23].DATAIN
TXN_DATA[24] => rTxnData[24].DATAIN
TXN_DATA[25] => rTxnData[25].DATAIN
TXN_DATA[26] => rTxnData[26].DATAIN
TXN_DATA[27] => rTxnData[27].DATAIN
TXN_DATA[28] => rTxnData[28].DATAIN
TXN_DATA[29] => rTxnData[29].DATAIN
TXN_DATA[30] => rTxnData[30].DATAIN
TXN_DATA[31] => rTxnData[31].DATAIN
TXN_LEN_VALID => rTxnLenValid.DATAIN
TXN_OFF_LAST_VALID => rTxnOffLastValid.DATAIN
TXN_DONE_LEN[0] <= rDoneLen[0].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[1] <= rDoneLen[1].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[2] <= rDoneLen[2].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[3] <= rDoneLen[3].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[4] <= rDoneLen[4].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[5] <= rDoneLen[5].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[6] <= rDoneLen[6].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[7] <= rDoneLen[7].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[8] <= rDoneLen[8].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[9] <= rDoneLen[9].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[10] <= rDoneLen[10].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[11] <= rDoneLen[11].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[12] <= rDoneLen[12].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[13] <= rDoneLen[13].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[14] <= rDoneLen[14].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[15] <= rDoneLen[15].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[16] <= rDoneLen[16].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[17] <= rDoneLen[17].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[18] <= rDoneLen[18].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[19] <= rDoneLen[19].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[20] <= rDoneLen[20].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[21] <= rDoneLen[21].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[22] <= rDoneLen[22].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[23] <= rDoneLen[23].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[24] <= rDoneLen[24].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[25] <= rDoneLen[25].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[26] <= rDoneLen[26].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[27] <= rDoneLen[27].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[28] <= rDoneLen[28].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[29] <= rDoneLen[29].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[30] <= rDoneLen[30].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[31] <= rDoneLen[31].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE <= TXN_DONE.DB_MAX_OUTPUT_PORT_TYPE
TXN_ERR <= rErr.DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_ACK => rTxnDoneAck.DATAA
TXN_DATA_FLUSH <= TXN_DATA_FLUSH.DB_MAX_OUTPUT_PORT_TYPE
TXN_DATA_FLUSHED => rFlushed[0].DATAIN
RX_REQ <= RX_REQ.DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[0] <= rAddr[0].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[1] <= rAddr[1].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[2] <= rAddr[2].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[3] <= rAddr[3].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[4] <= rAddr[4].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[5] <= rAddr[5].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[6] <= rAddr[6].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[7] <= rAddr[7].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[8] <= rAddr[8].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[9] <= rAddr[9].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[10] <= rAddr[10].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[11] <= rAddr[11].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[12] <= rAddr[12].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[13] <= rAddr[13].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[14] <= rAddr[14].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[15] <= rAddr[15].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[16] <= rAddr[16].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[17] <= rAddr[17].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[18] <= rAddr[18].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[19] <= rAddr[19].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[20] <= rAddr[20].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[21] <= rAddr[21].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[22] <= rAddr[22].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[23] <= rAddr[23].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[24] <= rAddr[24].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[25] <= rAddr[25].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[26] <= rAddr[26].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[27] <= rAddr[27].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[28] <= rAddr[28].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[29] <= rAddr[29].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[30] <= rAddr[30].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[31] <= rAddr[31].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[32] <= rAddr[32].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[33] <= rAddr[33].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[34] <= rAddr[34].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[35] <= rAddr[35].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[36] <= rAddr[36].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[37] <= rAddr[37].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[38] <= rAddr[38].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[39] <= rAddr[39].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[40] <= rAddr[40].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[41] <= rAddr[41].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[42] <= rAddr[42].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[43] <= rAddr[43].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[44] <= rAddr[44].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[45] <= rAddr[45].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[46] <= rAddr[46].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[47] <= rAddr[47].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[48] <= rAddr[48].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[49] <= rAddr[49].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[50] <= rAddr[50].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[51] <= rAddr[51].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[52] <= rAddr[52].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[53] <= rAddr[53].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[54] <= rAddr[54].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[55] <= rAddr[55].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[56] <= rAddr[56].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[57] <= rAddr[57].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[58] <= rAddr[58].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[59] <= rAddr[59].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[60] <= rAddr[60].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[61] <= rAddr[61].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[62] <= rAddr[62].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[63] <= rAddr[63].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[0] <= rLen[0].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[1] <= rLen[1].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[2] <= rLen[2].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[3] <= rLen[3].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[4] <= rLen[4].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[5] <= rLen[5].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[6] <= rLen[6].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[7] <= rLen[7].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[8] <= rLen[8].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[9] <= rLen[9].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => _rMaxLen.IN1
RX_REQ_ACK => _rRxState.OUTPUTSELECT
RX_REQ_ACK => _rRxState.OUTPUTSELECT
RX_REQ_ACK => _rRxState.OUTPUTSELECT
RX_REQ_ACK => _rRxState.OUTPUTSELECT
RX_REQ_ACK => _rRxState.OUTPUTSELECT
RX_REQ_ACK => _rRxState.OUTPUTSELECT
RX_REQ_ACK => _rRxState.OUTPUTSELECT
RX_REQ_ACK => _rRxState.OUTPUTSELECT
RX_REQ_ACK => Add9.IN11
RX_DATA_EN[0] => rRxDataEn[0].DATAIN
RX_DATA_EN[1] => rRxDataEn[1].DATAIN
RX_DONE => _rErr.IN0
RX_DONE => Add10.IN22
RX_ERR => _rErr.IN1
SG_DONE => _rErr.IN0
SG_ERR => _rErr.IN1
SG_ELEM_ADDR[0] => rAddr[0].DATAIN
SG_ELEM_ADDR[1] => rAddr[1].DATAIN
SG_ELEM_ADDR[2] => _rAddr[2].DATAB
SG_ELEM_ADDR[3] => _rAddr[3].DATAB
SG_ELEM_ADDR[4] => _rAddr[4].DATAB
SG_ELEM_ADDR[5] => _rAddr[5].DATAB
SG_ELEM_ADDR[6] => _rAddr[6].DATAB
SG_ELEM_ADDR[7] => _rAddr[7].DATAB
SG_ELEM_ADDR[8] => _rAddr[8].DATAB
SG_ELEM_ADDR[9] => _rAddr[9].DATAB
SG_ELEM_ADDR[10] => _rAddr[10].DATAB
SG_ELEM_ADDR[11] => _rAddr[11].DATAB
SG_ELEM_ADDR[12] => _rAddr[12].DATAB
SG_ELEM_ADDR[13] => _rAddr[13].DATAB
SG_ELEM_ADDR[14] => _rAddr[14].DATAB
SG_ELEM_ADDR[15] => _rAddr[15].DATAB
SG_ELEM_ADDR[16] => _rAddr[16].DATAB
SG_ELEM_ADDR[17] => _rAddr[17].DATAB
SG_ELEM_ADDR[18] => _rAddr[18].DATAB
SG_ELEM_ADDR[19] => _rAddr[19].DATAB
SG_ELEM_ADDR[20] => _rAddr[20].DATAB
SG_ELEM_ADDR[21] => _rAddr[21].DATAB
SG_ELEM_ADDR[22] => _rAddr[22].DATAB
SG_ELEM_ADDR[23] => _rAddr[23].DATAB
SG_ELEM_ADDR[24] => _rAddr[24].DATAB
SG_ELEM_ADDR[25] => _rAddr[25].DATAB
SG_ELEM_ADDR[26] => _rAddr[26].DATAB
SG_ELEM_ADDR[27] => _rAddr[27].DATAB
SG_ELEM_ADDR[28] => _rAddr[28].DATAB
SG_ELEM_ADDR[29] => _rAddr[29].DATAB
SG_ELEM_ADDR[30] => _rAddr[30].DATAB
SG_ELEM_ADDR[31] => _rAddr[31].DATAB
SG_ELEM_ADDR[32] => _rAddr[32].DATAB
SG_ELEM_ADDR[33] => _rAddr[33].DATAB
SG_ELEM_ADDR[34] => _rAddr[34].DATAB
SG_ELEM_ADDR[35] => _rAddr[35].DATAB
SG_ELEM_ADDR[36] => _rAddr[36].DATAB
SG_ELEM_ADDR[37] => _rAddr[37].DATAB
SG_ELEM_ADDR[38] => _rAddr[38].DATAB
SG_ELEM_ADDR[39] => _rAddr[39].DATAB
SG_ELEM_ADDR[40] => _rAddr[40].DATAB
SG_ELEM_ADDR[41] => _rAddr[41].DATAB
SG_ELEM_ADDR[42] => _rAddr[42].DATAB
SG_ELEM_ADDR[43] => _rAddr[43].DATAB
SG_ELEM_ADDR[44] => _rAddr[44].DATAB
SG_ELEM_ADDR[45] => _rAddr[45].DATAB
SG_ELEM_ADDR[46] => _rAddr[46].DATAB
SG_ELEM_ADDR[47] => _rAddr[47].DATAB
SG_ELEM_ADDR[48] => _rAddr[48].DATAB
SG_ELEM_ADDR[49] => _rAddr[49].DATAB
SG_ELEM_ADDR[50] => _rAddr[50].DATAB
SG_ELEM_ADDR[51] => _rAddr[51].DATAB
SG_ELEM_ADDR[52] => _rAddr[52].DATAB
SG_ELEM_ADDR[53] => _rAddr[53].DATAB
SG_ELEM_ADDR[54] => _rAddr[54].DATAB
SG_ELEM_ADDR[55] => _rAddr[55].DATAB
SG_ELEM_ADDR[56] => _rAddr[56].DATAB
SG_ELEM_ADDR[57] => _rAddr[57].DATAB
SG_ELEM_ADDR[58] => _rAddr[58].DATAB
SG_ELEM_ADDR[59] => _rAddr[59].DATAB
SG_ELEM_ADDR[60] => _rAddr[60].DATAB
SG_ELEM_ADDR[61] => _rAddr[61].DATAB
SG_ELEM_ADDR[62] => _rAddr[62].DATAB
SG_ELEM_ADDR[63] => _rAddr[63].DATAB
SG_ELEM_LEN[0] => LessThan0.IN32
SG_ELEM_LEN[0] => _rBufWordsInit[0].DATAA
SG_ELEM_LEN[1] => LessThan0.IN31
SG_ELEM_LEN[1] => _rBufWordsInit[1].DATAA
SG_ELEM_LEN[2] => LessThan0.IN30
SG_ELEM_LEN[2] => _rBufWordsInit[2].DATAA
SG_ELEM_LEN[3] => LessThan0.IN29
SG_ELEM_LEN[3] => _rBufWordsInit[3].DATAA
SG_ELEM_LEN[4] => LessThan0.IN28
SG_ELEM_LEN[4] => _rBufWordsInit[4].DATAA
SG_ELEM_LEN[5] => LessThan0.IN27
SG_ELEM_LEN[5] => _rBufWordsInit[5].DATAA
SG_ELEM_LEN[6] => LessThan0.IN26
SG_ELEM_LEN[6] => _rBufWordsInit[6].DATAA
SG_ELEM_LEN[7] => LessThan0.IN25
SG_ELEM_LEN[7] => _rBufWordsInit[7].DATAA
SG_ELEM_LEN[8] => LessThan0.IN24
SG_ELEM_LEN[8] => _rBufWordsInit[8].DATAA
SG_ELEM_LEN[9] => LessThan0.IN23
SG_ELEM_LEN[9] => _rBufWordsInit[9].DATAA
SG_ELEM_LEN[10] => LessThan0.IN22
SG_ELEM_LEN[10] => _rBufWordsInit[10].DATAA
SG_ELEM_LEN[11] => LessThan0.IN21
SG_ELEM_LEN[11] => _rBufWordsInit[11].DATAA
SG_ELEM_LEN[12] => LessThan0.IN20
SG_ELEM_LEN[12] => _rBufWordsInit[12].DATAA
SG_ELEM_LEN[13] => LessThan0.IN19
SG_ELEM_LEN[13] => _rBufWordsInit[13].DATAA
SG_ELEM_LEN[14] => LessThan0.IN18
SG_ELEM_LEN[14] => _rBufWordsInit[14].DATAA
SG_ELEM_LEN[15] => LessThan0.IN17
SG_ELEM_LEN[15] => _rBufWordsInit[15].DATAA
SG_ELEM_LEN[16] => LessThan0.IN16
SG_ELEM_LEN[16] => _rBufWordsInit[16].DATAA
SG_ELEM_LEN[17] => LessThan0.IN15
SG_ELEM_LEN[17] => _rBufWordsInit[17].DATAA
SG_ELEM_LEN[18] => LessThan0.IN14
SG_ELEM_LEN[18] => _rBufWordsInit[18].DATAA
SG_ELEM_LEN[19] => LessThan0.IN13
SG_ELEM_LEN[19] => _rBufWordsInit[19].DATAA
SG_ELEM_LEN[20] => LessThan0.IN12
SG_ELEM_LEN[20] => _rBufWordsInit[20].DATAA
SG_ELEM_LEN[21] => LessThan0.IN11
SG_ELEM_LEN[21] => _rBufWordsInit[21].DATAA
SG_ELEM_LEN[22] => LessThan0.IN10
SG_ELEM_LEN[22] => _rBufWordsInit[22].DATAA
SG_ELEM_LEN[23] => LessThan0.IN9
SG_ELEM_LEN[23] => _rBufWordsInit[23].DATAA
SG_ELEM_LEN[24] => LessThan0.IN8
SG_ELEM_LEN[24] => _rBufWordsInit[24].DATAA
SG_ELEM_LEN[25] => LessThan0.IN7
SG_ELEM_LEN[25] => _rBufWordsInit[25].DATAA
SG_ELEM_LEN[26] => LessThan0.IN6
SG_ELEM_LEN[26] => _rBufWordsInit[26].DATAA
SG_ELEM_LEN[27] => LessThan0.IN5
SG_ELEM_LEN[27] => _rBufWordsInit[27].DATAA
SG_ELEM_LEN[28] => LessThan0.IN4
SG_ELEM_LEN[28] => _rBufWordsInit[28].DATAA
SG_ELEM_LEN[29] => LessThan0.IN3
SG_ELEM_LEN[29] => _rBufWordsInit[29].DATAA
SG_ELEM_LEN[30] => LessThan0.IN2
SG_ELEM_LEN[30] => _rBufWordsInit[30].DATAA
SG_ELEM_LEN[31] => LessThan0.IN1
SG_ELEM_LEN[31] => _rBufWordsInit[31].DATAA
SG_ELEM_RDY => _rSgRen.OUTPUTSELECT
SG_ELEM_RDY => _rRxState.OUTPUTSELECT
SG_ELEM_RDY => _rRxState.OUTPUTSELECT
SG_ELEM_RDY => _rRxState.OUTPUTSELECT
SG_ELEM_RDY => _rRxState.OUTPUTSELECT
SG_ELEM_RDY => _rRxState.OUTPUTSELECT
SG_ELEM_RDY => _rRxState.OUTPUTSELECT
SG_ELEM_RDY => _rRxState.OUTPUTSELECT
SG_ELEM_RDY => _rRxState.OUTPUTSELECT
SG_ELEM_REN <= rSgRen.DB_MAX_OUTPUT_PORT_TYPE
SG_RST <= SG_RST.DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX <= CHNL_RX.DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[0] <= rReadWords[0].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[1] <= rReadWords[1].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[2] <= rReadWords[2].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[3] <= rReadWords[3].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[4] <= rReadWords[4].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[5] <= rReadWords[5].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[6] <= rReadWords[6].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[7] <= rReadWords[7].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[8] <= rReadWords[8].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[9] <= rReadWords[9].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[10] <= rReadWords[10].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[11] <= rReadWords[11].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[12] <= rReadWords[12].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[13] <= rReadWords[13].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[14] <= rReadWords[14].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[15] <= rReadWords[15].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[16] <= rReadWords[16].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[17] <= rReadWords[17].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[18] <= rReadWords[18].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[19] <= rReadWords[19].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[20] <= rReadWords[20].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[21] <= rReadWords[21].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[22] <= rReadWords[22].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[23] <= rReadWords[23].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[24] <= rReadWords[24].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[25] <= rReadWords[25].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[26] <= rReadWords[26].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[27] <= rReadWords[27].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[28] <= rReadWords[28].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[29] <= rReadWords[29].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[30] <= rReadWords[30].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[31] <= rReadWords[31].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LAST <= rOffLast[0].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[0] <= rOffLast[1].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[1] <= rOffLast[2].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[2] <= rOffLast[3].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[3] <= rOffLast[4].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[4] <= rOffLast[5].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[5] <= rOffLast[6].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[6] <= rOffLast[7].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[7] <= rOffLast[8].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[8] <= rOffLast[9].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[9] <= rOffLast[10].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[10] <= rOffLast[11].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[11] <= rOffLast[12].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[12] <= rOffLast[13].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[13] <= rOffLast[14].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[14] <= rOffLast[15].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[15] <= rOffLast[16].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[16] <= rOffLast[17].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[17] <= rOffLast[18].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[18] <= rOffLast[19].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[19] <= rOffLast[20].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[20] <= rOffLast[21].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[21] <= rOffLast[22].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[22] <= rOffLast[23].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[23] <= rOffLast[24].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[24] <= rOffLast[25].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[25] <= rOffLast[26].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[26] <= rOffLast[27].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[27] <= rOffLast[28].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[28] <= rOffLast[29].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[29] <= rOffLast[30].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[30] <= rOffLast[31].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_RECVD => always3.IN0
CHNL_RX_RECVD => _rTxnDone.OUTPUTSELECT
CHNL_RX_RECVD => _rMainState.OUTPUTSELECT
CHNL_RX_RECVD => _rMainState.OUTPUTSELECT
CHNL_RX_RECVD => _rMainState.OUTPUTSELECT
CHNL_RX_RECVD => _rMainState.OUTPUTSELECT
CHNL_RX_RECVD => _rMainState.OUTPUTSELECT
CHNL_RX_RECVD => _rMainState.OUTPUTSELECT
CHNL_RX_ACK_RECVD => always3.IN1
CHNL_RX_CONSUMED[0] => Add12.IN16
CHNL_RX_CONSUMED[1] => Add12.IN15
CHNL_RX_CONSUMED[2] => Add12.IN14
CHNL_RX_CONSUMED[3] => Add12.IN13
CHNL_RX_CONSUMED[4] => Add12.IN12
CHNL_RX_CONSUMED[5] => Add12.IN11
CHNL_RX_CONSUMED[6] => Add12.IN10
CHNL_RX_CONSUMED[7] => Add12.IN9
CHNL_RX_CONSUMED[8] => Add12.IN8
CHNL_RX_CONSUMED[9] => Add12.IN7
CHNL_RX_CONSUMED[10] => Add12.IN6
CHNL_RX_CONSUMED[11] => Add12.IN5
CHNL_RX_CONSUMED[12] => Add12.IN4
CHNL_RX_CONSUMED[13] => Add12.IN3
CHNL_RX_CONSUMED[14] => Add12.IN2
CHNL_RX_CONSUMED[15] => Add12.IN1
CHNL_RX_CONSUMED[16] => Add13.IN16
CHNL_RX_CONSUMED[17] => Add13.IN15
CHNL_RX_CONSUMED[18] => Add13.IN14
CHNL_RX_CONSUMED[19] => Add13.IN13
CHNL_RX_CONSUMED[20] => Add13.IN12
CHNL_RX_CONSUMED[21] => Add13.IN11
CHNL_RX_CONSUMED[22] => Add13.IN10
CHNL_RX_CONSUMED[23] => Add13.IN9
CHNL_RX_CONSUMED[24] => Add13.IN8
CHNL_RX_CONSUMED[25] => Add13.IN7
CHNL_RX_CONSUMED[26] => Add13.IN6
CHNL_RX_CONSUMED[27] => Add13.IN5
CHNL_RX_CONSUMED[28] => Add13.IN4
CHNL_RX_CONSUMED[29] => Add13.IN3
CHNL_RX_CONSUMED[30] => Add13.IN2
CHNL_RX_CONSUMED[31] => Add13.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate
RST => rChnlRxAck.OUTPUTSELECT
RST => rAckd.OUTPUTSELECT
RST => rCountRead.OUTPUTSELECT
CLK => CLK.IN1
RX => RX.IN1
RX_RECVD <= cross_domain_signal:rxSig.CLK_A_RECV
RX_ACK_RECVD <= syncff:rxAckSig.OUT_SYNC
RX_LAST => CHNL_RX_LAST.DATAIN
RX_LEN[0] => CHNL_RX_LEN[0].DATAIN
RX_LEN[1] => CHNL_RX_LEN[1].DATAIN
RX_LEN[2] => CHNL_RX_LEN[2].DATAIN
RX_LEN[3] => CHNL_RX_LEN[3].DATAIN
RX_LEN[4] => CHNL_RX_LEN[4].DATAIN
RX_LEN[5] => CHNL_RX_LEN[5].DATAIN
RX_LEN[6] => CHNL_RX_LEN[6].DATAIN
RX_LEN[7] => CHNL_RX_LEN[7].DATAIN
RX_LEN[8] => CHNL_RX_LEN[8].DATAIN
RX_LEN[9] => CHNL_RX_LEN[9].DATAIN
RX_LEN[10] => CHNL_RX_LEN[10].DATAIN
RX_LEN[11] => CHNL_RX_LEN[11].DATAIN
RX_LEN[12] => CHNL_RX_LEN[12].DATAIN
RX_LEN[13] => CHNL_RX_LEN[13].DATAIN
RX_LEN[14] => CHNL_RX_LEN[14].DATAIN
RX_LEN[15] => CHNL_RX_LEN[15].DATAIN
RX_LEN[16] => CHNL_RX_LEN[16].DATAIN
RX_LEN[17] => CHNL_RX_LEN[17].DATAIN
RX_LEN[18] => CHNL_RX_LEN[18].DATAIN
RX_LEN[19] => CHNL_RX_LEN[19].DATAIN
RX_LEN[20] => CHNL_RX_LEN[20].DATAIN
RX_LEN[21] => CHNL_RX_LEN[21].DATAIN
RX_LEN[22] => CHNL_RX_LEN[22].DATAIN
RX_LEN[23] => CHNL_RX_LEN[23].DATAIN
RX_LEN[24] => CHNL_RX_LEN[24].DATAIN
RX_LEN[25] => CHNL_RX_LEN[25].DATAIN
RX_LEN[26] => CHNL_RX_LEN[26].DATAIN
RX_LEN[27] => CHNL_RX_LEN[27].DATAIN
RX_LEN[28] => CHNL_RX_LEN[28].DATAIN
RX_LEN[29] => CHNL_RX_LEN[29].DATAIN
RX_LEN[30] => CHNL_RX_LEN[30].DATAIN
RX_LEN[31] => CHNL_RX_LEN[31].DATAIN
RX_OFF[0] => CHNL_RX_OFF[0].DATAIN
RX_OFF[1] => CHNL_RX_OFF[1].DATAIN
RX_OFF[2] => CHNL_RX_OFF[2].DATAIN
RX_OFF[3] => CHNL_RX_OFF[3].DATAIN
RX_OFF[4] => CHNL_RX_OFF[4].DATAIN
RX_OFF[5] => CHNL_RX_OFF[5].DATAIN
RX_OFF[6] => CHNL_RX_OFF[6].DATAIN
RX_OFF[7] => CHNL_RX_OFF[7].DATAIN
RX_OFF[8] => CHNL_RX_OFF[8].DATAIN
RX_OFF[9] => CHNL_RX_OFF[9].DATAIN
RX_OFF[10] => CHNL_RX_OFF[10].DATAIN
RX_OFF[11] => CHNL_RX_OFF[11].DATAIN
RX_OFF[12] => CHNL_RX_OFF[12].DATAIN
RX_OFF[13] => CHNL_RX_OFF[13].DATAIN
RX_OFF[14] => CHNL_RX_OFF[14].DATAIN
RX_OFF[15] => CHNL_RX_OFF[15].DATAIN
RX_OFF[16] => CHNL_RX_OFF[16].DATAIN
RX_OFF[17] => CHNL_RX_OFF[17].DATAIN
RX_OFF[18] => CHNL_RX_OFF[18].DATAIN
RX_OFF[19] => CHNL_RX_OFF[19].DATAIN
RX_OFF[20] => CHNL_RX_OFF[20].DATAIN
RX_OFF[21] => CHNL_RX_OFF[21].DATAIN
RX_OFF[22] => CHNL_RX_OFF[22].DATAIN
RX_OFF[23] => CHNL_RX_OFF[23].DATAIN
RX_OFF[24] => CHNL_RX_OFF[24].DATAIN
RX_OFF[25] => CHNL_RX_OFF[25].DATAIN
RX_OFF[26] => CHNL_RX_OFF[26].DATAIN
RX_OFF[27] => CHNL_RX_OFF[27].DATAIN
RX_OFF[28] => CHNL_RX_OFF[28].DATAIN
RX_OFF[29] => CHNL_RX_OFF[29].DATAIN
RX_OFF[30] => CHNL_RX_OFF[30].DATAIN
RX_CONSUMED[0] <= rConsumedSample[0].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[1] <= rConsumedSample[1].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[2] <= rConsumedSample[2].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[3] <= rConsumedSample[3].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[4] <= rConsumedSample[4].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[5] <= rConsumedSample[5].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[6] <= rConsumedSample[6].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[7] <= rConsumedSample[7].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[8] <= rConsumedSample[8].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[9] <= rConsumedSample[9].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[10] <= rConsumedSample[10].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[11] <= rConsumedSample[11].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[12] <= rConsumedSample[12].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[13] <= rConsumedSample[13].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[14] <= rConsumedSample[14].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[15] <= rConsumedSample[15].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[16] <= rConsumedSample[16].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[17] <= rConsumedSample[17].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[18] <= rConsumedSample[18].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[19] <= rConsumedSample[19].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[20] <= rConsumedSample[20].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[21] <= rConsumedSample[21].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[22] <= rConsumedSample[22].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[23] <= rConsumedSample[23].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[24] <= rConsumedSample[24].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[25] <= rConsumedSample[25].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[26] <= rConsumedSample[26].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[27] <= rConsumedSample[27].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[28] <= rConsumedSample[28].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[29] <= rConsumedSample[29].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[30] <= rConsumedSample[30].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[31] <= rConsumedSample[31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] => CHNL_RX_DATA[0].DATAIN
RD_DATA[1] => CHNL_RX_DATA[1].DATAIN
RD_DATA[2] => CHNL_RX_DATA[2].DATAIN
RD_DATA[3] => CHNL_RX_DATA[3].DATAIN
RD_DATA[4] => CHNL_RX_DATA[4].DATAIN
RD_DATA[5] => CHNL_RX_DATA[5].DATAIN
RD_DATA[6] => CHNL_RX_DATA[6].DATAIN
RD_DATA[7] => CHNL_RX_DATA[7].DATAIN
RD_DATA[8] => CHNL_RX_DATA[8].DATAIN
RD_DATA[9] => CHNL_RX_DATA[9].DATAIN
RD_DATA[10] => CHNL_RX_DATA[10].DATAIN
RD_DATA[11] => CHNL_RX_DATA[11].DATAIN
RD_DATA[12] => CHNL_RX_DATA[12].DATAIN
RD_DATA[13] => CHNL_RX_DATA[13].DATAIN
RD_DATA[14] => CHNL_RX_DATA[14].DATAIN
RD_DATA[15] => CHNL_RX_DATA[15].DATAIN
RD_DATA[16] => CHNL_RX_DATA[16].DATAIN
RD_DATA[17] => CHNL_RX_DATA[17].DATAIN
RD_DATA[18] => CHNL_RX_DATA[18].DATAIN
RD_DATA[19] => CHNL_RX_DATA[19].DATAIN
RD_DATA[20] => CHNL_RX_DATA[20].DATAIN
RD_DATA[21] => CHNL_RX_DATA[21].DATAIN
RD_DATA[22] => CHNL_RX_DATA[22].DATAIN
RD_DATA[23] => CHNL_RX_DATA[23].DATAIN
RD_DATA[24] => CHNL_RX_DATA[24].DATAIN
RD_DATA[25] => CHNL_RX_DATA[25].DATAIN
RD_DATA[26] => CHNL_RX_DATA[26].DATAIN
RD_DATA[27] => CHNL_RX_DATA[27].DATAIN
RD_DATA[28] => CHNL_RX_DATA[28].DATAIN
RD_DATA[29] => CHNL_RX_DATA[29].DATAIN
RD_DATA[30] => CHNL_RX_DATA[30].DATAIN
RD_DATA[31] => CHNL_RX_DATA[31].DATAIN
RD_DATA[32] => CHNL_RX_DATA[32].DATAIN
RD_DATA[33] => CHNL_RX_DATA[33].DATAIN
RD_DATA[34] => CHNL_RX_DATA[34].DATAIN
RD_DATA[35] => CHNL_RX_DATA[35].DATAIN
RD_DATA[36] => CHNL_RX_DATA[36].DATAIN
RD_DATA[37] => CHNL_RX_DATA[37].DATAIN
RD_DATA[38] => CHNL_RX_DATA[38].DATAIN
RD_DATA[39] => CHNL_RX_DATA[39].DATAIN
RD_DATA[40] => CHNL_RX_DATA[40].DATAIN
RD_DATA[41] => CHNL_RX_DATA[41].DATAIN
RD_DATA[42] => CHNL_RX_DATA[42].DATAIN
RD_DATA[43] => CHNL_RX_DATA[43].DATAIN
RD_DATA[44] => CHNL_RX_DATA[44].DATAIN
RD_DATA[45] => CHNL_RX_DATA[45].DATAIN
RD_DATA[46] => CHNL_RX_DATA[46].DATAIN
RD_DATA[47] => CHNL_RX_DATA[47].DATAIN
RD_DATA[48] => CHNL_RX_DATA[48].DATAIN
RD_DATA[49] => CHNL_RX_DATA[49].DATAIN
RD_DATA[50] => CHNL_RX_DATA[50].DATAIN
RD_DATA[51] => CHNL_RX_DATA[51].DATAIN
RD_DATA[52] => CHNL_RX_DATA[52].DATAIN
RD_DATA[53] => CHNL_RX_DATA[53].DATAIN
RD_DATA[54] => CHNL_RX_DATA[54].DATAIN
RD_DATA[55] => CHNL_RX_DATA[55].DATAIN
RD_DATA[56] => CHNL_RX_DATA[56].DATAIN
RD_DATA[57] => CHNL_RX_DATA[57].DATAIN
RD_DATA[58] => CHNL_RX_DATA[58].DATAIN
RD_DATA[59] => CHNL_RX_DATA[59].DATAIN
RD_DATA[60] => CHNL_RX_DATA[60].DATAIN
RD_DATA[61] => CHNL_RX_DATA[61].DATAIN
RD_DATA[62] => CHNL_RX_DATA[62].DATAIN
RD_DATA[63] => CHNL_RX_DATA[63].DATAIN
RD_EMPTY => wDataRead.IN0
RD_EMPTY => CHNL_RX_DATA_VALID.DATAIN
RD_EN <= CHNL_RX_DATA_REN.DB_MAX_OUTPUT_PORT_TYPE
CHNL_CLK => CHNL_CLK.IN1
CHNL_RX <= CHNL_RX.DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_ACK => rChnlRxAck.DATAA
CHNL_RX_LAST <= RX_LAST.DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[0] <= RX_LEN[0].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[1] <= RX_LEN[1].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[2] <= RX_LEN[2].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[3] <= RX_LEN[3].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[4] <= RX_LEN[4].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[5] <= RX_LEN[5].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[6] <= RX_LEN[6].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[7] <= RX_LEN[7].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[8] <= RX_LEN[8].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[9] <= RX_LEN[9].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[10] <= RX_LEN[10].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[11] <= RX_LEN[11].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[12] <= RX_LEN[12].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[13] <= RX_LEN[13].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[14] <= RX_LEN[14].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[15] <= RX_LEN[15].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[16] <= RX_LEN[16].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[17] <= RX_LEN[17].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[18] <= RX_LEN[18].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[19] <= RX_LEN[19].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[20] <= RX_LEN[20].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[21] <= RX_LEN[21].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[22] <= RX_LEN[22].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[23] <= RX_LEN[23].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[24] <= RX_LEN[24].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[25] <= RX_LEN[25].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[26] <= RX_LEN[26].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[27] <= RX_LEN[27].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[28] <= RX_LEN[28].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[29] <= RX_LEN[29].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[30] <= RX_LEN[30].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[31] <= RX_LEN[31].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[0] <= RX_OFF[0].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[1] <= RX_OFF[1].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[2] <= RX_OFF[2].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[3] <= RX_OFF[3].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[4] <= RX_OFF[4].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[5] <= RX_OFF[5].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[6] <= RX_OFF[6].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[7] <= RX_OFF[7].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[8] <= RX_OFF[8].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[9] <= RX_OFF[9].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[10] <= RX_OFF[10].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[11] <= RX_OFF[11].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[12] <= RX_OFF[12].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[13] <= RX_OFF[13].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[14] <= RX_OFF[14].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[15] <= RX_OFF[15].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[16] <= RX_OFF[16].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[17] <= RX_OFF[17].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[18] <= RX_OFF[18].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[19] <= RX_OFF[19].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[20] <= RX_OFF[20].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[21] <= RX_OFF[21].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[22] <= RX_OFF[22].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[23] <= RX_OFF[23].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[24] <= RX_OFF[24].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[25] <= RX_OFF[25].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[26] <= RX_OFF[26].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[27] <= RX_OFF[27].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[28] <= RX_OFF[28].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[29] <= RX_OFF[29].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[30] <= RX_OFF[30].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[0] <= RD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[1] <= RD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[2] <= RD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[3] <= RD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[4] <= RD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[5] <= RD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[6] <= RD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[7] <= RD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[8] <= RD_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[9] <= RD_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[10] <= RD_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[11] <= RD_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[12] <= RD_DATA[12].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[13] <= RD_DATA[13].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[14] <= RD_DATA[14].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[15] <= RD_DATA[15].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[16] <= RD_DATA[16].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[17] <= RD_DATA[17].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[18] <= RD_DATA[18].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[19] <= RD_DATA[19].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[20] <= RD_DATA[20].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[21] <= RD_DATA[21].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[22] <= RD_DATA[22].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[23] <= RD_DATA[23].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[24] <= RD_DATA[24].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[25] <= RD_DATA[25].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[26] <= RD_DATA[26].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[27] <= RD_DATA[27].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[28] <= RD_DATA[28].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[29] <= RD_DATA[29].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[30] <= RD_DATA[30].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[31] <= RD_DATA[31].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[32] <= RD_DATA[32].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[33] <= RD_DATA[33].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[34] <= RD_DATA[34].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[35] <= RD_DATA[35].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[36] <= RD_DATA[36].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[37] <= RD_DATA[37].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[38] <= RD_DATA[38].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[39] <= RD_DATA[39].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[40] <= RD_DATA[40].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[41] <= RD_DATA[41].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[42] <= RD_DATA[42].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[43] <= RD_DATA[43].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[44] <= RD_DATA[44].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[45] <= RD_DATA[45].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[46] <= RD_DATA[46].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[47] <= RD_DATA[47].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[48] <= RD_DATA[48].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[49] <= RD_DATA[49].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[50] <= RD_DATA[50].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[51] <= RD_DATA[51].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[52] <= RD_DATA[52].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[53] <= RD_DATA[53].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[54] <= RD_DATA[54].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[55] <= RD_DATA[55].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[56] <= RD_DATA[56].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[57] <= RD_DATA[57].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[58] <= RD_DATA[58].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[59] <= RD_DATA[59].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[60] <= RD_DATA[60].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[61] <= RD_DATA[61].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[62] <= RD_DATA[62].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[63] <= RD_DATA[63].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA_VALID <= RD_EMPTY.DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA_REN => wDataRead.IN1
CHNL_RX_DATA_REN => RD_EN.DATAIN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig
CLK_A => CLK_A.IN1
CLK_A_SEND => CLK_A_SEND.IN1
CLK_A_RECV <= syncff:sigBtoA.OUT_SYNC
CLK_B => CLK_B.IN1
CLK_B_RECV <= syncff:sigAtoB.OUT_SYNC
CLK_B_SEND => CLK_B_SEND.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigAtoB
CLK => CLK.IN2
IN_ASYNC => IN_ASYNC.IN1
OUT_SYNC <= ff:metaFF.Q


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigAtoB|ff:syncFF
CLK => Q~reg0.CLK
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigAtoB|ff:metaFF
CLK => Q~reg0.CLK
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigBtoA
CLK => CLK.IN2
IN_ASYNC => IN_ASYNC.IN1
OUT_SYNC <= ff:metaFF.Q


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigBtoA|ff:syncFF
CLK => Q~reg0.CLK
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigBtoA|ff:metaFF
CLK => Q~reg0.CLK
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|syncff:rxAckSig
CLK => CLK.IN2
IN_ASYNC => IN_ASYNC.IN1
OUT_SYNC <= ff:metaFF.Q


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|syncff:rxAckSig|ff:syncFF
CLK => Q~reg0.CLK
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|syncff:rxAckSig|ff:metaFF
CLK => Q~reg0.CLK
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync
CLK_A => CLK_A.IN1
CLK_A_SEND => CLK_A_SEND.IN1
CLK_A_RECV <= syncff:sigBtoA.OUT_SYNC
CLK_B => CLK_B.IN1
CLK_B_RECV <= syncff:sigAtoB.OUT_SYNC
CLK_B_SEND => CLK_B_SEND.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigAtoB
CLK => CLK.IN2
IN_ASYNC => IN_ASYNC.IN1
OUT_SYNC <= ff:metaFF.Q


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigAtoB|ff:syncFF
CLK => Q~reg0.CLK
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigAtoB|ff:metaFF
CLK => Q~reg0.CLK
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigBtoA
CLK => CLK.IN2
IN_ASYNC => IN_ASYNC.IN1
OUT_SYNC <= ff:metaFF.Q


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigBtoA|ff:syncFF
CLK => Q~reg0.CLK
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigBtoA|ff:metaFF
CLK => Q~reg0.CLK
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort
CLK => CLK.IN2
RST => rWideRst.OUTPUTSELECT
RST => rWideRst.OUTPUTSELECT
RST => rWideRst.OUTPUTSELECT
RST => rWideRst.OUTPUTSELECT
RST => rWideRst[0].DATAIN
CONFIG_MAX_PAYLOAD_SIZE[0] => tx_port_writer:writer.CONFIG_MAX_PAYLOAD_SIZE[0]
CONFIG_MAX_PAYLOAD_SIZE[1] => tx_port_writer:writer.CONFIG_MAX_PAYLOAD_SIZE[1]
CONFIG_MAX_PAYLOAD_SIZE[2] => tx_port_writer:writer.CONFIG_MAX_PAYLOAD_SIZE[2]
TXN <= tx_port_writer:writer.TXN
TXN_ACK => tx_port_writer:writer.TXN_ACK
TXN_LEN[0] <= tx_port_writer:writer.TXN_LEN[0]
TXN_LEN[1] <= tx_port_writer:writer.TXN_LEN[1]
TXN_LEN[2] <= tx_port_writer:writer.TXN_LEN[2]
TXN_LEN[3] <= tx_port_writer:writer.TXN_LEN[3]
TXN_LEN[4] <= tx_port_writer:writer.TXN_LEN[4]
TXN_LEN[5] <= tx_port_writer:writer.TXN_LEN[5]
TXN_LEN[6] <= tx_port_writer:writer.TXN_LEN[6]
TXN_LEN[7] <= tx_port_writer:writer.TXN_LEN[7]
TXN_LEN[8] <= tx_port_writer:writer.TXN_LEN[8]
TXN_LEN[9] <= tx_port_writer:writer.TXN_LEN[9]
TXN_LEN[10] <= tx_port_writer:writer.TXN_LEN[10]
TXN_LEN[11] <= tx_port_writer:writer.TXN_LEN[11]
TXN_LEN[12] <= tx_port_writer:writer.TXN_LEN[12]
TXN_LEN[13] <= tx_port_writer:writer.TXN_LEN[13]
TXN_LEN[14] <= tx_port_writer:writer.TXN_LEN[14]
TXN_LEN[15] <= tx_port_writer:writer.TXN_LEN[15]
TXN_LEN[16] <= tx_port_writer:writer.TXN_LEN[16]
TXN_LEN[17] <= tx_port_writer:writer.TXN_LEN[17]
TXN_LEN[18] <= tx_port_writer:writer.TXN_LEN[18]
TXN_LEN[19] <= tx_port_writer:writer.TXN_LEN[19]
TXN_LEN[20] <= tx_port_writer:writer.TXN_LEN[20]
TXN_LEN[21] <= tx_port_writer:writer.TXN_LEN[21]
TXN_LEN[22] <= tx_port_writer:writer.TXN_LEN[22]
TXN_LEN[23] <= tx_port_writer:writer.TXN_LEN[23]
TXN_LEN[24] <= tx_port_writer:writer.TXN_LEN[24]
TXN_LEN[25] <= tx_port_writer:writer.TXN_LEN[25]
TXN_LEN[26] <= tx_port_writer:writer.TXN_LEN[26]
TXN_LEN[27] <= tx_port_writer:writer.TXN_LEN[27]
TXN_LEN[28] <= tx_port_writer:writer.TXN_LEN[28]
TXN_LEN[29] <= tx_port_writer:writer.TXN_LEN[29]
TXN_LEN[30] <= tx_port_writer:writer.TXN_LEN[30]
TXN_LEN[31] <= tx_port_writer:writer.TXN_LEN[31]
TXN_OFF_LAST[0] <= tx_port_writer:writer.TXN_OFF_LAST[0]
TXN_OFF_LAST[1] <= tx_port_writer:writer.TXN_OFF_LAST[1]
TXN_OFF_LAST[2] <= tx_port_writer:writer.TXN_OFF_LAST[2]
TXN_OFF_LAST[3] <= tx_port_writer:writer.TXN_OFF_LAST[3]
TXN_OFF_LAST[4] <= tx_port_writer:writer.TXN_OFF_LAST[4]
TXN_OFF_LAST[5] <= tx_port_writer:writer.TXN_OFF_LAST[5]
TXN_OFF_LAST[6] <= tx_port_writer:writer.TXN_OFF_LAST[6]
TXN_OFF_LAST[7] <= tx_port_writer:writer.TXN_OFF_LAST[7]
TXN_OFF_LAST[8] <= tx_port_writer:writer.TXN_OFF_LAST[8]
TXN_OFF_LAST[9] <= tx_port_writer:writer.TXN_OFF_LAST[9]
TXN_OFF_LAST[10] <= tx_port_writer:writer.TXN_OFF_LAST[10]
TXN_OFF_LAST[11] <= tx_port_writer:writer.TXN_OFF_LAST[11]
TXN_OFF_LAST[12] <= tx_port_writer:writer.TXN_OFF_LAST[12]
TXN_OFF_LAST[13] <= tx_port_writer:writer.TXN_OFF_LAST[13]
TXN_OFF_LAST[14] <= tx_port_writer:writer.TXN_OFF_LAST[14]
TXN_OFF_LAST[15] <= tx_port_writer:writer.TXN_OFF_LAST[15]
TXN_OFF_LAST[16] <= tx_port_writer:writer.TXN_OFF_LAST[16]
TXN_OFF_LAST[17] <= tx_port_writer:writer.TXN_OFF_LAST[17]
TXN_OFF_LAST[18] <= tx_port_writer:writer.TXN_OFF_LAST[18]
TXN_OFF_LAST[19] <= tx_port_writer:writer.TXN_OFF_LAST[19]
TXN_OFF_LAST[20] <= tx_port_writer:writer.TXN_OFF_LAST[20]
TXN_OFF_LAST[21] <= tx_port_writer:writer.TXN_OFF_LAST[21]
TXN_OFF_LAST[22] <= tx_port_writer:writer.TXN_OFF_LAST[22]
TXN_OFF_LAST[23] <= tx_port_writer:writer.TXN_OFF_LAST[23]
TXN_OFF_LAST[24] <= tx_port_writer:writer.TXN_OFF_LAST[24]
TXN_OFF_LAST[25] <= tx_port_writer:writer.TXN_OFF_LAST[25]
TXN_OFF_LAST[26] <= tx_port_writer:writer.TXN_OFF_LAST[26]
TXN_OFF_LAST[27] <= tx_port_writer:writer.TXN_OFF_LAST[27]
TXN_OFF_LAST[28] <= tx_port_writer:writer.TXN_OFF_LAST[28]
TXN_OFF_LAST[29] <= tx_port_writer:writer.TXN_OFF_LAST[29]
TXN_OFF_LAST[30] <= tx_port_writer:writer.TXN_OFF_LAST[30]
TXN_OFF_LAST[31] <= tx_port_writer:writer.TXN_OFF_LAST[31]
TXN_DONE_LEN[0] <= tx_port_writer:writer.TXN_DONE_LEN[0]
TXN_DONE_LEN[1] <= tx_port_writer:writer.TXN_DONE_LEN[1]
TXN_DONE_LEN[2] <= tx_port_writer:writer.TXN_DONE_LEN[2]
TXN_DONE_LEN[3] <= tx_port_writer:writer.TXN_DONE_LEN[3]
TXN_DONE_LEN[4] <= tx_port_writer:writer.TXN_DONE_LEN[4]
TXN_DONE_LEN[5] <= tx_port_writer:writer.TXN_DONE_LEN[5]
TXN_DONE_LEN[6] <= tx_port_writer:writer.TXN_DONE_LEN[6]
TXN_DONE_LEN[7] <= tx_port_writer:writer.TXN_DONE_LEN[7]
TXN_DONE_LEN[8] <= tx_port_writer:writer.TXN_DONE_LEN[8]
TXN_DONE_LEN[9] <= tx_port_writer:writer.TXN_DONE_LEN[9]
TXN_DONE_LEN[10] <= tx_port_writer:writer.TXN_DONE_LEN[10]
TXN_DONE_LEN[11] <= tx_port_writer:writer.TXN_DONE_LEN[11]
TXN_DONE_LEN[12] <= tx_port_writer:writer.TXN_DONE_LEN[12]
TXN_DONE_LEN[13] <= tx_port_writer:writer.TXN_DONE_LEN[13]
TXN_DONE_LEN[14] <= tx_port_writer:writer.TXN_DONE_LEN[14]
TXN_DONE_LEN[15] <= tx_port_writer:writer.TXN_DONE_LEN[15]
TXN_DONE_LEN[16] <= tx_port_writer:writer.TXN_DONE_LEN[16]
TXN_DONE_LEN[17] <= tx_port_writer:writer.TXN_DONE_LEN[17]
TXN_DONE_LEN[18] <= tx_port_writer:writer.TXN_DONE_LEN[18]
TXN_DONE_LEN[19] <= tx_port_writer:writer.TXN_DONE_LEN[19]
TXN_DONE_LEN[20] <= tx_port_writer:writer.TXN_DONE_LEN[20]
TXN_DONE_LEN[21] <= tx_port_writer:writer.TXN_DONE_LEN[21]
TXN_DONE_LEN[22] <= tx_port_writer:writer.TXN_DONE_LEN[22]
TXN_DONE_LEN[23] <= tx_port_writer:writer.TXN_DONE_LEN[23]
TXN_DONE_LEN[24] <= tx_port_writer:writer.TXN_DONE_LEN[24]
TXN_DONE_LEN[25] <= tx_port_writer:writer.TXN_DONE_LEN[25]
TXN_DONE_LEN[26] <= tx_port_writer:writer.TXN_DONE_LEN[26]
TXN_DONE_LEN[27] <= tx_port_writer:writer.TXN_DONE_LEN[27]
TXN_DONE_LEN[28] <= tx_port_writer:writer.TXN_DONE_LEN[28]
TXN_DONE_LEN[29] <= tx_port_writer:writer.TXN_DONE_LEN[29]
TXN_DONE_LEN[30] <= tx_port_writer:writer.TXN_DONE_LEN[30]
TXN_DONE_LEN[31] <= tx_port_writer:writer.TXN_DONE_LEN[31]
TXN_DONE <= tx_port_writer:writer.TXN_DONE
TXN_DONE_ACK => tx_port_writer:writer.TXN_DONE_ACK
SG_DATA[0] => SG_DATA[0].IN1
SG_DATA[1] => SG_DATA[1].IN1
SG_DATA[2] => SG_DATA[2].IN1
SG_DATA[3] => SG_DATA[3].IN1
SG_DATA[4] => SG_DATA[4].IN1
SG_DATA[5] => SG_DATA[5].IN1
SG_DATA[6] => SG_DATA[6].IN1
SG_DATA[7] => SG_DATA[7].IN1
SG_DATA[8] => SG_DATA[8].IN1
SG_DATA[9] => SG_DATA[9].IN1
SG_DATA[10] => SG_DATA[10].IN1
SG_DATA[11] => SG_DATA[11].IN1
SG_DATA[12] => SG_DATA[12].IN1
SG_DATA[13] => SG_DATA[13].IN1
SG_DATA[14] => SG_DATA[14].IN1
SG_DATA[15] => SG_DATA[15].IN1
SG_DATA[16] => SG_DATA[16].IN1
SG_DATA[17] => SG_DATA[17].IN1
SG_DATA[18] => SG_DATA[18].IN1
SG_DATA[19] => SG_DATA[19].IN1
SG_DATA[20] => SG_DATA[20].IN1
SG_DATA[21] => SG_DATA[21].IN1
SG_DATA[22] => SG_DATA[22].IN1
SG_DATA[23] => SG_DATA[23].IN1
SG_DATA[24] => SG_DATA[24].IN1
SG_DATA[25] => SG_DATA[25].IN1
SG_DATA[26] => SG_DATA[26].IN1
SG_DATA[27] => SG_DATA[27].IN1
SG_DATA[28] => SG_DATA[28].IN1
SG_DATA[29] => SG_DATA[29].IN1
SG_DATA[30] => SG_DATA[30].IN1
SG_DATA[31] => SG_DATA[31].IN1
SG_DATA[32] => SG_DATA[32].IN1
SG_DATA[33] => SG_DATA[33].IN1
SG_DATA[34] => SG_DATA[34].IN1
SG_DATA[35] => SG_DATA[35].IN1
SG_DATA[36] => SG_DATA[36].IN1
SG_DATA[37] => SG_DATA[37].IN1
SG_DATA[38] => SG_DATA[38].IN1
SG_DATA[39] => SG_DATA[39].IN1
SG_DATA[40] => SG_DATA[40].IN1
SG_DATA[41] => SG_DATA[41].IN1
SG_DATA[42] => SG_DATA[42].IN1
SG_DATA[43] => SG_DATA[43].IN1
SG_DATA[44] => SG_DATA[44].IN1
SG_DATA[45] => SG_DATA[45].IN1
SG_DATA[46] => SG_DATA[46].IN1
SG_DATA[47] => SG_DATA[47].IN1
SG_DATA[48] => SG_DATA[48].IN1
SG_DATA[49] => SG_DATA[49].IN1
SG_DATA[50] => SG_DATA[50].IN1
SG_DATA[51] => SG_DATA[51].IN1
SG_DATA[52] => SG_DATA[52].IN1
SG_DATA[53] => SG_DATA[53].IN1
SG_DATA[54] => SG_DATA[54].IN1
SG_DATA[55] => SG_DATA[55].IN1
SG_DATA[56] => SG_DATA[56].IN1
SG_DATA[57] => SG_DATA[57].IN1
SG_DATA[58] => SG_DATA[58].IN1
SG_DATA[59] => SG_DATA[59].IN1
SG_DATA[60] => SG_DATA[60].IN1
SG_DATA[61] => SG_DATA[61].IN1
SG_DATA[62] => SG_DATA[62].IN1
SG_DATA[63] => SG_DATA[63].IN1
SG_DATA_EMPTY => SG_DATA_EMPTY.IN1
SG_DATA_REN <= sg_list_reader_64:sgListReader.BUF_DATA_REN
SG_RST <= tx_port_writer:writer.SG_RST
SG_ERR => tx_port_monitor_64:monitor.TX_ERR
SG_ERR => tx_port_writer:writer.SG_ERR
TX_REQ <= tx_port_writer:writer.TX_REQ
TX_REQ_ACK => TX_REQ_ACK.IN1
TX_ADDR[0] <= tx_port_writer:writer.TX_ADDR[0]
TX_ADDR[1] <= tx_port_writer:writer.TX_ADDR[1]
TX_ADDR[2] <= tx_port_writer:writer.TX_ADDR[2]
TX_ADDR[3] <= tx_port_writer:writer.TX_ADDR[3]
TX_ADDR[4] <= tx_port_writer:writer.TX_ADDR[4]
TX_ADDR[5] <= tx_port_writer:writer.TX_ADDR[5]
TX_ADDR[6] <= tx_port_writer:writer.TX_ADDR[6]
TX_ADDR[7] <= tx_port_writer:writer.TX_ADDR[7]
TX_ADDR[8] <= tx_port_writer:writer.TX_ADDR[8]
TX_ADDR[9] <= tx_port_writer:writer.TX_ADDR[9]
TX_ADDR[10] <= tx_port_writer:writer.TX_ADDR[10]
TX_ADDR[11] <= tx_port_writer:writer.TX_ADDR[11]
TX_ADDR[12] <= tx_port_writer:writer.TX_ADDR[12]
TX_ADDR[13] <= tx_port_writer:writer.TX_ADDR[13]
TX_ADDR[14] <= tx_port_writer:writer.TX_ADDR[14]
TX_ADDR[15] <= tx_port_writer:writer.TX_ADDR[15]
TX_ADDR[16] <= tx_port_writer:writer.TX_ADDR[16]
TX_ADDR[17] <= tx_port_writer:writer.TX_ADDR[17]
TX_ADDR[18] <= tx_port_writer:writer.TX_ADDR[18]
TX_ADDR[19] <= tx_port_writer:writer.TX_ADDR[19]
TX_ADDR[20] <= tx_port_writer:writer.TX_ADDR[20]
TX_ADDR[21] <= tx_port_writer:writer.TX_ADDR[21]
TX_ADDR[22] <= tx_port_writer:writer.TX_ADDR[22]
TX_ADDR[23] <= tx_port_writer:writer.TX_ADDR[23]
TX_ADDR[24] <= tx_port_writer:writer.TX_ADDR[24]
TX_ADDR[25] <= tx_port_writer:writer.TX_ADDR[25]
TX_ADDR[26] <= tx_port_writer:writer.TX_ADDR[26]
TX_ADDR[27] <= tx_port_writer:writer.TX_ADDR[27]
TX_ADDR[28] <= tx_port_writer:writer.TX_ADDR[28]
TX_ADDR[29] <= tx_port_writer:writer.TX_ADDR[29]
TX_ADDR[30] <= tx_port_writer:writer.TX_ADDR[30]
TX_ADDR[31] <= tx_port_writer:writer.TX_ADDR[31]
TX_ADDR[32] <= tx_port_writer:writer.TX_ADDR[32]
TX_ADDR[33] <= tx_port_writer:writer.TX_ADDR[33]
TX_ADDR[34] <= tx_port_writer:writer.TX_ADDR[34]
TX_ADDR[35] <= tx_port_writer:writer.TX_ADDR[35]
TX_ADDR[36] <= tx_port_writer:writer.TX_ADDR[36]
TX_ADDR[37] <= tx_port_writer:writer.TX_ADDR[37]
TX_ADDR[38] <= tx_port_writer:writer.TX_ADDR[38]
TX_ADDR[39] <= tx_port_writer:writer.TX_ADDR[39]
TX_ADDR[40] <= tx_port_writer:writer.TX_ADDR[40]
TX_ADDR[41] <= tx_port_writer:writer.TX_ADDR[41]
TX_ADDR[42] <= tx_port_writer:writer.TX_ADDR[42]
TX_ADDR[43] <= tx_port_writer:writer.TX_ADDR[43]
TX_ADDR[44] <= tx_port_writer:writer.TX_ADDR[44]
TX_ADDR[45] <= tx_port_writer:writer.TX_ADDR[45]
TX_ADDR[46] <= tx_port_writer:writer.TX_ADDR[46]
TX_ADDR[47] <= tx_port_writer:writer.TX_ADDR[47]
TX_ADDR[48] <= tx_port_writer:writer.TX_ADDR[48]
TX_ADDR[49] <= tx_port_writer:writer.TX_ADDR[49]
TX_ADDR[50] <= tx_port_writer:writer.TX_ADDR[50]
TX_ADDR[51] <= tx_port_writer:writer.TX_ADDR[51]
TX_ADDR[52] <= tx_port_writer:writer.TX_ADDR[52]
TX_ADDR[53] <= tx_port_writer:writer.TX_ADDR[53]
TX_ADDR[54] <= tx_port_writer:writer.TX_ADDR[54]
TX_ADDR[55] <= tx_port_writer:writer.TX_ADDR[55]
TX_ADDR[56] <= tx_port_writer:writer.TX_ADDR[56]
TX_ADDR[57] <= tx_port_writer:writer.TX_ADDR[57]
TX_ADDR[58] <= tx_port_writer:writer.TX_ADDR[58]
TX_ADDR[59] <= tx_port_writer:writer.TX_ADDR[59]
TX_ADDR[60] <= tx_port_writer:writer.TX_ADDR[60]
TX_ADDR[61] <= tx_port_writer:writer.TX_ADDR[61]
TX_ADDR[62] <= tx_port_writer:writer.TX_ADDR[62]
TX_ADDR[63] <= tx_port_writer:writer.TX_ADDR[63]
TX_LEN[0] <= TX_LEN[0].DB_MAX_OUTPUT_PORT_TYPE
TX_LEN[1] <= tx_port_writer:writer.TX_LEN[1]
TX_LEN[2] <= tx_port_writer:writer.TX_LEN[2]
TX_LEN[3] <= tx_port_writer:writer.TX_LEN[3]
TX_LEN[4] <= tx_port_writer:writer.TX_LEN[4]
TX_LEN[5] <= tx_port_writer:writer.TX_LEN[5]
TX_LEN[6] <= tx_port_writer:writer.TX_LEN[6]
TX_LEN[7] <= tx_port_writer:writer.TX_LEN[7]
TX_LEN[8] <= tx_port_writer:writer.TX_LEN[8]
TX_LEN[9] <= tx_port_writer:writer.TX_LEN[9]
TX_DATA[0] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[1] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[2] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[3] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[4] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[5] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[6] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[7] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[8] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[9] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[10] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[11] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[12] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[13] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[14] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[15] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[16] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[17] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[18] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[19] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[20] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[21] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[22] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[23] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[24] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[25] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[26] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[27] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[28] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[29] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[30] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[31] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[32] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[33] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[34] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[35] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[36] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[37] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[38] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[39] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[40] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[41] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[42] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[43] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[44] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[45] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[46] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[47] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[48] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[49] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[50] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[51] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[52] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[53] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[54] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[55] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[56] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[57] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[58] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[59] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[60] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[61] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[62] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[63] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA_REN => TX_DATA_REN.IN1
TX_SENT => tx_port_writer:writer.TX_SENT
CHNL_CLK => tx_port_channel_gate_64:gate.CHNL_CLK
CHNL_TX => tx_port_channel_gate_64:gate.CHNL_TX
CHNL_TX_ACK <= tx_port_channel_gate_64:gate.CHNL_TX_ACK
CHNL_TX_LAST => tx_port_channel_gate_64:gate.CHNL_TX_LAST
CHNL_TX_LEN[0] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[0]
CHNL_TX_LEN[1] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[1]
CHNL_TX_LEN[2] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[2]
CHNL_TX_LEN[3] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[3]
CHNL_TX_LEN[4] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[4]
CHNL_TX_LEN[5] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[5]
CHNL_TX_LEN[6] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[6]
CHNL_TX_LEN[7] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[7]
CHNL_TX_LEN[8] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[8]
CHNL_TX_LEN[9] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[9]
CHNL_TX_LEN[10] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[10]
CHNL_TX_LEN[11] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[11]
CHNL_TX_LEN[12] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[12]
CHNL_TX_LEN[13] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[13]
CHNL_TX_LEN[14] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[14]
CHNL_TX_LEN[15] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[15]
CHNL_TX_LEN[16] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[16]
CHNL_TX_LEN[17] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[17]
CHNL_TX_LEN[18] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[18]
CHNL_TX_LEN[19] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[19]
CHNL_TX_LEN[20] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[20]
CHNL_TX_LEN[21] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[21]
CHNL_TX_LEN[22] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[22]
CHNL_TX_LEN[23] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[23]
CHNL_TX_LEN[24] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[24]
CHNL_TX_LEN[25] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[25]
CHNL_TX_LEN[26] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[26]
CHNL_TX_LEN[27] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[27]
CHNL_TX_LEN[28] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[28]
CHNL_TX_LEN[29] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[29]
CHNL_TX_LEN[30] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[30]
CHNL_TX_LEN[31] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[31]
CHNL_TX_OFF[0] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[0]
CHNL_TX_OFF[1] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[1]
CHNL_TX_OFF[2] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[2]
CHNL_TX_OFF[3] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[3]
CHNL_TX_OFF[4] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[4]
CHNL_TX_OFF[5] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[5]
CHNL_TX_OFF[6] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[6]
CHNL_TX_OFF[7] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[7]
CHNL_TX_OFF[8] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[8]
CHNL_TX_OFF[9] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[9]
CHNL_TX_OFF[10] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[10]
CHNL_TX_OFF[11] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[11]
CHNL_TX_OFF[12] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[12]
CHNL_TX_OFF[13] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[13]
CHNL_TX_OFF[14] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[14]
CHNL_TX_OFF[15] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[15]
CHNL_TX_OFF[16] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[16]
CHNL_TX_OFF[17] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[17]
CHNL_TX_OFF[18] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[18]
CHNL_TX_OFF[19] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[19]
CHNL_TX_OFF[20] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[20]
CHNL_TX_OFF[21] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[21]
CHNL_TX_OFF[22] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[22]
CHNL_TX_OFF[23] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[23]
CHNL_TX_OFF[24] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[24]
CHNL_TX_OFF[25] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[25]
CHNL_TX_OFF[26] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[26]
CHNL_TX_OFF[27] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[27]
CHNL_TX_OFF[28] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[28]
CHNL_TX_OFF[29] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[29]
CHNL_TX_OFF[30] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[30]
CHNL_TX_DATA[0] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[0]
CHNL_TX_DATA[1] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[1]
CHNL_TX_DATA[2] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[2]
CHNL_TX_DATA[3] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[3]
CHNL_TX_DATA[4] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[4]
CHNL_TX_DATA[5] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[5]
CHNL_TX_DATA[6] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[6]
CHNL_TX_DATA[7] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[7]
CHNL_TX_DATA[8] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[8]
CHNL_TX_DATA[9] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[9]
CHNL_TX_DATA[10] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[10]
CHNL_TX_DATA[11] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[11]
CHNL_TX_DATA[12] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[12]
CHNL_TX_DATA[13] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[13]
CHNL_TX_DATA[14] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[14]
CHNL_TX_DATA[15] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[15]
CHNL_TX_DATA[16] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[16]
CHNL_TX_DATA[17] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[17]
CHNL_TX_DATA[18] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[18]
CHNL_TX_DATA[19] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[19]
CHNL_TX_DATA[20] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[20]
CHNL_TX_DATA[21] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[21]
CHNL_TX_DATA[22] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[22]
CHNL_TX_DATA[23] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[23]
CHNL_TX_DATA[24] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[24]
CHNL_TX_DATA[25] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[25]
CHNL_TX_DATA[26] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[26]
CHNL_TX_DATA[27] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[27]
CHNL_TX_DATA[28] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[28]
CHNL_TX_DATA[29] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[29]
CHNL_TX_DATA[30] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[30]
CHNL_TX_DATA[31] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[31]
CHNL_TX_DATA[32] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[32]
CHNL_TX_DATA[33] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[33]
CHNL_TX_DATA[34] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[34]
CHNL_TX_DATA[35] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[35]
CHNL_TX_DATA[36] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[36]
CHNL_TX_DATA[37] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[37]
CHNL_TX_DATA[38] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[38]
CHNL_TX_DATA[39] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[39]
CHNL_TX_DATA[40] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[40]
CHNL_TX_DATA[41] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[41]
CHNL_TX_DATA[42] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[42]
CHNL_TX_DATA[43] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[43]
CHNL_TX_DATA[44] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[44]
CHNL_TX_DATA[45] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[45]
CHNL_TX_DATA[46] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[46]
CHNL_TX_DATA[47] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[47]
CHNL_TX_DATA[48] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[48]
CHNL_TX_DATA[49] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[49]
CHNL_TX_DATA[50] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[50]
CHNL_TX_DATA[51] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[51]
CHNL_TX_DATA[52] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[52]
CHNL_TX_DATA[53] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[53]
CHNL_TX_DATA[54] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[54]
CHNL_TX_DATA[55] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[55]
CHNL_TX_DATA[56] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[56]
CHNL_TX_DATA[57] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[57]
CHNL_TX_DATA[58] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[58]
CHNL_TX_DATA[59] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[59]
CHNL_TX_DATA[60] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[60]
CHNL_TX_DATA[61] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[61]
CHNL_TX_DATA[62] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[62]
CHNL_TX_DATA[63] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[63]
CHNL_TX_DATA_VALID => tx_port_channel_gate_64:gate.CHNL_TX_DATA_VALID
CHNL_TX_DATA_REN <= tx_port_channel_gate_64:gate.CHNL_TX_DATA_REN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate
RST => rChnlTx.OUTPUTSELECT
RST => async_fifo:fifo.WR_RST
RST => async_fifo:fifo.RD_RST
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rFifoWen.OUTPUTSELECT
RST => rAck.OUTPUTSELECT
RST => rPause.OUTPUTSELECT
RST => rClosed.OUTPUTSELECT
RD_CLK => async_fifo:fifo.RD_CLK
RD_DATA[0] <= async_fifo:fifo.RD_DATA[0]
RD_DATA[1] <= async_fifo:fifo.RD_DATA[1]
RD_DATA[2] <= async_fifo:fifo.RD_DATA[2]
RD_DATA[3] <= async_fifo:fifo.RD_DATA[3]
RD_DATA[4] <= async_fifo:fifo.RD_DATA[4]
RD_DATA[5] <= async_fifo:fifo.RD_DATA[5]
RD_DATA[6] <= async_fifo:fifo.RD_DATA[6]
RD_DATA[7] <= async_fifo:fifo.RD_DATA[7]
RD_DATA[8] <= async_fifo:fifo.RD_DATA[8]
RD_DATA[9] <= async_fifo:fifo.RD_DATA[9]
RD_DATA[10] <= async_fifo:fifo.RD_DATA[10]
RD_DATA[11] <= async_fifo:fifo.RD_DATA[11]
RD_DATA[12] <= async_fifo:fifo.RD_DATA[12]
RD_DATA[13] <= async_fifo:fifo.RD_DATA[13]
RD_DATA[14] <= async_fifo:fifo.RD_DATA[14]
RD_DATA[15] <= async_fifo:fifo.RD_DATA[15]
RD_DATA[16] <= async_fifo:fifo.RD_DATA[16]
RD_DATA[17] <= async_fifo:fifo.RD_DATA[17]
RD_DATA[18] <= async_fifo:fifo.RD_DATA[18]
RD_DATA[19] <= async_fifo:fifo.RD_DATA[19]
RD_DATA[20] <= async_fifo:fifo.RD_DATA[20]
RD_DATA[21] <= async_fifo:fifo.RD_DATA[21]
RD_DATA[22] <= async_fifo:fifo.RD_DATA[22]
RD_DATA[23] <= async_fifo:fifo.RD_DATA[23]
RD_DATA[24] <= async_fifo:fifo.RD_DATA[24]
RD_DATA[25] <= async_fifo:fifo.RD_DATA[25]
RD_DATA[26] <= async_fifo:fifo.RD_DATA[26]
RD_DATA[27] <= async_fifo:fifo.RD_DATA[27]
RD_DATA[28] <= async_fifo:fifo.RD_DATA[28]
RD_DATA[29] <= async_fifo:fifo.RD_DATA[29]
RD_DATA[30] <= async_fifo:fifo.RD_DATA[30]
RD_DATA[31] <= async_fifo:fifo.RD_DATA[31]
RD_DATA[32] <= async_fifo:fifo.RD_DATA[32]
RD_DATA[33] <= async_fifo:fifo.RD_DATA[33]
RD_DATA[34] <= async_fifo:fifo.RD_DATA[34]
RD_DATA[35] <= async_fifo:fifo.RD_DATA[35]
RD_DATA[36] <= async_fifo:fifo.RD_DATA[36]
RD_DATA[37] <= async_fifo:fifo.RD_DATA[37]
RD_DATA[38] <= async_fifo:fifo.RD_DATA[38]
RD_DATA[39] <= async_fifo:fifo.RD_DATA[39]
RD_DATA[40] <= async_fifo:fifo.RD_DATA[40]
RD_DATA[41] <= async_fifo:fifo.RD_DATA[41]
RD_DATA[42] <= async_fifo:fifo.RD_DATA[42]
RD_DATA[43] <= async_fifo:fifo.RD_DATA[43]
RD_DATA[44] <= async_fifo:fifo.RD_DATA[44]
RD_DATA[45] <= async_fifo:fifo.RD_DATA[45]
RD_DATA[46] <= async_fifo:fifo.RD_DATA[46]
RD_DATA[47] <= async_fifo:fifo.RD_DATA[47]
RD_DATA[48] <= async_fifo:fifo.RD_DATA[48]
RD_DATA[49] <= async_fifo:fifo.RD_DATA[49]
RD_DATA[50] <= async_fifo:fifo.RD_DATA[50]
RD_DATA[51] <= async_fifo:fifo.RD_DATA[51]
RD_DATA[52] <= async_fifo:fifo.RD_DATA[52]
RD_DATA[53] <= async_fifo:fifo.RD_DATA[53]
RD_DATA[54] <= async_fifo:fifo.RD_DATA[54]
RD_DATA[55] <= async_fifo:fifo.RD_DATA[55]
RD_DATA[56] <= async_fifo:fifo.RD_DATA[56]
RD_DATA[57] <= async_fifo:fifo.RD_DATA[57]
RD_DATA[58] <= async_fifo:fifo.RD_DATA[58]
RD_DATA[59] <= async_fifo:fifo.RD_DATA[59]
RD_DATA[60] <= async_fifo:fifo.RD_DATA[60]
RD_DATA[61] <= async_fifo:fifo.RD_DATA[61]
RD_DATA[62] <= async_fifo:fifo.RD_DATA[62]
RD_DATA[63] <= async_fifo:fifo.RD_DATA[63]
RD_DATA[64] <= async_fifo:fifo.RD_DATA[64]
RD_EMPTY <= async_fifo:fifo.RD_EMPTY
RD_EN => async_fifo:fifo.RD_EN
CHNL_CLK => async_fifo:fifo.WR_CLK
CHNL_CLK => rClosed.CLK
CHNL_CLK => rPause.CLK
CHNL_CLK => rAck.CLK
CHNL_CLK => rFifoData[0].CLK
CHNL_CLK => rFifoData[1].CLK
CHNL_CLK => rFifoData[2].CLK
CHNL_CLK => rFifoData[3].CLK
CHNL_CLK => rFifoData[4].CLK
CHNL_CLK => rFifoData[5].CLK
CHNL_CLK => rFifoData[6].CLK
CHNL_CLK => rFifoData[7].CLK
CHNL_CLK => rFifoData[8].CLK
CHNL_CLK => rFifoData[9].CLK
CHNL_CLK => rFifoData[10].CLK
CHNL_CLK => rFifoData[11].CLK
CHNL_CLK => rFifoData[12].CLK
CHNL_CLK => rFifoData[13].CLK
CHNL_CLK => rFifoData[14].CLK
CHNL_CLK => rFifoData[15].CLK
CHNL_CLK => rFifoData[16].CLK
CHNL_CLK => rFifoData[17].CLK
CHNL_CLK => rFifoData[18].CLK
CHNL_CLK => rFifoData[19].CLK
CHNL_CLK => rFifoData[20].CLK
CHNL_CLK => rFifoData[21].CLK
CHNL_CLK => rFifoData[22].CLK
CHNL_CLK => rFifoData[23].CLK
CHNL_CLK => rFifoData[24].CLK
CHNL_CLK => rFifoData[25].CLK
CHNL_CLK => rFifoData[26].CLK
CHNL_CLK => rFifoData[27].CLK
CHNL_CLK => rFifoData[28].CLK
CHNL_CLK => rFifoData[29].CLK
CHNL_CLK => rFifoData[30].CLK
CHNL_CLK => rFifoData[31].CLK
CHNL_CLK => rFifoData[32].CLK
CHNL_CLK => rFifoData[33].CLK
CHNL_CLK => rFifoData[34].CLK
CHNL_CLK => rFifoData[35].CLK
CHNL_CLK => rFifoData[36].CLK
CHNL_CLK => rFifoData[37].CLK
CHNL_CLK => rFifoData[38].CLK
CHNL_CLK => rFifoData[39].CLK
CHNL_CLK => rFifoData[40].CLK
CHNL_CLK => rFifoData[41].CLK
CHNL_CLK => rFifoData[42].CLK
CHNL_CLK => rFifoData[43].CLK
CHNL_CLK => rFifoData[44].CLK
CHNL_CLK => rFifoData[45].CLK
CHNL_CLK => rFifoData[46].CLK
CHNL_CLK => rFifoData[47].CLK
CHNL_CLK => rFifoData[48].CLK
CHNL_CLK => rFifoData[49].CLK
CHNL_CLK => rFifoData[50].CLK
CHNL_CLK => rFifoData[51].CLK
CHNL_CLK => rFifoData[52].CLK
CHNL_CLK => rFifoData[53].CLK
CHNL_CLK => rFifoData[54].CLK
CHNL_CLK => rFifoData[55].CLK
CHNL_CLK => rFifoData[56].CLK
CHNL_CLK => rFifoData[57].CLK
CHNL_CLK => rFifoData[58].CLK
CHNL_CLK => rFifoData[59].CLK
CHNL_CLK => rFifoData[60].CLK
CHNL_CLK => rFifoData[61].CLK
CHNL_CLK => rFifoData[62].CLK
CHNL_CLK => rFifoData[63].CLK
CHNL_CLK => rFifoData[64].CLK
CHNL_CLK => rFifoWen.CLK
CHNL_CLK => rState[0].CLK
CHNL_CLK => rState[1].CLK
CHNL_CLK => rChnlOff[0].CLK
CHNL_CLK => rChnlOff[1].CLK
CHNL_CLK => rChnlOff[2].CLK
CHNL_CLK => rChnlOff[3].CLK
CHNL_CLK => rChnlOff[4].CLK
CHNL_CLK => rChnlOff[5].CLK
CHNL_CLK => rChnlOff[6].CLK
CHNL_CLK => rChnlOff[7].CLK
CHNL_CLK => rChnlOff[8].CLK
CHNL_CLK => rChnlOff[9].CLK
CHNL_CLK => rChnlOff[10].CLK
CHNL_CLK => rChnlOff[11].CLK
CHNL_CLK => rChnlOff[12].CLK
CHNL_CLK => rChnlOff[13].CLK
CHNL_CLK => rChnlOff[14].CLK
CHNL_CLK => rChnlOff[15].CLK
CHNL_CLK => rChnlOff[16].CLK
CHNL_CLK => rChnlOff[17].CLK
CHNL_CLK => rChnlOff[18].CLK
CHNL_CLK => rChnlOff[19].CLK
CHNL_CLK => rChnlOff[20].CLK
CHNL_CLK => rChnlOff[21].CLK
CHNL_CLK => rChnlOff[22].CLK
CHNL_CLK => rChnlOff[23].CLK
CHNL_CLK => rChnlOff[24].CLK
CHNL_CLK => rChnlOff[25].CLK
CHNL_CLK => rChnlOff[26].CLK
CHNL_CLK => rChnlOff[27].CLK
CHNL_CLK => rChnlOff[28].CLK
CHNL_CLK => rChnlOff[29].CLK
CHNL_CLK => rChnlOff[30].CLK
CHNL_CLK => rChnlLen[0].CLK
CHNL_CLK => rChnlLen[1].CLK
CHNL_CLK => rChnlLen[2].CLK
CHNL_CLK => rChnlLen[3].CLK
CHNL_CLK => rChnlLen[4].CLK
CHNL_CLK => rChnlLen[5].CLK
CHNL_CLK => rChnlLen[6].CLK
CHNL_CLK => rChnlLen[7].CLK
CHNL_CLK => rChnlLen[8].CLK
CHNL_CLK => rChnlLen[9].CLK
CHNL_CLK => rChnlLen[10].CLK
CHNL_CLK => rChnlLen[11].CLK
CHNL_CLK => rChnlLen[12].CLK
CHNL_CLK => rChnlLen[13].CLK
CHNL_CLK => rChnlLen[14].CLK
CHNL_CLK => rChnlLen[15].CLK
CHNL_CLK => rChnlLen[16].CLK
CHNL_CLK => rChnlLen[17].CLK
CHNL_CLK => rChnlLen[18].CLK
CHNL_CLK => rChnlLen[19].CLK
CHNL_CLK => rChnlLen[20].CLK
CHNL_CLK => rChnlLen[21].CLK
CHNL_CLK => rChnlLen[22].CLK
CHNL_CLK => rChnlLen[23].CLK
CHNL_CLK => rChnlLen[24].CLK
CHNL_CLK => rChnlLen[25].CLK
CHNL_CLK => rChnlLen[26].CLK
CHNL_CLK => rChnlLen[27].CLK
CHNL_CLK => rChnlLen[28].CLK
CHNL_CLK => rChnlLen[29].CLK
CHNL_CLK => rChnlLen[30].CLK
CHNL_CLK => rChnlLen[31].CLK
CHNL_CLK => rChnlLast.CLK
CHNL_CLK => rChnlTx.CLK
CHNL_TX => rChnlTx.DATAA
CHNL_TX_ACK <= rAck.DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LAST => rChnlLast.DATAIN
CHNL_TX_LEN[0] => rChnlLen[0].DATAIN
CHNL_TX_LEN[1] => rChnlLen[1].DATAIN
CHNL_TX_LEN[2] => rChnlLen[2].DATAIN
CHNL_TX_LEN[3] => rChnlLen[3].DATAIN
CHNL_TX_LEN[4] => rChnlLen[4].DATAIN
CHNL_TX_LEN[5] => rChnlLen[5].DATAIN
CHNL_TX_LEN[6] => rChnlLen[6].DATAIN
CHNL_TX_LEN[7] => rChnlLen[7].DATAIN
CHNL_TX_LEN[8] => rChnlLen[8].DATAIN
CHNL_TX_LEN[9] => rChnlLen[9].DATAIN
CHNL_TX_LEN[10] => rChnlLen[10].DATAIN
CHNL_TX_LEN[11] => rChnlLen[11].DATAIN
CHNL_TX_LEN[12] => rChnlLen[12].DATAIN
CHNL_TX_LEN[13] => rChnlLen[13].DATAIN
CHNL_TX_LEN[14] => rChnlLen[14].DATAIN
CHNL_TX_LEN[15] => rChnlLen[15].DATAIN
CHNL_TX_LEN[16] => rChnlLen[16].DATAIN
CHNL_TX_LEN[17] => rChnlLen[17].DATAIN
CHNL_TX_LEN[18] => rChnlLen[18].DATAIN
CHNL_TX_LEN[19] => rChnlLen[19].DATAIN
CHNL_TX_LEN[20] => rChnlLen[20].DATAIN
CHNL_TX_LEN[21] => rChnlLen[21].DATAIN
CHNL_TX_LEN[22] => rChnlLen[22].DATAIN
CHNL_TX_LEN[23] => rChnlLen[23].DATAIN
CHNL_TX_LEN[24] => rChnlLen[24].DATAIN
CHNL_TX_LEN[25] => rChnlLen[25].DATAIN
CHNL_TX_LEN[26] => rChnlLen[26].DATAIN
CHNL_TX_LEN[27] => rChnlLen[27].DATAIN
CHNL_TX_LEN[28] => rChnlLen[28].DATAIN
CHNL_TX_LEN[29] => rChnlLen[29].DATAIN
CHNL_TX_LEN[30] => rChnlLen[30].DATAIN
CHNL_TX_LEN[31] => rChnlLen[31].DATAIN
CHNL_TX_OFF[0] => rChnlOff[0].DATAIN
CHNL_TX_OFF[1] => rChnlOff[1].DATAIN
CHNL_TX_OFF[2] => rChnlOff[2].DATAIN
CHNL_TX_OFF[3] => rChnlOff[3].DATAIN
CHNL_TX_OFF[4] => rChnlOff[4].DATAIN
CHNL_TX_OFF[5] => rChnlOff[5].DATAIN
CHNL_TX_OFF[6] => rChnlOff[6].DATAIN
CHNL_TX_OFF[7] => rChnlOff[7].DATAIN
CHNL_TX_OFF[8] => rChnlOff[8].DATAIN
CHNL_TX_OFF[9] => rChnlOff[9].DATAIN
CHNL_TX_OFF[10] => rChnlOff[10].DATAIN
CHNL_TX_OFF[11] => rChnlOff[11].DATAIN
CHNL_TX_OFF[12] => rChnlOff[12].DATAIN
CHNL_TX_OFF[13] => rChnlOff[13].DATAIN
CHNL_TX_OFF[14] => rChnlOff[14].DATAIN
CHNL_TX_OFF[15] => rChnlOff[15].DATAIN
CHNL_TX_OFF[16] => rChnlOff[16].DATAIN
CHNL_TX_OFF[17] => rChnlOff[17].DATAIN
CHNL_TX_OFF[18] => rChnlOff[18].DATAIN
CHNL_TX_OFF[19] => rChnlOff[19].DATAIN
CHNL_TX_OFF[20] => rChnlOff[20].DATAIN
CHNL_TX_OFF[21] => rChnlOff[21].DATAIN
CHNL_TX_OFF[22] => rChnlOff[22].DATAIN
CHNL_TX_OFF[23] => rChnlOff[23].DATAIN
CHNL_TX_OFF[24] => rChnlOff[24].DATAIN
CHNL_TX_OFF[25] => rChnlOff[25].DATAIN
CHNL_TX_OFF[26] => rChnlOff[26].DATAIN
CHNL_TX_OFF[27] => rChnlOff[27].DATAIN
CHNL_TX_OFF[28] => rChnlOff[28].DATAIN
CHNL_TX_OFF[29] => rChnlOff[29].DATAIN
CHNL_TX_OFF[30] => rChnlOff[30].DATAIN
CHNL_TX_DATA[0] => _rFifoData.DATAB
CHNL_TX_DATA[1] => _rFifoData.DATAB
CHNL_TX_DATA[2] => _rFifoData.DATAB
CHNL_TX_DATA[3] => _rFifoData.DATAB
CHNL_TX_DATA[4] => _rFifoData.DATAB
CHNL_TX_DATA[5] => _rFifoData.DATAB
CHNL_TX_DATA[6] => _rFifoData.DATAB
CHNL_TX_DATA[7] => _rFifoData.DATAB
CHNL_TX_DATA[8] => _rFifoData.DATAB
CHNL_TX_DATA[9] => _rFifoData.DATAB
CHNL_TX_DATA[10] => _rFifoData.DATAB
CHNL_TX_DATA[11] => _rFifoData.DATAB
CHNL_TX_DATA[12] => _rFifoData.DATAB
CHNL_TX_DATA[13] => _rFifoData.DATAB
CHNL_TX_DATA[14] => _rFifoData.DATAB
CHNL_TX_DATA[15] => _rFifoData.DATAB
CHNL_TX_DATA[16] => _rFifoData.DATAB
CHNL_TX_DATA[17] => _rFifoData.DATAB
CHNL_TX_DATA[18] => _rFifoData.DATAB
CHNL_TX_DATA[19] => _rFifoData.DATAB
CHNL_TX_DATA[20] => _rFifoData.DATAB
CHNL_TX_DATA[21] => _rFifoData.DATAB
CHNL_TX_DATA[22] => _rFifoData.DATAB
CHNL_TX_DATA[23] => _rFifoData.DATAB
CHNL_TX_DATA[24] => _rFifoData.DATAB
CHNL_TX_DATA[25] => _rFifoData.DATAB
CHNL_TX_DATA[26] => _rFifoData.DATAB
CHNL_TX_DATA[27] => _rFifoData.DATAB
CHNL_TX_DATA[28] => _rFifoData.DATAB
CHNL_TX_DATA[29] => _rFifoData.DATAB
CHNL_TX_DATA[30] => _rFifoData.DATAB
CHNL_TX_DATA[31] => _rFifoData.DATAB
CHNL_TX_DATA[32] => _rFifoData.DATAB
CHNL_TX_DATA[33] => _rFifoData.DATAB
CHNL_TX_DATA[34] => _rFifoData.DATAB
CHNL_TX_DATA[35] => _rFifoData.DATAB
CHNL_TX_DATA[36] => _rFifoData.DATAB
CHNL_TX_DATA[37] => _rFifoData.DATAB
CHNL_TX_DATA[38] => _rFifoData.DATAB
CHNL_TX_DATA[39] => _rFifoData.DATAB
CHNL_TX_DATA[40] => _rFifoData.DATAB
CHNL_TX_DATA[41] => _rFifoData.DATAB
CHNL_TX_DATA[42] => _rFifoData.DATAB
CHNL_TX_DATA[43] => _rFifoData.DATAB
CHNL_TX_DATA[44] => _rFifoData.DATAB
CHNL_TX_DATA[45] => _rFifoData.DATAB
CHNL_TX_DATA[46] => _rFifoData.DATAB
CHNL_TX_DATA[47] => _rFifoData.DATAB
CHNL_TX_DATA[48] => _rFifoData.DATAB
CHNL_TX_DATA[49] => _rFifoData.DATAB
CHNL_TX_DATA[50] => _rFifoData.DATAB
CHNL_TX_DATA[51] => _rFifoData.DATAB
CHNL_TX_DATA[52] => _rFifoData.DATAB
CHNL_TX_DATA[53] => _rFifoData.DATAB
CHNL_TX_DATA[54] => _rFifoData.DATAB
CHNL_TX_DATA[55] => _rFifoData.DATAB
CHNL_TX_DATA[56] => _rFifoData.DATAB
CHNL_TX_DATA[57] => _rFifoData.DATAB
CHNL_TX_DATA[58] => _rFifoData.DATAB
CHNL_TX_DATA[59] => _rFifoData.DATAB
CHNL_TX_DATA[60] => _rFifoData.DATAB
CHNL_TX_DATA[61] => _rFifoData.DATAB
CHNL_TX_DATA[62] => _rFifoData.DATAB
CHNL_TX_DATA[63] => _rFifoData.DATAB
CHNL_TX_DATA_VALID => _rFifoWen.DATAB
CHNL_TX_DATA_REN <= CHNL_TX_DATA_REN.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo
RD_CLK => RD_CLK.IN3
RD_RST => RD_RST.IN2
WR_CLK => WR_CLK.IN3
WR_RST => WR_RST.IN2
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_EN => WR_EN.IN1
RD_DATA[0] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[1] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[2] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[3] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[4] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[5] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[6] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[7] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[8] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[9] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[10] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[11] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[12] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[13] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[14] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[15] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[16] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[17] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[18] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[19] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[20] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[21] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[22] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[23] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[24] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[25] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[26] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[27] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[28] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[29] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[30] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[31] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[32] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[33] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[34] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[35] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[36] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[37] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[38] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[39] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[40] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[41] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[42] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[43] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[44] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[45] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[46] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[47] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[48] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[49] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[50] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[51] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[52] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[53] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[54] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[55] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[56] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[57] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[58] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[59] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[60] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[61] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[62] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[63] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[64] <= ram_2clk_1w_1r:mem.DOUTB
RD_EN => RD_EN.IN1
WR_FULL <= wr_ptr_full:wrPtrFull.WR_FULL
RD_EMPTY <= rd_ptr_empty:rdPtrEmpty.RD_EMPTY


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem
CLKA => rRAM.we_a.CLK
CLKA => rRAM.waddr_a[2].CLK
CLKA => rRAM.waddr_a[1].CLK
CLKA => rRAM.waddr_a[0].CLK
CLKA => rRAM.data_a[64].CLK
CLKA => rRAM.data_a[63].CLK
CLKA => rRAM.data_a[62].CLK
CLKA => rRAM.data_a[61].CLK
CLKA => rRAM.data_a[60].CLK
CLKA => rRAM.data_a[59].CLK
CLKA => rRAM.data_a[58].CLK
CLKA => rRAM.data_a[57].CLK
CLKA => rRAM.data_a[56].CLK
CLKA => rRAM.data_a[55].CLK
CLKA => rRAM.data_a[54].CLK
CLKA => rRAM.data_a[53].CLK
CLKA => rRAM.data_a[52].CLK
CLKA => rRAM.data_a[51].CLK
CLKA => rRAM.data_a[50].CLK
CLKA => rRAM.data_a[49].CLK
CLKA => rRAM.data_a[48].CLK
CLKA => rRAM.data_a[47].CLK
CLKA => rRAM.data_a[46].CLK
CLKA => rRAM.data_a[45].CLK
CLKA => rRAM.data_a[44].CLK
CLKA => rRAM.data_a[43].CLK
CLKA => rRAM.data_a[42].CLK
CLKA => rRAM.data_a[41].CLK
CLKA => rRAM.data_a[40].CLK
CLKA => rRAM.data_a[39].CLK
CLKA => rRAM.data_a[38].CLK
CLKA => rRAM.data_a[37].CLK
CLKA => rRAM.data_a[36].CLK
CLKA => rRAM.data_a[35].CLK
CLKA => rRAM.data_a[34].CLK
CLKA => rRAM.data_a[33].CLK
CLKA => rRAM.data_a[32].CLK
CLKA => rRAM.data_a[31].CLK
CLKA => rRAM.data_a[30].CLK
CLKA => rRAM.data_a[29].CLK
CLKA => rRAM.data_a[28].CLK
CLKA => rRAM.data_a[27].CLK
CLKA => rRAM.data_a[26].CLK
CLKA => rRAM.data_a[25].CLK
CLKA => rRAM.data_a[24].CLK
CLKA => rRAM.data_a[23].CLK
CLKA => rRAM.data_a[22].CLK
CLKA => rRAM.data_a[21].CLK
CLKA => rRAM.data_a[20].CLK
CLKA => rRAM.data_a[19].CLK
CLKA => rRAM.data_a[18].CLK
CLKA => rRAM.data_a[17].CLK
CLKA => rRAM.data_a[16].CLK
CLKA => rRAM.data_a[15].CLK
CLKA => rRAM.data_a[14].CLK
CLKA => rRAM.data_a[13].CLK
CLKA => rRAM.data_a[12].CLK
CLKA => rRAM.data_a[11].CLK
CLKA => rRAM.data_a[10].CLK
CLKA => rRAM.data_a[9].CLK
CLKA => rRAM.data_a[8].CLK
CLKA => rRAM.data_a[7].CLK
CLKA => rRAM.data_a[6].CLK
CLKA => rRAM.data_a[5].CLK
CLKA => rRAM.data_a[4].CLK
CLKA => rRAM.data_a[3].CLK
CLKA => rRAM.data_a[2].CLK
CLKA => rRAM.data_a[1].CLK
CLKA => rRAM.data_a[0].CLK
CLKA => rRAM.CLK0
CLKB => rDout[0].CLK
CLKB => rDout[1].CLK
CLKB => rDout[2].CLK
CLKB => rDout[3].CLK
CLKB => rDout[4].CLK
CLKB => rDout[5].CLK
CLKB => rDout[6].CLK
CLKB => rDout[7].CLK
CLKB => rDout[8].CLK
CLKB => rDout[9].CLK
CLKB => rDout[10].CLK
CLKB => rDout[11].CLK
CLKB => rDout[12].CLK
CLKB => rDout[13].CLK
CLKB => rDout[14].CLK
CLKB => rDout[15].CLK
CLKB => rDout[16].CLK
CLKB => rDout[17].CLK
CLKB => rDout[18].CLK
CLKB => rDout[19].CLK
CLKB => rDout[20].CLK
CLKB => rDout[21].CLK
CLKB => rDout[22].CLK
CLKB => rDout[23].CLK
CLKB => rDout[24].CLK
CLKB => rDout[25].CLK
CLKB => rDout[26].CLK
CLKB => rDout[27].CLK
CLKB => rDout[28].CLK
CLKB => rDout[29].CLK
CLKB => rDout[30].CLK
CLKB => rDout[31].CLK
CLKB => rDout[32].CLK
CLKB => rDout[33].CLK
CLKB => rDout[34].CLK
CLKB => rDout[35].CLK
CLKB => rDout[36].CLK
CLKB => rDout[37].CLK
CLKB => rDout[38].CLK
CLKB => rDout[39].CLK
CLKB => rDout[40].CLK
CLKB => rDout[41].CLK
CLKB => rDout[42].CLK
CLKB => rDout[43].CLK
CLKB => rDout[44].CLK
CLKB => rDout[45].CLK
CLKB => rDout[46].CLK
CLKB => rDout[47].CLK
CLKB => rDout[48].CLK
CLKB => rDout[49].CLK
CLKB => rDout[50].CLK
CLKB => rDout[51].CLK
CLKB => rDout[52].CLK
CLKB => rDout[53].CLK
CLKB => rDout[54].CLK
CLKB => rDout[55].CLK
CLKB => rDout[56].CLK
CLKB => rDout[57].CLK
CLKB => rDout[58].CLK
CLKB => rDout[59].CLK
CLKB => rDout[60].CLK
CLKB => rDout[61].CLK
CLKB => rDout[62].CLK
CLKB => rDout[63].CLK
CLKB => rDout[64].CLK
WEA => rRAM.we_a.DATAIN
WEA => rRAM.WE
ADDRA[0] => rRAM.waddr_a[0].DATAIN
ADDRA[0] => rRAM.WADDR
ADDRA[1] => rRAM.waddr_a[1].DATAIN
ADDRA[1] => rRAM.WADDR1
ADDRA[2] => rRAM.waddr_a[2].DATAIN
ADDRA[2] => rRAM.WADDR2
ADDRB[0] => rRAM.RADDR
ADDRB[1] => rRAM.RADDR1
ADDRB[2] => rRAM.RADDR2
DINA[0] => rRAM.data_a[0].DATAIN
DINA[0] => rRAM.DATAIN
DINA[1] => rRAM.data_a[1].DATAIN
DINA[1] => rRAM.DATAIN1
DINA[2] => rRAM.data_a[2].DATAIN
DINA[2] => rRAM.DATAIN2
DINA[3] => rRAM.data_a[3].DATAIN
DINA[3] => rRAM.DATAIN3
DINA[4] => rRAM.data_a[4].DATAIN
DINA[4] => rRAM.DATAIN4
DINA[5] => rRAM.data_a[5].DATAIN
DINA[5] => rRAM.DATAIN5
DINA[6] => rRAM.data_a[6].DATAIN
DINA[6] => rRAM.DATAIN6
DINA[7] => rRAM.data_a[7].DATAIN
DINA[7] => rRAM.DATAIN7
DINA[8] => rRAM.data_a[8].DATAIN
DINA[8] => rRAM.DATAIN8
DINA[9] => rRAM.data_a[9].DATAIN
DINA[9] => rRAM.DATAIN9
DINA[10] => rRAM.data_a[10].DATAIN
DINA[10] => rRAM.DATAIN10
DINA[11] => rRAM.data_a[11].DATAIN
DINA[11] => rRAM.DATAIN11
DINA[12] => rRAM.data_a[12].DATAIN
DINA[12] => rRAM.DATAIN12
DINA[13] => rRAM.data_a[13].DATAIN
DINA[13] => rRAM.DATAIN13
DINA[14] => rRAM.data_a[14].DATAIN
DINA[14] => rRAM.DATAIN14
DINA[15] => rRAM.data_a[15].DATAIN
DINA[15] => rRAM.DATAIN15
DINA[16] => rRAM.data_a[16].DATAIN
DINA[16] => rRAM.DATAIN16
DINA[17] => rRAM.data_a[17].DATAIN
DINA[17] => rRAM.DATAIN17
DINA[18] => rRAM.data_a[18].DATAIN
DINA[18] => rRAM.DATAIN18
DINA[19] => rRAM.data_a[19].DATAIN
DINA[19] => rRAM.DATAIN19
DINA[20] => rRAM.data_a[20].DATAIN
DINA[20] => rRAM.DATAIN20
DINA[21] => rRAM.data_a[21].DATAIN
DINA[21] => rRAM.DATAIN21
DINA[22] => rRAM.data_a[22].DATAIN
DINA[22] => rRAM.DATAIN22
DINA[23] => rRAM.data_a[23].DATAIN
DINA[23] => rRAM.DATAIN23
DINA[24] => rRAM.data_a[24].DATAIN
DINA[24] => rRAM.DATAIN24
DINA[25] => rRAM.data_a[25].DATAIN
DINA[25] => rRAM.DATAIN25
DINA[26] => rRAM.data_a[26].DATAIN
DINA[26] => rRAM.DATAIN26
DINA[27] => rRAM.data_a[27].DATAIN
DINA[27] => rRAM.DATAIN27
DINA[28] => rRAM.data_a[28].DATAIN
DINA[28] => rRAM.DATAIN28
DINA[29] => rRAM.data_a[29].DATAIN
DINA[29] => rRAM.DATAIN29
DINA[30] => rRAM.data_a[30].DATAIN
DINA[30] => rRAM.DATAIN30
DINA[31] => rRAM.data_a[31].DATAIN
DINA[31] => rRAM.DATAIN31
DINA[32] => rRAM.data_a[32].DATAIN
DINA[32] => rRAM.DATAIN32
DINA[33] => rRAM.data_a[33].DATAIN
DINA[33] => rRAM.DATAIN33
DINA[34] => rRAM.data_a[34].DATAIN
DINA[34] => rRAM.DATAIN34
DINA[35] => rRAM.data_a[35].DATAIN
DINA[35] => rRAM.DATAIN35
DINA[36] => rRAM.data_a[36].DATAIN
DINA[36] => rRAM.DATAIN36
DINA[37] => rRAM.data_a[37].DATAIN
DINA[37] => rRAM.DATAIN37
DINA[38] => rRAM.data_a[38].DATAIN
DINA[38] => rRAM.DATAIN38
DINA[39] => rRAM.data_a[39].DATAIN
DINA[39] => rRAM.DATAIN39
DINA[40] => rRAM.data_a[40].DATAIN
DINA[40] => rRAM.DATAIN40
DINA[41] => rRAM.data_a[41].DATAIN
DINA[41] => rRAM.DATAIN41
DINA[42] => rRAM.data_a[42].DATAIN
DINA[42] => rRAM.DATAIN42
DINA[43] => rRAM.data_a[43].DATAIN
DINA[43] => rRAM.DATAIN43
DINA[44] => rRAM.data_a[44].DATAIN
DINA[44] => rRAM.DATAIN44
DINA[45] => rRAM.data_a[45].DATAIN
DINA[45] => rRAM.DATAIN45
DINA[46] => rRAM.data_a[46].DATAIN
DINA[46] => rRAM.DATAIN46
DINA[47] => rRAM.data_a[47].DATAIN
DINA[47] => rRAM.DATAIN47
DINA[48] => rRAM.data_a[48].DATAIN
DINA[48] => rRAM.DATAIN48
DINA[49] => rRAM.data_a[49].DATAIN
DINA[49] => rRAM.DATAIN49
DINA[50] => rRAM.data_a[50].DATAIN
DINA[50] => rRAM.DATAIN50
DINA[51] => rRAM.data_a[51].DATAIN
DINA[51] => rRAM.DATAIN51
DINA[52] => rRAM.data_a[52].DATAIN
DINA[52] => rRAM.DATAIN52
DINA[53] => rRAM.data_a[53].DATAIN
DINA[53] => rRAM.DATAIN53
DINA[54] => rRAM.data_a[54].DATAIN
DINA[54] => rRAM.DATAIN54
DINA[55] => rRAM.data_a[55].DATAIN
DINA[55] => rRAM.DATAIN55
DINA[56] => rRAM.data_a[56].DATAIN
DINA[56] => rRAM.DATAIN56
DINA[57] => rRAM.data_a[57].DATAIN
DINA[57] => rRAM.DATAIN57
DINA[58] => rRAM.data_a[58].DATAIN
DINA[58] => rRAM.DATAIN58
DINA[59] => rRAM.data_a[59].DATAIN
DINA[59] => rRAM.DATAIN59
DINA[60] => rRAM.data_a[60].DATAIN
DINA[60] => rRAM.DATAIN60
DINA[61] => rRAM.data_a[61].DATAIN
DINA[61] => rRAM.DATAIN61
DINA[62] => rRAM.data_a[62].DATAIN
DINA[62] => rRAM.DATAIN62
DINA[63] => rRAM.data_a[63].DATAIN
DINA[63] => rRAM.DATAIN63
DINA[64] => rRAM.data_a[64].DATAIN
DINA[64] => rRAM.DATAIN64
DOUTB[0] <= rDout[0].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[1] <= rDout[1].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[2] <= rDout[2].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[3] <= rDout[3].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[4] <= rDout[4].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[5] <= rDout[5].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[6] <= rDout[6].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[7] <= rDout[7].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[8] <= rDout[8].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[9] <= rDout[9].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[10] <= rDout[10].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[11] <= rDout[11].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[12] <= rDout[12].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[13] <= rDout[13].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[14] <= rDout[14].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[15] <= rDout[15].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[16] <= rDout[16].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[17] <= rDout[17].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[18] <= rDout[18].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[19] <= rDout[19].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[20] <= rDout[20].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[21] <= rDout[21].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[22] <= rDout[22].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[23] <= rDout[23].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[24] <= rDout[24].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[25] <= rDout[25].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[26] <= rDout[26].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[27] <= rDout[27].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[28] <= rDout[28].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[29] <= rDout[29].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[30] <= rDout[30].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[31] <= rDout[31].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[32] <= rDout[32].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[33] <= rDout[33].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[34] <= rDout[34].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[35] <= rDout[35].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[36] <= rDout[36].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[37] <= rDout[37].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[38] <= rDout[38].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[39] <= rDout[39].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[40] <= rDout[40].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[41] <= rDout[41].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[42] <= rDout[42].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[43] <= rDout[43].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[44] <= rDout[44].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[45] <= rDout[45].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[46] <= rDout[46].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[47] <= rDout[47].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[48] <= rDout[48].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[49] <= rDout[49].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[50] <= rDout[50].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[51] <= rDout[51].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[52] <= rDout[52].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[53] <= rDout[53].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[54] <= rDout[54].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[55] <= rDout[55].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[56] <= rDout[56].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[57] <= rDout[57].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[58] <= rDout[58].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[59] <= rDout[59].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[60] <= rDout[60].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[61] <= rDout[61].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[62] <= rDout[62].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[63] <= rDout[63].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[64] <= rDout[64].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|async_cmp:asyncCompare
WR_RST => wDirClr.IN1
WR_RST => rFull.OUTPUTSELECT
WR_CLK => rFull.CLK
RD_RST => rEmpty.OUTPUTSELECT
RD_RST => rRdValid.OUTPUTSELECT
RD_CLK => rRdValid.CLK
RD_CLK => rEmpty.CLK
RD_VALID => comb.IN1
RD_VALID => rRdValid.DATAA
WR_VALID => wATBFull.IN1
EMPTY <= EMPTY.DB_MAX_OUTPUT_PORT_TYPE
FULL <= FULL.DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[0] => Equal0.IN2
WR_PTR[0] => Equal2.IN2
WR_PTR[1] => comb.IN0
WR_PTR[1] => Equal0.IN1
WR_PTR[1] => Equal2.IN1
WR_PTR[2] => comb.IN0
WR_PTR[2] => Equal0.IN0
WR_PTR[2] => Equal2.IN0
RD_PTR[0] => Equal1.IN2
RD_PTR[0] => Equal2.IN5
RD_PTR[1] => comb.IN1
RD_PTR[1] => Equal1.IN1
RD_PTR[1] => Equal2.IN4
RD_PTR[2] => comb.IN1
RD_PTR[2] => Equal1.IN0
RD_PTR[2] => Equal2.IN3
WR_PTR_P1[0] => Equal1.IN5
WR_PTR_P1[1] => Equal1.IN4
WR_PTR_P1[2] => Equal1.IN3
RD_PTR_P1[0] => Equal0.IN5
RD_PTR_P1[1] => Equal0.IN4
RD_PTR_P1[2] => Equal0.IN3


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty
RD_CLK => rEmpty2.CLK
RD_CLK => rEmpty.CLK
RD_CLK => rRdPtrP1[0].CLK
RD_CLK => rRdPtrP1[1].CLK
RD_CLK => rRdPtrP1[2].CLK
RD_CLK => rRdPtr[0].CLK
RD_CLK => rRdPtr[1].CLK
RD_CLK => rRdPtr[2].CLK
RD_CLK => rBinP1[0].CLK
RD_CLK => rBinP1[1].CLK
RD_CLK => rBinP1[2].CLK
RD_CLK => rBin[0].CLK
RD_CLK => rBin[1].CLK
RD_CLK => rBin[2].CLK
RD_RST => rRdPtrP1[0].ACLR
RD_RST => rRdPtrP1[1].ACLR
RD_RST => rRdPtrP1[2].ACLR
RD_RST => rRdPtr[0].ACLR
RD_RST => rRdPtr[1].ACLR
RD_RST => rRdPtr[2].ACLR
RD_RST => rBinP1[0].PRESET
RD_RST => rBinP1[1].ACLR
RD_RST => rBinP1[2].ACLR
RD_RST => rBin[0].ACLR
RD_RST => rBin[1].ACLR
RD_RST => rBin[2].ACLR
RD_EN => Add0.IN3
RD_EN => Add1.IN3
RD_EMPTY <= rEmpty.DB_MAX_OUTPUT_PORT_TYPE
RD_PTR[0] <= rRdPtr[0].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR[1] <= rRdPtr[1].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR[2] <= rRdPtr[2].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR_P1[0] <= rRdPtrP1[0].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR_P1[1] <= rRdPtrP1[1].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR_P1[2] <= rRdPtrP1[2].DB_MAX_OUTPUT_PORT_TYPE
CMP_EMPTY => rEmpty.OUTPUTSELECT
CMP_EMPTY => rEmpty2.DATAIN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull
WR_CLK => rFull2.CLK
WR_CLK => rFull.CLK
WR_CLK => rPtrP1[0].CLK
WR_CLK => rPtrP1[1].CLK
WR_CLK => rPtrP1[2].CLK
WR_CLK => rPtr[0].CLK
WR_CLK => rPtr[1].CLK
WR_CLK => rPtr[2].CLK
WR_CLK => rBinP1[0].CLK
WR_CLK => rBinP1[1].CLK
WR_CLK => rBinP1[2].CLK
WR_CLK => rBin[0].CLK
WR_CLK => rBin[1].CLK
WR_CLK => rBin[2].CLK
WR_RST => rFull.OUTPUTSELECT
WR_RST => rFull2.OUTPUTSELECT
WR_RST => rPtrP1[0].ACLR
WR_RST => rPtrP1[1].ACLR
WR_RST => rPtrP1[2].ACLR
WR_RST => rPtr[0].ACLR
WR_RST => rPtr[1].ACLR
WR_RST => rPtr[2].ACLR
WR_RST => rBinP1[0].PRESET
WR_RST => rBinP1[1].ACLR
WR_RST => rBinP1[2].ACLR
WR_RST => rBin[0].ACLR
WR_RST => rBin[1].ACLR
WR_RST => rBin[2].ACLR
WR_EN => Add0.IN3
WR_EN => Add1.IN3
WR_FULL <= rFull.DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[0] <= rPtr[0].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[1] <= rPtr[1].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[2] <= rPtr[2].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR_P1[0] <= rPtrP1[0].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR_P1[1] <= rPtrP1[1].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR_P1[2] <= rPtrP1[2].DB_MAX_OUTPUT_PORT_TYPE
CMP_FULL => rFull.OUTPUTSELECT
CMP_FULL => rFull2.DATAA


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_monitor_64:monitor
RST => rTxErr.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rRead.OUTPUTSELECT
RST => rDataValid.OUTPUTSELECT
RST => rEvent.OUTPUTSELECT
CLK => rLenLE2Lo.CLK
CLK => rLenEQ0Lo.CLK
CLK => rLenEQ0Hi.CLK
CLK => rAlmostFull.CLK
CLK => rAlmostAllRecvd.CLK
CLK => rWordsRecvdAdv[0].CLK
CLK => rWordsRecvdAdv[1].CLK
CLK => rWordsRecvdAdv[2].CLK
CLK => rWordsRecvdAdv[3].CLK
CLK => rWordsRecvdAdv[4].CLK
CLK => rWordsRecvdAdv[5].CLK
CLK => rWordsRecvdAdv[6].CLK
CLK => rWordsRecvdAdv[7].CLK
CLK => rWordsRecvdAdv[8].CLK
CLK => rWordsRecvdAdv[9].CLK
CLK => rWordsRecvdAdv[10].CLK
CLK => rWordsRecvdAdv[11].CLK
CLK => rWordsRecvdAdv[12].CLK
CLK => rWordsRecvdAdv[13].CLK
CLK => rWordsRecvdAdv[14].CLK
CLK => rWordsRecvdAdv[15].CLK
CLK => rWordsRecvdAdv[16].CLK
CLK => rWordsRecvdAdv[17].CLK
CLK => rWordsRecvdAdv[18].CLK
CLK => rWordsRecvdAdv[19].CLK
CLK => rWordsRecvdAdv[20].CLK
CLK => rWordsRecvdAdv[21].CLK
CLK => rWordsRecvdAdv[22].CLK
CLK => rWordsRecvdAdv[23].CLK
CLK => rWordsRecvdAdv[24].CLK
CLK => rWordsRecvdAdv[25].CLK
CLK => rWordsRecvdAdv[26].CLK
CLK => rWordsRecvdAdv[27].CLK
CLK => rWordsRecvdAdv[28].CLK
CLK => rWordsRecvdAdv[29].CLK
CLK => rWordsRecvdAdv[30].CLK
CLK => rWordsRecvdAdv[31].CLK
CLK => rWordsRecvd[0].CLK
CLK => rWordsRecvd[1].CLK
CLK => rWordsRecvd[2].CLK
CLK => rWordsRecvd[3].CLK
CLK => rWordsRecvd[4].CLK
CLK => rWordsRecvd[5].CLK
CLK => rWordsRecvd[6].CLK
CLK => rWordsRecvd[7].CLK
CLK => rWordsRecvd[8].CLK
CLK => rWordsRecvd[9].CLK
CLK => rWordsRecvd[10].CLK
CLK => rWordsRecvd[11].CLK
CLK => rWordsRecvd[12].CLK
CLK => rWordsRecvd[13].CLK
CLK => rWordsRecvd[14].CLK
CLK => rWordsRecvd[15].CLK
CLK => rWordsRecvd[16].CLK
CLK => rWordsRecvd[17].CLK
CLK => rWordsRecvd[18].CLK
CLK => rWordsRecvd[19].CLK
CLK => rWordsRecvd[20].CLK
CLK => rWordsRecvd[21].CLK
CLK => rWordsRecvd[22].CLK
CLK => rWordsRecvd[23].CLK
CLK => rWordsRecvd[24].CLK
CLK => rWordsRecvd[25].CLK
CLK => rWordsRecvd[26].CLK
CLK => rWordsRecvd[27].CLK
CLK => rWordsRecvd[28].CLK
CLK => rWordsRecvd[29].CLK
CLK => rWordsRecvd[30].CLK
CLK => rWordsRecvd[31].CLK
CLK => rReadData[0].CLK
CLK => rReadData[1].CLK
CLK => rReadData[2].CLK
CLK => rReadData[3].CLK
CLK => rReadData[4].CLK
CLK => rReadData[5].CLK
CLK => rReadData[6].CLK
CLK => rReadData[7].CLK
CLK => rReadData[8].CLK
CLK => rReadData[9].CLK
CLK => rReadData[10].CLK
CLK => rReadData[11].CLK
CLK => rReadData[12].CLK
CLK => rReadData[13].CLK
CLK => rReadData[14].CLK
CLK => rReadData[15].CLK
CLK => rReadData[16].CLK
CLK => rReadData[17].CLK
CLK => rReadData[18].CLK
CLK => rReadData[19].CLK
CLK => rReadData[20].CLK
CLK => rReadData[21].CLK
CLK => rReadData[22].CLK
CLK => rReadData[23].CLK
CLK => rReadData[24].CLK
CLK => rReadData[25].CLK
CLK => rReadData[26].CLK
CLK => rReadData[27].CLK
CLK => rReadData[28].CLK
CLK => rReadData[29].CLK
CLK => rReadData[30].CLK
CLK => rReadData[31].CLK
CLK => rReadData[32].CLK
CLK => rReadData[33].CLK
CLK => rReadData[34].CLK
CLK => rReadData[35].CLK
CLK => rReadData[36].CLK
CLK => rReadData[37].CLK
CLK => rReadData[38].CLK
CLK => rReadData[39].CLK
CLK => rReadData[40].CLK
CLK => rReadData[41].CLK
CLK => rReadData[42].CLK
CLK => rReadData[43].CLK
CLK => rReadData[44].CLK
CLK => rReadData[45].CLK
CLK => rReadData[46].CLK
CLK => rReadData[47].CLK
CLK => rReadData[48].CLK
CLK => rReadData[49].CLK
CLK => rReadData[50].CLK
CLK => rReadData[51].CLK
CLK => rReadData[52].CLK
CLK => rReadData[53].CLK
CLK => rReadData[54].CLK
CLK => rReadData[55].CLK
CLK => rReadData[56].CLK
CLK => rReadData[57].CLK
CLK => rReadData[58].CLK
CLK => rReadData[59].CLK
CLK => rReadData[60].CLK
CLK => rReadData[61].CLK
CLK => rReadData[62].CLK
CLK => rReadData[63].CLK
CLK => rEvent.CLK
CLK => rDataValid[0].CLK
CLK => rRead.CLK
CLK => rState[0].CLK
CLK => rState[1].CLK
CLK => rState[2].CLK
CLK => rState[3].CLK
CLK => rState[4].CLK
CLK => rTxErr.CLK
EVT_DATA[0] => WR_DATA[0].DATAIN
EVT_DATA[0] => rReadData[0].DATAIN
EVT_DATA[1] => WR_DATA[1].DATAIN
EVT_DATA[1] => rReadData[1].DATAIN
EVT_DATA[2] => WR_DATA[2].DATAIN
EVT_DATA[2] => rReadData[2].DATAIN
EVT_DATA[3] => WR_DATA[3].DATAIN
EVT_DATA[3] => rReadData[3].DATAIN
EVT_DATA[4] => WR_DATA[4].DATAIN
EVT_DATA[4] => rReadData[4].DATAIN
EVT_DATA[5] => WR_DATA[5].DATAIN
EVT_DATA[5] => rReadData[5].DATAIN
EVT_DATA[6] => WR_DATA[6].DATAIN
EVT_DATA[6] => rReadData[6].DATAIN
EVT_DATA[7] => WR_DATA[7].DATAIN
EVT_DATA[7] => rReadData[7].DATAIN
EVT_DATA[8] => WR_DATA[8].DATAIN
EVT_DATA[8] => rReadData[8].DATAIN
EVT_DATA[9] => WR_DATA[9].DATAIN
EVT_DATA[9] => rReadData[9].DATAIN
EVT_DATA[10] => WR_DATA[10].DATAIN
EVT_DATA[10] => rReadData[10].DATAIN
EVT_DATA[11] => WR_DATA[11].DATAIN
EVT_DATA[11] => rReadData[11].DATAIN
EVT_DATA[12] => WR_DATA[12].DATAIN
EVT_DATA[12] => rReadData[12].DATAIN
EVT_DATA[13] => WR_DATA[13].DATAIN
EVT_DATA[13] => rReadData[13].DATAIN
EVT_DATA[14] => WR_DATA[14].DATAIN
EVT_DATA[14] => rReadData[14].DATAIN
EVT_DATA[15] => WR_DATA[15].DATAIN
EVT_DATA[15] => rReadData[15].DATAIN
EVT_DATA[16] => WR_DATA[16].DATAIN
EVT_DATA[16] => rReadData[16].DATAIN
EVT_DATA[17] => WR_DATA[17].DATAIN
EVT_DATA[17] => rReadData[17].DATAIN
EVT_DATA[18] => WR_DATA[18].DATAIN
EVT_DATA[18] => rReadData[18].DATAIN
EVT_DATA[19] => WR_DATA[19].DATAIN
EVT_DATA[19] => rReadData[19].DATAIN
EVT_DATA[20] => WR_DATA[20].DATAIN
EVT_DATA[20] => rReadData[20].DATAIN
EVT_DATA[21] => WR_DATA[21].DATAIN
EVT_DATA[21] => rReadData[21].DATAIN
EVT_DATA[22] => WR_DATA[22].DATAIN
EVT_DATA[22] => rReadData[22].DATAIN
EVT_DATA[23] => WR_DATA[23].DATAIN
EVT_DATA[23] => rReadData[23].DATAIN
EVT_DATA[24] => WR_DATA[24].DATAIN
EVT_DATA[24] => rReadData[24].DATAIN
EVT_DATA[25] => WR_DATA[25].DATAIN
EVT_DATA[25] => rReadData[25].DATAIN
EVT_DATA[26] => WR_DATA[26].DATAIN
EVT_DATA[26] => rReadData[26].DATAIN
EVT_DATA[27] => WR_DATA[27].DATAIN
EVT_DATA[27] => rReadData[27].DATAIN
EVT_DATA[28] => WR_DATA[28].DATAIN
EVT_DATA[28] => rReadData[28].DATAIN
EVT_DATA[29] => WR_DATA[29].DATAIN
EVT_DATA[29] => rReadData[29].DATAIN
EVT_DATA[30] => WR_DATA[30].DATAIN
EVT_DATA[30] => rReadData[30].DATAIN
EVT_DATA[31] => WR_DATA[31].DATAIN
EVT_DATA[31] => rReadData[31].DATAIN
EVT_DATA[32] => WR_DATA[32].DATAIN
EVT_DATA[32] => rReadData[32].DATAIN
EVT_DATA[33] => WR_DATA[33].DATAIN
EVT_DATA[33] => rReadData[33].DATAIN
EVT_DATA[34] => WR_DATA[34].DATAIN
EVT_DATA[34] => rReadData[34].DATAIN
EVT_DATA[35] => WR_DATA[35].DATAIN
EVT_DATA[35] => rReadData[35].DATAIN
EVT_DATA[36] => WR_DATA[36].DATAIN
EVT_DATA[36] => rReadData[36].DATAIN
EVT_DATA[37] => WR_DATA[37].DATAIN
EVT_DATA[37] => rReadData[37].DATAIN
EVT_DATA[38] => WR_DATA[38].DATAIN
EVT_DATA[38] => rReadData[38].DATAIN
EVT_DATA[39] => WR_DATA[39].DATAIN
EVT_DATA[39] => rReadData[39].DATAIN
EVT_DATA[40] => WR_DATA[40].DATAIN
EVT_DATA[40] => rReadData[40].DATAIN
EVT_DATA[41] => WR_DATA[41].DATAIN
EVT_DATA[41] => rReadData[41].DATAIN
EVT_DATA[42] => WR_DATA[42].DATAIN
EVT_DATA[42] => rReadData[42].DATAIN
EVT_DATA[43] => WR_DATA[43].DATAIN
EVT_DATA[43] => rReadData[43].DATAIN
EVT_DATA[44] => WR_DATA[44].DATAIN
EVT_DATA[44] => rReadData[44].DATAIN
EVT_DATA[45] => WR_DATA[45].DATAIN
EVT_DATA[45] => rReadData[45].DATAIN
EVT_DATA[46] => WR_DATA[46].DATAIN
EVT_DATA[46] => rReadData[46].DATAIN
EVT_DATA[47] => WR_DATA[47].DATAIN
EVT_DATA[47] => rReadData[47].DATAIN
EVT_DATA[48] => WR_DATA[48].DATAIN
EVT_DATA[48] => rReadData[48].DATAIN
EVT_DATA[49] => WR_DATA[49].DATAIN
EVT_DATA[49] => rReadData[49].DATAIN
EVT_DATA[50] => WR_DATA[50].DATAIN
EVT_DATA[50] => rReadData[50].DATAIN
EVT_DATA[51] => WR_DATA[51].DATAIN
EVT_DATA[51] => rReadData[51].DATAIN
EVT_DATA[52] => WR_DATA[52].DATAIN
EVT_DATA[52] => rReadData[52].DATAIN
EVT_DATA[53] => WR_DATA[53].DATAIN
EVT_DATA[53] => rReadData[53].DATAIN
EVT_DATA[54] => WR_DATA[54].DATAIN
EVT_DATA[54] => rReadData[54].DATAIN
EVT_DATA[55] => WR_DATA[55].DATAIN
EVT_DATA[55] => rReadData[55].DATAIN
EVT_DATA[56] => WR_DATA[56].DATAIN
EVT_DATA[56] => rReadData[56].DATAIN
EVT_DATA[57] => WR_DATA[57].DATAIN
EVT_DATA[57] => rReadData[57].DATAIN
EVT_DATA[58] => WR_DATA[58].DATAIN
EVT_DATA[58] => rReadData[58].DATAIN
EVT_DATA[59] => WR_DATA[59].DATAIN
EVT_DATA[59] => rReadData[59].DATAIN
EVT_DATA[60] => WR_DATA[60].DATAIN
EVT_DATA[60] => rReadData[60].DATAIN
EVT_DATA[61] => WR_DATA[61].DATAIN
EVT_DATA[61] => rReadData[61].DATAIN
EVT_DATA[62] => WR_DATA[62].DATAIN
EVT_DATA[62] => rReadData[62].DATAIN
EVT_DATA[63] => WR_DATA[63].DATAIN
EVT_DATA[63] => rReadData[63].DATAIN
EVT_DATA[64] => _rEvent.IN1
EVT_DATA[64] => comb.IN1
EVT_DATA_EMPTY => _rDataValid[0].IN1
EVT_DATA_RD_EN <= rRead.DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[0] <= EVT_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[1] <= EVT_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[2] <= EVT_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[3] <= EVT_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[4] <= EVT_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[5] <= EVT_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[6] <= EVT_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[7] <= EVT_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[8] <= EVT_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[9] <= EVT_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[10] <= EVT_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[11] <= EVT_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[12] <= EVT_DATA[12].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[13] <= EVT_DATA[13].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[14] <= EVT_DATA[14].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[15] <= EVT_DATA[15].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[16] <= EVT_DATA[16].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[17] <= EVT_DATA[17].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[18] <= EVT_DATA[18].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[19] <= EVT_DATA[19].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[20] <= EVT_DATA[20].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[21] <= EVT_DATA[21].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[22] <= EVT_DATA[22].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[23] <= EVT_DATA[23].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[24] <= EVT_DATA[24].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[25] <= EVT_DATA[25].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[26] <= EVT_DATA[26].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[27] <= EVT_DATA[27].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[28] <= EVT_DATA[28].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[29] <= EVT_DATA[29].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[30] <= EVT_DATA[30].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[31] <= EVT_DATA[31].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[32] <= EVT_DATA[32].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[33] <= EVT_DATA[33].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[34] <= EVT_DATA[34].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[35] <= EVT_DATA[35].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[36] <= EVT_DATA[36].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[37] <= EVT_DATA[37].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[38] <= EVT_DATA[38].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[39] <= EVT_DATA[39].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[40] <= EVT_DATA[40].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[41] <= EVT_DATA[41].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[42] <= EVT_DATA[42].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[43] <= EVT_DATA[43].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[44] <= EVT_DATA[44].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[45] <= EVT_DATA[45].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[46] <= EVT_DATA[46].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[47] <= EVT_DATA[47].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[48] <= EVT_DATA[48].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[49] <= EVT_DATA[49].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[50] <= EVT_DATA[50].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[51] <= EVT_DATA[51].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[52] <= EVT_DATA[52].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[53] <= EVT_DATA[53].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[54] <= EVT_DATA[54].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[55] <= EVT_DATA[55].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[56] <= EVT_DATA[56].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[57] <= EVT_DATA[57].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[58] <= EVT_DATA[58].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[59] <= EVT_DATA[59].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[60] <= EVT_DATA[60].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[61] <= EVT_DATA[61].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[62] <= EVT_DATA[62].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[63] <= EVT_DATA[63].DB_MAX_OUTPUT_PORT_TYPE
WR_EN <= comb.DB_MAX_OUTPUT_PORT_TYPE
WR_COUNT[0] => LessThan0.IN20
WR_COUNT[1] => LessThan0.IN19
WR_COUNT[2] => LessThan0.IN18
WR_COUNT[3] => LessThan0.IN17
WR_COUNT[4] => LessThan0.IN16
WR_COUNT[5] => LessThan0.IN15
WR_COUNT[6] => LessThan0.IN14
WR_COUNT[7] => LessThan0.IN13
WR_COUNT[8] => LessThan0.IN12
WR_COUNT[9] => LessThan0.IN11
TXN <= TXN.DB_MAX_OUTPUT_PORT_TYPE
ACK => _rState.OUTPUTSELECT
ACK => _rState.OUTPUTSELECT
ACK => _rState.OUTPUTSELECT
ACK => _rState.OUTPUTSELECT
ACK => _rState.OUTPUTSELECT
ACK => _rWordsRecvd[31].OUTPUTSELECT
ACK => _rWordsRecvd[30].OUTPUTSELECT
ACK => _rWordsRecvd[29].OUTPUTSELECT
ACK => _rWordsRecvd[28].OUTPUTSELECT
ACK => _rWordsRecvd[27].OUTPUTSELECT
ACK => _rWordsRecvd[26].OUTPUTSELECT
ACK => _rWordsRecvd[25].OUTPUTSELECT
ACK => _rWordsRecvd[24].OUTPUTSELECT
ACK => _rWordsRecvd[23].OUTPUTSELECT
ACK => _rWordsRecvd[22].OUTPUTSELECT
ACK => _rWordsRecvd[21].OUTPUTSELECT
ACK => _rWordsRecvd[20].OUTPUTSELECT
ACK => _rWordsRecvd[19].OUTPUTSELECT
ACK => _rWordsRecvd[18].OUTPUTSELECT
ACK => _rWordsRecvd[17].OUTPUTSELECT
ACK => _rWordsRecvd[16].OUTPUTSELECT
ACK => _rWordsRecvd[15].OUTPUTSELECT
ACK => _rWordsRecvd[14].OUTPUTSELECT
ACK => _rWordsRecvd[13].OUTPUTSELECT
ACK => _rWordsRecvd[12].OUTPUTSELECT
ACK => _rWordsRecvd[11].OUTPUTSELECT
ACK => _rWordsRecvd[10].OUTPUTSELECT
ACK => _rWordsRecvd[9].OUTPUTSELECT
ACK => _rWordsRecvd[8].OUTPUTSELECT
ACK => _rWordsRecvd[7].OUTPUTSELECT
ACK => _rWordsRecvd[6].OUTPUTSELECT
ACK => _rWordsRecvd[5].OUTPUTSELECT
ACK => _rWordsRecvd[4].OUTPUTSELECT
ACK => _rWordsRecvd[3].OUTPUTSELECT
ACK => _rWordsRecvd[2].OUTPUTSELECT
ACK => _rWordsRecvd[1].OUTPUTSELECT
ACK => _rWordsRecvdAdv[31].OUTPUTSELECT
ACK => _rWordsRecvdAdv[30].OUTPUTSELECT
ACK => _rWordsRecvdAdv[29].OUTPUTSELECT
ACK => _rWordsRecvdAdv[28].OUTPUTSELECT
ACK => _rWordsRecvdAdv[27].OUTPUTSELECT
ACK => _rWordsRecvdAdv[26].OUTPUTSELECT
ACK => _rWordsRecvdAdv[25].OUTPUTSELECT
ACK => _rWordsRecvdAdv[24].OUTPUTSELECT
ACK => _rWordsRecvdAdv[23].OUTPUTSELECT
ACK => _rWordsRecvdAdv[22].OUTPUTSELECT
ACK => _rWordsRecvdAdv[21].OUTPUTSELECT
ACK => _rWordsRecvdAdv[20].OUTPUTSELECT
ACK => _rWordsRecvdAdv[19].OUTPUTSELECT
ACK => _rWordsRecvdAdv[18].OUTPUTSELECT
ACK => _rWordsRecvdAdv[17].OUTPUTSELECT
ACK => _rWordsRecvdAdv[16].OUTPUTSELECT
ACK => _rWordsRecvdAdv[15].OUTPUTSELECT
ACK => _rWordsRecvdAdv[14].OUTPUTSELECT
ACK => _rWordsRecvdAdv[13].OUTPUTSELECT
ACK => _rWordsRecvdAdv[12].OUTPUTSELECT
ACK => _rWordsRecvdAdv[11].OUTPUTSELECT
ACK => _rWordsRecvdAdv[10].OUTPUTSELECT
ACK => _rWordsRecvdAdv[9].OUTPUTSELECT
ACK => _rWordsRecvdAdv[8].OUTPUTSELECT
ACK => _rWordsRecvdAdv[7].OUTPUTSELECT
ACK => _rWordsRecvdAdv[6].OUTPUTSELECT
ACK => _rWordsRecvdAdv[5].OUTPUTSELECT
ACK => _rWordsRecvdAdv[4].OUTPUTSELECT
ACK => _rWordsRecvdAdv[3].OUTPUTSELECT
ACK => _rWordsRecvdAdv[2].OUTPUTSELECT
ACK => _rWordsRecvdAdv[1].OUTPUTSELECT
ACK => rWordsRecvdAdv[0].ENA
ACK => rWordsRecvd[0].ENA
LAST <= rReadData[0].DB_MAX_OUTPUT_PORT_TYPE
LEN[0] <= rReadData[32].DB_MAX_OUTPUT_PORT_TYPE
LEN[1] <= rReadData[33].DB_MAX_OUTPUT_PORT_TYPE
LEN[2] <= rReadData[34].DB_MAX_OUTPUT_PORT_TYPE
LEN[3] <= rReadData[35].DB_MAX_OUTPUT_PORT_TYPE
LEN[4] <= rReadData[36].DB_MAX_OUTPUT_PORT_TYPE
LEN[5] <= rReadData[37].DB_MAX_OUTPUT_PORT_TYPE
LEN[6] <= rReadData[38].DB_MAX_OUTPUT_PORT_TYPE
LEN[7] <= rReadData[39].DB_MAX_OUTPUT_PORT_TYPE
LEN[8] <= rReadData[40].DB_MAX_OUTPUT_PORT_TYPE
LEN[9] <= rReadData[41].DB_MAX_OUTPUT_PORT_TYPE
LEN[10] <= rReadData[42].DB_MAX_OUTPUT_PORT_TYPE
LEN[11] <= rReadData[43].DB_MAX_OUTPUT_PORT_TYPE
LEN[12] <= rReadData[44].DB_MAX_OUTPUT_PORT_TYPE
LEN[13] <= rReadData[45].DB_MAX_OUTPUT_PORT_TYPE
LEN[14] <= rReadData[46].DB_MAX_OUTPUT_PORT_TYPE
LEN[15] <= rReadData[47].DB_MAX_OUTPUT_PORT_TYPE
LEN[16] <= rReadData[48].DB_MAX_OUTPUT_PORT_TYPE
LEN[17] <= rReadData[49].DB_MAX_OUTPUT_PORT_TYPE
LEN[18] <= rReadData[50].DB_MAX_OUTPUT_PORT_TYPE
LEN[19] <= rReadData[51].DB_MAX_OUTPUT_PORT_TYPE
LEN[20] <= rReadData[52].DB_MAX_OUTPUT_PORT_TYPE
LEN[21] <= rReadData[53].DB_MAX_OUTPUT_PORT_TYPE
LEN[22] <= rReadData[54].DB_MAX_OUTPUT_PORT_TYPE
LEN[23] <= rReadData[55].DB_MAX_OUTPUT_PORT_TYPE
LEN[24] <= rReadData[56].DB_MAX_OUTPUT_PORT_TYPE
LEN[25] <= rReadData[57].DB_MAX_OUTPUT_PORT_TYPE
LEN[26] <= rReadData[58].DB_MAX_OUTPUT_PORT_TYPE
LEN[27] <= rReadData[59].DB_MAX_OUTPUT_PORT_TYPE
LEN[28] <= rReadData[60].DB_MAX_OUTPUT_PORT_TYPE
LEN[29] <= rReadData[61].DB_MAX_OUTPUT_PORT_TYPE
LEN[30] <= rReadData[62].DB_MAX_OUTPUT_PORT_TYPE
LEN[31] <= rReadData[63].DB_MAX_OUTPUT_PORT_TYPE
OFF[0] <= rReadData[1].DB_MAX_OUTPUT_PORT_TYPE
OFF[1] <= rReadData[2].DB_MAX_OUTPUT_PORT_TYPE
OFF[2] <= rReadData[3].DB_MAX_OUTPUT_PORT_TYPE
OFF[3] <= rReadData[4].DB_MAX_OUTPUT_PORT_TYPE
OFF[4] <= rReadData[5].DB_MAX_OUTPUT_PORT_TYPE
OFF[5] <= rReadData[6].DB_MAX_OUTPUT_PORT_TYPE
OFF[6] <= rReadData[7].DB_MAX_OUTPUT_PORT_TYPE
OFF[7] <= rReadData[8].DB_MAX_OUTPUT_PORT_TYPE
OFF[8] <= rReadData[9].DB_MAX_OUTPUT_PORT_TYPE
OFF[9] <= rReadData[10].DB_MAX_OUTPUT_PORT_TYPE
OFF[10] <= rReadData[11].DB_MAX_OUTPUT_PORT_TYPE
OFF[11] <= rReadData[12].DB_MAX_OUTPUT_PORT_TYPE
OFF[12] <= rReadData[13].DB_MAX_OUTPUT_PORT_TYPE
OFF[13] <= rReadData[14].DB_MAX_OUTPUT_PORT_TYPE
OFF[14] <= rReadData[15].DB_MAX_OUTPUT_PORT_TYPE
OFF[15] <= rReadData[16].DB_MAX_OUTPUT_PORT_TYPE
OFF[16] <= rReadData[17].DB_MAX_OUTPUT_PORT_TYPE
OFF[17] <= rReadData[18].DB_MAX_OUTPUT_PORT_TYPE
OFF[18] <= rReadData[19].DB_MAX_OUTPUT_PORT_TYPE
OFF[19] <= rReadData[20].DB_MAX_OUTPUT_PORT_TYPE
OFF[20] <= rReadData[21].DB_MAX_OUTPUT_PORT_TYPE
OFF[21] <= rReadData[22].DB_MAX_OUTPUT_PORT_TYPE
OFF[22] <= rReadData[23].DB_MAX_OUTPUT_PORT_TYPE
OFF[23] <= rReadData[24].DB_MAX_OUTPUT_PORT_TYPE
OFF[24] <= rReadData[25].DB_MAX_OUTPUT_PORT_TYPE
OFF[25] <= rReadData[26].DB_MAX_OUTPUT_PORT_TYPE
OFF[26] <= rReadData[27].DB_MAX_OUTPUT_PORT_TYPE
OFF[27] <= rReadData[28].DB_MAX_OUTPUT_PORT_TYPE
OFF[28] <= rReadData[29].DB_MAX_OUTPUT_PORT_TYPE
OFF[29] <= rReadData[30].DB_MAX_OUTPUT_PORT_TYPE
OFF[30] <= rReadData[31].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[0] <= rWordsRecvd[0].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[1] <= rWordsRecvd[1].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[2] <= rWordsRecvd[2].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[3] <= rWordsRecvd[3].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[4] <= rWordsRecvd[4].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[5] <= rWordsRecvd[5].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[6] <= rWordsRecvd[6].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[7] <= rWordsRecvd[7].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[8] <= rWordsRecvd[8].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[9] <= rWordsRecvd[9].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[10] <= rWordsRecvd[10].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[11] <= rWordsRecvd[11].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[12] <= rWordsRecvd[12].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[13] <= rWordsRecvd[13].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[14] <= rWordsRecvd[14].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[15] <= rWordsRecvd[15].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[16] <= rWordsRecvd[16].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[17] <= rWordsRecvd[17].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[18] <= rWordsRecvd[18].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[19] <= rWordsRecvd[19].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[20] <= rWordsRecvd[20].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[21] <= rWordsRecvd[21].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[22] <= rWordsRecvd[22].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[23] <= rWordsRecvd[23].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[24] <= rWordsRecvd[24].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[25] <= rWordsRecvd[25].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[26] <= rWordsRecvd[26].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[27] <= rWordsRecvd[27].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[28] <= rWordsRecvd[28].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[29] <= rWordsRecvd[29].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[30] <= rWordsRecvd[30].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[31] <= rWordsRecvd[31].DB_MAX_OUTPUT_PORT_TYPE
DONE <= rState[2].DB_MAX_OUTPUT_PORT_TYPE
TX_ERR => rTxErr.DATAA


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer
RST => rLenValid.OUTPUTSELECT
RST => rRen.OUTPUTSELECT
RST => sync_fifo:fifo.RST
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rRdEnHist.OUTPUTSELECT
RST => rRdEnHist.OUTPUTSELECT
RST => rFifoRdEn.OUTPUTSELECT
RST => rFifoRdEnHist.OUTPUTSELECT
RST => rFifoRdEnHist.OUTPUTSELECT
RST => rLenLastHist.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
CLK => sync_fifo:fifo.CLK
CLK => rLenLast[0].CLK
CLK => rLenLast[1].CLK
CLK => rLenLast[2].CLK
CLK => rLenLast[3].CLK
CLK => rLenLSB[0].CLK
CLK => rLenLSB[1].CLK
CLK => rLenLSB[2].CLK
CLK => rLenLSB[3].CLK
CLK => rWrPtr[0].CLK
CLK => rWrPtr[1].CLK
CLK => rRdPtr[0].CLK
CLK => rRdPtr[1].CLK
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
CLK => rData[7].CLK
CLK => rData[8].CLK
CLK => rData[9].CLK
CLK => rData[10].CLK
CLK => rData[11].CLK
CLK => rData[12].CLK
CLK => rData[13].CLK
CLK => rData[14].CLK
CLK => rData[15].CLK
CLK => rData[16].CLK
CLK => rData[17].CLK
CLK => rData[18].CLK
CLK => rData[19].CLK
CLK => rData[20].CLK
CLK => rData[21].CLK
CLK => rData[22].CLK
CLK => rData[23].CLK
CLK => rData[24].CLK
CLK => rData[25].CLK
CLK => rData[26].CLK
CLK => rData[27].CLK
CLK => rData[28].CLK
CLK => rData[29].CLK
CLK => rData[30].CLK
CLK => rData[31].CLK
CLK => rData[32].CLK
CLK => rData[33].CLK
CLK => rData[34].CLK
CLK => rData[35].CLK
CLK => rData[36].CLK
CLK => rData[37].CLK
CLK => rData[38].CLK
CLK => rData[39].CLK
CLK => rData[40].CLK
CLK => rData[41].CLK
CLK => rData[42].CLK
CLK => rData[43].CLK
CLK => rData[44].CLK
CLK => rData[45].CLK
CLK => rData[46].CLK
CLK => rData[47].CLK
CLK => rData[48].CLK
CLK => rData[49].CLK
CLK => rData[50].CLK
CLK => rData[51].CLK
CLK => rData[52].CLK
CLK => rData[53].CLK
CLK => rData[54].CLK
CLK => rData[55].CLK
CLK => rData[56].CLK
CLK => rData[57].CLK
CLK => rData[58].CLK
CLK => rData[59].CLK
CLK => rData[60].CLK
CLK => rData[61].CLK
CLK => rData[62].CLK
CLK => rData[63].CLK
CLK => rData[64].CLK
CLK => rData[65].CLK
CLK => rData[66].CLK
CLK => rData[67].CLK
CLK => rData[68].CLK
CLK => rData[69].CLK
CLK => rData[70].CLK
CLK => rData[71].CLK
CLK => rData[72].CLK
CLK => rData[73].CLK
CLK => rData[74].CLK
CLK => rData[75].CLK
CLK => rData[76].CLK
CLK => rData[77].CLK
CLK => rData[78].CLK
CLK => rData[79].CLK
CLK => rData[80].CLK
CLK => rData[81].CLK
CLK => rData[82].CLK
CLK => rData[83].CLK
CLK => rData[84].CLK
CLK => rData[85].CLK
CLK => rData[86].CLK
CLK => rData[87].CLK
CLK => rData[88].CLK
CLK => rData[89].CLK
CLK => rData[90].CLK
CLK => rData[91].CLK
CLK => rData[92].CLK
CLK => rData[93].CLK
CLK => rData[94].CLK
CLK => rData[95].CLK
CLK => rFifoData[0].CLK
CLK => rFifoData[1].CLK
CLK => rFifoData[2].CLK
CLK => rFifoData[3].CLK
CLK => rFifoData[4].CLK
CLK => rFifoData[5].CLK
CLK => rFifoData[6].CLK
CLK => rFifoData[7].CLK
CLK => rFifoData[8].CLK
CLK => rFifoData[9].CLK
CLK => rFifoData[10].CLK
CLK => rFifoData[11].CLK
CLK => rFifoData[12].CLK
CLK => rFifoData[13].CLK
CLK => rFifoData[14].CLK
CLK => rFifoData[15].CLK
CLK => rFifoData[16].CLK
CLK => rFifoData[17].CLK
CLK => rFifoData[18].CLK
CLK => rFifoData[19].CLK
CLK => rFifoData[20].CLK
CLK => rFifoData[21].CLK
CLK => rFifoData[22].CLK
CLK => rFifoData[23].CLK
CLK => rFifoData[24].CLK
CLK => rFifoData[25].CLK
CLK => rFifoData[26].CLK
CLK => rFifoData[27].CLK
CLK => rFifoData[28].CLK
CLK => rFifoData[29].CLK
CLK => rFifoData[30].CLK
CLK => rFifoData[31].CLK
CLK => rFifoData[32].CLK
CLK => rFifoData[33].CLK
CLK => rFifoData[34].CLK
CLK => rFifoData[35].CLK
CLK => rFifoData[36].CLK
CLK => rFifoData[37].CLK
CLK => rFifoData[38].CLK
CLK => rFifoData[39].CLK
CLK => rFifoData[40].CLK
CLK => rFifoData[41].CLK
CLK => rFifoData[42].CLK
CLK => rFifoData[43].CLK
CLK => rFifoData[44].CLK
CLK => rFifoData[45].CLK
CLK => rFifoData[46].CLK
CLK => rFifoData[47].CLK
CLK => rFifoData[48].CLK
CLK => rFifoData[49].CLK
CLK => rFifoData[50].CLK
CLK => rFifoData[51].CLK
CLK => rFifoData[52].CLK
CLK => rFifoData[53].CLK
CLK => rFifoData[54].CLK
CLK => rFifoData[55].CLK
CLK => rFifoData[56].CLK
CLK => rFifoData[57].CLK
CLK => rFifoData[58].CLK
CLK => rFifoData[59].CLK
CLK => rFifoData[60].CLK
CLK => rFifoData[61].CLK
CLK => rFifoData[62].CLK
CLK => rFifoData[63].CLK
CLK => rLenLastHist[0].CLK
CLK => rConsumedHist[0].CLK
CLK => rConsumedHist[1].CLK
CLK => rConsumedHist[2].CLK
CLK => rConsumedHist[3].CLK
CLK => rConsumedHist[4].CLK
CLK => rConsumedHist[5].CLK
CLK => rFifoRdEnHist[0].CLK
CLK => rFifoRdEnHist[1].CLK
CLK => rFifoRdEn.CLK
CLK => rRdEnHist[0].CLK
CLK => rRdEnHist[1].CLK
CLK => rCountHist[0].CLK
CLK => rCountHist[2].CLK
CLK => rCountHist[4].CLK
CLK => rCount[0].CLK
CLK => rCount[1].CLK
CLK => rRen.CLK
CLK => rLenValid.CLK
LEN_VALID => rLenValid.DATAA
LEN_LSB[0] => Add6.IN2
LEN_LAST => _rLenLast.DATAB
WR_DATA[0] => sync_fifo:fifo.WR_DATA[0]
WR_DATA[1] => sync_fifo:fifo.WR_DATA[1]
WR_DATA[2] => sync_fifo:fifo.WR_DATA[2]
WR_DATA[3] => sync_fifo:fifo.WR_DATA[3]
WR_DATA[4] => sync_fifo:fifo.WR_DATA[4]
WR_DATA[5] => sync_fifo:fifo.WR_DATA[5]
WR_DATA[6] => sync_fifo:fifo.WR_DATA[6]
WR_DATA[7] => sync_fifo:fifo.WR_DATA[7]
WR_DATA[8] => sync_fifo:fifo.WR_DATA[8]
WR_DATA[9] => sync_fifo:fifo.WR_DATA[9]
WR_DATA[10] => sync_fifo:fifo.WR_DATA[10]
WR_DATA[11] => sync_fifo:fifo.WR_DATA[11]
WR_DATA[12] => sync_fifo:fifo.WR_DATA[12]
WR_DATA[13] => sync_fifo:fifo.WR_DATA[13]
WR_DATA[14] => sync_fifo:fifo.WR_DATA[14]
WR_DATA[15] => sync_fifo:fifo.WR_DATA[15]
WR_DATA[16] => sync_fifo:fifo.WR_DATA[16]
WR_DATA[17] => sync_fifo:fifo.WR_DATA[17]
WR_DATA[18] => sync_fifo:fifo.WR_DATA[18]
WR_DATA[19] => sync_fifo:fifo.WR_DATA[19]
WR_DATA[20] => sync_fifo:fifo.WR_DATA[20]
WR_DATA[21] => sync_fifo:fifo.WR_DATA[21]
WR_DATA[22] => sync_fifo:fifo.WR_DATA[22]
WR_DATA[23] => sync_fifo:fifo.WR_DATA[23]
WR_DATA[24] => sync_fifo:fifo.WR_DATA[24]
WR_DATA[25] => sync_fifo:fifo.WR_DATA[25]
WR_DATA[26] => sync_fifo:fifo.WR_DATA[26]
WR_DATA[27] => sync_fifo:fifo.WR_DATA[27]
WR_DATA[28] => sync_fifo:fifo.WR_DATA[28]
WR_DATA[29] => sync_fifo:fifo.WR_DATA[29]
WR_DATA[30] => sync_fifo:fifo.WR_DATA[30]
WR_DATA[31] => sync_fifo:fifo.WR_DATA[31]
WR_DATA[32] => sync_fifo:fifo.WR_DATA[32]
WR_DATA[33] => sync_fifo:fifo.WR_DATA[33]
WR_DATA[34] => sync_fifo:fifo.WR_DATA[34]
WR_DATA[35] => sync_fifo:fifo.WR_DATA[35]
WR_DATA[36] => sync_fifo:fifo.WR_DATA[36]
WR_DATA[37] => sync_fifo:fifo.WR_DATA[37]
WR_DATA[38] => sync_fifo:fifo.WR_DATA[38]
WR_DATA[39] => sync_fifo:fifo.WR_DATA[39]
WR_DATA[40] => sync_fifo:fifo.WR_DATA[40]
WR_DATA[41] => sync_fifo:fifo.WR_DATA[41]
WR_DATA[42] => sync_fifo:fifo.WR_DATA[42]
WR_DATA[43] => sync_fifo:fifo.WR_DATA[43]
WR_DATA[44] => sync_fifo:fifo.WR_DATA[44]
WR_DATA[45] => sync_fifo:fifo.WR_DATA[45]
WR_DATA[46] => sync_fifo:fifo.WR_DATA[46]
WR_DATA[47] => sync_fifo:fifo.WR_DATA[47]
WR_DATA[48] => sync_fifo:fifo.WR_DATA[48]
WR_DATA[49] => sync_fifo:fifo.WR_DATA[49]
WR_DATA[50] => sync_fifo:fifo.WR_DATA[50]
WR_DATA[51] => sync_fifo:fifo.WR_DATA[51]
WR_DATA[52] => sync_fifo:fifo.WR_DATA[52]
WR_DATA[53] => sync_fifo:fifo.WR_DATA[53]
WR_DATA[54] => sync_fifo:fifo.WR_DATA[54]
WR_DATA[55] => sync_fifo:fifo.WR_DATA[55]
WR_DATA[56] => sync_fifo:fifo.WR_DATA[56]
WR_DATA[57] => sync_fifo:fifo.WR_DATA[57]
WR_DATA[58] => sync_fifo:fifo.WR_DATA[58]
WR_DATA[59] => sync_fifo:fifo.WR_DATA[59]
WR_DATA[60] => sync_fifo:fifo.WR_DATA[60]
WR_DATA[61] => sync_fifo:fifo.WR_DATA[61]
WR_DATA[62] => sync_fifo:fifo.WR_DATA[62]
WR_DATA[63] => sync_fifo:fifo.WR_DATA[63]
WR_EN => sync_fifo:fifo.WR_EN
WR_COUNT[0] <= sync_fifo:fifo.COUNT[0]
WR_COUNT[1] <= sync_fifo:fifo.COUNT[1]
WR_COUNT[2] <= sync_fifo:fifo.COUNT[2]
WR_COUNT[3] <= sync_fifo:fifo.COUNT[3]
WR_COUNT[4] <= sync_fifo:fifo.COUNT[4]
WR_COUNT[5] <= sync_fifo:fifo.COUNT[5]
WR_COUNT[6] <= sync_fifo:fifo.COUNT[6]
WR_COUNT[7] <= sync_fifo:fifo.COUNT[7]
WR_COUNT[8] <= sync_fifo:fifo.COUNT[8]
WR_COUNT[9] <= sync_fifo:fifo.COUNT[9]
RD_DATA[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= rData[34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= rData[35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= rData[36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= rData[37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= rData[38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= rData[39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= rData[40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= rData[41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= rData[42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= rData[43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= rData[44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= rData[45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= rData[46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= rData[47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= rData[48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= rData[49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= rData[50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= rData[51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= rData[52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= rData[53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= rData[54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= rData[55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= rData[56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= rData[57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= rData[58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= rData[59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= rData[60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= rData[61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= rData[62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= rData[63].DB_MAX_OUTPUT_PORT_TYPE
RD_EN => rRen.DATAA


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo
CLK => ram_1clk_1w_1r:mem.CLK
CLK => provide_count.rCount[0].CLK
CLK => provide_count.rCount[1].CLK
CLK => provide_count.rCount[2].CLK
CLK => provide_count.rCount[3].CLK
CLK => provide_count.rCount[4].CLK
CLK => provide_count.rCount[5].CLK
CLK => provide_count.rCount[6].CLK
CLK => provide_count.rCount[7].CLK
CLK => provide_count.rCount[8].CLK
CLK => provide_count.rCount[9].CLK
CLK => rFull.CLK
CLK => rEmpty.CLK
CLK => rRdPtrPlus1[0].CLK
CLK => rRdPtrPlus1[1].CLK
CLK => rRdPtrPlus1[2].CLK
CLK => rRdPtrPlus1[3].CLK
CLK => rRdPtrPlus1[4].CLK
CLK => rRdPtrPlus1[5].CLK
CLK => rRdPtrPlus1[6].CLK
CLK => rRdPtrPlus1[7].CLK
CLK => rRdPtrPlus1[8].CLK
CLK => rRdPtrPlus1[9].CLK
CLK => rRdPtr[0].CLK
CLK => rRdPtr[1].CLK
CLK => rRdPtr[2].CLK
CLK => rRdPtr[3].CLK
CLK => rRdPtr[4].CLK
CLK => rRdPtr[5].CLK
CLK => rRdPtr[6].CLK
CLK => rRdPtr[7].CLK
CLK => rRdPtr[8].CLK
CLK => rRdPtr[9].CLK
CLK => rWrPtrPlus1[0].CLK
CLK => rWrPtrPlus1[1].CLK
CLK => rWrPtrPlus1[2].CLK
CLK => rWrPtrPlus1[3].CLK
CLK => rWrPtrPlus1[4].CLK
CLK => rWrPtrPlus1[5].CLK
CLK => rWrPtrPlus1[6].CLK
CLK => rWrPtrPlus1[7].CLK
CLK => rWrPtrPlus1[8].CLK
CLK => rWrPtrPlus1[9].CLK
CLK => rWrPtr[0].CLK
CLK => rWrPtr[1].CLK
CLK => rWrPtr[2].CLK
CLK => rWrPtr[3].CLK
CLK => rWrPtr[4].CLK
CLK => rWrPtr[5].CLK
CLK => rWrPtr[6].CLK
CLK => rWrPtr[7].CLK
CLK => rWrPtr[8].CLK
CLK => rWrPtr[9].CLK
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rEmpty.OUTPUTSELECT
RST => rFull.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
WR_DATA[0] => ram_1clk_1w_1r:mem.DINA[0]
WR_DATA[1] => ram_1clk_1w_1r:mem.DINA[1]
WR_DATA[2] => ram_1clk_1w_1r:mem.DINA[2]
WR_DATA[3] => ram_1clk_1w_1r:mem.DINA[3]
WR_DATA[4] => ram_1clk_1w_1r:mem.DINA[4]
WR_DATA[5] => ram_1clk_1w_1r:mem.DINA[5]
WR_DATA[6] => ram_1clk_1w_1r:mem.DINA[6]
WR_DATA[7] => ram_1clk_1w_1r:mem.DINA[7]
WR_DATA[8] => ram_1clk_1w_1r:mem.DINA[8]
WR_DATA[9] => ram_1clk_1w_1r:mem.DINA[9]
WR_DATA[10] => ram_1clk_1w_1r:mem.DINA[10]
WR_DATA[11] => ram_1clk_1w_1r:mem.DINA[11]
WR_DATA[12] => ram_1clk_1w_1r:mem.DINA[12]
WR_DATA[13] => ram_1clk_1w_1r:mem.DINA[13]
WR_DATA[14] => ram_1clk_1w_1r:mem.DINA[14]
WR_DATA[15] => ram_1clk_1w_1r:mem.DINA[15]
WR_DATA[16] => ram_1clk_1w_1r:mem.DINA[16]
WR_DATA[17] => ram_1clk_1w_1r:mem.DINA[17]
WR_DATA[18] => ram_1clk_1w_1r:mem.DINA[18]
WR_DATA[19] => ram_1clk_1w_1r:mem.DINA[19]
WR_DATA[20] => ram_1clk_1w_1r:mem.DINA[20]
WR_DATA[21] => ram_1clk_1w_1r:mem.DINA[21]
WR_DATA[22] => ram_1clk_1w_1r:mem.DINA[22]
WR_DATA[23] => ram_1clk_1w_1r:mem.DINA[23]
WR_DATA[24] => ram_1clk_1w_1r:mem.DINA[24]
WR_DATA[25] => ram_1clk_1w_1r:mem.DINA[25]
WR_DATA[26] => ram_1clk_1w_1r:mem.DINA[26]
WR_DATA[27] => ram_1clk_1w_1r:mem.DINA[27]
WR_DATA[28] => ram_1clk_1w_1r:mem.DINA[28]
WR_DATA[29] => ram_1clk_1w_1r:mem.DINA[29]
WR_DATA[30] => ram_1clk_1w_1r:mem.DINA[30]
WR_DATA[31] => ram_1clk_1w_1r:mem.DINA[31]
WR_DATA[32] => ram_1clk_1w_1r:mem.DINA[32]
WR_DATA[33] => ram_1clk_1w_1r:mem.DINA[33]
WR_DATA[34] => ram_1clk_1w_1r:mem.DINA[34]
WR_DATA[35] => ram_1clk_1w_1r:mem.DINA[35]
WR_DATA[36] => ram_1clk_1w_1r:mem.DINA[36]
WR_DATA[37] => ram_1clk_1w_1r:mem.DINA[37]
WR_DATA[38] => ram_1clk_1w_1r:mem.DINA[38]
WR_DATA[39] => ram_1clk_1w_1r:mem.DINA[39]
WR_DATA[40] => ram_1clk_1w_1r:mem.DINA[40]
WR_DATA[41] => ram_1clk_1w_1r:mem.DINA[41]
WR_DATA[42] => ram_1clk_1w_1r:mem.DINA[42]
WR_DATA[43] => ram_1clk_1w_1r:mem.DINA[43]
WR_DATA[44] => ram_1clk_1w_1r:mem.DINA[44]
WR_DATA[45] => ram_1clk_1w_1r:mem.DINA[45]
WR_DATA[46] => ram_1clk_1w_1r:mem.DINA[46]
WR_DATA[47] => ram_1clk_1w_1r:mem.DINA[47]
WR_DATA[48] => ram_1clk_1w_1r:mem.DINA[48]
WR_DATA[49] => ram_1clk_1w_1r:mem.DINA[49]
WR_DATA[50] => ram_1clk_1w_1r:mem.DINA[50]
WR_DATA[51] => ram_1clk_1w_1r:mem.DINA[51]
WR_DATA[52] => ram_1clk_1w_1r:mem.DINA[52]
WR_DATA[53] => ram_1clk_1w_1r:mem.DINA[53]
WR_DATA[54] => ram_1clk_1w_1r:mem.DINA[54]
WR_DATA[55] => ram_1clk_1w_1r:mem.DINA[55]
WR_DATA[56] => ram_1clk_1w_1r:mem.DINA[56]
WR_DATA[57] => ram_1clk_1w_1r:mem.DINA[57]
WR_DATA[58] => ram_1clk_1w_1r:mem.DINA[58]
WR_DATA[59] => ram_1clk_1w_1r:mem.DINA[59]
WR_DATA[60] => ram_1clk_1w_1r:mem.DINA[60]
WR_DATA[61] => ram_1clk_1w_1r:mem.DINA[61]
WR_DATA[62] => ram_1clk_1w_1r:mem.DINA[62]
WR_DATA[63] => ram_1clk_1w_1r:mem.DINA[63]
WR_EN => comb.IN1
WR_EN => always1.IN1
WR_EN => _rFull.IN1
RD_DATA[0] <= ram_1clk_1w_1r:mem.DOUTB[0]
RD_DATA[1] <= ram_1clk_1w_1r:mem.DOUTB[1]
RD_DATA[2] <= ram_1clk_1w_1r:mem.DOUTB[2]
RD_DATA[3] <= ram_1clk_1w_1r:mem.DOUTB[3]
RD_DATA[4] <= ram_1clk_1w_1r:mem.DOUTB[4]
RD_DATA[5] <= ram_1clk_1w_1r:mem.DOUTB[5]
RD_DATA[6] <= ram_1clk_1w_1r:mem.DOUTB[6]
RD_DATA[7] <= ram_1clk_1w_1r:mem.DOUTB[7]
RD_DATA[8] <= ram_1clk_1w_1r:mem.DOUTB[8]
RD_DATA[9] <= ram_1clk_1w_1r:mem.DOUTB[9]
RD_DATA[10] <= ram_1clk_1w_1r:mem.DOUTB[10]
RD_DATA[11] <= ram_1clk_1w_1r:mem.DOUTB[11]
RD_DATA[12] <= ram_1clk_1w_1r:mem.DOUTB[12]
RD_DATA[13] <= ram_1clk_1w_1r:mem.DOUTB[13]
RD_DATA[14] <= ram_1clk_1w_1r:mem.DOUTB[14]
RD_DATA[15] <= ram_1clk_1w_1r:mem.DOUTB[15]
RD_DATA[16] <= ram_1clk_1w_1r:mem.DOUTB[16]
RD_DATA[17] <= ram_1clk_1w_1r:mem.DOUTB[17]
RD_DATA[18] <= ram_1clk_1w_1r:mem.DOUTB[18]
RD_DATA[19] <= ram_1clk_1w_1r:mem.DOUTB[19]
RD_DATA[20] <= ram_1clk_1w_1r:mem.DOUTB[20]
RD_DATA[21] <= ram_1clk_1w_1r:mem.DOUTB[21]
RD_DATA[22] <= ram_1clk_1w_1r:mem.DOUTB[22]
RD_DATA[23] <= ram_1clk_1w_1r:mem.DOUTB[23]
RD_DATA[24] <= ram_1clk_1w_1r:mem.DOUTB[24]
RD_DATA[25] <= ram_1clk_1w_1r:mem.DOUTB[25]
RD_DATA[26] <= ram_1clk_1w_1r:mem.DOUTB[26]
RD_DATA[27] <= ram_1clk_1w_1r:mem.DOUTB[27]
RD_DATA[28] <= ram_1clk_1w_1r:mem.DOUTB[28]
RD_DATA[29] <= ram_1clk_1w_1r:mem.DOUTB[29]
RD_DATA[30] <= ram_1clk_1w_1r:mem.DOUTB[30]
RD_DATA[31] <= ram_1clk_1w_1r:mem.DOUTB[31]
RD_DATA[32] <= ram_1clk_1w_1r:mem.DOUTB[32]
RD_DATA[33] <= ram_1clk_1w_1r:mem.DOUTB[33]
RD_DATA[34] <= ram_1clk_1w_1r:mem.DOUTB[34]
RD_DATA[35] <= ram_1clk_1w_1r:mem.DOUTB[35]
RD_DATA[36] <= ram_1clk_1w_1r:mem.DOUTB[36]
RD_DATA[37] <= ram_1clk_1w_1r:mem.DOUTB[37]
RD_DATA[38] <= ram_1clk_1w_1r:mem.DOUTB[38]
RD_DATA[39] <= ram_1clk_1w_1r:mem.DOUTB[39]
RD_DATA[40] <= ram_1clk_1w_1r:mem.DOUTB[40]
RD_DATA[41] <= ram_1clk_1w_1r:mem.DOUTB[41]
RD_DATA[42] <= ram_1clk_1w_1r:mem.DOUTB[42]
RD_DATA[43] <= ram_1clk_1w_1r:mem.DOUTB[43]
RD_DATA[44] <= ram_1clk_1w_1r:mem.DOUTB[44]
RD_DATA[45] <= ram_1clk_1w_1r:mem.DOUTB[45]
RD_DATA[46] <= ram_1clk_1w_1r:mem.DOUTB[46]
RD_DATA[47] <= ram_1clk_1w_1r:mem.DOUTB[47]
RD_DATA[48] <= ram_1clk_1w_1r:mem.DOUTB[48]
RD_DATA[49] <= ram_1clk_1w_1r:mem.DOUTB[49]
RD_DATA[50] <= ram_1clk_1w_1r:mem.DOUTB[50]
RD_DATA[51] <= ram_1clk_1w_1r:mem.DOUTB[51]
RD_DATA[52] <= ram_1clk_1w_1r:mem.DOUTB[52]
RD_DATA[53] <= ram_1clk_1w_1r:mem.DOUTB[53]
RD_DATA[54] <= ram_1clk_1w_1r:mem.DOUTB[54]
RD_DATA[55] <= ram_1clk_1w_1r:mem.DOUTB[55]
RD_DATA[56] <= ram_1clk_1w_1r:mem.DOUTB[56]
RD_DATA[57] <= ram_1clk_1w_1r:mem.DOUTB[57]
RD_DATA[58] <= ram_1clk_1w_1r:mem.DOUTB[58]
RD_DATA[59] <= ram_1clk_1w_1r:mem.DOUTB[59]
RD_DATA[60] <= ram_1clk_1w_1r:mem.DOUTB[60]
RD_DATA[61] <= ram_1clk_1w_1r:mem.DOUTB[61]
RD_DATA[62] <= ram_1clk_1w_1r:mem.DOUTB[62]
RD_DATA[63] <= ram_1clk_1w_1r:mem.DOUTB[63]
RD_EN => _rEmpty.IN1
FULL <= rFull.DB_MAX_OUTPUT_PORT_TYPE
EMPTY <= rEmpty.DB_MAX_OUTPUT_PORT_TYPE
COUNT[0] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[1] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[2] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[3] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[4] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[5] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[6] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[7] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[8] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[9] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem
CLK => rRAM.we_a.CLK
CLK => rRAM.waddr_a[8].CLK
CLK => rRAM.waddr_a[7].CLK
CLK => rRAM.waddr_a[6].CLK
CLK => rRAM.waddr_a[5].CLK
CLK => rRAM.waddr_a[4].CLK
CLK => rRAM.waddr_a[3].CLK
CLK => rRAM.waddr_a[2].CLK
CLK => rRAM.waddr_a[1].CLK
CLK => rRAM.waddr_a[0].CLK
CLK => rRAM.data_a[63].CLK
CLK => rRAM.data_a[62].CLK
CLK => rRAM.data_a[61].CLK
CLK => rRAM.data_a[60].CLK
CLK => rRAM.data_a[59].CLK
CLK => rRAM.data_a[58].CLK
CLK => rRAM.data_a[57].CLK
CLK => rRAM.data_a[56].CLK
CLK => rRAM.data_a[55].CLK
CLK => rRAM.data_a[54].CLK
CLK => rRAM.data_a[53].CLK
CLK => rRAM.data_a[52].CLK
CLK => rRAM.data_a[51].CLK
CLK => rRAM.data_a[50].CLK
CLK => rRAM.data_a[49].CLK
CLK => rRAM.data_a[48].CLK
CLK => rRAM.data_a[47].CLK
CLK => rRAM.data_a[46].CLK
CLK => rRAM.data_a[45].CLK
CLK => rRAM.data_a[44].CLK
CLK => rRAM.data_a[43].CLK
CLK => rRAM.data_a[42].CLK
CLK => rRAM.data_a[41].CLK
CLK => rRAM.data_a[40].CLK
CLK => rRAM.data_a[39].CLK
CLK => rRAM.data_a[38].CLK
CLK => rRAM.data_a[37].CLK
CLK => rRAM.data_a[36].CLK
CLK => rRAM.data_a[35].CLK
CLK => rRAM.data_a[34].CLK
CLK => rRAM.data_a[33].CLK
CLK => rRAM.data_a[32].CLK
CLK => rRAM.data_a[31].CLK
CLK => rRAM.data_a[30].CLK
CLK => rRAM.data_a[29].CLK
CLK => rRAM.data_a[28].CLK
CLK => rRAM.data_a[27].CLK
CLK => rRAM.data_a[26].CLK
CLK => rRAM.data_a[25].CLK
CLK => rRAM.data_a[24].CLK
CLK => rRAM.data_a[23].CLK
CLK => rRAM.data_a[22].CLK
CLK => rRAM.data_a[21].CLK
CLK => rRAM.data_a[20].CLK
CLK => rRAM.data_a[19].CLK
CLK => rRAM.data_a[18].CLK
CLK => rRAM.data_a[17].CLK
CLK => rRAM.data_a[16].CLK
CLK => rRAM.data_a[15].CLK
CLK => rRAM.data_a[14].CLK
CLK => rRAM.data_a[13].CLK
CLK => rRAM.data_a[12].CLK
CLK => rRAM.data_a[11].CLK
CLK => rRAM.data_a[10].CLK
CLK => rRAM.data_a[9].CLK
CLK => rRAM.data_a[8].CLK
CLK => rRAM.data_a[7].CLK
CLK => rRAM.data_a[6].CLK
CLK => rRAM.data_a[5].CLK
CLK => rRAM.data_a[4].CLK
CLK => rRAM.data_a[3].CLK
CLK => rRAM.data_a[2].CLK
CLK => rRAM.data_a[1].CLK
CLK => rRAM.data_a[0].CLK
CLK => rDout[0].CLK
CLK => rDout[1].CLK
CLK => rDout[2].CLK
CLK => rDout[3].CLK
CLK => rDout[4].CLK
CLK => rDout[5].CLK
CLK => rDout[6].CLK
CLK => rDout[7].CLK
CLK => rDout[8].CLK
CLK => rDout[9].CLK
CLK => rDout[10].CLK
CLK => rDout[11].CLK
CLK => rDout[12].CLK
CLK => rDout[13].CLK
CLK => rDout[14].CLK
CLK => rDout[15].CLK
CLK => rDout[16].CLK
CLK => rDout[17].CLK
CLK => rDout[18].CLK
CLK => rDout[19].CLK
CLK => rDout[20].CLK
CLK => rDout[21].CLK
CLK => rDout[22].CLK
CLK => rDout[23].CLK
CLK => rDout[24].CLK
CLK => rDout[25].CLK
CLK => rDout[26].CLK
CLK => rDout[27].CLK
CLK => rDout[28].CLK
CLK => rDout[29].CLK
CLK => rDout[30].CLK
CLK => rDout[31].CLK
CLK => rDout[32].CLK
CLK => rDout[33].CLK
CLK => rDout[34].CLK
CLK => rDout[35].CLK
CLK => rDout[36].CLK
CLK => rDout[37].CLK
CLK => rDout[38].CLK
CLK => rDout[39].CLK
CLK => rDout[40].CLK
CLK => rDout[41].CLK
CLK => rDout[42].CLK
CLK => rDout[43].CLK
CLK => rDout[44].CLK
CLK => rDout[45].CLK
CLK => rDout[46].CLK
CLK => rDout[47].CLK
CLK => rDout[48].CLK
CLK => rDout[49].CLK
CLK => rDout[50].CLK
CLK => rDout[51].CLK
CLK => rDout[52].CLK
CLK => rDout[53].CLK
CLK => rDout[54].CLK
CLK => rDout[55].CLK
CLK => rDout[56].CLK
CLK => rDout[57].CLK
CLK => rDout[58].CLK
CLK => rDout[59].CLK
CLK => rDout[60].CLK
CLK => rDout[61].CLK
CLK => rDout[62].CLK
CLK => rDout[63].CLK
CLK => rRAM.CLK0
ADDRA[0] => rRAM.waddr_a[0].DATAIN
ADDRA[0] => rRAM.WADDR
ADDRA[1] => rRAM.waddr_a[1].DATAIN
ADDRA[1] => rRAM.WADDR1
ADDRA[2] => rRAM.waddr_a[2].DATAIN
ADDRA[2] => rRAM.WADDR2
ADDRA[3] => rRAM.waddr_a[3].DATAIN
ADDRA[3] => rRAM.WADDR3
ADDRA[4] => rRAM.waddr_a[4].DATAIN
ADDRA[4] => rRAM.WADDR4
ADDRA[5] => rRAM.waddr_a[5].DATAIN
ADDRA[5] => rRAM.WADDR5
ADDRA[6] => rRAM.waddr_a[6].DATAIN
ADDRA[6] => rRAM.WADDR6
ADDRA[7] => rRAM.waddr_a[7].DATAIN
ADDRA[7] => rRAM.WADDR7
ADDRA[8] => rRAM.waddr_a[8].DATAIN
ADDRA[8] => rRAM.WADDR8
WEA => rRAM.we_a.DATAIN
WEA => rRAM.WE
ADDRB[0] => rRAM.RADDR
ADDRB[1] => rRAM.RADDR1
ADDRB[2] => rRAM.RADDR2
ADDRB[3] => rRAM.RADDR3
ADDRB[4] => rRAM.RADDR4
ADDRB[5] => rRAM.RADDR5
ADDRB[6] => rRAM.RADDR6
ADDRB[7] => rRAM.RADDR7
ADDRB[8] => rRAM.RADDR8
DINA[0] => rRAM.data_a[0].DATAIN
DINA[0] => rRAM.DATAIN
DINA[1] => rRAM.data_a[1].DATAIN
DINA[1] => rRAM.DATAIN1
DINA[2] => rRAM.data_a[2].DATAIN
DINA[2] => rRAM.DATAIN2
DINA[3] => rRAM.data_a[3].DATAIN
DINA[3] => rRAM.DATAIN3
DINA[4] => rRAM.data_a[4].DATAIN
DINA[4] => rRAM.DATAIN4
DINA[5] => rRAM.data_a[5].DATAIN
DINA[5] => rRAM.DATAIN5
DINA[6] => rRAM.data_a[6].DATAIN
DINA[6] => rRAM.DATAIN6
DINA[7] => rRAM.data_a[7].DATAIN
DINA[7] => rRAM.DATAIN7
DINA[8] => rRAM.data_a[8].DATAIN
DINA[8] => rRAM.DATAIN8
DINA[9] => rRAM.data_a[9].DATAIN
DINA[9] => rRAM.DATAIN9
DINA[10] => rRAM.data_a[10].DATAIN
DINA[10] => rRAM.DATAIN10
DINA[11] => rRAM.data_a[11].DATAIN
DINA[11] => rRAM.DATAIN11
DINA[12] => rRAM.data_a[12].DATAIN
DINA[12] => rRAM.DATAIN12
DINA[13] => rRAM.data_a[13].DATAIN
DINA[13] => rRAM.DATAIN13
DINA[14] => rRAM.data_a[14].DATAIN
DINA[14] => rRAM.DATAIN14
DINA[15] => rRAM.data_a[15].DATAIN
DINA[15] => rRAM.DATAIN15
DINA[16] => rRAM.data_a[16].DATAIN
DINA[16] => rRAM.DATAIN16
DINA[17] => rRAM.data_a[17].DATAIN
DINA[17] => rRAM.DATAIN17
DINA[18] => rRAM.data_a[18].DATAIN
DINA[18] => rRAM.DATAIN18
DINA[19] => rRAM.data_a[19].DATAIN
DINA[19] => rRAM.DATAIN19
DINA[20] => rRAM.data_a[20].DATAIN
DINA[20] => rRAM.DATAIN20
DINA[21] => rRAM.data_a[21].DATAIN
DINA[21] => rRAM.DATAIN21
DINA[22] => rRAM.data_a[22].DATAIN
DINA[22] => rRAM.DATAIN22
DINA[23] => rRAM.data_a[23].DATAIN
DINA[23] => rRAM.DATAIN23
DINA[24] => rRAM.data_a[24].DATAIN
DINA[24] => rRAM.DATAIN24
DINA[25] => rRAM.data_a[25].DATAIN
DINA[25] => rRAM.DATAIN25
DINA[26] => rRAM.data_a[26].DATAIN
DINA[26] => rRAM.DATAIN26
DINA[27] => rRAM.data_a[27].DATAIN
DINA[27] => rRAM.DATAIN27
DINA[28] => rRAM.data_a[28].DATAIN
DINA[28] => rRAM.DATAIN28
DINA[29] => rRAM.data_a[29].DATAIN
DINA[29] => rRAM.DATAIN29
DINA[30] => rRAM.data_a[30].DATAIN
DINA[30] => rRAM.DATAIN30
DINA[31] => rRAM.data_a[31].DATAIN
DINA[31] => rRAM.DATAIN31
DINA[32] => rRAM.data_a[32].DATAIN
DINA[32] => rRAM.DATAIN32
DINA[33] => rRAM.data_a[33].DATAIN
DINA[33] => rRAM.DATAIN33
DINA[34] => rRAM.data_a[34].DATAIN
DINA[34] => rRAM.DATAIN34
DINA[35] => rRAM.data_a[35].DATAIN
DINA[35] => rRAM.DATAIN35
DINA[36] => rRAM.data_a[36].DATAIN
DINA[36] => rRAM.DATAIN36
DINA[37] => rRAM.data_a[37].DATAIN
DINA[37] => rRAM.DATAIN37
DINA[38] => rRAM.data_a[38].DATAIN
DINA[38] => rRAM.DATAIN38
DINA[39] => rRAM.data_a[39].DATAIN
DINA[39] => rRAM.DATAIN39
DINA[40] => rRAM.data_a[40].DATAIN
DINA[40] => rRAM.DATAIN40
DINA[41] => rRAM.data_a[41].DATAIN
DINA[41] => rRAM.DATAIN41
DINA[42] => rRAM.data_a[42].DATAIN
DINA[42] => rRAM.DATAIN42
DINA[43] => rRAM.data_a[43].DATAIN
DINA[43] => rRAM.DATAIN43
DINA[44] => rRAM.data_a[44].DATAIN
DINA[44] => rRAM.DATAIN44
DINA[45] => rRAM.data_a[45].DATAIN
DINA[45] => rRAM.DATAIN45
DINA[46] => rRAM.data_a[46].DATAIN
DINA[46] => rRAM.DATAIN46
DINA[47] => rRAM.data_a[47].DATAIN
DINA[47] => rRAM.DATAIN47
DINA[48] => rRAM.data_a[48].DATAIN
DINA[48] => rRAM.DATAIN48
DINA[49] => rRAM.data_a[49].DATAIN
DINA[49] => rRAM.DATAIN49
DINA[50] => rRAM.data_a[50].DATAIN
DINA[50] => rRAM.DATAIN50
DINA[51] => rRAM.data_a[51].DATAIN
DINA[51] => rRAM.DATAIN51
DINA[52] => rRAM.data_a[52].DATAIN
DINA[52] => rRAM.DATAIN52
DINA[53] => rRAM.data_a[53].DATAIN
DINA[53] => rRAM.DATAIN53
DINA[54] => rRAM.data_a[54].DATAIN
DINA[54] => rRAM.DATAIN54
DINA[55] => rRAM.data_a[55].DATAIN
DINA[55] => rRAM.DATAIN55
DINA[56] => rRAM.data_a[56].DATAIN
DINA[56] => rRAM.DATAIN56
DINA[57] => rRAM.data_a[57].DATAIN
DINA[57] => rRAM.DATAIN57
DINA[58] => rRAM.data_a[58].DATAIN
DINA[58] => rRAM.DATAIN58
DINA[59] => rRAM.data_a[59].DATAIN
DINA[59] => rRAM.DATAIN59
DINA[60] => rRAM.data_a[60].DATAIN
DINA[60] => rRAM.DATAIN60
DINA[61] => rRAM.data_a[61].DATAIN
DINA[61] => rRAM.DATAIN61
DINA[62] => rRAM.data_a[62].DATAIN
DINA[62] => rRAM.DATAIN62
DINA[63] => rRAM.data_a[63].DATAIN
DINA[63] => rRAM.DATAIN63
DOUTB[0] <= rDout[0].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[1] <= rDout[1].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[2] <= rDout[2].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[3] <= rDout[3].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[4] <= rDout[4].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[5] <= rDout[5].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[6] <= rDout[6].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[7] <= rDout[7].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[8] <= rDout[8].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[9] <= rDout[9].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[10] <= rDout[10].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[11] <= rDout[11].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[12] <= rDout[12].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[13] <= rDout[13].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[14] <= rDout[14].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[15] <= rDout[15].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[16] <= rDout[16].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[17] <= rDout[17].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[18] <= rDout[18].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[19] <= rDout[19].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[20] <= rDout[20].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[21] <= rDout[21].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[22] <= rDout[22].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[23] <= rDout[23].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[24] <= rDout[24].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[25] <= rDout[25].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[26] <= rDout[26].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[27] <= rDout[27].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[28] <= rDout[28].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[29] <= rDout[29].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[30] <= rDout[30].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[31] <= rDout[31].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[32] <= rDout[32].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[33] <= rDout[33].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[34] <= rDout[34].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[35] <= rDout[35].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[36] <= rDout[36].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[37] <= rDout[37].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[38] <= rDout[38].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[39] <= rDout[39].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[40] <= rDout[40].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[41] <= rDout[41].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[42] <= rDout[42].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[43] <= rDout[43].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[44] <= rDout[44].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[45] <= rDout[45].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[46] <= rDout[46].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[47] <= rDout[47].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[48] <= rDout[48].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[49] <= rDout[49].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[50] <= rDout[50].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[51] <= rDout[51].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[52] <= rDout[52].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[53] <= rDout[53].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[54] <= rDout[54].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[55] <= rDout[55].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[56] <= rDout[56].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[57] <= rDout[57].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[58] <= rDout[58].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[59] <= rDout[59].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[60] <= rDout[60].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[61] <= rDout[61].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[62] <= rDout[62].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[63] <= rDout[63].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader
CLK => rLen[0].CLK
CLK => rLen[1].CLK
CLK => rLen[2].CLK
CLK => rLen[3].CLK
CLK => rLen[4].CLK
CLK => rLen[5].CLK
CLK => rLen[6].CLK
CLK => rLen[7].CLK
CLK => rLen[8].CLK
CLK => rLen[9].CLK
CLK => rLen[10].CLK
CLK => rLen[11].CLK
CLK => rLen[12].CLK
CLK => rLen[13].CLK
CLK => rLen[14].CLK
CLK => rLen[15].CLK
CLK => rLen[16].CLK
CLK => rLen[17].CLK
CLK => rLen[18].CLK
CLK => rLen[19].CLK
CLK => rLen[20].CLK
CLK => rLen[21].CLK
CLK => rLen[22].CLK
CLK => rLen[23].CLK
CLK => rLen[24].CLK
CLK => rLen[25].CLK
CLK => rLen[26].CLK
CLK => rLen[27].CLK
CLK => rLen[28].CLK
CLK => rLen[29].CLK
CLK => rLen[30].CLK
CLK => rLen[31].CLK
CLK => rAddr[0].CLK
CLK => rAddr[1].CLK
CLK => rAddr[2].CLK
CLK => rAddr[3].CLK
CLK => rAddr[4].CLK
CLK => rAddr[5].CLK
CLK => rAddr[6].CLK
CLK => rAddr[7].CLK
CLK => rAddr[8].CLK
CLK => rAddr[9].CLK
CLK => rAddr[10].CLK
CLK => rAddr[11].CLK
CLK => rAddr[12].CLK
CLK => rAddr[13].CLK
CLK => rAddr[14].CLK
CLK => rAddr[15].CLK
CLK => rAddr[16].CLK
CLK => rAddr[17].CLK
CLK => rAddr[18].CLK
CLK => rAddr[19].CLK
CLK => rAddr[20].CLK
CLK => rAddr[21].CLK
CLK => rAddr[22].CLK
CLK => rAddr[23].CLK
CLK => rAddr[24].CLK
CLK => rAddr[25].CLK
CLK => rAddr[26].CLK
CLK => rAddr[27].CLK
CLK => rAddr[28].CLK
CLK => rAddr[29].CLK
CLK => rAddr[30].CLK
CLK => rAddr[31].CLK
CLK => rAddr[32].CLK
CLK => rAddr[33].CLK
CLK => rAddr[34].CLK
CLK => rAddr[35].CLK
CLK => rAddr[36].CLK
CLK => rAddr[37].CLK
CLK => rAddr[38].CLK
CLK => rAddr[39].CLK
CLK => rAddr[40].CLK
CLK => rAddr[41].CLK
CLK => rAddr[42].CLK
CLK => rAddr[43].CLK
CLK => rAddr[44].CLK
CLK => rAddr[45].CLK
CLK => rAddr[46].CLK
CLK => rAddr[47].CLK
CLK => rAddr[48].CLK
CLK => rAddr[49].CLK
CLK => rAddr[50].CLK
CLK => rAddr[51].CLK
CLK => rAddr[52].CLK
CLK => rAddr[53].CLK
CLK => rAddr[54].CLK
CLK => rAddr[55].CLK
CLK => rAddr[56].CLK
CLK => rAddr[57].CLK
CLK => rAddr[58].CLK
CLK => rAddr[59].CLK
CLK => rAddr[60].CLK
CLK => rAddr[61].CLK
CLK => rAddr[62].CLK
CLK => rAddr[63].CLK
CLK => rDataValid.CLK
CLK => rFifoValid.CLK
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
CLK => rData[7].CLK
CLK => rData[8].CLK
CLK => rData[9].CLK
CLK => rData[10].CLK
CLK => rData[11].CLK
CLK => rData[12].CLK
CLK => rData[13].CLK
CLK => rData[14].CLK
CLK => rData[15].CLK
CLK => rData[16].CLK
CLK => rData[17].CLK
CLK => rData[18].CLK
CLK => rData[19].CLK
CLK => rData[20].CLK
CLK => rData[21].CLK
CLK => rData[22].CLK
CLK => rData[23].CLK
CLK => rData[24].CLK
CLK => rData[25].CLK
CLK => rData[26].CLK
CLK => rData[27].CLK
CLK => rData[28].CLK
CLK => rData[29].CLK
CLK => rData[30].CLK
CLK => rData[31].CLK
CLK => rData[32].CLK
CLK => rData[33].CLK
CLK => rData[34].CLK
CLK => rData[35].CLK
CLK => rData[36].CLK
CLK => rData[37].CLK
CLK => rData[38].CLK
CLK => rData[39].CLK
CLK => rData[40].CLK
CLK => rData[41].CLK
CLK => rData[42].CLK
CLK => rData[43].CLK
CLK => rData[44].CLK
CLK => rData[45].CLK
CLK => rData[46].CLK
CLK => rData[47].CLK
CLK => rData[48].CLK
CLK => rData[49].CLK
CLK => rData[50].CLK
CLK => rData[51].CLK
CLK => rData[52].CLK
CLK => rData[53].CLK
CLK => rData[54].CLK
CLK => rData[55].CLK
CLK => rData[56].CLK
CLK => rData[57].CLK
CLK => rData[58].CLK
CLK => rData[59].CLK
CLK => rData[60].CLK
CLK => rData[61].CLK
CLK => rData[62].CLK
CLK => rData[63].CLK
CLK => rCapState[0].CLK
CLK => rCapState[1].CLK
CLK => rRdState[0].CLK
CLK => rRdState[1].CLK
RST => rRdState.OUTPUTSELECT
RST => rRdState.OUTPUTSELECT
RST => rCapState.OUTPUTSELECT
RST => rCapState.OUTPUTSELECT
RST => rFifoValid.OUTPUTSELECT
RST => rDataValid.OUTPUTSELECT
BUF_DATA[0] => rData[0].DATAIN
BUF_DATA[1] => rData[1].DATAIN
BUF_DATA[2] => rData[2].DATAIN
BUF_DATA[3] => rData[3].DATAIN
BUF_DATA[4] => rData[4].DATAIN
BUF_DATA[5] => rData[5].DATAIN
BUF_DATA[6] => rData[6].DATAIN
BUF_DATA[7] => rData[7].DATAIN
BUF_DATA[8] => rData[8].DATAIN
BUF_DATA[9] => rData[9].DATAIN
BUF_DATA[10] => rData[10].DATAIN
BUF_DATA[11] => rData[11].DATAIN
BUF_DATA[12] => rData[12].DATAIN
BUF_DATA[13] => rData[13].DATAIN
BUF_DATA[14] => rData[14].DATAIN
BUF_DATA[15] => rData[15].DATAIN
BUF_DATA[16] => rData[16].DATAIN
BUF_DATA[17] => rData[17].DATAIN
BUF_DATA[18] => rData[18].DATAIN
BUF_DATA[19] => rData[19].DATAIN
BUF_DATA[20] => rData[20].DATAIN
BUF_DATA[21] => rData[21].DATAIN
BUF_DATA[22] => rData[22].DATAIN
BUF_DATA[23] => rData[23].DATAIN
BUF_DATA[24] => rData[24].DATAIN
BUF_DATA[25] => rData[25].DATAIN
BUF_DATA[26] => rData[26].DATAIN
BUF_DATA[27] => rData[27].DATAIN
BUF_DATA[28] => rData[28].DATAIN
BUF_DATA[29] => rData[29].DATAIN
BUF_DATA[30] => rData[30].DATAIN
BUF_DATA[31] => rData[31].DATAIN
BUF_DATA[32] => rData[32].DATAIN
BUF_DATA[33] => rData[33].DATAIN
BUF_DATA[34] => rData[34].DATAIN
BUF_DATA[35] => rData[35].DATAIN
BUF_DATA[36] => rData[36].DATAIN
BUF_DATA[37] => rData[37].DATAIN
BUF_DATA[38] => rData[38].DATAIN
BUF_DATA[39] => rData[39].DATAIN
BUF_DATA[40] => rData[40].DATAIN
BUF_DATA[41] => rData[41].DATAIN
BUF_DATA[42] => rData[42].DATAIN
BUF_DATA[43] => rData[43].DATAIN
BUF_DATA[44] => rData[44].DATAIN
BUF_DATA[45] => rData[45].DATAIN
BUF_DATA[46] => rData[46].DATAIN
BUF_DATA[47] => rData[47].DATAIN
BUF_DATA[48] => rData[48].DATAIN
BUF_DATA[49] => rData[49].DATAIN
BUF_DATA[50] => rData[50].DATAIN
BUF_DATA[51] => rData[51].DATAIN
BUF_DATA[52] => rData[52].DATAIN
BUF_DATA[53] => rData[53].DATAIN
BUF_DATA[54] => rData[54].DATAIN
BUF_DATA[55] => rData[55].DATAIN
BUF_DATA[56] => rData[56].DATAIN
BUF_DATA[57] => rData[57].DATAIN
BUF_DATA[58] => rData[58].DATAIN
BUF_DATA[59] => rData[59].DATAIN
BUF_DATA[60] => rData[60].DATAIN
BUF_DATA[61] => rData[61].DATAIN
BUF_DATA[62] => rData[62].DATAIN
BUF_DATA[63] => rData[63].DATAIN
BUF_DATA_EMPTY => EMPTY.IN1
BUF_DATA_EMPTY => _rFifoValid.IN1
BUF_DATA_EMPTY => _rRdState.OUTPUTSELECT
BUF_DATA_EMPTY => _rRdState.OUTPUTSELECT
BUF_DATA_EMPTY => _rRdState.OUTPUTSELECT
BUF_DATA_REN <= BUF_DATA_REN.DB_MAX_OUTPUT_PORT_TYPE
VALID <= VALID.DB_MAX_OUTPUT_PORT_TYPE
EMPTY <= EMPTY.DB_MAX_OUTPUT_PORT_TYPE
REN => _rCapState.OUTPUTSELECT
REN => _rCapState.OUTPUTSELECT
REN => _rRdState.OUTPUTSELECT
REN => _rRdState.OUTPUTSELECT
ADDR[0] <= rAddr[0].DB_MAX_OUTPUT_PORT_TYPE
ADDR[1] <= rAddr[1].DB_MAX_OUTPUT_PORT_TYPE
ADDR[2] <= rAddr[2].DB_MAX_OUTPUT_PORT_TYPE
ADDR[3] <= rAddr[3].DB_MAX_OUTPUT_PORT_TYPE
ADDR[4] <= rAddr[4].DB_MAX_OUTPUT_PORT_TYPE
ADDR[5] <= rAddr[5].DB_MAX_OUTPUT_PORT_TYPE
ADDR[6] <= rAddr[6].DB_MAX_OUTPUT_PORT_TYPE
ADDR[7] <= rAddr[7].DB_MAX_OUTPUT_PORT_TYPE
ADDR[8] <= rAddr[8].DB_MAX_OUTPUT_PORT_TYPE
ADDR[9] <= rAddr[9].DB_MAX_OUTPUT_PORT_TYPE
ADDR[10] <= rAddr[10].DB_MAX_OUTPUT_PORT_TYPE
ADDR[11] <= rAddr[11].DB_MAX_OUTPUT_PORT_TYPE
ADDR[12] <= rAddr[12].DB_MAX_OUTPUT_PORT_TYPE
ADDR[13] <= rAddr[13].DB_MAX_OUTPUT_PORT_TYPE
ADDR[14] <= rAddr[14].DB_MAX_OUTPUT_PORT_TYPE
ADDR[15] <= rAddr[15].DB_MAX_OUTPUT_PORT_TYPE
ADDR[16] <= rAddr[16].DB_MAX_OUTPUT_PORT_TYPE
ADDR[17] <= rAddr[17].DB_MAX_OUTPUT_PORT_TYPE
ADDR[18] <= rAddr[18].DB_MAX_OUTPUT_PORT_TYPE
ADDR[19] <= rAddr[19].DB_MAX_OUTPUT_PORT_TYPE
ADDR[20] <= rAddr[20].DB_MAX_OUTPUT_PORT_TYPE
ADDR[21] <= rAddr[21].DB_MAX_OUTPUT_PORT_TYPE
ADDR[22] <= rAddr[22].DB_MAX_OUTPUT_PORT_TYPE
ADDR[23] <= rAddr[23].DB_MAX_OUTPUT_PORT_TYPE
ADDR[24] <= rAddr[24].DB_MAX_OUTPUT_PORT_TYPE
ADDR[25] <= rAddr[25].DB_MAX_OUTPUT_PORT_TYPE
ADDR[26] <= rAddr[26].DB_MAX_OUTPUT_PORT_TYPE
ADDR[27] <= rAddr[27].DB_MAX_OUTPUT_PORT_TYPE
ADDR[28] <= rAddr[28].DB_MAX_OUTPUT_PORT_TYPE
ADDR[29] <= rAddr[29].DB_MAX_OUTPUT_PORT_TYPE
ADDR[30] <= rAddr[30].DB_MAX_OUTPUT_PORT_TYPE
ADDR[31] <= rAddr[31].DB_MAX_OUTPUT_PORT_TYPE
ADDR[32] <= rAddr[32].DB_MAX_OUTPUT_PORT_TYPE
ADDR[33] <= rAddr[33].DB_MAX_OUTPUT_PORT_TYPE
ADDR[34] <= rAddr[34].DB_MAX_OUTPUT_PORT_TYPE
ADDR[35] <= rAddr[35].DB_MAX_OUTPUT_PORT_TYPE
ADDR[36] <= rAddr[36].DB_MAX_OUTPUT_PORT_TYPE
ADDR[37] <= rAddr[37].DB_MAX_OUTPUT_PORT_TYPE
ADDR[38] <= rAddr[38].DB_MAX_OUTPUT_PORT_TYPE
ADDR[39] <= rAddr[39].DB_MAX_OUTPUT_PORT_TYPE
ADDR[40] <= rAddr[40].DB_MAX_OUTPUT_PORT_TYPE
ADDR[41] <= rAddr[41].DB_MAX_OUTPUT_PORT_TYPE
ADDR[42] <= rAddr[42].DB_MAX_OUTPUT_PORT_TYPE
ADDR[43] <= rAddr[43].DB_MAX_OUTPUT_PORT_TYPE
ADDR[44] <= rAddr[44].DB_MAX_OUTPUT_PORT_TYPE
ADDR[45] <= rAddr[45].DB_MAX_OUTPUT_PORT_TYPE
ADDR[46] <= rAddr[46].DB_MAX_OUTPUT_PORT_TYPE
ADDR[47] <= rAddr[47].DB_MAX_OUTPUT_PORT_TYPE
ADDR[48] <= rAddr[48].DB_MAX_OUTPUT_PORT_TYPE
ADDR[49] <= rAddr[49].DB_MAX_OUTPUT_PORT_TYPE
ADDR[50] <= rAddr[50].DB_MAX_OUTPUT_PORT_TYPE
ADDR[51] <= rAddr[51].DB_MAX_OUTPUT_PORT_TYPE
ADDR[52] <= rAddr[52].DB_MAX_OUTPUT_PORT_TYPE
ADDR[53] <= rAddr[53].DB_MAX_OUTPUT_PORT_TYPE
ADDR[54] <= rAddr[54].DB_MAX_OUTPUT_PORT_TYPE
ADDR[55] <= rAddr[55].DB_MAX_OUTPUT_PORT_TYPE
ADDR[56] <= rAddr[56].DB_MAX_OUTPUT_PORT_TYPE
ADDR[57] <= rAddr[57].DB_MAX_OUTPUT_PORT_TYPE
ADDR[58] <= rAddr[58].DB_MAX_OUTPUT_PORT_TYPE
ADDR[59] <= rAddr[59].DB_MAX_OUTPUT_PORT_TYPE
ADDR[60] <= rAddr[60].DB_MAX_OUTPUT_PORT_TYPE
ADDR[61] <= rAddr[61].DB_MAX_OUTPUT_PORT_TYPE
ADDR[62] <= rAddr[62].DB_MAX_OUTPUT_PORT_TYPE
ADDR[63] <= rAddr[63].DB_MAX_OUTPUT_PORT_TYPE
LEN[0] <= rLen[0].DB_MAX_OUTPUT_PORT_TYPE
LEN[1] <= rLen[1].DB_MAX_OUTPUT_PORT_TYPE
LEN[2] <= rLen[2].DB_MAX_OUTPUT_PORT_TYPE
LEN[3] <= rLen[3].DB_MAX_OUTPUT_PORT_TYPE
LEN[4] <= rLen[4].DB_MAX_OUTPUT_PORT_TYPE
LEN[5] <= rLen[5].DB_MAX_OUTPUT_PORT_TYPE
LEN[6] <= rLen[6].DB_MAX_OUTPUT_PORT_TYPE
LEN[7] <= rLen[7].DB_MAX_OUTPUT_PORT_TYPE
LEN[8] <= rLen[8].DB_MAX_OUTPUT_PORT_TYPE
LEN[9] <= rLen[9].DB_MAX_OUTPUT_PORT_TYPE
LEN[10] <= rLen[10].DB_MAX_OUTPUT_PORT_TYPE
LEN[11] <= rLen[11].DB_MAX_OUTPUT_PORT_TYPE
LEN[12] <= rLen[12].DB_MAX_OUTPUT_PORT_TYPE
LEN[13] <= rLen[13].DB_MAX_OUTPUT_PORT_TYPE
LEN[14] <= rLen[14].DB_MAX_OUTPUT_PORT_TYPE
LEN[15] <= rLen[15].DB_MAX_OUTPUT_PORT_TYPE
LEN[16] <= rLen[16].DB_MAX_OUTPUT_PORT_TYPE
LEN[17] <= rLen[17].DB_MAX_OUTPUT_PORT_TYPE
LEN[18] <= rLen[18].DB_MAX_OUTPUT_PORT_TYPE
LEN[19] <= rLen[19].DB_MAX_OUTPUT_PORT_TYPE
LEN[20] <= rLen[20].DB_MAX_OUTPUT_PORT_TYPE
LEN[21] <= rLen[21].DB_MAX_OUTPUT_PORT_TYPE
LEN[22] <= rLen[22].DB_MAX_OUTPUT_PORT_TYPE
LEN[23] <= rLen[23].DB_MAX_OUTPUT_PORT_TYPE
LEN[24] <= rLen[24].DB_MAX_OUTPUT_PORT_TYPE
LEN[25] <= rLen[25].DB_MAX_OUTPUT_PORT_TYPE
LEN[26] <= rLen[26].DB_MAX_OUTPUT_PORT_TYPE
LEN[27] <= rLen[27].DB_MAX_OUTPUT_PORT_TYPE
LEN[28] <= rLen[28].DB_MAX_OUTPUT_PORT_TYPE
LEN[29] <= rLen[29].DB_MAX_OUTPUT_PORT_TYPE
LEN[30] <= rLen[30].DB_MAX_OUTPUT_PORT_TYPE
LEN[31] <= rLen[31].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer
CLK => rReqPartialDone.CLK
CLK => rPartialDone.CLK
CLK => rLastDoneRead.CLK
CLK => rDone.CLK
CLK => rReqLast.CLK
CLK => rReqLen[0].CLK
CLK => rReqLen[1].CLK
CLK => rReqLen[2].CLK
CLK => rReqLen[3].CLK
CLK => rReqLen[4].CLK
CLK => rReqLen[5].CLK
CLK => rReqLen[6].CLK
CLK => rReqLen[7].CLK
CLK => rReqLen[8].CLK
CLK => rReqLen[9].CLK
CLK => rReqAddr[0].CLK
CLK => rReqAddr[1].CLK
CLK => rReqAddr[2].CLK
CLK => rReqAddr[3].CLK
CLK => rReqAddr[4].CLK
CLK => rReqAddr[5].CLK
CLK => rReqAddr[6].CLK
CLK => rReqAddr[7].CLK
CLK => rReqAddr[8].CLK
CLK => rReqAddr[9].CLK
CLK => rReqAddr[10].CLK
CLK => rReqAddr[11].CLK
CLK => rReqAddr[12].CLK
CLK => rReqAddr[13].CLK
CLK => rReqAddr[14].CLK
CLK => rReqAddr[15].CLK
CLK => rReqAddr[16].CLK
CLK => rReqAddr[17].CLK
CLK => rReqAddr[18].CLK
CLK => rReqAddr[19].CLK
CLK => rReqAddr[20].CLK
CLK => rReqAddr[21].CLK
CLK => rReqAddr[22].CLK
CLK => rReqAddr[23].CLK
CLK => rReqAddr[24].CLK
CLK => rReqAddr[25].CLK
CLK => rReqAddr[26].CLK
CLK => rReqAddr[27].CLK
CLK => rReqAddr[28].CLK
CLK => rReqAddr[29].CLK
CLK => rReqAddr[30].CLK
CLK => rReqAddr[31].CLK
CLK => rReqAddr[32].CLK
CLK => rReqAddr[33].CLK
CLK => rReqAddr[34].CLK
CLK => rReqAddr[35].CLK
CLK => rReqAddr[36].CLK
CLK => rReqAddr[37].CLK
CLK => rReqAddr[38].CLK
CLK => rReqAddr[39].CLK
CLK => rReqAddr[40].CLK
CLK => rReqAddr[41].CLK
CLK => rReqAddr[42].CLK
CLK => rReqAddr[43].CLK
CLK => rReqAddr[44].CLK
CLK => rReqAddr[45].CLK
CLK => rReqAddr[46].CLK
CLK => rReqAddr[47].CLK
CLK => rReqAddr[48].CLK
CLK => rReqAddr[49].CLK
CLK => rReqAddr[50].CLK
CLK => rReqAddr[51].CLK
CLK => rReqAddr[52].CLK
CLK => rReqAddr[53].CLK
CLK => rReqAddr[54].CLK
CLK => rReqAddr[55].CLK
CLK => rReqAddr[56].CLK
CLK => rReqAddr[57].CLK
CLK => rReqAddr[58].CLK
CLK => rReqAddr[59].CLK
CLK => rReqAddr[60].CLK
CLK => rReqAddr[61].CLK
CLK => rReqAddr[62].CLK
CLK => rReqAddr[63].CLK
CLK => rNotRequesting.CLK
CLK => rAckCount[0].CLK
CLK => rAckCount[1].CLK
CLK => rAckCount[2].CLK
CLK => rAckCount[3].CLK
CLK => rAckCount[4].CLK
CLK => rAckCount[5].CLK
CLK => rAckCount[6].CLK
CLK => rAckCount[7].CLK
CLK => rAckCount[8].CLK
CLK => rAckCount[9].CLK
CLK => rLenEQBufWords.CLK
CLK => rLenEQWords.CLK
CLK => rLastLenEQ0.CLK
CLK => rLastLen[0].CLK
CLK => rLastLen[1].CLK
CLK => rLastLen[2].CLK
CLK => rLastLen[3].CLK
CLK => rLastLen[4].CLK
CLK => rLastLen[5].CLK
CLK => rLastLen[6].CLK
CLK => rLastLen[7].CLK
CLK => rLastLen[8].CLK
CLK => rLastLen[9].CLK
CLK => rTxnDone[0].CLK
CLK => rTxnDone[1].CLK
CLK => rAvail.CLK
CLK => rSendingWords[0].CLK
CLK => rSendingWords[1].CLK
CLK => rSendingWords[2].CLK
CLK => rSendingWords[3].CLK
CLK => rSendingWords[4].CLK
CLK => rSendingWords[5].CLK
CLK => rSendingWords[6].CLK
CLK => rSendingWords[7].CLK
CLK => rSendingWords[8].CLK
CLK => rSendingWords[9].CLK
CLK => rSendingWords[10].CLK
CLK => rSendingWords[11].CLK
CLK => rSendingWords[12].CLK
CLK => rSendingWords[13].CLK
CLK => rSendingWords[14].CLK
CLK => rSendingWords[15].CLK
CLK => rSendingWords[16].CLK
CLK => rSendingWords[17].CLK
CLK => rSendingWords[18].CLK
CLK => rSendingWords[19].CLK
CLK => rSendingWords[20].CLK
CLK => rSendingWords[21].CLK
CLK => rSendingWords[22].CLK
CLK => rSendingWords[23].CLK
CLK => rSendingWords[24].CLK
CLK => rSendingWords[25].CLK
CLK => rSendingWords[26].CLK
CLK => rSendingWords[27].CLK
CLK => rSendingWords[28].CLK
CLK => rSendingWords[29].CLK
CLK => rSendingWords[30].CLK
CLK => rSendingWords[31].CLK
CLK => rLen[0].CLK
CLK => rLen[1].CLK
CLK => rLen[2].CLK
CLK => rLen[3].CLK
CLK => rLen[4].CLK
CLK => rLen[5].CLK
CLK => rLen[6].CLK
CLK => rLen[7].CLK
CLK => rLen[8].CLK
CLK => rLen[9].CLK
CLK => rMaxLen.CLK
CLK => rPayloadSpill.CLK
CLK => rMaxPayload[0].CLK
CLK => rMaxPayload[1].CLK
CLK => rMaxPayload[2].CLK
CLK => rMaxPayload[3].CLK
CLK => rMaxPayload[4].CLK
CLK => rMaxPayload[5].CLK
CLK => rMaxPayload[6].CLK
CLK => rMaxPayload[7].CLK
CLK => rMaxPayload[8].CLK
CLK => rMaxPayload[9].CLK
CLK => rMaxPayloadShift[0].CLK
CLK => rMaxPayloadShift[1].CLK
CLK => rMaxPayloadShift[2].CLK
CLK => rMaxPayloadSize[0].CLK
CLK => rMaxPayloadSize[1].CLK
CLK => rMaxPayloadSize[2].CLK
CLK => rPreLen[0].CLK
CLK => rPreLen[1].CLK
CLK => rPreLen[2].CLK
CLK => rPreLen[3].CLK
CLK => rPreLen[4].CLK
CLK => rPreLen[5].CLK
CLK => rPreLen[6].CLK
CLK => rPreLen[7].CLK
CLK => rPreLen[8].CLK
CLK => rPreLen[9].CLK
CLK => rPreLen[10].CLK
CLK => rUseInit.CLK
CLK => rCopyBufWords.CLK
CLK => rPageSpillInit.CLK
CLK => rPageSpill.CLK
CLK => rPageRem[0].CLK
CLK => rPageRem[1].CLK
CLK => rPageRem[2].CLK
CLK => rPageRem[3].CLK
CLK => rPageRem[4].CLK
CLK => rPageRem[5].CLK
CLK => rPageRem[6].CLK
CLK => rPageRem[7].CLK
CLK => rPageRem[8].CLK
CLK => rPageRem[9].CLK
CLK => rPageRem[10].CLK
CLK => rLargeBuf.CLK
CLK => rValsProp[0].CLK
CLK => rValsProp[1].CLK
CLK => rValsProp[2].CLK
CLK => rValsProp[3].CLK
CLK => rValsProp[4].CLK
CLK => rValsProp[5].CLK
CLK => rValsPropagated.CLK
CLK => rCarry[0].CLK
CLK => rCarry[1].CLK
CLK => rCarry[2].CLK
CLK => rAddr[0].CLK
CLK => rAddr[1].CLK
CLK => rAddr[2].CLK
CLK => rAddr[3].CLK
CLK => rAddr[4].CLK
CLK => rAddr[5].CLK
CLK => rAddr[6].CLK
CLK => rAddr[7].CLK
CLK => rAddr[8].CLK
CLK => rAddr[9].CLK
CLK => rAddr[10].CLK
CLK => rAddr[11].CLK
CLK => rAddr[12].CLK
CLK => rAddr[13].CLK
CLK => rAddr[14].CLK
CLK => rAddr[15].CLK
CLK => rAddr[16].CLK
CLK => rAddr[17].CLK
CLK => rAddr[18].CLK
CLK => rAddr[19].CLK
CLK => rAddr[20].CLK
CLK => rAddr[21].CLK
CLK => rAddr[22].CLK
CLK => rAddr[23].CLK
CLK => rAddr[24].CLK
CLK => rAddr[25].CLK
CLK => rAddr[26].CLK
CLK => rAddr[27].CLK
CLK => rAddr[28].CLK
CLK => rAddr[29].CLK
CLK => rAddr[30].CLK
CLK => rAddr[31].CLK
CLK => rAddr[32].CLK
CLK => rAddr[33].CLK
CLK => rAddr[34].CLK
CLK => rAddr[35].CLK
CLK => rAddr[36].CLK
CLK => rAddr[37].CLK
CLK => rAddr[38].CLK
CLK => rAddr[39].CLK
CLK => rAddr[40].CLK
CLK => rAddr[41].CLK
CLK => rAddr[42].CLK
CLK => rAddr[43].CLK
CLK => rAddr[44].CLK
CLK => rAddr[45].CLK
CLK => rAddr[46].CLK
CLK => rAddr[47].CLK
CLK => rAddr[48].CLK
CLK => rAddr[49].CLK
CLK => rAddr[50].CLK
CLK => rAddr[51].CLK
CLK => rAddr[52].CLK
CLK => rAddr[53].CLK
CLK => rAddr[54].CLK
CLK => rAddr[55].CLK
CLK => rAddr[56].CLK
CLK => rAddr[57].CLK
CLK => rAddr[58].CLK
CLK => rAddr[59].CLK
CLK => rAddr[60].CLK
CLK => rAddr[61].CLK
CLK => rAddr[62].CLK
CLK => rAddr[63].CLK
CLK => rBufWordsInit[0].CLK
CLK => rBufWordsInit[1].CLK
CLK => rBufWordsInit[2].CLK
CLK => rBufWordsInit[3].CLK
CLK => rBufWordsInit[4].CLK
CLK => rBufWordsInit[5].CLK
CLK => rBufWordsInit[6].CLK
CLK => rBufWordsInit[7].CLK
CLK => rBufWordsInit[8].CLK
CLK => rBufWordsInit[9].CLK
CLK => rBufWordsInit[10].CLK
CLK => rBufWordsInit[11].CLK
CLK => rBufWordsInit[12].CLK
CLK => rBufWordsInit[13].CLK
CLK => rBufWordsInit[14].CLK
CLK => rBufWordsInit[15].CLK
CLK => rBufWordsInit[16].CLK
CLK => rBufWordsInit[17].CLK
CLK => rBufWordsInit[18].CLK
CLK => rBufWordsInit[19].CLK
CLK => rBufWordsInit[20].CLK
CLK => rBufWordsInit[21].CLK
CLK => rBufWordsInit[22].CLK
CLK => rBufWordsInit[23].CLK
CLK => rBufWordsInit[24].CLK
CLK => rBufWordsInit[25].CLK
CLK => rBufWordsInit[26].CLK
CLK => rBufWordsInit[27].CLK
CLK => rBufWordsInit[28].CLK
CLK => rBufWordsInit[29].CLK
CLK => rBufWordsInit[30].CLK
CLK => rBufWordsInit[31].CLK
CLK => rBufWords[0].CLK
CLK => rBufWords[1].CLK
CLK => rBufWords[2].CLK
CLK => rBufWords[3].CLK
CLK => rBufWords[4].CLK
CLK => rBufWords[5].CLK
CLK => rBufWords[6].CLK
CLK => rBufWords[7].CLK
CLK => rBufWords[8].CLK
CLK => rBufWords[9].CLK
CLK => rBufWords[10].CLK
CLK => rBufWords[11].CLK
CLK => rBufWords[12].CLK
CLK => rBufWords[13].CLK
CLK => rBufWords[14].CLK
CLK => rBufWords[15].CLK
CLK => rBufWords[16].CLK
CLK => rBufWords[17].CLK
CLK => rBufWords[18].CLK
CLK => rBufWords[19].CLK
CLK => rBufWords[20].CLK
CLK => rBufWords[21].CLK
CLK => rBufWords[22].CLK
CLK => rBufWords[23].CLK
CLK => rBufWords[24].CLK
CLK => rBufWords[25].CLK
CLK => rBufWords[26].CLK
CLK => rBufWords[27].CLK
CLK => rBufWords[28].CLK
CLK => rBufWords[29].CLK
CLK => rBufWords[30].CLK
CLK => rBufWords[31].CLK
CLK => rWords[0].CLK
CLK => rWords[1].CLK
CLK => rWords[2].CLK
CLK => rWords[3].CLK
CLK => rWords[4].CLK
CLK => rWords[5].CLK
CLK => rWords[6].CLK
CLK => rWords[7].CLK
CLK => rWords[8].CLK
CLK => rWords[9].CLK
CLK => rWords[10].CLK
CLK => rWords[11].CLK
CLK => rWords[12].CLK
CLK => rWords[13].CLK
CLK => rWords[14].CLK
CLK => rWords[15].CLK
CLK => rWords[16].CLK
CLK => rWords[17].CLK
CLK => rWords[18].CLK
CLK => rWords[19].CLK
CLK => rWords[20].CLK
CLK => rWords[21].CLK
CLK => rWords[22].CLK
CLK => rWords[23].CLK
CLK => rWords[24].CLK
CLK => rWords[25].CLK
CLK => rWords[26].CLK
CLK => rWords[27].CLK
CLK => rWords[28].CLK
CLK => rWords[29].CLK
CLK => rWords[30].CLK
CLK => rWords[31].CLK
CLK => rSentWords[0].CLK
CLK => rSentWords[1].CLK
CLK => rSentWords[2].CLK
CLK => rSentWords[3].CLK
CLK => rSentWords[4].CLK
CLK => rSentWords[5].CLK
CLK => rSentWords[6].CLK
CLK => rSentWords[7].CLK
CLK => rSentWords[8].CLK
CLK => rSentWords[9].CLK
CLK => rSentWords[10].CLK
CLK => rSentWords[11].CLK
CLK => rSentWords[12].CLK
CLK => rSentWords[13].CLK
CLK => rSentWords[14].CLK
CLK => rSentWords[15].CLK
CLK => rSentWords[16].CLK
CLK => rSentWords[17].CLK
CLK => rSentWords[18].CLK
CLK => rSentWords[19].CLK
CLK => rSentWords[20].CLK
CLK => rSentWords[21].CLK
CLK => rSentWords[22].CLK
CLK => rSentWords[23].CLK
CLK => rSentWords[24].CLK
CLK => rSentWords[25].CLK
CLK => rSentWords[26].CLK
CLK => rSentWords[27].CLK
CLK => rSentWords[28].CLK
CLK => rSentWords[29].CLK
CLK => rSentWords[30].CLK
CLK => rSentWords[31].CLK
CLK => rTxState[0].CLK
CLK => rTxState[1].CLK
CLK => rTxState[2].CLK
CLK => rTxState[3].CLK
CLK => rTxState[4].CLK
CLK => rTxState[5].CLK
CLK => rTxState[6].CLK
CLK => rTxState[7].CLK
CLK => rTxErrd.CLK
CLK => rDoneLen[0].CLK
CLK => rDoneLen[1].CLK
CLK => rDoneLen[2].CLK
CLK => rDoneLen[3].CLK
CLK => rDoneLen[4].CLK
CLK => rDoneLen[5].CLK
CLK => rDoneLen[6].CLK
CLK => rDoneLen[7].CLK
CLK => rDoneLen[8].CLK
CLK => rDoneLen[9].CLK
CLK => rDoneLen[10].CLK
CLK => rDoneLen[11].CLK
CLK => rDoneLen[12].CLK
CLK => rDoneLen[13].CLK
CLK => rDoneLen[14].CLK
CLK => rDoneLen[15].CLK
CLK => rDoneLen[16].CLK
CLK => rDoneLen[17].CLK
CLK => rDoneLen[18].CLK
CLK => rDoneLen[19].CLK
CLK => rDoneLen[20].CLK
CLK => rDoneLen[21].CLK
CLK => rDoneLen[22].CLK
CLK => rDoneLen[23].CLK
CLK => rDoneLen[24].CLK
CLK => rDoneLen[25].CLK
CLK => rDoneLen[26].CLK
CLK => rDoneLen[27].CLK
CLK => rDoneLen[28].CLK
CLK => rDoneLen[29].CLK
CLK => rDoneLen[30].CLK
CLK => rDoneLen[31].CLK
CLK => rStarted.CLK
CLK => rWordsEQ0.CLK
CLK => rOffLast[0].CLK
CLK => rOffLast[1].CLK
CLK => rOffLast[2].CLK
CLK => rOffLast[3].CLK
CLK => rOffLast[4].CLK
CLK => rOffLast[5].CLK
CLK => rOffLast[6].CLK
CLK => rOffLast[7].CLK
CLK => rOffLast[8].CLK
CLK => rOffLast[9].CLK
CLK => rOffLast[10].CLK
CLK => rOffLast[11].CLK
CLK => rOffLast[12].CLK
CLK => rOffLast[13].CLK
CLK => rOffLast[14].CLK
CLK => rOffLast[15].CLK
CLK => rOffLast[16].CLK
CLK => rOffLast[17].CLK
CLK => rOffLast[18].CLK
CLK => rOffLast[19].CLK
CLK => rOffLast[20].CLK
CLK => rOffLast[21].CLK
CLK => rOffLast[22].CLK
CLK => rOffLast[23].CLK
CLK => rOffLast[24].CLK
CLK => rOffLast[25].CLK
CLK => rOffLast[26].CLK
CLK => rOffLast[27].CLK
CLK => rOffLast[28].CLK
CLK => rOffLast[29].CLK
CLK => rOffLast[30].CLK
CLK => rOffLast[31].CLK
CLK => rMainState[0].CLK
CLK => rMainState[1].CLK
CLK => rMainState[2].CLK
CLK => rMainState[3].CLK
CLK => rMainState[4].CLK
CLK => rMainState[5].CLK
CLK => rMainState[6].CLK
CLK => rMainState[7].CLK
CLK => rTxSent.CLK
CLK => rTxReqAck.CLK
CLK => rSgErr.CLK
CLK => rTxnDoneAck.CLK
CLK => rTxnAck.CLK
RST => rTxnAck.OUTPUTSELECT
RST => rTxnDoneAck.OUTPUTSELECT
RST => rSgErr.OUTPUTSELECT
RST => rTxReqAck.OUTPUTSELECT
RST => rTxSent.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rTxErrd.OUTPUTSELECT
RST => rTxState.IN1
RST => rMaxLen.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rNotRequesting.OUTPUTSELECT
RST => rLastDoneRead.OUTPUTSELECT
RST => rReqPartialDone.OUTPUTSELECT
CONFIG_MAX_PAYLOAD_SIZE[0] => rMaxPayloadSize[0].DATAIN
CONFIG_MAX_PAYLOAD_SIZE[1] => rMaxPayloadSize[1].DATAIN
CONFIG_MAX_PAYLOAD_SIZE[2] => rMaxPayloadSize[2].DATAIN
TXN <= TXN.DB_MAX_OUTPUT_PORT_TYPE
TXN_ACK => rTxnAck.DATAA
TXN_LEN[0] <= rWords[0].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[1] <= rWords[1].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[2] <= rWords[2].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[3] <= rWords[3].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[4] <= rWords[4].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[5] <= rWords[5].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[6] <= rWords[6].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[7] <= rWords[7].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[8] <= rWords[8].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[9] <= rWords[9].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[10] <= rWords[10].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[11] <= rWords[11].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[12] <= rWords[12].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[13] <= rWords[13].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[14] <= rWords[14].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[15] <= rWords[15].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[16] <= rWords[16].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[17] <= rWords[17].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[18] <= rWords[18].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[19] <= rWords[19].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[20] <= rWords[20].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[21] <= rWords[21].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[22] <= rWords[22].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[23] <= rWords[23].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[24] <= rWords[24].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[25] <= rWords[25].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[26] <= rWords[26].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[27] <= rWords[27].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[28] <= rWords[28].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[29] <= rWords[29].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[30] <= rWords[30].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[31] <= rWords[31].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[0] <= rOffLast[0].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[1] <= rOffLast[1].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[2] <= rOffLast[2].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[3] <= rOffLast[3].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[4] <= rOffLast[4].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[5] <= rOffLast[5].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[6] <= rOffLast[6].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[7] <= rOffLast[7].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[8] <= rOffLast[8].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[9] <= rOffLast[9].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[10] <= rOffLast[10].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[11] <= rOffLast[11].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[12] <= rOffLast[12].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[13] <= rOffLast[13].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[14] <= rOffLast[14].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[15] <= rOffLast[15].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[16] <= rOffLast[16].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[17] <= rOffLast[17].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[18] <= rOffLast[18].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[19] <= rOffLast[19].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[20] <= rOffLast[20].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[21] <= rOffLast[21].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[22] <= rOffLast[22].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[23] <= rOffLast[23].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[24] <= rOffLast[24].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[25] <= rOffLast[25].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[26] <= rOffLast[26].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[27] <= rOffLast[27].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[28] <= rOffLast[28].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[29] <= rOffLast[29].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[30] <= rOffLast[30].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[31] <= rOffLast[31].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[0] <= rDoneLen[0].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[1] <= rDoneLen[1].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[2] <= rDoneLen[2].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[3] <= rDoneLen[3].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[4] <= rDoneLen[4].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[5] <= rDoneLen[5].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[6] <= rDoneLen[6].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[7] <= rDoneLen[7].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[8] <= rDoneLen[8].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[9] <= rDoneLen[9].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[10] <= rDoneLen[10].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[11] <= rDoneLen[11].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[12] <= rDoneLen[12].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[13] <= rDoneLen[13].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[14] <= rDoneLen[14].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[15] <= rDoneLen[15].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[16] <= rDoneLen[16].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[17] <= rDoneLen[17].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[18] <= rDoneLen[18].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[19] <= rDoneLen[19].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[20] <= rDoneLen[20].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[21] <= rDoneLen[21].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[22] <= rDoneLen[22].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[23] <= rDoneLen[23].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[24] <= rDoneLen[24].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[25] <= rDoneLen[25].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[26] <= rDoneLen[26].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[27] <= rDoneLen[27].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[28] <= rDoneLen[28].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[29] <= rDoneLen[29].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[30] <= rDoneLen[30].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[31] <= rDoneLen[31].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE <= TXN_DONE.DB_MAX_OUTPUT_PORT_TYPE
TXN_ERR <= rTxErrd.DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_ACK => rTxnDoneAck.DATAA
NEW_TXN => _rMainState.OUTPUTSELECT
NEW_TXN => _rMainState.OUTPUTSELECT
NEW_TXN => _rMainState.OUTPUTSELECT
NEW_TXN => _rMainState.OUTPUTSELECT
NEW_TXN => _rMainState.OUTPUTSELECT
NEW_TXN => _rMainState.OUTPUTSELECT
NEW_TXN => _rMainState.OUTPUTSELECT
NEW_TXN => _rMainState.OUTPUTSELECT
NEW_TXN_ACK <= NEW_TXN_ACK.DB_MAX_OUTPUT_PORT_TYPE
NEW_TXN_LAST => rOffLast[0].DATAIN
NEW_TXN_LEN[0] => _rWords[0].DATAB
NEW_TXN_LEN[0] => Equal0.IN31
NEW_TXN_LEN[1] => _rWords[1].DATAB
NEW_TXN_LEN[1] => Equal0.IN30
NEW_TXN_LEN[2] => _rWords[2].DATAB
NEW_TXN_LEN[2] => Equal0.IN29
NEW_TXN_LEN[3] => _rWords[3].DATAB
NEW_TXN_LEN[3] => Equal0.IN28
NEW_TXN_LEN[4] => _rWords[4].DATAB
NEW_TXN_LEN[4] => Equal0.IN27
NEW_TXN_LEN[5] => _rWords[5].DATAB
NEW_TXN_LEN[5] => Equal0.IN26
NEW_TXN_LEN[6] => _rWords[6].DATAB
NEW_TXN_LEN[6] => Equal0.IN25
NEW_TXN_LEN[7] => _rWords[7].DATAB
NEW_TXN_LEN[7] => Equal0.IN24
NEW_TXN_LEN[8] => _rWords[8].DATAB
NEW_TXN_LEN[8] => Equal0.IN23
NEW_TXN_LEN[9] => _rWords[9].DATAB
NEW_TXN_LEN[9] => Equal0.IN22
NEW_TXN_LEN[10] => _rWords[10].DATAB
NEW_TXN_LEN[10] => Equal0.IN21
NEW_TXN_LEN[11] => _rWords[11].DATAB
NEW_TXN_LEN[11] => Equal0.IN20
NEW_TXN_LEN[12] => _rWords[12].DATAB
NEW_TXN_LEN[12] => Equal0.IN19
NEW_TXN_LEN[13] => _rWords[13].DATAB
NEW_TXN_LEN[13] => Equal0.IN18
NEW_TXN_LEN[14] => _rWords[14].DATAB
NEW_TXN_LEN[14] => Equal0.IN17
NEW_TXN_LEN[15] => _rWords[15].DATAB
NEW_TXN_LEN[15] => Equal0.IN16
NEW_TXN_LEN[16] => _rWords[16].DATAB
NEW_TXN_LEN[16] => Equal0.IN15
NEW_TXN_LEN[17] => _rWords[17].DATAB
NEW_TXN_LEN[17] => Equal0.IN14
NEW_TXN_LEN[18] => _rWords[18].DATAB
NEW_TXN_LEN[18] => Equal0.IN13
NEW_TXN_LEN[19] => _rWords[19].DATAB
NEW_TXN_LEN[19] => Equal0.IN12
NEW_TXN_LEN[20] => _rWords[20].DATAB
NEW_TXN_LEN[20] => Equal0.IN11
NEW_TXN_LEN[21] => _rWords[21].DATAB
NEW_TXN_LEN[21] => Equal0.IN10
NEW_TXN_LEN[22] => _rWords[22].DATAB
NEW_TXN_LEN[22] => Equal0.IN9
NEW_TXN_LEN[23] => _rWords[23].DATAB
NEW_TXN_LEN[23] => Equal0.IN8
NEW_TXN_LEN[24] => _rWords[24].DATAB
NEW_TXN_LEN[24] => Equal0.IN7
NEW_TXN_LEN[25] => _rWords[25].DATAB
NEW_TXN_LEN[25] => Equal0.IN6
NEW_TXN_LEN[26] => _rWords[26].DATAB
NEW_TXN_LEN[26] => Equal0.IN5
NEW_TXN_LEN[27] => _rWords[27].DATAB
NEW_TXN_LEN[27] => Equal0.IN4
NEW_TXN_LEN[28] => _rWords[28].DATAB
NEW_TXN_LEN[28] => Equal0.IN3
NEW_TXN_LEN[29] => _rWords[29].DATAB
NEW_TXN_LEN[29] => Equal0.IN2
NEW_TXN_LEN[30] => _rWords[30].DATAB
NEW_TXN_LEN[30] => Equal0.IN1
NEW_TXN_LEN[31] => _rWords[31].DATAB
NEW_TXN_LEN[31] => Equal0.IN0
NEW_TXN_OFF[0] => rOffLast[1].DATAIN
NEW_TXN_OFF[1] => rOffLast[2].DATAIN
NEW_TXN_OFF[2] => rOffLast[3].DATAIN
NEW_TXN_OFF[3] => rOffLast[4].DATAIN
NEW_TXN_OFF[4] => rOffLast[5].DATAIN
NEW_TXN_OFF[5] => rOffLast[6].DATAIN
NEW_TXN_OFF[6] => rOffLast[7].DATAIN
NEW_TXN_OFF[7] => rOffLast[8].DATAIN
NEW_TXN_OFF[8] => rOffLast[9].DATAIN
NEW_TXN_OFF[9] => rOffLast[10].DATAIN
NEW_TXN_OFF[10] => rOffLast[11].DATAIN
NEW_TXN_OFF[11] => rOffLast[12].DATAIN
NEW_TXN_OFF[12] => rOffLast[13].DATAIN
NEW_TXN_OFF[13] => rOffLast[14].DATAIN
NEW_TXN_OFF[14] => rOffLast[15].DATAIN
NEW_TXN_OFF[15] => rOffLast[16].DATAIN
NEW_TXN_OFF[16] => rOffLast[17].DATAIN
NEW_TXN_OFF[17] => rOffLast[18].DATAIN
NEW_TXN_OFF[18] => rOffLast[19].DATAIN
NEW_TXN_OFF[19] => rOffLast[20].DATAIN
NEW_TXN_OFF[20] => rOffLast[21].DATAIN
NEW_TXN_OFF[21] => rOffLast[22].DATAIN
NEW_TXN_OFF[22] => rOffLast[23].DATAIN
NEW_TXN_OFF[23] => rOffLast[24].DATAIN
NEW_TXN_OFF[24] => rOffLast[25].DATAIN
NEW_TXN_OFF[25] => rOffLast[26].DATAIN
NEW_TXN_OFF[26] => rOffLast[27].DATAIN
NEW_TXN_OFF[27] => rOffLast[28].DATAIN
NEW_TXN_OFF[28] => rOffLast[29].DATAIN
NEW_TXN_OFF[29] => rOffLast[30].DATAIN
NEW_TXN_OFF[30] => rOffLast[31].DATAIN
NEW_TXN_WORDS_RECVD[0] => Add0.IN64
NEW_TXN_WORDS_RECVD[0] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[0] => LessThan5.IN32
NEW_TXN_WORDS_RECVD[1] => Add0.IN63
NEW_TXN_WORDS_RECVD[1] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[1] => LessThan5.IN31
NEW_TXN_WORDS_RECVD[2] => Add0.IN62
NEW_TXN_WORDS_RECVD[2] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[2] => LessThan5.IN30
NEW_TXN_WORDS_RECVD[3] => Add0.IN61
NEW_TXN_WORDS_RECVD[3] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[3] => LessThan5.IN29
NEW_TXN_WORDS_RECVD[4] => Add0.IN60
NEW_TXN_WORDS_RECVD[4] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[4] => LessThan5.IN28
NEW_TXN_WORDS_RECVD[5] => Add0.IN59
NEW_TXN_WORDS_RECVD[5] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[5] => LessThan5.IN27
NEW_TXN_WORDS_RECVD[6] => Add0.IN58
NEW_TXN_WORDS_RECVD[6] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[6] => LessThan5.IN26
NEW_TXN_WORDS_RECVD[7] => Add0.IN57
NEW_TXN_WORDS_RECVD[7] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[7] => LessThan5.IN25
NEW_TXN_WORDS_RECVD[8] => Add0.IN56
NEW_TXN_WORDS_RECVD[8] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[8] => LessThan5.IN24
NEW_TXN_WORDS_RECVD[9] => Add0.IN55
NEW_TXN_WORDS_RECVD[9] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[9] => LessThan5.IN23
NEW_TXN_WORDS_RECVD[10] => Add0.IN54
NEW_TXN_WORDS_RECVD[10] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[10] => LessThan5.IN22
NEW_TXN_WORDS_RECVD[11] => Add0.IN53
NEW_TXN_WORDS_RECVD[11] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[11] => LessThan5.IN21
NEW_TXN_WORDS_RECVD[12] => Add0.IN52
NEW_TXN_WORDS_RECVD[12] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[12] => LessThan5.IN20
NEW_TXN_WORDS_RECVD[13] => Add0.IN51
NEW_TXN_WORDS_RECVD[13] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[13] => LessThan5.IN19
NEW_TXN_WORDS_RECVD[14] => Add0.IN50
NEW_TXN_WORDS_RECVD[14] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[14] => LessThan5.IN18
NEW_TXN_WORDS_RECVD[15] => Add0.IN49
NEW_TXN_WORDS_RECVD[15] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[15] => LessThan5.IN17
NEW_TXN_WORDS_RECVD[16] => Add0.IN48
NEW_TXN_WORDS_RECVD[16] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[16] => LessThan5.IN16
NEW_TXN_WORDS_RECVD[17] => Add0.IN47
NEW_TXN_WORDS_RECVD[17] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[17] => LessThan5.IN15
NEW_TXN_WORDS_RECVD[18] => Add0.IN46
NEW_TXN_WORDS_RECVD[18] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[18] => LessThan5.IN14
NEW_TXN_WORDS_RECVD[19] => Add0.IN45
NEW_TXN_WORDS_RECVD[19] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[19] => LessThan5.IN13
NEW_TXN_WORDS_RECVD[20] => Add0.IN44
NEW_TXN_WORDS_RECVD[20] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[20] => LessThan5.IN12
NEW_TXN_WORDS_RECVD[21] => Add0.IN43
NEW_TXN_WORDS_RECVD[21] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[21] => LessThan5.IN11
NEW_TXN_WORDS_RECVD[22] => Add0.IN42
NEW_TXN_WORDS_RECVD[22] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[22] => LessThan5.IN10
NEW_TXN_WORDS_RECVD[23] => Add0.IN41
NEW_TXN_WORDS_RECVD[23] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[23] => LessThan5.IN9
NEW_TXN_WORDS_RECVD[24] => Add0.IN40
NEW_TXN_WORDS_RECVD[24] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[24] => LessThan5.IN8
NEW_TXN_WORDS_RECVD[25] => Add0.IN39
NEW_TXN_WORDS_RECVD[25] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[25] => LessThan5.IN7
NEW_TXN_WORDS_RECVD[26] => Add0.IN38
NEW_TXN_WORDS_RECVD[26] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[26] => LessThan5.IN6
NEW_TXN_WORDS_RECVD[27] => Add0.IN37
NEW_TXN_WORDS_RECVD[27] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[27] => LessThan5.IN5
NEW_TXN_WORDS_RECVD[28] => Add0.IN36
NEW_TXN_WORDS_RECVD[28] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[28] => LessThan5.IN4
NEW_TXN_WORDS_RECVD[29] => Add0.IN35
NEW_TXN_WORDS_RECVD[29] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[29] => LessThan5.IN3
NEW_TXN_WORDS_RECVD[30] => Add0.IN34
NEW_TXN_WORDS_RECVD[30] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[30] => LessThan5.IN2
NEW_TXN_WORDS_RECVD[31] => Add0.IN33
NEW_TXN_WORDS_RECVD[31] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[31] => LessThan5.IN1
NEW_TXN_DONE => _rMainState.OUTPUTSELECT
NEW_TXN_DONE => _rMainState.OUTPUTSELECT
NEW_TXN_DONE => _rMainState.OUTPUTSELECT
NEW_TXN_DONE => _rMainState.OUTPUTSELECT
NEW_TXN_DONE => _rMainState.OUTPUTSELECT
NEW_TXN_DONE => _rMainState.OUTPUTSELECT
NEW_TXN_DONE => _rMainState.OUTPUTSELECT
NEW_TXN_DONE => _rMainState.OUTPUTSELECT
NEW_TXN_DONE => rTxnDone[0].DATAIN
SG_ELEM_ADDR[0] => rAddr[0].DATAIN
SG_ELEM_ADDR[1] => rAddr[1].DATAIN
SG_ELEM_ADDR[2] => _rAddr[2].DATAB
SG_ELEM_ADDR[3] => _rAddr[3].DATAB
SG_ELEM_ADDR[4] => _rAddr[4].DATAB
SG_ELEM_ADDR[5] => _rAddr[5].DATAB
SG_ELEM_ADDR[6] => _rAddr[6].DATAB
SG_ELEM_ADDR[7] => _rAddr[7].DATAB
SG_ELEM_ADDR[8] => _rAddr[8].DATAB
SG_ELEM_ADDR[9] => _rAddr[9].DATAB
SG_ELEM_ADDR[10] => _rAddr[10].DATAB
SG_ELEM_ADDR[11] => _rAddr[11].DATAB
SG_ELEM_ADDR[12] => _rAddr[12].DATAB
SG_ELEM_ADDR[13] => _rAddr[13].DATAB
SG_ELEM_ADDR[14] => _rAddr[14].DATAB
SG_ELEM_ADDR[15] => _rAddr[15].DATAB
SG_ELEM_ADDR[16] => _rAddr[16].DATAB
SG_ELEM_ADDR[17] => _rAddr[17].DATAB
SG_ELEM_ADDR[18] => _rAddr[18].DATAB
SG_ELEM_ADDR[19] => _rAddr[19].DATAB
SG_ELEM_ADDR[20] => _rAddr[20].DATAB
SG_ELEM_ADDR[21] => _rAddr[21].DATAB
SG_ELEM_ADDR[22] => _rAddr[22].DATAB
SG_ELEM_ADDR[23] => _rAddr[23].DATAB
SG_ELEM_ADDR[24] => _rAddr[24].DATAB
SG_ELEM_ADDR[25] => _rAddr[25].DATAB
SG_ELEM_ADDR[26] => _rAddr[26].DATAB
SG_ELEM_ADDR[27] => _rAddr[27].DATAB
SG_ELEM_ADDR[28] => _rAddr[28].DATAB
SG_ELEM_ADDR[29] => _rAddr[29].DATAB
SG_ELEM_ADDR[30] => _rAddr[30].DATAB
SG_ELEM_ADDR[31] => _rAddr[31].DATAB
SG_ELEM_ADDR[32] => _rAddr[32].DATAB
SG_ELEM_ADDR[33] => _rAddr[33].DATAB
SG_ELEM_ADDR[34] => _rAddr[34].DATAB
SG_ELEM_ADDR[35] => _rAddr[35].DATAB
SG_ELEM_ADDR[36] => _rAddr[36].DATAB
SG_ELEM_ADDR[37] => _rAddr[37].DATAB
SG_ELEM_ADDR[38] => _rAddr[38].DATAB
SG_ELEM_ADDR[39] => _rAddr[39].DATAB
SG_ELEM_ADDR[40] => _rAddr[40].DATAB
SG_ELEM_ADDR[41] => _rAddr[41].DATAB
SG_ELEM_ADDR[42] => _rAddr[42].DATAB
SG_ELEM_ADDR[43] => _rAddr[43].DATAB
SG_ELEM_ADDR[44] => _rAddr[44].DATAB
SG_ELEM_ADDR[45] => _rAddr[45].DATAB
SG_ELEM_ADDR[46] => _rAddr[46].DATAB
SG_ELEM_ADDR[47] => _rAddr[47].DATAB
SG_ELEM_ADDR[48] => _rAddr[48].DATAB
SG_ELEM_ADDR[49] => _rAddr[49].DATAB
SG_ELEM_ADDR[50] => _rAddr[50].DATAB
SG_ELEM_ADDR[51] => _rAddr[51].DATAB
SG_ELEM_ADDR[52] => _rAddr[52].DATAB
SG_ELEM_ADDR[53] => _rAddr[53].DATAB
SG_ELEM_ADDR[54] => _rAddr[54].DATAB
SG_ELEM_ADDR[55] => _rAddr[55].DATAB
SG_ELEM_ADDR[56] => _rAddr[56].DATAB
SG_ELEM_ADDR[57] => _rAddr[57].DATAB
SG_ELEM_ADDR[58] => _rAddr[58].DATAB
SG_ELEM_ADDR[59] => _rAddr[59].DATAB
SG_ELEM_ADDR[60] => _rAddr[60].DATAB
SG_ELEM_ADDR[61] => _rAddr[61].DATAB
SG_ELEM_ADDR[62] => _rAddr[62].DATAB
SG_ELEM_ADDR[63] => _rAddr[63].DATAB
SG_ELEM_LEN[0] => LessThan0.IN32
SG_ELEM_LEN[0] => _rBufWordsInit[0].DATAA
SG_ELEM_LEN[1] => LessThan0.IN31
SG_ELEM_LEN[1] => _rBufWordsInit[1].DATAA
SG_ELEM_LEN[2] => LessThan0.IN30
SG_ELEM_LEN[2] => _rBufWordsInit[2].DATAA
SG_ELEM_LEN[3] => LessThan0.IN29
SG_ELEM_LEN[3] => _rBufWordsInit[3].DATAA
SG_ELEM_LEN[4] => LessThan0.IN28
SG_ELEM_LEN[4] => _rBufWordsInit[4].DATAA
SG_ELEM_LEN[5] => LessThan0.IN27
SG_ELEM_LEN[5] => _rBufWordsInit[5].DATAA
SG_ELEM_LEN[6] => LessThan0.IN26
SG_ELEM_LEN[6] => _rBufWordsInit[6].DATAA
SG_ELEM_LEN[7] => LessThan0.IN25
SG_ELEM_LEN[7] => _rBufWordsInit[7].DATAA
SG_ELEM_LEN[8] => LessThan0.IN24
SG_ELEM_LEN[8] => _rBufWordsInit[8].DATAA
SG_ELEM_LEN[9] => LessThan0.IN23
SG_ELEM_LEN[9] => _rBufWordsInit[9].DATAA
SG_ELEM_LEN[10] => LessThan0.IN22
SG_ELEM_LEN[10] => _rBufWordsInit[10].DATAA
SG_ELEM_LEN[11] => LessThan0.IN21
SG_ELEM_LEN[11] => _rBufWordsInit[11].DATAA
SG_ELEM_LEN[12] => LessThan0.IN20
SG_ELEM_LEN[12] => _rBufWordsInit[12].DATAA
SG_ELEM_LEN[13] => LessThan0.IN19
SG_ELEM_LEN[13] => _rBufWordsInit[13].DATAA
SG_ELEM_LEN[14] => LessThan0.IN18
SG_ELEM_LEN[14] => _rBufWordsInit[14].DATAA
SG_ELEM_LEN[15] => LessThan0.IN17
SG_ELEM_LEN[15] => _rBufWordsInit[15].DATAA
SG_ELEM_LEN[16] => LessThan0.IN16
SG_ELEM_LEN[16] => _rBufWordsInit[16].DATAA
SG_ELEM_LEN[17] => LessThan0.IN15
SG_ELEM_LEN[17] => _rBufWordsInit[17].DATAA
SG_ELEM_LEN[18] => LessThan0.IN14
SG_ELEM_LEN[18] => _rBufWordsInit[18].DATAA
SG_ELEM_LEN[19] => LessThan0.IN13
SG_ELEM_LEN[19] => _rBufWordsInit[19].DATAA
SG_ELEM_LEN[20] => LessThan0.IN12
SG_ELEM_LEN[20] => _rBufWordsInit[20].DATAA
SG_ELEM_LEN[21] => LessThan0.IN11
SG_ELEM_LEN[21] => _rBufWordsInit[21].DATAA
SG_ELEM_LEN[22] => LessThan0.IN10
SG_ELEM_LEN[22] => _rBufWordsInit[22].DATAA
SG_ELEM_LEN[23] => LessThan0.IN9
SG_ELEM_LEN[23] => _rBufWordsInit[23].DATAA
SG_ELEM_LEN[24] => LessThan0.IN8
SG_ELEM_LEN[24] => _rBufWordsInit[24].DATAA
SG_ELEM_LEN[25] => LessThan0.IN7
SG_ELEM_LEN[25] => _rBufWordsInit[25].DATAA
SG_ELEM_LEN[26] => LessThan0.IN6
SG_ELEM_LEN[26] => _rBufWordsInit[26].DATAA
SG_ELEM_LEN[27] => LessThan0.IN5
SG_ELEM_LEN[27] => _rBufWordsInit[27].DATAA
SG_ELEM_LEN[28] => LessThan0.IN4
SG_ELEM_LEN[28] => _rBufWordsInit[28].DATAA
SG_ELEM_LEN[29] => LessThan0.IN3
SG_ELEM_LEN[29] => _rBufWordsInit[29].DATAA
SG_ELEM_LEN[30] => LessThan0.IN2
SG_ELEM_LEN[30] => _rBufWordsInit[30].DATAA
SG_ELEM_LEN[31] => LessThan0.IN1
SG_ELEM_LEN[31] => _rBufWordsInit[31].DATAA
SG_ELEM_RDY => _rTxState.OUTPUTSELECT
SG_ELEM_RDY => _rTxState.OUTPUTSELECT
SG_ELEM_RDY => _rTxState.OUTPUTSELECT
SG_ELEM_RDY => _rTxState.OUTPUTSELECT
SG_ELEM_RDY => _rTxState.OUTPUTSELECT
SG_ELEM_RDY => _rTxState.OUTPUTSELECT
SG_ELEM_RDY => _rTxState.OUTPUTSELECT
SG_ELEM_RDY => _rTxState.OUTPUTSELECT
SG_ELEM_EMPTY => _rPartialDone.IN1
SG_ELEM_REN <= SG_ELEM_REN.DB_MAX_OUTPUT_PORT_TYPE
SG_RST <= SG_RST.DB_MAX_OUTPUT_PORT_TYPE
SG_ERR => rSgErr.DATAA
TX_REQ <= rNotRequesting.DB_MAX_OUTPUT_PORT_TYPE
TX_REQ_ACK => rTxReqAck.DATAA
TX_ADDR[0] <= rReqAddr[0].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[1] <= rReqAddr[1].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[2] <= rReqAddr[2].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[3] <= rReqAddr[3].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[4] <= rReqAddr[4].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[5] <= rReqAddr[5].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[6] <= rReqAddr[6].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[7] <= rReqAddr[7].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[8] <= rReqAddr[8].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[9] <= rReqAddr[9].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[10] <= rReqAddr[10].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[11] <= rReqAddr[11].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[12] <= rReqAddr[12].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[13] <= rReqAddr[13].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[14] <= rReqAddr[14].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[15] <= rReqAddr[15].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[16] <= rReqAddr[16].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[17] <= rReqAddr[17].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[18] <= rReqAddr[18].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[19] <= rReqAddr[19].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[20] <= rReqAddr[20].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[21] <= rReqAddr[21].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[22] <= rReqAddr[22].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[23] <= rReqAddr[23].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[24] <= rReqAddr[24].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[25] <= rReqAddr[25].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[26] <= rReqAddr[26].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[27] <= rReqAddr[27].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[28] <= rReqAddr[28].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[29] <= rReqAddr[29].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[30] <= rReqAddr[30].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[31] <= rReqAddr[31].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[32] <= rReqAddr[32].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[33] <= rReqAddr[33].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[34] <= rReqAddr[34].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[35] <= rReqAddr[35].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[36] <= rReqAddr[36].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[37] <= rReqAddr[37].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[38] <= rReqAddr[38].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[39] <= rReqAddr[39].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[40] <= rReqAddr[40].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[41] <= rReqAddr[41].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[42] <= rReqAddr[42].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[43] <= rReqAddr[43].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[44] <= rReqAddr[44].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[45] <= rReqAddr[45].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[46] <= rReqAddr[46].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[47] <= rReqAddr[47].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[48] <= rReqAddr[48].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[49] <= rReqAddr[49].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[50] <= rReqAddr[50].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[51] <= rReqAddr[51].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[52] <= rReqAddr[52].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[53] <= rReqAddr[53].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[54] <= rReqAddr[54].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[55] <= rReqAddr[55].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[56] <= rReqAddr[56].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[57] <= rReqAddr[57].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[58] <= rReqAddr[58].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[59] <= rReqAddr[59].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[60] <= rReqAddr[60].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[61] <= rReqAddr[61].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[62] <= rReqAddr[62].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[63] <= rReqAddr[63].DB_MAX_OUTPUT_PORT_TYPE
TX_LEN[0] <= rReqLen[0].DB_MAX_OUTPUT_PORT_TYPE
TX_LEN[1] <= rReqLen[1].DB_MAX_OUTPUT_PORT_TYPE
TX_LEN[2] <= rReqLen[2].DB_MAX_OUTPUT_PORT_TYPE
TX_LEN[3] <= rReqLen[3].DB_MAX_OUTPUT_PORT_TYPE
TX_LEN[4] <= rReqLen[4].DB_MAX_OUTPUT_PORT_TYPE
TX_LEN[5] <= rReqLen[5].DB_MAX_OUTPUT_PORT_TYPE
TX_LEN[6] <= rReqLen[6].DB_MAX_OUTPUT_PORT_TYPE
TX_LEN[7] <= rReqLen[7].DB_MAX_OUTPUT_PORT_TYPE
TX_LEN[8] <= rReqLen[8].DB_MAX_OUTPUT_PORT_TYPE
TX_LEN[9] <= rReqLen[9].DB_MAX_OUTPUT_PORT_TYPE
TX_LAST <= rReqLast.DB_MAX_OUTPUT_PORT_TYPE
TX_SENT => rTxSent.DATAA


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel
CLK => CLK.IN1
RST => RST.IN1
CONFIG_MAX_READ_REQUEST_SIZE[0] => CONFIG_MAX_READ_REQUEST_SIZE[0].IN1
CONFIG_MAX_READ_REQUEST_SIZE[1] => CONFIG_MAX_READ_REQUEST_SIZE[1].IN1
CONFIG_MAX_READ_REQUEST_SIZE[2] => CONFIG_MAX_READ_REQUEST_SIZE[2].IN1
CONFIG_MAX_PAYLOAD_SIZE[0] => CONFIG_MAX_PAYLOAD_SIZE[0].IN1
CONFIG_MAX_PAYLOAD_SIZE[1] => CONFIG_MAX_PAYLOAD_SIZE[1].IN1
CONFIG_MAX_PAYLOAD_SIZE[2] => CONFIG_MAX_PAYLOAD_SIZE[2].IN1
PIO_DATA[0] => PIO_DATA[0].IN1
PIO_DATA[1] => PIO_DATA[1].IN1
PIO_DATA[2] => PIO_DATA[2].IN1
PIO_DATA[3] => PIO_DATA[3].IN1
PIO_DATA[4] => PIO_DATA[4].IN1
PIO_DATA[5] => PIO_DATA[5].IN1
PIO_DATA[6] => PIO_DATA[6].IN1
PIO_DATA[7] => PIO_DATA[7].IN1
PIO_DATA[8] => PIO_DATA[8].IN1
PIO_DATA[9] => PIO_DATA[9].IN1
PIO_DATA[10] => PIO_DATA[10].IN1
PIO_DATA[11] => PIO_DATA[11].IN1
PIO_DATA[12] => PIO_DATA[12].IN1
PIO_DATA[13] => PIO_DATA[13].IN1
PIO_DATA[14] => PIO_DATA[14].IN1
PIO_DATA[15] => PIO_DATA[15].IN1
PIO_DATA[16] => PIO_DATA[16].IN1
PIO_DATA[17] => PIO_DATA[17].IN1
PIO_DATA[18] => PIO_DATA[18].IN1
PIO_DATA[19] => PIO_DATA[19].IN1
PIO_DATA[20] => PIO_DATA[20].IN1
PIO_DATA[21] => PIO_DATA[21].IN1
PIO_DATA[22] => PIO_DATA[22].IN1
PIO_DATA[23] => PIO_DATA[23].IN1
PIO_DATA[24] => PIO_DATA[24].IN1
PIO_DATA[25] => PIO_DATA[25].IN1
PIO_DATA[26] => PIO_DATA[26].IN1
PIO_DATA[27] => PIO_DATA[27].IN1
PIO_DATA[28] => PIO_DATA[28].IN1
PIO_DATA[29] => PIO_DATA[29].IN1
PIO_DATA[30] => PIO_DATA[30].IN1
PIO_DATA[31] => PIO_DATA[31].IN1
ENG_DATA[0] => ENG_DATA[0].IN1
ENG_DATA[1] => ENG_DATA[1].IN1
ENG_DATA[2] => ENG_DATA[2].IN1
ENG_DATA[3] => ENG_DATA[3].IN1
ENG_DATA[4] => ENG_DATA[4].IN1
ENG_DATA[5] => ENG_DATA[5].IN1
ENG_DATA[6] => ENG_DATA[6].IN1
ENG_DATA[7] => ENG_DATA[7].IN1
ENG_DATA[8] => ENG_DATA[8].IN1
ENG_DATA[9] => ENG_DATA[9].IN1
ENG_DATA[10] => ENG_DATA[10].IN1
ENG_DATA[11] => ENG_DATA[11].IN1
ENG_DATA[12] => ENG_DATA[12].IN1
ENG_DATA[13] => ENG_DATA[13].IN1
ENG_DATA[14] => ENG_DATA[14].IN1
ENG_DATA[15] => ENG_DATA[15].IN1
ENG_DATA[16] => ENG_DATA[16].IN1
ENG_DATA[17] => ENG_DATA[17].IN1
ENG_DATA[18] => ENG_DATA[18].IN1
ENG_DATA[19] => ENG_DATA[19].IN1
ENG_DATA[20] => ENG_DATA[20].IN1
ENG_DATA[21] => ENG_DATA[21].IN1
ENG_DATA[22] => ENG_DATA[22].IN1
ENG_DATA[23] => ENG_DATA[23].IN1
ENG_DATA[24] => ENG_DATA[24].IN1
ENG_DATA[25] => ENG_DATA[25].IN1
ENG_DATA[26] => ENG_DATA[26].IN1
ENG_DATA[27] => ENG_DATA[27].IN1
ENG_DATA[28] => ENG_DATA[28].IN1
ENG_DATA[29] => ENG_DATA[29].IN1
ENG_DATA[30] => ENG_DATA[30].IN1
ENG_DATA[31] => ENG_DATA[31].IN1
ENG_DATA[32] => ENG_DATA[32].IN1
ENG_DATA[33] => ENG_DATA[33].IN1
ENG_DATA[34] => ENG_DATA[34].IN1
ENG_DATA[35] => ENG_DATA[35].IN1
ENG_DATA[36] => ENG_DATA[36].IN1
ENG_DATA[37] => ENG_DATA[37].IN1
ENG_DATA[38] => ENG_DATA[38].IN1
ENG_DATA[39] => ENG_DATA[39].IN1
ENG_DATA[40] => ENG_DATA[40].IN1
ENG_DATA[41] => ENG_DATA[41].IN1
ENG_DATA[42] => ENG_DATA[42].IN1
ENG_DATA[43] => ENG_DATA[43].IN1
ENG_DATA[44] => ENG_DATA[44].IN1
ENG_DATA[45] => ENG_DATA[45].IN1
ENG_DATA[46] => ENG_DATA[46].IN1
ENG_DATA[47] => ENG_DATA[47].IN1
ENG_DATA[48] => ENG_DATA[48].IN1
ENG_DATA[49] => ENG_DATA[49].IN1
ENG_DATA[50] => ENG_DATA[50].IN1
ENG_DATA[51] => ENG_DATA[51].IN1
ENG_DATA[52] => ENG_DATA[52].IN1
ENG_DATA[53] => ENG_DATA[53].IN1
ENG_DATA[54] => ENG_DATA[54].IN1
ENG_DATA[55] => ENG_DATA[55].IN1
ENG_DATA[56] => ENG_DATA[56].IN1
ENG_DATA[57] => ENG_DATA[57].IN1
ENG_DATA[58] => ENG_DATA[58].IN1
ENG_DATA[59] => ENG_DATA[59].IN1
ENG_DATA[60] => ENG_DATA[60].IN1
ENG_DATA[61] => ENG_DATA[61].IN1
ENG_DATA[62] => ENG_DATA[62].IN1
ENG_DATA[63] => ENG_DATA[63].IN1
SG_RX_BUF_RECVD <= channel_64:channel.SG_RX_BUF_RECVD
SG_RX_BUF_LEN_VALID => SG_RX_BUF_LEN_VALID.IN1
SG_RX_BUF_ADDR_HI_VALID => SG_RX_BUF_ADDR_HI_VALID.IN1
SG_RX_BUF_ADDR_LO_VALID => SG_RX_BUF_ADDR_LO_VALID.IN1
SG_TX_BUF_RECVD <= channel_64:channel.SG_TX_BUF_RECVD
SG_TX_BUF_LEN_VALID => SG_TX_BUF_LEN_VALID.IN1
SG_TX_BUF_ADDR_HI_VALID => SG_TX_BUF_ADDR_HI_VALID.IN1
SG_TX_BUF_ADDR_LO_VALID => SG_TX_BUF_ADDR_LO_VALID.IN1
TXN_RX_LEN_VALID => TXN_RX_LEN_VALID.IN1
TXN_RX_OFF_LAST_VALID => TXN_RX_OFF_LAST_VALID.IN1
TXN_RX_DONE_LEN[0] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[1] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[2] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[3] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[4] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[5] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[6] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[7] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[8] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[9] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[10] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[11] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[12] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[13] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[14] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[15] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[16] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[17] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[18] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[19] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[20] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[21] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[22] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[23] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[24] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[25] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[26] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[27] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[28] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[29] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[30] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE_LEN[31] <= channel_64:channel.TXN_RX_DONE_LEN
TXN_RX_DONE <= channel_64:channel.TXN_RX_DONE
TXN_RX_DONE_ACK => TXN_RX_DONE_ACK.IN1
TXN_TX <= channel_64:channel.TXN_TX
TXN_TX_ACK => TXN_TX_ACK.IN1
TXN_TX_LEN[0] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[1] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[2] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[3] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[4] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[5] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[6] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[7] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[8] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[9] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[10] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[11] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[12] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[13] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[14] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[15] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[16] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[17] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[18] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[19] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[20] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[21] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[22] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[23] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[24] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[25] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[26] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[27] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[28] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[29] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[30] <= channel_64:channel.TXN_TX_LEN
TXN_TX_LEN[31] <= channel_64:channel.TXN_TX_LEN
TXN_TX_OFF_LAST[0] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[1] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[2] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[3] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[4] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[5] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[6] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[7] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[8] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[9] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[10] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[11] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[12] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[13] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[14] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[15] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[16] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[17] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[18] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[19] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[20] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[21] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[22] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[23] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[24] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[25] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[26] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[27] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[28] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[29] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[30] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_OFF_LAST[31] <= channel_64:channel.TXN_TX_OFF_LAST
TXN_TX_DONE_LEN[0] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[1] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[2] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[3] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[4] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[5] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[6] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[7] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[8] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[9] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[10] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[11] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[12] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[13] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[14] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[15] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[16] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[17] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[18] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[19] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[20] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[21] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[22] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[23] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[24] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[25] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[26] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[27] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[28] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[29] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[30] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE_LEN[31] <= channel_64:channel.TXN_TX_DONE_LEN
TXN_TX_DONE <= channel_64:channel.TXN_TX_DONE
TXN_TX_DONE_ACK => TXN_TX_DONE_ACK.IN1
RX_REQ <= channel_64:channel.RX_REQ
RX_REQ_ACK => RX_REQ_ACK.IN1
RX_REQ_TAG[0] <= channel_64:channel.RX_REQ_TAG
RX_REQ_TAG[1] <= channel_64:channel.RX_REQ_TAG
RX_REQ_ADDR[0] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[1] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[2] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[3] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[4] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[5] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[6] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[7] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[8] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[9] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[10] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[11] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[12] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[13] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[14] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[15] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[16] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[17] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[18] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[19] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[20] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[21] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[22] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[23] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[24] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[25] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[26] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[27] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[28] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[29] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[30] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[31] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[32] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[33] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[34] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[35] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[36] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[37] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[38] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[39] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[40] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[41] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[42] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[43] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[44] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[45] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[46] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[47] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[48] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[49] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[50] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[51] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[52] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[53] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[54] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[55] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[56] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[57] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[58] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[59] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[60] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[61] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[62] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_ADDR[63] <= channel_64:channel.RX_REQ_ADDR
RX_REQ_LEN[0] <= channel_64:channel.RX_REQ_LEN
RX_REQ_LEN[1] <= channel_64:channel.RX_REQ_LEN
RX_REQ_LEN[2] <= channel_64:channel.RX_REQ_LEN
RX_REQ_LEN[3] <= channel_64:channel.RX_REQ_LEN
RX_REQ_LEN[4] <= channel_64:channel.RX_REQ_LEN
RX_REQ_LEN[5] <= channel_64:channel.RX_REQ_LEN
RX_REQ_LEN[6] <= channel_64:channel.RX_REQ_LEN
RX_REQ_LEN[7] <= channel_64:channel.RX_REQ_LEN
RX_REQ_LEN[8] <= channel_64:channel.RX_REQ_LEN
RX_REQ_LEN[9] <= channel_64:channel.RX_REQ_LEN
TX_REQ <= channel_64:channel.TX_REQ
TX_REQ_ACK => TX_REQ_ACK.IN1
TX_ADDR[0] <= channel_64:channel.TX_ADDR
TX_ADDR[1] <= channel_64:channel.TX_ADDR
TX_ADDR[2] <= channel_64:channel.TX_ADDR
TX_ADDR[3] <= channel_64:channel.TX_ADDR
TX_ADDR[4] <= channel_64:channel.TX_ADDR
TX_ADDR[5] <= channel_64:channel.TX_ADDR
TX_ADDR[6] <= channel_64:channel.TX_ADDR
TX_ADDR[7] <= channel_64:channel.TX_ADDR
TX_ADDR[8] <= channel_64:channel.TX_ADDR
TX_ADDR[9] <= channel_64:channel.TX_ADDR
TX_ADDR[10] <= channel_64:channel.TX_ADDR
TX_ADDR[11] <= channel_64:channel.TX_ADDR
TX_ADDR[12] <= channel_64:channel.TX_ADDR
TX_ADDR[13] <= channel_64:channel.TX_ADDR
TX_ADDR[14] <= channel_64:channel.TX_ADDR
TX_ADDR[15] <= channel_64:channel.TX_ADDR
TX_ADDR[16] <= channel_64:channel.TX_ADDR
TX_ADDR[17] <= channel_64:channel.TX_ADDR
TX_ADDR[18] <= channel_64:channel.TX_ADDR
TX_ADDR[19] <= channel_64:channel.TX_ADDR
TX_ADDR[20] <= channel_64:channel.TX_ADDR
TX_ADDR[21] <= channel_64:channel.TX_ADDR
TX_ADDR[22] <= channel_64:channel.TX_ADDR
TX_ADDR[23] <= channel_64:channel.TX_ADDR
TX_ADDR[24] <= channel_64:channel.TX_ADDR
TX_ADDR[25] <= channel_64:channel.TX_ADDR
TX_ADDR[26] <= channel_64:channel.TX_ADDR
TX_ADDR[27] <= channel_64:channel.TX_ADDR
TX_ADDR[28] <= channel_64:channel.TX_ADDR
TX_ADDR[29] <= channel_64:channel.TX_ADDR
TX_ADDR[30] <= channel_64:channel.TX_ADDR
TX_ADDR[31] <= channel_64:channel.TX_ADDR
TX_ADDR[32] <= channel_64:channel.TX_ADDR
TX_ADDR[33] <= channel_64:channel.TX_ADDR
TX_ADDR[34] <= channel_64:channel.TX_ADDR
TX_ADDR[35] <= channel_64:channel.TX_ADDR
TX_ADDR[36] <= channel_64:channel.TX_ADDR
TX_ADDR[37] <= channel_64:channel.TX_ADDR
TX_ADDR[38] <= channel_64:channel.TX_ADDR
TX_ADDR[39] <= channel_64:channel.TX_ADDR
TX_ADDR[40] <= channel_64:channel.TX_ADDR
TX_ADDR[41] <= channel_64:channel.TX_ADDR
TX_ADDR[42] <= channel_64:channel.TX_ADDR
TX_ADDR[43] <= channel_64:channel.TX_ADDR
TX_ADDR[44] <= channel_64:channel.TX_ADDR
TX_ADDR[45] <= channel_64:channel.TX_ADDR
TX_ADDR[46] <= channel_64:channel.TX_ADDR
TX_ADDR[47] <= channel_64:channel.TX_ADDR
TX_ADDR[48] <= channel_64:channel.TX_ADDR
TX_ADDR[49] <= channel_64:channel.TX_ADDR
TX_ADDR[50] <= channel_64:channel.TX_ADDR
TX_ADDR[51] <= channel_64:channel.TX_ADDR
TX_ADDR[52] <= channel_64:channel.TX_ADDR
TX_ADDR[53] <= channel_64:channel.TX_ADDR
TX_ADDR[54] <= channel_64:channel.TX_ADDR
TX_ADDR[55] <= channel_64:channel.TX_ADDR
TX_ADDR[56] <= channel_64:channel.TX_ADDR
TX_ADDR[57] <= channel_64:channel.TX_ADDR
TX_ADDR[58] <= channel_64:channel.TX_ADDR
TX_ADDR[59] <= channel_64:channel.TX_ADDR
TX_ADDR[60] <= channel_64:channel.TX_ADDR
TX_ADDR[61] <= channel_64:channel.TX_ADDR
TX_ADDR[62] <= channel_64:channel.TX_ADDR
TX_ADDR[63] <= channel_64:channel.TX_ADDR
TX_LEN[0] <= channel_64:channel.TX_LEN
TX_LEN[1] <= channel_64:channel.TX_LEN
TX_LEN[2] <= channel_64:channel.TX_LEN
TX_LEN[3] <= channel_64:channel.TX_LEN
TX_LEN[4] <= channel_64:channel.TX_LEN
TX_LEN[5] <= channel_64:channel.TX_LEN
TX_LEN[6] <= channel_64:channel.TX_LEN
TX_LEN[7] <= channel_64:channel.TX_LEN
TX_LEN[8] <= channel_64:channel.TX_LEN
TX_LEN[9] <= channel_64:channel.TX_LEN
TX_DATA[0] <= channel_64:channel.TX_DATA
TX_DATA[1] <= channel_64:channel.TX_DATA
TX_DATA[2] <= channel_64:channel.TX_DATA
TX_DATA[3] <= channel_64:channel.TX_DATA
TX_DATA[4] <= channel_64:channel.TX_DATA
TX_DATA[5] <= channel_64:channel.TX_DATA
TX_DATA[6] <= channel_64:channel.TX_DATA
TX_DATA[7] <= channel_64:channel.TX_DATA
TX_DATA[8] <= channel_64:channel.TX_DATA
TX_DATA[9] <= channel_64:channel.TX_DATA
TX_DATA[10] <= channel_64:channel.TX_DATA
TX_DATA[11] <= channel_64:channel.TX_DATA
TX_DATA[12] <= channel_64:channel.TX_DATA
TX_DATA[13] <= channel_64:channel.TX_DATA
TX_DATA[14] <= channel_64:channel.TX_DATA
TX_DATA[15] <= channel_64:channel.TX_DATA
TX_DATA[16] <= channel_64:channel.TX_DATA
TX_DATA[17] <= channel_64:channel.TX_DATA
TX_DATA[18] <= channel_64:channel.TX_DATA
TX_DATA[19] <= channel_64:channel.TX_DATA
TX_DATA[20] <= channel_64:channel.TX_DATA
TX_DATA[21] <= channel_64:channel.TX_DATA
TX_DATA[22] <= channel_64:channel.TX_DATA
TX_DATA[23] <= channel_64:channel.TX_DATA
TX_DATA[24] <= channel_64:channel.TX_DATA
TX_DATA[25] <= channel_64:channel.TX_DATA
TX_DATA[26] <= channel_64:channel.TX_DATA
TX_DATA[27] <= channel_64:channel.TX_DATA
TX_DATA[28] <= channel_64:channel.TX_DATA
TX_DATA[29] <= channel_64:channel.TX_DATA
TX_DATA[30] <= channel_64:channel.TX_DATA
TX_DATA[31] <= channel_64:channel.TX_DATA
TX_DATA[32] <= channel_64:channel.TX_DATA
TX_DATA[33] <= channel_64:channel.TX_DATA
TX_DATA[34] <= channel_64:channel.TX_DATA
TX_DATA[35] <= channel_64:channel.TX_DATA
TX_DATA[36] <= channel_64:channel.TX_DATA
TX_DATA[37] <= channel_64:channel.TX_DATA
TX_DATA[38] <= channel_64:channel.TX_DATA
TX_DATA[39] <= channel_64:channel.TX_DATA
TX_DATA[40] <= channel_64:channel.TX_DATA
TX_DATA[41] <= channel_64:channel.TX_DATA
TX_DATA[42] <= channel_64:channel.TX_DATA
TX_DATA[43] <= channel_64:channel.TX_DATA
TX_DATA[44] <= channel_64:channel.TX_DATA
TX_DATA[45] <= channel_64:channel.TX_DATA
TX_DATA[46] <= channel_64:channel.TX_DATA
TX_DATA[47] <= channel_64:channel.TX_DATA
TX_DATA[48] <= channel_64:channel.TX_DATA
TX_DATA[49] <= channel_64:channel.TX_DATA
TX_DATA[50] <= channel_64:channel.TX_DATA
TX_DATA[51] <= channel_64:channel.TX_DATA
TX_DATA[52] <= channel_64:channel.TX_DATA
TX_DATA[53] <= channel_64:channel.TX_DATA
TX_DATA[54] <= channel_64:channel.TX_DATA
TX_DATA[55] <= channel_64:channel.TX_DATA
TX_DATA[56] <= channel_64:channel.TX_DATA
TX_DATA[57] <= channel_64:channel.TX_DATA
TX_DATA[58] <= channel_64:channel.TX_DATA
TX_DATA[59] <= channel_64:channel.TX_DATA
TX_DATA[60] <= channel_64:channel.TX_DATA
TX_DATA[61] <= channel_64:channel.TX_DATA
TX_DATA[62] <= channel_64:channel.TX_DATA
TX_DATA[63] <= channel_64:channel.TX_DATA
TX_DATA_REN => TX_DATA_REN.IN1
TX_SENT => TX_SENT.IN1
MAIN_DATA_EN[0] => MAIN_DATA_EN[0].IN1
MAIN_DATA_EN[1] => MAIN_DATA_EN[1].IN1
MAIN_DONE => MAIN_DONE.IN1
MAIN_ERR => MAIN_ERR.IN1
SG_RX_DATA_EN[0] => SG_RX_DATA_EN[0].IN1
SG_RX_DATA_EN[1] => SG_RX_DATA_EN[1].IN1
SG_RX_DONE => SG_RX_DONE.IN1
SG_RX_ERR => SG_RX_ERR.IN1
SG_TX_DATA_EN[0] => SG_TX_DATA_EN[0].IN1
SG_TX_DATA_EN[1] => SG_TX_DATA_EN[1].IN1
SG_TX_DONE => SG_TX_DONE.IN1
SG_TX_ERR => SG_TX_ERR.IN1
CHNL_RX_CLK => CHNL_RX_CLK.IN1
CHNL_RX <= channel_64:channel.CHNL_RX
CHNL_RX_ACK => CHNL_RX_ACK.IN1
CHNL_RX_LAST <= channel_64:channel.CHNL_RX_LAST
CHNL_RX_LEN[0] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[1] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[2] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[3] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[4] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[5] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[6] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[7] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[8] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[9] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[10] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[11] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[12] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[13] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[14] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[15] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[16] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[17] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[18] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[19] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[20] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[21] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[22] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[23] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[24] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[25] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[26] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[27] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[28] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[29] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[30] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_LEN[31] <= channel_64:channel.CHNL_RX_LEN
CHNL_RX_OFF[0] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[1] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[2] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[3] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[4] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[5] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[6] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[7] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[8] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[9] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[10] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[11] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[12] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[13] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[14] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[15] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[16] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[17] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[18] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[19] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[20] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[21] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[22] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[23] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[24] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[25] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[26] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[27] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[28] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[29] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_OFF[30] <= channel_64:channel.CHNL_RX_OFF
CHNL_RX_DATA[0] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[1] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[2] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[3] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[4] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[5] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[6] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[7] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[8] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[9] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[10] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[11] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[12] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[13] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[14] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[15] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[16] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[17] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[18] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[19] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[20] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[21] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[22] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[23] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[24] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[25] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[26] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[27] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[28] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[29] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[30] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[31] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[32] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[33] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[34] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[35] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[36] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[37] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[38] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[39] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[40] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[41] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[42] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[43] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[44] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[45] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[46] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[47] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[48] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[49] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[50] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[51] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[52] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[53] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[54] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[55] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[56] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[57] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[58] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[59] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[60] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[61] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[62] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA[63] <= channel_64:channel.CHNL_RX_DATA
CHNL_RX_DATA_VALID <= channel_64:channel.CHNL_RX_DATA_VALID
CHNL_RX_DATA_REN => CHNL_RX_DATA_REN.IN1
CHNL_TX_CLK => CHNL_TX_CLK.IN1
CHNL_TX => CHNL_TX.IN1
CHNL_TX_ACK <= channel_64:channel.CHNL_TX_ACK
CHNL_TX_LAST => CHNL_TX_LAST.IN1
CHNL_TX_LEN[0] => CHNL_TX_LEN[0].IN1
CHNL_TX_LEN[1] => CHNL_TX_LEN[1].IN1
CHNL_TX_LEN[2] => CHNL_TX_LEN[2].IN1
CHNL_TX_LEN[3] => CHNL_TX_LEN[3].IN1
CHNL_TX_LEN[4] => CHNL_TX_LEN[4].IN1
CHNL_TX_LEN[5] => CHNL_TX_LEN[5].IN1
CHNL_TX_LEN[6] => CHNL_TX_LEN[6].IN1
CHNL_TX_LEN[7] => CHNL_TX_LEN[7].IN1
CHNL_TX_LEN[8] => CHNL_TX_LEN[8].IN1
CHNL_TX_LEN[9] => CHNL_TX_LEN[9].IN1
CHNL_TX_LEN[10] => CHNL_TX_LEN[10].IN1
CHNL_TX_LEN[11] => CHNL_TX_LEN[11].IN1
CHNL_TX_LEN[12] => CHNL_TX_LEN[12].IN1
CHNL_TX_LEN[13] => CHNL_TX_LEN[13].IN1
CHNL_TX_LEN[14] => CHNL_TX_LEN[14].IN1
CHNL_TX_LEN[15] => CHNL_TX_LEN[15].IN1
CHNL_TX_LEN[16] => CHNL_TX_LEN[16].IN1
CHNL_TX_LEN[17] => CHNL_TX_LEN[17].IN1
CHNL_TX_LEN[18] => CHNL_TX_LEN[18].IN1
CHNL_TX_LEN[19] => CHNL_TX_LEN[19].IN1
CHNL_TX_LEN[20] => CHNL_TX_LEN[20].IN1
CHNL_TX_LEN[21] => CHNL_TX_LEN[21].IN1
CHNL_TX_LEN[22] => CHNL_TX_LEN[22].IN1
CHNL_TX_LEN[23] => CHNL_TX_LEN[23].IN1
CHNL_TX_LEN[24] => CHNL_TX_LEN[24].IN1
CHNL_TX_LEN[25] => CHNL_TX_LEN[25].IN1
CHNL_TX_LEN[26] => CHNL_TX_LEN[26].IN1
CHNL_TX_LEN[27] => CHNL_TX_LEN[27].IN1
CHNL_TX_LEN[28] => CHNL_TX_LEN[28].IN1
CHNL_TX_LEN[29] => CHNL_TX_LEN[29].IN1
CHNL_TX_LEN[30] => CHNL_TX_LEN[30].IN1
CHNL_TX_LEN[31] => CHNL_TX_LEN[31].IN1
CHNL_TX_OFF[0] => CHNL_TX_OFF[0].IN1
CHNL_TX_OFF[1] => CHNL_TX_OFF[1].IN1
CHNL_TX_OFF[2] => CHNL_TX_OFF[2].IN1
CHNL_TX_OFF[3] => CHNL_TX_OFF[3].IN1
CHNL_TX_OFF[4] => CHNL_TX_OFF[4].IN1
CHNL_TX_OFF[5] => CHNL_TX_OFF[5].IN1
CHNL_TX_OFF[6] => CHNL_TX_OFF[6].IN1
CHNL_TX_OFF[7] => CHNL_TX_OFF[7].IN1
CHNL_TX_OFF[8] => CHNL_TX_OFF[8].IN1
CHNL_TX_OFF[9] => CHNL_TX_OFF[9].IN1
CHNL_TX_OFF[10] => CHNL_TX_OFF[10].IN1
CHNL_TX_OFF[11] => CHNL_TX_OFF[11].IN1
CHNL_TX_OFF[12] => CHNL_TX_OFF[12].IN1
CHNL_TX_OFF[13] => CHNL_TX_OFF[13].IN1
CHNL_TX_OFF[14] => CHNL_TX_OFF[14].IN1
CHNL_TX_OFF[15] => CHNL_TX_OFF[15].IN1
CHNL_TX_OFF[16] => CHNL_TX_OFF[16].IN1
CHNL_TX_OFF[17] => CHNL_TX_OFF[17].IN1
CHNL_TX_OFF[18] => CHNL_TX_OFF[18].IN1
CHNL_TX_OFF[19] => CHNL_TX_OFF[19].IN1
CHNL_TX_OFF[20] => CHNL_TX_OFF[20].IN1
CHNL_TX_OFF[21] => CHNL_TX_OFF[21].IN1
CHNL_TX_OFF[22] => CHNL_TX_OFF[22].IN1
CHNL_TX_OFF[23] => CHNL_TX_OFF[23].IN1
CHNL_TX_OFF[24] => CHNL_TX_OFF[24].IN1
CHNL_TX_OFF[25] => CHNL_TX_OFF[25].IN1
CHNL_TX_OFF[26] => CHNL_TX_OFF[26].IN1
CHNL_TX_OFF[27] => CHNL_TX_OFF[27].IN1
CHNL_TX_OFF[28] => CHNL_TX_OFF[28].IN1
CHNL_TX_OFF[29] => CHNL_TX_OFF[29].IN1
CHNL_TX_OFF[30] => CHNL_TX_OFF[30].IN1
CHNL_TX_DATA[0] => CHNL_TX_DATA[0].IN1
CHNL_TX_DATA[1] => CHNL_TX_DATA[1].IN1
CHNL_TX_DATA[2] => CHNL_TX_DATA[2].IN1
CHNL_TX_DATA[3] => CHNL_TX_DATA[3].IN1
CHNL_TX_DATA[4] => CHNL_TX_DATA[4].IN1
CHNL_TX_DATA[5] => CHNL_TX_DATA[5].IN1
CHNL_TX_DATA[6] => CHNL_TX_DATA[6].IN1
CHNL_TX_DATA[7] => CHNL_TX_DATA[7].IN1
CHNL_TX_DATA[8] => CHNL_TX_DATA[8].IN1
CHNL_TX_DATA[9] => CHNL_TX_DATA[9].IN1
CHNL_TX_DATA[10] => CHNL_TX_DATA[10].IN1
CHNL_TX_DATA[11] => CHNL_TX_DATA[11].IN1
CHNL_TX_DATA[12] => CHNL_TX_DATA[12].IN1
CHNL_TX_DATA[13] => CHNL_TX_DATA[13].IN1
CHNL_TX_DATA[14] => CHNL_TX_DATA[14].IN1
CHNL_TX_DATA[15] => CHNL_TX_DATA[15].IN1
CHNL_TX_DATA[16] => CHNL_TX_DATA[16].IN1
CHNL_TX_DATA[17] => CHNL_TX_DATA[17].IN1
CHNL_TX_DATA[18] => CHNL_TX_DATA[18].IN1
CHNL_TX_DATA[19] => CHNL_TX_DATA[19].IN1
CHNL_TX_DATA[20] => CHNL_TX_DATA[20].IN1
CHNL_TX_DATA[21] => CHNL_TX_DATA[21].IN1
CHNL_TX_DATA[22] => CHNL_TX_DATA[22].IN1
CHNL_TX_DATA[23] => CHNL_TX_DATA[23].IN1
CHNL_TX_DATA[24] => CHNL_TX_DATA[24].IN1
CHNL_TX_DATA[25] => CHNL_TX_DATA[25].IN1
CHNL_TX_DATA[26] => CHNL_TX_DATA[26].IN1
CHNL_TX_DATA[27] => CHNL_TX_DATA[27].IN1
CHNL_TX_DATA[28] => CHNL_TX_DATA[28].IN1
CHNL_TX_DATA[29] => CHNL_TX_DATA[29].IN1
CHNL_TX_DATA[30] => CHNL_TX_DATA[30].IN1
CHNL_TX_DATA[31] => CHNL_TX_DATA[31].IN1
CHNL_TX_DATA[32] => CHNL_TX_DATA[32].IN1
CHNL_TX_DATA[33] => CHNL_TX_DATA[33].IN1
CHNL_TX_DATA[34] => CHNL_TX_DATA[34].IN1
CHNL_TX_DATA[35] => CHNL_TX_DATA[35].IN1
CHNL_TX_DATA[36] => CHNL_TX_DATA[36].IN1
CHNL_TX_DATA[37] => CHNL_TX_DATA[37].IN1
CHNL_TX_DATA[38] => CHNL_TX_DATA[38].IN1
CHNL_TX_DATA[39] => CHNL_TX_DATA[39].IN1
CHNL_TX_DATA[40] => CHNL_TX_DATA[40].IN1
CHNL_TX_DATA[41] => CHNL_TX_DATA[41].IN1
CHNL_TX_DATA[42] => CHNL_TX_DATA[42].IN1
CHNL_TX_DATA[43] => CHNL_TX_DATA[43].IN1
CHNL_TX_DATA[44] => CHNL_TX_DATA[44].IN1
CHNL_TX_DATA[45] => CHNL_TX_DATA[45].IN1
CHNL_TX_DATA[46] => CHNL_TX_DATA[46].IN1
CHNL_TX_DATA[47] => CHNL_TX_DATA[47].IN1
CHNL_TX_DATA[48] => CHNL_TX_DATA[48].IN1
CHNL_TX_DATA[49] => CHNL_TX_DATA[49].IN1
CHNL_TX_DATA[50] => CHNL_TX_DATA[50].IN1
CHNL_TX_DATA[51] => CHNL_TX_DATA[51].IN1
CHNL_TX_DATA[52] => CHNL_TX_DATA[52].IN1
CHNL_TX_DATA[53] => CHNL_TX_DATA[53].IN1
CHNL_TX_DATA[54] => CHNL_TX_DATA[54].IN1
CHNL_TX_DATA[55] => CHNL_TX_DATA[55].IN1
CHNL_TX_DATA[56] => CHNL_TX_DATA[56].IN1
CHNL_TX_DATA[57] => CHNL_TX_DATA[57].IN1
CHNL_TX_DATA[58] => CHNL_TX_DATA[58].IN1
CHNL_TX_DATA[59] => CHNL_TX_DATA[59].IN1
CHNL_TX_DATA[60] => CHNL_TX_DATA[60].IN1
CHNL_TX_DATA[61] => CHNL_TX_DATA[61].IN1
CHNL_TX_DATA[62] => CHNL_TX_DATA[62].IN1
CHNL_TX_DATA[63] => CHNL_TX_DATA[63].IN1
CHNL_TX_DATA_VALID => CHNL_TX_DATA_VALID.IN1
CHNL_TX_DATA_REN <= channel_64:channel.CHNL_TX_DATA_REN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel
CLK => CLK.IN2
RST => RST.IN2
CONFIG_MAX_READ_REQUEST_SIZE[0] => CONFIG_MAX_READ_REQUEST_SIZE[0].IN1
CONFIG_MAX_READ_REQUEST_SIZE[1] => CONFIG_MAX_READ_REQUEST_SIZE[1].IN1
CONFIG_MAX_READ_REQUEST_SIZE[2] => CONFIG_MAX_READ_REQUEST_SIZE[2].IN1
CONFIG_MAX_PAYLOAD_SIZE[0] => CONFIG_MAX_PAYLOAD_SIZE[0].IN1
CONFIG_MAX_PAYLOAD_SIZE[1] => CONFIG_MAX_PAYLOAD_SIZE[1].IN1
CONFIG_MAX_PAYLOAD_SIZE[2] => CONFIG_MAX_PAYLOAD_SIZE[2].IN1
PIO_DATA[0] => PIO_DATA[0].IN3
PIO_DATA[1] => PIO_DATA[1].IN3
PIO_DATA[2] => PIO_DATA[2].IN3
PIO_DATA[3] => PIO_DATA[3].IN3
PIO_DATA[4] => PIO_DATA[4].IN3
PIO_DATA[5] => PIO_DATA[5].IN3
PIO_DATA[6] => PIO_DATA[6].IN3
PIO_DATA[7] => PIO_DATA[7].IN3
PIO_DATA[8] => PIO_DATA[8].IN3
PIO_DATA[9] => PIO_DATA[9].IN3
PIO_DATA[10] => PIO_DATA[10].IN3
PIO_DATA[11] => PIO_DATA[11].IN3
PIO_DATA[12] => PIO_DATA[12].IN3
PIO_DATA[13] => PIO_DATA[13].IN3
PIO_DATA[14] => PIO_DATA[14].IN3
PIO_DATA[15] => PIO_DATA[15].IN3
PIO_DATA[16] => PIO_DATA[16].IN3
PIO_DATA[17] => PIO_DATA[17].IN3
PIO_DATA[18] => PIO_DATA[18].IN3
PIO_DATA[19] => PIO_DATA[19].IN3
PIO_DATA[20] => PIO_DATA[20].IN3
PIO_DATA[21] => PIO_DATA[21].IN3
PIO_DATA[22] => PIO_DATA[22].IN3
PIO_DATA[23] => PIO_DATA[23].IN3
PIO_DATA[24] => PIO_DATA[24].IN3
PIO_DATA[25] => PIO_DATA[25].IN3
PIO_DATA[26] => PIO_DATA[26].IN3
PIO_DATA[27] => PIO_DATA[27].IN3
PIO_DATA[28] => PIO_DATA[28].IN3
PIO_DATA[29] => PIO_DATA[29].IN3
PIO_DATA[30] => PIO_DATA[30].IN3
PIO_DATA[31] => PIO_DATA[31].IN3
ENG_DATA[0] => ENG_DATA[0].IN3
ENG_DATA[1] => ENG_DATA[1].IN3
ENG_DATA[2] => ENG_DATA[2].IN3
ENG_DATA[3] => ENG_DATA[3].IN3
ENG_DATA[4] => ENG_DATA[4].IN3
ENG_DATA[5] => ENG_DATA[5].IN3
ENG_DATA[6] => ENG_DATA[6].IN3
ENG_DATA[7] => ENG_DATA[7].IN3
ENG_DATA[8] => ENG_DATA[8].IN3
ENG_DATA[9] => ENG_DATA[9].IN3
ENG_DATA[10] => ENG_DATA[10].IN3
ENG_DATA[11] => ENG_DATA[11].IN3
ENG_DATA[12] => ENG_DATA[12].IN3
ENG_DATA[13] => ENG_DATA[13].IN3
ENG_DATA[14] => ENG_DATA[14].IN3
ENG_DATA[15] => ENG_DATA[15].IN3
ENG_DATA[16] => ENG_DATA[16].IN3
ENG_DATA[17] => ENG_DATA[17].IN3
ENG_DATA[18] => ENG_DATA[18].IN3
ENG_DATA[19] => ENG_DATA[19].IN3
ENG_DATA[20] => ENG_DATA[20].IN3
ENG_DATA[21] => ENG_DATA[21].IN3
ENG_DATA[22] => ENG_DATA[22].IN3
ENG_DATA[23] => ENG_DATA[23].IN3
ENG_DATA[24] => ENG_DATA[24].IN3
ENG_DATA[25] => ENG_DATA[25].IN3
ENG_DATA[26] => ENG_DATA[26].IN3
ENG_DATA[27] => ENG_DATA[27].IN3
ENG_DATA[28] => ENG_DATA[28].IN3
ENG_DATA[29] => ENG_DATA[29].IN3
ENG_DATA[30] => ENG_DATA[30].IN3
ENG_DATA[31] => ENG_DATA[31].IN3
ENG_DATA[32] => ENG_DATA[32].IN3
ENG_DATA[33] => ENG_DATA[33].IN3
ENG_DATA[34] => ENG_DATA[34].IN3
ENG_DATA[35] => ENG_DATA[35].IN3
ENG_DATA[36] => ENG_DATA[36].IN3
ENG_DATA[37] => ENG_DATA[37].IN3
ENG_DATA[38] => ENG_DATA[38].IN3
ENG_DATA[39] => ENG_DATA[39].IN3
ENG_DATA[40] => ENG_DATA[40].IN3
ENG_DATA[41] => ENG_DATA[41].IN3
ENG_DATA[42] => ENG_DATA[42].IN3
ENG_DATA[43] => ENG_DATA[43].IN3
ENG_DATA[44] => ENG_DATA[44].IN3
ENG_DATA[45] => ENG_DATA[45].IN3
ENG_DATA[46] => ENG_DATA[46].IN3
ENG_DATA[47] => ENG_DATA[47].IN3
ENG_DATA[48] => ENG_DATA[48].IN3
ENG_DATA[49] => ENG_DATA[49].IN3
ENG_DATA[50] => ENG_DATA[50].IN3
ENG_DATA[51] => ENG_DATA[51].IN3
ENG_DATA[52] => ENG_DATA[52].IN3
ENG_DATA[53] => ENG_DATA[53].IN3
ENG_DATA[54] => ENG_DATA[54].IN3
ENG_DATA[55] => ENG_DATA[55].IN3
ENG_DATA[56] => ENG_DATA[56].IN3
ENG_DATA[57] => ENG_DATA[57].IN3
ENG_DATA[58] => ENG_DATA[58].IN3
ENG_DATA[59] => ENG_DATA[59].IN3
ENG_DATA[60] => ENG_DATA[60].IN3
ENG_DATA[61] => ENG_DATA[61].IN3
ENG_DATA[62] => ENG_DATA[62].IN3
ENG_DATA[63] => ENG_DATA[63].IN3
SG_RX_BUF_RECVD <= rx_port_64:rxPort.SG_RX_BUF_RECVD
SG_RX_BUF_LEN_VALID => SG_RX_BUF_LEN_VALID.IN1
SG_RX_BUF_ADDR_HI_VALID => SG_RX_BUF_ADDR_HI_VALID.IN1
SG_RX_BUF_ADDR_LO_VALID => SG_RX_BUF_ADDR_LO_VALID.IN1
SG_TX_BUF_RECVD <= rx_port_64:rxPort.SG_TX_BUF_RECVD
SG_TX_BUF_LEN_VALID => SG_TX_BUF_LEN_VALID.IN1
SG_TX_BUF_ADDR_HI_VALID => SG_TX_BUF_ADDR_HI_VALID.IN1
SG_TX_BUF_ADDR_LO_VALID => SG_TX_BUF_ADDR_LO_VALID.IN1
TXN_RX_LEN_VALID => TXN_RX_LEN_VALID.IN1
TXN_RX_OFF_LAST_VALID => TXN_RX_OFF_LAST_VALID.IN1
TXN_RX_DONE_LEN[0] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[1] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[2] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[3] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[4] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[5] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[6] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[7] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[8] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[9] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[10] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[11] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[12] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[13] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[14] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[15] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[16] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[17] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[18] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[19] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[20] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[21] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[22] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[23] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[24] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[25] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[26] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[27] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[28] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[29] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[30] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE_LEN[31] <= rx_port_64:rxPort.TXN_DONE_LEN
TXN_RX_DONE <= rx_port_64:rxPort.TXN_DONE
TXN_RX_DONE_ACK => TXN_RX_DONE_ACK.IN1
TXN_TX <= tx_port_64:txPort.TXN
TXN_TX_ACK => TXN_TX_ACK.IN1
TXN_TX_LEN[0] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[1] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[2] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[3] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[4] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[5] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[6] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[7] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[8] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[9] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[10] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[11] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[12] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[13] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[14] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[15] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[16] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[17] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[18] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[19] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[20] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[21] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[22] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[23] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[24] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[25] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[26] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[27] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[28] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[29] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[30] <= tx_port_64:txPort.TXN_LEN
TXN_TX_LEN[31] <= tx_port_64:txPort.TXN_LEN
TXN_TX_OFF_LAST[0] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[1] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[2] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[3] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[4] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[5] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[6] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[7] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[8] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[9] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[10] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[11] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[12] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[13] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[14] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[15] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[16] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[17] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[18] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[19] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[20] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[21] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[22] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[23] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[24] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[25] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[26] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[27] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[28] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[29] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[30] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_OFF_LAST[31] <= tx_port_64:txPort.TXN_OFF_LAST
TXN_TX_DONE_LEN[0] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[1] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[2] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[3] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[4] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[5] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[6] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[7] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[8] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[9] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[10] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[11] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[12] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[13] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[14] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[15] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[16] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[17] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[18] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[19] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[20] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[21] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[22] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[23] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[24] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[25] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[26] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[27] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[28] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[29] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[30] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE_LEN[31] <= tx_port_64:txPort.TXN_DONE_LEN
TXN_TX_DONE <= tx_port_64:txPort.TXN_DONE
TXN_TX_DONE_ACK => TXN_TX_DONE_ACK.IN1
RX_REQ <= rx_port_64:rxPort.RX_REQ
RX_REQ_ACK => RX_REQ_ACK.IN1
RX_REQ_TAG[0] <= rx_port_64:rxPort.RX_REQ_TAG
RX_REQ_TAG[1] <= rx_port_64:rxPort.RX_REQ_TAG
RX_REQ_ADDR[0] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[1] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[2] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[3] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[4] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[5] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[6] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[7] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[8] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[9] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[10] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[11] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[12] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[13] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[14] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[15] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[16] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[17] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[18] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[19] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[20] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[21] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[22] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[23] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[24] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[25] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[26] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[27] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[28] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[29] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[30] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[31] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[32] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[33] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[34] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[35] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[36] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[37] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[38] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[39] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[40] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[41] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[42] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[43] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[44] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[45] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[46] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[47] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[48] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[49] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[50] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[51] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[52] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[53] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[54] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[55] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[56] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[57] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[58] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[59] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[60] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[61] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[62] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_ADDR[63] <= rx_port_64:rxPort.RX_REQ_ADDR
RX_REQ_LEN[0] <= rx_port_64:rxPort.RX_REQ_LEN
RX_REQ_LEN[1] <= rx_port_64:rxPort.RX_REQ_LEN
RX_REQ_LEN[2] <= rx_port_64:rxPort.RX_REQ_LEN
RX_REQ_LEN[3] <= rx_port_64:rxPort.RX_REQ_LEN
RX_REQ_LEN[4] <= rx_port_64:rxPort.RX_REQ_LEN
RX_REQ_LEN[5] <= rx_port_64:rxPort.RX_REQ_LEN
RX_REQ_LEN[6] <= rx_port_64:rxPort.RX_REQ_LEN
RX_REQ_LEN[7] <= rx_port_64:rxPort.RX_REQ_LEN
RX_REQ_LEN[8] <= rx_port_64:rxPort.RX_REQ_LEN
RX_REQ_LEN[9] <= rx_port_64:rxPort.RX_REQ_LEN
TX_REQ <= tx_port_64:txPort.TX_REQ
TX_REQ_ACK => TX_REQ_ACK.IN1
TX_ADDR[0] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[1] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[2] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[3] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[4] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[5] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[6] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[7] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[8] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[9] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[10] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[11] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[12] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[13] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[14] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[15] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[16] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[17] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[18] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[19] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[20] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[21] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[22] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[23] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[24] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[25] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[26] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[27] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[28] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[29] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[30] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[31] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[32] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[33] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[34] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[35] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[36] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[37] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[38] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[39] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[40] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[41] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[42] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[43] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[44] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[45] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[46] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[47] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[48] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[49] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[50] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[51] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[52] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[53] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[54] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[55] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[56] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[57] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[58] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[59] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[60] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[61] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[62] <= tx_port_64:txPort.TX_ADDR
TX_ADDR[63] <= tx_port_64:txPort.TX_ADDR
TX_LEN[0] <= tx_port_64:txPort.TX_LEN
TX_LEN[1] <= tx_port_64:txPort.TX_LEN
TX_LEN[2] <= tx_port_64:txPort.TX_LEN
TX_LEN[3] <= tx_port_64:txPort.TX_LEN
TX_LEN[4] <= tx_port_64:txPort.TX_LEN
TX_LEN[5] <= tx_port_64:txPort.TX_LEN
TX_LEN[6] <= tx_port_64:txPort.TX_LEN
TX_LEN[7] <= tx_port_64:txPort.TX_LEN
TX_LEN[8] <= tx_port_64:txPort.TX_LEN
TX_LEN[9] <= tx_port_64:txPort.TX_LEN
TX_DATA[0] <= tx_port_64:txPort.TX_DATA
TX_DATA[1] <= tx_port_64:txPort.TX_DATA
TX_DATA[2] <= tx_port_64:txPort.TX_DATA
TX_DATA[3] <= tx_port_64:txPort.TX_DATA
TX_DATA[4] <= tx_port_64:txPort.TX_DATA
TX_DATA[5] <= tx_port_64:txPort.TX_DATA
TX_DATA[6] <= tx_port_64:txPort.TX_DATA
TX_DATA[7] <= tx_port_64:txPort.TX_DATA
TX_DATA[8] <= tx_port_64:txPort.TX_DATA
TX_DATA[9] <= tx_port_64:txPort.TX_DATA
TX_DATA[10] <= tx_port_64:txPort.TX_DATA
TX_DATA[11] <= tx_port_64:txPort.TX_DATA
TX_DATA[12] <= tx_port_64:txPort.TX_DATA
TX_DATA[13] <= tx_port_64:txPort.TX_DATA
TX_DATA[14] <= tx_port_64:txPort.TX_DATA
TX_DATA[15] <= tx_port_64:txPort.TX_DATA
TX_DATA[16] <= tx_port_64:txPort.TX_DATA
TX_DATA[17] <= tx_port_64:txPort.TX_DATA
TX_DATA[18] <= tx_port_64:txPort.TX_DATA
TX_DATA[19] <= tx_port_64:txPort.TX_DATA
TX_DATA[20] <= tx_port_64:txPort.TX_DATA
TX_DATA[21] <= tx_port_64:txPort.TX_DATA
TX_DATA[22] <= tx_port_64:txPort.TX_DATA
TX_DATA[23] <= tx_port_64:txPort.TX_DATA
TX_DATA[24] <= tx_port_64:txPort.TX_DATA
TX_DATA[25] <= tx_port_64:txPort.TX_DATA
TX_DATA[26] <= tx_port_64:txPort.TX_DATA
TX_DATA[27] <= tx_port_64:txPort.TX_DATA
TX_DATA[28] <= tx_port_64:txPort.TX_DATA
TX_DATA[29] <= tx_port_64:txPort.TX_DATA
TX_DATA[30] <= tx_port_64:txPort.TX_DATA
TX_DATA[31] <= tx_port_64:txPort.TX_DATA
TX_DATA[32] <= tx_port_64:txPort.TX_DATA
TX_DATA[33] <= tx_port_64:txPort.TX_DATA
TX_DATA[34] <= tx_port_64:txPort.TX_DATA
TX_DATA[35] <= tx_port_64:txPort.TX_DATA
TX_DATA[36] <= tx_port_64:txPort.TX_DATA
TX_DATA[37] <= tx_port_64:txPort.TX_DATA
TX_DATA[38] <= tx_port_64:txPort.TX_DATA
TX_DATA[39] <= tx_port_64:txPort.TX_DATA
TX_DATA[40] <= tx_port_64:txPort.TX_DATA
TX_DATA[41] <= tx_port_64:txPort.TX_DATA
TX_DATA[42] <= tx_port_64:txPort.TX_DATA
TX_DATA[43] <= tx_port_64:txPort.TX_DATA
TX_DATA[44] <= tx_port_64:txPort.TX_DATA
TX_DATA[45] <= tx_port_64:txPort.TX_DATA
TX_DATA[46] <= tx_port_64:txPort.TX_DATA
TX_DATA[47] <= tx_port_64:txPort.TX_DATA
TX_DATA[48] <= tx_port_64:txPort.TX_DATA
TX_DATA[49] <= tx_port_64:txPort.TX_DATA
TX_DATA[50] <= tx_port_64:txPort.TX_DATA
TX_DATA[51] <= tx_port_64:txPort.TX_DATA
TX_DATA[52] <= tx_port_64:txPort.TX_DATA
TX_DATA[53] <= tx_port_64:txPort.TX_DATA
TX_DATA[54] <= tx_port_64:txPort.TX_DATA
TX_DATA[55] <= tx_port_64:txPort.TX_DATA
TX_DATA[56] <= tx_port_64:txPort.TX_DATA
TX_DATA[57] <= tx_port_64:txPort.TX_DATA
TX_DATA[58] <= tx_port_64:txPort.TX_DATA
TX_DATA[59] <= tx_port_64:txPort.TX_DATA
TX_DATA[60] <= tx_port_64:txPort.TX_DATA
TX_DATA[61] <= tx_port_64:txPort.TX_DATA
TX_DATA[62] <= tx_port_64:txPort.TX_DATA
TX_DATA[63] <= tx_port_64:txPort.TX_DATA
TX_DATA_REN => TX_DATA_REN.IN1
TX_SENT => TX_SENT.IN1
MAIN_DATA_EN[0] => MAIN_DATA_EN[0].IN1
MAIN_DATA_EN[1] => MAIN_DATA_EN[1].IN1
MAIN_DONE => MAIN_DONE.IN1
MAIN_ERR => MAIN_ERR.IN1
SG_RX_DATA_EN[0] => SG_RX_DATA_EN[0].IN1
SG_RX_DATA_EN[1] => SG_RX_DATA_EN[1].IN1
SG_RX_DONE => SG_RX_DONE.IN1
SG_RX_ERR => SG_RX_ERR.IN1
SG_TX_DATA_EN[0] => SG_TX_DATA_EN[0].IN1
SG_TX_DATA_EN[1] => SG_TX_DATA_EN[1].IN1
SG_TX_DONE => SG_TX_DONE.IN1
SG_TX_ERR => SG_TX_ERR.IN1
CHNL_RX_CLK => CHNL_RX_CLK.IN1
CHNL_RX <= rx_port_64:rxPort.CHNL_RX
CHNL_RX_ACK => CHNL_RX_ACK.IN1
CHNL_RX_LAST <= rx_port_64:rxPort.CHNL_RX_LAST
CHNL_RX_LEN[0] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[1] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[2] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[3] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[4] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[5] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[6] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[7] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[8] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[9] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[10] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[11] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[12] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[13] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[14] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[15] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[16] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[17] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[18] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[19] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[20] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[21] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[22] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[23] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[24] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[25] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[26] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[27] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[28] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[29] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[30] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_LEN[31] <= rx_port_64:rxPort.CHNL_RX_LEN
CHNL_RX_OFF[0] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[1] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[2] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[3] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[4] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[5] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[6] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[7] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[8] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[9] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[10] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[11] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[12] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[13] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[14] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[15] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[16] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[17] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[18] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[19] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[20] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[21] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[22] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[23] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[24] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[25] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[26] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[27] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[28] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[29] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_OFF[30] <= rx_port_64:rxPort.CHNL_RX_OFF
CHNL_RX_DATA[0] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[1] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[2] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[3] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[4] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[5] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[6] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[7] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[8] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[9] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[10] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[11] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[12] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[13] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[14] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[15] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[16] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[17] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[18] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[19] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[20] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[21] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[22] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[23] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[24] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[25] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[26] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[27] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[28] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[29] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[30] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[31] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[32] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[33] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[34] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[35] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[36] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[37] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[38] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[39] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[40] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[41] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[42] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[43] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[44] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[45] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[46] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[47] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[48] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[49] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[50] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[51] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[52] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[53] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[54] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[55] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[56] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[57] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[58] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[59] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[60] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[61] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[62] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA[63] <= rx_port_64:rxPort.CHNL_RX_DATA
CHNL_RX_DATA_VALID <= rx_port_64:rxPort.CHNL_RX_DATA_VALID
CHNL_RX_DATA_REN => CHNL_RX_DATA_REN.IN1
CHNL_TX_CLK => CHNL_TX_CLK.IN1
CHNL_TX => CHNL_TX.IN1
CHNL_TX_ACK <= tx_port_64:txPort.CHNL_TX_ACK
CHNL_TX_LAST => CHNL_TX_LAST.IN1
CHNL_TX_LEN[0] => CHNL_TX_LEN[0].IN1
CHNL_TX_LEN[1] => CHNL_TX_LEN[1].IN1
CHNL_TX_LEN[2] => CHNL_TX_LEN[2].IN1
CHNL_TX_LEN[3] => CHNL_TX_LEN[3].IN1
CHNL_TX_LEN[4] => CHNL_TX_LEN[4].IN1
CHNL_TX_LEN[5] => CHNL_TX_LEN[5].IN1
CHNL_TX_LEN[6] => CHNL_TX_LEN[6].IN1
CHNL_TX_LEN[7] => CHNL_TX_LEN[7].IN1
CHNL_TX_LEN[8] => CHNL_TX_LEN[8].IN1
CHNL_TX_LEN[9] => CHNL_TX_LEN[9].IN1
CHNL_TX_LEN[10] => CHNL_TX_LEN[10].IN1
CHNL_TX_LEN[11] => CHNL_TX_LEN[11].IN1
CHNL_TX_LEN[12] => CHNL_TX_LEN[12].IN1
CHNL_TX_LEN[13] => CHNL_TX_LEN[13].IN1
CHNL_TX_LEN[14] => CHNL_TX_LEN[14].IN1
CHNL_TX_LEN[15] => CHNL_TX_LEN[15].IN1
CHNL_TX_LEN[16] => CHNL_TX_LEN[16].IN1
CHNL_TX_LEN[17] => CHNL_TX_LEN[17].IN1
CHNL_TX_LEN[18] => CHNL_TX_LEN[18].IN1
CHNL_TX_LEN[19] => CHNL_TX_LEN[19].IN1
CHNL_TX_LEN[20] => CHNL_TX_LEN[20].IN1
CHNL_TX_LEN[21] => CHNL_TX_LEN[21].IN1
CHNL_TX_LEN[22] => CHNL_TX_LEN[22].IN1
CHNL_TX_LEN[23] => CHNL_TX_LEN[23].IN1
CHNL_TX_LEN[24] => CHNL_TX_LEN[24].IN1
CHNL_TX_LEN[25] => CHNL_TX_LEN[25].IN1
CHNL_TX_LEN[26] => CHNL_TX_LEN[26].IN1
CHNL_TX_LEN[27] => CHNL_TX_LEN[27].IN1
CHNL_TX_LEN[28] => CHNL_TX_LEN[28].IN1
CHNL_TX_LEN[29] => CHNL_TX_LEN[29].IN1
CHNL_TX_LEN[30] => CHNL_TX_LEN[30].IN1
CHNL_TX_LEN[31] => CHNL_TX_LEN[31].IN1
CHNL_TX_OFF[0] => CHNL_TX_OFF[0].IN1
CHNL_TX_OFF[1] => CHNL_TX_OFF[1].IN1
CHNL_TX_OFF[2] => CHNL_TX_OFF[2].IN1
CHNL_TX_OFF[3] => CHNL_TX_OFF[3].IN1
CHNL_TX_OFF[4] => CHNL_TX_OFF[4].IN1
CHNL_TX_OFF[5] => CHNL_TX_OFF[5].IN1
CHNL_TX_OFF[6] => CHNL_TX_OFF[6].IN1
CHNL_TX_OFF[7] => CHNL_TX_OFF[7].IN1
CHNL_TX_OFF[8] => CHNL_TX_OFF[8].IN1
CHNL_TX_OFF[9] => CHNL_TX_OFF[9].IN1
CHNL_TX_OFF[10] => CHNL_TX_OFF[10].IN1
CHNL_TX_OFF[11] => CHNL_TX_OFF[11].IN1
CHNL_TX_OFF[12] => CHNL_TX_OFF[12].IN1
CHNL_TX_OFF[13] => CHNL_TX_OFF[13].IN1
CHNL_TX_OFF[14] => CHNL_TX_OFF[14].IN1
CHNL_TX_OFF[15] => CHNL_TX_OFF[15].IN1
CHNL_TX_OFF[16] => CHNL_TX_OFF[16].IN1
CHNL_TX_OFF[17] => CHNL_TX_OFF[17].IN1
CHNL_TX_OFF[18] => CHNL_TX_OFF[18].IN1
CHNL_TX_OFF[19] => CHNL_TX_OFF[19].IN1
CHNL_TX_OFF[20] => CHNL_TX_OFF[20].IN1
CHNL_TX_OFF[21] => CHNL_TX_OFF[21].IN1
CHNL_TX_OFF[22] => CHNL_TX_OFF[22].IN1
CHNL_TX_OFF[23] => CHNL_TX_OFF[23].IN1
CHNL_TX_OFF[24] => CHNL_TX_OFF[24].IN1
CHNL_TX_OFF[25] => CHNL_TX_OFF[25].IN1
CHNL_TX_OFF[26] => CHNL_TX_OFF[26].IN1
CHNL_TX_OFF[27] => CHNL_TX_OFF[27].IN1
CHNL_TX_OFF[28] => CHNL_TX_OFF[28].IN1
CHNL_TX_OFF[29] => CHNL_TX_OFF[29].IN1
CHNL_TX_OFF[30] => CHNL_TX_OFF[30].IN1
CHNL_TX_DATA[0] => CHNL_TX_DATA[0].IN1
CHNL_TX_DATA[1] => CHNL_TX_DATA[1].IN1
CHNL_TX_DATA[2] => CHNL_TX_DATA[2].IN1
CHNL_TX_DATA[3] => CHNL_TX_DATA[3].IN1
CHNL_TX_DATA[4] => CHNL_TX_DATA[4].IN1
CHNL_TX_DATA[5] => CHNL_TX_DATA[5].IN1
CHNL_TX_DATA[6] => CHNL_TX_DATA[6].IN1
CHNL_TX_DATA[7] => CHNL_TX_DATA[7].IN1
CHNL_TX_DATA[8] => CHNL_TX_DATA[8].IN1
CHNL_TX_DATA[9] => CHNL_TX_DATA[9].IN1
CHNL_TX_DATA[10] => CHNL_TX_DATA[10].IN1
CHNL_TX_DATA[11] => CHNL_TX_DATA[11].IN1
CHNL_TX_DATA[12] => CHNL_TX_DATA[12].IN1
CHNL_TX_DATA[13] => CHNL_TX_DATA[13].IN1
CHNL_TX_DATA[14] => CHNL_TX_DATA[14].IN1
CHNL_TX_DATA[15] => CHNL_TX_DATA[15].IN1
CHNL_TX_DATA[16] => CHNL_TX_DATA[16].IN1
CHNL_TX_DATA[17] => CHNL_TX_DATA[17].IN1
CHNL_TX_DATA[18] => CHNL_TX_DATA[18].IN1
CHNL_TX_DATA[19] => CHNL_TX_DATA[19].IN1
CHNL_TX_DATA[20] => CHNL_TX_DATA[20].IN1
CHNL_TX_DATA[21] => CHNL_TX_DATA[21].IN1
CHNL_TX_DATA[22] => CHNL_TX_DATA[22].IN1
CHNL_TX_DATA[23] => CHNL_TX_DATA[23].IN1
CHNL_TX_DATA[24] => CHNL_TX_DATA[24].IN1
CHNL_TX_DATA[25] => CHNL_TX_DATA[25].IN1
CHNL_TX_DATA[26] => CHNL_TX_DATA[26].IN1
CHNL_TX_DATA[27] => CHNL_TX_DATA[27].IN1
CHNL_TX_DATA[28] => CHNL_TX_DATA[28].IN1
CHNL_TX_DATA[29] => CHNL_TX_DATA[29].IN1
CHNL_TX_DATA[30] => CHNL_TX_DATA[30].IN1
CHNL_TX_DATA[31] => CHNL_TX_DATA[31].IN1
CHNL_TX_DATA[32] => CHNL_TX_DATA[32].IN1
CHNL_TX_DATA[33] => CHNL_TX_DATA[33].IN1
CHNL_TX_DATA[34] => CHNL_TX_DATA[34].IN1
CHNL_TX_DATA[35] => CHNL_TX_DATA[35].IN1
CHNL_TX_DATA[36] => CHNL_TX_DATA[36].IN1
CHNL_TX_DATA[37] => CHNL_TX_DATA[37].IN1
CHNL_TX_DATA[38] => CHNL_TX_DATA[38].IN1
CHNL_TX_DATA[39] => CHNL_TX_DATA[39].IN1
CHNL_TX_DATA[40] => CHNL_TX_DATA[40].IN1
CHNL_TX_DATA[41] => CHNL_TX_DATA[41].IN1
CHNL_TX_DATA[42] => CHNL_TX_DATA[42].IN1
CHNL_TX_DATA[43] => CHNL_TX_DATA[43].IN1
CHNL_TX_DATA[44] => CHNL_TX_DATA[44].IN1
CHNL_TX_DATA[45] => CHNL_TX_DATA[45].IN1
CHNL_TX_DATA[46] => CHNL_TX_DATA[46].IN1
CHNL_TX_DATA[47] => CHNL_TX_DATA[47].IN1
CHNL_TX_DATA[48] => CHNL_TX_DATA[48].IN1
CHNL_TX_DATA[49] => CHNL_TX_DATA[49].IN1
CHNL_TX_DATA[50] => CHNL_TX_DATA[50].IN1
CHNL_TX_DATA[51] => CHNL_TX_DATA[51].IN1
CHNL_TX_DATA[52] => CHNL_TX_DATA[52].IN1
CHNL_TX_DATA[53] => CHNL_TX_DATA[53].IN1
CHNL_TX_DATA[54] => CHNL_TX_DATA[54].IN1
CHNL_TX_DATA[55] => CHNL_TX_DATA[55].IN1
CHNL_TX_DATA[56] => CHNL_TX_DATA[56].IN1
CHNL_TX_DATA[57] => CHNL_TX_DATA[57].IN1
CHNL_TX_DATA[58] => CHNL_TX_DATA[58].IN1
CHNL_TX_DATA[59] => CHNL_TX_DATA[59].IN1
CHNL_TX_DATA[60] => CHNL_TX_DATA[60].IN1
CHNL_TX_DATA[61] => CHNL_TX_DATA[61].IN1
CHNL_TX_DATA[62] => CHNL_TX_DATA[62].IN1
CHNL_TX_DATA[63] => CHNL_TX_DATA[63].IN1
CHNL_TX_DATA_VALID => CHNL_TX_DATA_VALID.IN1
CHNL_TX_DATA_REN <= tx_port_64:txPort.CHNL_TX_DATA_REN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort
CLK => CLK.IN4
RST => rWideRst.OUTPUTSELECT
RST => rWideRst.OUTPUTSELECT
RST => rWideRst.OUTPUTSELECT
RST => rWideRst.OUTPUTSELECT
RST => rWideRst[0].DATAIN
CONFIG_MAX_READ_REQUEST_SIZE[0] => sg_list_requester:sgRxReq.CONFIG_MAX_READ_REQUEST_SIZE[0]
CONFIG_MAX_READ_REQUEST_SIZE[0] => sg_list_requester:sgTxReq.CONFIG_MAX_READ_REQUEST_SIZE[0]
CONFIG_MAX_READ_REQUEST_SIZE[0] => rx_port_reader:reader.CONFIG_MAX_READ_REQUEST_SIZE[0]
CONFIG_MAX_READ_REQUEST_SIZE[1] => sg_list_requester:sgRxReq.CONFIG_MAX_READ_REQUEST_SIZE[1]
CONFIG_MAX_READ_REQUEST_SIZE[1] => sg_list_requester:sgTxReq.CONFIG_MAX_READ_REQUEST_SIZE[1]
CONFIG_MAX_READ_REQUEST_SIZE[1] => rx_port_reader:reader.CONFIG_MAX_READ_REQUEST_SIZE[1]
CONFIG_MAX_READ_REQUEST_SIZE[2] => sg_list_requester:sgRxReq.CONFIG_MAX_READ_REQUEST_SIZE[2]
CONFIG_MAX_READ_REQUEST_SIZE[2] => sg_list_requester:sgTxReq.CONFIG_MAX_READ_REQUEST_SIZE[2]
CONFIG_MAX_READ_REQUEST_SIZE[2] => rx_port_reader:reader.CONFIG_MAX_READ_REQUEST_SIZE[2]
SG_RX_BUF_RECVD <= sg_list_requester:sgRxReq.BUF_RECVD
SG_RX_BUF_DATA[0] => sg_list_requester:sgRxReq.BUF_DATA[0]
SG_RX_BUF_DATA[1] => sg_list_requester:sgRxReq.BUF_DATA[1]
SG_RX_BUF_DATA[2] => sg_list_requester:sgRxReq.BUF_DATA[2]
SG_RX_BUF_DATA[3] => sg_list_requester:sgRxReq.BUF_DATA[3]
SG_RX_BUF_DATA[4] => sg_list_requester:sgRxReq.BUF_DATA[4]
SG_RX_BUF_DATA[5] => sg_list_requester:sgRxReq.BUF_DATA[5]
SG_RX_BUF_DATA[6] => sg_list_requester:sgRxReq.BUF_DATA[6]
SG_RX_BUF_DATA[7] => sg_list_requester:sgRxReq.BUF_DATA[7]
SG_RX_BUF_DATA[8] => sg_list_requester:sgRxReq.BUF_DATA[8]
SG_RX_BUF_DATA[9] => sg_list_requester:sgRxReq.BUF_DATA[9]
SG_RX_BUF_DATA[10] => sg_list_requester:sgRxReq.BUF_DATA[10]
SG_RX_BUF_DATA[11] => sg_list_requester:sgRxReq.BUF_DATA[11]
SG_RX_BUF_DATA[12] => sg_list_requester:sgRxReq.BUF_DATA[12]
SG_RX_BUF_DATA[13] => sg_list_requester:sgRxReq.BUF_DATA[13]
SG_RX_BUF_DATA[14] => sg_list_requester:sgRxReq.BUF_DATA[14]
SG_RX_BUF_DATA[15] => sg_list_requester:sgRxReq.BUF_DATA[15]
SG_RX_BUF_DATA[16] => sg_list_requester:sgRxReq.BUF_DATA[16]
SG_RX_BUF_DATA[17] => sg_list_requester:sgRxReq.BUF_DATA[17]
SG_RX_BUF_DATA[18] => sg_list_requester:sgRxReq.BUF_DATA[18]
SG_RX_BUF_DATA[19] => sg_list_requester:sgRxReq.BUF_DATA[19]
SG_RX_BUF_DATA[20] => sg_list_requester:sgRxReq.BUF_DATA[20]
SG_RX_BUF_DATA[21] => sg_list_requester:sgRxReq.BUF_DATA[21]
SG_RX_BUF_DATA[22] => sg_list_requester:sgRxReq.BUF_DATA[22]
SG_RX_BUF_DATA[23] => sg_list_requester:sgRxReq.BUF_DATA[23]
SG_RX_BUF_DATA[24] => sg_list_requester:sgRxReq.BUF_DATA[24]
SG_RX_BUF_DATA[25] => sg_list_requester:sgRxReq.BUF_DATA[25]
SG_RX_BUF_DATA[26] => sg_list_requester:sgRxReq.BUF_DATA[26]
SG_RX_BUF_DATA[27] => sg_list_requester:sgRxReq.BUF_DATA[27]
SG_RX_BUF_DATA[28] => sg_list_requester:sgRxReq.BUF_DATA[28]
SG_RX_BUF_DATA[29] => sg_list_requester:sgRxReq.BUF_DATA[29]
SG_RX_BUF_DATA[30] => sg_list_requester:sgRxReq.BUF_DATA[30]
SG_RX_BUF_DATA[31] => sg_list_requester:sgRxReq.BUF_DATA[31]
SG_RX_BUF_LEN_VALID => sg_list_requester:sgRxReq.BUF_LEN_VALID
SG_RX_BUF_ADDR_HI_VALID => sg_list_requester:sgRxReq.BUF_ADDR_HI_VALID
SG_RX_BUF_ADDR_LO_VALID => sg_list_requester:sgRxReq.BUF_ADDR_LO_VALID
SG_TX_BUF_RECVD <= sg_list_requester:sgTxReq.BUF_RECVD
SG_TX_BUF_DATA[0] => sg_list_requester:sgTxReq.BUF_DATA[0]
SG_TX_BUF_DATA[1] => sg_list_requester:sgTxReq.BUF_DATA[1]
SG_TX_BUF_DATA[2] => sg_list_requester:sgTxReq.BUF_DATA[2]
SG_TX_BUF_DATA[3] => sg_list_requester:sgTxReq.BUF_DATA[3]
SG_TX_BUF_DATA[4] => sg_list_requester:sgTxReq.BUF_DATA[4]
SG_TX_BUF_DATA[5] => sg_list_requester:sgTxReq.BUF_DATA[5]
SG_TX_BUF_DATA[6] => sg_list_requester:sgTxReq.BUF_DATA[6]
SG_TX_BUF_DATA[7] => sg_list_requester:sgTxReq.BUF_DATA[7]
SG_TX_BUF_DATA[8] => sg_list_requester:sgTxReq.BUF_DATA[8]
SG_TX_BUF_DATA[9] => sg_list_requester:sgTxReq.BUF_DATA[9]
SG_TX_BUF_DATA[10] => sg_list_requester:sgTxReq.BUF_DATA[10]
SG_TX_BUF_DATA[11] => sg_list_requester:sgTxReq.BUF_DATA[11]
SG_TX_BUF_DATA[12] => sg_list_requester:sgTxReq.BUF_DATA[12]
SG_TX_BUF_DATA[13] => sg_list_requester:sgTxReq.BUF_DATA[13]
SG_TX_BUF_DATA[14] => sg_list_requester:sgTxReq.BUF_DATA[14]
SG_TX_BUF_DATA[15] => sg_list_requester:sgTxReq.BUF_DATA[15]
SG_TX_BUF_DATA[16] => sg_list_requester:sgTxReq.BUF_DATA[16]
SG_TX_BUF_DATA[17] => sg_list_requester:sgTxReq.BUF_DATA[17]
SG_TX_BUF_DATA[18] => sg_list_requester:sgTxReq.BUF_DATA[18]
SG_TX_BUF_DATA[19] => sg_list_requester:sgTxReq.BUF_DATA[19]
SG_TX_BUF_DATA[20] => sg_list_requester:sgTxReq.BUF_DATA[20]
SG_TX_BUF_DATA[21] => sg_list_requester:sgTxReq.BUF_DATA[21]
SG_TX_BUF_DATA[22] => sg_list_requester:sgTxReq.BUF_DATA[22]
SG_TX_BUF_DATA[23] => sg_list_requester:sgTxReq.BUF_DATA[23]
SG_TX_BUF_DATA[24] => sg_list_requester:sgTxReq.BUF_DATA[24]
SG_TX_BUF_DATA[25] => sg_list_requester:sgTxReq.BUF_DATA[25]
SG_TX_BUF_DATA[26] => sg_list_requester:sgTxReq.BUF_DATA[26]
SG_TX_BUF_DATA[27] => sg_list_requester:sgTxReq.BUF_DATA[27]
SG_TX_BUF_DATA[28] => sg_list_requester:sgTxReq.BUF_DATA[28]
SG_TX_BUF_DATA[29] => sg_list_requester:sgTxReq.BUF_DATA[29]
SG_TX_BUF_DATA[30] => sg_list_requester:sgTxReq.BUF_DATA[30]
SG_TX_BUF_DATA[31] => sg_list_requester:sgTxReq.BUF_DATA[31]
SG_TX_BUF_LEN_VALID => sg_list_requester:sgTxReq.BUF_LEN_VALID
SG_TX_BUF_ADDR_HI_VALID => sg_list_requester:sgTxReq.BUF_ADDR_HI_VALID
SG_TX_BUF_ADDR_LO_VALID => sg_list_requester:sgTxReq.BUF_ADDR_LO_VALID
SG_DATA[0] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[1] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[2] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[3] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[4] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[5] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[6] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[7] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[8] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[9] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[10] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[11] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[12] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[13] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[14] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[15] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[16] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[17] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[18] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[19] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[20] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[21] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[22] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[23] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[24] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[25] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[26] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[27] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[28] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[29] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[30] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[31] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[32] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[33] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[34] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[35] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[36] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[37] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[38] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[39] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[40] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[41] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[42] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[43] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[44] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[45] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[46] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[47] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[48] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[49] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[50] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[51] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[52] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[53] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[54] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[55] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[56] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[57] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[58] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[59] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[60] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[61] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[62] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA[63] <= sync_fifo:sgTxFifo.RD_DATA
SG_DATA_EMPTY <= sync_fifo:sgTxFifo.EMPTY
SG_DATA_REN => SG_DATA_REN.IN1
SG_RST => sg_list_requester:sgTxReq.USER_RST
SG_ERR <= SG_ERR.DB_MAX_OUTPUT_PORT_TYPE
TXN_DATA[0] => rx_port_reader:reader.TXN_DATA[0]
TXN_DATA[1] => rx_port_reader:reader.TXN_DATA[1]
TXN_DATA[2] => rx_port_reader:reader.TXN_DATA[2]
TXN_DATA[3] => rx_port_reader:reader.TXN_DATA[3]
TXN_DATA[4] => rx_port_reader:reader.TXN_DATA[4]
TXN_DATA[5] => rx_port_reader:reader.TXN_DATA[5]
TXN_DATA[6] => rx_port_reader:reader.TXN_DATA[6]
TXN_DATA[7] => rx_port_reader:reader.TXN_DATA[7]
TXN_DATA[8] => rx_port_reader:reader.TXN_DATA[8]
TXN_DATA[9] => rx_port_reader:reader.TXN_DATA[9]
TXN_DATA[10] => rx_port_reader:reader.TXN_DATA[10]
TXN_DATA[11] => rx_port_reader:reader.TXN_DATA[11]
TXN_DATA[12] => rx_port_reader:reader.TXN_DATA[12]
TXN_DATA[13] => rx_port_reader:reader.TXN_DATA[13]
TXN_DATA[14] => rx_port_reader:reader.TXN_DATA[14]
TXN_DATA[15] => rx_port_reader:reader.TXN_DATA[15]
TXN_DATA[16] => rx_port_reader:reader.TXN_DATA[16]
TXN_DATA[17] => rx_port_reader:reader.TXN_DATA[17]
TXN_DATA[18] => rx_port_reader:reader.TXN_DATA[18]
TXN_DATA[19] => rx_port_reader:reader.TXN_DATA[19]
TXN_DATA[20] => rx_port_reader:reader.TXN_DATA[20]
TXN_DATA[21] => rx_port_reader:reader.TXN_DATA[21]
TXN_DATA[22] => rx_port_reader:reader.TXN_DATA[22]
TXN_DATA[23] => rx_port_reader:reader.TXN_DATA[23]
TXN_DATA[24] => rx_port_reader:reader.TXN_DATA[24]
TXN_DATA[25] => rx_port_reader:reader.TXN_DATA[25]
TXN_DATA[26] => rx_port_reader:reader.TXN_DATA[26]
TXN_DATA[27] => rx_port_reader:reader.TXN_DATA[27]
TXN_DATA[28] => rx_port_reader:reader.TXN_DATA[28]
TXN_DATA[29] => rx_port_reader:reader.TXN_DATA[29]
TXN_DATA[30] => rx_port_reader:reader.TXN_DATA[30]
TXN_DATA[31] => rx_port_reader:reader.TXN_DATA[31]
TXN_LEN_VALID => rx_port_reader:reader.TXN_LEN_VALID
TXN_OFF_LAST_VALID => rx_port_reader:reader.TXN_OFF_LAST_VALID
TXN_DONE_LEN[0] <= rx_port_reader:reader.TXN_DONE_LEN[0]
TXN_DONE_LEN[1] <= rx_port_reader:reader.TXN_DONE_LEN[1]
TXN_DONE_LEN[2] <= rx_port_reader:reader.TXN_DONE_LEN[2]
TXN_DONE_LEN[3] <= rx_port_reader:reader.TXN_DONE_LEN[3]
TXN_DONE_LEN[4] <= rx_port_reader:reader.TXN_DONE_LEN[4]
TXN_DONE_LEN[5] <= rx_port_reader:reader.TXN_DONE_LEN[5]
TXN_DONE_LEN[6] <= rx_port_reader:reader.TXN_DONE_LEN[6]
TXN_DONE_LEN[7] <= rx_port_reader:reader.TXN_DONE_LEN[7]
TXN_DONE_LEN[8] <= rx_port_reader:reader.TXN_DONE_LEN[8]
TXN_DONE_LEN[9] <= rx_port_reader:reader.TXN_DONE_LEN[9]
TXN_DONE_LEN[10] <= rx_port_reader:reader.TXN_DONE_LEN[10]
TXN_DONE_LEN[11] <= rx_port_reader:reader.TXN_DONE_LEN[11]
TXN_DONE_LEN[12] <= rx_port_reader:reader.TXN_DONE_LEN[12]
TXN_DONE_LEN[13] <= rx_port_reader:reader.TXN_DONE_LEN[13]
TXN_DONE_LEN[14] <= rx_port_reader:reader.TXN_DONE_LEN[14]
TXN_DONE_LEN[15] <= rx_port_reader:reader.TXN_DONE_LEN[15]
TXN_DONE_LEN[16] <= rx_port_reader:reader.TXN_DONE_LEN[16]
TXN_DONE_LEN[17] <= rx_port_reader:reader.TXN_DONE_LEN[17]
TXN_DONE_LEN[18] <= rx_port_reader:reader.TXN_DONE_LEN[18]
TXN_DONE_LEN[19] <= rx_port_reader:reader.TXN_DONE_LEN[19]
TXN_DONE_LEN[20] <= rx_port_reader:reader.TXN_DONE_LEN[20]
TXN_DONE_LEN[21] <= rx_port_reader:reader.TXN_DONE_LEN[21]
TXN_DONE_LEN[22] <= rx_port_reader:reader.TXN_DONE_LEN[22]
TXN_DONE_LEN[23] <= rx_port_reader:reader.TXN_DONE_LEN[23]
TXN_DONE_LEN[24] <= rx_port_reader:reader.TXN_DONE_LEN[24]
TXN_DONE_LEN[25] <= rx_port_reader:reader.TXN_DONE_LEN[25]
TXN_DONE_LEN[26] <= rx_port_reader:reader.TXN_DONE_LEN[26]
TXN_DONE_LEN[27] <= rx_port_reader:reader.TXN_DONE_LEN[27]
TXN_DONE_LEN[28] <= rx_port_reader:reader.TXN_DONE_LEN[28]
TXN_DONE_LEN[29] <= rx_port_reader:reader.TXN_DONE_LEN[29]
TXN_DONE_LEN[30] <= rx_port_reader:reader.TXN_DONE_LEN[30]
TXN_DONE_LEN[31] <= rx_port_reader:reader.TXN_DONE_LEN[31]
TXN_DONE <= rx_port_reader:reader.TXN_DONE
TXN_DONE_ACK => rx_port_reader:reader.TXN_DONE_ACK
RX_REQ <= rx_port_requester_mux:requesterMux.RX_REQ
RX_REQ_ACK => rx_port_requester_mux:requesterMux.RX_REQ_ACK
RX_REQ_TAG[0] <= rx_port_requester_mux:requesterMux.RX_REQ_TAG[0]
RX_REQ_TAG[1] <= rx_port_requester_mux:requesterMux.RX_REQ_TAG[1]
RX_REQ_ADDR[0] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[0]
RX_REQ_ADDR[1] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[1]
RX_REQ_ADDR[2] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[2]
RX_REQ_ADDR[3] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[3]
RX_REQ_ADDR[4] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[4]
RX_REQ_ADDR[5] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[5]
RX_REQ_ADDR[6] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[6]
RX_REQ_ADDR[7] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[7]
RX_REQ_ADDR[8] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[8]
RX_REQ_ADDR[9] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[9]
RX_REQ_ADDR[10] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[10]
RX_REQ_ADDR[11] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[11]
RX_REQ_ADDR[12] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[12]
RX_REQ_ADDR[13] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[13]
RX_REQ_ADDR[14] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[14]
RX_REQ_ADDR[15] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[15]
RX_REQ_ADDR[16] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[16]
RX_REQ_ADDR[17] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[17]
RX_REQ_ADDR[18] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[18]
RX_REQ_ADDR[19] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[19]
RX_REQ_ADDR[20] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[20]
RX_REQ_ADDR[21] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[21]
RX_REQ_ADDR[22] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[22]
RX_REQ_ADDR[23] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[23]
RX_REQ_ADDR[24] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[24]
RX_REQ_ADDR[25] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[25]
RX_REQ_ADDR[26] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[26]
RX_REQ_ADDR[27] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[27]
RX_REQ_ADDR[28] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[28]
RX_REQ_ADDR[29] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[29]
RX_REQ_ADDR[30] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[30]
RX_REQ_ADDR[31] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[31]
RX_REQ_ADDR[32] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[32]
RX_REQ_ADDR[33] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[33]
RX_REQ_ADDR[34] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[34]
RX_REQ_ADDR[35] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[35]
RX_REQ_ADDR[36] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[36]
RX_REQ_ADDR[37] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[37]
RX_REQ_ADDR[38] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[38]
RX_REQ_ADDR[39] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[39]
RX_REQ_ADDR[40] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[40]
RX_REQ_ADDR[41] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[41]
RX_REQ_ADDR[42] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[42]
RX_REQ_ADDR[43] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[43]
RX_REQ_ADDR[44] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[44]
RX_REQ_ADDR[45] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[45]
RX_REQ_ADDR[46] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[46]
RX_REQ_ADDR[47] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[47]
RX_REQ_ADDR[48] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[48]
RX_REQ_ADDR[49] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[49]
RX_REQ_ADDR[50] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[50]
RX_REQ_ADDR[51] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[51]
RX_REQ_ADDR[52] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[52]
RX_REQ_ADDR[53] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[53]
RX_REQ_ADDR[54] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[54]
RX_REQ_ADDR[55] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[55]
RX_REQ_ADDR[56] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[56]
RX_REQ_ADDR[57] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[57]
RX_REQ_ADDR[58] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[58]
RX_REQ_ADDR[59] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[59]
RX_REQ_ADDR[60] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[60]
RX_REQ_ADDR[61] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[61]
RX_REQ_ADDR[62] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[62]
RX_REQ_ADDR[63] <= rx_port_requester_mux:requesterMux.RX_REQ_ADDR[63]
RX_REQ_LEN[0] <= rx_port_requester_mux:requesterMux.RX_REQ_LEN[0]
RX_REQ_LEN[1] <= rx_port_requester_mux:requesterMux.RX_REQ_LEN[1]
RX_REQ_LEN[2] <= rx_port_requester_mux:requesterMux.RX_REQ_LEN[2]
RX_REQ_LEN[3] <= rx_port_requester_mux:requesterMux.RX_REQ_LEN[3]
RX_REQ_LEN[4] <= rx_port_requester_mux:requesterMux.RX_REQ_LEN[4]
RX_REQ_LEN[5] <= rx_port_requester_mux:requesterMux.RX_REQ_LEN[5]
RX_REQ_LEN[6] <= rx_port_requester_mux:requesterMux.RX_REQ_LEN[6]
RX_REQ_LEN[7] <= rx_port_requester_mux:requesterMux.RX_REQ_LEN[7]
RX_REQ_LEN[8] <= rx_port_requester_mux:requesterMux.RX_REQ_LEN[8]
RX_REQ_LEN[9] <= rx_port_requester_mux:requesterMux.RX_REQ_LEN[9]
MAIN_DATA[0] => fifo_packer_64:mainFifoPacker.DATA_IN[0]
MAIN_DATA[1] => fifo_packer_64:mainFifoPacker.DATA_IN[1]
MAIN_DATA[2] => fifo_packer_64:mainFifoPacker.DATA_IN[2]
MAIN_DATA[3] => fifo_packer_64:mainFifoPacker.DATA_IN[3]
MAIN_DATA[4] => fifo_packer_64:mainFifoPacker.DATA_IN[4]
MAIN_DATA[5] => fifo_packer_64:mainFifoPacker.DATA_IN[5]
MAIN_DATA[6] => fifo_packer_64:mainFifoPacker.DATA_IN[6]
MAIN_DATA[7] => fifo_packer_64:mainFifoPacker.DATA_IN[7]
MAIN_DATA[8] => fifo_packer_64:mainFifoPacker.DATA_IN[8]
MAIN_DATA[9] => fifo_packer_64:mainFifoPacker.DATA_IN[9]
MAIN_DATA[10] => fifo_packer_64:mainFifoPacker.DATA_IN[10]
MAIN_DATA[11] => fifo_packer_64:mainFifoPacker.DATA_IN[11]
MAIN_DATA[12] => fifo_packer_64:mainFifoPacker.DATA_IN[12]
MAIN_DATA[13] => fifo_packer_64:mainFifoPacker.DATA_IN[13]
MAIN_DATA[14] => fifo_packer_64:mainFifoPacker.DATA_IN[14]
MAIN_DATA[15] => fifo_packer_64:mainFifoPacker.DATA_IN[15]
MAIN_DATA[16] => fifo_packer_64:mainFifoPacker.DATA_IN[16]
MAIN_DATA[17] => fifo_packer_64:mainFifoPacker.DATA_IN[17]
MAIN_DATA[18] => fifo_packer_64:mainFifoPacker.DATA_IN[18]
MAIN_DATA[19] => fifo_packer_64:mainFifoPacker.DATA_IN[19]
MAIN_DATA[20] => fifo_packer_64:mainFifoPacker.DATA_IN[20]
MAIN_DATA[21] => fifo_packer_64:mainFifoPacker.DATA_IN[21]
MAIN_DATA[22] => fifo_packer_64:mainFifoPacker.DATA_IN[22]
MAIN_DATA[23] => fifo_packer_64:mainFifoPacker.DATA_IN[23]
MAIN_DATA[24] => fifo_packer_64:mainFifoPacker.DATA_IN[24]
MAIN_DATA[25] => fifo_packer_64:mainFifoPacker.DATA_IN[25]
MAIN_DATA[26] => fifo_packer_64:mainFifoPacker.DATA_IN[26]
MAIN_DATA[27] => fifo_packer_64:mainFifoPacker.DATA_IN[27]
MAIN_DATA[28] => fifo_packer_64:mainFifoPacker.DATA_IN[28]
MAIN_DATA[29] => fifo_packer_64:mainFifoPacker.DATA_IN[29]
MAIN_DATA[30] => fifo_packer_64:mainFifoPacker.DATA_IN[30]
MAIN_DATA[31] => fifo_packer_64:mainFifoPacker.DATA_IN[31]
MAIN_DATA[32] => fifo_packer_64:mainFifoPacker.DATA_IN[32]
MAIN_DATA[33] => fifo_packer_64:mainFifoPacker.DATA_IN[33]
MAIN_DATA[34] => fifo_packer_64:mainFifoPacker.DATA_IN[34]
MAIN_DATA[35] => fifo_packer_64:mainFifoPacker.DATA_IN[35]
MAIN_DATA[36] => fifo_packer_64:mainFifoPacker.DATA_IN[36]
MAIN_DATA[37] => fifo_packer_64:mainFifoPacker.DATA_IN[37]
MAIN_DATA[38] => fifo_packer_64:mainFifoPacker.DATA_IN[38]
MAIN_DATA[39] => fifo_packer_64:mainFifoPacker.DATA_IN[39]
MAIN_DATA[40] => fifo_packer_64:mainFifoPacker.DATA_IN[40]
MAIN_DATA[41] => fifo_packer_64:mainFifoPacker.DATA_IN[41]
MAIN_DATA[42] => fifo_packer_64:mainFifoPacker.DATA_IN[42]
MAIN_DATA[43] => fifo_packer_64:mainFifoPacker.DATA_IN[43]
MAIN_DATA[44] => fifo_packer_64:mainFifoPacker.DATA_IN[44]
MAIN_DATA[45] => fifo_packer_64:mainFifoPacker.DATA_IN[45]
MAIN_DATA[46] => fifo_packer_64:mainFifoPacker.DATA_IN[46]
MAIN_DATA[47] => fifo_packer_64:mainFifoPacker.DATA_IN[47]
MAIN_DATA[48] => fifo_packer_64:mainFifoPacker.DATA_IN[48]
MAIN_DATA[49] => fifo_packer_64:mainFifoPacker.DATA_IN[49]
MAIN_DATA[50] => fifo_packer_64:mainFifoPacker.DATA_IN[50]
MAIN_DATA[51] => fifo_packer_64:mainFifoPacker.DATA_IN[51]
MAIN_DATA[52] => fifo_packer_64:mainFifoPacker.DATA_IN[52]
MAIN_DATA[53] => fifo_packer_64:mainFifoPacker.DATA_IN[53]
MAIN_DATA[54] => fifo_packer_64:mainFifoPacker.DATA_IN[54]
MAIN_DATA[55] => fifo_packer_64:mainFifoPacker.DATA_IN[55]
MAIN_DATA[56] => fifo_packer_64:mainFifoPacker.DATA_IN[56]
MAIN_DATA[57] => fifo_packer_64:mainFifoPacker.DATA_IN[57]
MAIN_DATA[58] => fifo_packer_64:mainFifoPacker.DATA_IN[58]
MAIN_DATA[59] => fifo_packer_64:mainFifoPacker.DATA_IN[59]
MAIN_DATA[60] => fifo_packer_64:mainFifoPacker.DATA_IN[60]
MAIN_DATA[61] => fifo_packer_64:mainFifoPacker.DATA_IN[61]
MAIN_DATA[62] => fifo_packer_64:mainFifoPacker.DATA_IN[62]
MAIN_DATA[63] => fifo_packer_64:mainFifoPacker.DATA_IN[63]
MAIN_DATA_EN[0] => fifo_packer_64:mainFifoPacker.DATA_IN_EN[0]
MAIN_DATA_EN[0] => rx_port_reader:reader.RX_DATA_EN[0]
MAIN_DATA_EN[1] => fifo_packer_64:mainFifoPacker.DATA_IN_EN[1]
MAIN_DATA_EN[1] => rx_port_reader:reader.RX_DATA_EN[1]
MAIN_DONE => fifo_packer_64:mainFifoPacker.DATA_IN_DONE
MAIN_ERR => fifo_packer_64:mainFifoPacker.DATA_IN_ERR
SG_RX_DATA[0] => fifo_packer_64:sgRxFifoPacker.DATA_IN[0]
SG_RX_DATA[1] => fifo_packer_64:sgRxFifoPacker.DATA_IN[1]
SG_RX_DATA[2] => fifo_packer_64:sgRxFifoPacker.DATA_IN[2]
SG_RX_DATA[3] => fifo_packer_64:sgRxFifoPacker.DATA_IN[3]
SG_RX_DATA[4] => fifo_packer_64:sgRxFifoPacker.DATA_IN[4]
SG_RX_DATA[5] => fifo_packer_64:sgRxFifoPacker.DATA_IN[5]
SG_RX_DATA[6] => fifo_packer_64:sgRxFifoPacker.DATA_IN[6]
SG_RX_DATA[7] => fifo_packer_64:sgRxFifoPacker.DATA_IN[7]
SG_RX_DATA[8] => fifo_packer_64:sgRxFifoPacker.DATA_IN[8]
SG_RX_DATA[9] => fifo_packer_64:sgRxFifoPacker.DATA_IN[9]
SG_RX_DATA[10] => fifo_packer_64:sgRxFifoPacker.DATA_IN[10]
SG_RX_DATA[11] => fifo_packer_64:sgRxFifoPacker.DATA_IN[11]
SG_RX_DATA[12] => fifo_packer_64:sgRxFifoPacker.DATA_IN[12]
SG_RX_DATA[13] => fifo_packer_64:sgRxFifoPacker.DATA_IN[13]
SG_RX_DATA[14] => fifo_packer_64:sgRxFifoPacker.DATA_IN[14]
SG_RX_DATA[15] => fifo_packer_64:sgRxFifoPacker.DATA_IN[15]
SG_RX_DATA[16] => fifo_packer_64:sgRxFifoPacker.DATA_IN[16]
SG_RX_DATA[17] => fifo_packer_64:sgRxFifoPacker.DATA_IN[17]
SG_RX_DATA[18] => fifo_packer_64:sgRxFifoPacker.DATA_IN[18]
SG_RX_DATA[19] => fifo_packer_64:sgRxFifoPacker.DATA_IN[19]
SG_RX_DATA[20] => fifo_packer_64:sgRxFifoPacker.DATA_IN[20]
SG_RX_DATA[21] => fifo_packer_64:sgRxFifoPacker.DATA_IN[21]
SG_RX_DATA[22] => fifo_packer_64:sgRxFifoPacker.DATA_IN[22]
SG_RX_DATA[23] => fifo_packer_64:sgRxFifoPacker.DATA_IN[23]
SG_RX_DATA[24] => fifo_packer_64:sgRxFifoPacker.DATA_IN[24]
SG_RX_DATA[25] => fifo_packer_64:sgRxFifoPacker.DATA_IN[25]
SG_RX_DATA[26] => fifo_packer_64:sgRxFifoPacker.DATA_IN[26]
SG_RX_DATA[27] => fifo_packer_64:sgRxFifoPacker.DATA_IN[27]
SG_RX_DATA[28] => fifo_packer_64:sgRxFifoPacker.DATA_IN[28]
SG_RX_DATA[29] => fifo_packer_64:sgRxFifoPacker.DATA_IN[29]
SG_RX_DATA[30] => fifo_packer_64:sgRxFifoPacker.DATA_IN[30]
SG_RX_DATA[31] => fifo_packer_64:sgRxFifoPacker.DATA_IN[31]
SG_RX_DATA[32] => fifo_packer_64:sgRxFifoPacker.DATA_IN[32]
SG_RX_DATA[33] => fifo_packer_64:sgRxFifoPacker.DATA_IN[33]
SG_RX_DATA[34] => fifo_packer_64:sgRxFifoPacker.DATA_IN[34]
SG_RX_DATA[35] => fifo_packer_64:sgRxFifoPacker.DATA_IN[35]
SG_RX_DATA[36] => fifo_packer_64:sgRxFifoPacker.DATA_IN[36]
SG_RX_DATA[37] => fifo_packer_64:sgRxFifoPacker.DATA_IN[37]
SG_RX_DATA[38] => fifo_packer_64:sgRxFifoPacker.DATA_IN[38]
SG_RX_DATA[39] => fifo_packer_64:sgRxFifoPacker.DATA_IN[39]
SG_RX_DATA[40] => fifo_packer_64:sgRxFifoPacker.DATA_IN[40]
SG_RX_DATA[41] => fifo_packer_64:sgRxFifoPacker.DATA_IN[41]
SG_RX_DATA[42] => fifo_packer_64:sgRxFifoPacker.DATA_IN[42]
SG_RX_DATA[43] => fifo_packer_64:sgRxFifoPacker.DATA_IN[43]
SG_RX_DATA[44] => fifo_packer_64:sgRxFifoPacker.DATA_IN[44]
SG_RX_DATA[45] => fifo_packer_64:sgRxFifoPacker.DATA_IN[45]
SG_RX_DATA[46] => fifo_packer_64:sgRxFifoPacker.DATA_IN[46]
SG_RX_DATA[47] => fifo_packer_64:sgRxFifoPacker.DATA_IN[47]
SG_RX_DATA[48] => fifo_packer_64:sgRxFifoPacker.DATA_IN[48]
SG_RX_DATA[49] => fifo_packer_64:sgRxFifoPacker.DATA_IN[49]
SG_RX_DATA[50] => fifo_packer_64:sgRxFifoPacker.DATA_IN[50]
SG_RX_DATA[51] => fifo_packer_64:sgRxFifoPacker.DATA_IN[51]
SG_RX_DATA[52] => fifo_packer_64:sgRxFifoPacker.DATA_IN[52]
SG_RX_DATA[53] => fifo_packer_64:sgRxFifoPacker.DATA_IN[53]
SG_RX_DATA[54] => fifo_packer_64:sgRxFifoPacker.DATA_IN[54]
SG_RX_DATA[55] => fifo_packer_64:sgRxFifoPacker.DATA_IN[55]
SG_RX_DATA[56] => fifo_packer_64:sgRxFifoPacker.DATA_IN[56]
SG_RX_DATA[57] => fifo_packer_64:sgRxFifoPacker.DATA_IN[57]
SG_RX_DATA[58] => fifo_packer_64:sgRxFifoPacker.DATA_IN[58]
SG_RX_DATA[59] => fifo_packer_64:sgRxFifoPacker.DATA_IN[59]
SG_RX_DATA[60] => fifo_packer_64:sgRxFifoPacker.DATA_IN[60]
SG_RX_DATA[61] => fifo_packer_64:sgRxFifoPacker.DATA_IN[61]
SG_RX_DATA[62] => fifo_packer_64:sgRxFifoPacker.DATA_IN[62]
SG_RX_DATA[63] => fifo_packer_64:sgRxFifoPacker.DATA_IN[63]
SG_RX_DATA_EN[0] => fifo_packer_64:sgRxFifoPacker.DATA_IN_EN[0]
SG_RX_DATA_EN[1] => fifo_packer_64:sgRxFifoPacker.DATA_IN_EN[1]
SG_RX_DONE => fifo_packer_64:sgRxFifoPacker.DATA_IN_DONE
SG_RX_ERR => fifo_packer_64:sgRxFifoPacker.DATA_IN_ERR
SG_TX_DATA[0] => fifo_packer_64:sgTxFifoPacker.DATA_IN[0]
SG_TX_DATA[1] => fifo_packer_64:sgTxFifoPacker.DATA_IN[1]
SG_TX_DATA[2] => fifo_packer_64:sgTxFifoPacker.DATA_IN[2]
SG_TX_DATA[3] => fifo_packer_64:sgTxFifoPacker.DATA_IN[3]
SG_TX_DATA[4] => fifo_packer_64:sgTxFifoPacker.DATA_IN[4]
SG_TX_DATA[5] => fifo_packer_64:sgTxFifoPacker.DATA_IN[5]
SG_TX_DATA[6] => fifo_packer_64:sgTxFifoPacker.DATA_IN[6]
SG_TX_DATA[7] => fifo_packer_64:sgTxFifoPacker.DATA_IN[7]
SG_TX_DATA[8] => fifo_packer_64:sgTxFifoPacker.DATA_IN[8]
SG_TX_DATA[9] => fifo_packer_64:sgTxFifoPacker.DATA_IN[9]
SG_TX_DATA[10] => fifo_packer_64:sgTxFifoPacker.DATA_IN[10]
SG_TX_DATA[11] => fifo_packer_64:sgTxFifoPacker.DATA_IN[11]
SG_TX_DATA[12] => fifo_packer_64:sgTxFifoPacker.DATA_IN[12]
SG_TX_DATA[13] => fifo_packer_64:sgTxFifoPacker.DATA_IN[13]
SG_TX_DATA[14] => fifo_packer_64:sgTxFifoPacker.DATA_IN[14]
SG_TX_DATA[15] => fifo_packer_64:sgTxFifoPacker.DATA_IN[15]
SG_TX_DATA[16] => fifo_packer_64:sgTxFifoPacker.DATA_IN[16]
SG_TX_DATA[17] => fifo_packer_64:sgTxFifoPacker.DATA_IN[17]
SG_TX_DATA[18] => fifo_packer_64:sgTxFifoPacker.DATA_IN[18]
SG_TX_DATA[19] => fifo_packer_64:sgTxFifoPacker.DATA_IN[19]
SG_TX_DATA[20] => fifo_packer_64:sgTxFifoPacker.DATA_IN[20]
SG_TX_DATA[21] => fifo_packer_64:sgTxFifoPacker.DATA_IN[21]
SG_TX_DATA[22] => fifo_packer_64:sgTxFifoPacker.DATA_IN[22]
SG_TX_DATA[23] => fifo_packer_64:sgTxFifoPacker.DATA_IN[23]
SG_TX_DATA[24] => fifo_packer_64:sgTxFifoPacker.DATA_IN[24]
SG_TX_DATA[25] => fifo_packer_64:sgTxFifoPacker.DATA_IN[25]
SG_TX_DATA[26] => fifo_packer_64:sgTxFifoPacker.DATA_IN[26]
SG_TX_DATA[27] => fifo_packer_64:sgTxFifoPacker.DATA_IN[27]
SG_TX_DATA[28] => fifo_packer_64:sgTxFifoPacker.DATA_IN[28]
SG_TX_DATA[29] => fifo_packer_64:sgTxFifoPacker.DATA_IN[29]
SG_TX_DATA[30] => fifo_packer_64:sgTxFifoPacker.DATA_IN[30]
SG_TX_DATA[31] => fifo_packer_64:sgTxFifoPacker.DATA_IN[31]
SG_TX_DATA[32] => fifo_packer_64:sgTxFifoPacker.DATA_IN[32]
SG_TX_DATA[33] => fifo_packer_64:sgTxFifoPacker.DATA_IN[33]
SG_TX_DATA[34] => fifo_packer_64:sgTxFifoPacker.DATA_IN[34]
SG_TX_DATA[35] => fifo_packer_64:sgTxFifoPacker.DATA_IN[35]
SG_TX_DATA[36] => fifo_packer_64:sgTxFifoPacker.DATA_IN[36]
SG_TX_DATA[37] => fifo_packer_64:sgTxFifoPacker.DATA_IN[37]
SG_TX_DATA[38] => fifo_packer_64:sgTxFifoPacker.DATA_IN[38]
SG_TX_DATA[39] => fifo_packer_64:sgTxFifoPacker.DATA_IN[39]
SG_TX_DATA[40] => fifo_packer_64:sgTxFifoPacker.DATA_IN[40]
SG_TX_DATA[41] => fifo_packer_64:sgTxFifoPacker.DATA_IN[41]
SG_TX_DATA[42] => fifo_packer_64:sgTxFifoPacker.DATA_IN[42]
SG_TX_DATA[43] => fifo_packer_64:sgTxFifoPacker.DATA_IN[43]
SG_TX_DATA[44] => fifo_packer_64:sgTxFifoPacker.DATA_IN[44]
SG_TX_DATA[45] => fifo_packer_64:sgTxFifoPacker.DATA_IN[45]
SG_TX_DATA[46] => fifo_packer_64:sgTxFifoPacker.DATA_IN[46]
SG_TX_DATA[47] => fifo_packer_64:sgTxFifoPacker.DATA_IN[47]
SG_TX_DATA[48] => fifo_packer_64:sgTxFifoPacker.DATA_IN[48]
SG_TX_DATA[49] => fifo_packer_64:sgTxFifoPacker.DATA_IN[49]
SG_TX_DATA[50] => fifo_packer_64:sgTxFifoPacker.DATA_IN[50]
SG_TX_DATA[51] => fifo_packer_64:sgTxFifoPacker.DATA_IN[51]
SG_TX_DATA[52] => fifo_packer_64:sgTxFifoPacker.DATA_IN[52]
SG_TX_DATA[53] => fifo_packer_64:sgTxFifoPacker.DATA_IN[53]
SG_TX_DATA[54] => fifo_packer_64:sgTxFifoPacker.DATA_IN[54]
SG_TX_DATA[55] => fifo_packer_64:sgTxFifoPacker.DATA_IN[55]
SG_TX_DATA[56] => fifo_packer_64:sgTxFifoPacker.DATA_IN[56]
SG_TX_DATA[57] => fifo_packer_64:sgTxFifoPacker.DATA_IN[57]
SG_TX_DATA[58] => fifo_packer_64:sgTxFifoPacker.DATA_IN[58]
SG_TX_DATA[59] => fifo_packer_64:sgTxFifoPacker.DATA_IN[59]
SG_TX_DATA[60] => fifo_packer_64:sgTxFifoPacker.DATA_IN[60]
SG_TX_DATA[61] => fifo_packer_64:sgTxFifoPacker.DATA_IN[61]
SG_TX_DATA[62] => fifo_packer_64:sgTxFifoPacker.DATA_IN[62]
SG_TX_DATA[63] => fifo_packer_64:sgTxFifoPacker.DATA_IN[63]
SG_TX_DATA_EN[0] => fifo_packer_64:sgTxFifoPacker.DATA_IN_EN[0]
SG_TX_DATA_EN[1] => fifo_packer_64:sgTxFifoPacker.DATA_IN_EN[1]
SG_TX_DONE => fifo_packer_64:sgTxFifoPacker.DATA_IN_DONE
SG_TX_ERR => fifo_packer_64:sgTxFifoPacker.DATA_IN_ERR
CHNL_CLK => CHNL_CLK.IN1
CHNL_RX <= rx_port_channel_gate:gate.CHNL_RX
CHNL_RX_ACK => rx_port_channel_gate:gate.CHNL_RX_ACK
CHNL_RX_LAST <= rx_port_channel_gate:gate.CHNL_RX_LAST
CHNL_RX_LEN[0] <= rx_port_channel_gate:gate.CHNL_RX_LEN[0]
CHNL_RX_LEN[1] <= rx_port_channel_gate:gate.CHNL_RX_LEN[1]
CHNL_RX_LEN[2] <= rx_port_channel_gate:gate.CHNL_RX_LEN[2]
CHNL_RX_LEN[3] <= rx_port_channel_gate:gate.CHNL_RX_LEN[3]
CHNL_RX_LEN[4] <= rx_port_channel_gate:gate.CHNL_RX_LEN[4]
CHNL_RX_LEN[5] <= rx_port_channel_gate:gate.CHNL_RX_LEN[5]
CHNL_RX_LEN[6] <= rx_port_channel_gate:gate.CHNL_RX_LEN[6]
CHNL_RX_LEN[7] <= rx_port_channel_gate:gate.CHNL_RX_LEN[7]
CHNL_RX_LEN[8] <= rx_port_channel_gate:gate.CHNL_RX_LEN[8]
CHNL_RX_LEN[9] <= rx_port_channel_gate:gate.CHNL_RX_LEN[9]
CHNL_RX_LEN[10] <= rx_port_channel_gate:gate.CHNL_RX_LEN[10]
CHNL_RX_LEN[11] <= rx_port_channel_gate:gate.CHNL_RX_LEN[11]
CHNL_RX_LEN[12] <= rx_port_channel_gate:gate.CHNL_RX_LEN[12]
CHNL_RX_LEN[13] <= rx_port_channel_gate:gate.CHNL_RX_LEN[13]
CHNL_RX_LEN[14] <= rx_port_channel_gate:gate.CHNL_RX_LEN[14]
CHNL_RX_LEN[15] <= rx_port_channel_gate:gate.CHNL_RX_LEN[15]
CHNL_RX_LEN[16] <= rx_port_channel_gate:gate.CHNL_RX_LEN[16]
CHNL_RX_LEN[17] <= rx_port_channel_gate:gate.CHNL_RX_LEN[17]
CHNL_RX_LEN[18] <= rx_port_channel_gate:gate.CHNL_RX_LEN[18]
CHNL_RX_LEN[19] <= rx_port_channel_gate:gate.CHNL_RX_LEN[19]
CHNL_RX_LEN[20] <= rx_port_channel_gate:gate.CHNL_RX_LEN[20]
CHNL_RX_LEN[21] <= rx_port_channel_gate:gate.CHNL_RX_LEN[21]
CHNL_RX_LEN[22] <= rx_port_channel_gate:gate.CHNL_RX_LEN[22]
CHNL_RX_LEN[23] <= rx_port_channel_gate:gate.CHNL_RX_LEN[23]
CHNL_RX_LEN[24] <= rx_port_channel_gate:gate.CHNL_RX_LEN[24]
CHNL_RX_LEN[25] <= rx_port_channel_gate:gate.CHNL_RX_LEN[25]
CHNL_RX_LEN[26] <= rx_port_channel_gate:gate.CHNL_RX_LEN[26]
CHNL_RX_LEN[27] <= rx_port_channel_gate:gate.CHNL_RX_LEN[27]
CHNL_RX_LEN[28] <= rx_port_channel_gate:gate.CHNL_RX_LEN[28]
CHNL_RX_LEN[29] <= rx_port_channel_gate:gate.CHNL_RX_LEN[29]
CHNL_RX_LEN[30] <= rx_port_channel_gate:gate.CHNL_RX_LEN[30]
CHNL_RX_LEN[31] <= rx_port_channel_gate:gate.CHNL_RX_LEN[31]
CHNL_RX_OFF[0] <= rx_port_channel_gate:gate.CHNL_RX_OFF[0]
CHNL_RX_OFF[1] <= rx_port_channel_gate:gate.CHNL_RX_OFF[1]
CHNL_RX_OFF[2] <= rx_port_channel_gate:gate.CHNL_RX_OFF[2]
CHNL_RX_OFF[3] <= rx_port_channel_gate:gate.CHNL_RX_OFF[3]
CHNL_RX_OFF[4] <= rx_port_channel_gate:gate.CHNL_RX_OFF[4]
CHNL_RX_OFF[5] <= rx_port_channel_gate:gate.CHNL_RX_OFF[5]
CHNL_RX_OFF[6] <= rx_port_channel_gate:gate.CHNL_RX_OFF[6]
CHNL_RX_OFF[7] <= rx_port_channel_gate:gate.CHNL_RX_OFF[7]
CHNL_RX_OFF[8] <= rx_port_channel_gate:gate.CHNL_RX_OFF[8]
CHNL_RX_OFF[9] <= rx_port_channel_gate:gate.CHNL_RX_OFF[9]
CHNL_RX_OFF[10] <= rx_port_channel_gate:gate.CHNL_RX_OFF[10]
CHNL_RX_OFF[11] <= rx_port_channel_gate:gate.CHNL_RX_OFF[11]
CHNL_RX_OFF[12] <= rx_port_channel_gate:gate.CHNL_RX_OFF[12]
CHNL_RX_OFF[13] <= rx_port_channel_gate:gate.CHNL_RX_OFF[13]
CHNL_RX_OFF[14] <= rx_port_channel_gate:gate.CHNL_RX_OFF[14]
CHNL_RX_OFF[15] <= rx_port_channel_gate:gate.CHNL_RX_OFF[15]
CHNL_RX_OFF[16] <= rx_port_channel_gate:gate.CHNL_RX_OFF[16]
CHNL_RX_OFF[17] <= rx_port_channel_gate:gate.CHNL_RX_OFF[17]
CHNL_RX_OFF[18] <= rx_port_channel_gate:gate.CHNL_RX_OFF[18]
CHNL_RX_OFF[19] <= rx_port_channel_gate:gate.CHNL_RX_OFF[19]
CHNL_RX_OFF[20] <= rx_port_channel_gate:gate.CHNL_RX_OFF[20]
CHNL_RX_OFF[21] <= rx_port_channel_gate:gate.CHNL_RX_OFF[21]
CHNL_RX_OFF[22] <= rx_port_channel_gate:gate.CHNL_RX_OFF[22]
CHNL_RX_OFF[23] <= rx_port_channel_gate:gate.CHNL_RX_OFF[23]
CHNL_RX_OFF[24] <= rx_port_channel_gate:gate.CHNL_RX_OFF[24]
CHNL_RX_OFF[25] <= rx_port_channel_gate:gate.CHNL_RX_OFF[25]
CHNL_RX_OFF[26] <= rx_port_channel_gate:gate.CHNL_RX_OFF[26]
CHNL_RX_OFF[27] <= rx_port_channel_gate:gate.CHNL_RX_OFF[27]
CHNL_RX_OFF[28] <= rx_port_channel_gate:gate.CHNL_RX_OFF[28]
CHNL_RX_OFF[29] <= rx_port_channel_gate:gate.CHNL_RX_OFF[29]
CHNL_RX_OFF[30] <= rx_port_channel_gate:gate.CHNL_RX_OFF[30]
CHNL_RX_DATA[0] <= rx_port_channel_gate:gate.CHNL_RX_DATA[0]
CHNL_RX_DATA[1] <= rx_port_channel_gate:gate.CHNL_RX_DATA[1]
CHNL_RX_DATA[2] <= rx_port_channel_gate:gate.CHNL_RX_DATA[2]
CHNL_RX_DATA[3] <= rx_port_channel_gate:gate.CHNL_RX_DATA[3]
CHNL_RX_DATA[4] <= rx_port_channel_gate:gate.CHNL_RX_DATA[4]
CHNL_RX_DATA[5] <= rx_port_channel_gate:gate.CHNL_RX_DATA[5]
CHNL_RX_DATA[6] <= rx_port_channel_gate:gate.CHNL_RX_DATA[6]
CHNL_RX_DATA[7] <= rx_port_channel_gate:gate.CHNL_RX_DATA[7]
CHNL_RX_DATA[8] <= rx_port_channel_gate:gate.CHNL_RX_DATA[8]
CHNL_RX_DATA[9] <= rx_port_channel_gate:gate.CHNL_RX_DATA[9]
CHNL_RX_DATA[10] <= rx_port_channel_gate:gate.CHNL_RX_DATA[10]
CHNL_RX_DATA[11] <= rx_port_channel_gate:gate.CHNL_RX_DATA[11]
CHNL_RX_DATA[12] <= rx_port_channel_gate:gate.CHNL_RX_DATA[12]
CHNL_RX_DATA[13] <= rx_port_channel_gate:gate.CHNL_RX_DATA[13]
CHNL_RX_DATA[14] <= rx_port_channel_gate:gate.CHNL_RX_DATA[14]
CHNL_RX_DATA[15] <= rx_port_channel_gate:gate.CHNL_RX_DATA[15]
CHNL_RX_DATA[16] <= rx_port_channel_gate:gate.CHNL_RX_DATA[16]
CHNL_RX_DATA[17] <= rx_port_channel_gate:gate.CHNL_RX_DATA[17]
CHNL_RX_DATA[18] <= rx_port_channel_gate:gate.CHNL_RX_DATA[18]
CHNL_RX_DATA[19] <= rx_port_channel_gate:gate.CHNL_RX_DATA[19]
CHNL_RX_DATA[20] <= rx_port_channel_gate:gate.CHNL_RX_DATA[20]
CHNL_RX_DATA[21] <= rx_port_channel_gate:gate.CHNL_RX_DATA[21]
CHNL_RX_DATA[22] <= rx_port_channel_gate:gate.CHNL_RX_DATA[22]
CHNL_RX_DATA[23] <= rx_port_channel_gate:gate.CHNL_RX_DATA[23]
CHNL_RX_DATA[24] <= rx_port_channel_gate:gate.CHNL_RX_DATA[24]
CHNL_RX_DATA[25] <= rx_port_channel_gate:gate.CHNL_RX_DATA[25]
CHNL_RX_DATA[26] <= rx_port_channel_gate:gate.CHNL_RX_DATA[26]
CHNL_RX_DATA[27] <= rx_port_channel_gate:gate.CHNL_RX_DATA[27]
CHNL_RX_DATA[28] <= rx_port_channel_gate:gate.CHNL_RX_DATA[28]
CHNL_RX_DATA[29] <= rx_port_channel_gate:gate.CHNL_RX_DATA[29]
CHNL_RX_DATA[30] <= rx_port_channel_gate:gate.CHNL_RX_DATA[30]
CHNL_RX_DATA[31] <= rx_port_channel_gate:gate.CHNL_RX_DATA[31]
CHNL_RX_DATA[32] <= rx_port_channel_gate:gate.CHNL_RX_DATA[32]
CHNL_RX_DATA[33] <= rx_port_channel_gate:gate.CHNL_RX_DATA[33]
CHNL_RX_DATA[34] <= rx_port_channel_gate:gate.CHNL_RX_DATA[34]
CHNL_RX_DATA[35] <= rx_port_channel_gate:gate.CHNL_RX_DATA[35]
CHNL_RX_DATA[36] <= rx_port_channel_gate:gate.CHNL_RX_DATA[36]
CHNL_RX_DATA[37] <= rx_port_channel_gate:gate.CHNL_RX_DATA[37]
CHNL_RX_DATA[38] <= rx_port_channel_gate:gate.CHNL_RX_DATA[38]
CHNL_RX_DATA[39] <= rx_port_channel_gate:gate.CHNL_RX_DATA[39]
CHNL_RX_DATA[40] <= rx_port_channel_gate:gate.CHNL_RX_DATA[40]
CHNL_RX_DATA[41] <= rx_port_channel_gate:gate.CHNL_RX_DATA[41]
CHNL_RX_DATA[42] <= rx_port_channel_gate:gate.CHNL_RX_DATA[42]
CHNL_RX_DATA[43] <= rx_port_channel_gate:gate.CHNL_RX_DATA[43]
CHNL_RX_DATA[44] <= rx_port_channel_gate:gate.CHNL_RX_DATA[44]
CHNL_RX_DATA[45] <= rx_port_channel_gate:gate.CHNL_RX_DATA[45]
CHNL_RX_DATA[46] <= rx_port_channel_gate:gate.CHNL_RX_DATA[46]
CHNL_RX_DATA[47] <= rx_port_channel_gate:gate.CHNL_RX_DATA[47]
CHNL_RX_DATA[48] <= rx_port_channel_gate:gate.CHNL_RX_DATA[48]
CHNL_RX_DATA[49] <= rx_port_channel_gate:gate.CHNL_RX_DATA[49]
CHNL_RX_DATA[50] <= rx_port_channel_gate:gate.CHNL_RX_DATA[50]
CHNL_RX_DATA[51] <= rx_port_channel_gate:gate.CHNL_RX_DATA[51]
CHNL_RX_DATA[52] <= rx_port_channel_gate:gate.CHNL_RX_DATA[52]
CHNL_RX_DATA[53] <= rx_port_channel_gate:gate.CHNL_RX_DATA[53]
CHNL_RX_DATA[54] <= rx_port_channel_gate:gate.CHNL_RX_DATA[54]
CHNL_RX_DATA[55] <= rx_port_channel_gate:gate.CHNL_RX_DATA[55]
CHNL_RX_DATA[56] <= rx_port_channel_gate:gate.CHNL_RX_DATA[56]
CHNL_RX_DATA[57] <= rx_port_channel_gate:gate.CHNL_RX_DATA[57]
CHNL_RX_DATA[58] <= rx_port_channel_gate:gate.CHNL_RX_DATA[58]
CHNL_RX_DATA[59] <= rx_port_channel_gate:gate.CHNL_RX_DATA[59]
CHNL_RX_DATA[60] <= rx_port_channel_gate:gate.CHNL_RX_DATA[60]
CHNL_RX_DATA[61] <= rx_port_channel_gate:gate.CHNL_RX_DATA[61]
CHNL_RX_DATA[62] <= rx_port_channel_gate:gate.CHNL_RX_DATA[62]
CHNL_RX_DATA[63] <= rx_port_channel_gate:gate.CHNL_RX_DATA[63]
CHNL_RX_DATA_VALID <= rx_port_channel_gate:gate.CHNL_RX_DATA_VALID
CHNL_RX_DATA_REN => rx_port_channel_gate:gate.CHNL_RX_DATA_REN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker
CLK => rDataMaskedEn[0].CLK
CLK => rDataMaskedEn[1].CLK
CLK => rDataMasked[0].CLK
CLK => rDataMasked[1].CLK
CLK => rDataMasked[2].CLK
CLK => rDataMasked[3].CLK
CLK => rDataMasked[4].CLK
CLK => rDataMasked[5].CLK
CLK => rDataMasked[6].CLK
CLK => rDataMasked[7].CLK
CLK => rDataMasked[8].CLK
CLK => rDataMasked[9].CLK
CLK => rDataMasked[10].CLK
CLK => rDataMasked[11].CLK
CLK => rDataMasked[12].CLK
CLK => rDataMasked[13].CLK
CLK => rDataMasked[14].CLK
CLK => rDataMasked[15].CLK
CLK => rDataMasked[16].CLK
CLK => rDataMasked[17].CLK
CLK => rDataMasked[18].CLK
CLK => rDataMasked[19].CLK
CLK => rDataMasked[20].CLK
CLK => rDataMasked[21].CLK
CLK => rDataMasked[22].CLK
CLK => rDataMasked[23].CLK
CLK => rDataMasked[24].CLK
CLK => rDataMasked[25].CLK
CLK => rDataMasked[26].CLK
CLK => rDataMasked[27].CLK
CLK => rDataMasked[28].CLK
CLK => rDataMasked[29].CLK
CLK => rDataMasked[30].CLK
CLK => rDataMasked[31].CLK
CLK => rDataMasked[32].CLK
CLK => rDataMasked[33].CLK
CLK => rDataMasked[34].CLK
CLK => rDataMasked[35].CLK
CLK => rDataMasked[36].CLK
CLK => rDataMasked[37].CLK
CLK => rDataMasked[38].CLK
CLK => rDataMasked[39].CLK
CLK => rDataMasked[40].CLK
CLK => rDataMasked[41].CLK
CLK => rDataMasked[42].CLK
CLK => rDataMasked[43].CLK
CLK => rDataMasked[44].CLK
CLK => rDataMasked[45].CLK
CLK => rDataMasked[46].CLK
CLK => rDataMasked[47].CLK
CLK => rDataMasked[48].CLK
CLK => rDataMasked[49].CLK
CLK => rDataMasked[50].CLK
CLK => rDataMasked[51].CLK
CLK => rDataMasked[52].CLK
CLK => rDataMasked[53].CLK
CLK => rDataMasked[54].CLK
CLK => rDataMasked[55].CLK
CLK => rDataMasked[56].CLK
CLK => rDataMasked[57].CLK
CLK => rDataMasked[58].CLK
CLK => rDataMasked[59].CLK
CLK => rDataMasked[60].CLK
CLK => rDataMasked[61].CLK
CLK => rDataMasked[62].CLK
CLK => rDataMasked[63].CLK
CLK => rDataInEn[0].CLK
CLK => rDataInEn[1].CLK
CLK => rDataIn[0].CLK
CLK => rDataIn[1].CLK
CLK => rDataIn[2].CLK
CLK => rDataIn[3].CLK
CLK => rDataIn[4].CLK
CLK => rDataIn[5].CLK
CLK => rDataIn[6].CLK
CLK => rDataIn[7].CLK
CLK => rDataIn[8].CLK
CLK => rDataIn[9].CLK
CLK => rDataIn[10].CLK
CLK => rDataIn[11].CLK
CLK => rDataIn[12].CLK
CLK => rDataIn[13].CLK
CLK => rDataIn[14].CLK
CLK => rDataIn[15].CLK
CLK => rDataIn[16].CLK
CLK => rDataIn[17].CLK
CLK => rDataIn[18].CLK
CLK => rDataIn[19].CLK
CLK => rDataIn[20].CLK
CLK => rDataIn[21].CLK
CLK => rDataIn[22].CLK
CLK => rDataIn[23].CLK
CLK => rDataIn[24].CLK
CLK => rDataIn[25].CLK
CLK => rDataIn[26].CLK
CLK => rDataIn[27].CLK
CLK => rDataIn[28].CLK
CLK => rDataIn[29].CLK
CLK => rDataIn[30].CLK
CLK => rDataIn[31].CLK
CLK => rDataIn[32].CLK
CLK => rDataIn[33].CLK
CLK => rDataIn[34].CLK
CLK => rDataIn[35].CLK
CLK => rDataIn[36].CLK
CLK => rDataIn[37].CLK
CLK => rDataIn[38].CLK
CLK => rDataIn[39].CLK
CLK => rDataIn[40].CLK
CLK => rDataIn[41].CLK
CLK => rDataIn[42].CLK
CLK => rDataIn[43].CLK
CLK => rDataIn[44].CLK
CLK => rDataIn[45].CLK
CLK => rDataIn[46].CLK
CLK => rDataIn[47].CLK
CLK => rDataIn[48].CLK
CLK => rDataIn[49].CLK
CLK => rDataIn[50].CLK
CLK => rDataIn[51].CLK
CLK => rDataIn[52].CLK
CLK => rDataIn[53].CLK
CLK => rDataIn[54].CLK
CLK => rDataIn[55].CLK
CLK => rDataIn[56].CLK
CLK => rDataIn[57].CLK
CLK => rDataIn[58].CLK
CLK => rDataIn[59].CLK
CLK => rDataIn[60].CLK
CLK => rDataIn[61].CLK
CLK => rDataIn[62].CLK
CLK => rDataIn[63].CLK
CLK => rPackedData[0].CLK
CLK => rPackedData[1].CLK
CLK => rPackedData[2].CLK
CLK => rPackedData[3].CLK
CLK => rPackedData[4].CLK
CLK => rPackedData[5].CLK
CLK => rPackedData[6].CLK
CLK => rPackedData[7].CLK
CLK => rPackedData[8].CLK
CLK => rPackedData[9].CLK
CLK => rPackedData[10].CLK
CLK => rPackedData[11].CLK
CLK => rPackedData[12].CLK
CLK => rPackedData[13].CLK
CLK => rPackedData[14].CLK
CLK => rPackedData[15].CLK
CLK => rPackedData[16].CLK
CLK => rPackedData[17].CLK
CLK => rPackedData[18].CLK
CLK => rPackedData[19].CLK
CLK => rPackedData[20].CLK
CLK => rPackedData[21].CLK
CLK => rPackedData[22].CLK
CLK => rPackedData[23].CLK
CLK => rPackedData[24].CLK
CLK => rPackedData[25].CLK
CLK => rPackedData[26].CLK
CLK => rPackedData[27].CLK
CLK => rPackedData[28].CLK
CLK => rPackedData[29].CLK
CLK => rPackedData[30].CLK
CLK => rPackedData[31].CLK
CLK => rPackedData[32].CLK
CLK => rPackedData[33].CLK
CLK => rPackedData[34].CLK
CLK => rPackedData[35].CLK
CLK => rPackedData[36].CLK
CLK => rPackedData[37].CLK
CLK => rPackedData[38].CLK
CLK => rPackedData[39].CLK
CLK => rPackedData[40].CLK
CLK => rPackedData[41].CLK
CLK => rPackedData[42].CLK
CLK => rPackedData[43].CLK
CLK => rPackedData[44].CLK
CLK => rPackedData[45].CLK
CLK => rPackedData[46].CLK
CLK => rPackedData[47].CLK
CLK => rPackedData[48].CLK
CLK => rPackedData[49].CLK
CLK => rPackedData[50].CLK
CLK => rPackedData[51].CLK
CLK => rPackedData[52].CLK
CLK => rPackedData[53].CLK
CLK => rPackedData[54].CLK
CLK => rPackedData[55].CLK
CLK => rPackedData[56].CLK
CLK => rPackedData[57].CLK
CLK => rPackedData[58].CLK
CLK => rPackedData[59].CLK
CLK => rPackedData[60].CLK
CLK => rPackedData[61].CLK
CLK => rPackedData[62].CLK
CLK => rPackedData[63].CLK
CLK => rPackedData[64].CLK
CLK => rPackedData[65].CLK
CLK => rPackedData[66].CLK
CLK => rPackedData[67].CLK
CLK => rPackedData[68].CLK
CLK => rPackedData[69].CLK
CLK => rPackedData[70].CLK
CLK => rPackedData[71].CLK
CLK => rPackedData[72].CLK
CLK => rPackedData[73].CLK
CLK => rPackedData[74].CLK
CLK => rPackedData[75].CLK
CLK => rPackedData[76].CLK
CLK => rPackedData[77].CLK
CLK => rPackedData[78].CLK
CLK => rPackedData[79].CLK
CLK => rPackedData[80].CLK
CLK => rPackedData[81].CLK
CLK => rPackedData[82].CLK
CLK => rPackedData[83].CLK
CLK => rPackedData[84].CLK
CLK => rPackedData[85].CLK
CLK => rPackedData[86].CLK
CLK => rPackedData[87].CLK
CLK => rPackedData[88].CLK
CLK => rPackedData[89].CLK
CLK => rPackedData[90].CLK
CLK => rPackedData[91].CLK
CLK => rPackedData[92].CLK
CLK => rPackedData[93].CLK
CLK => rPackedData[94].CLK
CLK => rPackedData[95].CLK
CLK => rPackedFlushed.CLK
CLK => rPackedFlush.CLK
CLK => rPackedErr.CLK
CLK => rPackedDone.CLK
CLK => rPackedCount[0].CLK
CLK => rPackedCount[1].CLK
RST => rPackedCount.OUTPUTSELECT
RST => rPackedCount.OUTPUTSELECT
RST => rPackedDone.OUTPUTSELECT
RST => rPackedErr.OUTPUTSELECT
RST => rPackedFlush.OUTPUTSELECT
RST => rPackedFlushed.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rDataInEn.OUTPUTSELECT
RST => rDataInEn.OUTPUTSELECT
RST => rDataMaskedEn.OUTPUTSELECT
RST => rDataMaskedEn.OUTPUTSELECT
DATA_IN[0] => rDataIn[0].DATAIN
DATA_IN[1] => rDataIn[1].DATAIN
DATA_IN[2] => rDataIn[2].DATAIN
DATA_IN[3] => rDataIn[3].DATAIN
DATA_IN[4] => rDataIn[4].DATAIN
DATA_IN[5] => rDataIn[5].DATAIN
DATA_IN[6] => rDataIn[6].DATAIN
DATA_IN[7] => rDataIn[7].DATAIN
DATA_IN[8] => rDataIn[8].DATAIN
DATA_IN[9] => rDataIn[9].DATAIN
DATA_IN[10] => rDataIn[10].DATAIN
DATA_IN[11] => rDataIn[11].DATAIN
DATA_IN[12] => rDataIn[12].DATAIN
DATA_IN[13] => rDataIn[13].DATAIN
DATA_IN[14] => rDataIn[14].DATAIN
DATA_IN[15] => rDataIn[15].DATAIN
DATA_IN[16] => rDataIn[16].DATAIN
DATA_IN[17] => rDataIn[17].DATAIN
DATA_IN[18] => rDataIn[18].DATAIN
DATA_IN[19] => rDataIn[19].DATAIN
DATA_IN[20] => rDataIn[20].DATAIN
DATA_IN[21] => rDataIn[21].DATAIN
DATA_IN[22] => rDataIn[22].DATAIN
DATA_IN[23] => rDataIn[23].DATAIN
DATA_IN[24] => rDataIn[24].DATAIN
DATA_IN[25] => rDataIn[25].DATAIN
DATA_IN[26] => rDataIn[26].DATAIN
DATA_IN[27] => rDataIn[27].DATAIN
DATA_IN[28] => rDataIn[28].DATAIN
DATA_IN[29] => rDataIn[29].DATAIN
DATA_IN[30] => rDataIn[30].DATAIN
DATA_IN[31] => rDataIn[31].DATAIN
DATA_IN[32] => rDataIn[32].DATAIN
DATA_IN[33] => rDataIn[33].DATAIN
DATA_IN[34] => rDataIn[34].DATAIN
DATA_IN[35] => rDataIn[35].DATAIN
DATA_IN[36] => rDataIn[36].DATAIN
DATA_IN[37] => rDataIn[37].DATAIN
DATA_IN[38] => rDataIn[38].DATAIN
DATA_IN[39] => rDataIn[39].DATAIN
DATA_IN[40] => rDataIn[40].DATAIN
DATA_IN[41] => rDataIn[41].DATAIN
DATA_IN[42] => rDataIn[42].DATAIN
DATA_IN[43] => rDataIn[43].DATAIN
DATA_IN[44] => rDataIn[44].DATAIN
DATA_IN[45] => rDataIn[45].DATAIN
DATA_IN[46] => rDataIn[46].DATAIN
DATA_IN[47] => rDataIn[47].DATAIN
DATA_IN[48] => rDataIn[48].DATAIN
DATA_IN[49] => rDataIn[49].DATAIN
DATA_IN[50] => rDataIn[50].DATAIN
DATA_IN[51] => rDataIn[51].DATAIN
DATA_IN[52] => rDataIn[52].DATAIN
DATA_IN[53] => rDataIn[53].DATAIN
DATA_IN[54] => rDataIn[54].DATAIN
DATA_IN[55] => rDataIn[55].DATAIN
DATA_IN[56] => rDataIn[56].DATAIN
DATA_IN[57] => rDataIn[57].DATAIN
DATA_IN[58] => rDataIn[58].DATAIN
DATA_IN[59] => rDataIn[59].DATAIN
DATA_IN[60] => rDataIn[60].DATAIN
DATA_IN[61] => rDataIn[61].DATAIN
DATA_IN[62] => rDataIn[62].DATAIN
DATA_IN[63] => rDataIn[63].DATAIN
DATA_IN_EN[0] => rDataInEn.DATAA
DATA_IN_EN[1] => rDataInEn.DATAA
DATA_IN_DONE => rPackedDone.DATAA
DATA_IN_ERR => rPackedErr.DATAA
DATA_IN_FLUSH => rPackedFlush.DATAA
PACKED_DATA[0] <= rPackedData[0].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[1] <= rPackedData[1].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[2] <= rPackedData[2].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[3] <= rPackedData[3].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[4] <= rPackedData[4].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[5] <= rPackedData[5].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[6] <= rPackedData[6].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[7] <= rPackedData[7].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[8] <= rPackedData[8].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[9] <= rPackedData[9].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[10] <= rPackedData[10].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[11] <= rPackedData[11].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[12] <= rPackedData[12].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[13] <= rPackedData[13].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[14] <= rPackedData[14].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[15] <= rPackedData[15].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[16] <= rPackedData[16].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[17] <= rPackedData[17].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[18] <= rPackedData[18].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[19] <= rPackedData[19].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[20] <= rPackedData[20].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[21] <= rPackedData[21].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[22] <= rPackedData[22].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[23] <= rPackedData[23].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[24] <= rPackedData[24].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[25] <= rPackedData[25].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[26] <= rPackedData[26].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[27] <= rPackedData[27].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[28] <= rPackedData[28].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[29] <= rPackedData[29].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[30] <= rPackedData[30].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[31] <= rPackedData[31].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[32] <= rPackedData[32].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[33] <= rPackedData[33].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[34] <= rPackedData[34].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[35] <= rPackedData[35].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[36] <= rPackedData[36].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[37] <= rPackedData[37].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[38] <= rPackedData[38].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[39] <= rPackedData[39].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[40] <= rPackedData[40].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[41] <= rPackedData[41].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[42] <= rPackedData[42].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[43] <= rPackedData[43].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[44] <= rPackedData[44].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[45] <= rPackedData[45].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[46] <= rPackedData[46].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[47] <= rPackedData[47].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[48] <= rPackedData[48].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[49] <= rPackedData[49].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[50] <= rPackedData[50].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[51] <= rPackedData[51].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[52] <= rPackedData[52].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[53] <= rPackedData[53].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[54] <= rPackedData[54].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[55] <= rPackedData[55].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[56] <= rPackedData[56].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[57] <= rPackedData[57].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[58] <= rPackedData[58].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[59] <= rPackedData[59].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[60] <= rPackedData[60].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[61] <= rPackedData[61].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[62] <= rPackedData[62].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[63] <= rPackedData[63].DB_MAX_OUTPUT_PORT_TYPE
PACKED_WEN <= rPackedCount[1].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA_DONE <= rPackedDone.DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA_ERR <= rPackedErr.DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA_FLUSHED <= rPackedFlushed.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker
CLK => rDataMaskedEn[0].CLK
CLK => rDataMaskedEn[1].CLK
CLK => rDataMasked[0].CLK
CLK => rDataMasked[1].CLK
CLK => rDataMasked[2].CLK
CLK => rDataMasked[3].CLK
CLK => rDataMasked[4].CLK
CLK => rDataMasked[5].CLK
CLK => rDataMasked[6].CLK
CLK => rDataMasked[7].CLK
CLK => rDataMasked[8].CLK
CLK => rDataMasked[9].CLK
CLK => rDataMasked[10].CLK
CLK => rDataMasked[11].CLK
CLK => rDataMasked[12].CLK
CLK => rDataMasked[13].CLK
CLK => rDataMasked[14].CLK
CLK => rDataMasked[15].CLK
CLK => rDataMasked[16].CLK
CLK => rDataMasked[17].CLK
CLK => rDataMasked[18].CLK
CLK => rDataMasked[19].CLK
CLK => rDataMasked[20].CLK
CLK => rDataMasked[21].CLK
CLK => rDataMasked[22].CLK
CLK => rDataMasked[23].CLK
CLK => rDataMasked[24].CLK
CLK => rDataMasked[25].CLK
CLK => rDataMasked[26].CLK
CLK => rDataMasked[27].CLK
CLK => rDataMasked[28].CLK
CLK => rDataMasked[29].CLK
CLK => rDataMasked[30].CLK
CLK => rDataMasked[31].CLK
CLK => rDataMasked[32].CLK
CLK => rDataMasked[33].CLK
CLK => rDataMasked[34].CLK
CLK => rDataMasked[35].CLK
CLK => rDataMasked[36].CLK
CLK => rDataMasked[37].CLK
CLK => rDataMasked[38].CLK
CLK => rDataMasked[39].CLK
CLK => rDataMasked[40].CLK
CLK => rDataMasked[41].CLK
CLK => rDataMasked[42].CLK
CLK => rDataMasked[43].CLK
CLK => rDataMasked[44].CLK
CLK => rDataMasked[45].CLK
CLK => rDataMasked[46].CLK
CLK => rDataMasked[47].CLK
CLK => rDataMasked[48].CLK
CLK => rDataMasked[49].CLK
CLK => rDataMasked[50].CLK
CLK => rDataMasked[51].CLK
CLK => rDataMasked[52].CLK
CLK => rDataMasked[53].CLK
CLK => rDataMasked[54].CLK
CLK => rDataMasked[55].CLK
CLK => rDataMasked[56].CLK
CLK => rDataMasked[57].CLK
CLK => rDataMasked[58].CLK
CLK => rDataMasked[59].CLK
CLK => rDataMasked[60].CLK
CLK => rDataMasked[61].CLK
CLK => rDataMasked[62].CLK
CLK => rDataMasked[63].CLK
CLK => rDataInEn[0].CLK
CLK => rDataInEn[1].CLK
CLK => rDataIn[0].CLK
CLK => rDataIn[1].CLK
CLK => rDataIn[2].CLK
CLK => rDataIn[3].CLK
CLK => rDataIn[4].CLK
CLK => rDataIn[5].CLK
CLK => rDataIn[6].CLK
CLK => rDataIn[7].CLK
CLK => rDataIn[8].CLK
CLK => rDataIn[9].CLK
CLK => rDataIn[10].CLK
CLK => rDataIn[11].CLK
CLK => rDataIn[12].CLK
CLK => rDataIn[13].CLK
CLK => rDataIn[14].CLK
CLK => rDataIn[15].CLK
CLK => rDataIn[16].CLK
CLK => rDataIn[17].CLK
CLK => rDataIn[18].CLK
CLK => rDataIn[19].CLK
CLK => rDataIn[20].CLK
CLK => rDataIn[21].CLK
CLK => rDataIn[22].CLK
CLK => rDataIn[23].CLK
CLK => rDataIn[24].CLK
CLK => rDataIn[25].CLK
CLK => rDataIn[26].CLK
CLK => rDataIn[27].CLK
CLK => rDataIn[28].CLK
CLK => rDataIn[29].CLK
CLK => rDataIn[30].CLK
CLK => rDataIn[31].CLK
CLK => rDataIn[32].CLK
CLK => rDataIn[33].CLK
CLK => rDataIn[34].CLK
CLK => rDataIn[35].CLK
CLK => rDataIn[36].CLK
CLK => rDataIn[37].CLK
CLK => rDataIn[38].CLK
CLK => rDataIn[39].CLK
CLK => rDataIn[40].CLK
CLK => rDataIn[41].CLK
CLK => rDataIn[42].CLK
CLK => rDataIn[43].CLK
CLK => rDataIn[44].CLK
CLK => rDataIn[45].CLK
CLK => rDataIn[46].CLK
CLK => rDataIn[47].CLK
CLK => rDataIn[48].CLK
CLK => rDataIn[49].CLK
CLK => rDataIn[50].CLK
CLK => rDataIn[51].CLK
CLK => rDataIn[52].CLK
CLK => rDataIn[53].CLK
CLK => rDataIn[54].CLK
CLK => rDataIn[55].CLK
CLK => rDataIn[56].CLK
CLK => rDataIn[57].CLK
CLK => rDataIn[58].CLK
CLK => rDataIn[59].CLK
CLK => rDataIn[60].CLK
CLK => rDataIn[61].CLK
CLK => rDataIn[62].CLK
CLK => rDataIn[63].CLK
CLK => rPackedData[0].CLK
CLK => rPackedData[1].CLK
CLK => rPackedData[2].CLK
CLK => rPackedData[3].CLK
CLK => rPackedData[4].CLK
CLK => rPackedData[5].CLK
CLK => rPackedData[6].CLK
CLK => rPackedData[7].CLK
CLK => rPackedData[8].CLK
CLK => rPackedData[9].CLK
CLK => rPackedData[10].CLK
CLK => rPackedData[11].CLK
CLK => rPackedData[12].CLK
CLK => rPackedData[13].CLK
CLK => rPackedData[14].CLK
CLK => rPackedData[15].CLK
CLK => rPackedData[16].CLK
CLK => rPackedData[17].CLK
CLK => rPackedData[18].CLK
CLK => rPackedData[19].CLK
CLK => rPackedData[20].CLK
CLK => rPackedData[21].CLK
CLK => rPackedData[22].CLK
CLK => rPackedData[23].CLK
CLK => rPackedData[24].CLK
CLK => rPackedData[25].CLK
CLK => rPackedData[26].CLK
CLK => rPackedData[27].CLK
CLK => rPackedData[28].CLK
CLK => rPackedData[29].CLK
CLK => rPackedData[30].CLK
CLK => rPackedData[31].CLK
CLK => rPackedData[32].CLK
CLK => rPackedData[33].CLK
CLK => rPackedData[34].CLK
CLK => rPackedData[35].CLK
CLK => rPackedData[36].CLK
CLK => rPackedData[37].CLK
CLK => rPackedData[38].CLK
CLK => rPackedData[39].CLK
CLK => rPackedData[40].CLK
CLK => rPackedData[41].CLK
CLK => rPackedData[42].CLK
CLK => rPackedData[43].CLK
CLK => rPackedData[44].CLK
CLK => rPackedData[45].CLK
CLK => rPackedData[46].CLK
CLK => rPackedData[47].CLK
CLK => rPackedData[48].CLK
CLK => rPackedData[49].CLK
CLK => rPackedData[50].CLK
CLK => rPackedData[51].CLK
CLK => rPackedData[52].CLK
CLK => rPackedData[53].CLK
CLK => rPackedData[54].CLK
CLK => rPackedData[55].CLK
CLK => rPackedData[56].CLK
CLK => rPackedData[57].CLK
CLK => rPackedData[58].CLK
CLK => rPackedData[59].CLK
CLK => rPackedData[60].CLK
CLK => rPackedData[61].CLK
CLK => rPackedData[62].CLK
CLK => rPackedData[63].CLK
CLK => rPackedData[64].CLK
CLK => rPackedData[65].CLK
CLK => rPackedData[66].CLK
CLK => rPackedData[67].CLK
CLK => rPackedData[68].CLK
CLK => rPackedData[69].CLK
CLK => rPackedData[70].CLK
CLK => rPackedData[71].CLK
CLK => rPackedData[72].CLK
CLK => rPackedData[73].CLK
CLK => rPackedData[74].CLK
CLK => rPackedData[75].CLK
CLK => rPackedData[76].CLK
CLK => rPackedData[77].CLK
CLK => rPackedData[78].CLK
CLK => rPackedData[79].CLK
CLK => rPackedData[80].CLK
CLK => rPackedData[81].CLK
CLK => rPackedData[82].CLK
CLK => rPackedData[83].CLK
CLK => rPackedData[84].CLK
CLK => rPackedData[85].CLK
CLK => rPackedData[86].CLK
CLK => rPackedData[87].CLK
CLK => rPackedData[88].CLK
CLK => rPackedData[89].CLK
CLK => rPackedData[90].CLK
CLK => rPackedData[91].CLK
CLK => rPackedData[92].CLK
CLK => rPackedData[93].CLK
CLK => rPackedData[94].CLK
CLK => rPackedData[95].CLK
CLK => rPackedFlushed.CLK
CLK => rPackedFlush.CLK
CLK => rPackedErr.CLK
CLK => rPackedDone.CLK
CLK => rPackedCount[0].CLK
CLK => rPackedCount[1].CLK
RST => rPackedCount.OUTPUTSELECT
RST => rPackedCount.OUTPUTSELECT
RST => rPackedDone.OUTPUTSELECT
RST => rPackedErr.OUTPUTSELECT
RST => rPackedFlush.OUTPUTSELECT
RST => rPackedFlushed.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rDataInEn.OUTPUTSELECT
RST => rDataInEn.OUTPUTSELECT
RST => rDataMaskedEn.OUTPUTSELECT
RST => rDataMaskedEn.OUTPUTSELECT
DATA_IN[0] => rDataIn[0].DATAIN
DATA_IN[1] => rDataIn[1].DATAIN
DATA_IN[2] => rDataIn[2].DATAIN
DATA_IN[3] => rDataIn[3].DATAIN
DATA_IN[4] => rDataIn[4].DATAIN
DATA_IN[5] => rDataIn[5].DATAIN
DATA_IN[6] => rDataIn[6].DATAIN
DATA_IN[7] => rDataIn[7].DATAIN
DATA_IN[8] => rDataIn[8].DATAIN
DATA_IN[9] => rDataIn[9].DATAIN
DATA_IN[10] => rDataIn[10].DATAIN
DATA_IN[11] => rDataIn[11].DATAIN
DATA_IN[12] => rDataIn[12].DATAIN
DATA_IN[13] => rDataIn[13].DATAIN
DATA_IN[14] => rDataIn[14].DATAIN
DATA_IN[15] => rDataIn[15].DATAIN
DATA_IN[16] => rDataIn[16].DATAIN
DATA_IN[17] => rDataIn[17].DATAIN
DATA_IN[18] => rDataIn[18].DATAIN
DATA_IN[19] => rDataIn[19].DATAIN
DATA_IN[20] => rDataIn[20].DATAIN
DATA_IN[21] => rDataIn[21].DATAIN
DATA_IN[22] => rDataIn[22].DATAIN
DATA_IN[23] => rDataIn[23].DATAIN
DATA_IN[24] => rDataIn[24].DATAIN
DATA_IN[25] => rDataIn[25].DATAIN
DATA_IN[26] => rDataIn[26].DATAIN
DATA_IN[27] => rDataIn[27].DATAIN
DATA_IN[28] => rDataIn[28].DATAIN
DATA_IN[29] => rDataIn[29].DATAIN
DATA_IN[30] => rDataIn[30].DATAIN
DATA_IN[31] => rDataIn[31].DATAIN
DATA_IN[32] => rDataIn[32].DATAIN
DATA_IN[33] => rDataIn[33].DATAIN
DATA_IN[34] => rDataIn[34].DATAIN
DATA_IN[35] => rDataIn[35].DATAIN
DATA_IN[36] => rDataIn[36].DATAIN
DATA_IN[37] => rDataIn[37].DATAIN
DATA_IN[38] => rDataIn[38].DATAIN
DATA_IN[39] => rDataIn[39].DATAIN
DATA_IN[40] => rDataIn[40].DATAIN
DATA_IN[41] => rDataIn[41].DATAIN
DATA_IN[42] => rDataIn[42].DATAIN
DATA_IN[43] => rDataIn[43].DATAIN
DATA_IN[44] => rDataIn[44].DATAIN
DATA_IN[45] => rDataIn[45].DATAIN
DATA_IN[46] => rDataIn[46].DATAIN
DATA_IN[47] => rDataIn[47].DATAIN
DATA_IN[48] => rDataIn[48].DATAIN
DATA_IN[49] => rDataIn[49].DATAIN
DATA_IN[50] => rDataIn[50].DATAIN
DATA_IN[51] => rDataIn[51].DATAIN
DATA_IN[52] => rDataIn[52].DATAIN
DATA_IN[53] => rDataIn[53].DATAIN
DATA_IN[54] => rDataIn[54].DATAIN
DATA_IN[55] => rDataIn[55].DATAIN
DATA_IN[56] => rDataIn[56].DATAIN
DATA_IN[57] => rDataIn[57].DATAIN
DATA_IN[58] => rDataIn[58].DATAIN
DATA_IN[59] => rDataIn[59].DATAIN
DATA_IN[60] => rDataIn[60].DATAIN
DATA_IN[61] => rDataIn[61].DATAIN
DATA_IN[62] => rDataIn[62].DATAIN
DATA_IN[63] => rDataIn[63].DATAIN
DATA_IN_EN[0] => rDataInEn.DATAA
DATA_IN_EN[1] => rDataInEn.DATAA
DATA_IN_DONE => rPackedDone.DATAA
DATA_IN_ERR => rPackedErr.DATAA
DATA_IN_FLUSH => rPackedFlush.DATAA
PACKED_DATA[0] <= rPackedData[0].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[1] <= rPackedData[1].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[2] <= rPackedData[2].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[3] <= rPackedData[3].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[4] <= rPackedData[4].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[5] <= rPackedData[5].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[6] <= rPackedData[6].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[7] <= rPackedData[7].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[8] <= rPackedData[8].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[9] <= rPackedData[9].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[10] <= rPackedData[10].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[11] <= rPackedData[11].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[12] <= rPackedData[12].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[13] <= rPackedData[13].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[14] <= rPackedData[14].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[15] <= rPackedData[15].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[16] <= rPackedData[16].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[17] <= rPackedData[17].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[18] <= rPackedData[18].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[19] <= rPackedData[19].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[20] <= rPackedData[20].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[21] <= rPackedData[21].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[22] <= rPackedData[22].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[23] <= rPackedData[23].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[24] <= rPackedData[24].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[25] <= rPackedData[25].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[26] <= rPackedData[26].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[27] <= rPackedData[27].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[28] <= rPackedData[28].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[29] <= rPackedData[29].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[30] <= rPackedData[30].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[31] <= rPackedData[31].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[32] <= rPackedData[32].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[33] <= rPackedData[33].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[34] <= rPackedData[34].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[35] <= rPackedData[35].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[36] <= rPackedData[36].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[37] <= rPackedData[37].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[38] <= rPackedData[38].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[39] <= rPackedData[39].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[40] <= rPackedData[40].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[41] <= rPackedData[41].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[42] <= rPackedData[42].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[43] <= rPackedData[43].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[44] <= rPackedData[44].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[45] <= rPackedData[45].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[46] <= rPackedData[46].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[47] <= rPackedData[47].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[48] <= rPackedData[48].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[49] <= rPackedData[49].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[50] <= rPackedData[50].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[51] <= rPackedData[51].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[52] <= rPackedData[52].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[53] <= rPackedData[53].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[54] <= rPackedData[54].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[55] <= rPackedData[55].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[56] <= rPackedData[56].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[57] <= rPackedData[57].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[58] <= rPackedData[58].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[59] <= rPackedData[59].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[60] <= rPackedData[60].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[61] <= rPackedData[61].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[62] <= rPackedData[62].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[63] <= rPackedData[63].DB_MAX_OUTPUT_PORT_TYPE
PACKED_WEN <= rPackedCount[1].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA_DONE <= rPackedDone.DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA_ERR <= rPackedErr.DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA_FLUSHED <= rPackedFlushed.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker
CLK => rDataMaskedEn[0].CLK
CLK => rDataMaskedEn[1].CLK
CLK => rDataMasked[0].CLK
CLK => rDataMasked[1].CLK
CLK => rDataMasked[2].CLK
CLK => rDataMasked[3].CLK
CLK => rDataMasked[4].CLK
CLK => rDataMasked[5].CLK
CLK => rDataMasked[6].CLK
CLK => rDataMasked[7].CLK
CLK => rDataMasked[8].CLK
CLK => rDataMasked[9].CLK
CLK => rDataMasked[10].CLK
CLK => rDataMasked[11].CLK
CLK => rDataMasked[12].CLK
CLK => rDataMasked[13].CLK
CLK => rDataMasked[14].CLK
CLK => rDataMasked[15].CLK
CLK => rDataMasked[16].CLK
CLK => rDataMasked[17].CLK
CLK => rDataMasked[18].CLK
CLK => rDataMasked[19].CLK
CLK => rDataMasked[20].CLK
CLK => rDataMasked[21].CLK
CLK => rDataMasked[22].CLK
CLK => rDataMasked[23].CLK
CLK => rDataMasked[24].CLK
CLK => rDataMasked[25].CLK
CLK => rDataMasked[26].CLK
CLK => rDataMasked[27].CLK
CLK => rDataMasked[28].CLK
CLK => rDataMasked[29].CLK
CLK => rDataMasked[30].CLK
CLK => rDataMasked[31].CLK
CLK => rDataMasked[32].CLK
CLK => rDataMasked[33].CLK
CLK => rDataMasked[34].CLK
CLK => rDataMasked[35].CLK
CLK => rDataMasked[36].CLK
CLK => rDataMasked[37].CLK
CLK => rDataMasked[38].CLK
CLK => rDataMasked[39].CLK
CLK => rDataMasked[40].CLK
CLK => rDataMasked[41].CLK
CLK => rDataMasked[42].CLK
CLK => rDataMasked[43].CLK
CLK => rDataMasked[44].CLK
CLK => rDataMasked[45].CLK
CLK => rDataMasked[46].CLK
CLK => rDataMasked[47].CLK
CLK => rDataMasked[48].CLK
CLK => rDataMasked[49].CLK
CLK => rDataMasked[50].CLK
CLK => rDataMasked[51].CLK
CLK => rDataMasked[52].CLK
CLK => rDataMasked[53].CLK
CLK => rDataMasked[54].CLK
CLK => rDataMasked[55].CLK
CLK => rDataMasked[56].CLK
CLK => rDataMasked[57].CLK
CLK => rDataMasked[58].CLK
CLK => rDataMasked[59].CLK
CLK => rDataMasked[60].CLK
CLK => rDataMasked[61].CLK
CLK => rDataMasked[62].CLK
CLK => rDataMasked[63].CLK
CLK => rDataInEn[0].CLK
CLK => rDataInEn[1].CLK
CLK => rDataIn[0].CLK
CLK => rDataIn[1].CLK
CLK => rDataIn[2].CLK
CLK => rDataIn[3].CLK
CLK => rDataIn[4].CLK
CLK => rDataIn[5].CLK
CLK => rDataIn[6].CLK
CLK => rDataIn[7].CLK
CLK => rDataIn[8].CLK
CLK => rDataIn[9].CLK
CLK => rDataIn[10].CLK
CLK => rDataIn[11].CLK
CLK => rDataIn[12].CLK
CLK => rDataIn[13].CLK
CLK => rDataIn[14].CLK
CLK => rDataIn[15].CLK
CLK => rDataIn[16].CLK
CLK => rDataIn[17].CLK
CLK => rDataIn[18].CLK
CLK => rDataIn[19].CLK
CLK => rDataIn[20].CLK
CLK => rDataIn[21].CLK
CLK => rDataIn[22].CLK
CLK => rDataIn[23].CLK
CLK => rDataIn[24].CLK
CLK => rDataIn[25].CLK
CLK => rDataIn[26].CLK
CLK => rDataIn[27].CLK
CLK => rDataIn[28].CLK
CLK => rDataIn[29].CLK
CLK => rDataIn[30].CLK
CLK => rDataIn[31].CLK
CLK => rDataIn[32].CLK
CLK => rDataIn[33].CLK
CLK => rDataIn[34].CLK
CLK => rDataIn[35].CLK
CLK => rDataIn[36].CLK
CLK => rDataIn[37].CLK
CLK => rDataIn[38].CLK
CLK => rDataIn[39].CLK
CLK => rDataIn[40].CLK
CLK => rDataIn[41].CLK
CLK => rDataIn[42].CLK
CLK => rDataIn[43].CLK
CLK => rDataIn[44].CLK
CLK => rDataIn[45].CLK
CLK => rDataIn[46].CLK
CLK => rDataIn[47].CLK
CLK => rDataIn[48].CLK
CLK => rDataIn[49].CLK
CLK => rDataIn[50].CLK
CLK => rDataIn[51].CLK
CLK => rDataIn[52].CLK
CLK => rDataIn[53].CLK
CLK => rDataIn[54].CLK
CLK => rDataIn[55].CLK
CLK => rDataIn[56].CLK
CLK => rDataIn[57].CLK
CLK => rDataIn[58].CLK
CLK => rDataIn[59].CLK
CLK => rDataIn[60].CLK
CLK => rDataIn[61].CLK
CLK => rDataIn[62].CLK
CLK => rDataIn[63].CLK
CLK => rPackedData[0].CLK
CLK => rPackedData[1].CLK
CLK => rPackedData[2].CLK
CLK => rPackedData[3].CLK
CLK => rPackedData[4].CLK
CLK => rPackedData[5].CLK
CLK => rPackedData[6].CLK
CLK => rPackedData[7].CLK
CLK => rPackedData[8].CLK
CLK => rPackedData[9].CLK
CLK => rPackedData[10].CLK
CLK => rPackedData[11].CLK
CLK => rPackedData[12].CLK
CLK => rPackedData[13].CLK
CLK => rPackedData[14].CLK
CLK => rPackedData[15].CLK
CLK => rPackedData[16].CLK
CLK => rPackedData[17].CLK
CLK => rPackedData[18].CLK
CLK => rPackedData[19].CLK
CLK => rPackedData[20].CLK
CLK => rPackedData[21].CLK
CLK => rPackedData[22].CLK
CLK => rPackedData[23].CLK
CLK => rPackedData[24].CLK
CLK => rPackedData[25].CLK
CLK => rPackedData[26].CLK
CLK => rPackedData[27].CLK
CLK => rPackedData[28].CLK
CLK => rPackedData[29].CLK
CLK => rPackedData[30].CLK
CLK => rPackedData[31].CLK
CLK => rPackedData[32].CLK
CLK => rPackedData[33].CLK
CLK => rPackedData[34].CLK
CLK => rPackedData[35].CLK
CLK => rPackedData[36].CLK
CLK => rPackedData[37].CLK
CLK => rPackedData[38].CLK
CLK => rPackedData[39].CLK
CLK => rPackedData[40].CLK
CLK => rPackedData[41].CLK
CLK => rPackedData[42].CLK
CLK => rPackedData[43].CLK
CLK => rPackedData[44].CLK
CLK => rPackedData[45].CLK
CLK => rPackedData[46].CLK
CLK => rPackedData[47].CLK
CLK => rPackedData[48].CLK
CLK => rPackedData[49].CLK
CLK => rPackedData[50].CLK
CLK => rPackedData[51].CLK
CLK => rPackedData[52].CLK
CLK => rPackedData[53].CLK
CLK => rPackedData[54].CLK
CLK => rPackedData[55].CLK
CLK => rPackedData[56].CLK
CLK => rPackedData[57].CLK
CLK => rPackedData[58].CLK
CLK => rPackedData[59].CLK
CLK => rPackedData[60].CLK
CLK => rPackedData[61].CLK
CLK => rPackedData[62].CLK
CLK => rPackedData[63].CLK
CLK => rPackedData[64].CLK
CLK => rPackedData[65].CLK
CLK => rPackedData[66].CLK
CLK => rPackedData[67].CLK
CLK => rPackedData[68].CLK
CLK => rPackedData[69].CLK
CLK => rPackedData[70].CLK
CLK => rPackedData[71].CLK
CLK => rPackedData[72].CLK
CLK => rPackedData[73].CLK
CLK => rPackedData[74].CLK
CLK => rPackedData[75].CLK
CLK => rPackedData[76].CLK
CLK => rPackedData[77].CLK
CLK => rPackedData[78].CLK
CLK => rPackedData[79].CLK
CLK => rPackedData[80].CLK
CLK => rPackedData[81].CLK
CLK => rPackedData[82].CLK
CLK => rPackedData[83].CLK
CLK => rPackedData[84].CLK
CLK => rPackedData[85].CLK
CLK => rPackedData[86].CLK
CLK => rPackedData[87].CLK
CLK => rPackedData[88].CLK
CLK => rPackedData[89].CLK
CLK => rPackedData[90].CLK
CLK => rPackedData[91].CLK
CLK => rPackedData[92].CLK
CLK => rPackedData[93].CLK
CLK => rPackedData[94].CLK
CLK => rPackedData[95].CLK
CLK => rPackedFlushed.CLK
CLK => rPackedFlush.CLK
CLK => rPackedErr.CLK
CLK => rPackedDone.CLK
CLK => rPackedCount[0].CLK
CLK => rPackedCount[1].CLK
RST => rPackedCount.OUTPUTSELECT
RST => rPackedCount.OUTPUTSELECT
RST => rPackedDone.OUTPUTSELECT
RST => rPackedErr.OUTPUTSELECT
RST => rPackedFlush.OUTPUTSELECT
RST => rPackedFlushed.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rPackedData.OUTPUTSELECT
RST => rDataInEn.OUTPUTSELECT
RST => rDataInEn.OUTPUTSELECT
RST => rDataMaskedEn.OUTPUTSELECT
RST => rDataMaskedEn.OUTPUTSELECT
DATA_IN[0] => rDataIn[0].DATAIN
DATA_IN[1] => rDataIn[1].DATAIN
DATA_IN[2] => rDataIn[2].DATAIN
DATA_IN[3] => rDataIn[3].DATAIN
DATA_IN[4] => rDataIn[4].DATAIN
DATA_IN[5] => rDataIn[5].DATAIN
DATA_IN[6] => rDataIn[6].DATAIN
DATA_IN[7] => rDataIn[7].DATAIN
DATA_IN[8] => rDataIn[8].DATAIN
DATA_IN[9] => rDataIn[9].DATAIN
DATA_IN[10] => rDataIn[10].DATAIN
DATA_IN[11] => rDataIn[11].DATAIN
DATA_IN[12] => rDataIn[12].DATAIN
DATA_IN[13] => rDataIn[13].DATAIN
DATA_IN[14] => rDataIn[14].DATAIN
DATA_IN[15] => rDataIn[15].DATAIN
DATA_IN[16] => rDataIn[16].DATAIN
DATA_IN[17] => rDataIn[17].DATAIN
DATA_IN[18] => rDataIn[18].DATAIN
DATA_IN[19] => rDataIn[19].DATAIN
DATA_IN[20] => rDataIn[20].DATAIN
DATA_IN[21] => rDataIn[21].DATAIN
DATA_IN[22] => rDataIn[22].DATAIN
DATA_IN[23] => rDataIn[23].DATAIN
DATA_IN[24] => rDataIn[24].DATAIN
DATA_IN[25] => rDataIn[25].DATAIN
DATA_IN[26] => rDataIn[26].DATAIN
DATA_IN[27] => rDataIn[27].DATAIN
DATA_IN[28] => rDataIn[28].DATAIN
DATA_IN[29] => rDataIn[29].DATAIN
DATA_IN[30] => rDataIn[30].DATAIN
DATA_IN[31] => rDataIn[31].DATAIN
DATA_IN[32] => rDataIn[32].DATAIN
DATA_IN[33] => rDataIn[33].DATAIN
DATA_IN[34] => rDataIn[34].DATAIN
DATA_IN[35] => rDataIn[35].DATAIN
DATA_IN[36] => rDataIn[36].DATAIN
DATA_IN[37] => rDataIn[37].DATAIN
DATA_IN[38] => rDataIn[38].DATAIN
DATA_IN[39] => rDataIn[39].DATAIN
DATA_IN[40] => rDataIn[40].DATAIN
DATA_IN[41] => rDataIn[41].DATAIN
DATA_IN[42] => rDataIn[42].DATAIN
DATA_IN[43] => rDataIn[43].DATAIN
DATA_IN[44] => rDataIn[44].DATAIN
DATA_IN[45] => rDataIn[45].DATAIN
DATA_IN[46] => rDataIn[46].DATAIN
DATA_IN[47] => rDataIn[47].DATAIN
DATA_IN[48] => rDataIn[48].DATAIN
DATA_IN[49] => rDataIn[49].DATAIN
DATA_IN[50] => rDataIn[50].DATAIN
DATA_IN[51] => rDataIn[51].DATAIN
DATA_IN[52] => rDataIn[52].DATAIN
DATA_IN[53] => rDataIn[53].DATAIN
DATA_IN[54] => rDataIn[54].DATAIN
DATA_IN[55] => rDataIn[55].DATAIN
DATA_IN[56] => rDataIn[56].DATAIN
DATA_IN[57] => rDataIn[57].DATAIN
DATA_IN[58] => rDataIn[58].DATAIN
DATA_IN[59] => rDataIn[59].DATAIN
DATA_IN[60] => rDataIn[60].DATAIN
DATA_IN[61] => rDataIn[61].DATAIN
DATA_IN[62] => rDataIn[62].DATAIN
DATA_IN[63] => rDataIn[63].DATAIN
DATA_IN_EN[0] => rDataInEn.DATAA
DATA_IN_EN[1] => rDataInEn.DATAA
DATA_IN_DONE => rPackedDone.DATAA
DATA_IN_ERR => rPackedErr.DATAA
DATA_IN_FLUSH => rPackedFlush.DATAA
PACKED_DATA[0] <= rPackedData[0].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[1] <= rPackedData[1].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[2] <= rPackedData[2].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[3] <= rPackedData[3].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[4] <= rPackedData[4].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[5] <= rPackedData[5].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[6] <= rPackedData[6].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[7] <= rPackedData[7].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[8] <= rPackedData[8].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[9] <= rPackedData[9].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[10] <= rPackedData[10].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[11] <= rPackedData[11].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[12] <= rPackedData[12].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[13] <= rPackedData[13].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[14] <= rPackedData[14].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[15] <= rPackedData[15].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[16] <= rPackedData[16].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[17] <= rPackedData[17].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[18] <= rPackedData[18].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[19] <= rPackedData[19].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[20] <= rPackedData[20].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[21] <= rPackedData[21].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[22] <= rPackedData[22].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[23] <= rPackedData[23].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[24] <= rPackedData[24].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[25] <= rPackedData[25].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[26] <= rPackedData[26].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[27] <= rPackedData[27].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[28] <= rPackedData[28].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[29] <= rPackedData[29].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[30] <= rPackedData[30].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[31] <= rPackedData[31].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[32] <= rPackedData[32].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[33] <= rPackedData[33].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[34] <= rPackedData[34].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[35] <= rPackedData[35].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[36] <= rPackedData[36].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[37] <= rPackedData[37].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[38] <= rPackedData[38].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[39] <= rPackedData[39].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[40] <= rPackedData[40].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[41] <= rPackedData[41].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[42] <= rPackedData[42].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[43] <= rPackedData[43].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[44] <= rPackedData[44].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[45] <= rPackedData[45].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[46] <= rPackedData[46].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[47] <= rPackedData[47].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[48] <= rPackedData[48].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[49] <= rPackedData[49].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[50] <= rPackedData[50].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[51] <= rPackedData[51].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[52] <= rPackedData[52].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[53] <= rPackedData[53].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[54] <= rPackedData[54].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[55] <= rPackedData[55].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[56] <= rPackedData[56].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[57] <= rPackedData[57].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[58] <= rPackedData[58].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[59] <= rPackedData[59].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[60] <= rPackedData[60].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[61] <= rPackedData[61].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[62] <= rPackedData[62].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA[63] <= rPackedData[63].DB_MAX_OUTPUT_PORT_TYPE
PACKED_WEN <= rPackedCount[1].DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA_DONE <= rPackedDone.DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA_ERR <= rPackedErr.DB_MAX_OUTPUT_PORT_TYPE
PACKED_DATA_FLUSHED <= rPackedFlushed.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo
RD_CLK => RD_CLK.IN1
RD_RST => RD_RST.IN1
WR_CLK => WR_CLK.IN1
WR_RST => WR_RST.IN1
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_EN => WR_EN.IN1
RD_DATA[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= rData[34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= rData[35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= rData[36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= rData[37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= rData[38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= rData[39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= rData[40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= rData[41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= rData[42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= rData[43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= rData[44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= rData[45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= rData[46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= rData[47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= rData[48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= rData[49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= rData[50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= rData[51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= rData[52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= rData[53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= rData[54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= rData[55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= rData[56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= rData[57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= rData[58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= rData[59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= rData[60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= rData[61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= rData[62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= rData[63].DB_MAX_OUTPUT_PORT_TYPE
RD_EN => comb.IN1
RD_EN => rCount.IN1
RD_EN => always0.IN1
WR_FULL <= async_fifo:fifo.WR_FULL
RD_EMPTY <= rDataValid.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo
RD_CLK => RD_CLK.IN3
RD_RST => RD_RST.IN2
WR_CLK => WR_CLK.IN3
WR_RST => WR_RST.IN2
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_EN => WR_EN.IN1
RD_DATA[0] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[1] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[2] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[3] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[4] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[5] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[6] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[7] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[8] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[9] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[10] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[11] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[12] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[13] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[14] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[15] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[16] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[17] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[18] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[19] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[20] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[21] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[22] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[23] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[24] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[25] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[26] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[27] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[28] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[29] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[30] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[31] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[32] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[33] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[34] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[35] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[36] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[37] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[38] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[39] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[40] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[41] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[42] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[43] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[44] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[45] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[46] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[47] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[48] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[49] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[50] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[51] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[52] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[53] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[54] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[55] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[56] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[57] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[58] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[59] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[60] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[61] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[62] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[63] <= ram_2clk_1w_1r:mem.DOUTB
RD_EN => RD_EN.IN1
WR_FULL <= wr_ptr_full:wrPtrFull.WR_FULL
RD_EMPTY <= rd_ptr_empty:rdPtrEmpty.RD_EMPTY


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem
CLKA => rRAM.we_a.CLK
CLKA => rRAM.waddr_a[9].CLK
CLKA => rRAM.waddr_a[8].CLK
CLKA => rRAM.waddr_a[7].CLK
CLKA => rRAM.waddr_a[6].CLK
CLKA => rRAM.waddr_a[5].CLK
CLKA => rRAM.waddr_a[4].CLK
CLKA => rRAM.waddr_a[3].CLK
CLKA => rRAM.waddr_a[2].CLK
CLKA => rRAM.waddr_a[1].CLK
CLKA => rRAM.waddr_a[0].CLK
CLKA => rRAM.data_a[63].CLK
CLKA => rRAM.data_a[62].CLK
CLKA => rRAM.data_a[61].CLK
CLKA => rRAM.data_a[60].CLK
CLKA => rRAM.data_a[59].CLK
CLKA => rRAM.data_a[58].CLK
CLKA => rRAM.data_a[57].CLK
CLKA => rRAM.data_a[56].CLK
CLKA => rRAM.data_a[55].CLK
CLKA => rRAM.data_a[54].CLK
CLKA => rRAM.data_a[53].CLK
CLKA => rRAM.data_a[52].CLK
CLKA => rRAM.data_a[51].CLK
CLKA => rRAM.data_a[50].CLK
CLKA => rRAM.data_a[49].CLK
CLKA => rRAM.data_a[48].CLK
CLKA => rRAM.data_a[47].CLK
CLKA => rRAM.data_a[46].CLK
CLKA => rRAM.data_a[45].CLK
CLKA => rRAM.data_a[44].CLK
CLKA => rRAM.data_a[43].CLK
CLKA => rRAM.data_a[42].CLK
CLKA => rRAM.data_a[41].CLK
CLKA => rRAM.data_a[40].CLK
CLKA => rRAM.data_a[39].CLK
CLKA => rRAM.data_a[38].CLK
CLKA => rRAM.data_a[37].CLK
CLKA => rRAM.data_a[36].CLK
CLKA => rRAM.data_a[35].CLK
CLKA => rRAM.data_a[34].CLK
CLKA => rRAM.data_a[33].CLK
CLKA => rRAM.data_a[32].CLK
CLKA => rRAM.data_a[31].CLK
CLKA => rRAM.data_a[30].CLK
CLKA => rRAM.data_a[29].CLK
CLKA => rRAM.data_a[28].CLK
CLKA => rRAM.data_a[27].CLK
CLKA => rRAM.data_a[26].CLK
CLKA => rRAM.data_a[25].CLK
CLKA => rRAM.data_a[24].CLK
CLKA => rRAM.data_a[23].CLK
CLKA => rRAM.data_a[22].CLK
CLKA => rRAM.data_a[21].CLK
CLKA => rRAM.data_a[20].CLK
CLKA => rRAM.data_a[19].CLK
CLKA => rRAM.data_a[18].CLK
CLKA => rRAM.data_a[17].CLK
CLKA => rRAM.data_a[16].CLK
CLKA => rRAM.data_a[15].CLK
CLKA => rRAM.data_a[14].CLK
CLKA => rRAM.data_a[13].CLK
CLKA => rRAM.data_a[12].CLK
CLKA => rRAM.data_a[11].CLK
CLKA => rRAM.data_a[10].CLK
CLKA => rRAM.data_a[9].CLK
CLKA => rRAM.data_a[8].CLK
CLKA => rRAM.data_a[7].CLK
CLKA => rRAM.data_a[6].CLK
CLKA => rRAM.data_a[5].CLK
CLKA => rRAM.data_a[4].CLK
CLKA => rRAM.data_a[3].CLK
CLKA => rRAM.data_a[2].CLK
CLKA => rRAM.data_a[1].CLK
CLKA => rRAM.data_a[0].CLK
CLKA => rRAM.CLK0
CLKB => rDout[0].CLK
CLKB => rDout[1].CLK
CLKB => rDout[2].CLK
CLKB => rDout[3].CLK
CLKB => rDout[4].CLK
CLKB => rDout[5].CLK
CLKB => rDout[6].CLK
CLKB => rDout[7].CLK
CLKB => rDout[8].CLK
CLKB => rDout[9].CLK
CLKB => rDout[10].CLK
CLKB => rDout[11].CLK
CLKB => rDout[12].CLK
CLKB => rDout[13].CLK
CLKB => rDout[14].CLK
CLKB => rDout[15].CLK
CLKB => rDout[16].CLK
CLKB => rDout[17].CLK
CLKB => rDout[18].CLK
CLKB => rDout[19].CLK
CLKB => rDout[20].CLK
CLKB => rDout[21].CLK
CLKB => rDout[22].CLK
CLKB => rDout[23].CLK
CLKB => rDout[24].CLK
CLKB => rDout[25].CLK
CLKB => rDout[26].CLK
CLKB => rDout[27].CLK
CLKB => rDout[28].CLK
CLKB => rDout[29].CLK
CLKB => rDout[30].CLK
CLKB => rDout[31].CLK
CLKB => rDout[32].CLK
CLKB => rDout[33].CLK
CLKB => rDout[34].CLK
CLKB => rDout[35].CLK
CLKB => rDout[36].CLK
CLKB => rDout[37].CLK
CLKB => rDout[38].CLK
CLKB => rDout[39].CLK
CLKB => rDout[40].CLK
CLKB => rDout[41].CLK
CLKB => rDout[42].CLK
CLKB => rDout[43].CLK
CLKB => rDout[44].CLK
CLKB => rDout[45].CLK
CLKB => rDout[46].CLK
CLKB => rDout[47].CLK
CLKB => rDout[48].CLK
CLKB => rDout[49].CLK
CLKB => rDout[50].CLK
CLKB => rDout[51].CLK
CLKB => rDout[52].CLK
CLKB => rDout[53].CLK
CLKB => rDout[54].CLK
CLKB => rDout[55].CLK
CLKB => rDout[56].CLK
CLKB => rDout[57].CLK
CLKB => rDout[58].CLK
CLKB => rDout[59].CLK
CLKB => rDout[60].CLK
CLKB => rDout[61].CLK
CLKB => rDout[62].CLK
CLKB => rDout[63].CLK
WEA => rRAM.we_a.DATAIN
WEA => rRAM.WE
ADDRA[0] => rRAM.waddr_a[0].DATAIN
ADDRA[0] => rRAM.WADDR
ADDRA[1] => rRAM.waddr_a[1].DATAIN
ADDRA[1] => rRAM.WADDR1
ADDRA[2] => rRAM.waddr_a[2].DATAIN
ADDRA[2] => rRAM.WADDR2
ADDRA[3] => rRAM.waddr_a[3].DATAIN
ADDRA[3] => rRAM.WADDR3
ADDRA[4] => rRAM.waddr_a[4].DATAIN
ADDRA[4] => rRAM.WADDR4
ADDRA[5] => rRAM.waddr_a[5].DATAIN
ADDRA[5] => rRAM.WADDR5
ADDRA[6] => rRAM.waddr_a[6].DATAIN
ADDRA[6] => rRAM.WADDR6
ADDRA[7] => rRAM.waddr_a[7].DATAIN
ADDRA[7] => rRAM.WADDR7
ADDRA[8] => rRAM.waddr_a[8].DATAIN
ADDRA[8] => rRAM.WADDR8
ADDRA[9] => rRAM.waddr_a[9].DATAIN
ADDRA[9] => rRAM.WADDR9
ADDRB[0] => rRAM.RADDR
ADDRB[1] => rRAM.RADDR1
ADDRB[2] => rRAM.RADDR2
ADDRB[3] => rRAM.RADDR3
ADDRB[4] => rRAM.RADDR4
ADDRB[5] => rRAM.RADDR5
ADDRB[6] => rRAM.RADDR6
ADDRB[7] => rRAM.RADDR7
ADDRB[8] => rRAM.RADDR8
ADDRB[9] => rRAM.RADDR9
DINA[0] => rRAM.data_a[0].DATAIN
DINA[0] => rRAM.DATAIN
DINA[1] => rRAM.data_a[1].DATAIN
DINA[1] => rRAM.DATAIN1
DINA[2] => rRAM.data_a[2].DATAIN
DINA[2] => rRAM.DATAIN2
DINA[3] => rRAM.data_a[3].DATAIN
DINA[3] => rRAM.DATAIN3
DINA[4] => rRAM.data_a[4].DATAIN
DINA[4] => rRAM.DATAIN4
DINA[5] => rRAM.data_a[5].DATAIN
DINA[5] => rRAM.DATAIN5
DINA[6] => rRAM.data_a[6].DATAIN
DINA[6] => rRAM.DATAIN6
DINA[7] => rRAM.data_a[7].DATAIN
DINA[7] => rRAM.DATAIN7
DINA[8] => rRAM.data_a[8].DATAIN
DINA[8] => rRAM.DATAIN8
DINA[9] => rRAM.data_a[9].DATAIN
DINA[9] => rRAM.DATAIN9
DINA[10] => rRAM.data_a[10].DATAIN
DINA[10] => rRAM.DATAIN10
DINA[11] => rRAM.data_a[11].DATAIN
DINA[11] => rRAM.DATAIN11
DINA[12] => rRAM.data_a[12].DATAIN
DINA[12] => rRAM.DATAIN12
DINA[13] => rRAM.data_a[13].DATAIN
DINA[13] => rRAM.DATAIN13
DINA[14] => rRAM.data_a[14].DATAIN
DINA[14] => rRAM.DATAIN14
DINA[15] => rRAM.data_a[15].DATAIN
DINA[15] => rRAM.DATAIN15
DINA[16] => rRAM.data_a[16].DATAIN
DINA[16] => rRAM.DATAIN16
DINA[17] => rRAM.data_a[17].DATAIN
DINA[17] => rRAM.DATAIN17
DINA[18] => rRAM.data_a[18].DATAIN
DINA[18] => rRAM.DATAIN18
DINA[19] => rRAM.data_a[19].DATAIN
DINA[19] => rRAM.DATAIN19
DINA[20] => rRAM.data_a[20].DATAIN
DINA[20] => rRAM.DATAIN20
DINA[21] => rRAM.data_a[21].DATAIN
DINA[21] => rRAM.DATAIN21
DINA[22] => rRAM.data_a[22].DATAIN
DINA[22] => rRAM.DATAIN22
DINA[23] => rRAM.data_a[23].DATAIN
DINA[23] => rRAM.DATAIN23
DINA[24] => rRAM.data_a[24].DATAIN
DINA[24] => rRAM.DATAIN24
DINA[25] => rRAM.data_a[25].DATAIN
DINA[25] => rRAM.DATAIN25
DINA[26] => rRAM.data_a[26].DATAIN
DINA[26] => rRAM.DATAIN26
DINA[27] => rRAM.data_a[27].DATAIN
DINA[27] => rRAM.DATAIN27
DINA[28] => rRAM.data_a[28].DATAIN
DINA[28] => rRAM.DATAIN28
DINA[29] => rRAM.data_a[29].DATAIN
DINA[29] => rRAM.DATAIN29
DINA[30] => rRAM.data_a[30].DATAIN
DINA[30] => rRAM.DATAIN30
DINA[31] => rRAM.data_a[31].DATAIN
DINA[31] => rRAM.DATAIN31
DINA[32] => rRAM.data_a[32].DATAIN
DINA[32] => rRAM.DATAIN32
DINA[33] => rRAM.data_a[33].DATAIN
DINA[33] => rRAM.DATAIN33
DINA[34] => rRAM.data_a[34].DATAIN
DINA[34] => rRAM.DATAIN34
DINA[35] => rRAM.data_a[35].DATAIN
DINA[35] => rRAM.DATAIN35
DINA[36] => rRAM.data_a[36].DATAIN
DINA[36] => rRAM.DATAIN36
DINA[37] => rRAM.data_a[37].DATAIN
DINA[37] => rRAM.DATAIN37
DINA[38] => rRAM.data_a[38].DATAIN
DINA[38] => rRAM.DATAIN38
DINA[39] => rRAM.data_a[39].DATAIN
DINA[39] => rRAM.DATAIN39
DINA[40] => rRAM.data_a[40].DATAIN
DINA[40] => rRAM.DATAIN40
DINA[41] => rRAM.data_a[41].DATAIN
DINA[41] => rRAM.DATAIN41
DINA[42] => rRAM.data_a[42].DATAIN
DINA[42] => rRAM.DATAIN42
DINA[43] => rRAM.data_a[43].DATAIN
DINA[43] => rRAM.DATAIN43
DINA[44] => rRAM.data_a[44].DATAIN
DINA[44] => rRAM.DATAIN44
DINA[45] => rRAM.data_a[45].DATAIN
DINA[45] => rRAM.DATAIN45
DINA[46] => rRAM.data_a[46].DATAIN
DINA[46] => rRAM.DATAIN46
DINA[47] => rRAM.data_a[47].DATAIN
DINA[47] => rRAM.DATAIN47
DINA[48] => rRAM.data_a[48].DATAIN
DINA[48] => rRAM.DATAIN48
DINA[49] => rRAM.data_a[49].DATAIN
DINA[49] => rRAM.DATAIN49
DINA[50] => rRAM.data_a[50].DATAIN
DINA[50] => rRAM.DATAIN50
DINA[51] => rRAM.data_a[51].DATAIN
DINA[51] => rRAM.DATAIN51
DINA[52] => rRAM.data_a[52].DATAIN
DINA[52] => rRAM.DATAIN52
DINA[53] => rRAM.data_a[53].DATAIN
DINA[53] => rRAM.DATAIN53
DINA[54] => rRAM.data_a[54].DATAIN
DINA[54] => rRAM.DATAIN54
DINA[55] => rRAM.data_a[55].DATAIN
DINA[55] => rRAM.DATAIN55
DINA[56] => rRAM.data_a[56].DATAIN
DINA[56] => rRAM.DATAIN56
DINA[57] => rRAM.data_a[57].DATAIN
DINA[57] => rRAM.DATAIN57
DINA[58] => rRAM.data_a[58].DATAIN
DINA[58] => rRAM.DATAIN58
DINA[59] => rRAM.data_a[59].DATAIN
DINA[59] => rRAM.DATAIN59
DINA[60] => rRAM.data_a[60].DATAIN
DINA[60] => rRAM.DATAIN60
DINA[61] => rRAM.data_a[61].DATAIN
DINA[61] => rRAM.DATAIN61
DINA[62] => rRAM.data_a[62].DATAIN
DINA[62] => rRAM.DATAIN62
DINA[63] => rRAM.data_a[63].DATAIN
DINA[63] => rRAM.DATAIN63
DOUTB[0] <= rDout[0].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[1] <= rDout[1].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[2] <= rDout[2].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[3] <= rDout[3].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[4] <= rDout[4].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[5] <= rDout[5].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[6] <= rDout[6].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[7] <= rDout[7].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[8] <= rDout[8].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[9] <= rDout[9].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[10] <= rDout[10].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[11] <= rDout[11].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[12] <= rDout[12].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[13] <= rDout[13].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[14] <= rDout[14].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[15] <= rDout[15].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[16] <= rDout[16].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[17] <= rDout[17].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[18] <= rDout[18].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[19] <= rDout[19].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[20] <= rDout[20].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[21] <= rDout[21].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[22] <= rDout[22].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[23] <= rDout[23].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[24] <= rDout[24].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[25] <= rDout[25].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[26] <= rDout[26].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[27] <= rDout[27].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[28] <= rDout[28].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[29] <= rDout[29].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[30] <= rDout[30].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[31] <= rDout[31].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[32] <= rDout[32].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[33] <= rDout[33].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[34] <= rDout[34].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[35] <= rDout[35].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[36] <= rDout[36].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[37] <= rDout[37].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[38] <= rDout[38].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[39] <= rDout[39].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[40] <= rDout[40].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[41] <= rDout[41].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[42] <= rDout[42].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[43] <= rDout[43].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[44] <= rDout[44].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[45] <= rDout[45].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[46] <= rDout[46].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[47] <= rDout[47].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[48] <= rDout[48].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[49] <= rDout[49].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[50] <= rDout[50].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[51] <= rDout[51].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[52] <= rDout[52].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[53] <= rDout[53].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[54] <= rDout[54].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[55] <= rDout[55].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[56] <= rDout[56].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[57] <= rDout[57].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[58] <= rDout[58].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[59] <= rDout[59].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[60] <= rDout[60].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[61] <= rDout[61].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[62] <= rDout[62].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[63] <= rDout[63].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare
WR_RST => wDirClr.IN1
WR_RST => rFull.OUTPUTSELECT
WR_CLK => rFull.CLK
RD_RST => rEmpty.OUTPUTSELECT
RD_RST => rRdValid.OUTPUTSELECT
RD_CLK => rRdValid.CLK
RD_CLK => rEmpty.CLK
RD_VALID => comb.IN1
RD_VALID => rRdValid.DATAA
WR_VALID => wATBFull.IN1
EMPTY <= EMPTY.DB_MAX_OUTPUT_PORT_TYPE
FULL <= FULL.DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[0] => Equal0.IN9
WR_PTR[0] => Equal2.IN9
WR_PTR[1] => Equal0.IN8
WR_PTR[1] => Equal2.IN8
WR_PTR[2] => Equal0.IN7
WR_PTR[2] => Equal2.IN7
WR_PTR[3] => Equal0.IN6
WR_PTR[3] => Equal2.IN6
WR_PTR[4] => Equal0.IN5
WR_PTR[4] => Equal2.IN5
WR_PTR[5] => Equal0.IN4
WR_PTR[5] => Equal2.IN4
WR_PTR[6] => Equal0.IN3
WR_PTR[6] => Equal2.IN3
WR_PTR[7] => Equal0.IN2
WR_PTR[7] => Equal2.IN2
WR_PTR[8] => comb.IN0
WR_PTR[8] => Equal0.IN1
WR_PTR[8] => Equal2.IN1
WR_PTR[9] => comb.IN0
WR_PTR[9] => Equal0.IN0
WR_PTR[9] => Equal2.IN0
RD_PTR[0] => Equal1.IN9
RD_PTR[0] => Equal2.IN19
RD_PTR[1] => Equal1.IN8
RD_PTR[1] => Equal2.IN18
RD_PTR[2] => Equal1.IN7
RD_PTR[2] => Equal2.IN17
RD_PTR[3] => Equal1.IN6
RD_PTR[3] => Equal2.IN16
RD_PTR[4] => Equal1.IN5
RD_PTR[4] => Equal2.IN15
RD_PTR[5] => Equal1.IN4
RD_PTR[5] => Equal2.IN14
RD_PTR[6] => Equal1.IN3
RD_PTR[6] => Equal2.IN13
RD_PTR[7] => Equal1.IN2
RD_PTR[7] => Equal2.IN12
RD_PTR[8] => comb.IN1
RD_PTR[8] => Equal1.IN1
RD_PTR[8] => Equal2.IN11
RD_PTR[9] => comb.IN1
RD_PTR[9] => Equal1.IN0
RD_PTR[9] => Equal2.IN10
WR_PTR_P1[0] => Equal1.IN19
WR_PTR_P1[1] => Equal1.IN18
WR_PTR_P1[2] => Equal1.IN17
WR_PTR_P1[3] => Equal1.IN16
WR_PTR_P1[4] => Equal1.IN15
WR_PTR_P1[5] => Equal1.IN14
WR_PTR_P1[6] => Equal1.IN13
WR_PTR_P1[7] => Equal1.IN12
WR_PTR_P1[8] => Equal1.IN11
WR_PTR_P1[9] => Equal1.IN10
RD_PTR_P1[0] => Equal0.IN19
RD_PTR_P1[1] => Equal0.IN18
RD_PTR_P1[2] => Equal0.IN17
RD_PTR_P1[3] => Equal0.IN16
RD_PTR_P1[4] => Equal0.IN15
RD_PTR_P1[5] => Equal0.IN14
RD_PTR_P1[6] => Equal0.IN13
RD_PTR_P1[7] => Equal0.IN12
RD_PTR_P1[8] => Equal0.IN11
RD_PTR_P1[9] => Equal0.IN10


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty
RD_CLK => rEmpty2.CLK
RD_CLK => rEmpty.CLK
RD_CLK => rRdPtrP1[0].CLK
RD_CLK => rRdPtrP1[1].CLK
RD_CLK => rRdPtrP1[2].CLK
RD_CLK => rRdPtrP1[3].CLK
RD_CLK => rRdPtrP1[4].CLK
RD_CLK => rRdPtrP1[5].CLK
RD_CLK => rRdPtrP1[6].CLK
RD_CLK => rRdPtrP1[7].CLK
RD_CLK => rRdPtrP1[8].CLK
RD_CLK => rRdPtrP1[9].CLK
RD_CLK => rRdPtr[0].CLK
RD_CLK => rRdPtr[1].CLK
RD_CLK => rRdPtr[2].CLK
RD_CLK => rRdPtr[3].CLK
RD_CLK => rRdPtr[4].CLK
RD_CLK => rRdPtr[5].CLK
RD_CLK => rRdPtr[6].CLK
RD_CLK => rRdPtr[7].CLK
RD_CLK => rRdPtr[8].CLK
RD_CLK => rRdPtr[9].CLK
RD_CLK => rBinP1[0].CLK
RD_CLK => rBinP1[1].CLK
RD_CLK => rBinP1[2].CLK
RD_CLK => rBinP1[3].CLK
RD_CLK => rBinP1[4].CLK
RD_CLK => rBinP1[5].CLK
RD_CLK => rBinP1[6].CLK
RD_CLK => rBinP1[7].CLK
RD_CLK => rBinP1[8].CLK
RD_CLK => rBinP1[9].CLK
RD_CLK => rBin[0].CLK
RD_CLK => rBin[1].CLK
RD_CLK => rBin[2].CLK
RD_CLK => rBin[3].CLK
RD_CLK => rBin[4].CLK
RD_CLK => rBin[5].CLK
RD_CLK => rBin[6].CLK
RD_CLK => rBin[7].CLK
RD_CLK => rBin[8].CLK
RD_CLK => rBin[9].CLK
RD_RST => rRdPtrP1[0].ACLR
RD_RST => rRdPtrP1[1].ACLR
RD_RST => rRdPtrP1[2].ACLR
RD_RST => rRdPtrP1[3].ACLR
RD_RST => rRdPtrP1[4].ACLR
RD_RST => rRdPtrP1[5].ACLR
RD_RST => rRdPtrP1[6].ACLR
RD_RST => rRdPtrP1[7].ACLR
RD_RST => rRdPtrP1[8].ACLR
RD_RST => rRdPtrP1[9].ACLR
RD_RST => rRdPtr[0].ACLR
RD_RST => rRdPtr[1].ACLR
RD_RST => rRdPtr[2].ACLR
RD_RST => rRdPtr[3].ACLR
RD_RST => rRdPtr[4].ACLR
RD_RST => rRdPtr[5].ACLR
RD_RST => rRdPtr[6].ACLR
RD_RST => rRdPtr[7].ACLR
RD_RST => rRdPtr[8].ACLR
RD_RST => rRdPtr[9].ACLR
RD_RST => rBinP1[0].PRESET
RD_RST => rBinP1[1].ACLR
RD_RST => rBinP1[2].ACLR
RD_RST => rBinP1[3].ACLR
RD_RST => rBinP1[4].ACLR
RD_RST => rBinP1[5].ACLR
RD_RST => rBinP1[6].ACLR
RD_RST => rBinP1[7].ACLR
RD_RST => rBinP1[8].ACLR
RD_RST => rBinP1[9].ACLR
RD_RST => rBin[0].ACLR
RD_RST => rBin[1].ACLR
RD_RST => rBin[2].ACLR
RD_RST => rBin[3].ACLR
RD_RST => rBin[4].ACLR
RD_RST => rBin[5].ACLR
RD_RST => rBin[6].ACLR
RD_RST => rBin[7].ACLR
RD_RST => rBin[8].ACLR
RD_RST => rBin[9].ACLR
RD_EN => Add0.IN10
RD_EN => Add1.IN10
RD_EMPTY <= rEmpty.DB_MAX_OUTPUT_PORT_TYPE
RD_PTR[0] <= rRdPtr[0].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR[1] <= rRdPtr[1].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR[2] <= rRdPtr[2].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR[3] <= rRdPtr[3].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR[4] <= rRdPtr[4].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR[5] <= rRdPtr[5].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR[6] <= rRdPtr[6].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR[7] <= rRdPtr[7].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR[8] <= rRdPtr[8].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR[9] <= rRdPtr[9].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR_P1[0] <= rRdPtrP1[0].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR_P1[1] <= rRdPtrP1[1].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR_P1[2] <= rRdPtrP1[2].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR_P1[3] <= rRdPtrP1[3].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR_P1[4] <= rRdPtrP1[4].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR_P1[5] <= rRdPtrP1[5].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR_P1[6] <= rRdPtrP1[6].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR_P1[7] <= rRdPtrP1[7].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR_P1[8] <= rRdPtrP1[8].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR_P1[9] <= rRdPtrP1[9].DB_MAX_OUTPUT_PORT_TYPE
CMP_EMPTY => rEmpty.OUTPUTSELECT
CMP_EMPTY => rEmpty2.DATAIN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull
WR_CLK => rFull2.CLK
WR_CLK => rFull.CLK
WR_CLK => rPtrP1[0].CLK
WR_CLK => rPtrP1[1].CLK
WR_CLK => rPtrP1[2].CLK
WR_CLK => rPtrP1[3].CLK
WR_CLK => rPtrP1[4].CLK
WR_CLK => rPtrP1[5].CLK
WR_CLK => rPtrP1[6].CLK
WR_CLK => rPtrP1[7].CLK
WR_CLK => rPtrP1[8].CLK
WR_CLK => rPtrP1[9].CLK
WR_CLK => rPtr[0].CLK
WR_CLK => rPtr[1].CLK
WR_CLK => rPtr[2].CLK
WR_CLK => rPtr[3].CLK
WR_CLK => rPtr[4].CLK
WR_CLK => rPtr[5].CLK
WR_CLK => rPtr[6].CLK
WR_CLK => rPtr[7].CLK
WR_CLK => rPtr[8].CLK
WR_CLK => rPtr[9].CLK
WR_CLK => rBinP1[0].CLK
WR_CLK => rBinP1[1].CLK
WR_CLK => rBinP1[2].CLK
WR_CLK => rBinP1[3].CLK
WR_CLK => rBinP1[4].CLK
WR_CLK => rBinP1[5].CLK
WR_CLK => rBinP1[6].CLK
WR_CLK => rBinP1[7].CLK
WR_CLK => rBinP1[8].CLK
WR_CLK => rBinP1[9].CLK
WR_CLK => rBin[0].CLK
WR_CLK => rBin[1].CLK
WR_CLK => rBin[2].CLK
WR_CLK => rBin[3].CLK
WR_CLK => rBin[4].CLK
WR_CLK => rBin[5].CLK
WR_CLK => rBin[6].CLK
WR_CLK => rBin[7].CLK
WR_CLK => rBin[8].CLK
WR_CLK => rBin[9].CLK
WR_RST => rFull.OUTPUTSELECT
WR_RST => rFull2.OUTPUTSELECT
WR_RST => rPtrP1[0].ACLR
WR_RST => rPtrP1[1].ACLR
WR_RST => rPtrP1[2].ACLR
WR_RST => rPtrP1[3].ACLR
WR_RST => rPtrP1[4].ACLR
WR_RST => rPtrP1[5].ACLR
WR_RST => rPtrP1[6].ACLR
WR_RST => rPtrP1[7].ACLR
WR_RST => rPtrP1[8].ACLR
WR_RST => rPtrP1[9].ACLR
WR_RST => rPtr[0].ACLR
WR_RST => rPtr[1].ACLR
WR_RST => rPtr[2].ACLR
WR_RST => rPtr[3].ACLR
WR_RST => rPtr[4].ACLR
WR_RST => rPtr[5].ACLR
WR_RST => rPtr[6].ACLR
WR_RST => rPtr[7].ACLR
WR_RST => rPtr[8].ACLR
WR_RST => rPtr[9].ACLR
WR_RST => rBinP1[0].PRESET
WR_RST => rBinP1[1].ACLR
WR_RST => rBinP1[2].ACLR
WR_RST => rBinP1[3].ACLR
WR_RST => rBinP1[4].ACLR
WR_RST => rBinP1[5].ACLR
WR_RST => rBinP1[6].ACLR
WR_RST => rBinP1[7].ACLR
WR_RST => rBinP1[8].ACLR
WR_RST => rBinP1[9].ACLR
WR_RST => rBin[0].ACLR
WR_RST => rBin[1].ACLR
WR_RST => rBin[2].ACLR
WR_RST => rBin[3].ACLR
WR_RST => rBin[4].ACLR
WR_RST => rBin[5].ACLR
WR_RST => rBin[6].ACLR
WR_RST => rBin[7].ACLR
WR_RST => rBin[8].ACLR
WR_RST => rBin[9].ACLR
WR_EN => Add0.IN10
WR_EN => Add1.IN10
WR_FULL <= rFull.DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[0] <= rPtr[0].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[1] <= rPtr[1].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[2] <= rPtr[2].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[3] <= rPtr[3].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[4] <= rPtr[4].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[5] <= rPtr[5].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[6] <= rPtr[6].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[7] <= rPtr[7].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[8] <= rPtr[8].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[9] <= rPtr[9].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR_P1[0] <= rPtrP1[0].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR_P1[1] <= rPtrP1[1].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR_P1[2] <= rPtrP1[2].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR_P1[3] <= rPtrP1[3].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR_P1[4] <= rPtrP1[4].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR_P1[5] <= rPtrP1[5].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR_P1[6] <= rPtrP1[6].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR_P1[7] <= rPtrP1[7].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR_P1[8] <= rPtrP1[8].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR_P1[9] <= rPtrP1[9].DB_MAX_OUTPUT_PORT_TYPE
CMP_FULL => rFull.OUTPUTSELECT
CMP_FULL => rFull2.DATAA


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo
CLK => ram_1clk_1w_1r:mem.CLK
CLK => provide_count.rCount[0].CLK
CLK => provide_count.rCount[1].CLK
CLK => provide_count.rCount[2].CLK
CLK => provide_count.rCount[3].CLK
CLK => provide_count.rCount[4].CLK
CLK => provide_count.rCount[5].CLK
CLK => provide_count.rCount[6].CLK
CLK => provide_count.rCount[7].CLK
CLK => provide_count.rCount[8].CLK
CLK => provide_count.rCount[9].CLK
CLK => provide_count.rCount[10].CLK
CLK => rFull.CLK
CLK => rEmpty.CLK
CLK => rRdPtrPlus1[0].CLK
CLK => rRdPtrPlus1[1].CLK
CLK => rRdPtrPlus1[2].CLK
CLK => rRdPtrPlus1[3].CLK
CLK => rRdPtrPlus1[4].CLK
CLK => rRdPtrPlus1[5].CLK
CLK => rRdPtrPlus1[6].CLK
CLK => rRdPtrPlus1[7].CLK
CLK => rRdPtrPlus1[8].CLK
CLK => rRdPtrPlus1[9].CLK
CLK => rRdPtrPlus1[10].CLK
CLK => rRdPtr[0].CLK
CLK => rRdPtr[1].CLK
CLK => rRdPtr[2].CLK
CLK => rRdPtr[3].CLK
CLK => rRdPtr[4].CLK
CLK => rRdPtr[5].CLK
CLK => rRdPtr[6].CLK
CLK => rRdPtr[7].CLK
CLK => rRdPtr[8].CLK
CLK => rRdPtr[9].CLK
CLK => rRdPtr[10].CLK
CLK => rWrPtrPlus1[0].CLK
CLK => rWrPtrPlus1[1].CLK
CLK => rWrPtrPlus1[2].CLK
CLK => rWrPtrPlus1[3].CLK
CLK => rWrPtrPlus1[4].CLK
CLK => rWrPtrPlus1[5].CLK
CLK => rWrPtrPlus1[6].CLK
CLK => rWrPtrPlus1[7].CLK
CLK => rWrPtrPlus1[8].CLK
CLK => rWrPtrPlus1[9].CLK
CLK => rWrPtrPlus1[10].CLK
CLK => rWrPtr[0].CLK
CLK => rWrPtr[1].CLK
CLK => rWrPtr[2].CLK
CLK => rWrPtr[3].CLK
CLK => rWrPtr[4].CLK
CLK => rWrPtr[5].CLK
CLK => rWrPtr[6].CLK
CLK => rWrPtr[7].CLK
CLK => rWrPtr[8].CLK
CLK => rWrPtr[9].CLK
CLK => rWrPtr[10].CLK
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rEmpty.OUTPUTSELECT
RST => rFull.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
WR_DATA[0] => ram_1clk_1w_1r:mem.DINA[0]
WR_DATA[1] => ram_1clk_1w_1r:mem.DINA[1]
WR_DATA[2] => ram_1clk_1w_1r:mem.DINA[2]
WR_DATA[3] => ram_1clk_1w_1r:mem.DINA[3]
WR_DATA[4] => ram_1clk_1w_1r:mem.DINA[4]
WR_DATA[5] => ram_1clk_1w_1r:mem.DINA[5]
WR_DATA[6] => ram_1clk_1w_1r:mem.DINA[6]
WR_DATA[7] => ram_1clk_1w_1r:mem.DINA[7]
WR_DATA[8] => ram_1clk_1w_1r:mem.DINA[8]
WR_DATA[9] => ram_1clk_1w_1r:mem.DINA[9]
WR_DATA[10] => ram_1clk_1w_1r:mem.DINA[10]
WR_DATA[11] => ram_1clk_1w_1r:mem.DINA[11]
WR_DATA[12] => ram_1clk_1w_1r:mem.DINA[12]
WR_DATA[13] => ram_1clk_1w_1r:mem.DINA[13]
WR_DATA[14] => ram_1clk_1w_1r:mem.DINA[14]
WR_DATA[15] => ram_1clk_1w_1r:mem.DINA[15]
WR_DATA[16] => ram_1clk_1w_1r:mem.DINA[16]
WR_DATA[17] => ram_1clk_1w_1r:mem.DINA[17]
WR_DATA[18] => ram_1clk_1w_1r:mem.DINA[18]
WR_DATA[19] => ram_1clk_1w_1r:mem.DINA[19]
WR_DATA[20] => ram_1clk_1w_1r:mem.DINA[20]
WR_DATA[21] => ram_1clk_1w_1r:mem.DINA[21]
WR_DATA[22] => ram_1clk_1w_1r:mem.DINA[22]
WR_DATA[23] => ram_1clk_1w_1r:mem.DINA[23]
WR_DATA[24] => ram_1clk_1w_1r:mem.DINA[24]
WR_DATA[25] => ram_1clk_1w_1r:mem.DINA[25]
WR_DATA[26] => ram_1clk_1w_1r:mem.DINA[26]
WR_DATA[27] => ram_1clk_1w_1r:mem.DINA[27]
WR_DATA[28] => ram_1clk_1w_1r:mem.DINA[28]
WR_DATA[29] => ram_1clk_1w_1r:mem.DINA[29]
WR_DATA[30] => ram_1clk_1w_1r:mem.DINA[30]
WR_DATA[31] => ram_1clk_1w_1r:mem.DINA[31]
WR_DATA[32] => ram_1clk_1w_1r:mem.DINA[32]
WR_DATA[33] => ram_1clk_1w_1r:mem.DINA[33]
WR_DATA[34] => ram_1clk_1w_1r:mem.DINA[34]
WR_DATA[35] => ram_1clk_1w_1r:mem.DINA[35]
WR_DATA[36] => ram_1clk_1w_1r:mem.DINA[36]
WR_DATA[37] => ram_1clk_1w_1r:mem.DINA[37]
WR_DATA[38] => ram_1clk_1w_1r:mem.DINA[38]
WR_DATA[39] => ram_1clk_1w_1r:mem.DINA[39]
WR_DATA[40] => ram_1clk_1w_1r:mem.DINA[40]
WR_DATA[41] => ram_1clk_1w_1r:mem.DINA[41]
WR_DATA[42] => ram_1clk_1w_1r:mem.DINA[42]
WR_DATA[43] => ram_1clk_1w_1r:mem.DINA[43]
WR_DATA[44] => ram_1clk_1w_1r:mem.DINA[44]
WR_DATA[45] => ram_1clk_1w_1r:mem.DINA[45]
WR_DATA[46] => ram_1clk_1w_1r:mem.DINA[46]
WR_DATA[47] => ram_1clk_1w_1r:mem.DINA[47]
WR_DATA[48] => ram_1clk_1w_1r:mem.DINA[48]
WR_DATA[49] => ram_1clk_1w_1r:mem.DINA[49]
WR_DATA[50] => ram_1clk_1w_1r:mem.DINA[50]
WR_DATA[51] => ram_1clk_1w_1r:mem.DINA[51]
WR_DATA[52] => ram_1clk_1w_1r:mem.DINA[52]
WR_DATA[53] => ram_1clk_1w_1r:mem.DINA[53]
WR_DATA[54] => ram_1clk_1w_1r:mem.DINA[54]
WR_DATA[55] => ram_1clk_1w_1r:mem.DINA[55]
WR_DATA[56] => ram_1clk_1w_1r:mem.DINA[56]
WR_DATA[57] => ram_1clk_1w_1r:mem.DINA[57]
WR_DATA[58] => ram_1clk_1w_1r:mem.DINA[58]
WR_DATA[59] => ram_1clk_1w_1r:mem.DINA[59]
WR_DATA[60] => ram_1clk_1w_1r:mem.DINA[60]
WR_DATA[61] => ram_1clk_1w_1r:mem.DINA[61]
WR_DATA[62] => ram_1clk_1w_1r:mem.DINA[62]
WR_DATA[63] => ram_1clk_1w_1r:mem.DINA[63]
WR_EN => comb.IN1
WR_EN => always1.IN1
WR_EN => _rFull.IN1
RD_DATA[0] <= ram_1clk_1w_1r:mem.DOUTB[0]
RD_DATA[1] <= ram_1clk_1w_1r:mem.DOUTB[1]
RD_DATA[2] <= ram_1clk_1w_1r:mem.DOUTB[2]
RD_DATA[3] <= ram_1clk_1w_1r:mem.DOUTB[3]
RD_DATA[4] <= ram_1clk_1w_1r:mem.DOUTB[4]
RD_DATA[5] <= ram_1clk_1w_1r:mem.DOUTB[5]
RD_DATA[6] <= ram_1clk_1w_1r:mem.DOUTB[6]
RD_DATA[7] <= ram_1clk_1w_1r:mem.DOUTB[7]
RD_DATA[8] <= ram_1clk_1w_1r:mem.DOUTB[8]
RD_DATA[9] <= ram_1clk_1w_1r:mem.DOUTB[9]
RD_DATA[10] <= ram_1clk_1w_1r:mem.DOUTB[10]
RD_DATA[11] <= ram_1clk_1w_1r:mem.DOUTB[11]
RD_DATA[12] <= ram_1clk_1w_1r:mem.DOUTB[12]
RD_DATA[13] <= ram_1clk_1w_1r:mem.DOUTB[13]
RD_DATA[14] <= ram_1clk_1w_1r:mem.DOUTB[14]
RD_DATA[15] <= ram_1clk_1w_1r:mem.DOUTB[15]
RD_DATA[16] <= ram_1clk_1w_1r:mem.DOUTB[16]
RD_DATA[17] <= ram_1clk_1w_1r:mem.DOUTB[17]
RD_DATA[18] <= ram_1clk_1w_1r:mem.DOUTB[18]
RD_DATA[19] <= ram_1clk_1w_1r:mem.DOUTB[19]
RD_DATA[20] <= ram_1clk_1w_1r:mem.DOUTB[20]
RD_DATA[21] <= ram_1clk_1w_1r:mem.DOUTB[21]
RD_DATA[22] <= ram_1clk_1w_1r:mem.DOUTB[22]
RD_DATA[23] <= ram_1clk_1w_1r:mem.DOUTB[23]
RD_DATA[24] <= ram_1clk_1w_1r:mem.DOUTB[24]
RD_DATA[25] <= ram_1clk_1w_1r:mem.DOUTB[25]
RD_DATA[26] <= ram_1clk_1w_1r:mem.DOUTB[26]
RD_DATA[27] <= ram_1clk_1w_1r:mem.DOUTB[27]
RD_DATA[28] <= ram_1clk_1w_1r:mem.DOUTB[28]
RD_DATA[29] <= ram_1clk_1w_1r:mem.DOUTB[29]
RD_DATA[30] <= ram_1clk_1w_1r:mem.DOUTB[30]
RD_DATA[31] <= ram_1clk_1w_1r:mem.DOUTB[31]
RD_DATA[32] <= ram_1clk_1w_1r:mem.DOUTB[32]
RD_DATA[33] <= ram_1clk_1w_1r:mem.DOUTB[33]
RD_DATA[34] <= ram_1clk_1w_1r:mem.DOUTB[34]
RD_DATA[35] <= ram_1clk_1w_1r:mem.DOUTB[35]
RD_DATA[36] <= ram_1clk_1w_1r:mem.DOUTB[36]
RD_DATA[37] <= ram_1clk_1w_1r:mem.DOUTB[37]
RD_DATA[38] <= ram_1clk_1w_1r:mem.DOUTB[38]
RD_DATA[39] <= ram_1clk_1w_1r:mem.DOUTB[39]
RD_DATA[40] <= ram_1clk_1w_1r:mem.DOUTB[40]
RD_DATA[41] <= ram_1clk_1w_1r:mem.DOUTB[41]
RD_DATA[42] <= ram_1clk_1w_1r:mem.DOUTB[42]
RD_DATA[43] <= ram_1clk_1w_1r:mem.DOUTB[43]
RD_DATA[44] <= ram_1clk_1w_1r:mem.DOUTB[44]
RD_DATA[45] <= ram_1clk_1w_1r:mem.DOUTB[45]
RD_DATA[46] <= ram_1clk_1w_1r:mem.DOUTB[46]
RD_DATA[47] <= ram_1clk_1w_1r:mem.DOUTB[47]
RD_DATA[48] <= ram_1clk_1w_1r:mem.DOUTB[48]
RD_DATA[49] <= ram_1clk_1w_1r:mem.DOUTB[49]
RD_DATA[50] <= ram_1clk_1w_1r:mem.DOUTB[50]
RD_DATA[51] <= ram_1clk_1w_1r:mem.DOUTB[51]
RD_DATA[52] <= ram_1clk_1w_1r:mem.DOUTB[52]
RD_DATA[53] <= ram_1clk_1w_1r:mem.DOUTB[53]
RD_DATA[54] <= ram_1clk_1w_1r:mem.DOUTB[54]
RD_DATA[55] <= ram_1clk_1w_1r:mem.DOUTB[55]
RD_DATA[56] <= ram_1clk_1w_1r:mem.DOUTB[56]
RD_DATA[57] <= ram_1clk_1w_1r:mem.DOUTB[57]
RD_DATA[58] <= ram_1clk_1w_1r:mem.DOUTB[58]
RD_DATA[59] <= ram_1clk_1w_1r:mem.DOUTB[59]
RD_DATA[60] <= ram_1clk_1w_1r:mem.DOUTB[60]
RD_DATA[61] <= ram_1clk_1w_1r:mem.DOUTB[61]
RD_DATA[62] <= ram_1clk_1w_1r:mem.DOUTB[62]
RD_DATA[63] <= ram_1clk_1w_1r:mem.DOUTB[63]
RD_EN => _rEmpty.IN1
FULL <= rFull.DB_MAX_OUTPUT_PORT_TYPE
EMPTY <= rEmpty.DB_MAX_OUTPUT_PORT_TYPE
COUNT[0] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[1] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[2] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[3] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[4] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[5] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[6] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[7] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[8] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[9] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[10] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem
CLK => rRAM.we_a.CLK
CLK => rRAM.waddr_a[9].CLK
CLK => rRAM.waddr_a[8].CLK
CLK => rRAM.waddr_a[7].CLK
CLK => rRAM.waddr_a[6].CLK
CLK => rRAM.waddr_a[5].CLK
CLK => rRAM.waddr_a[4].CLK
CLK => rRAM.waddr_a[3].CLK
CLK => rRAM.waddr_a[2].CLK
CLK => rRAM.waddr_a[1].CLK
CLK => rRAM.waddr_a[0].CLK
CLK => rRAM.data_a[63].CLK
CLK => rRAM.data_a[62].CLK
CLK => rRAM.data_a[61].CLK
CLK => rRAM.data_a[60].CLK
CLK => rRAM.data_a[59].CLK
CLK => rRAM.data_a[58].CLK
CLK => rRAM.data_a[57].CLK
CLK => rRAM.data_a[56].CLK
CLK => rRAM.data_a[55].CLK
CLK => rRAM.data_a[54].CLK
CLK => rRAM.data_a[53].CLK
CLK => rRAM.data_a[52].CLK
CLK => rRAM.data_a[51].CLK
CLK => rRAM.data_a[50].CLK
CLK => rRAM.data_a[49].CLK
CLK => rRAM.data_a[48].CLK
CLK => rRAM.data_a[47].CLK
CLK => rRAM.data_a[46].CLK
CLK => rRAM.data_a[45].CLK
CLK => rRAM.data_a[44].CLK
CLK => rRAM.data_a[43].CLK
CLK => rRAM.data_a[42].CLK
CLK => rRAM.data_a[41].CLK
CLK => rRAM.data_a[40].CLK
CLK => rRAM.data_a[39].CLK
CLK => rRAM.data_a[38].CLK
CLK => rRAM.data_a[37].CLK
CLK => rRAM.data_a[36].CLK
CLK => rRAM.data_a[35].CLK
CLK => rRAM.data_a[34].CLK
CLK => rRAM.data_a[33].CLK
CLK => rRAM.data_a[32].CLK
CLK => rRAM.data_a[31].CLK
CLK => rRAM.data_a[30].CLK
CLK => rRAM.data_a[29].CLK
CLK => rRAM.data_a[28].CLK
CLK => rRAM.data_a[27].CLK
CLK => rRAM.data_a[26].CLK
CLK => rRAM.data_a[25].CLK
CLK => rRAM.data_a[24].CLK
CLK => rRAM.data_a[23].CLK
CLK => rRAM.data_a[22].CLK
CLK => rRAM.data_a[21].CLK
CLK => rRAM.data_a[20].CLK
CLK => rRAM.data_a[19].CLK
CLK => rRAM.data_a[18].CLK
CLK => rRAM.data_a[17].CLK
CLK => rRAM.data_a[16].CLK
CLK => rRAM.data_a[15].CLK
CLK => rRAM.data_a[14].CLK
CLK => rRAM.data_a[13].CLK
CLK => rRAM.data_a[12].CLK
CLK => rRAM.data_a[11].CLK
CLK => rRAM.data_a[10].CLK
CLK => rRAM.data_a[9].CLK
CLK => rRAM.data_a[8].CLK
CLK => rRAM.data_a[7].CLK
CLK => rRAM.data_a[6].CLK
CLK => rRAM.data_a[5].CLK
CLK => rRAM.data_a[4].CLK
CLK => rRAM.data_a[3].CLK
CLK => rRAM.data_a[2].CLK
CLK => rRAM.data_a[1].CLK
CLK => rRAM.data_a[0].CLK
CLK => rDout[0].CLK
CLK => rDout[1].CLK
CLK => rDout[2].CLK
CLK => rDout[3].CLK
CLK => rDout[4].CLK
CLK => rDout[5].CLK
CLK => rDout[6].CLK
CLK => rDout[7].CLK
CLK => rDout[8].CLK
CLK => rDout[9].CLK
CLK => rDout[10].CLK
CLK => rDout[11].CLK
CLK => rDout[12].CLK
CLK => rDout[13].CLK
CLK => rDout[14].CLK
CLK => rDout[15].CLK
CLK => rDout[16].CLK
CLK => rDout[17].CLK
CLK => rDout[18].CLK
CLK => rDout[19].CLK
CLK => rDout[20].CLK
CLK => rDout[21].CLK
CLK => rDout[22].CLK
CLK => rDout[23].CLK
CLK => rDout[24].CLK
CLK => rDout[25].CLK
CLK => rDout[26].CLK
CLK => rDout[27].CLK
CLK => rDout[28].CLK
CLK => rDout[29].CLK
CLK => rDout[30].CLK
CLK => rDout[31].CLK
CLK => rDout[32].CLK
CLK => rDout[33].CLK
CLK => rDout[34].CLK
CLK => rDout[35].CLK
CLK => rDout[36].CLK
CLK => rDout[37].CLK
CLK => rDout[38].CLK
CLK => rDout[39].CLK
CLK => rDout[40].CLK
CLK => rDout[41].CLK
CLK => rDout[42].CLK
CLK => rDout[43].CLK
CLK => rDout[44].CLK
CLK => rDout[45].CLK
CLK => rDout[46].CLK
CLK => rDout[47].CLK
CLK => rDout[48].CLK
CLK => rDout[49].CLK
CLK => rDout[50].CLK
CLK => rDout[51].CLK
CLK => rDout[52].CLK
CLK => rDout[53].CLK
CLK => rDout[54].CLK
CLK => rDout[55].CLK
CLK => rDout[56].CLK
CLK => rDout[57].CLK
CLK => rDout[58].CLK
CLK => rDout[59].CLK
CLK => rDout[60].CLK
CLK => rDout[61].CLK
CLK => rDout[62].CLK
CLK => rDout[63].CLK
CLK => rRAM.CLK0
ADDRA[0] => rRAM.waddr_a[0].DATAIN
ADDRA[0] => rRAM.WADDR
ADDRA[1] => rRAM.waddr_a[1].DATAIN
ADDRA[1] => rRAM.WADDR1
ADDRA[2] => rRAM.waddr_a[2].DATAIN
ADDRA[2] => rRAM.WADDR2
ADDRA[3] => rRAM.waddr_a[3].DATAIN
ADDRA[3] => rRAM.WADDR3
ADDRA[4] => rRAM.waddr_a[4].DATAIN
ADDRA[4] => rRAM.WADDR4
ADDRA[5] => rRAM.waddr_a[5].DATAIN
ADDRA[5] => rRAM.WADDR5
ADDRA[6] => rRAM.waddr_a[6].DATAIN
ADDRA[6] => rRAM.WADDR6
ADDRA[7] => rRAM.waddr_a[7].DATAIN
ADDRA[7] => rRAM.WADDR7
ADDRA[8] => rRAM.waddr_a[8].DATAIN
ADDRA[8] => rRAM.WADDR8
ADDRA[9] => rRAM.waddr_a[9].DATAIN
ADDRA[9] => rRAM.WADDR9
WEA => rRAM.we_a.DATAIN
WEA => rRAM.WE
ADDRB[0] => rRAM.RADDR
ADDRB[1] => rRAM.RADDR1
ADDRB[2] => rRAM.RADDR2
ADDRB[3] => rRAM.RADDR3
ADDRB[4] => rRAM.RADDR4
ADDRB[5] => rRAM.RADDR5
ADDRB[6] => rRAM.RADDR6
ADDRB[7] => rRAM.RADDR7
ADDRB[8] => rRAM.RADDR8
ADDRB[9] => rRAM.RADDR9
DINA[0] => rRAM.data_a[0].DATAIN
DINA[0] => rRAM.DATAIN
DINA[1] => rRAM.data_a[1].DATAIN
DINA[1] => rRAM.DATAIN1
DINA[2] => rRAM.data_a[2].DATAIN
DINA[2] => rRAM.DATAIN2
DINA[3] => rRAM.data_a[3].DATAIN
DINA[3] => rRAM.DATAIN3
DINA[4] => rRAM.data_a[4].DATAIN
DINA[4] => rRAM.DATAIN4
DINA[5] => rRAM.data_a[5].DATAIN
DINA[5] => rRAM.DATAIN5
DINA[6] => rRAM.data_a[6].DATAIN
DINA[6] => rRAM.DATAIN6
DINA[7] => rRAM.data_a[7].DATAIN
DINA[7] => rRAM.DATAIN7
DINA[8] => rRAM.data_a[8].DATAIN
DINA[8] => rRAM.DATAIN8
DINA[9] => rRAM.data_a[9].DATAIN
DINA[9] => rRAM.DATAIN9
DINA[10] => rRAM.data_a[10].DATAIN
DINA[10] => rRAM.DATAIN10
DINA[11] => rRAM.data_a[11].DATAIN
DINA[11] => rRAM.DATAIN11
DINA[12] => rRAM.data_a[12].DATAIN
DINA[12] => rRAM.DATAIN12
DINA[13] => rRAM.data_a[13].DATAIN
DINA[13] => rRAM.DATAIN13
DINA[14] => rRAM.data_a[14].DATAIN
DINA[14] => rRAM.DATAIN14
DINA[15] => rRAM.data_a[15].DATAIN
DINA[15] => rRAM.DATAIN15
DINA[16] => rRAM.data_a[16].DATAIN
DINA[16] => rRAM.DATAIN16
DINA[17] => rRAM.data_a[17].DATAIN
DINA[17] => rRAM.DATAIN17
DINA[18] => rRAM.data_a[18].DATAIN
DINA[18] => rRAM.DATAIN18
DINA[19] => rRAM.data_a[19].DATAIN
DINA[19] => rRAM.DATAIN19
DINA[20] => rRAM.data_a[20].DATAIN
DINA[20] => rRAM.DATAIN20
DINA[21] => rRAM.data_a[21].DATAIN
DINA[21] => rRAM.DATAIN21
DINA[22] => rRAM.data_a[22].DATAIN
DINA[22] => rRAM.DATAIN22
DINA[23] => rRAM.data_a[23].DATAIN
DINA[23] => rRAM.DATAIN23
DINA[24] => rRAM.data_a[24].DATAIN
DINA[24] => rRAM.DATAIN24
DINA[25] => rRAM.data_a[25].DATAIN
DINA[25] => rRAM.DATAIN25
DINA[26] => rRAM.data_a[26].DATAIN
DINA[26] => rRAM.DATAIN26
DINA[27] => rRAM.data_a[27].DATAIN
DINA[27] => rRAM.DATAIN27
DINA[28] => rRAM.data_a[28].DATAIN
DINA[28] => rRAM.DATAIN28
DINA[29] => rRAM.data_a[29].DATAIN
DINA[29] => rRAM.DATAIN29
DINA[30] => rRAM.data_a[30].DATAIN
DINA[30] => rRAM.DATAIN30
DINA[31] => rRAM.data_a[31].DATAIN
DINA[31] => rRAM.DATAIN31
DINA[32] => rRAM.data_a[32].DATAIN
DINA[32] => rRAM.DATAIN32
DINA[33] => rRAM.data_a[33].DATAIN
DINA[33] => rRAM.DATAIN33
DINA[34] => rRAM.data_a[34].DATAIN
DINA[34] => rRAM.DATAIN34
DINA[35] => rRAM.data_a[35].DATAIN
DINA[35] => rRAM.DATAIN35
DINA[36] => rRAM.data_a[36].DATAIN
DINA[36] => rRAM.DATAIN36
DINA[37] => rRAM.data_a[37].DATAIN
DINA[37] => rRAM.DATAIN37
DINA[38] => rRAM.data_a[38].DATAIN
DINA[38] => rRAM.DATAIN38
DINA[39] => rRAM.data_a[39].DATAIN
DINA[39] => rRAM.DATAIN39
DINA[40] => rRAM.data_a[40].DATAIN
DINA[40] => rRAM.DATAIN40
DINA[41] => rRAM.data_a[41].DATAIN
DINA[41] => rRAM.DATAIN41
DINA[42] => rRAM.data_a[42].DATAIN
DINA[42] => rRAM.DATAIN42
DINA[43] => rRAM.data_a[43].DATAIN
DINA[43] => rRAM.DATAIN43
DINA[44] => rRAM.data_a[44].DATAIN
DINA[44] => rRAM.DATAIN44
DINA[45] => rRAM.data_a[45].DATAIN
DINA[45] => rRAM.DATAIN45
DINA[46] => rRAM.data_a[46].DATAIN
DINA[46] => rRAM.DATAIN46
DINA[47] => rRAM.data_a[47].DATAIN
DINA[47] => rRAM.DATAIN47
DINA[48] => rRAM.data_a[48].DATAIN
DINA[48] => rRAM.DATAIN48
DINA[49] => rRAM.data_a[49].DATAIN
DINA[49] => rRAM.DATAIN49
DINA[50] => rRAM.data_a[50].DATAIN
DINA[50] => rRAM.DATAIN50
DINA[51] => rRAM.data_a[51].DATAIN
DINA[51] => rRAM.DATAIN51
DINA[52] => rRAM.data_a[52].DATAIN
DINA[52] => rRAM.DATAIN52
DINA[53] => rRAM.data_a[53].DATAIN
DINA[53] => rRAM.DATAIN53
DINA[54] => rRAM.data_a[54].DATAIN
DINA[54] => rRAM.DATAIN54
DINA[55] => rRAM.data_a[55].DATAIN
DINA[55] => rRAM.DATAIN55
DINA[56] => rRAM.data_a[56].DATAIN
DINA[56] => rRAM.DATAIN56
DINA[57] => rRAM.data_a[57].DATAIN
DINA[57] => rRAM.DATAIN57
DINA[58] => rRAM.data_a[58].DATAIN
DINA[58] => rRAM.DATAIN58
DINA[59] => rRAM.data_a[59].DATAIN
DINA[59] => rRAM.DATAIN59
DINA[60] => rRAM.data_a[60].DATAIN
DINA[60] => rRAM.DATAIN60
DINA[61] => rRAM.data_a[61].DATAIN
DINA[61] => rRAM.DATAIN61
DINA[62] => rRAM.data_a[62].DATAIN
DINA[62] => rRAM.DATAIN62
DINA[63] => rRAM.data_a[63].DATAIN
DINA[63] => rRAM.DATAIN63
DOUTB[0] <= rDout[0].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[1] <= rDout[1].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[2] <= rDout[2].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[3] <= rDout[3].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[4] <= rDout[4].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[5] <= rDout[5].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[6] <= rDout[6].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[7] <= rDout[7].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[8] <= rDout[8].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[9] <= rDout[9].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[10] <= rDout[10].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[11] <= rDout[11].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[12] <= rDout[12].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[13] <= rDout[13].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[14] <= rDout[14].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[15] <= rDout[15].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[16] <= rDout[16].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[17] <= rDout[17].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[18] <= rDout[18].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[19] <= rDout[19].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[20] <= rDout[20].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[21] <= rDout[21].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[22] <= rDout[22].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[23] <= rDout[23].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[24] <= rDout[24].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[25] <= rDout[25].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[26] <= rDout[26].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[27] <= rDout[27].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[28] <= rDout[28].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[29] <= rDout[29].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[30] <= rDout[30].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[31] <= rDout[31].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[32] <= rDout[32].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[33] <= rDout[33].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[34] <= rDout[34].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[35] <= rDout[35].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[36] <= rDout[36].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[37] <= rDout[37].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[38] <= rDout[38].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[39] <= rDout[39].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[40] <= rDout[40].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[41] <= rDout[41].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[42] <= rDout[42].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[43] <= rDout[43].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[44] <= rDout[44].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[45] <= rDout[45].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[46] <= rDout[46].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[47] <= rDout[47].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[48] <= rDout[48].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[49] <= rDout[49].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[50] <= rDout[50].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[51] <= rDout[51].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[52] <= rDout[52].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[53] <= rDout[53].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[54] <= rDout[54].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[55] <= rDout[55].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[56] <= rDout[56].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[57] <= rDout[57].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[58] <= rDout[58].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[59] <= rDout[59].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[60] <= rDout[60].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[61] <= rDout[61].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[62] <= rDout[62].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[63] <= rDout[63].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo
CLK => ram_1clk_1w_1r:mem.CLK
CLK => provide_count.rCount[0].CLK
CLK => provide_count.rCount[1].CLK
CLK => provide_count.rCount[2].CLK
CLK => provide_count.rCount[3].CLK
CLK => provide_count.rCount[4].CLK
CLK => provide_count.rCount[5].CLK
CLK => provide_count.rCount[6].CLK
CLK => provide_count.rCount[7].CLK
CLK => provide_count.rCount[8].CLK
CLK => provide_count.rCount[9].CLK
CLK => provide_count.rCount[10].CLK
CLK => rFull.CLK
CLK => rEmpty.CLK
CLK => rRdPtrPlus1[0].CLK
CLK => rRdPtrPlus1[1].CLK
CLK => rRdPtrPlus1[2].CLK
CLK => rRdPtrPlus1[3].CLK
CLK => rRdPtrPlus1[4].CLK
CLK => rRdPtrPlus1[5].CLK
CLK => rRdPtrPlus1[6].CLK
CLK => rRdPtrPlus1[7].CLK
CLK => rRdPtrPlus1[8].CLK
CLK => rRdPtrPlus1[9].CLK
CLK => rRdPtrPlus1[10].CLK
CLK => rRdPtr[0].CLK
CLK => rRdPtr[1].CLK
CLK => rRdPtr[2].CLK
CLK => rRdPtr[3].CLK
CLK => rRdPtr[4].CLK
CLK => rRdPtr[5].CLK
CLK => rRdPtr[6].CLK
CLK => rRdPtr[7].CLK
CLK => rRdPtr[8].CLK
CLK => rRdPtr[9].CLK
CLK => rRdPtr[10].CLK
CLK => rWrPtrPlus1[0].CLK
CLK => rWrPtrPlus1[1].CLK
CLK => rWrPtrPlus1[2].CLK
CLK => rWrPtrPlus1[3].CLK
CLK => rWrPtrPlus1[4].CLK
CLK => rWrPtrPlus1[5].CLK
CLK => rWrPtrPlus1[6].CLK
CLK => rWrPtrPlus1[7].CLK
CLK => rWrPtrPlus1[8].CLK
CLK => rWrPtrPlus1[9].CLK
CLK => rWrPtrPlus1[10].CLK
CLK => rWrPtr[0].CLK
CLK => rWrPtr[1].CLK
CLK => rWrPtr[2].CLK
CLK => rWrPtr[3].CLK
CLK => rWrPtr[4].CLK
CLK => rWrPtr[5].CLK
CLK => rWrPtr[6].CLK
CLK => rWrPtr[7].CLK
CLK => rWrPtr[8].CLK
CLK => rWrPtr[9].CLK
CLK => rWrPtr[10].CLK
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rEmpty.OUTPUTSELECT
RST => rFull.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
WR_DATA[0] => ram_1clk_1w_1r:mem.DINA[0]
WR_DATA[1] => ram_1clk_1w_1r:mem.DINA[1]
WR_DATA[2] => ram_1clk_1w_1r:mem.DINA[2]
WR_DATA[3] => ram_1clk_1w_1r:mem.DINA[3]
WR_DATA[4] => ram_1clk_1w_1r:mem.DINA[4]
WR_DATA[5] => ram_1clk_1w_1r:mem.DINA[5]
WR_DATA[6] => ram_1clk_1w_1r:mem.DINA[6]
WR_DATA[7] => ram_1clk_1w_1r:mem.DINA[7]
WR_DATA[8] => ram_1clk_1w_1r:mem.DINA[8]
WR_DATA[9] => ram_1clk_1w_1r:mem.DINA[9]
WR_DATA[10] => ram_1clk_1w_1r:mem.DINA[10]
WR_DATA[11] => ram_1clk_1w_1r:mem.DINA[11]
WR_DATA[12] => ram_1clk_1w_1r:mem.DINA[12]
WR_DATA[13] => ram_1clk_1w_1r:mem.DINA[13]
WR_DATA[14] => ram_1clk_1w_1r:mem.DINA[14]
WR_DATA[15] => ram_1clk_1w_1r:mem.DINA[15]
WR_DATA[16] => ram_1clk_1w_1r:mem.DINA[16]
WR_DATA[17] => ram_1clk_1w_1r:mem.DINA[17]
WR_DATA[18] => ram_1clk_1w_1r:mem.DINA[18]
WR_DATA[19] => ram_1clk_1w_1r:mem.DINA[19]
WR_DATA[20] => ram_1clk_1w_1r:mem.DINA[20]
WR_DATA[21] => ram_1clk_1w_1r:mem.DINA[21]
WR_DATA[22] => ram_1clk_1w_1r:mem.DINA[22]
WR_DATA[23] => ram_1clk_1w_1r:mem.DINA[23]
WR_DATA[24] => ram_1clk_1w_1r:mem.DINA[24]
WR_DATA[25] => ram_1clk_1w_1r:mem.DINA[25]
WR_DATA[26] => ram_1clk_1w_1r:mem.DINA[26]
WR_DATA[27] => ram_1clk_1w_1r:mem.DINA[27]
WR_DATA[28] => ram_1clk_1w_1r:mem.DINA[28]
WR_DATA[29] => ram_1clk_1w_1r:mem.DINA[29]
WR_DATA[30] => ram_1clk_1w_1r:mem.DINA[30]
WR_DATA[31] => ram_1clk_1w_1r:mem.DINA[31]
WR_DATA[32] => ram_1clk_1w_1r:mem.DINA[32]
WR_DATA[33] => ram_1clk_1w_1r:mem.DINA[33]
WR_DATA[34] => ram_1clk_1w_1r:mem.DINA[34]
WR_DATA[35] => ram_1clk_1w_1r:mem.DINA[35]
WR_DATA[36] => ram_1clk_1w_1r:mem.DINA[36]
WR_DATA[37] => ram_1clk_1w_1r:mem.DINA[37]
WR_DATA[38] => ram_1clk_1w_1r:mem.DINA[38]
WR_DATA[39] => ram_1clk_1w_1r:mem.DINA[39]
WR_DATA[40] => ram_1clk_1w_1r:mem.DINA[40]
WR_DATA[41] => ram_1clk_1w_1r:mem.DINA[41]
WR_DATA[42] => ram_1clk_1w_1r:mem.DINA[42]
WR_DATA[43] => ram_1clk_1w_1r:mem.DINA[43]
WR_DATA[44] => ram_1clk_1w_1r:mem.DINA[44]
WR_DATA[45] => ram_1clk_1w_1r:mem.DINA[45]
WR_DATA[46] => ram_1clk_1w_1r:mem.DINA[46]
WR_DATA[47] => ram_1clk_1w_1r:mem.DINA[47]
WR_DATA[48] => ram_1clk_1w_1r:mem.DINA[48]
WR_DATA[49] => ram_1clk_1w_1r:mem.DINA[49]
WR_DATA[50] => ram_1clk_1w_1r:mem.DINA[50]
WR_DATA[51] => ram_1clk_1w_1r:mem.DINA[51]
WR_DATA[52] => ram_1clk_1w_1r:mem.DINA[52]
WR_DATA[53] => ram_1clk_1w_1r:mem.DINA[53]
WR_DATA[54] => ram_1clk_1w_1r:mem.DINA[54]
WR_DATA[55] => ram_1clk_1w_1r:mem.DINA[55]
WR_DATA[56] => ram_1clk_1w_1r:mem.DINA[56]
WR_DATA[57] => ram_1clk_1w_1r:mem.DINA[57]
WR_DATA[58] => ram_1clk_1w_1r:mem.DINA[58]
WR_DATA[59] => ram_1clk_1w_1r:mem.DINA[59]
WR_DATA[60] => ram_1clk_1w_1r:mem.DINA[60]
WR_DATA[61] => ram_1clk_1w_1r:mem.DINA[61]
WR_DATA[62] => ram_1clk_1w_1r:mem.DINA[62]
WR_DATA[63] => ram_1clk_1w_1r:mem.DINA[63]
WR_EN => comb.IN1
WR_EN => always1.IN1
WR_EN => _rFull.IN1
RD_DATA[0] <= ram_1clk_1w_1r:mem.DOUTB[0]
RD_DATA[1] <= ram_1clk_1w_1r:mem.DOUTB[1]
RD_DATA[2] <= ram_1clk_1w_1r:mem.DOUTB[2]
RD_DATA[3] <= ram_1clk_1w_1r:mem.DOUTB[3]
RD_DATA[4] <= ram_1clk_1w_1r:mem.DOUTB[4]
RD_DATA[5] <= ram_1clk_1w_1r:mem.DOUTB[5]
RD_DATA[6] <= ram_1clk_1w_1r:mem.DOUTB[6]
RD_DATA[7] <= ram_1clk_1w_1r:mem.DOUTB[7]
RD_DATA[8] <= ram_1clk_1w_1r:mem.DOUTB[8]
RD_DATA[9] <= ram_1clk_1w_1r:mem.DOUTB[9]
RD_DATA[10] <= ram_1clk_1w_1r:mem.DOUTB[10]
RD_DATA[11] <= ram_1clk_1w_1r:mem.DOUTB[11]
RD_DATA[12] <= ram_1clk_1w_1r:mem.DOUTB[12]
RD_DATA[13] <= ram_1clk_1w_1r:mem.DOUTB[13]
RD_DATA[14] <= ram_1clk_1w_1r:mem.DOUTB[14]
RD_DATA[15] <= ram_1clk_1w_1r:mem.DOUTB[15]
RD_DATA[16] <= ram_1clk_1w_1r:mem.DOUTB[16]
RD_DATA[17] <= ram_1clk_1w_1r:mem.DOUTB[17]
RD_DATA[18] <= ram_1clk_1w_1r:mem.DOUTB[18]
RD_DATA[19] <= ram_1clk_1w_1r:mem.DOUTB[19]
RD_DATA[20] <= ram_1clk_1w_1r:mem.DOUTB[20]
RD_DATA[21] <= ram_1clk_1w_1r:mem.DOUTB[21]
RD_DATA[22] <= ram_1clk_1w_1r:mem.DOUTB[22]
RD_DATA[23] <= ram_1clk_1w_1r:mem.DOUTB[23]
RD_DATA[24] <= ram_1clk_1w_1r:mem.DOUTB[24]
RD_DATA[25] <= ram_1clk_1w_1r:mem.DOUTB[25]
RD_DATA[26] <= ram_1clk_1w_1r:mem.DOUTB[26]
RD_DATA[27] <= ram_1clk_1w_1r:mem.DOUTB[27]
RD_DATA[28] <= ram_1clk_1w_1r:mem.DOUTB[28]
RD_DATA[29] <= ram_1clk_1w_1r:mem.DOUTB[29]
RD_DATA[30] <= ram_1clk_1w_1r:mem.DOUTB[30]
RD_DATA[31] <= ram_1clk_1w_1r:mem.DOUTB[31]
RD_DATA[32] <= ram_1clk_1w_1r:mem.DOUTB[32]
RD_DATA[33] <= ram_1clk_1w_1r:mem.DOUTB[33]
RD_DATA[34] <= ram_1clk_1w_1r:mem.DOUTB[34]
RD_DATA[35] <= ram_1clk_1w_1r:mem.DOUTB[35]
RD_DATA[36] <= ram_1clk_1w_1r:mem.DOUTB[36]
RD_DATA[37] <= ram_1clk_1w_1r:mem.DOUTB[37]
RD_DATA[38] <= ram_1clk_1w_1r:mem.DOUTB[38]
RD_DATA[39] <= ram_1clk_1w_1r:mem.DOUTB[39]
RD_DATA[40] <= ram_1clk_1w_1r:mem.DOUTB[40]
RD_DATA[41] <= ram_1clk_1w_1r:mem.DOUTB[41]
RD_DATA[42] <= ram_1clk_1w_1r:mem.DOUTB[42]
RD_DATA[43] <= ram_1clk_1w_1r:mem.DOUTB[43]
RD_DATA[44] <= ram_1clk_1w_1r:mem.DOUTB[44]
RD_DATA[45] <= ram_1clk_1w_1r:mem.DOUTB[45]
RD_DATA[46] <= ram_1clk_1w_1r:mem.DOUTB[46]
RD_DATA[47] <= ram_1clk_1w_1r:mem.DOUTB[47]
RD_DATA[48] <= ram_1clk_1w_1r:mem.DOUTB[48]
RD_DATA[49] <= ram_1clk_1w_1r:mem.DOUTB[49]
RD_DATA[50] <= ram_1clk_1w_1r:mem.DOUTB[50]
RD_DATA[51] <= ram_1clk_1w_1r:mem.DOUTB[51]
RD_DATA[52] <= ram_1clk_1w_1r:mem.DOUTB[52]
RD_DATA[53] <= ram_1clk_1w_1r:mem.DOUTB[53]
RD_DATA[54] <= ram_1clk_1w_1r:mem.DOUTB[54]
RD_DATA[55] <= ram_1clk_1w_1r:mem.DOUTB[55]
RD_DATA[56] <= ram_1clk_1w_1r:mem.DOUTB[56]
RD_DATA[57] <= ram_1clk_1w_1r:mem.DOUTB[57]
RD_DATA[58] <= ram_1clk_1w_1r:mem.DOUTB[58]
RD_DATA[59] <= ram_1clk_1w_1r:mem.DOUTB[59]
RD_DATA[60] <= ram_1clk_1w_1r:mem.DOUTB[60]
RD_DATA[61] <= ram_1clk_1w_1r:mem.DOUTB[61]
RD_DATA[62] <= ram_1clk_1w_1r:mem.DOUTB[62]
RD_DATA[63] <= ram_1clk_1w_1r:mem.DOUTB[63]
RD_EN => _rEmpty.IN1
FULL <= rFull.DB_MAX_OUTPUT_PORT_TYPE
EMPTY <= rEmpty.DB_MAX_OUTPUT_PORT_TYPE
COUNT[0] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[1] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[2] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[3] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[4] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[5] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[6] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[7] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[8] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[9] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[10] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem
CLK => rRAM.we_a.CLK
CLK => rRAM.waddr_a[9].CLK
CLK => rRAM.waddr_a[8].CLK
CLK => rRAM.waddr_a[7].CLK
CLK => rRAM.waddr_a[6].CLK
CLK => rRAM.waddr_a[5].CLK
CLK => rRAM.waddr_a[4].CLK
CLK => rRAM.waddr_a[3].CLK
CLK => rRAM.waddr_a[2].CLK
CLK => rRAM.waddr_a[1].CLK
CLK => rRAM.waddr_a[0].CLK
CLK => rRAM.data_a[63].CLK
CLK => rRAM.data_a[62].CLK
CLK => rRAM.data_a[61].CLK
CLK => rRAM.data_a[60].CLK
CLK => rRAM.data_a[59].CLK
CLK => rRAM.data_a[58].CLK
CLK => rRAM.data_a[57].CLK
CLK => rRAM.data_a[56].CLK
CLK => rRAM.data_a[55].CLK
CLK => rRAM.data_a[54].CLK
CLK => rRAM.data_a[53].CLK
CLK => rRAM.data_a[52].CLK
CLK => rRAM.data_a[51].CLK
CLK => rRAM.data_a[50].CLK
CLK => rRAM.data_a[49].CLK
CLK => rRAM.data_a[48].CLK
CLK => rRAM.data_a[47].CLK
CLK => rRAM.data_a[46].CLK
CLK => rRAM.data_a[45].CLK
CLK => rRAM.data_a[44].CLK
CLK => rRAM.data_a[43].CLK
CLK => rRAM.data_a[42].CLK
CLK => rRAM.data_a[41].CLK
CLK => rRAM.data_a[40].CLK
CLK => rRAM.data_a[39].CLK
CLK => rRAM.data_a[38].CLK
CLK => rRAM.data_a[37].CLK
CLK => rRAM.data_a[36].CLK
CLK => rRAM.data_a[35].CLK
CLK => rRAM.data_a[34].CLK
CLK => rRAM.data_a[33].CLK
CLK => rRAM.data_a[32].CLK
CLK => rRAM.data_a[31].CLK
CLK => rRAM.data_a[30].CLK
CLK => rRAM.data_a[29].CLK
CLK => rRAM.data_a[28].CLK
CLK => rRAM.data_a[27].CLK
CLK => rRAM.data_a[26].CLK
CLK => rRAM.data_a[25].CLK
CLK => rRAM.data_a[24].CLK
CLK => rRAM.data_a[23].CLK
CLK => rRAM.data_a[22].CLK
CLK => rRAM.data_a[21].CLK
CLK => rRAM.data_a[20].CLK
CLK => rRAM.data_a[19].CLK
CLK => rRAM.data_a[18].CLK
CLK => rRAM.data_a[17].CLK
CLK => rRAM.data_a[16].CLK
CLK => rRAM.data_a[15].CLK
CLK => rRAM.data_a[14].CLK
CLK => rRAM.data_a[13].CLK
CLK => rRAM.data_a[12].CLK
CLK => rRAM.data_a[11].CLK
CLK => rRAM.data_a[10].CLK
CLK => rRAM.data_a[9].CLK
CLK => rRAM.data_a[8].CLK
CLK => rRAM.data_a[7].CLK
CLK => rRAM.data_a[6].CLK
CLK => rRAM.data_a[5].CLK
CLK => rRAM.data_a[4].CLK
CLK => rRAM.data_a[3].CLK
CLK => rRAM.data_a[2].CLK
CLK => rRAM.data_a[1].CLK
CLK => rRAM.data_a[0].CLK
CLK => rDout[0].CLK
CLK => rDout[1].CLK
CLK => rDout[2].CLK
CLK => rDout[3].CLK
CLK => rDout[4].CLK
CLK => rDout[5].CLK
CLK => rDout[6].CLK
CLK => rDout[7].CLK
CLK => rDout[8].CLK
CLK => rDout[9].CLK
CLK => rDout[10].CLK
CLK => rDout[11].CLK
CLK => rDout[12].CLK
CLK => rDout[13].CLK
CLK => rDout[14].CLK
CLK => rDout[15].CLK
CLK => rDout[16].CLK
CLK => rDout[17].CLK
CLK => rDout[18].CLK
CLK => rDout[19].CLK
CLK => rDout[20].CLK
CLK => rDout[21].CLK
CLK => rDout[22].CLK
CLK => rDout[23].CLK
CLK => rDout[24].CLK
CLK => rDout[25].CLK
CLK => rDout[26].CLK
CLK => rDout[27].CLK
CLK => rDout[28].CLK
CLK => rDout[29].CLK
CLK => rDout[30].CLK
CLK => rDout[31].CLK
CLK => rDout[32].CLK
CLK => rDout[33].CLK
CLK => rDout[34].CLK
CLK => rDout[35].CLK
CLK => rDout[36].CLK
CLK => rDout[37].CLK
CLK => rDout[38].CLK
CLK => rDout[39].CLK
CLK => rDout[40].CLK
CLK => rDout[41].CLK
CLK => rDout[42].CLK
CLK => rDout[43].CLK
CLK => rDout[44].CLK
CLK => rDout[45].CLK
CLK => rDout[46].CLK
CLK => rDout[47].CLK
CLK => rDout[48].CLK
CLK => rDout[49].CLK
CLK => rDout[50].CLK
CLK => rDout[51].CLK
CLK => rDout[52].CLK
CLK => rDout[53].CLK
CLK => rDout[54].CLK
CLK => rDout[55].CLK
CLK => rDout[56].CLK
CLK => rDout[57].CLK
CLK => rDout[58].CLK
CLK => rDout[59].CLK
CLK => rDout[60].CLK
CLK => rDout[61].CLK
CLK => rDout[62].CLK
CLK => rDout[63].CLK
CLK => rRAM.CLK0
ADDRA[0] => rRAM.waddr_a[0].DATAIN
ADDRA[0] => rRAM.WADDR
ADDRA[1] => rRAM.waddr_a[1].DATAIN
ADDRA[1] => rRAM.WADDR1
ADDRA[2] => rRAM.waddr_a[2].DATAIN
ADDRA[2] => rRAM.WADDR2
ADDRA[3] => rRAM.waddr_a[3].DATAIN
ADDRA[3] => rRAM.WADDR3
ADDRA[4] => rRAM.waddr_a[4].DATAIN
ADDRA[4] => rRAM.WADDR4
ADDRA[5] => rRAM.waddr_a[5].DATAIN
ADDRA[5] => rRAM.WADDR5
ADDRA[6] => rRAM.waddr_a[6].DATAIN
ADDRA[6] => rRAM.WADDR6
ADDRA[7] => rRAM.waddr_a[7].DATAIN
ADDRA[7] => rRAM.WADDR7
ADDRA[8] => rRAM.waddr_a[8].DATAIN
ADDRA[8] => rRAM.WADDR8
ADDRA[9] => rRAM.waddr_a[9].DATAIN
ADDRA[9] => rRAM.WADDR9
WEA => rRAM.we_a.DATAIN
WEA => rRAM.WE
ADDRB[0] => rRAM.RADDR
ADDRB[1] => rRAM.RADDR1
ADDRB[2] => rRAM.RADDR2
ADDRB[3] => rRAM.RADDR3
ADDRB[4] => rRAM.RADDR4
ADDRB[5] => rRAM.RADDR5
ADDRB[6] => rRAM.RADDR6
ADDRB[7] => rRAM.RADDR7
ADDRB[8] => rRAM.RADDR8
ADDRB[9] => rRAM.RADDR9
DINA[0] => rRAM.data_a[0].DATAIN
DINA[0] => rRAM.DATAIN
DINA[1] => rRAM.data_a[1].DATAIN
DINA[1] => rRAM.DATAIN1
DINA[2] => rRAM.data_a[2].DATAIN
DINA[2] => rRAM.DATAIN2
DINA[3] => rRAM.data_a[3].DATAIN
DINA[3] => rRAM.DATAIN3
DINA[4] => rRAM.data_a[4].DATAIN
DINA[4] => rRAM.DATAIN4
DINA[5] => rRAM.data_a[5].DATAIN
DINA[5] => rRAM.DATAIN5
DINA[6] => rRAM.data_a[6].DATAIN
DINA[6] => rRAM.DATAIN6
DINA[7] => rRAM.data_a[7].DATAIN
DINA[7] => rRAM.DATAIN7
DINA[8] => rRAM.data_a[8].DATAIN
DINA[8] => rRAM.DATAIN8
DINA[9] => rRAM.data_a[9].DATAIN
DINA[9] => rRAM.DATAIN9
DINA[10] => rRAM.data_a[10].DATAIN
DINA[10] => rRAM.DATAIN10
DINA[11] => rRAM.data_a[11].DATAIN
DINA[11] => rRAM.DATAIN11
DINA[12] => rRAM.data_a[12].DATAIN
DINA[12] => rRAM.DATAIN12
DINA[13] => rRAM.data_a[13].DATAIN
DINA[13] => rRAM.DATAIN13
DINA[14] => rRAM.data_a[14].DATAIN
DINA[14] => rRAM.DATAIN14
DINA[15] => rRAM.data_a[15].DATAIN
DINA[15] => rRAM.DATAIN15
DINA[16] => rRAM.data_a[16].DATAIN
DINA[16] => rRAM.DATAIN16
DINA[17] => rRAM.data_a[17].DATAIN
DINA[17] => rRAM.DATAIN17
DINA[18] => rRAM.data_a[18].DATAIN
DINA[18] => rRAM.DATAIN18
DINA[19] => rRAM.data_a[19].DATAIN
DINA[19] => rRAM.DATAIN19
DINA[20] => rRAM.data_a[20].DATAIN
DINA[20] => rRAM.DATAIN20
DINA[21] => rRAM.data_a[21].DATAIN
DINA[21] => rRAM.DATAIN21
DINA[22] => rRAM.data_a[22].DATAIN
DINA[22] => rRAM.DATAIN22
DINA[23] => rRAM.data_a[23].DATAIN
DINA[23] => rRAM.DATAIN23
DINA[24] => rRAM.data_a[24].DATAIN
DINA[24] => rRAM.DATAIN24
DINA[25] => rRAM.data_a[25].DATAIN
DINA[25] => rRAM.DATAIN25
DINA[26] => rRAM.data_a[26].DATAIN
DINA[26] => rRAM.DATAIN26
DINA[27] => rRAM.data_a[27].DATAIN
DINA[27] => rRAM.DATAIN27
DINA[28] => rRAM.data_a[28].DATAIN
DINA[28] => rRAM.DATAIN28
DINA[29] => rRAM.data_a[29].DATAIN
DINA[29] => rRAM.DATAIN29
DINA[30] => rRAM.data_a[30].DATAIN
DINA[30] => rRAM.DATAIN30
DINA[31] => rRAM.data_a[31].DATAIN
DINA[31] => rRAM.DATAIN31
DINA[32] => rRAM.data_a[32].DATAIN
DINA[32] => rRAM.DATAIN32
DINA[33] => rRAM.data_a[33].DATAIN
DINA[33] => rRAM.DATAIN33
DINA[34] => rRAM.data_a[34].DATAIN
DINA[34] => rRAM.DATAIN34
DINA[35] => rRAM.data_a[35].DATAIN
DINA[35] => rRAM.DATAIN35
DINA[36] => rRAM.data_a[36].DATAIN
DINA[36] => rRAM.DATAIN36
DINA[37] => rRAM.data_a[37].DATAIN
DINA[37] => rRAM.DATAIN37
DINA[38] => rRAM.data_a[38].DATAIN
DINA[38] => rRAM.DATAIN38
DINA[39] => rRAM.data_a[39].DATAIN
DINA[39] => rRAM.DATAIN39
DINA[40] => rRAM.data_a[40].DATAIN
DINA[40] => rRAM.DATAIN40
DINA[41] => rRAM.data_a[41].DATAIN
DINA[41] => rRAM.DATAIN41
DINA[42] => rRAM.data_a[42].DATAIN
DINA[42] => rRAM.DATAIN42
DINA[43] => rRAM.data_a[43].DATAIN
DINA[43] => rRAM.DATAIN43
DINA[44] => rRAM.data_a[44].DATAIN
DINA[44] => rRAM.DATAIN44
DINA[45] => rRAM.data_a[45].DATAIN
DINA[45] => rRAM.DATAIN45
DINA[46] => rRAM.data_a[46].DATAIN
DINA[46] => rRAM.DATAIN46
DINA[47] => rRAM.data_a[47].DATAIN
DINA[47] => rRAM.DATAIN47
DINA[48] => rRAM.data_a[48].DATAIN
DINA[48] => rRAM.DATAIN48
DINA[49] => rRAM.data_a[49].DATAIN
DINA[49] => rRAM.DATAIN49
DINA[50] => rRAM.data_a[50].DATAIN
DINA[50] => rRAM.DATAIN50
DINA[51] => rRAM.data_a[51].DATAIN
DINA[51] => rRAM.DATAIN51
DINA[52] => rRAM.data_a[52].DATAIN
DINA[52] => rRAM.DATAIN52
DINA[53] => rRAM.data_a[53].DATAIN
DINA[53] => rRAM.DATAIN53
DINA[54] => rRAM.data_a[54].DATAIN
DINA[54] => rRAM.DATAIN54
DINA[55] => rRAM.data_a[55].DATAIN
DINA[55] => rRAM.DATAIN55
DINA[56] => rRAM.data_a[56].DATAIN
DINA[56] => rRAM.DATAIN56
DINA[57] => rRAM.data_a[57].DATAIN
DINA[57] => rRAM.DATAIN57
DINA[58] => rRAM.data_a[58].DATAIN
DINA[58] => rRAM.DATAIN58
DINA[59] => rRAM.data_a[59].DATAIN
DINA[59] => rRAM.DATAIN59
DINA[60] => rRAM.data_a[60].DATAIN
DINA[60] => rRAM.DATAIN60
DINA[61] => rRAM.data_a[61].DATAIN
DINA[61] => rRAM.DATAIN61
DINA[62] => rRAM.data_a[62].DATAIN
DINA[62] => rRAM.DATAIN62
DINA[63] => rRAM.data_a[63].DATAIN
DINA[63] => rRAM.DATAIN63
DOUTB[0] <= rDout[0].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[1] <= rDout[1].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[2] <= rDout[2].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[3] <= rDout[3].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[4] <= rDout[4].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[5] <= rDout[5].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[6] <= rDout[6].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[7] <= rDout[7].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[8] <= rDout[8].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[9] <= rDout[9].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[10] <= rDout[10].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[11] <= rDout[11].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[12] <= rDout[12].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[13] <= rDout[13].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[14] <= rDout[14].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[15] <= rDout[15].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[16] <= rDout[16].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[17] <= rDout[17].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[18] <= rDout[18].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[19] <= rDout[19].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[20] <= rDout[20].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[21] <= rDout[21].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[22] <= rDout[22].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[23] <= rDout[23].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[24] <= rDout[24].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[25] <= rDout[25].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[26] <= rDout[26].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[27] <= rDout[27].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[28] <= rDout[28].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[29] <= rDout[29].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[30] <= rDout[30].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[31] <= rDout[31].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[32] <= rDout[32].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[33] <= rDout[33].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[34] <= rDout[34].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[35] <= rDout[35].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[36] <= rDout[36].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[37] <= rDout[37].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[38] <= rDout[38].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[39] <= rDout[39].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[40] <= rDout[40].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[41] <= rDout[41].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[42] <= rDout[42].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[43] <= rDout[43].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[44] <= rDout[44].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[45] <= rDout[45].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[46] <= rDout[46].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[47] <= rDout[47].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[48] <= rDout[48].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[49] <= rDout[49].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[50] <= rDout[50].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[51] <= rDout[51].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[52] <= rDout[52].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[53] <= rDout[53].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[54] <= rDout[54].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[55] <= rDout[55].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[56] <= rDout[56].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[57] <= rDout[57].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[58] <= rDout[58].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[59] <= rDout[59].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[60] <= rDout[60].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[61] <= rDout[61].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[62] <= rDout[62].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[63] <= rDout[63].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq
CLK => rRecvdAll.CLK
CLK => rAckCount[0].CLK
CLK => rAckCount[1].CLK
CLK => rAckCount[2].CLK
CLK => rAckCount[3].CLK
CLK => rAckCount[4].CLK
CLK => rAckCount[5].CLK
CLK => rAckCount[6].CLK
CLK => rAckCount[7].CLK
CLK => rAckCount[8].CLK
CLK => rAckCount[9].CLK
CLK => rAckCount[10].CLK
CLK => rUserRst.CLK
CLK => rBufWordsEQ0Lo.CLK
CLK => rBufWordsEQ0Hi.CLK
CLK => rLen[0].CLK
CLK => rLen[1].CLK
CLK => rLen[2].CLK
CLK => rLen[3].CLK
CLK => rLen[4].CLK
CLK => rLen[5].CLK
CLK => rLen[6].CLK
CLK => rLen[7].CLK
CLK => rLen[8].CLK
CLK => rLen[9].CLK
CLK => rPayloadSpill.CLK
CLK => rMaxPayload[0].CLK
CLK => rMaxPayload[1].CLK
CLK => rMaxPayload[2].CLK
CLK => rMaxPayload[3].CLK
CLK => rMaxPayload[4].CLK
CLK => rMaxPayload[5].CLK
CLK => rMaxPayload[6].CLK
CLK => rMaxPayload[7].CLK
CLK => rMaxPayload[8].CLK
CLK => rMaxPayload[9].CLK
CLK => rMaxPayloadShift[0].CLK
CLK => rMaxPayloadShift[1].CLK
CLK => rMaxPayloadShift[2].CLK
CLK => rMaxPayloadTrain[0].CLK
CLK => rMaxPayloadTrain[1].CLK
CLK => rMaxPayloadTrain[2].CLK
CLK => rPreLen[0].CLK
CLK => rPreLen[1].CLK
CLK => rPreLen[2].CLK
CLK => rPreLen[3].CLK
CLK => rPreLen[4].CLK
CLK => rPreLen[5].CLK
CLK => rPreLen[6].CLK
CLK => rPreLen[7].CLK
CLK => rPreLen[8].CLK
CLK => rPreLen[9].CLK
CLK => rPreLen[10].CLK
CLK => rPageSpill.CLK
CLK => rPageRem[0].CLK
CLK => rPageRem[1].CLK
CLK => rPageRem[2].CLK
CLK => rPageRem[3].CLK
CLK => rPageRem[4].CLK
CLK => rPageRem[5].CLK
CLK => rPageRem[6].CLK
CLK => rPageRem[7].CLK
CLK => rPageRem[8].CLK
CLK => rPageRem[9].CLK
CLK => rPageRem[10].CLK
CLK => rValsProp[0].CLK
CLK => rValsProp[1].CLK
CLK => rValsProp[2].CLK
CLK => rValsProp[3].CLK
CLK => rBufWords[0].CLK
CLK => rBufWords[1].CLK
CLK => rBufWords[2].CLK
CLK => rBufWords[3].CLK
CLK => rBufWords[4].CLK
CLK => rBufWords[5].CLK
CLK => rBufWords[6].CLK
CLK => rBufWords[7].CLK
CLK => rBufWords[8].CLK
CLK => rBufWords[9].CLK
CLK => rBufWords[10].CLK
CLK => rBufWords[11].CLK
CLK => rBufWords[12].CLK
CLK => rBufWords[13].CLK
CLK => rBufWords[14].CLK
CLK => rBufWords[15].CLK
CLK => rBufWords[16].CLK
CLK => rBufWords[17].CLK
CLK => rBufWords[18].CLK
CLK => rBufWords[19].CLK
CLK => rBufWords[20].CLK
CLK => rBufWords[21].CLK
CLK => rBufWords[22].CLK
CLK => rBufWords[23].CLK
CLK => rBufWords[24].CLK
CLK => rBufWords[25].CLK
CLK => rBufWords[26].CLK
CLK => rBufWords[27].CLK
CLK => rBufWords[28].CLK
CLK => rBufWords[29].CLK
CLK => rBufWords[30].CLK
CLK => rBufWords[31].CLK
CLK => rCarry[0].CLK
CLK => rCarry[1].CLK
CLK => rCarry[2].CLK
CLK => rAddr[0].CLK
CLK => rAddr[1].CLK
CLK => rAddr[2].CLK
CLK => rAddr[3].CLK
CLK => rAddr[4].CLK
CLK => rAddr[5].CLK
CLK => rAddr[6].CLK
CLK => rAddr[7].CLK
CLK => rAddr[8].CLK
CLK => rAddr[9].CLK
CLK => rAddr[10].CLK
CLK => rAddr[11].CLK
CLK => rAddr[12].CLK
CLK => rAddr[13].CLK
CLK => rAddr[14].CLK
CLK => rAddr[15].CLK
CLK => rAddr[16].CLK
CLK => rAddr[17].CLK
CLK => rAddr[18].CLK
CLK => rAddr[19].CLK
CLK => rAddr[20].CLK
CLK => rAddr[21].CLK
CLK => rAddr[22].CLK
CLK => rAddr[23].CLK
CLK => rAddr[24].CLK
CLK => rAddr[25].CLK
CLK => rAddr[26].CLK
CLK => rAddr[27].CLK
CLK => rAddr[28].CLK
CLK => rAddr[29].CLK
CLK => rAddr[30].CLK
CLK => rAddr[31].CLK
CLK => rAddr[32].CLK
CLK => rAddr[33].CLK
CLK => rAddr[34].CLK
CLK => rAddr[35].CLK
CLK => rAddr[36].CLK
CLK => rAddr[37].CLK
CLK => rAddr[38].CLK
CLK => rAddr[39].CLK
CLK => rAddr[40].CLK
CLK => rAddr[41].CLK
CLK => rAddr[42].CLK
CLK => rAddr[43].CLK
CLK => rAddr[44].CLK
CLK => rAddr[45].CLK
CLK => rAddr[46].CLK
CLK => rAddr[47].CLK
CLK => rAddr[48].CLK
CLK => rAddr[49].CLK
CLK => rAddr[50].CLK
CLK => rAddr[51].CLK
CLK => rAddr[52].CLK
CLK => rAddr[53].CLK
CLK => rAddr[54].CLK
CLK => rAddr[55].CLK
CLK => rAddr[56].CLK
CLK => rAddr[57].CLK
CLK => rAddr[58].CLK
CLK => rAddr[59].CLK
CLK => rAddr[60].CLK
CLK => rAddr[61].CLK
CLK => rAddr[62].CLK
CLK => rAddr[63].CLK
CLK => rDelay.CLK
CLK => rDone.CLK
CLK => rState[0].CLK
CLK => rState[1].CLK
CLK => rState[2].CLK
CLK => rState[3].CLK
CLK => rState[4].CLK
CLK => rState[5].CLK
CLK => rState[6].CLK
CLK => rState[7].CLK
CLK => rLenValid.CLK
CLK => rAddrLoValid.CLK
CLK => rAddrHiValid.CLK
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
CLK => rData[7].CLK
CLK => rData[8].CLK
CLK => rData[9].CLK
CLK => rData[10].CLK
CLK => rData[11].CLK
CLK => rData[12].CLK
CLK => rData[13].CLK
CLK => rData[14].CLK
CLK => rData[15].CLK
CLK => rData[16].CLK
CLK => rData[17].CLK
CLK => rData[18].CLK
CLK => rData[19].CLK
CLK => rData[20].CLK
CLK => rData[21].CLK
CLK => rData[22].CLK
CLK => rData[23].CLK
CLK => rData[24].CLK
CLK => rData[25].CLK
CLK => rData[26].CLK
CLK => rData[27].CLK
CLK => rData[28].CLK
CLK => rData[29].CLK
CLK => rData[30].CLK
CLK => rData[31].CLK
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rDone.OUTPUTSELECT
RST => rUserRst.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
CONFIG_MAX_READ_REQUEST_SIZE[0] => LessThan1.IN6
CONFIG_MAX_READ_REQUEST_SIZE[0] => _rMaxPayloadTrain[0].DATAA
CONFIG_MAX_READ_REQUEST_SIZE[1] => LessThan1.IN5
CONFIG_MAX_READ_REQUEST_SIZE[1] => _rMaxPayloadTrain[1].DATAA
CONFIG_MAX_READ_REQUEST_SIZE[2] => LessThan1.IN4
CONFIG_MAX_READ_REQUEST_SIZE[2] => _rMaxPayloadTrain[2].DATAA
USER_RST => _rUserRst.IN1
BUF_RECVD <= rDone.DB_MAX_OUTPUT_PORT_TYPE
BUF_DATA[0] => rData[0].DATAIN
BUF_DATA[1] => rData[1].DATAIN
BUF_DATA[2] => rData[2].DATAIN
BUF_DATA[3] => rData[3].DATAIN
BUF_DATA[4] => rData[4].DATAIN
BUF_DATA[5] => rData[5].DATAIN
BUF_DATA[6] => rData[6].DATAIN
BUF_DATA[7] => rData[7].DATAIN
BUF_DATA[8] => rData[8].DATAIN
BUF_DATA[9] => rData[9].DATAIN
BUF_DATA[10] => rData[10].DATAIN
BUF_DATA[11] => rData[11].DATAIN
BUF_DATA[12] => rData[12].DATAIN
BUF_DATA[13] => rData[13].DATAIN
BUF_DATA[14] => rData[14].DATAIN
BUF_DATA[15] => rData[15].DATAIN
BUF_DATA[16] => rData[16].DATAIN
BUF_DATA[17] => rData[17].DATAIN
BUF_DATA[18] => rData[18].DATAIN
BUF_DATA[19] => rData[19].DATAIN
BUF_DATA[20] => rData[20].DATAIN
BUF_DATA[21] => rData[21].DATAIN
BUF_DATA[22] => rData[22].DATAIN
BUF_DATA[23] => rData[23].DATAIN
BUF_DATA[24] => rData[24].DATAIN
BUF_DATA[25] => rData[25].DATAIN
BUF_DATA[26] => rData[26].DATAIN
BUF_DATA[27] => rData[27].DATAIN
BUF_DATA[28] => rData[28].DATAIN
BUF_DATA[29] => rData[29].DATAIN
BUF_DATA[30] => rData[30].DATAIN
BUF_DATA[31] => rData[31].DATAIN
BUF_LEN_VALID => rLenValid.DATAIN
BUF_ADDR_HI_VALID => rAddrHiValid.DATAIN
BUF_ADDR_LO_VALID => rAddrLoValid.DATAIN
FIFO_COUNT[0] => LessThan4.IN22
FIFO_COUNT[1] => LessThan4.IN21
FIFO_COUNT[2] => LessThan4.IN20
FIFO_COUNT[3] => LessThan4.IN19
FIFO_COUNT[4] => LessThan4.IN18
FIFO_COUNT[5] => LessThan4.IN17
FIFO_COUNT[6] => LessThan4.IN16
FIFO_COUNT[7] => LessThan4.IN15
FIFO_COUNT[8] => LessThan4.IN14
FIFO_COUNT[9] => LessThan4.IN13
FIFO_COUNT[10] => LessThan4.IN12
FIFO_FLUSH <= FIFO_FLUSH.DB_MAX_OUTPUT_PORT_TYPE
FIFO_FLUSHED => _rDone.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_RST <= FIFO_RST.DB_MAX_OUTPUT_PORT_TYPE
RX_REQ <= RX_REQ.DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[0] <= rAddr[0].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[1] <= rAddr[1].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[2] <= rAddr[2].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[3] <= rAddr[3].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[4] <= rAddr[4].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[5] <= rAddr[5].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[6] <= rAddr[6].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[7] <= rAddr[7].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[8] <= rAddr[8].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[9] <= rAddr[9].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[10] <= rAddr[10].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[11] <= rAddr[11].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[12] <= rAddr[12].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[13] <= rAddr[13].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[14] <= rAddr[14].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[15] <= rAddr[15].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[16] <= rAddr[16].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[17] <= rAddr[17].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[18] <= rAddr[18].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[19] <= rAddr[19].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[20] <= rAddr[20].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[21] <= rAddr[21].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[22] <= rAddr[22].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[23] <= rAddr[23].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[24] <= rAddr[24].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[25] <= rAddr[25].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[26] <= rAddr[26].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[27] <= rAddr[27].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[28] <= rAddr[28].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[29] <= rAddr[29].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[30] <= rAddr[30].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[31] <= rAddr[31].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[32] <= rAddr[32].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[33] <= rAddr[33].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[34] <= rAddr[34].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[35] <= rAddr[35].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[36] <= rAddr[36].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[37] <= rAddr[37].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[38] <= rAddr[38].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[39] <= rAddr[39].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[40] <= rAddr[40].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[41] <= rAddr[41].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[42] <= rAddr[42].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[43] <= rAddr[43].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[44] <= rAddr[44].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[45] <= rAddr[45].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[46] <= rAddr[46].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[47] <= rAddr[47].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[48] <= rAddr[48].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[49] <= rAddr[49].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[50] <= rAddr[50].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[51] <= rAddr[51].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[52] <= rAddr[52].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[53] <= rAddr[53].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[54] <= rAddr[54].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[55] <= rAddr[55].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[56] <= rAddr[56].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[57] <= rAddr[57].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[58] <= rAddr[58].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[59] <= rAddr[59].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[60] <= rAddr[60].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[61] <= rAddr[61].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[62] <= rAddr[62].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[63] <= rAddr[63].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[0] <= rLen[0].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[1] <= rLen[1].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[2] <= rLen[2].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[3] <= rLen[3].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[4] <= rLen[4].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[5] <= rLen[5].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[6] <= rLen[6].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[7] <= rLen[7].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[8] <= rLen[8].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[9] <= rLen[9].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => Add6.IN11
RX_REQ_ACK => rValsProp[0].DATAIN
RX_DONE => Add7.IN22


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq
CLK => rRecvdAll.CLK
CLK => rAckCount[0].CLK
CLK => rAckCount[1].CLK
CLK => rAckCount[2].CLK
CLK => rAckCount[3].CLK
CLK => rAckCount[4].CLK
CLK => rAckCount[5].CLK
CLK => rAckCount[6].CLK
CLK => rAckCount[7].CLK
CLK => rAckCount[8].CLK
CLK => rAckCount[9].CLK
CLK => rAckCount[10].CLK
CLK => rUserRst.CLK
CLK => rBufWordsEQ0Lo.CLK
CLK => rBufWordsEQ0Hi.CLK
CLK => rLen[0].CLK
CLK => rLen[1].CLK
CLK => rLen[2].CLK
CLK => rLen[3].CLK
CLK => rLen[4].CLK
CLK => rLen[5].CLK
CLK => rLen[6].CLK
CLK => rLen[7].CLK
CLK => rLen[8].CLK
CLK => rLen[9].CLK
CLK => rPayloadSpill.CLK
CLK => rMaxPayload[0].CLK
CLK => rMaxPayload[1].CLK
CLK => rMaxPayload[2].CLK
CLK => rMaxPayload[3].CLK
CLK => rMaxPayload[4].CLK
CLK => rMaxPayload[5].CLK
CLK => rMaxPayload[6].CLK
CLK => rMaxPayload[7].CLK
CLK => rMaxPayload[8].CLK
CLK => rMaxPayload[9].CLK
CLK => rMaxPayloadShift[0].CLK
CLK => rMaxPayloadShift[1].CLK
CLK => rMaxPayloadShift[2].CLK
CLK => rMaxPayloadTrain[0].CLK
CLK => rMaxPayloadTrain[1].CLK
CLK => rMaxPayloadTrain[2].CLK
CLK => rPreLen[0].CLK
CLK => rPreLen[1].CLK
CLK => rPreLen[2].CLK
CLK => rPreLen[3].CLK
CLK => rPreLen[4].CLK
CLK => rPreLen[5].CLK
CLK => rPreLen[6].CLK
CLK => rPreLen[7].CLK
CLK => rPreLen[8].CLK
CLK => rPreLen[9].CLK
CLK => rPreLen[10].CLK
CLK => rPageSpill.CLK
CLK => rPageRem[0].CLK
CLK => rPageRem[1].CLK
CLK => rPageRem[2].CLK
CLK => rPageRem[3].CLK
CLK => rPageRem[4].CLK
CLK => rPageRem[5].CLK
CLK => rPageRem[6].CLK
CLK => rPageRem[7].CLK
CLK => rPageRem[8].CLK
CLK => rPageRem[9].CLK
CLK => rPageRem[10].CLK
CLK => rValsProp[0].CLK
CLK => rValsProp[1].CLK
CLK => rValsProp[2].CLK
CLK => rValsProp[3].CLK
CLK => rBufWords[0].CLK
CLK => rBufWords[1].CLK
CLK => rBufWords[2].CLK
CLK => rBufWords[3].CLK
CLK => rBufWords[4].CLK
CLK => rBufWords[5].CLK
CLK => rBufWords[6].CLK
CLK => rBufWords[7].CLK
CLK => rBufWords[8].CLK
CLK => rBufWords[9].CLK
CLK => rBufWords[10].CLK
CLK => rBufWords[11].CLK
CLK => rBufWords[12].CLK
CLK => rBufWords[13].CLK
CLK => rBufWords[14].CLK
CLK => rBufWords[15].CLK
CLK => rBufWords[16].CLK
CLK => rBufWords[17].CLK
CLK => rBufWords[18].CLK
CLK => rBufWords[19].CLK
CLK => rBufWords[20].CLK
CLK => rBufWords[21].CLK
CLK => rBufWords[22].CLK
CLK => rBufWords[23].CLK
CLK => rBufWords[24].CLK
CLK => rBufWords[25].CLK
CLK => rBufWords[26].CLK
CLK => rBufWords[27].CLK
CLK => rBufWords[28].CLK
CLK => rBufWords[29].CLK
CLK => rBufWords[30].CLK
CLK => rBufWords[31].CLK
CLK => rCarry[0].CLK
CLK => rCarry[1].CLK
CLK => rCarry[2].CLK
CLK => rAddr[0].CLK
CLK => rAddr[1].CLK
CLK => rAddr[2].CLK
CLK => rAddr[3].CLK
CLK => rAddr[4].CLK
CLK => rAddr[5].CLK
CLK => rAddr[6].CLK
CLK => rAddr[7].CLK
CLK => rAddr[8].CLK
CLK => rAddr[9].CLK
CLK => rAddr[10].CLK
CLK => rAddr[11].CLK
CLK => rAddr[12].CLK
CLK => rAddr[13].CLK
CLK => rAddr[14].CLK
CLK => rAddr[15].CLK
CLK => rAddr[16].CLK
CLK => rAddr[17].CLK
CLK => rAddr[18].CLK
CLK => rAddr[19].CLK
CLK => rAddr[20].CLK
CLK => rAddr[21].CLK
CLK => rAddr[22].CLK
CLK => rAddr[23].CLK
CLK => rAddr[24].CLK
CLK => rAddr[25].CLK
CLK => rAddr[26].CLK
CLK => rAddr[27].CLK
CLK => rAddr[28].CLK
CLK => rAddr[29].CLK
CLK => rAddr[30].CLK
CLK => rAddr[31].CLK
CLK => rAddr[32].CLK
CLK => rAddr[33].CLK
CLK => rAddr[34].CLK
CLK => rAddr[35].CLK
CLK => rAddr[36].CLK
CLK => rAddr[37].CLK
CLK => rAddr[38].CLK
CLK => rAddr[39].CLK
CLK => rAddr[40].CLK
CLK => rAddr[41].CLK
CLK => rAddr[42].CLK
CLK => rAddr[43].CLK
CLK => rAddr[44].CLK
CLK => rAddr[45].CLK
CLK => rAddr[46].CLK
CLK => rAddr[47].CLK
CLK => rAddr[48].CLK
CLK => rAddr[49].CLK
CLK => rAddr[50].CLK
CLK => rAddr[51].CLK
CLK => rAddr[52].CLK
CLK => rAddr[53].CLK
CLK => rAddr[54].CLK
CLK => rAddr[55].CLK
CLK => rAddr[56].CLK
CLK => rAddr[57].CLK
CLK => rAddr[58].CLK
CLK => rAddr[59].CLK
CLK => rAddr[60].CLK
CLK => rAddr[61].CLK
CLK => rAddr[62].CLK
CLK => rAddr[63].CLK
CLK => rDelay.CLK
CLK => rDone.CLK
CLK => rState[0].CLK
CLK => rState[1].CLK
CLK => rState[2].CLK
CLK => rState[3].CLK
CLK => rState[4].CLK
CLK => rState[5].CLK
CLK => rState[6].CLK
CLK => rState[7].CLK
CLK => rLenValid.CLK
CLK => rAddrLoValid.CLK
CLK => rAddrHiValid.CLK
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
CLK => rData[7].CLK
CLK => rData[8].CLK
CLK => rData[9].CLK
CLK => rData[10].CLK
CLK => rData[11].CLK
CLK => rData[12].CLK
CLK => rData[13].CLK
CLK => rData[14].CLK
CLK => rData[15].CLK
CLK => rData[16].CLK
CLK => rData[17].CLK
CLK => rData[18].CLK
CLK => rData[19].CLK
CLK => rData[20].CLK
CLK => rData[21].CLK
CLK => rData[22].CLK
CLK => rData[23].CLK
CLK => rData[24].CLK
CLK => rData[25].CLK
CLK => rData[26].CLK
CLK => rData[27].CLK
CLK => rData[28].CLK
CLK => rData[29].CLK
CLK => rData[30].CLK
CLK => rData[31].CLK
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rDone.OUTPUTSELECT
RST => rUserRst.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
CONFIG_MAX_READ_REQUEST_SIZE[0] => LessThan1.IN6
CONFIG_MAX_READ_REQUEST_SIZE[0] => _rMaxPayloadTrain[0].DATAA
CONFIG_MAX_READ_REQUEST_SIZE[1] => LessThan1.IN5
CONFIG_MAX_READ_REQUEST_SIZE[1] => _rMaxPayloadTrain[1].DATAA
CONFIG_MAX_READ_REQUEST_SIZE[2] => LessThan1.IN4
CONFIG_MAX_READ_REQUEST_SIZE[2] => _rMaxPayloadTrain[2].DATAA
USER_RST => _rUserRst.IN1
BUF_RECVD <= rDone.DB_MAX_OUTPUT_PORT_TYPE
BUF_DATA[0] => rData[0].DATAIN
BUF_DATA[1] => rData[1].DATAIN
BUF_DATA[2] => rData[2].DATAIN
BUF_DATA[3] => rData[3].DATAIN
BUF_DATA[4] => rData[4].DATAIN
BUF_DATA[5] => rData[5].DATAIN
BUF_DATA[6] => rData[6].DATAIN
BUF_DATA[7] => rData[7].DATAIN
BUF_DATA[8] => rData[8].DATAIN
BUF_DATA[9] => rData[9].DATAIN
BUF_DATA[10] => rData[10].DATAIN
BUF_DATA[11] => rData[11].DATAIN
BUF_DATA[12] => rData[12].DATAIN
BUF_DATA[13] => rData[13].DATAIN
BUF_DATA[14] => rData[14].DATAIN
BUF_DATA[15] => rData[15].DATAIN
BUF_DATA[16] => rData[16].DATAIN
BUF_DATA[17] => rData[17].DATAIN
BUF_DATA[18] => rData[18].DATAIN
BUF_DATA[19] => rData[19].DATAIN
BUF_DATA[20] => rData[20].DATAIN
BUF_DATA[21] => rData[21].DATAIN
BUF_DATA[22] => rData[22].DATAIN
BUF_DATA[23] => rData[23].DATAIN
BUF_DATA[24] => rData[24].DATAIN
BUF_DATA[25] => rData[25].DATAIN
BUF_DATA[26] => rData[26].DATAIN
BUF_DATA[27] => rData[27].DATAIN
BUF_DATA[28] => rData[28].DATAIN
BUF_DATA[29] => rData[29].DATAIN
BUF_DATA[30] => rData[30].DATAIN
BUF_DATA[31] => rData[31].DATAIN
BUF_LEN_VALID => rLenValid.DATAIN
BUF_ADDR_HI_VALID => rAddrHiValid.DATAIN
BUF_ADDR_LO_VALID => rAddrLoValid.DATAIN
FIFO_COUNT[0] => LessThan4.IN22
FIFO_COUNT[1] => LessThan4.IN21
FIFO_COUNT[2] => LessThan4.IN20
FIFO_COUNT[3] => LessThan4.IN19
FIFO_COUNT[4] => LessThan4.IN18
FIFO_COUNT[5] => LessThan4.IN17
FIFO_COUNT[6] => LessThan4.IN16
FIFO_COUNT[7] => LessThan4.IN15
FIFO_COUNT[8] => LessThan4.IN14
FIFO_COUNT[9] => LessThan4.IN13
FIFO_COUNT[10] => LessThan4.IN12
FIFO_FLUSH <= FIFO_FLUSH.DB_MAX_OUTPUT_PORT_TYPE
FIFO_FLUSHED => _rDone.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_FLUSHED => _rState.OUTPUTSELECT
FIFO_RST <= FIFO_RST.DB_MAX_OUTPUT_PORT_TYPE
RX_REQ <= RX_REQ.DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[0] <= rAddr[0].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[1] <= rAddr[1].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[2] <= rAddr[2].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[3] <= rAddr[3].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[4] <= rAddr[4].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[5] <= rAddr[5].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[6] <= rAddr[6].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[7] <= rAddr[7].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[8] <= rAddr[8].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[9] <= rAddr[9].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[10] <= rAddr[10].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[11] <= rAddr[11].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[12] <= rAddr[12].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[13] <= rAddr[13].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[14] <= rAddr[14].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[15] <= rAddr[15].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[16] <= rAddr[16].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[17] <= rAddr[17].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[18] <= rAddr[18].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[19] <= rAddr[19].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[20] <= rAddr[20].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[21] <= rAddr[21].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[22] <= rAddr[22].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[23] <= rAddr[23].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[24] <= rAddr[24].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[25] <= rAddr[25].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[26] <= rAddr[26].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[27] <= rAddr[27].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[28] <= rAddr[28].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[29] <= rAddr[29].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[30] <= rAddr[30].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[31] <= rAddr[31].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[32] <= rAddr[32].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[33] <= rAddr[33].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[34] <= rAddr[34].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[35] <= rAddr[35].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[36] <= rAddr[36].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[37] <= rAddr[37].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[38] <= rAddr[38].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[39] <= rAddr[39].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[40] <= rAddr[40].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[41] <= rAddr[41].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[42] <= rAddr[42].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[43] <= rAddr[43].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[44] <= rAddr[44].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[45] <= rAddr[45].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[46] <= rAddr[46].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[47] <= rAddr[47].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[48] <= rAddr[48].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[49] <= rAddr[49].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[50] <= rAddr[50].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[51] <= rAddr[51].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[52] <= rAddr[52].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[53] <= rAddr[53].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[54] <= rAddr[54].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[55] <= rAddr[55].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[56] <= rAddr[56].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[57] <= rAddr[57].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[58] <= rAddr[58].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[59] <= rAddr[59].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[60] <= rAddr[60].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[61] <= rAddr[61].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[62] <= rAddr[62].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[63] <= rAddr[63].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[0] <= rLen[0].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[1] <= rLen[1].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[2] <= rLen[2].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[3] <= rLen[3].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[4] <= rLen[4].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[5] <= rLen[5].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[6] <= rLen[6].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[7] <= rLen[7].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[8] <= rLen[8].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[9] <= rLen[9].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => _rState.OUTPUTSELECT
RX_REQ_ACK => Add6.IN11
RX_REQ_ACK => rValsProp[0].DATAIN
RX_DONE => Add7.IN22


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_requester_mux:requesterMux
RST => rRxReqAck.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
CLK => rAck.CLK
CLK => rMainAck.CLK
CLK => rSgTxAck.CLK
CLK => rSgRxAck.CLK
CLK => rAddr[0].CLK
CLK => rAddr[1].CLK
CLK => rAddr[2].CLK
CLK => rAddr[3].CLK
CLK => rAddr[4].CLK
CLK => rAddr[5].CLK
CLK => rAddr[6].CLK
CLK => rAddr[7].CLK
CLK => rAddr[8].CLK
CLK => rAddr[9].CLK
CLK => rAddr[10].CLK
CLK => rAddr[11].CLK
CLK => rAddr[12].CLK
CLK => rAddr[13].CLK
CLK => rAddr[14].CLK
CLK => rAddr[15].CLK
CLK => rAddr[16].CLK
CLK => rAddr[17].CLK
CLK => rAddr[18].CLK
CLK => rAddr[19].CLK
CLK => rAddr[20].CLK
CLK => rAddr[21].CLK
CLK => rAddr[22].CLK
CLK => rAddr[23].CLK
CLK => rAddr[24].CLK
CLK => rAddr[25].CLK
CLK => rAddr[26].CLK
CLK => rAddr[27].CLK
CLK => rAddr[28].CLK
CLK => rAddr[29].CLK
CLK => rAddr[30].CLK
CLK => rAddr[31].CLK
CLK => rAddr[32].CLK
CLK => rAddr[33].CLK
CLK => rAddr[34].CLK
CLK => rAddr[35].CLK
CLK => rAddr[36].CLK
CLK => rAddr[37].CLK
CLK => rAddr[38].CLK
CLK => rAddr[39].CLK
CLK => rAddr[40].CLK
CLK => rAddr[41].CLK
CLK => rAddr[42].CLK
CLK => rAddr[43].CLK
CLK => rAddr[44].CLK
CLK => rAddr[45].CLK
CLK => rAddr[46].CLK
CLK => rAddr[47].CLK
CLK => rAddr[48].CLK
CLK => rAddr[49].CLK
CLK => rAddr[50].CLK
CLK => rAddr[51].CLK
CLK => rAddr[52].CLK
CLK => rAddr[53].CLK
CLK => rAddr[54].CLK
CLK => rAddr[55].CLK
CLK => rAddr[56].CLK
CLK => rAddr[57].CLK
CLK => rAddr[58].CLK
CLK => rAddr[59].CLK
CLK => rAddr[60].CLK
CLK => rAddr[61].CLK
CLK => rAddr[62].CLK
CLK => rAddr[63].CLK
CLK => rLen[0].CLK
CLK => rLen[1].CLK
CLK => rLen[2].CLK
CLK => rLen[3].CLK
CLK => rLen[4].CLK
CLK => rLen[5].CLK
CLK => rLen[6].CLK
CLK => rLen[7].CLK
CLK => rLen[8].CLK
CLK => rLen[9].CLK
CLK => rState[0].CLK
CLK => rState[1].CLK
CLK => rRxReqAck.CLK
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAck.OUTPUTSELECT
SG_RX_REQ => _rState.OUTPUTSELECT
SG_RX_REQ => _rState.OUTPUTSELECT
SG_RX_REQ => _rSgTxAck.OUTPUTSELECT
SG_RX_REQ => _rMainAck.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rLen.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rAddr.OUTPUTSELECT
SG_RX_REQ => _rSgRxAck.OUTPUTSELECT
SG_RX_REQ => _rAck.OUTPUTSELECT
SG_RX_REQ => _rState.OUTPUTSELECT
SG_RX_REQ => _rMainAck.OUTPUTSELECT
SG_RX_LEN[0] => _rLen.DATAB
SG_RX_LEN[0] => _rLen.DATAB
SG_RX_LEN[1] => _rLen.DATAB
SG_RX_LEN[1] => _rLen.DATAB
SG_RX_LEN[2] => _rLen.DATAB
SG_RX_LEN[2] => _rLen.DATAB
SG_RX_LEN[3] => _rLen.DATAB
SG_RX_LEN[3] => _rLen.DATAB
SG_RX_LEN[4] => _rLen.DATAB
SG_RX_LEN[4] => _rLen.DATAB
SG_RX_LEN[5] => _rLen.DATAB
SG_RX_LEN[5] => _rLen.DATAB
SG_RX_LEN[6] => _rLen.DATAB
SG_RX_LEN[6] => _rLen.DATAB
SG_RX_LEN[7] => _rLen.DATAB
SG_RX_LEN[7] => _rLen.DATAB
SG_RX_LEN[8] => _rLen.DATAB
SG_RX_LEN[8] => _rLen.DATAB
SG_RX_LEN[9] => _rLen.DATAB
SG_RX_LEN[9] => _rLen.DATAB
SG_RX_ADDR[0] => _rAddr.DATAB
SG_RX_ADDR[0] => _rAddr.DATAB
SG_RX_ADDR[1] => _rAddr.DATAB
SG_RX_ADDR[1] => _rAddr.DATAB
SG_RX_ADDR[2] => _rAddr.DATAB
SG_RX_ADDR[2] => _rAddr.DATAB
SG_RX_ADDR[3] => _rAddr.DATAB
SG_RX_ADDR[3] => _rAddr.DATAB
SG_RX_ADDR[4] => _rAddr.DATAB
SG_RX_ADDR[4] => _rAddr.DATAB
SG_RX_ADDR[5] => _rAddr.DATAB
SG_RX_ADDR[5] => _rAddr.DATAB
SG_RX_ADDR[6] => _rAddr.DATAB
SG_RX_ADDR[6] => _rAddr.DATAB
SG_RX_ADDR[7] => _rAddr.DATAB
SG_RX_ADDR[7] => _rAddr.DATAB
SG_RX_ADDR[8] => _rAddr.DATAB
SG_RX_ADDR[8] => _rAddr.DATAB
SG_RX_ADDR[9] => _rAddr.DATAB
SG_RX_ADDR[9] => _rAddr.DATAB
SG_RX_ADDR[10] => _rAddr.DATAB
SG_RX_ADDR[10] => _rAddr.DATAB
SG_RX_ADDR[11] => _rAddr.DATAB
SG_RX_ADDR[11] => _rAddr.DATAB
SG_RX_ADDR[12] => _rAddr.DATAB
SG_RX_ADDR[12] => _rAddr.DATAB
SG_RX_ADDR[13] => _rAddr.DATAB
SG_RX_ADDR[13] => _rAddr.DATAB
SG_RX_ADDR[14] => _rAddr.DATAB
SG_RX_ADDR[14] => _rAddr.DATAB
SG_RX_ADDR[15] => _rAddr.DATAB
SG_RX_ADDR[15] => _rAddr.DATAB
SG_RX_ADDR[16] => _rAddr.DATAB
SG_RX_ADDR[16] => _rAddr.DATAB
SG_RX_ADDR[17] => _rAddr.DATAB
SG_RX_ADDR[17] => _rAddr.DATAB
SG_RX_ADDR[18] => _rAddr.DATAB
SG_RX_ADDR[18] => _rAddr.DATAB
SG_RX_ADDR[19] => _rAddr.DATAB
SG_RX_ADDR[19] => _rAddr.DATAB
SG_RX_ADDR[20] => _rAddr.DATAB
SG_RX_ADDR[20] => _rAddr.DATAB
SG_RX_ADDR[21] => _rAddr.DATAB
SG_RX_ADDR[21] => _rAddr.DATAB
SG_RX_ADDR[22] => _rAddr.DATAB
SG_RX_ADDR[22] => _rAddr.DATAB
SG_RX_ADDR[23] => _rAddr.DATAB
SG_RX_ADDR[23] => _rAddr.DATAB
SG_RX_ADDR[24] => _rAddr.DATAB
SG_RX_ADDR[24] => _rAddr.DATAB
SG_RX_ADDR[25] => _rAddr.DATAB
SG_RX_ADDR[25] => _rAddr.DATAB
SG_RX_ADDR[26] => _rAddr.DATAB
SG_RX_ADDR[26] => _rAddr.DATAB
SG_RX_ADDR[27] => _rAddr.DATAB
SG_RX_ADDR[27] => _rAddr.DATAB
SG_RX_ADDR[28] => _rAddr.DATAB
SG_RX_ADDR[28] => _rAddr.DATAB
SG_RX_ADDR[29] => _rAddr.DATAB
SG_RX_ADDR[29] => _rAddr.DATAB
SG_RX_ADDR[30] => _rAddr.DATAB
SG_RX_ADDR[30] => _rAddr.DATAB
SG_RX_ADDR[31] => _rAddr.DATAB
SG_RX_ADDR[31] => _rAddr.DATAB
SG_RX_ADDR[32] => _rAddr.DATAB
SG_RX_ADDR[32] => _rAddr.DATAB
SG_RX_ADDR[33] => _rAddr.DATAB
SG_RX_ADDR[33] => _rAddr.DATAB
SG_RX_ADDR[34] => _rAddr.DATAB
SG_RX_ADDR[34] => _rAddr.DATAB
SG_RX_ADDR[35] => _rAddr.DATAB
SG_RX_ADDR[35] => _rAddr.DATAB
SG_RX_ADDR[36] => _rAddr.DATAB
SG_RX_ADDR[36] => _rAddr.DATAB
SG_RX_ADDR[37] => _rAddr.DATAB
SG_RX_ADDR[37] => _rAddr.DATAB
SG_RX_ADDR[38] => _rAddr.DATAB
SG_RX_ADDR[38] => _rAddr.DATAB
SG_RX_ADDR[39] => _rAddr.DATAB
SG_RX_ADDR[39] => _rAddr.DATAB
SG_RX_ADDR[40] => _rAddr.DATAB
SG_RX_ADDR[40] => _rAddr.DATAB
SG_RX_ADDR[41] => _rAddr.DATAB
SG_RX_ADDR[41] => _rAddr.DATAB
SG_RX_ADDR[42] => _rAddr.DATAB
SG_RX_ADDR[42] => _rAddr.DATAB
SG_RX_ADDR[43] => _rAddr.DATAB
SG_RX_ADDR[43] => _rAddr.DATAB
SG_RX_ADDR[44] => _rAddr.DATAB
SG_RX_ADDR[44] => _rAddr.DATAB
SG_RX_ADDR[45] => _rAddr.DATAB
SG_RX_ADDR[45] => _rAddr.DATAB
SG_RX_ADDR[46] => _rAddr.DATAB
SG_RX_ADDR[46] => _rAddr.DATAB
SG_RX_ADDR[47] => _rAddr.DATAB
SG_RX_ADDR[47] => _rAddr.DATAB
SG_RX_ADDR[48] => _rAddr.DATAB
SG_RX_ADDR[48] => _rAddr.DATAB
SG_RX_ADDR[49] => _rAddr.DATAB
SG_RX_ADDR[49] => _rAddr.DATAB
SG_RX_ADDR[50] => _rAddr.DATAB
SG_RX_ADDR[50] => _rAddr.DATAB
SG_RX_ADDR[51] => _rAddr.DATAB
SG_RX_ADDR[51] => _rAddr.DATAB
SG_RX_ADDR[52] => _rAddr.DATAB
SG_RX_ADDR[52] => _rAddr.DATAB
SG_RX_ADDR[53] => _rAddr.DATAB
SG_RX_ADDR[53] => _rAddr.DATAB
SG_RX_ADDR[54] => _rAddr.DATAB
SG_RX_ADDR[54] => _rAddr.DATAB
SG_RX_ADDR[55] => _rAddr.DATAB
SG_RX_ADDR[55] => _rAddr.DATAB
SG_RX_ADDR[56] => _rAddr.DATAB
SG_RX_ADDR[56] => _rAddr.DATAB
SG_RX_ADDR[57] => _rAddr.DATAB
SG_RX_ADDR[57] => _rAddr.DATAB
SG_RX_ADDR[58] => _rAddr.DATAB
SG_RX_ADDR[58] => _rAddr.DATAB
SG_RX_ADDR[59] => _rAddr.DATAB
SG_RX_ADDR[59] => _rAddr.DATAB
SG_RX_ADDR[60] => _rAddr.DATAB
SG_RX_ADDR[60] => _rAddr.DATAB
SG_RX_ADDR[61] => _rAddr.DATAB
SG_RX_ADDR[61] => _rAddr.DATAB
SG_RX_ADDR[62] => _rAddr.DATAB
SG_RX_ADDR[62] => _rAddr.DATAB
SG_RX_ADDR[63] => _rAddr.DATAB
SG_RX_ADDR[63] => _rAddr.DATAB
SG_RX_REQ_PROC <= rSgRxAck.DB_MAX_OUTPUT_PORT_TYPE
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAck.OUTPUTSELECT
SG_TX_REQ => _rState.OUTPUTSELECT
SG_TX_REQ => _rState.OUTPUTSELECT
SG_TX_REQ => _rMainAck.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rLen.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rAddr.OUTPUTSELECT
SG_TX_REQ => _rSgTxAck.OUTPUTSELECT
SG_TX_REQ => _rAck.OUTPUTSELECT
SG_TX_REQ => _rState.OUTPUTSELECT
SG_TX_REQ => _rSgRxAck.OUTPUTSELECT
SG_TX_REQ => _rMainAck.OUTPUTSELECT
SG_TX_LEN[0] => _rLen.DATAB
SG_TX_LEN[0] => _rLen.DATAB
SG_TX_LEN[1] => _rLen.DATAB
SG_TX_LEN[1] => _rLen.DATAB
SG_TX_LEN[2] => _rLen.DATAB
SG_TX_LEN[2] => _rLen.DATAB
SG_TX_LEN[3] => _rLen.DATAB
SG_TX_LEN[3] => _rLen.DATAB
SG_TX_LEN[4] => _rLen.DATAB
SG_TX_LEN[4] => _rLen.DATAB
SG_TX_LEN[5] => _rLen.DATAB
SG_TX_LEN[5] => _rLen.DATAB
SG_TX_LEN[6] => _rLen.DATAB
SG_TX_LEN[6] => _rLen.DATAB
SG_TX_LEN[7] => _rLen.DATAB
SG_TX_LEN[7] => _rLen.DATAB
SG_TX_LEN[8] => _rLen.DATAB
SG_TX_LEN[8] => _rLen.DATAB
SG_TX_LEN[9] => _rLen.DATAB
SG_TX_LEN[9] => _rLen.DATAB
SG_TX_ADDR[0] => _rAddr.DATAB
SG_TX_ADDR[0] => _rAddr.DATAB
SG_TX_ADDR[1] => _rAddr.DATAB
SG_TX_ADDR[1] => _rAddr.DATAB
SG_TX_ADDR[2] => _rAddr.DATAB
SG_TX_ADDR[2] => _rAddr.DATAB
SG_TX_ADDR[3] => _rAddr.DATAB
SG_TX_ADDR[3] => _rAddr.DATAB
SG_TX_ADDR[4] => _rAddr.DATAB
SG_TX_ADDR[4] => _rAddr.DATAB
SG_TX_ADDR[5] => _rAddr.DATAB
SG_TX_ADDR[5] => _rAddr.DATAB
SG_TX_ADDR[6] => _rAddr.DATAB
SG_TX_ADDR[6] => _rAddr.DATAB
SG_TX_ADDR[7] => _rAddr.DATAB
SG_TX_ADDR[7] => _rAddr.DATAB
SG_TX_ADDR[8] => _rAddr.DATAB
SG_TX_ADDR[8] => _rAddr.DATAB
SG_TX_ADDR[9] => _rAddr.DATAB
SG_TX_ADDR[9] => _rAddr.DATAB
SG_TX_ADDR[10] => _rAddr.DATAB
SG_TX_ADDR[10] => _rAddr.DATAB
SG_TX_ADDR[11] => _rAddr.DATAB
SG_TX_ADDR[11] => _rAddr.DATAB
SG_TX_ADDR[12] => _rAddr.DATAB
SG_TX_ADDR[12] => _rAddr.DATAB
SG_TX_ADDR[13] => _rAddr.DATAB
SG_TX_ADDR[13] => _rAddr.DATAB
SG_TX_ADDR[14] => _rAddr.DATAB
SG_TX_ADDR[14] => _rAddr.DATAB
SG_TX_ADDR[15] => _rAddr.DATAB
SG_TX_ADDR[15] => _rAddr.DATAB
SG_TX_ADDR[16] => _rAddr.DATAB
SG_TX_ADDR[16] => _rAddr.DATAB
SG_TX_ADDR[17] => _rAddr.DATAB
SG_TX_ADDR[17] => _rAddr.DATAB
SG_TX_ADDR[18] => _rAddr.DATAB
SG_TX_ADDR[18] => _rAddr.DATAB
SG_TX_ADDR[19] => _rAddr.DATAB
SG_TX_ADDR[19] => _rAddr.DATAB
SG_TX_ADDR[20] => _rAddr.DATAB
SG_TX_ADDR[20] => _rAddr.DATAB
SG_TX_ADDR[21] => _rAddr.DATAB
SG_TX_ADDR[21] => _rAddr.DATAB
SG_TX_ADDR[22] => _rAddr.DATAB
SG_TX_ADDR[22] => _rAddr.DATAB
SG_TX_ADDR[23] => _rAddr.DATAB
SG_TX_ADDR[23] => _rAddr.DATAB
SG_TX_ADDR[24] => _rAddr.DATAB
SG_TX_ADDR[24] => _rAddr.DATAB
SG_TX_ADDR[25] => _rAddr.DATAB
SG_TX_ADDR[25] => _rAddr.DATAB
SG_TX_ADDR[26] => _rAddr.DATAB
SG_TX_ADDR[26] => _rAddr.DATAB
SG_TX_ADDR[27] => _rAddr.DATAB
SG_TX_ADDR[27] => _rAddr.DATAB
SG_TX_ADDR[28] => _rAddr.DATAB
SG_TX_ADDR[28] => _rAddr.DATAB
SG_TX_ADDR[29] => _rAddr.DATAB
SG_TX_ADDR[29] => _rAddr.DATAB
SG_TX_ADDR[30] => _rAddr.DATAB
SG_TX_ADDR[30] => _rAddr.DATAB
SG_TX_ADDR[31] => _rAddr.DATAB
SG_TX_ADDR[31] => _rAddr.DATAB
SG_TX_ADDR[32] => _rAddr.DATAB
SG_TX_ADDR[32] => _rAddr.DATAB
SG_TX_ADDR[33] => _rAddr.DATAB
SG_TX_ADDR[33] => _rAddr.DATAB
SG_TX_ADDR[34] => _rAddr.DATAB
SG_TX_ADDR[34] => _rAddr.DATAB
SG_TX_ADDR[35] => _rAddr.DATAB
SG_TX_ADDR[35] => _rAddr.DATAB
SG_TX_ADDR[36] => _rAddr.DATAB
SG_TX_ADDR[36] => _rAddr.DATAB
SG_TX_ADDR[37] => _rAddr.DATAB
SG_TX_ADDR[37] => _rAddr.DATAB
SG_TX_ADDR[38] => _rAddr.DATAB
SG_TX_ADDR[38] => _rAddr.DATAB
SG_TX_ADDR[39] => _rAddr.DATAB
SG_TX_ADDR[39] => _rAddr.DATAB
SG_TX_ADDR[40] => _rAddr.DATAB
SG_TX_ADDR[40] => _rAddr.DATAB
SG_TX_ADDR[41] => _rAddr.DATAB
SG_TX_ADDR[41] => _rAddr.DATAB
SG_TX_ADDR[42] => _rAddr.DATAB
SG_TX_ADDR[42] => _rAddr.DATAB
SG_TX_ADDR[43] => _rAddr.DATAB
SG_TX_ADDR[43] => _rAddr.DATAB
SG_TX_ADDR[44] => _rAddr.DATAB
SG_TX_ADDR[44] => _rAddr.DATAB
SG_TX_ADDR[45] => _rAddr.DATAB
SG_TX_ADDR[45] => _rAddr.DATAB
SG_TX_ADDR[46] => _rAddr.DATAB
SG_TX_ADDR[46] => _rAddr.DATAB
SG_TX_ADDR[47] => _rAddr.DATAB
SG_TX_ADDR[47] => _rAddr.DATAB
SG_TX_ADDR[48] => _rAddr.DATAB
SG_TX_ADDR[48] => _rAddr.DATAB
SG_TX_ADDR[49] => _rAddr.DATAB
SG_TX_ADDR[49] => _rAddr.DATAB
SG_TX_ADDR[50] => _rAddr.DATAB
SG_TX_ADDR[50] => _rAddr.DATAB
SG_TX_ADDR[51] => _rAddr.DATAB
SG_TX_ADDR[51] => _rAddr.DATAB
SG_TX_ADDR[52] => _rAddr.DATAB
SG_TX_ADDR[52] => _rAddr.DATAB
SG_TX_ADDR[53] => _rAddr.DATAB
SG_TX_ADDR[53] => _rAddr.DATAB
SG_TX_ADDR[54] => _rAddr.DATAB
SG_TX_ADDR[54] => _rAddr.DATAB
SG_TX_ADDR[55] => _rAddr.DATAB
SG_TX_ADDR[55] => _rAddr.DATAB
SG_TX_ADDR[56] => _rAddr.DATAB
SG_TX_ADDR[56] => _rAddr.DATAB
SG_TX_ADDR[57] => _rAddr.DATAB
SG_TX_ADDR[57] => _rAddr.DATAB
SG_TX_ADDR[58] => _rAddr.DATAB
SG_TX_ADDR[58] => _rAddr.DATAB
SG_TX_ADDR[59] => _rAddr.DATAB
SG_TX_ADDR[59] => _rAddr.DATAB
SG_TX_ADDR[60] => _rAddr.DATAB
SG_TX_ADDR[60] => _rAddr.DATAB
SG_TX_ADDR[61] => _rAddr.DATAB
SG_TX_ADDR[61] => _rAddr.DATAB
SG_TX_ADDR[62] => _rAddr.DATAB
SG_TX_ADDR[62] => _rAddr.DATAB
SG_TX_ADDR[63] => _rAddr.DATAB
SG_TX_ADDR[63] => _rAddr.DATAB
SG_TX_REQ_PROC <= rSgTxAck.DB_MAX_OUTPUT_PORT_TYPE
MAIN_REQ => _rLen.OUTPUTSELECT
MAIN_REQ => _rLen.OUTPUTSELECT
MAIN_REQ => _rLen.OUTPUTSELECT
MAIN_REQ => _rLen.OUTPUTSELECT
MAIN_REQ => _rLen.OUTPUTSELECT
MAIN_REQ => _rLen.OUTPUTSELECT
MAIN_REQ => _rLen.OUTPUTSELECT
MAIN_REQ => _rLen.OUTPUTSELECT
MAIN_REQ => _rLen.OUTPUTSELECT
MAIN_REQ => _rLen.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rAddr.OUTPUTSELECT
MAIN_REQ => _rMainAck.OUTPUTSELECT
MAIN_REQ => _rAck.OUTPUTSELECT
MAIN_REQ => _rState.DATAA
MAIN_REQ => _rState.DATAA
MAIN_REQ => _rState.DATAA
MAIN_LEN[0] => _rLen.DATAB
MAIN_LEN[1] => _rLen.DATAB
MAIN_LEN[2] => _rLen.DATAB
MAIN_LEN[3] => _rLen.DATAB
MAIN_LEN[4] => _rLen.DATAB
MAIN_LEN[5] => _rLen.DATAB
MAIN_LEN[6] => _rLen.DATAB
MAIN_LEN[7] => _rLen.DATAB
MAIN_LEN[8] => _rLen.DATAB
MAIN_LEN[9] => _rLen.DATAB
MAIN_ADDR[0] => _rAddr.DATAB
MAIN_ADDR[1] => _rAddr.DATAB
MAIN_ADDR[2] => _rAddr.DATAB
MAIN_ADDR[3] => _rAddr.DATAB
MAIN_ADDR[4] => _rAddr.DATAB
MAIN_ADDR[5] => _rAddr.DATAB
MAIN_ADDR[6] => _rAddr.DATAB
MAIN_ADDR[7] => _rAddr.DATAB
MAIN_ADDR[8] => _rAddr.DATAB
MAIN_ADDR[9] => _rAddr.DATAB
MAIN_ADDR[10] => _rAddr.DATAB
MAIN_ADDR[11] => _rAddr.DATAB
MAIN_ADDR[12] => _rAddr.DATAB
MAIN_ADDR[13] => _rAddr.DATAB
MAIN_ADDR[14] => _rAddr.DATAB
MAIN_ADDR[15] => _rAddr.DATAB
MAIN_ADDR[16] => _rAddr.DATAB
MAIN_ADDR[17] => _rAddr.DATAB
MAIN_ADDR[18] => _rAddr.DATAB
MAIN_ADDR[19] => _rAddr.DATAB
MAIN_ADDR[20] => _rAddr.DATAB
MAIN_ADDR[21] => _rAddr.DATAB
MAIN_ADDR[22] => _rAddr.DATAB
MAIN_ADDR[23] => _rAddr.DATAB
MAIN_ADDR[24] => _rAddr.DATAB
MAIN_ADDR[25] => _rAddr.DATAB
MAIN_ADDR[26] => _rAddr.DATAB
MAIN_ADDR[27] => _rAddr.DATAB
MAIN_ADDR[28] => _rAddr.DATAB
MAIN_ADDR[29] => _rAddr.DATAB
MAIN_ADDR[30] => _rAddr.DATAB
MAIN_ADDR[31] => _rAddr.DATAB
MAIN_ADDR[32] => _rAddr.DATAB
MAIN_ADDR[33] => _rAddr.DATAB
MAIN_ADDR[34] => _rAddr.DATAB
MAIN_ADDR[35] => _rAddr.DATAB
MAIN_ADDR[36] => _rAddr.DATAB
MAIN_ADDR[37] => _rAddr.DATAB
MAIN_ADDR[38] => _rAddr.DATAB
MAIN_ADDR[39] => _rAddr.DATAB
MAIN_ADDR[40] => _rAddr.DATAB
MAIN_ADDR[41] => _rAddr.DATAB
MAIN_ADDR[42] => _rAddr.DATAB
MAIN_ADDR[43] => _rAddr.DATAB
MAIN_ADDR[44] => _rAddr.DATAB
MAIN_ADDR[45] => _rAddr.DATAB
MAIN_ADDR[46] => _rAddr.DATAB
MAIN_ADDR[47] => _rAddr.DATAB
MAIN_ADDR[48] => _rAddr.DATAB
MAIN_ADDR[49] => _rAddr.DATAB
MAIN_ADDR[50] => _rAddr.DATAB
MAIN_ADDR[51] => _rAddr.DATAB
MAIN_ADDR[52] => _rAddr.DATAB
MAIN_ADDR[53] => _rAddr.DATAB
MAIN_ADDR[54] => _rAddr.DATAB
MAIN_ADDR[55] => _rAddr.DATAB
MAIN_ADDR[56] => _rAddr.DATAB
MAIN_ADDR[57] => _rAddr.DATAB
MAIN_ADDR[58] => _rAddr.DATAB
MAIN_ADDR[59] => _rAddr.DATAB
MAIN_ADDR[60] => _rAddr.DATAB
MAIN_ADDR[61] => _rAddr.DATAB
MAIN_ADDR[62] => _rAddr.DATAB
MAIN_ADDR[63] => _rAddr.DATAB
MAIN_REQ_PROC <= rMainAck.DB_MAX_OUTPUT_PORT_TYPE
RX_REQ <= RX_REQ.DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ACK => rRxReqAck.DATAA
RX_REQ_TAG[0] <= rSgRxAck.DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_TAG[1] <= rSgTxAck.DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[0] <= rAddr[0].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[1] <= rAddr[1].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[2] <= rAddr[2].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[3] <= rAddr[3].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[4] <= rAddr[4].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[5] <= rAddr[5].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[6] <= rAddr[6].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[7] <= rAddr[7].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[8] <= rAddr[8].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[9] <= rAddr[9].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[10] <= rAddr[10].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[11] <= rAddr[11].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[12] <= rAddr[12].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[13] <= rAddr[13].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[14] <= rAddr[14].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[15] <= rAddr[15].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[16] <= rAddr[16].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[17] <= rAddr[17].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[18] <= rAddr[18].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[19] <= rAddr[19].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[20] <= rAddr[20].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[21] <= rAddr[21].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[22] <= rAddr[22].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[23] <= rAddr[23].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[24] <= rAddr[24].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[25] <= rAddr[25].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[26] <= rAddr[26].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[27] <= rAddr[27].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[28] <= rAddr[28].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[29] <= rAddr[29].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[30] <= rAddr[30].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[31] <= rAddr[31].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[32] <= rAddr[32].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[33] <= rAddr[33].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[34] <= rAddr[34].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[35] <= rAddr[35].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[36] <= rAddr[36].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[37] <= rAddr[37].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[38] <= rAddr[38].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[39] <= rAddr[39].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[40] <= rAddr[40].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[41] <= rAddr[41].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[42] <= rAddr[42].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[43] <= rAddr[43].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[44] <= rAddr[44].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[45] <= rAddr[45].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[46] <= rAddr[46].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[47] <= rAddr[47].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[48] <= rAddr[48].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[49] <= rAddr[49].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[50] <= rAddr[50].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[51] <= rAddr[51].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[52] <= rAddr[52].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[53] <= rAddr[53].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[54] <= rAddr[54].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[55] <= rAddr[55].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[56] <= rAddr[56].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[57] <= rAddr[57].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[58] <= rAddr[58].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[59] <= rAddr[59].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[60] <= rAddr[60].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[61] <= rAddr[61].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[62] <= rAddr[62].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ADDR[63] <= rAddr[63].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_LEN[0] <= rLen[0].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_LEN[1] <= rLen[1].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_LEN[2] <= rLen[2].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_LEN[3] <= rLen[3].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_LEN[4] <= rLen[4].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_LEN[5] <= rLen[5].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_LEN[6] <= rLen[6].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_LEN[7] <= rLen[7].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_LEN[8] <= rLen[8].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_LEN[9] <= rLen[9].DB_MAX_OUTPUT_PORT_TYPE
REQ_ACK <= rAck.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader
CLK => rLen[0].CLK
CLK => rLen[1].CLK
CLK => rLen[2].CLK
CLK => rLen[3].CLK
CLK => rLen[4].CLK
CLK => rLen[5].CLK
CLK => rLen[6].CLK
CLK => rLen[7].CLK
CLK => rLen[8].CLK
CLK => rLen[9].CLK
CLK => rLen[10].CLK
CLK => rLen[11].CLK
CLK => rLen[12].CLK
CLK => rLen[13].CLK
CLK => rLen[14].CLK
CLK => rLen[15].CLK
CLK => rLen[16].CLK
CLK => rLen[17].CLK
CLK => rLen[18].CLK
CLK => rLen[19].CLK
CLK => rLen[20].CLK
CLK => rLen[21].CLK
CLK => rLen[22].CLK
CLK => rLen[23].CLK
CLK => rLen[24].CLK
CLK => rLen[25].CLK
CLK => rLen[26].CLK
CLK => rLen[27].CLK
CLK => rLen[28].CLK
CLK => rLen[29].CLK
CLK => rLen[30].CLK
CLK => rLen[31].CLK
CLK => rAddr[0].CLK
CLK => rAddr[1].CLK
CLK => rAddr[2].CLK
CLK => rAddr[3].CLK
CLK => rAddr[4].CLK
CLK => rAddr[5].CLK
CLK => rAddr[6].CLK
CLK => rAddr[7].CLK
CLK => rAddr[8].CLK
CLK => rAddr[9].CLK
CLK => rAddr[10].CLK
CLK => rAddr[11].CLK
CLK => rAddr[12].CLK
CLK => rAddr[13].CLK
CLK => rAddr[14].CLK
CLK => rAddr[15].CLK
CLK => rAddr[16].CLK
CLK => rAddr[17].CLK
CLK => rAddr[18].CLK
CLK => rAddr[19].CLK
CLK => rAddr[20].CLK
CLK => rAddr[21].CLK
CLK => rAddr[22].CLK
CLK => rAddr[23].CLK
CLK => rAddr[24].CLK
CLK => rAddr[25].CLK
CLK => rAddr[26].CLK
CLK => rAddr[27].CLK
CLK => rAddr[28].CLK
CLK => rAddr[29].CLK
CLK => rAddr[30].CLK
CLK => rAddr[31].CLK
CLK => rAddr[32].CLK
CLK => rAddr[33].CLK
CLK => rAddr[34].CLK
CLK => rAddr[35].CLK
CLK => rAddr[36].CLK
CLK => rAddr[37].CLK
CLK => rAddr[38].CLK
CLK => rAddr[39].CLK
CLK => rAddr[40].CLK
CLK => rAddr[41].CLK
CLK => rAddr[42].CLK
CLK => rAddr[43].CLK
CLK => rAddr[44].CLK
CLK => rAddr[45].CLK
CLK => rAddr[46].CLK
CLK => rAddr[47].CLK
CLK => rAddr[48].CLK
CLK => rAddr[49].CLK
CLK => rAddr[50].CLK
CLK => rAddr[51].CLK
CLK => rAddr[52].CLK
CLK => rAddr[53].CLK
CLK => rAddr[54].CLK
CLK => rAddr[55].CLK
CLK => rAddr[56].CLK
CLK => rAddr[57].CLK
CLK => rAddr[58].CLK
CLK => rAddr[59].CLK
CLK => rAddr[60].CLK
CLK => rAddr[61].CLK
CLK => rAddr[62].CLK
CLK => rAddr[63].CLK
CLK => rDataValid.CLK
CLK => rFifoValid.CLK
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
CLK => rData[7].CLK
CLK => rData[8].CLK
CLK => rData[9].CLK
CLK => rData[10].CLK
CLK => rData[11].CLK
CLK => rData[12].CLK
CLK => rData[13].CLK
CLK => rData[14].CLK
CLK => rData[15].CLK
CLK => rData[16].CLK
CLK => rData[17].CLK
CLK => rData[18].CLK
CLK => rData[19].CLK
CLK => rData[20].CLK
CLK => rData[21].CLK
CLK => rData[22].CLK
CLK => rData[23].CLK
CLK => rData[24].CLK
CLK => rData[25].CLK
CLK => rData[26].CLK
CLK => rData[27].CLK
CLK => rData[28].CLK
CLK => rData[29].CLK
CLK => rData[30].CLK
CLK => rData[31].CLK
CLK => rData[32].CLK
CLK => rData[33].CLK
CLK => rData[34].CLK
CLK => rData[35].CLK
CLK => rData[36].CLK
CLK => rData[37].CLK
CLK => rData[38].CLK
CLK => rData[39].CLK
CLK => rData[40].CLK
CLK => rData[41].CLK
CLK => rData[42].CLK
CLK => rData[43].CLK
CLK => rData[44].CLK
CLK => rData[45].CLK
CLK => rData[46].CLK
CLK => rData[47].CLK
CLK => rData[48].CLK
CLK => rData[49].CLK
CLK => rData[50].CLK
CLK => rData[51].CLK
CLK => rData[52].CLK
CLK => rData[53].CLK
CLK => rData[54].CLK
CLK => rData[55].CLK
CLK => rData[56].CLK
CLK => rData[57].CLK
CLK => rData[58].CLK
CLK => rData[59].CLK
CLK => rData[60].CLK
CLK => rData[61].CLK
CLK => rData[62].CLK
CLK => rData[63].CLK
CLK => rCapState[0].CLK
CLK => rCapState[1].CLK
CLK => rRdState[0].CLK
CLK => rRdState[1].CLK
RST => rRdState.OUTPUTSELECT
RST => rRdState.OUTPUTSELECT
RST => rCapState.OUTPUTSELECT
RST => rCapState.OUTPUTSELECT
RST => rFifoValid.OUTPUTSELECT
RST => rDataValid.OUTPUTSELECT
BUF_DATA[0] => rData[0].DATAIN
BUF_DATA[1] => rData[1].DATAIN
BUF_DATA[2] => rData[2].DATAIN
BUF_DATA[3] => rData[3].DATAIN
BUF_DATA[4] => rData[4].DATAIN
BUF_DATA[5] => rData[5].DATAIN
BUF_DATA[6] => rData[6].DATAIN
BUF_DATA[7] => rData[7].DATAIN
BUF_DATA[8] => rData[8].DATAIN
BUF_DATA[9] => rData[9].DATAIN
BUF_DATA[10] => rData[10].DATAIN
BUF_DATA[11] => rData[11].DATAIN
BUF_DATA[12] => rData[12].DATAIN
BUF_DATA[13] => rData[13].DATAIN
BUF_DATA[14] => rData[14].DATAIN
BUF_DATA[15] => rData[15].DATAIN
BUF_DATA[16] => rData[16].DATAIN
BUF_DATA[17] => rData[17].DATAIN
BUF_DATA[18] => rData[18].DATAIN
BUF_DATA[19] => rData[19].DATAIN
BUF_DATA[20] => rData[20].DATAIN
BUF_DATA[21] => rData[21].DATAIN
BUF_DATA[22] => rData[22].DATAIN
BUF_DATA[23] => rData[23].DATAIN
BUF_DATA[24] => rData[24].DATAIN
BUF_DATA[25] => rData[25].DATAIN
BUF_DATA[26] => rData[26].DATAIN
BUF_DATA[27] => rData[27].DATAIN
BUF_DATA[28] => rData[28].DATAIN
BUF_DATA[29] => rData[29].DATAIN
BUF_DATA[30] => rData[30].DATAIN
BUF_DATA[31] => rData[31].DATAIN
BUF_DATA[32] => rData[32].DATAIN
BUF_DATA[33] => rData[33].DATAIN
BUF_DATA[34] => rData[34].DATAIN
BUF_DATA[35] => rData[35].DATAIN
BUF_DATA[36] => rData[36].DATAIN
BUF_DATA[37] => rData[37].DATAIN
BUF_DATA[38] => rData[38].DATAIN
BUF_DATA[39] => rData[39].DATAIN
BUF_DATA[40] => rData[40].DATAIN
BUF_DATA[41] => rData[41].DATAIN
BUF_DATA[42] => rData[42].DATAIN
BUF_DATA[43] => rData[43].DATAIN
BUF_DATA[44] => rData[44].DATAIN
BUF_DATA[45] => rData[45].DATAIN
BUF_DATA[46] => rData[46].DATAIN
BUF_DATA[47] => rData[47].DATAIN
BUF_DATA[48] => rData[48].DATAIN
BUF_DATA[49] => rData[49].DATAIN
BUF_DATA[50] => rData[50].DATAIN
BUF_DATA[51] => rData[51].DATAIN
BUF_DATA[52] => rData[52].DATAIN
BUF_DATA[53] => rData[53].DATAIN
BUF_DATA[54] => rData[54].DATAIN
BUF_DATA[55] => rData[55].DATAIN
BUF_DATA[56] => rData[56].DATAIN
BUF_DATA[57] => rData[57].DATAIN
BUF_DATA[58] => rData[58].DATAIN
BUF_DATA[59] => rData[59].DATAIN
BUF_DATA[60] => rData[60].DATAIN
BUF_DATA[61] => rData[61].DATAIN
BUF_DATA[62] => rData[62].DATAIN
BUF_DATA[63] => rData[63].DATAIN
BUF_DATA_EMPTY => EMPTY.IN1
BUF_DATA_EMPTY => _rFifoValid.IN1
BUF_DATA_EMPTY => _rRdState.OUTPUTSELECT
BUF_DATA_EMPTY => _rRdState.OUTPUTSELECT
BUF_DATA_EMPTY => _rRdState.OUTPUTSELECT
BUF_DATA_REN <= BUF_DATA_REN.DB_MAX_OUTPUT_PORT_TYPE
VALID <= VALID.DB_MAX_OUTPUT_PORT_TYPE
EMPTY <= EMPTY.DB_MAX_OUTPUT_PORT_TYPE
REN => _rCapState.OUTPUTSELECT
REN => _rCapState.OUTPUTSELECT
REN => _rRdState.OUTPUTSELECT
REN => _rRdState.OUTPUTSELECT
ADDR[0] <= rAddr[0].DB_MAX_OUTPUT_PORT_TYPE
ADDR[1] <= rAddr[1].DB_MAX_OUTPUT_PORT_TYPE
ADDR[2] <= rAddr[2].DB_MAX_OUTPUT_PORT_TYPE
ADDR[3] <= rAddr[3].DB_MAX_OUTPUT_PORT_TYPE
ADDR[4] <= rAddr[4].DB_MAX_OUTPUT_PORT_TYPE
ADDR[5] <= rAddr[5].DB_MAX_OUTPUT_PORT_TYPE
ADDR[6] <= rAddr[6].DB_MAX_OUTPUT_PORT_TYPE
ADDR[7] <= rAddr[7].DB_MAX_OUTPUT_PORT_TYPE
ADDR[8] <= rAddr[8].DB_MAX_OUTPUT_PORT_TYPE
ADDR[9] <= rAddr[9].DB_MAX_OUTPUT_PORT_TYPE
ADDR[10] <= rAddr[10].DB_MAX_OUTPUT_PORT_TYPE
ADDR[11] <= rAddr[11].DB_MAX_OUTPUT_PORT_TYPE
ADDR[12] <= rAddr[12].DB_MAX_OUTPUT_PORT_TYPE
ADDR[13] <= rAddr[13].DB_MAX_OUTPUT_PORT_TYPE
ADDR[14] <= rAddr[14].DB_MAX_OUTPUT_PORT_TYPE
ADDR[15] <= rAddr[15].DB_MAX_OUTPUT_PORT_TYPE
ADDR[16] <= rAddr[16].DB_MAX_OUTPUT_PORT_TYPE
ADDR[17] <= rAddr[17].DB_MAX_OUTPUT_PORT_TYPE
ADDR[18] <= rAddr[18].DB_MAX_OUTPUT_PORT_TYPE
ADDR[19] <= rAddr[19].DB_MAX_OUTPUT_PORT_TYPE
ADDR[20] <= rAddr[20].DB_MAX_OUTPUT_PORT_TYPE
ADDR[21] <= rAddr[21].DB_MAX_OUTPUT_PORT_TYPE
ADDR[22] <= rAddr[22].DB_MAX_OUTPUT_PORT_TYPE
ADDR[23] <= rAddr[23].DB_MAX_OUTPUT_PORT_TYPE
ADDR[24] <= rAddr[24].DB_MAX_OUTPUT_PORT_TYPE
ADDR[25] <= rAddr[25].DB_MAX_OUTPUT_PORT_TYPE
ADDR[26] <= rAddr[26].DB_MAX_OUTPUT_PORT_TYPE
ADDR[27] <= rAddr[27].DB_MAX_OUTPUT_PORT_TYPE
ADDR[28] <= rAddr[28].DB_MAX_OUTPUT_PORT_TYPE
ADDR[29] <= rAddr[29].DB_MAX_OUTPUT_PORT_TYPE
ADDR[30] <= rAddr[30].DB_MAX_OUTPUT_PORT_TYPE
ADDR[31] <= rAddr[31].DB_MAX_OUTPUT_PORT_TYPE
ADDR[32] <= rAddr[32].DB_MAX_OUTPUT_PORT_TYPE
ADDR[33] <= rAddr[33].DB_MAX_OUTPUT_PORT_TYPE
ADDR[34] <= rAddr[34].DB_MAX_OUTPUT_PORT_TYPE
ADDR[35] <= rAddr[35].DB_MAX_OUTPUT_PORT_TYPE
ADDR[36] <= rAddr[36].DB_MAX_OUTPUT_PORT_TYPE
ADDR[37] <= rAddr[37].DB_MAX_OUTPUT_PORT_TYPE
ADDR[38] <= rAddr[38].DB_MAX_OUTPUT_PORT_TYPE
ADDR[39] <= rAddr[39].DB_MAX_OUTPUT_PORT_TYPE
ADDR[40] <= rAddr[40].DB_MAX_OUTPUT_PORT_TYPE
ADDR[41] <= rAddr[41].DB_MAX_OUTPUT_PORT_TYPE
ADDR[42] <= rAddr[42].DB_MAX_OUTPUT_PORT_TYPE
ADDR[43] <= rAddr[43].DB_MAX_OUTPUT_PORT_TYPE
ADDR[44] <= rAddr[44].DB_MAX_OUTPUT_PORT_TYPE
ADDR[45] <= rAddr[45].DB_MAX_OUTPUT_PORT_TYPE
ADDR[46] <= rAddr[46].DB_MAX_OUTPUT_PORT_TYPE
ADDR[47] <= rAddr[47].DB_MAX_OUTPUT_PORT_TYPE
ADDR[48] <= rAddr[48].DB_MAX_OUTPUT_PORT_TYPE
ADDR[49] <= rAddr[49].DB_MAX_OUTPUT_PORT_TYPE
ADDR[50] <= rAddr[50].DB_MAX_OUTPUT_PORT_TYPE
ADDR[51] <= rAddr[51].DB_MAX_OUTPUT_PORT_TYPE
ADDR[52] <= rAddr[52].DB_MAX_OUTPUT_PORT_TYPE
ADDR[53] <= rAddr[53].DB_MAX_OUTPUT_PORT_TYPE
ADDR[54] <= rAddr[54].DB_MAX_OUTPUT_PORT_TYPE
ADDR[55] <= rAddr[55].DB_MAX_OUTPUT_PORT_TYPE
ADDR[56] <= rAddr[56].DB_MAX_OUTPUT_PORT_TYPE
ADDR[57] <= rAddr[57].DB_MAX_OUTPUT_PORT_TYPE
ADDR[58] <= rAddr[58].DB_MAX_OUTPUT_PORT_TYPE
ADDR[59] <= rAddr[59].DB_MAX_OUTPUT_PORT_TYPE
ADDR[60] <= rAddr[60].DB_MAX_OUTPUT_PORT_TYPE
ADDR[61] <= rAddr[61].DB_MAX_OUTPUT_PORT_TYPE
ADDR[62] <= rAddr[62].DB_MAX_OUTPUT_PORT_TYPE
ADDR[63] <= rAddr[63].DB_MAX_OUTPUT_PORT_TYPE
LEN[0] <= rLen[0].DB_MAX_OUTPUT_PORT_TYPE
LEN[1] <= rLen[1].DB_MAX_OUTPUT_PORT_TYPE
LEN[2] <= rLen[2].DB_MAX_OUTPUT_PORT_TYPE
LEN[3] <= rLen[3].DB_MAX_OUTPUT_PORT_TYPE
LEN[4] <= rLen[4].DB_MAX_OUTPUT_PORT_TYPE
LEN[5] <= rLen[5].DB_MAX_OUTPUT_PORT_TYPE
LEN[6] <= rLen[6].DB_MAX_OUTPUT_PORT_TYPE
LEN[7] <= rLen[7].DB_MAX_OUTPUT_PORT_TYPE
LEN[8] <= rLen[8].DB_MAX_OUTPUT_PORT_TYPE
LEN[9] <= rLen[9].DB_MAX_OUTPUT_PORT_TYPE
LEN[10] <= rLen[10].DB_MAX_OUTPUT_PORT_TYPE
LEN[11] <= rLen[11].DB_MAX_OUTPUT_PORT_TYPE
LEN[12] <= rLen[12].DB_MAX_OUTPUT_PORT_TYPE
LEN[13] <= rLen[13].DB_MAX_OUTPUT_PORT_TYPE
LEN[14] <= rLen[14].DB_MAX_OUTPUT_PORT_TYPE
LEN[15] <= rLen[15].DB_MAX_OUTPUT_PORT_TYPE
LEN[16] <= rLen[16].DB_MAX_OUTPUT_PORT_TYPE
LEN[17] <= rLen[17].DB_MAX_OUTPUT_PORT_TYPE
LEN[18] <= rLen[18].DB_MAX_OUTPUT_PORT_TYPE
LEN[19] <= rLen[19].DB_MAX_OUTPUT_PORT_TYPE
LEN[20] <= rLen[20].DB_MAX_OUTPUT_PORT_TYPE
LEN[21] <= rLen[21].DB_MAX_OUTPUT_PORT_TYPE
LEN[22] <= rLen[22].DB_MAX_OUTPUT_PORT_TYPE
LEN[23] <= rLen[23].DB_MAX_OUTPUT_PORT_TYPE
LEN[24] <= rLen[24].DB_MAX_OUTPUT_PORT_TYPE
LEN[25] <= rLen[25].DB_MAX_OUTPUT_PORT_TYPE
LEN[26] <= rLen[26].DB_MAX_OUTPUT_PORT_TYPE
LEN[27] <= rLen[27].DB_MAX_OUTPUT_PORT_TYPE
LEN[28] <= rLen[28].DB_MAX_OUTPUT_PORT_TYPE
LEN[29] <= rLen[29].DB_MAX_OUTPUT_PORT_TYPE
LEN[30] <= rLen[30].DB_MAX_OUTPUT_PORT_TYPE
LEN[31] <= rLen[31].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader
CLK => rErr.CLK
CLK => rReqPartialDone.CLK
CLK => rPartialDone.CLK
CLK => rLastDoneRead.CLK
CLK => rSpaceAvail.CLK
CLK => rCarryInv.CLK
CLK => rAvailWords[0].CLK
CLK => rAvailWords[1].CLK
CLK => rAvailWords[2].CLK
CLK => rAvailWords[3].CLK
CLK => rAvailWords[4].CLK
CLK => rAvailWords[5].CLK
CLK => rAvailWords[6].CLK
CLK => rAvailWords[7].CLK
CLK => rAvailWords[8].CLK
CLK => rAvailWords[9].CLK
CLK => rAvailWords[10].CLK
CLK => rAvailWords[11].CLK
CLK => rAvailWords[12].CLK
CLK => rAvailWords[13].CLK
CLK => rAvailWords[14].CLK
CLK => rAvailWords[15].CLK
CLK => rAvailWords[16].CLK
CLK => rAvailWords[17].CLK
CLK => rAvailWords[18].CLK
CLK => rAvailWords[19].CLK
CLK => rAvailWords[20].CLK
CLK => rAvailWords[21].CLK
CLK => rAvailWords[22].CLK
CLK => rAvailWords[23].CLK
CLK => rAvailWords[24].CLK
CLK => rAvailWords[25].CLK
CLK => rAvailWords[26].CLK
CLK => rAvailWords[27].CLK
CLK => rAvailWords[28].CLK
CLK => rAvailWords[29].CLK
CLK => rAvailWords[30].CLK
CLK => rAvailWords[31].CLK
CLK => rRequestingWords[0].CLK
CLK => rRequestingWords[1].CLK
CLK => rRequestingWords[2].CLK
CLK => rRequestingWords[3].CLK
CLK => rRequestingWords[4].CLK
CLK => rRequestingWords[5].CLK
CLK => rRequestingWords[6].CLK
CLK => rRequestingWords[7].CLK
CLK => rRequestingWords[8].CLK
CLK => rRequestingWords[9].CLK
CLK => rRequestingWords[10].CLK
CLK => rRequestingWords[11].CLK
CLK => rRequestingWords[12].CLK
CLK => rRequestingWords[13].CLK
CLK => rRequestingWords[14].CLK
CLK => rRequestingWords[15].CLK
CLK => rRequestingWords[16].CLK
CLK => rRequestingWords[17].CLK
CLK => rRequestingWords[18].CLK
CLK => rRequestingWords[19].CLK
CLK => rRequestingWords[20].CLK
CLK => rRequestingWords[21].CLK
CLK => rRequestingWords[22].CLK
CLK => rRequestingWords[23].CLK
CLK => rRequestingWords[24].CLK
CLK => rRequestingWords[25].CLK
CLK => rRequestingWords[26].CLK
CLK => rRequestingWords[27].CLK
CLK => rRequestingWords[28].CLK
CLK => rRequestingWords[29].CLK
CLK => rRequestingWords[30].CLK
CLK => rRequestingWords[31].CLK
CLK => rPartWordsRecvd.CLK
CLK => rAckCountEQ0.CLK
CLK => rAckCount[0].CLK
CLK => rAckCount[1].CLK
CLK => rAckCount[2].CLK
CLK => rAckCount[3].CLK
CLK => rAckCount[4].CLK
CLK => rAckCount[5].CLK
CLK => rAckCount[6].CLK
CLK => rAckCount[7].CLK
CLK => rAckCount[8].CLK
CLK => rAckCount[9].CLK
CLK => rAckCount[10].CLK
CLK => rPartWords[0].CLK
CLK => rPartWords[1].CLK
CLK => rPartWords[2].CLK
CLK => rPartWords[3].CLK
CLK => rPartWords[4].CLK
CLK => rPartWords[5].CLK
CLK => rPartWords[6].CLK
CLK => rPartWords[7].CLK
CLK => rPartWords[8].CLK
CLK => rPartWords[9].CLK
CLK => rPartWords[10].CLK
CLK => rPartWords[11].CLK
CLK => rPartWords[12].CLK
CLK => rPartWords[13].CLK
CLK => rPartWords[14].CLK
CLK => rPartWords[15].CLK
CLK => rPartWords[16].CLK
CLK => rPartWords[17].CLK
CLK => rPartWords[18].CLK
CLK => rPartWords[19].CLK
CLK => rPartWords[20].CLK
CLK => rPartWords[21].CLK
CLK => rPartWords[22].CLK
CLK => rPartWords[23].CLK
CLK => rPartWords[24].CLK
CLK => rPartWords[25].CLK
CLK => rPartWords[26].CLK
CLK => rPartWords[27].CLK
CLK => rPartWords[28].CLK
CLK => rPartWords[29].CLK
CLK => rPartWords[30].CLK
CLK => rPartWords[31].CLK
CLK => rReqdWords[0].CLK
CLK => rReqdWords[1].CLK
CLK => rReqdWords[2].CLK
CLK => rReqdWords[3].CLK
CLK => rReqdWords[4].CLK
CLK => rReqdWords[5].CLK
CLK => rReqdWords[6].CLK
CLK => rReqdWords[7].CLK
CLK => rReqdWords[8].CLK
CLK => rReqdWords[9].CLK
CLK => rReqdWords[10].CLK
CLK => rReqdWords[11].CLK
CLK => rReqdWords[12].CLK
CLK => rReqdWords[13].CLK
CLK => rReqdWords[14].CLK
CLK => rReqdWords[15].CLK
CLK => rReqdWords[16].CLK
CLK => rReqdWords[17].CLK
CLK => rReqdWords[18].CLK
CLK => rReqdWords[19].CLK
CLK => rReqdWords[20].CLK
CLK => rReqdWords[21].CLK
CLK => rReqdWords[22].CLK
CLK => rReqdWords[23].CLK
CLK => rReqdWords[24].CLK
CLK => rReqdWords[25].CLK
CLK => rReqdWords[26].CLK
CLK => rReqdWords[27].CLK
CLK => rReqdWords[28].CLK
CLK => rReqdWords[29].CLK
CLK => rReqdWords[30].CLK
CLK => rReqdWords[31].CLK
CLK => rRecvdWords[0].CLK
CLK => rRecvdWords[1].CLK
CLK => rRecvdWords[2].CLK
CLK => rRecvdWords[3].CLK
CLK => rRecvdWords[4].CLK
CLK => rRecvdWords[5].CLK
CLK => rRecvdWords[6].CLK
CLK => rRecvdWords[7].CLK
CLK => rRecvdWords[8].CLK
CLK => rRecvdWords[9].CLK
CLK => rRecvdWords[10].CLK
CLK => rRecvdWords[11].CLK
CLK => rRecvdWords[12].CLK
CLK => rRecvdWords[13].CLK
CLK => rRecvdWords[14].CLK
CLK => rRecvdWords[15].CLK
CLK => rRecvdWords[16].CLK
CLK => rRecvdWords[17].CLK
CLK => rRecvdWords[18].CLK
CLK => rRecvdWords[19].CLK
CLK => rRecvdWords[20].CLK
CLK => rRecvdWords[21].CLK
CLK => rRecvdWords[22].CLK
CLK => rRecvdWords[23].CLK
CLK => rRecvdWords[24].CLK
CLK => rRecvdWords[25].CLK
CLK => rRecvdWords[26].CLK
CLK => rRecvdWords[27].CLK
CLK => rRecvdWords[28].CLK
CLK => rRecvdWords[29].CLK
CLK => rRecvdWords[30].CLK
CLK => rRecvdWords[31].CLK
CLK => rLenEQBufWordsLo.CLK
CLK => rLenEQBufWordsHi.CLK
CLK => rLenEQWordsLo.CLK
CLK => rLenEQWordsHi.CLK
CLK => rLen[0].CLK
CLK => rLen[1].CLK
CLK => rLen[2].CLK
CLK => rLen[3].CLK
CLK => rLen[4].CLK
CLK => rLen[5].CLK
CLK => rLen[6].CLK
CLK => rLen[7].CLK
CLK => rLen[8].CLK
CLK => rLen[9].CLK
CLK => rMaxLen.CLK
CLK => rPayloadSpill.CLK
CLK => rMaxPayload[0].CLK
CLK => rMaxPayload[1].CLK
CLK => rMaxPayload[2].CLK
CLK => rMaxPayload[3].CLK
CLK => rMaxPayload[4].CLK
CLK => rMaxPayload[5].CLK
CLK => rMaxPayload[6].CLK
CLK => rMaxPayload[7].CLK
CLK => rMaxPayload[8].CLK
CLK => rMaxPayload[9].CLK
CLK => rMaxPayloadShift[0].CLK
CLK => rMaxPayloadShift[1].CLK
CLK => rMaxPayloadShift[2].CLK
CLK => rMaxPayloadTrain[0].CLK
CLK => rMaxPayloadTrain[1].CLK
CLK => rMaxPayloadTrain[2].CLK
CLK => rPreLen[0].CLK
CLK => rPreLen[1].CLK
CLK => rPreLen[2].CLK
CLK => rPreLen[3].CLK
CLK => rPreLen[4].CLK
CLK => rPreLen[5].CLK
CLK => rPreLen[6].CLK
CLK => rPreLen[7].CLK
CLK => rPreLen[8].CLK
CLK => rPreLen[9].CLK
CLK => rPreLen[10].CLK
CLK => rUseInit.CLK
CLK => rCopyBufWords.CLK
CLK => rPageSpillInit.CLK
CLK => rPageSpill.CLK
CLK => rPageRem[0].CLK
CLK => rPageRem[1].CLK
CLK => rPageRem[2].CLK
CLK => rPageRem[3].CLK
CLK => rPageRem[4].CLK
CLK => rPageRem[5].CLK
CLK => rPageRem[6].CLK
CLK => rPageRem[7].CLK
CLK => rPageRem[8].CLK
CLK => rPageRem[9].CLK
CLK => rPageRem[10].CLK
CLK => rValsProp[0].CLK
CLK => rValsProp[1].CLK
CLK => rValsProp[2].CLK
CLK => rValsProp[3].CLK
CLK => rCarry[0].CLK
CLK => rCarry[1].CLK
CLK => rCarry[2].CLK
CLK => rAddr[0].CLK
CLK => rAddr[1].CLK
CLK => rAddr[2].CLK
CLK => rAddr[3].CLK
CLK => rAddr[4].CLK
CLK => rAddr[5].CLK
CLK => rAddr[6].CLK
CLK => rAddr[7].CLK
CLK => rAddr[8].CLK
CLK => rAddr[9].CLK
CLK => rAddr[10].CLK
CLK => rAddr[11].CLK
CLK => rAddr[12].CLK
CLK => rAddr[13].CLK
CLK => rAddr[14].CLK
CLK => rAddr[15].CLK
CLK => rAddr[16].CLK
CLK => rAddr[17].CLK
CLK => rAddr[18].CLK
CLK => rAddr[19].CLK
CLK => rAddr[20].CLK
CLK => rAddr[21].CLK
CLK => rAddr[22].CLK
CLK => rAddr[23].CLK
CLK => rAddr[24].CLK
CLK => rAddr[25].CLK
CLK => rAddr[26].CLK
CLK => rAddr[27].CLK
CLK => rAddr[28].CLK
CLK => rAddr[29].CLK
CLK => rAddr[30].CLK
CLK => rAddr[31].CLK
CLK => rAddr[32].CLK
CLK => rAddr[33].CLK
CLK => rAddr[34].CLK
CLK => rAddr[35].CLK
CLK => rAddr[36].CLK
CLK => rAddr[37].CLK
CLK => rAddr[38].CLK
CLK => rAddr[39].CLK
CLK => rAddr[40].CLK
CLK => rAddr[41].CLK
CLK => rAddr[42].CLK
CLK => rAddr[43].CLK
CLK => rAddr[44].CLK
CLK => rAddr[45].CLK
CLK => rAddr[46].CLK
CLK => rAddr[47].CLK
CLK => rAddr[48].CLK
CLK => rAddr[49].CLK
CLK => rAddr[50].CLK
CLK => rAddr[51].CLK
CLK => rAddr[52].CLK
CLK => rAddr[53].CLK
CLK => rAddr[54].CLK
CLK => rAddr[55].CLK
CLK => rAddr[56].CLK
CLK => rAddr[57].CLK
CLK => rAddr[58].CLK
CLK => rAddr[59].CLK
CLK => rAddr[60].CLK
CLK => rAddr[61].CLK
CLK => rAddr[62].CLK
CLK => rAddr[63].CLK
CLK => rLargeBuf.CLK
CLK => rBufWordsInit[0].CLK
CLK => rBufWordsInit[1].CLK
CLK => rBufWordsInit[2].CLK
CLK => rBufWordsInit[3].CLK
CLK => rBufWordsInit[4].CLK
CLK => rBufWordsInit[5].CLK
CLK => rBufWordsInit[6].CLK
CLK => rBufWordsInit[7].CLK
CLK => rBufWordsInit[8].CLK
CLK => rBufWordsInit[9].CLK
CLK => rBufWordsInit[10].CLK
CLK => rBufWordsInit[11].CLK
CLK => rBufWordsInit[12].CLK
CLK => rBufWordsInit[13].CLK
CLK => rBufWordsInit[14].CLK
CLK => rBufWordsInit[15].CLK
CLK => rBufWordsInit[16].CLK
CLK => rBufWordsInit[17].CLK
CLK => rBufWordsInit[18].CLK
CLK => rBufWordsInit[19].CLK
CLK => rBufWordsInit[20].CLK
CLK => rBufWordsInit[21].CLK
CLK => rBufWordsInit[22].CLK
CLK => rBufWordsInit[23].CLK
CLK => rBufWordsInit[24].CLK
CLK => rBufWordsInit[25].CLK
CLK => rBufWordsInit[26].CLK
CLK => rBufWordsInit[27].CLK
CLK => rBufWordsInit[28].CLK
CLK => rBufWordsInit[29].CLK
CLK => rBufWordsInit[30].CLK
CLK => rBufWordsInit[31].CLK
CLK => rBufWords[0].CLK
CLK => rBufWords[1].CLK
CLK => rBufWords[2].CLK
CLK => rBufWords[3].CLK
CLK => rBufWords[4].CLK
CLK => rBufWords[5].CLK
CLK => rBufWords[6].CLK
CLK => rBufWords[7].CLK
CLK => rBufWords[8].CLK
CLK => rBufWords[9].CLK
CLK => rBufWords[10].CLK
CLK => rBufWords[11].CLK
CLK => rBufWords[12].CLK
CLK => rBufWords[13].CLK
CLK => rBufWords[14].CLK
CLK => rBufWords[15].CLK
CLK => rBufWords[16].CLK
CLK => rBufWords[17].CLK
CLK => rBufWords[18].CLK
CLK => rBufWords[19].CLK
CLK => rBufWords[20].CLK
CLK => rBufWords[21].CLK
CLK => rBufWords[22].CLK
CLK => rBufWords[23].CLK
CLK => rBufWords[24].CLK
CLK => rBufWords[25].CLK
CLK => rBufWords[26].CLK
CLK => rBufWords[27].CLK
CLK => rBufWords[28].CLK
CLK => rBufWords[29].CLK
CLK => rBufWords[30].CLK
CLK => rBufWords[31].CLK
CLK => rWords[0].CLK
CLK => rWords[1].CLK
CLK => rWords[2].CLK
CLK => rWords[3].CLK
CLK => rWords[4].CLK
CLK => rWords[5].CLK
CLK => rWords[6].CLK
CLK => rWords[7].CLK
CLK => rWords[8].CLK
CLK => rWords[9].CLK
CLK => rWords[10].CLK
CLK => rWords[11].CLK
CLK => rWords[12].CLK
CLK => rWords[13].CLK
CLK => rWords[14].CLK
CLK => rWords[15].CLK
CLK => rWords[16].CLK
CLK => rWords[17].CLK
CLK => rWords[18].CLK
CLK => rWords[19].CLK
CLK => rWords[20].CLK
CLK => rWords[21].CLK
CLK => rWords[22].CLK
CLK => rWords[23].CLK
CLK => rWords[24].CLK
CLK => rWords[25].CLK
CLK => rWords[26].CLK
CLK => rWords[27].CLK
CLK => rWords[28].CLK
CLK => rWords[29].CLK
CLK => rWords[30].CLK
CLK => rWords[31].CLK
CLK => rSgRen.CLK
CLK => rRxState[0].CLK
CLK => rRxState[1].CLK
CLK => rRxState[2].CLK
CLK => rRxState[3].CLK
CLK => rRxState[4].CLK
CLK => rRxState[5].CLK
CLK => rRxState[6].CLK
CLK => rRxState[7].CLK
CLK => rTxnDone.CLK
CLK => rDoneLen[0].CLK
CLK => rDoneLen[1].CLK
CLK => rDoneLen[2].CLK
CLK => rDoneLen[3].CLK
CLK => rDoneLen[4].CLK
CLK => rDoneLen[5].CLK
CLK => rDoneLen[6].CLK
CLK => rDoneLen[7].CLK
CLK => rDoneLen[8].CLK
CLK => rDoneLen[9].CLK
CLK => rDoneLen[10].CLK
CLK => rDoneLen[11].CLK
CLK => rDoneLen[12].CLK
CLK => rDoneLen[13].CLK
CLK => rDoneLen[14].CLK
CLK => rDoneLen[15].CLK
CLK => rDoneLen[16].CLK
CLK => rDoneLen[17].CLK
CLK => rDoneLen[18].CLK
CLK => rDoneLen[19].CLK
CLK => rDoneLen[20].CLK
CLK => rDoneLen[21].CLK
CLK => rDoneLen[22].CLK
CLK => rDoneLen[23].CLK
CLK => rDoneLen[24].CLK
CLK => rDoneLen[25].CLK
CLK => rDoneLen[26].CLK
CLK => rDoneLen[27].CLK
CLK => rDoneLen[28].CLK
CLK => rDoneLen[29].CLK
CLK => rDoneLen[30].CLK
CLK => rDoneLen[31].CLK
CLK => rFlushed[0].CLK
CLK => rFlushed[1].CLK
CLK => rFlushed[2].CLK
CLK => rFlushed[3].CLK
CLK => rStart[0].CLK
CLK => rReadWordsZero.CLK
CLK => rReadWords[0].CLK
CLK => rReadWords[1].CLK
CLK => rReadWords[2].CLK
CLK => rReadWords[3].CLK
CLK => rReadWords[4].CLK
CLK => rReadWords[5].CLK
CLK => rReadWords[6].CLK
CLK => rReadWords[7].CLK
CLK => rReadWords[8].CLK
CLK => rReadWords[9].CLK
CLK => rReadWords[10].CLK
CLK => rReadWords[11].CLK
CLK => rReadWords[12].CLK
CLK => rReadWords[13].CLK
CLK => rReadWords[14].CLK
CLK => rReadWords[15].CLK
CLK => rReadWords[16].CLK
CLK => rReadWords[17].CLK
CLK => rReadWords[18].CLK
CLK => rReadWords[19].CLK
CLK => rReadWords[20].CLK
CLK => rReadWords[21].CLK
CLK => rReadWords[22].CLK
CLK => rReadWords[23].CLK
CLK => rReadWords[24].CLK
CLK => rReadWords[25].CLK
CLK => rReadWords[26].CLK
CLK => rReadWords[27].CLK
CLK => rReadWords[28].CLK
CLK => rReadWords[29].CLK
CLK => rReadWords[30].CLK
CLK => rReadWords[31].CLK
CLK => rOffLast[0].CLK
CLK => rOffLast[1].CLK
CLK => rOffLast[2].CLK
CLK => rOffLast[3].CLK
CLK => rOffLast[4].CLK
CLK => rOffLast[5].CLK
CLK => rOffLast[6].CLK
CLK => rOffLast[7].CLK
CLK => rOffLast[8].CLK
CLK => rOffLast[9].CLK
CLK => rOffLast[10].CLK
CLK => rOffLast[11].CLK
CLK => rOffLast[12].CLK
CLK => rOffLast[13].CLK
CLK => rOffLast[14].CLK
CLK => rOffLast[15].CLK
CLK => rOffLast[16].CLK
CLK => rOffLast[17].CLK
CLK => rOffLast[18].CLK
CLK => rOffLast[19].CLK
CLK => rOffLast[20].CLK
CLK => rOffLast[21].CLK
CLK => rOffLast[22].CLK
CLK => rOffLast[23].CLK
CLK => rOffLast[24].CLK
CLK => rOffLast[25].CLK
CLK => rOffLast[26].CLK
CLK => rOffLast[27].CLK
CLK => rOffLast[28].CLK
CLK => rOffLast[29].CLK
CLK => rOffLast[30].CLK
CLK => rOffLast[31].CLK
CLK => rMainState[0].CLK
CLK => rMainState[1].CLK
CLK => rMainState[2].CLK
CLK => rMainState[3].CLK
CLK => rMainState[4].CLK
CLK => rMainState[5].CLK
CLK => rRxDataEn[0].CLK
CLK => rRxDataEn[1].CLK
CLK => rTxnDoneAck.CLK
CLK => rTxnLenValid.CLK
CLK => rTxnOffLastValid.CLK
CLK => rTxnData[0].CLK
CLK => rTxnData[1].CLK
CLK => rTxnData[2].CLK
CLK => rTxnData[3].CLK
CLK => rTxnData[4].CLK
CLK => rTxnData[5].CLK
CLK => rTxnData[6].CLK
CLK => rTxnData[7].CLK
CLK => rTxnData[8].CLK
CLK => rTxnData[9].CLK
CLK => rTxnData[10].CLK
CLK => rTxnData[11].CLK
CLK => rTxnData[12].CLK
CLK => rTxnData[13].CLK
CLK => rTxnData[14].CLK
CLK => rTxnData[15].CLK
CLK => rTxnData[16].CLK
CLK => rTxnData[17].CLK
CLK => rTxnData[18].CLK
CLK => rTxnData[19].CLK
CLK => rTxnData[20].CLK
CLK => rTxnData[21].CLK
CLK => rTxnData[22].CLK
CLK => rTxnData[23].CLK
CLK => rTxnData[24].CLK
CLK => rTxnData[25].CLK
CLK => rTxnData[26].CLK
CLK => rTxnData[27].CLK
CLK => rTxnData[28].CLK
CLK => rTxnData[29].CLK
CLK => rTxnData[30].CLK
CLK => rTxnData[31].CLK
RST => rTxnDoneAck.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rRxState.OUTPUTSELECT
RST => rRxState.OUTPUTSELECT
RST => rRxState.OUTPUTSELECT
RST => rRxState.OUTPUTSELECT
RST => rRxState.OUTPUTSELECT
RST => rRxState.OUTPUTSELECT
RST => rRxState.OUTPUTSELECT
RST => rRxState.OUTPUTSELECT
RST => rSgRen.OUTPUTSELECT
RST => rLastDoneRead.OUTPUTSELECT
RST => rReqPartialDone.OUTPUTSELECT
RST => rErr.OUTPUTSELECT
CONFIG_MAX_READ_REQUEST_SIZE[0] => LessThan3.IN6
CONFIG_MAX_READ_REQUEST_SIZE[0] => _rMaxPayloadTrain[0].DATAA
CONFIG_MAX_READ_REQUEST_SIZE[1] => LessThan3.IN5
CONFIG_MAX_READ_REQUEST_SIZE[1] => _rMaxPayloadTrain[1].DATAA
CONFIG_MAX_READ_REQUEST_SIZE[2] => LessThan3.IN4
CONFIG_MAX_READ_REQUEST_SIZE[2] => _rMaxPayloadTrain[2].DATAA
TXN_DATA[0] => rTxnData[0].DATAIN
TXN_DATA[1] => rTxnData[1].DATAIN
TXN_DATA[2] => rTxnData[2].DATAIN
TXN_DATA[3] => rTxnData[3].DATAIN
TXN_DATA[4] => rTxnData[4].DATAIN
TXN_DATA[5] => rTxnData[5].DATAIN
TXN_DATA[6] => rTxnData[6].DATAIN
TXN_DATA[7] => rTxnData[7].DATAIN
TXN_DATA[8] => rTxnData[8].DATAIN
TXN_DATA[9] => rTxnData[9].DATAIN
TXN_DATA[10] => rTxnData[10].DATAIN
TXN_DATA[11] => rTxnData[11].DATAIN
TXN_DATA[12] => rTxnData[12].DATAIN
TXN_DATA[13] => rTxnData[13].DATAIN
TXN_DATA[14] => rTxnData[14].DATAIN
TXN_DATA[15] => rTxnData[15].DATAIN
TXN_DATA[16] => rTxnData[16].DATAIN
TXN_DATA[17] => rTxnData[17].DATAIN
TXN_DATA[18] => rTxnData[18].DATAIN
TXN_DATA[19] => rTxnData[19].DATAIN
TXN_DATA[20] => rTxnData[20].DATAIN
TXN_DATA[21] => rTxnData[21].DATAIN
TXN_DATA[22] => rTxnData[22].DATAIN
TXN_DATA[23] => rTxnData[23].DATAIN
TXN_DATA[24] => rTxnData[24].DATAIN
TXN_DATA[25] => rTxnData[25].DATAIN
TXN_DATA[26] => rTxnData[26].DATAIN
TXN_DATA[27] => rTxnData[27].DATAIN
TXN_DATA[28] => rTxnData[28].DATAIN
TXN_DATA[29] => rTxnData[29].DATAIN
TXN_DATA[30] => rTxnData[30].DATAIN
TXN_DATA[31] => rTxnData[31].DATAIN
TXN_LEN_VALID => rTxnLenValid.DATAIN
TXN_OFF_LAST_VALID => rTxnOffLastValid.DATAIN
TXN_DONE_LEN[0] <= rDoneLen[0].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[1] <= rDoneLen[1].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[2] <= rDoneLen[2].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[3] <= rDoneLen[3].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[4] <= rDoneLen[4].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[5] <= rDoneLen[5].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[6] <= rDoneLen[6].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[7] <= rDoneLen[7].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[8] <= rDoneLen[8].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[9] <= rDoneLen[9].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[10] <= rDoneLen[10].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[11] <= rDoneLen[11].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[12] <= rDoneLen[12].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[13] <= rDoneLen[13].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[14] <= rDoneLen[14].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[15] <= rDoneLen[15].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[16] <= rDoneLen[16].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[17] <= rDoneLen[17].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[18] <= rDoneLen[18].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[19] <= rDoneLen[19].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[20] <= rDoneLen[20].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[21] <= rDoneLen[21].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[22] <= rDoneLen[22].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[23] <= rDoneLen[23].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[24] <= rDoneLen[24].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[25] <= rDoneLen[25].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[26] <= rDoneLen[26].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[27] <= rDoneLen[27].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[28] <= rDoneLen[28].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[29] <= rDoneLen[29].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[30] <= rDoneLen[30].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[31] <= rDoneLen[31].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE <= TXN_DONE.DB_MAX_OUTPUT_PORT_TYPE
TXN_ERR <= rErr.DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_ACK => rTxnDoneAck.DATAA
TXN_DATA_FLUSH <= TXN_DATA_FLUSH.DB_MAX_OUTPUT_PORT_TYPE
TXN_DATA_FLUSHED => rFlushed[0].DATAIN
RX_REQ <= RX_REQ.DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[0] <= rAddr[0].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[1] <= rAddr[1].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[2] <= rAddr[2].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[3] <= rAddr[3].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[4] <= rAddr[4].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[5] <= rAddr[5].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[6] <= rAddr[6].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[7] <= rAddr[7].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[8] <= rAddr[8].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[9] <= rAddr[9].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[10] <= rAddr[10].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[11] <= rAddr[11].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[12] <= rAddr[12].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[13] <= rAddr[13].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[14] <= rAddr[14].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[15] <= rAddr[15].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[16] <= rAddr[16].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[17] <= rAddr[17].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[18] <= rAddr[18].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[19] <= rAddr[19].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[20] <= rAddr[20].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[21] <= rAddr[21].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[22] <= rAddr[22].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[23] <= rAddr[23].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[24] <= rAddr[24].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[25] <= rAddr[25].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[26] <= rAddr[26].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[27] <= rAddr[27].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[28] <= rAddr[28].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[29] <= rAddr[29].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[30] <= rAddr[30].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[31] <= rAddr[31].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[32] <= rAddr[32].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[33] <= rAddr[33].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[34] <= rAddr[34].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[35] <= rAddr[35].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[36] <= rAddr[36].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[37] <= rAddr[37].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[38] <= rAddr[38].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[39] <= rAddr[39].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[40] <= rAddr[40].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[41] <= rAddr[41].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[42] <= rAddr[42].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[43] <= rAddr[43].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[44] <= rAddr[44].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[45] <= rAddr[45].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[46] <= rAddr[46].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[47] <= rAddr[47].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[48] <= rAddr[48].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[49] <= rAddr[49].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[50] <= rAddr[50].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[51] <= rAddr[51].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[52] <= rAddr[52].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[53] <= rAddr[53].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[54] <= rAddr[54].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[55] <= rAddr[55].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[56] <= rAddr[56].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[57] <= rAddr[57].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[58] <= rAddr[58].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[59] <= rAddr[59].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[60] <= rAddr[60].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[61] <= rAddr[61].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[62] <= rAddr[62].DB_MAX_OUTPUT_PORT_TYPE
RX_ADDR[63] <= rAddr[63].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[0] <= rLen[0].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[1] <= rLen[1].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[2] <= rLen[2].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[3] <= rLen[3].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[4] <= rLen[4].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[5] <= rLen[5].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[6] <= rLen[6].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[7] <= rLen[7].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[8] <= rLen[8].DB_MAX_OUTPUT_PORT_TYPE
RX_LEN[9] <= rLen[9].DB_MAX_OUTPUT_PORT_TYPE
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => concat.IN1
RX_REQ_ACK => _rMaxLen.IN1
RX_REQ_ACK => _rRxState.OUTPUTSELECT
RX_REQ_ACK => _rRxState.OUTPUTSELECT
RX_REQ_ACK => _rRxState.OUTPUTSELECT
RX_REQ_ACK => _rRxState.OUTPUTSELECT
RX_REQ_ACK => _rRxState.OUTPUTSELECT
RX_REQ_ACK => _rRxState.OUTPUTSELECT
RX_REQ_ACK => _rRxState.OUTPUTSELECT
RX_REQ_ACK => _rRxState.OUTPUTSELECT
RX_REQ_ACK => Add9.IN11
RX_DATA_EN[0] => rRxDataEn[0].DATAIN
RX_DATA_EN[1] => rRxDataEn[1].DATAIN
RX_DONE => _rErr.IN0
RX_DONE => Add10.IN22
RX_ERR => _rErr.IN1
SG_DONE => _rErr.IN0
SG_ERR => _rErr.IN1
SG_ELEM_ADDR[0] => rAddr[0].DATAIN
SG_ELEM_ADDR[1] => rAddr[1].DATAIN
SG_ELEM_ADDR[2] => _rAddr[2].DATAB
SG_ELEM_ADDR[3] => _rAddr[3].DATAB
SG_ELEM_ADDR[4] => _rAddr[4].DATAB
SG_ELEM_ADDR[5] => _rAddr[5].DATAB
SG_ELEM_ADDR[6] => _rAddr[6].DATAB
SG_ELEM_ADDR[7] => _rAddr[7].DATAB
SG_ELEM_ADDR[8] => _rAddr[8].DATAB
SG_ELEM_ADDR[9] => _rAddr[9].DATAB
SG_ELEM_ADDR[10] => _rAddr[10].DATAB
SG_ELEM_ADDR[11] => _rAddr[11].DATAB
SG_ELEM_ADDR[12] => _rAddr[12].DATAB
SG_ELEM_ADDR[13] => _rAddr[13].DATAB
SG_ELEM_ADDR[14] => _rAddr[14].DATAB
SG_ELEM_ADDR[15] => _rAddr[15].DATAB
SG_ELEM_ADDR[16] => _rAddr[16].DATAB
SG_ELEM_ADDR[17] => _rAddr[17].DATAB
SG_ELEM_ADDR[18] => _rAddr[18].DATAB
SG_ELEM_ADDR[19] => _rAddr[19].DATAB
SG_ELEM_ADDR[20] => _rAddr[20].DATAB
SG_ELEM_ADDR[21] => _rAddr[21].DATAB
SG_ELEM_ADDR[22] => _rAddr[22].DATAB
SG_ELEM_ADDR[23] => _rAddr[23].DATAB
SG_ELEM_ADDR[24] => _rAddr[24].DATAB
SG_ELEM_ADDR[25] => _rAddr[25].DATAB
SG_ELEM_ADDR[26] => _rAddr[26].DATAB
SG_ELEM_ADDR[27] => _rAddr[27].DATAB
SG_ELEM_ADDR[28] => _rAddr[28].DATAB
SG_ELEM_ADDR[29] => _rAddr[29].DATAB
SG_ELEM_ADDR[30] => _rAddr[30].DATAB
SG_ELEM_ADDR[31] => _rAddr[31].DATAB
SG_ELEM_ADDR[32] => _rAddr[32].DATAB
SG_ELEM_ADDR[33] => _rAddr[33].DATAB
SG_ELEM_ADDR[34] => _rAddr[34].DATAB
SG_ELEM_ADDR[35] => _rAddr[35].DATAB
SG_ELEM_ADDR[36] => _rAddr[36].DATAB
SG_ELEM_ADDR[37] => _rAddr[37].DATAB
SG_ELEM_ADDR[38] => _rAddr[38].DATAB
SG_ELEM_ADDR[39] => _rAddr[39].DATAB
SG_ELEM_ADDR[40] => _rAddr[40].DATAB
SG_ELEM_ADDR[41] => _rAddr[41].DATAB
SG_ELEM_ADDR[42] => _rAddr[42].DATAB
SG_ELEM_ADDR[43] => _rAddr[43].DATAB
SG_ELEM_ADDR[44] => _rAddr[44].DATAB
SG_ELEM_ADDR[45] => _rAddr[45].DATAB
SG_ELEM_ADDR[46] => _rAddr[46].DATAB
SG_ELEM_ADDR[47] => _rAddr[47].DATAB
SG_ELEM_ADDR[48] => _rAddr[48].DATAB
SG_ELEM_ADDR[49] => _rAddr[49].DATAB
SG_ELEM_ADDR[50] => _rAddr[50].DATAB
SG_ELEM_ADDR[51] => _rAddr[51].DATAB
SG_ELEM_ADDR[52] => _rAddr[52].DATAB
SG_ELEM_ADDR[53] => _rAddr[53].DATAB
SG_ELEM_ADDR[54] => _rAddr[54].DATAB
SG_ELEM_ADDR[55] => _rAddr[55].DATAB
SG_ELEM_ADDR[56] => _rAddr[56].DATAB
SG_ELEM_ADDR[57] => _rAddr[57].DATAB
SG_ELEM_ADDR[58] => _rAddr[58].DATAB
SG_ELEM_ADDR[59] => _rAddr[59].DATAB
SG_ELEM_ADDR[60] => _rAddr[60].DATAB
SG_ELEM_ADDR[61] => _rAddr[61].DATAB
SG_ELEM_ADDR[62] => _rAddr[62].DATAB
SG_ELEM_ADDR[63] => _rAddr[63].DATAB
SG_ELEM_LEN[0] => LessThan0.IN32
SG_ELEM_LEN[0] => _rBufWordsInit[0].DATAA
SG_ELEM_LEN[1] => LessThan0.IN31
SG_ELEM_LEN[1] => _rBufWordsInit[1].DATAA
SG_ELEM_LEN[2] => LessThan0.IN30
SG_ELEM_LEN[2] => _rBufWordsInit[2].DATAA
SG_ELEM_LEN[3] => LessThan0.IN29
SG_ELEM_LEN[3] => _rBufWordsInit[3].DATAA
SG_ELEM_LEN[4] => LessThan0.IN28
SG_ELEM_LEN[4] => _rBufWordsInit[4].DATAA
SG_ELEM_LEN[5] => LessThan0.IN27
SG_ELEM_LEN[5] => _rBufWordsInit[5].DATAA
SG_ELEM_LEN[6] => LessThan0.IN26
SG_ELEM_LEN[6] => _rBufWordsInit[6].DATAA
SG_ELEM_LEN[7] => LessThan0.IN25
SG_ELEM_LEN[7] => _rBufWordsInit[7].DATAA
SG_ELEM_LEN[8] => LessThan0.IN24
SG_ELEM_LEN[8] => _rBufWordsInit[8].DATAA
SG_ELEM_LEN[9] => LessThan0.IN23
SG_ELEM_LEN[9] => _rBufWordsInit[9].DATAA
SG_ELEM_LEN[10] => LessThan0.IN22
SG_ELEM_LEN[10] => _rBufWordsInit[10].DATAA
SG_ELEM_LEN[11] => LessThan0.IN21
SG_ELEM_LEN[11] => _rBufWordsInit[11].DATAA
SG_ELEM_LEN[12] => LessThan0.IN20
SG_ELEM_LEN[12] => _rBufWordsInit[12].DATAA
SG_ELEM_LEN[13] => LessThan0.IN19
SG_ELEM_LEN[13] => _rBufWordsInit[13].DATAA
SG_ELEM_LEN[14] => LessThan0.IN18
SG_ELEM_LEN[14] => _rBufWordsInit[14].DATAA
SG_ELEM_LEN[15] => LessThan0.IN17
SG_ELEM_LEN[15] => _rBufWordsInit[15].DATAA
SG_ELEM_LEN[16] => LessThan0.IN16
SG_ELEM_LEN[16] => _rBufWordsInit[16].DATAA
SG_ELEM_LEN[17] => LessThan0.IN15
SG_ELEM_LEN[17] => _rBufWordsInit[17].DATAA
SG_ELEM_LEN[18] => LessThan0.IN14
SG_ELEM_LEN[18] => _rBufWordsInit[18].DATAA
SG_ELEM_LEN[19] => LessThan0.IN13
SG_ELEM_LEN[19] => _rBufWordsInit[19].DATAA
SG_ELEM_LEN[20] => LessThan0.IN12
SG_ELEM_LEN[20] => _rBufWordsInit[20].DATAA
SG_ELEM_LEN[21] => LessThan0.IN11
SG_ELEM_LEN[21] => _rBufWordsInit[21].DATAA
SG_ELEM_LEN[22] => LessThan0.IN10
SG_ELEM_LEN[22] => _rBufWordsInit[22].DATAA
SG_ELEM_LEN[23] => LessThan0.IN9
SG_ELEM_LEN[23] => _rBufWordsInit[23].DATAA
SG_ELEM_LEN[24] => LessThan0.IN8
SG_ELEM_LEN[24] => _rBufWordsInit[24].DATAA
SG_ELEM_LEN[25] => LessThan0.IN7
SG_ELEM_LEN[25] => _rBufWordsInit[25].DATAA
SG_ELEM_LEN[26] => LessThan0.IN6
SG_ELEM_LEN[26] => _rBufWordsInit[26].DATAA
SG_ELEM_LEN[27] => LessThan0.IN5
SG_ELEM_LEN[27] => _rBufWordsInit[27].DATAA
SG_ELEM_LEN[28] => LessThan0.IN4
SG_ELEM_LEN[28] => _rBufWordsInit[28].DATAA
SG_ELEM_LEN[29] => LessThan0.IN3
SG_ELEM_LEN[29] => _rBufWordsInit[29].DATAA
SG_ELEM_LEN[30] => LessThan0.IN2
SG_ELEM_LEN[30] => _rBufWordsInit[30].DATAA
SG_ELEM_LEN[31] => LessThan0.IN1
SG_ELEM_LEN[31] => _rBufWordsInit[31].DATAA
SG_ELEM_RDY => _rSgRen.OUTPUTSELECT
SG_ELEM_RDY => _rRxState.OUTPUTSELECT
SG_ELEM_RDY => _rRxState.OUTPUTSELECT
SG_ELEM_RDY => _rRxState.OUTPUTSELECT
SG_ELEM_RDY => _rRxState.OUTPUTSELECT
SG_ELEM_RDY => _rRxState.OUTPUTSELECT
SG_ELEM_RDY => _rRxState.OUTPUTSELECT
SG_ELEM_RDY => _rRxState.OUTPUTSELECT
SG_ELEM_RDY => _rRxState.OUTPUTSELECT
SG_ELEM_REN <= rSgRen.DB_MAX_OUTPUT_PORT_TYPE
SG_RST <= SG_RST.DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX <= CHNL_RX.DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[0] <= rReadWords[0].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[1] <= rReadWords[1].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[2] <= rReadWords[2].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[3] <= rReadWords[3].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[4] <= rReadWords[4].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[5] <= rReadWords[5].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[6] <= rReadWords[6].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[7] <= rReadWords[7].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[8] <= rReadWords[8].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[9] <= rReadWords[9].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[10] <= rReadWords[10].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[11] <= rReadWords[11].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[12] <= rReadWords[12].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[13] <= rReadWords[13].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[14] <= rReadWords[14].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[15] <= rReadWords[15].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[16] <= rReadWords[16].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[17] <= rReadWords[17].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[18] <= rReadWords[18].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[19] <= rReadWords[19].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[20] <= rReadWords[20].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[21] <= rReadWords[21].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[22] <= rReadWords[22].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[23] <= rReadWords[23].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[24] <= rReadWords[24].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[25] <= rReadWords[25].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[26] <= rReadWords[26].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[27] <= rReadWords[27].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[28] <= rReadWords[28].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[29] <= rReadWords[29].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[30] <= rReadWords[30].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[31] <= rReadWords[31].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LAST <= rOffLast[0].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[0] <= rOffLast[1].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[1] <= rOffLast[2].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[2] <= rOffLast[3].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[3] <= rOffLast[4].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[4] <= rOffLast[5].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[5] <= rOffLast[6].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[6] <= rOffLast[7].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[7] <= rOffLast[8].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[8] <= rOffLast[9].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[9] <= rOffLast[10].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[10] <= rOffLast[11].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[11] <= rOffLast[12].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[12] <= rOffLast[13].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[13] <= rOffLast[14].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[14] <= rOffLast[15].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[15] <= rOffLast[16].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[16] <= rOffLast[17].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[17] <= rOffLast[18].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[18] <= rOffLast[19].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[19] <= rOffLast[20].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[20] <= rOffLast[21].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[21] <= rOffLast[22].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[22] <= rOffLast[23].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[23] <= rOffLast[24].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[24] <= rOffLast[25].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[25] <= rOffLast[26].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[26] <= rOffLast[27].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[27] <= rOffLast[28].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[28] <= rOffLast[29].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[29] <= rOffLast[30].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[30] <= rOffLast[31].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_RECVD => always3.IN0
CHNL_RX_RECVD => _rTxnDone.OUTPUTSELECT
CHNL_RX_RECVD => _rMainState.OUTPUTSELECT
CHNL_RX_RECVD => _rMainState.OUTPUTSELECT
CHNL_RX_RECVD => _rMainState.OUTPUTSELECT
CHNL_RX_RECVD => _rMainState.OUTPUTSELECT
CHNL_RX_RECVD => _rMainState.OUTPUTSELECT
CHNL_RX_RECVD => _rMainState.OUTPUTSELECT
CHNL_RX_ACK_RECVD => always3.IN1
CHNL_RX_CONSUMED[0] => Add12.IN16
CHNL_RX_CONSUMED[1] => Add12.IN15
CHNL_RX_CONSUMED[2] => Add12.IN14
CHNL_RX_CONSUMED[3] => Add12.IN13
CHNL_RX_CONSUMED[4] => Add12.IN12
CHNL_RX_CONSUMED[5] => Add12.IN11
CHNL_RX_CONSUMED[6] => Add12.IN10
CHNL_RX_CONSUMED[7] => Add12.IN9
CHNL_RX_CONSUMED[8] => Add12.IN8
CHNL_RX_CONSUMED[9] => Add12.IN7
CHNL_RX_CONSUMED[10] => Add12.IN6
CHNL_RX_CONSUMED[11] => Add12.IN5
CHNL_RX_CONSUMED[12] => Add12.IN4
CHNL_RX_CONSUMED[13] => Add12.IN3
CHNL_RX_CONSUMED[14] => Add12.IN2
CHNL_RX_CONSUMED[15] => Add12.IN1
CHNL_RX_CONSUMED[16] => Add13.IN16
CHNL_RX_CONSUMED[17] => Add13.IN15
CHNL_RX_CONSUMED[18] => Add13.IN14
CHNL_RX_CONSUMED[19] => Add13.IN13
CHNL_RX_CONSUMED[20] => Add13.IN12
CHNL_RX_CONSUMED[21] => Add13.IN11
CHNL_RX_CONSUMED[22] => Add13.IN10
CHNL_RX_CONSUMED[23] => Add13.IN9
CHNL_RX_CONSUMED[24] => Add13.IN8
CHNL_RX_CONSUMED[25] => Add13.IN7
CHNL_RX_CONSUMED[26] => Add13.IN6
CHNL_RX_CONSUMED[27] => Add13.IN5
CHNL_RX_CONSUMED[28] => Add13.IN4
CHNL_RX_CONSUMED[29] => Add13.IN3
CHNL_RX_CONSUMED[30] => Add13.IN2
CHNL_RX_CONSUMED[31] => Add13.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate
RST => rChnlRxAck.OUTPUTSELECT
RST => rAckd.OUTPUTSELECT
RST => rCountRead.OUTPUTSELECT
CLK => CLK.IN1
RX => RX.IN1
RX_RECVD <= cross_domain_signal:rxSig.CLK_A_RECV
RX_ACK_RECVD <= syncff:rxAckSig.OUT_SYNC
RX_LAST => CHNL_RX_LAST.DATAIN
RX_LEN[0] => CHNL_RX_LEN[0].DATAIN
RX_LEN[1] => CHNL_RX_LEN[1].DATAIN
RX_LEN[2] => CHNL_RX_LEN[2].DATAIN
RX_LEN[3] => CHNL_RX_LEN[3].DATAIN
RX_LEN[4] => CHNL_RX_LEN[4].DATAIN
RX_LEN[5] => CHNL_RX_LEN[5].DATAIN
RX_LEN[6] => CHNL_RX_LEN[6].DATAIN
RX_LEN[7] => CHNL_RX_LEN[7].DATAIN
RX_LEN[8] => CHNL_RX_LEN[8].DATAIN
RX_LEN[9] => CHNL_RX_LEN[9].DATAIN
RX_LEN[10] => CHNL_RX_LEN[10].DATAIN
RX_LEN[11] => CHNL_RX_LEN[11].DATAIN
RX_LEN[12] => CHNL_RX_LEN[12].DATAIN
RX_LEN[13] => CHNL_RX_LEN[13].DATAIN
RX_LEN[14] => CHNL_RX_LEN[14].DATAIN
RX_LEN[15] => CHNL_RX_LEN[15].DATAIN
RX_LEN[16] => CHNL_RX_LEN[16].DATAIN
RX_LEN[17] => CHNL_RX_LEN[17].DATAIN
RX_LEN[18] => CHNL_RX_LEN[18].DATAIN
RX_LEN[19] => CHNL_RX_LEN[19].DATAIN
RX_LEN[20] => CHNL_RX_LEN[20].DATAIN
RX_LEN[21] => CHNL_RX_LEN[21].DATAIN
RX_LEN[22] => CHNL_RX_LEN[22].DATAIN
RX_LEN[23] => CHNL_RX_LEN[23].DATAIN
RX_LEN[24] => CHNL_RX_LEN[24].DATAIN
RX_LEN[25] => CHNL_RX_LEN[25].DATAIN
RX_LEN[26] => CHNL_RX_LEN[26].DATAIN
RX_LEN[27] => CHNL_RX_LEN[27].DATAIN
RX_LEN[28] => CHNL_RX_LEN[28].DATAIN
RX_LEN[29] => CHNL_RX_LEN[29].DATAIN
RX_LEN[30] => CHNL_RX_LEN[30].DATAIN
RX_LEN[31] => CHNL_RX_LEN[31].DATAIN
RX_OFF[0] => CHNL_RX_OFF[0].DATAIN
RX_OFF[1] => CHNL_RX_OFF[1].DATAIN
RX_OFF[2] => CHNL_RX_OFF[2].DATAIN
RX_OFF[3] => CHNL_RX_OFF[3].DATAIN
RX_OFF[4] => CHNL_RX_OFF[4].DATAIN
RX_OFF[5] => CHNL_RX_OFF[5].DATAIN
RX_OFF[6] => CHNL_RX_OFF[6].DATAIN
RX_OFF[7] => CHNL_RX_OFF[7].DATAIN
RX_OFF[8] => CHNL_RX_OFF[8].DATAIN
RX_OFF[9] => CHNL_RX_OFF[9].DATAIN
RX_OFF[10] => CHNL_RX_OFF[10].DATAIN
RX_OFF[11] => CHNL_RX_OFF[11].DATAIN
RX_OFF[12] => CHNL_RX_OFF[12].DATAIN
RX_OFF[13] => CHNL_RX_OFF[13].DATAIN
RX_OFF[14] => CHNL_RX_OFF[14].DATAIN
RX_OFF[15] => CHNL_RX_OFF[15].DATAIN
RX_OFF[16] => CHNL_RX_OFF[16].DATAIN
RX_OFF[17] => CHNL_RX_OFF[17].DATAIN
RX_OFF[18] => CHNL_RX_OFF[18].DATAIN
RX_OFF[19] => CHNL_RX_OFF[19].DATAIN
RX_OFF[20] => CHNL_RX_OFF[20].DATAIN
RX_OFF[21] => CHNL_RX_OFF[21].DATAIN
RX_OFF[22] => CHNL_RX_OFF[22].DATAIN
RX_OFF[23] => CHNL_RX_OFF[23].DATAIN
RX_OFF[24] => CHNL_RX_OFF[24].DATAIN
RX_OFF[25] => CHNL_RX_OFF[25].DATAIN
RX_OFF[26] => CHNL_RX_OFF[26].DATAIN
RX_OFF[27] => CHNL_RX_OFF[27].DATAIN
RX_OFF[28] => CHNL_RX_OFF[28].DATAIN
RX_OFF[29] => CHNL_RX_OFF[29].DATAIN
RX_OFF[30] => CHNL_RX_OFF[30].DATAIN
RX_CONSUMED[0] <= rConsumedSample[0].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[1] <= rConsumedSample[1].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[2] <= rConsumedSample[2].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[3] <= rConsumedSample[3].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[4] <= rConsumedSample[4].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[5] <= rConsumedSample[5].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[6] <= rConsumedSample[6].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[7] <= rConsumedSample[7].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[8] <= rConsumedSample[8].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[9] <= rConsumedSample[9].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[10] <= rConsumedSample[10].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[11] <= rConsumedSample[11].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[12] <= rConsumedSample[12].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[13] <= rConsumedSample[13].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[14] <= rConsumedSample[14].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[15] <= rConsumedSample[15].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[16] <= rConsumedSample[16].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[17] <= rConsumedSample[17].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[18] <= rConsumedSample[18].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[19] <= rConsumedSample[19].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[20] <= rConsumedSample[20].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[21] <= rConsumedSample[21].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[22] <= rConsumedSample[22].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[23] <= rConsumedSample[23].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[24] <= rConsumedSample[24].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[25] <= rConsumedSample[25].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[26] <= rConsumedSample[26].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[27] <= rConsumedSample[27].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[28] <= rConsumedSample[28].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[29] <= rConsumedSample[29].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[30] <= rConsumedSample[30].DB_MAX_OUTPUT_PORT_TYPE
RX_CONSUMED[31] <= rConsumedSample[31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[0] => CHNL_RX_DATA[0].DATAIN
RD_DATA[1] => CHNL_RX_DATA[1].DATAIN
RD_DATA[2] => CHNL_RX_DATA[2].DATAIN
RD_DATA[3] => CHNL_RX_DATA[3].DATAIN
RD_DATA[4] => CHNL_RX_DATA[4].DATAIN
RD_DATA[5] => CHNL_RX_DATA[5].DATAIN
RD_DATA[6] => CHNL_RX_DATA[6].DATAIN
RD_DATA[7] => CHNL_RX_DATA[7].DATAIN
RD_DATA[8] => CHNL_RX_DATA[8].DATAIN
RD_DATA[9] => CHNL_RX_DATA[9].DATAIN
RD_DATA[10] => CHNL_RX_DATA[10].DATAIN
RD_DATA[11] => CHNL_RX_DATA[11].DATAIN
RD_DATA[12] => CHNL_RX_DATA[12].DATAIN
RD_DATA[13] => CHNL_RX_DATA[13].DATAIN
RD_DATA[14] => CHNL_RX_DATA[14].DATAIN
RD_DATA[15] => CHNL_RX_DATA[15].DATAIN
RD_DATA[16] => CHNL_RX_DATA[16].DATAIN
RD_DATA[17] => CHNL_RX_DATA[17].DATAIN
RD_DATA[18] => CHNL_RX_DATA[18].DATAIN
RD_DATA[19] => CHNL_RX_DATA[19].DATAIN
RD_DATA[20] => CHNL_RX_DATA[20].DATAIN
RD_DATA[21] => CHNL_RX_DATA[21].DATAIN
RD_DATA[22] => CHNL_RX_DATA[22].DATAIN
RD_DATA[23] => CHNL_RX_DATA[23].DATAIN
RD_DATA[24] => CHNL_RX_DATA[24].DATAIN
RD_DATA[25] => CHNL_RX_DATA[25].DATAIN
RD_DATA[26] => CHNL_RX_DATA[26].DATAIN
RD_DATA[27] => CHNL_RX_DATA[27].DATAIN
RD_DATA[28] => CHNL_RX_DATA[28].DATAIN
RD_DATA[29] => CHNL_RX_DATA[29].DATAIN
RD_DATA[30] => CHNL_RX_DATA[30].DATAIN
RD_DATA[31] => CHNL_RX_DATA[31].DATAIN
RD_DATA[32] => CHNL_RX_DATA[32].DATAIN
RD_DATA[33] => CHNL_RX_DATA[33].DATAIN
RD_DATA[34] => CHNL_RX_DATA[34].DATAIN
RD_DATA[35] => CHNL_RX_DATA[35].DATAIN
RD_DATA[36] => CHNL_RX_DATA[36].DATAIN
RD_DATA[37] => CHNL_RX_DATA[37].DATAIN
RD_DATA[38] => CHNL_RX_DATA[38].DATAIN
RD_DATA[39] => CHNL_RX_DATA[39].DATAIN
RD_DATA[40] => CHNL_RX_DATA[40].DATAIN
RD_DATA[41] => CHNL_RX_DATA[41].DATAIN
RD_DATA[42] => CHNL_RX_DATA[42].DATAIN
RD_DATA[43] => CHNL_RX_DATA[43].DATAIN
RD_DATA[44] => CHNL_RX_DATA[44].DATAIN
RD_DATA[45] => CHNL_RX_DATA[45].DATAIN
RD_DATA[46] => CHNL_RX_DATA[46].DATAIN
RD_DATA[47] => CHNL_RX_DATA[47].DATAIN
RD_DATA[48] => CHNL_RX_DATA[48].DATAIN
RD_DATA[49] => CHNL_RX_DATA[49].DATAIN
RD_DATA[50] => CHNL_RX_DATA[50].DATAIN
RD_DATA[51] => CHNL_RX_DATA[51].DATAIN
RD_DATA[52] => CHNL_RX_DATA[52].DATAIN
RD_DATA[53] => CHNL_RX_DATA[53].DATAIN
RD_DATA[54] => CHNL_RX_DATA[54].DATAIN
RD_DATA[55] => CHNL_RX_DATA[55].DATAIN
RD_DATA[56] => CHNL_RX_DATA[56].DATAIN
RD_DATA[57] => CHNL_RX_DATA[57].DATAIN
RD_DATA[58] => CHNL_RX_DATA[58].DATAIN
RD_DATA[59] => CHNL_RX_DATA[59].DATAIN
RD_DATA[60] => CHNL_RX_DATA[60].DATAIN
RD_DATA[61] => CHNL_RX_DATA[61].DATAIN
RD_DATA[62] => CHNL_RX_DATA[62].DATAIN
RD_DATA[63] => CHNL_RX_DATA[63].DATAIN
RD_EMPTY => wDataRead.IN0
RD_EMPTY => CHNL_RX_DATA_VALID.DATAIN
RD_EN <= CHNL_RX_DATA_REN.DB_MAX_OUTPUT_PORT_TYPE
CHNL_CLK => CHNL_CLK.IN1
CHNL_RX <= CHNL_RX.DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_ACK => rChnlRxAck.DATAA
CHNL_RX_LAST <= RX_LAST.DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[0] <= RX_LEN[0].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[1] <= RX_LEN[1].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[2] <= RX_LEN[2].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[3] <= RX_LEN[3].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[4] <= RX_LEN[4].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[5] <= RX_LEN[5].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[6] <= RX_LEN[6].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[7] <= RX_LEN[7].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[8] <= RX_LEN[8].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[9] <= RX_LEN[9].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[10] <= RX_LEN[10].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[11] <= RX_LEN[11].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[12] <= RX_LEN[12].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[13] <= RX_LEN[13].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[14] <= RX_LEN[14].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[15] <= RX_LEN[15].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[16] <= RX_LEN[16].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[17] <= RX_LEN[17].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[18] <= RX_LEN[18].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[19] <= RX_LEN[19].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[20] <= RX_LEN[20].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[21] <= RX_LEN[21].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[22] <= RX_LEN[22].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[23] <= RX_LEN[23].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[24] <= RX_LEN[24].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[25] <= RX_LEN[25].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[26] <= RX_LEN[26].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[27] <= RX_LEN[27].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[28] <= RX_LEN[28].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[29] <= RX_LEN[29].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[30] <= RX_LEN[30].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LEN[31] <= RX_LEN[31].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[0] <= RX_OFF[0].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[1] <= RX_OFF[1].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[2] <= RX_OFF[2].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[3] <= RX_OFF[3].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[4] <= RX_OFF[4].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[5] <= RX_OFF[5].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[6] <= RX_OFF[6].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[7] <= RX_OFF[7].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[8] <= RX_OFF[8].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[9] <= RX_OFF[9].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[10] <= RX_OFF[10].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[11] <= RX_OFF[11].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[12] <= RX_OFF[12].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[13] <= RX_OFF[13].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[14] <= RX_OFF[14].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[15] <= RX_OFF[15].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[16] <= RX_OFF[16].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[17] <= RX_OFF[17].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[18] <= RX_OFF[18].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[19] <= RX_OFF[19].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[20] <= RX_OFF[20].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[21] <= RX_OFF[21].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[22] <= RX_OFF[22].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[23] <= RX_OFF[23].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[24] <= RX_OFF[24].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[25] <= RX_OFF[25].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[26] <= RX_OFF[26].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[27] <= RX_OFF[27].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[28] <= RX_OFF[28].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[29] <= RX_OFF[29].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_OFF[30] <= RX_OFF[30].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[0] <= RD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[1] <= RD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[2] <= RD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[3] <= RD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[4] <= RD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[5] <= RD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[6] <= RD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[7] <= RD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[8] <= RD_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[9] <= RD_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[10] <= RD_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[11] <= RD_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[12] <= RD_DATA[12].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[13] <= RD_DATA[13].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[14] <= RD_DATA[14].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[15] <= RD_DATA[15].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[16] <= RD_DATA[16].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[17] <= RD_DATA[17].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[18] <= RD_DATA[18].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[19] <= RD_DATA[19].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[20] <= RD_DATA[20].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[21] <= RD_DATA[21].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[22] <= RD_DATA[22].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[23] <= RD_DATA[23].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[24] <= RD_DATA[24].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[25] <= RD_DATA[25].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[26] <= RD_DATA[26].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[27] <= RD_DATA[27].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[28] <= RD_DATA[28].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[29] <= RD_DATA[29].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[30] <= RD_DATA[30].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[31] <= RD_DATA[31].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[32] <= RD_DATA[32].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[33] <= RD_DATA[33].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[34] <= RD_DATA[34].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[35] <= RD_DATA[35].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[36] <= RD_DATA[36].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[37] <= RD_DATA[37].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[38] <= RD_DATA[38].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[39] <= RD_DATA[39].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[40] <= RD_DATA[40].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[41] <= RD_DATA[41].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[42] <= RD_DATA[42].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[43] <= RD_DATA[43].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[44] <= RD_DATA[44].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[45] <= RD_DATA[45].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[46] <= RD_DATA[46].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[47] <= RD_DATA[47].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[48] <= RD_DATA[48].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[49] <= RD_DATA[49].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[50] <= RD_DATA[50].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[51] <= RD_DATA[51].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[52] <= RD_DATA[52].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[53] <= RD_DATA[53].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[54] <= RD_DATA[54].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[55] <= RD_DATA[55].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[56] <= RD_DATA[56].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[57] <= RD_DATA[57].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[58] <= RD_DATA[58].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[59] <= RD_DATA[59].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[60] <= RD_DATA[60].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[61] <= RD_DATA[61].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[62] <= RD_DATA[62].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA[63] <= RD_DATA[63].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA_VALID <= RD_EMPTY.DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_DATA_REN => wDataRead.IN1
CHNL_RX_DATA_REN => RD_EN.DATAIN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig
CLK_A => CLK_A.IN1
CLK_A_SEND => CLK_A_SEND.IN1
CLK_A_RECV <= syncff:sigBtoA.OUT_SYNC
CLK_B => CLK_B.IN1
CLK_B_RECV <= syncff:sigAtoB.OUT_SYNC
CLK_B_SEND => CLK_B_SEND.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigAtoB
CLK => CLK.IN2
IN_ASYNC => IN_ASYNC.IN1
OUT_SYNC <= ff:metaFF.Q


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigAtoB|ff:syncFF
CLK => Q~reg0.CLK
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigAtoB|ff:metaFF
CLK => Q~reg0.CLK
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigBtoA
CLK => CLK.IN2
IN_ASYNC => IN_ASYNC.IN1
OUT_SYNC <= ff:metaFF.Q


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigBtoA|ff:syncFF
CLK => Q~reg0.CLK
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigBtoA|ff:metaFF
CLK => Q~reg0.CLK
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|syncff:rxAckSig
CLK => CLK.IN2
IN_ASYNC => IN_ASYNC.IN1
OUT_SYNC <= ff:metaFF.Q


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|syncff:rxAckSig|ff:syncFF
CLK => Q~reg0.CLK
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|syncff:rxAckSig|ff:metaFF
CLK => Q~reg0.CLK
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync
CLK_A => CLK_A.IN1
CLK_A_SEND => CLK_A_SEND.IN1
CLK_A_RECV <= syncff:sigBtoA.OUT_SYNC
CLK_B => CLK_B.IN1
CLK_B_RECV <= syncff:sigAtoB.OUT_SYNC
CLK_B_SEND => CLK_B_SEND.IN1


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigAtoB
CLK => CLK.IN2
IN_ASYNC => IN_ASYNC.IN1
OUT_SYNC <= ff:metaFF.Q


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigAtoB|ff:syncFF
CLK => Q~reg0.CLK
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigAtoB|ff:metaFF
CLK => Q~reg0.CLK
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigBtoA
CLK => CLK.IN2
IN_ASYNC => IN_ASYNC.IN1
OUT_SYNC <= ff:metaFF.Q


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigBtoA|ff:syncFF
CLK => Q~reg0.CLK
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigBtoA|ff:metaFF
CLK => Q~reg0.CLK
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort
CLK => CLK.IN2
RST => rWideRst.OUTPUTSELECT
RST => rWideRst.OUTPUTSELECT
RST => rWideRst.OUTPUTSELECT
RST => rWideRst.OUTPUTSELECT
RST => rWideRst[0].DATAIN
CONFIG_MAX_PAYLOAD_SIZE[0] => tx_port_writer:writer.CONFIG_MAX_PAYLOAD_SIZE[0]
CONFIG_MAX_PAYLOAD_SIZE[1] => tx_port_writer:writer.CONFIG_MAX_PAYLOAD_SIZE[1]
CONFIG_MAX_PAYLOAD_SIZE[2] => tx_port_writer:writer.CONFIG_MAX_PAYLOAD_SIZE[2]
TXN <= tx_port_writer:writer.TXN
TXN_ACK => tx_port_writer:writer.TXN_ACK
TXN_LEN[0] <= tx_port_writer:writer.TXN_LEN[0]
TXN_LEN[1] <= tx_port_writer:writer.TXN_LEN[1]
TXN_LEN[2] <= tx_port_writer:writer.TXN_LEN[2]
TXN_LEN[3] <= tx_port_writer:writer.TXN_LEN[3]
TXN_LEN[4] <= tx_port_writer:writer.TXN_LEN[4]
TXN_LEN[5] <= tx_port_writer:writer.TXN_LEN[5]
TXN_LEN[6] <= tx_port_writer:writer.TXN_LEN[6]
TXN_LEN[7] <= tx_port_writer:writer.TXN_LEN[7]
TXN_LEN[8] <= tx_port_writer:writer.TXN_LEN[8]
TXN_LEN[9] <= tx_port_writer:writer.TXN_LEN[9]
TXN_LEN[10] <= tx_port_writer:writer.TXN_LEN[10]
TXN_LEN[11] <= tx_port_writer:writer.TXN_LEN[11]
TXN_LEN[12] <= tx_port_writer:writer.TXN_LEN[12]
TXN_LEN[13] <= tx_port_writer:writer.TXN_LEN[13]
TXN_LEN[14] <= tx_port_writer:writer.TXN_LEN[14]
TXN_LEN[15] <= tx_port_writer:writer.TXN_LEN[15]
TXN_LEN[16] <= tx_port_writer:writer.TXN_LEN[16]
TXN_LEN[17] <= tx_port_writer:writer.TXN_LEN[17]
TXN_LEN[18] <= tx_port_writer:writer.TXN_LEN[18]
TXN_LEN[19] <= tx_port_writer:writer.TXN_LEN[19]
TXN_LEN[20] <= tx_port_writer:writer.TXN_LEN[20]
TXN_LEN[21] <= tx_port_writer:writer.TXN_LEN[21]
TXN_LEN[22] <= tx_port_writer:writer.TXN_LEN[22]
TXN_LEN[23] <= tx_port_writer:writer.TXN_LEN[23]
TXN_LEN[24] <= tx_port_writer:writer.TXN_LEN[24]
TXN_LEN[25] <= tx_port_writer:writer.TXN_LEN[25]
TXN_LEN[26] <= tx_port_writer:writer.TXN_LEN[26]
TXN_LEN[27] <= tx_port_writer:writer.TXN_LEN[27]
TXN_LEN[28] <= tx_port_writer:writer.TXN_LEN[28]
TXN_LEN[29] <= tx_port_writer:writer.TXN_LEN[29]
TXN_LEN[30] <= tx_port_writer:writer.TXN_LEN[30]
TXN_LEN[31] <= tx_port_writer:writer.TXN_LEN[31]
TXN_OFF_LAST[0] <= tx_port_writer:writer.TXN_OFF_LAST[0]
TXN_OFF_LAST[1] <= tx_port_writer:writer.TXN_OFF_LAST[1]
TXN_OFF_LAST[2] <= tx_port_writer:writer.TXN_OFF_LAST[2]
TXN_OFF_LAST[3] <= tx_port_writer:writer.TXN_OFF_LAST[3]
TXN_OFF_LAST[4] <= tx_port_writer:writer.TXN_OFF_LAST[4]
TXN_OFF_LAST[5] <= tx_port_writer:writer.TXN_OFF_LAST[5]
TXN_OFF_LAST[6] <= tx_port_writer:writer.TXN_OFF_LAST[6]
TXN_OFF_LAST[7] <= tx_port_writer:writer.TXN_OFF_LAST[7]
TXN_OFF_LAST[8] <= tx_port_writer:writer.TXN_OFF_LAST[8]
TXN_OFF_LAST[9] <= tx_port_writer:writer.TXN_OFF_LAST[9]
TXN_OFF_LAST[10] <= tx_port_writer:writer.TXN_OFF_LAST[10]
TXN_OFF_LAST[11] <= tx_port_writer:writer.TXN_OFF_LAST[11]
TXN_OFF_LAST[12] <= tx_port_writer:writer.TXN_OFF_LAST[12]
TXN_OFF_LAST[13] <= tx_port_writer:writer.TXN_OFF_LAST[13]
TXN_OFF_LAST[14] <= tx_port_writer:writer.TXN_OFF_LAST[14]
TXN_OFF_LAST[15] <= tx_port_writer:writer.TXN_OFF_LAST[15]
TXN_OFF_LAST[16] <= tx_port_writer:writer.TXN_OFF_LAST[16]
TXN_OFF_LAST[17] <= tx_port_writer:writer.TXN_OFF_LAST[17]
TXN_OFF_LAST[18] <= tx_port_writer:writer.TXN_OFF_LAST[18]
TXN_OFF_LAST[19] <= tx_port_writer:writer.TXN_OFF_LAST[19]
TXN_OFF_LAST[20] <= tx_port_writer:writer.TXN_OFF_LAST[20]
TXN_OFF_LAST[21] <= tx_port_writer:writer.TXN_OFF_LAST[21]
TXN_OFF_LAST[22] <= tx_port_writer:writer.TXN_OFF_LAST[22]
TXN_OFF_LAST[23] <= tx_port_writer:writer.TXN_OFF_LAST[23]
TXN_OFF_LAST[24] <= tx_port_writer:writer.TXN_OFF_LAST[24]
TXN_OFF_LAST[25] <= tx_port_writer:writer.TXN_OFF_LAST[25]
TXN_OFF_LAST[26] <= tx_port_writer:writer.TXN_OFF_LAST[26]
TXN_OFF_LAST[27] <= tx_port_writer:writer.TXN_OFF_LAST[27]
TXN_OFF_LAST[28] <= tx_port_writer:writer.TXN_OFF_LAST[28]
TXN_OFF_LAST[29] <= tx_port_writer:writer.TXN_OFF_LAST[29]
TXN_OFF_LAST[30] <= tx_port_writer:writer.TXN_OFF_LAST[30]
TXN_OFF_LAST[31] <= tx_port_writer:writer.TXN_OFF_LAST[31]
TXN_DONE_LEN[0] <= tx_port_writer:writer.TXN_DONE_LEN[0]
TXN_DONE_LEN[1] <= tx_port_writer:writer.TXN_DONE_LEN[1]
TXN_DONE_LEN[2] <= tx_port_writer:writer.TXN_DONE_LEN[2]
TXN_DONE_LEN[3] <= tx_port_writer:writer.TXN_DONE_LEN[3]
TXN_DONE_LEN[4] <= tx_port_writer:writer.TXN_DONE_LEN[4]
TXN_DONE_LEN[5] <= tx_port_writer:writer.TXN_DONE_LEN[5]
TXN_DONE_LEN[6] <= tx_port_writer:writer.TXN_DONE_LEN[6]
TXN_DONE_LEN[7] <= tx_port_writer:writer.TXN_DONE_LEN[7]
TXN_DONE_LEN[8] <= tx_port_writer:writer.TXN_DONE_LEN[8]
TXN_DONE_LEN[9] <= tx_port_writer:writer.TXN_DONE_LEN[9]
TXN_DONE_LEN[10] <= tx_port_writer:writer.TXN_DONE_LEN[10]
TXN_DONE_LEN[11] <= tx_port_writer:writer.TXN_DONE_LEN[11]
TXN_DONE_LEN[12] <= tx_port_writer:writer.TXN_DONE_LEN[12]
TXN_DONE_LEN[13] <= tx_port_writer:writer.TXN_DONE_LEN[13]
TXN_DONE_LEN[14] <= tx_port_writer:writer.TXN_DONE_LEN[14]
TXN_DONE_LEN[15] <= tx_port_writer:writer.TXN_DONE_LEN[15]
TXN_DONE_LEN[16] <= tx_port_writer:writer.TXN_DONE_LEN[16]
TXN_DONE_LEN[17] <= tx_port_writer:writer.TXN_DONE_LEN[17]
TXN_DONE_LEN[18] <= tx_port_writer:writer.TXN_DONE_LEN[18]
TXN_DONE_LEN[19] <= tx_port_writer:writer.TXN_DONE_LEN[19]
TXN_DONE_LEN[20] <= tx_port_writer:writer.TXN_DONE_LEN[20]
TXN_DONE_LEN[21] <= tx_port_writer:writer.TXN_DONE_LEN[21]
TXN_DONE_LEN[22] <= tx_port_writer:writer.TXN_DONE_LEN[22]
TXN_DONE_LEN[23] <= tx_port_writer:writer.TXN_DONE_LEN[23]
TXN_DONE_LEN[24] <= tx_port_writer:writer.TXN_DONE_LEN[24]
TXN_DONE_LEN[25] <= tx_port_writer:writer.TXN_DONE_LEN[25]
TXN_DONE_LEN[26] <= tx_port_writer:writer.TXN_DONE_LEN[26]
TXN_DONE_LEN[27] <= tx_port_writer:writer.TXN_DONE_LEN[27]
TXN_DONE_LEN[28] <= tx_port_writer:writer.TXN_DONE_LEN[28]
TXN_DONE_LEN[29] <= tx_port_writer:writer.TXN_DONE_LEN[29]
TXN_DONE_LEN[30] <= tx_port_writer:writer.TXN_DONE_LEN[30]
TXN_DONE_LEN[31] <= tx_port_writer:writer.TXN_DONE_LEN[31]
TXN_DONE <= tx_port_writer:writer.TXN_DONE
TXN_DONE_ACK => tx_port_writer:writer.TXN_DONE_ACK
SG_DATA[0] => SG_DATA[0].IN1
SG_DATA[1] => SG_DATA[1].IN1
SG_DATA[2] => SG_DATA[2].IN1
SG_DATA[3] => SG_DATA[3].IN1
SG_DATA[4] => SG_DATA[4].IN1
SG_DATA[5] => SG_DATA[5].IN1
SG_DATA[6] => SG_DATA[6].IN1
SG_DATA[7] => SG_DATA[7].IN1
SG_DATA[8] => SG_DATA[8].IN1
SG_DATA[9] => SG_DATA[9].IN1
SG_DATA[10] => SG_DATA[10].IN1
SG_DATA[11] => SG_DATA[11].IN1
SG_DATA[12] => SG_DATA[12].IN1
SG_DATA[13] => SG_DATA[13].IN1
SG_DATA[14] => SG_DATA[14].IN1
SG_DATA[15] => SG_DATA[15].IN1
SG_DATA[16] => SG_DATA[16].IN1
SG_DATA[17] => SG_DATA[17].IN1
SG_DATA[18] => SG_DATA[18].IN1
SG_DATA[19] => SG_DATA[19].IN1
SG_DATA[20] => SG_DATA[20].IN1
SG_DATA[21] => SG_DATA[21].IN1
SG_DATA[22] => SG_DATA[22].IN1
SG_DATA[23] => SG_DATA[23].IN1
SG_DATA[24] => SG_DATA[24].IN1
SG_DATA[25] => SG_DATA[25].IN1
SG_DATA[26] => SG_DATA[26].IN1
SG_DATA[27] => SG_DATA[27].IN1
SG_DATA[28] => SG_DATA[28].IN1
SG_DATA[29] => SG_DATA[29].IN1
SG_DATA[30] => SG_DATA[30].IN1
SG_DATA[31] => SG_DATA[31].IN1
SG_DATA[32] => SG_DATA[32].IN1
SG_DATA[33] => SG_DATA[33].IN1
SG_DATA[34] => SG_DATA[34].IN1
SG_DATA[35] => SG_DATA[35].IN1
SG_DATA[36] => SG_DATA[36].IN1
SG_DATA[37] => SG_DATA[37].IN1
SG_DATA[38] => SG_DATA[38].IN1
SG_DATA[39] => SG_DATA[39].IN1
SG_DATA[40] => SG_DATA[40].IN1
SG_DATA[41] => SG_DATA[41].IN1
SG_DATA[42] => SG_DATA[42].IN1
SG_DATA[43] => SG_DATA[43].IN1
SG_DATA[44] => SG_DATA[44].IN1
SG_DATA[45] => SG_DATA[45].IN1
SG_DATA[46] => SG_DATA[46].IN1
SG_DATA[47] => SG_DATA[47].IN1
SG_DATA[48] => SG_DATA[48].IN1
SG_DATA[49] => SG_DATA[49].IN1
SG_DATA[50] => SG_DATA[50].IN1
SG_DATA[51] => SG_DATA[51].IN1
SG_DATA[52] => SG_DATA[52].IN1
SG_DATA[53] => SG_DATA[53].IN1
SG_DATA[54] => SG_DATA[54].IN1
SG_DATA[55] => SG_DATA[55].IN1
SG_DATA[56] => SG_DATA[56].IN1
SG_DATA[57] => SG_DATA[57].IN1
SG_DATA[58] => SG_DATA[58].IN1
SG_DATA[59] => SG_DATA[59].IN1
SG_DATA[60] => SG_DATA[60].IN1
SG_DATA[61] => SG_DATA[61].IN1
SG_DATA[62] => SG_DATA[62].IN1
SG_DATA[63] => SG_DATA[63].IN1
SG_DATA_EMPTY => SG_DATA_EMPTY.IN1
SG_DATA_REN <= sg_list_reader_64:sgListReader.BUF_DATA_REN
SG_RST <= tx_port_writer:writer.SG_RST
SG_ERR => tx_port_monitor_64:monitor.TX_ERR
SG_ERR => tx_port_writer:writer.SG_ERR
TX_REQ <= tx_port_writer:writer.TX_REQ
TX_REQ_ACK => TX_REQ_ACK.IN1
TX_ADDR[0] <= tx_port_writer:writer.TX_ADDR[0]
TX_ADDR[1] <= tx_port_writer:writer.TX_ADDR[1]
TX_ADDR[2] <= tx_port_writer:writer.TX_ADDR[2]
TX_ADDR[3] <= tx_port_writer:writer.TX_ADDR[3]
TX_ADDR[4] <= tx_port_writer:writer.TX_ADDR[4]
TX_ADDR[5] <= tx_port_writer:writer.TX_ADDR[5]
TX_ADDR[6] <= tx_port_writer:writer.TX_ADDR[6]
TX_ADDR[7] <= tx_port_writer:writer.TX_ADDR[7]
TX_ADDR[8] <= tx_port_writer:writer.TX_ADDR[8]
TX_ADDR[9] <= tx_port_writer:writer.TX_ADDR[9]
TX_ADDR[10] <= tx_port_writer:writer.TX_ADDR[10]
TX_ADDR[11] <= tx_port_writer:writer.TX_ADDR[11]
TX_ADDR[12] <= tx_port_writer:writer.TX_ADDR[12]
TX_ADDR[13] <= tx_port_writer:writer.TX_ADDR[13]
TX_ADDR[14] <= tx_port_writer:writer.TX_ADDR[14]
TX_ADDR[15] <= tx_port_writer:writer.TX_ADDR[15]
TX_ADDR[16] <= tx_port_writer:writer.TX_ADDR[16]
TX_ADDR[17] <= tx_port_writer:writer.TX_ADDR[17]
TX_ADDR[18] <= tx_port_writer:writer.TX_ADDR[18]
TX_ADDR[19] <= tx_port_writer:writer.TX_ADDR[19]
TX_ADDR[20] <= tx_port_writer:writer.TX_ADDR[20]
TX_ADDR[21] <= tx_port_writer:writer.TX_ADDR[21]
TX_ADDR[22] <= tx_port_writer:writer.TX_ADDR[22]
TX_ADDR[23] <= tx_port_writer:writer.TX_ADDR[23]
TX_ADDR[24] <= tx_port_writer:writer.TX_ADDR[24]
TX_ADDR[25] <= tx_port_writer:writer.TX_ADDR[25]
TX_ADDR[26] <= tx_port_writer:writer.TX_ADDR[26]
TX_ADDR[27] <= tx_port_writer:writer.TX_ADDR[27]
TX_ADDR[28] <= tx_port_writer:writer.TX_ADDR[28]
TX_ADDR[29] <= tx_port_writer:writer.TX_ADDR[29]
TX_ADDR[30] <= tx_port_writer:writer.TX_ADDR[30]
TX_ADDR[31] <= tx_port_writer:writer.TX_ADDR[31]
TX_ADDR[32] <= tx_port_writer:writer.TX_ADDR[32]
TX_ADDR[33] <= tx_port_writer:writer.TX_ADDR[33]
TX_ADDR[34] <= tx_port_writer:writer.TX_ADDR[34]
TX_ADDR[35] <= tx_port_writer:writer.TX_ADDR[35]
TX_ADDR[36] <= tx_port_writer:writer.TX_ADDR[36]
TX_ADDR[37] <= tx_port_writer:writer.TX_ADDR[37]
TX_ADDR[38] <= tx_port_writer:writer.TX_ADDR[38]
TX_ADDR[39] <= tx_port_writer:writer.TX_ADDR[39]
TX_ADDR[40] <= tx_port_writer:writer.TX_ADDR[40]
TX_ADDR[41] <= tx_port_writer:writer.TX_ADDR[41]
TX_ADDR[42] <= tx_port_writer:writer.TX_ADDR[42]
TX_ADDR[43] <= tx_port_writer:writer.TX_ADDR[43]
TX_ADDR[44] <= tx_port_writer:writer.TX_ADDR[44]
TX_ADDR[45] <= tx_port_writer:writer.TX_ADDR[45]
TX_ADDR[46] <= tx_port_writer:writer.TX_ADDR[46]
TX_ADDR[47] <= tx_port_writer:writer.TX_ADDR[47]
TX_ADDR[48] <= tx_port_writer:writer.TX_ADDR[48]
TX_ADDR[49] <= tx_port_writer:writer.TX_ADDR[49]
TX_ADDR[50] <= tx_port_writer:writer.TX_ADDR[50]
TX_ADDR[51] <= tx_port_writer:writer.TX_ADDR[51]
TX_ADDR[52] <= tx_port_writer:writer.TX_ADDR[52]
TX_ADDR[53] <= tx_port_writer:writer.TX_ADDR[53]
TX_ADDR[54] <= tx_port_writer:writer.TX_ADDR[54]
TX_ADDR[55] <= tx_port_writer:writer.TX_ADDR[55]
TX_ADDR[56] <= tx_port_writer:writer.TX_ADDR[56]
TX_ADDR[57] <= tx_port_writer:writer.TX_ADDR[57]
TX_ADDR[58] <= tx_port_writer:writer.TX_ADDR[58]
TX_ADDR[59] <= tx_port_writer:writer.TX_ADDR[59]
TX_ADDR[60] <= tx_port_writer:writer.TX_ADDR[60]
TX_ADDR[61] <= tx_port_writer:writer.TX_ADDR[61]
TX_ADDR[62] <= tx_port_writer:writer.TX_ADDR[62]
TX_ADDR[63] <= tx_port_writer:writer.TX_ADDR[63]
TX_LEN[0] <= TX_LEN[0].DB_MAX_OUTPUT_PORT_TYPE
TX_LEN[1] <= tx_port_writer:writer.TX_LEN[1]
TX_LEN[2] <= tx_port_writer:writer.TX_LEN[2]
TX_LEN[3] <= tx_port_writer:writer.TX_LEN[3]
TX_LEN[4] <= tx_port_writer:writer.TX_LEN[4]
TX_LEN[5] <= tx_port_writer:writer.TX_LEN[5]
TX_LEN[6] <= tx_port_writer:writer.TX_LEN[6]
TX_LEN[7] <= tx_port_writer:writer.TX_LEN[7]
TX_LEN[8] <= tx_port_writer:writer.TX_LEN[8]
TX_LEN[9] <= tx_port_writer:writer.TX_LEN[9]
TX_DATA[0] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[1] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[2] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[3] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[4] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[5] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[6] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[7] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[8] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[9] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[10] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[11] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[12] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[13] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[14] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[15] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[16] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[17] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[18] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[19] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[20] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[21] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[22] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[23] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[24] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[25] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[26] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[27] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[28] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[29] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[30] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[31] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[32] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[33] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[34] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[35] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[36] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[37] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[38] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[39] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[40] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[41] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[42] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[43] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[44] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[45] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[46] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[47] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[48] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[49] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[50] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[51] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[52] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[53] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[54] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[55] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[56] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[57] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[58] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[59] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[60] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[61] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[62] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA[63] <= tx_port_buffer_64:buffer.RD_DATA
TX_DATA_REN => TX_DATA_REN.IN1
TX_SENT => tx_port_writer:writer.TX_SENT
CHNL_CLK => tx_port_channel_gate_64:gate.CHNL_CLK
CHNL_TX => tx_port_channel_gate_64:gate.CHNL_TX
CHNL_TX_ACK <= tx_port_channel_gate_64:gate.CHNL_TX_ACK
CHNL_TX_LAST => tx_port_channel_gate_64:gate.CHNL_TX_LAST
CHNL_TX_LEN[0] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[0]
CHNL_TX_LEN[1] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[1]
CHNL_TX_LEN[2] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[2]
CHNL_TX_LEN[3] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[3]
CHNL_TX_LEN[4] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[4]
CHNL_TX_LEN[5] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[5]
CHNL_TX_LEN[6] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[6]
CHNL_TX_LEN[7] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[7]
CHNL_TX_LEN[8] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[8]
CHNL_TX_LEN[9] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[9]
CHNL_TX_LEN[10] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[10]
CHNL_TX_LEN[11] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[11]
CHNL_TX_LEN[12] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[12]
CHNL_TX_LEN[13] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[13]
CHNL_TX_LEN[14] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[14]
CHNL_TX_LEN[15] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[15]
CHNL_TX_LEN[16] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[16]
CHNL_TX_LEN[17] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[17]
CHNL_TX_LEN[18] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[18]
CHNL_TX_LEN[19] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[19]
CHNL_TX_LEN[20] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[20]
CHNL_TX_LEN[21] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[21]
CHNL_TX_LEN[22] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[22]
CHNL_TX_LEN[23] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[23]
CHNL_TX_LEN[24] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[24]
CHNL_TX_LEN[25] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[25]
CHNL_TX_LEN[26] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[26]
CHNL_TX_LEN[27] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[27]
CHNL_TX_LEN[28] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[28]
CHNL_TX_LEN[29] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[29]
CHNL_TX_LEN[30] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[30]
CHNL_TX_LEN[31] => tx_port_channel_gate_64:gate.CHNL_TX_LEN[31]
CHNL_TX_OFF[0] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[0]
CHNL_TX_OFF[1] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[1]
CHNL_TX_OFF[2] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[2]
CHNL_TX_OFF[3] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[3]
CHNL_TX_OFF[4] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[4]
CHNL_TX_OFF[5] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[5]
CHNL_TX_OFF[6] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[6]
CHNL_TX_OFF[7] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[7]
CHNL_TX_OFF[8] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[8]
CHNL_TX_OFF[9] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[9]
CHNL_TX_OFF[10] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[10]
CHNL_TX_OFF[11] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[11]
CHNL_TX_OFF[12] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[12]
CHNL_TX_OFF[13] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[13]
CHNL_TX_OFF[14] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[14]
CHNL_TX_OFF[15] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[15]
CHNL_TX_OFF[16] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[16]
CHNL_TX_OFF[17] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[17]
CHNL_TX_OFF[18] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[18]
CHNL_TX_OFF[19] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[19]
CHNL_TX_OFF[20] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[20]
CHNL_TX_OFF[21] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[21]
CHNL_TX_OFF[22] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[22]
CHNL_TX_OFF[23] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[23]
CHNL_TX_OFF[24] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[24]
CHNL_TX_OFF[25] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[25]
CHNL_TX_OFF[26] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[26]
CHNL_TX_OFF[27] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[27]
CHNL_TX_OFF[28] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[28]
CHNL_TX_OFF[29] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[29]
CHNL_TX_OFF[30] => tx_port_channel_gate_64:gate.CHNL_TX_OFF[30]
CHNL_TX_DATA[0] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[0]
CHNL_TX_DATA[1] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[1]
CHNL_TX_DATA[2] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[2]
CHNL_TX_DATA[3] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[3]
CHNL_TX_DATA[4] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[4]
CHNL_TX_DATA[5] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[5]
CHNL_TX_DATA[6] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[6]
CHNL_TX_DATA[7] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[7]
CHNL_TX_DATA[8] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[8]
CHNL_TX_DATA[9] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[9]
CHNL_TX_DATA[10] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[10]
CHNL_TX_DATA[11] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[11]
CHNL_TX_DATA[12] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[12]
CHNL_TX_DATA[13] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[13]
CHNL_TX_DATA[14] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[14]
CHNL_TX_DATA[15] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[15]
CHNL_TX_DATA[16] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[16]
CHNL_TX_DATA[17] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[17]
CHNL_TX_DATA[18] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[18]
CHNL_TX_DATA[19] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[19]
CHNL_TX_DATA[20] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[20]
CHNL_TX_DATA[21] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[21]
CHNL_TX_DATA[22] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[22]
CHNL_TX_DATA[23] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[23]
CHNL_TX_DATA[24] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[24]
CHNL_TX_DATA[25] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[25]
CHNL_TX_DATA[26] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[26]
CHNL_TX_DATA[27] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[27]
CHNL_TX_DATA[28] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[28]
CHNL_TX_DATA[29] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[29]
CHNL_TX_DATA[30] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[30]
CHNL_TX_DATA[31] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[31]
CHNL_TX_DATA[32] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[32]
CHNL_TX_DATA[33] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[33]
CHNL_TX_DATA[34] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[34]
CHNL_TX_DATA[35] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[35]
CHNL_TX_DATA[36] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[36]
CHNL_TX_DATA[37] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[37]
CHNL_TX_DATA[38] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[38]
CHNL_TX_DATA[39] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[39]
CHNL_TX_DATA[40] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[40]
CHNL_TX_DATA[41] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[41]
CHNL_TX_DATA[42] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[42]
CHNL_TX_DATA[43] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[43]
CHNL_TX_DATA[44] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[44]
CHNL_TX_DATA[45] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[45]
CHNL_TX_DATA[46] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[46]
CHNL_TX_DATA[47] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[47]
CHNL_TX_DATA[48] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[48]
CHNL_TX_DATA[49] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[49]
CHNL_TX_DATA[50] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[50]
CHNL_TX_DATA[51] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[51]
CHNL_TX_DATA[52] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[52]
CHNL_TX_DATA[53] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[53]
CHNL_TX_DATA[54] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[54]
CHNL_TX_DATA[55] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[55]
CHNL_TX_DATA[56] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[56]
CHNL_TX_DATA[57] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[57]
CHNL_TX_DATA[58] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[58]
CHNL_TX_DATA[59] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[59]
CHNL_TX_DATA[60] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[60]
CHNL_TX_DATA[61] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[61]
CHNL_TX_DATA[62] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[62]
CHNL_TX_DATA[63] => tx_port_channel_gate_64:gate.CHNL_TX_DATA[63]
CHNL_TX_DATA_VALID => tx_port_channel_gate_64:gate.CHNL_TX_DATA_VALID
CHNL_TX_DATA_REN <= tx_port_channel_gate_64:gate.CHNL_TX_DATA_REN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate
RST => rChnlTx.OUTPUTSELECT
RST => async_fifo:fifo.WR_RST
RST => async_fifo:fifo.RD_RST
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rFifoWen.OUTPUTSELECT
RST => rAck.OUTPUTSELECT
RST => rPause.OUTPUTSELECT
RST => rClosed.OUTPUTSELECT
RD_CLK => async_fifo:fifo.RD_CLK
RD_DATA[0] <= async_fifo:fifo.RD_DATA[0]
RD_DATA[1] <= async_fifo:fifo.RD_DATA[1]
RD_DATA[2] <= async_fifo:fifo.RD_DATA[2]
RD_DATA[3] <= async_fifo:fifo.RD_DATA[3]
RD_DATA[4] <= async_fifo:fifo.RD_DATA[4]
RD_DATA[5] <= async_fifo:fifo.RD_DATA[5]
RD_DATA[6] <= async_fifo:fifo.RD_DATA[6]
RD_DATA[7] <= async_fifo:fifo.RD_DATA[7]
RD_DATA[8] <= async_fifo:fifo.RD_DATA[8]
RD_DATA[9] <= async_fifo:fifo.RD_DATA[9]
RD_DATA[10] <= async_fifo:fifo.RD_DATA[10]
RD_DATA[11] <= async_fifo:fifo.RD_DATA[11]
RD_DATA[12] <= async_fifo:fifo.RD_DATA[12]
RD_DATA[13] <= async_fifo:fifo.RD_DATA[13]
RD_DATA[14] <= async_fifo:fifo.RD_DATA[14]
RD_DATA[15] <= async_fifo:fifo.RD_DATA[15]
RD_DATA[16] <= async_fifo:fifo.RD_DATA[16]
RD_DATA[17] <= async_fifo:fifo.RD_DATA[17]
RD_DATA[18] <= async_fifo:fifo.RD_DATA[18]
RD_DATA[19] <= async_fifo:fifo.RD_DATA[19]
RD_DATA[20] <= async_fifo:fifo.RD_DATA[20]
RD_DATA[21] <= async_fifo:fifo.RD_DATA[21]
RD_DATA[22] <= async_fifo:fifo.RD_DATA[22]
RD_DATA[23] <= async_fifo:fifo.RD_DATA[23]
RD_DATA[24] <= async_fifo:fifo.RD_DATA[24]
RD_DATA[25] <= async_fifo:fifo.RD_DATA[25]
RD_DATA[26] <= async_fifo:fifo.RD_DATA[26]
RD_DATA[27] <= async_fifo:fifo.RD_DATA[27]
RD_DATA[28] <= async_fifo:fifo.RD_DATA[28]
RD_DATA[29] <= async_fifo:fifo.RD_DATA[29]
RD_DATA[30] <= async_fifo:fifo.RD_DATA[30]
RD_DATA[31] <= async_fifo:fifo.RD_DATA[31]
RD_DATA[32] <= async_fifo:fifo.RD_DATA[32]
RD_DATA[33] <= async_fifo:fifo.RD_DATA[33]
RD_DATA[34] <= async_fifo:fifo.RD_DATA[34]
RD_DATA[35] <= async_fifo:fifo.RD_DATA[35]
RD_DATA[36] <= async_fifo:fifo.RD_DATA[36]
RD_DATA[37] <= async_fifo:fifo.RD_DATA[37]
RD_DATA[38] <= async_fifo:fifo.RD_DATA[38]
RD_DATA[39] <= async_fifo:fifo.RD_DATA[39]
RD_DATA[40] <= async_fifo:fifo.RD_DATA[40]
RD_DATA[41] <= async_fifo:fifo.RD_DATA[41]
RD_DATA[42] <= async_fifo:fifo.RD_DATA[42]
RD_DATA[43] <= async_fifo:fifo.RD_DATA[43]
RD_DATA[44] <= async_fifo:fifo.RD_DATA[44]
RD_DATA[45] <= async_fifo:fifo.RD_DATA[45]
RD_DATA[46] <= async_fifo:fifo.RD_DATA[46]
RD_DATA[47] <= async_fifo:fifo.RD_DATA[47]
RD_DATA[48] <= async_fifo:fifo.RD_DATA[48]
RD_DATA[49] <= async_fifo:fifo.RD_DATA[49]
RD_DATA[50] <= async_fifo:fifo.RD_DATA[50]
RD_DATA[51] <= async_fifo:fifo.RD_DATA[51]
RD_DATA[52] <= async_fifo:fifo.RD_DATA[52]
RD_DATA[53] <= async_fifo:fifo.RD_DATA[53]
RD_DATA[54] <= async_fifo:fifo.RD_DATA[54]
RD_DATA[55] <= async_fifo:fifo.RD_DATA[55]
RD_DATA[56] <= async_fifo:fifo.RD_DATA[56]
RD_DATA[57] <= async_fifo:fifo.RD_DATA[57]
RD_DATA[58] <= async_fifo:fifo.RD_DATA[58]
RD_DATA[59] <= async_fifo:fifo.RD_DATA[59]
RD_DATA[60] <= async_fifo:fifo.RD_DATA[60]
RD_DATA[61] <= async_fifo:fifo.RD_DATA[61]
RD_DATA[62] <= async_fifo:fifo.RD_DATA[62]
RD_DATA[63] <= async_fifo:fifo.RD_DATA[63]
RD_DATA[64] <= async_fifo:fifo.RD_DATA[64]
RD_EMPTY <= async_fifo:fifo.RD_EMPTY
RD_EN => async_fifo:fifo.RD_EN
CHNL_CLK => async_fifo:fifo.WR_CLK
CHNL_CLK => rClosed.CLK
CHNL_CLK => rPause.CLK
CHNL_CLK => rAck.CLK
CHNL_CLK => rFifoData[0].CLK
CHNL_CLK => rFifoData[1].CLK
CHNL_CLK => rFifoData[2].CLK
CHNL_CLK => rFifoData[3].CLK
CHNL_CLK => rFifoData[4].CLK
CHNL_CLK => rFifoData[5].CLK
CHNL_CLK => rFifoData[6].CLK
CHNL_CLK => rFifoData[7].CLK
CHNL_CLK => rFifoData[8].CLK
CHNL_CLK => rFifoData[9].CLK
CHNL_CLK => rFifoData[10].CLK
CHNL_CLK => rFifoData[11].CLK
CHNL_CLK => rFifoData[12].CLK
CHNL_CLK => rFifoData[13].CLK
CHNL_CLK => rFifoData[14].CLK
CHNL_CLK => rFifoData[15].CLK
CHNL_CLK => rFifoData[16].CLK
CHNL_CLK => rFifoData[17].CLK
CHNL_CLK => rFifoData[18].CLK
CHNL_CLK => rFifoData[19].CLK
CHNL_CLK => rFifoData[20].CLK
CHNL_CLK => rFifoData[21].CLK
CHNL_CLK => rFifoData[22].CLK
CHNL_CLK => rFifoData[23].CLK
CHNL_CLK => rFifoData[24].CLK
CHNL_CLK => rFifoData[25].CLK
CHNL_CLK => rFifoData[26].CLK
CHNL_CLK => rFifoData[27].CLK
CHNL_CLK => rFifoData[28].CLK
CHNL_CLK => rFifoData[29].CLK
CHNL_CLK => rFifoData[30].CLK
CHNL_CLK => rFifoData[31].CLK
CHNL_CLK => rFifoData[32].CLK
CHNL_CLK => rFifoData[33].CLK
CHNL_CLK => rFifoData[34].CLK
CHNL_CLK => rFifoData[35].CLK
CHNL_CLK => rFifoData[36].CLK
CHNL_CLK => rFifoData[37].CLK
CHNL_CLK => rFifoData[38].CLK
CHNL_CLK => rFifoData[39].CLK
CHNL_CLK => rFifoData[40].CLK
CHNL_CLK => rFifoData[41].CLK
CHNL_CLK => rFifoData[42].CLK
CHNL_CLK => rFifoData[43].CLK
CHNL_CLK => rFifoData[44].CLK
CHNL_CLK => rFifoData[45].CLK
CHNL_CLK => rFifoData[46].CLK
CHNL_CLK => rFifoData[47].CLK
CHNL_CLK => rFifoData[48].CLK
CHNL_CLK => rFifoData[49].CLK
CHNL_CLK => rFifoData[50].CLK
CHNL_CLK => rFifoData[51].CLK
CHNL_CLK => rFifoData[52].CLK
CHNL_CLK => rFifoData[53].CLK
CHNL_CLK => rFifoData[54].CLK
CHNL_CLK => rFifoData[55].CLK
CHNL_CLK => rFifoData[56].CLK
CHNL_CLK => rFifoData[57].CLK
CHNL_CLK => rFifoData[58].CLK
CHNL_CLK => rFifoData[59].CLK
CHNL_CLK => rFifoData[60].CLK
CHNL_CLK => rFifoData[61].CLK
CHNL_CLK => rFifoData[62].CLK
CHNL_CLK => rFifoData[63].CLK
CHNL_CLK => rFifoData[64].CLK
CHNL_CLK => rFifoWen.CLK
CHNL_CLK => rState[0].CLK
CHNL_CLK => rState[1].CLK
CHNL_CLK => rChnlOff[0].CLK
CHNL_CLK => rChnlOff[1].CLK
CHNL_CLK => rChnlOff[2].CLK
CHNL_CLK => rChnlOff[3].CLK
CHNL_CLK => rChnlOff[4].CLK
CHNL_CLK => rChnlOff[5].CLK
CHNL_CLK => rChnlOff[6].CLK
CHNL_CLK => rChnlOff[7].CLK
CHNL_CLK => rChnlOff[8].CLK
CHNL_CLK => rChnlOff[9].CLK
CHNL_CLK => rChnlOff[10].CLK
CHNL_CLK => rChnlOff[11].CLK
CHNL_CLK => rChnlOff[12].CLK
CHNL_CLK => rChnlOff[13].CLK
CHNL_CLK => rChnlOff[14].CLK
CHNL_CLK => rChnlOff[15].CLK
CHNL_CLK => rChnlOff[16].CLK
CHNL_CLK => rChnlOff[17].CLK
CHNL_CLK => rChnlOff[18].CLK
CHNL_CLK => rChnlOff[19].CLK
CHNL_CLK => rChnlOff[20].CLK
CHNL_CLK => rChnlOff[21].CLK
CHNL_CLK => rChnlOff[22].CLK
CHNL_CLK => rChnlOff[23].CLK
CHNL_CLK => rChnlOff[24].CLK
CHNL_CLK => rChnlOff[25].CLK
CHNL_CLK => rChnlOff[26].CLK
CHNL_CLK => rChnlOff[27].CLK
CHNL_CLK => rChnlOff[28].CLK
CHNL_CLK => rChnlOff[29].CLK
CHNL_CLK => rChnlOff[30].CLK
CHNL_CLK => rChnlLen[0].CLK
CHNL_CLK => rChnlLen[1].CLK
CHNL_CLK => rChnlLen[2].CLK
CHNL_CLK => rChnlLen[3].CLK
CHNL_CLK => rChnlLen[4].CLK
CHNL_CLK => rChnlLen[5].CLK
CHNL_CLK => rChnlLen[6].CLK
CHNL_CLK => rChnlLen[7].CLK
CHNL_CLK => rChnlLen[8].CLK
CHNL_CLK => rChnlLen[9].CLK
CHNL_CLK => rChnlLen[10].CLK
CHNL_CLK => rChnlLen[11].CLK
CHNL_CLK => rChnlLen[12].CLK
CHNL_CLK => rChnlLen[13].CLK
CHNL_CLK => rChnlLen[14].CLK
CHNL_CLK => rChnlLen[15].CLK
CHNL_CLK => rChnlLen[16].CLK
CHNL_CLK => rChnlLen[17].CLK
CHNL_CLK => rChnlLen[18].CLK
CHNL_CLK => rChnlLen[19].CLK
CHNL_CLK => rChnlLen[20].CLK
CHNL_CLK => rChnlLen[21].CLK
CHNL_CLK => rChnlLen[22].CLK
CHNL_CLK => rChnlLen[23].CLK
CHNL_CLK => rChnlLen[24].CLK
CHNL_CLK => rChnlLen[25].CLK
CHNL_CLK => rChnlLen[26].CLK
CHNL_CLK => rChnlLen[27].CLK
CHNL_CLK => rChnlLen[28].CLK
CHNL_CLK => rChnlLen[29].CLK
CHNL_CLK => rChnlLen[30].CLK
CHNL_CLK => rChnlLen[31].CLK
CHNL_CLK => rChnlLast.CLK
CHNL_CLK => rChnlTx.CLK
CHNL_TX => rChnlTx.DATAA
CHNL_TX_ACK <= rAck.DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LAST => rChnlLast.DATAIN
CHNL_TX_LEN[0] => rChnlLen[0].DATAIN
CHNL_TX_LEN[1] => rChnlLen[1].DATAIN
CHNL_TX_LEN[2] => rChnlLen[2].DATAIN
CHNL_TX_LEN[3] => rChnlLen[3].DATAIN
CHNL_TX_LEN[4] => rChnlLen[4].DATAIN
CHNL_TX_LEN[5] => rChnlLen[5].DATAIN
CHNL_TX_LEN[6] => rChnlLen[6].DATAIN
CHNL_TX_LEN[7] => rChnlLen[7].DATAIN
CHNL_TX_LEN[8] => rChnlLen[8].DATAIN
CHNL_TX_LEN[9] => rChnlLen[9].DATAIN
CHNL_TX_LEN[10] => rChnlLen[10].DATAIN
CHNL_TX_LEN[11] => rChnlLen[11].DATAIN
CHNL_TX_LEN[12] => rChnlLen[12].DATAIN
CHNL_TX_LEN[13] => rChnlLen[13].DATAIN
CHNL_TX_LEN[14] => rChnlLen[14].DATAIN
CHNL_TX_LEN[15] => rChnlLen[15].DATAIN
CHNL_TX_LEN[16] => rChnlLen[16].DATAIN
CHNL_TX_LEN[17] => rChnlLen[17].DATAIN
CHNL_TX_LEN[18] => rChnlLen[18].DATAIN
CHNL_TX_LEN[19] => rChnlLen[19].DATAIN
CHNL_TX_LEN[20] => rChnlLen[20].DATAIN
CHNL_TX_LEN[21] => rChnlLen[21].DATAIN
CHNL_TX_LEN[22] => rChnlLen[22].DATAIN
CHNL_TX_LEN[23] => rChnlLen[23].DATAIN
CHNL_TX_LEN[24] => rChnlLen[24].DATAIN
CHNL_TX_LEN[25] => rChnlLen[25].DATAIN
CHNL_TX_LEN[26] => rChnlLen[26].DATAIN
CHNL_TX_LEN[27] => rChnlLen[27].DATAIN
CHNL_TX_LEN[28] => rChnlLen[28].DATAIN
CHNL_TX_LEN[29] => rChnlLen[29].DATAIN
CHNL_TX_LEN[30] => rChnlLen[30].DATAIN
CHNL_TX_LEN[31] => rChnlLen[31].DATAIN
CHNL_TX_OFF[0] => rChnlOff[0].DATAIN
CHNL_TX_OFF[1] => rChnlOff[1].DATAIN
CHNL_TX_OFF[2] => rChnlOff[2].DATAIN
CHNL_TX_OFF[3] => rChnlOff[3].DATAIN
CHNL_TX_OFF[4] => rChnlOff[4].DATAIN
CHNL_TX_OFF[5] => rChnlOff[5].DATAIN
CHNL_TX_OFF[6] => rChnlOff[6].DATAIN
CHNL_TX_OFF[7] => rChnlOff[7].DATAIN
CHNL_TX_OFF[8] => rChnlOff[8].DATAIN
CHNL_TX_OFF[9] => rChnlOff[9].DATAIN
CHNL_TX_OFF[10] => rChnlOff[10].DATAIN
CHNL_TX_OFF[11] => rChnlOff[11].DATAIN
CHNL_TX_OFF[12] => rChnlOff[12].DATAIN
CHNL_TX_OFF[13] => rChnlOff[13].DATAIN
CHNL_TX_OFF[14] => rChnlOff[14].DATAIN
CHNL_TX_OFF[15] => rChnlOff[15].DATAIN
CHNL_TX_OFF[16] => rChnlOff[16].DATAIN
CHNL_TX_OFF[17] => rChnlOff[17].DATAIN
CHNL_TX_OFF[18] => rChnlOff[18].DATAIN
CHNL_TX_OFF[19] => rChnlOff[19].DATAIN
CHNL_TX_OFF[20] => rChnlOff[20].DATAIN
CHNL_TX_OFF[21] => rChnlOff[21].DATAIN
CHNL_TX_OFF[22] => rChnlOff[22].DATAIN
CHNL_TX_OFF[23] => rChnlOff[23].DATAIN
CHNL_TX_OFF[24] => rChnlOff[24].DATAIN
CHNL_TX_OFF[25] => rChnlOff[25].DATAIN
CHNL_TX_OFF[26] => rChnlOff[26].DATAIN
CHNL_TX_OFF[27] => rChnlOff[27].DATAIN
CHNL_TX_OFF[28] => rChnlOff[28].DATAIN
CHNL_TX_OFF[29] => rChnlOff[29].DATAIN
CHNL_TX_OFF[30] => rChnlOff[30].DATAIN
CHNL_TX_DATA[0] => _rFifoData.DATAB
CHNL_TX_DATA[1] => _rFifoData.DATAB
CHNL_TX_DATA[2] => _rFifoData.DATAB
CHNL_TX_DATA[3] => _rFifoData.DATAB
CHNL_TX_DATA[4] => _rFifoData.DATAB
CHNL_TX_DATA[5] => _rFifoData.DATAB
CHNL_TX_DATA[6] => _rFifoData.DATAB
CHNL_TX_DATA[7] => _rFifoData.DATAB
CHNL_TX_DATA[8] => _rFifoData.DATAB
CHNL_TX_DATA[9] => _rFifoData.DATAB
CHNL_TX_DATA[10] => _rFifoData.DATAB
CHNL_TX_DATA[11] => _rFifoData.DATAB
CHNL_TX_DATA[12] => _rFifoData.DATAB
CHNL_TX_DATA[13] => _rFifoData.DATAB
CHNL_TX_DATA[14] => _rFifoData.DATAB
CHNL_TX_DATA[15] => _rFifoData.DATAB
CHNL_TX_DATA[16] => _rFifoData.DATAB
CHNL_TX_DATA[17] => _rFifoData.DATAB
CHNL_TX_DATA[18] => _rFifoData.DATAB
CHNL_TX_DATA[19] => _rFifoData.DATAB
CHNL_TX_DATA[20] => _rFifoData.DATAB
CHNL_TX_DATA[21] => _rFifoData.DATAB
CHNL_TX_DATA[22] => _rFifoData.DATAB
CHNL_TX_DATA[23] => _rFifoData.DATAB
CHNL_TX_DATA[24] => _rFifoData.DATAB
CHNL_TX_DATA[25] => _rFifoData.DATAB
CHNL_TX_DATA[26] => _rFifoData.DATAB
CHNL_TX_DATA[27] => _rFifoData.DATAB
CHNL_TX_DATA[28] => _rFifoData.DATAB
CHNL_TX_DATA[29] => _rFifoData.DATAB
CHNL_TX_DATA[30] => _rFifoData.DATAB
CHNL_TX_DATA[31] => _rFifoData.DATAB
CHNL_TX_DATA[32] => _rFifoData.DATAB
CHNL_TX_DATA[33] => _rFifoData.DATAB
CHNL_TX_DATA[34] => _rFifoData.DATAB
CHNL_TX_DATA[35] => _rFifoData.DATAB
CHNL_TX_DATA[36] => _rFifoData.DATAB
CHNL_TX_DATA[37] => _rFifoData.DATAB
CHNL_TX_DATA[38] => _rFifoData.DATAB
CHNL_TX_DATA[39] => _rFifoData.DATAB
CHNL_TX_DATA[40] => _rFifoData.DATAB
CHNL_TX_DATA[41] => _rFifoData.DATAB
CHNL_TX_DATA[42] => _rFifoData.DATAB
CHNL_TX_DATA[43] => _rFifoData.DATAB
CHNL_TX_DATA[44] => _rFifoData.DATAB
CHNL_TX_DATA[45] => _rFifoData.DATAB
CHNL_TX_DATA[46] => _rFifoData.DATAB
CHNL_TX_DATA[47] => _rFifoData.DATAB
CHNL_TX_DATA[48] => _rFifoData.DATAB
CHNL_TX_DATA[49] => _rFifoData.DATAB
CHNL_TX_DATA[50] => _rFifoData.DATAB
CHNL_TX_DATA[51] => _rFifoData.DATAB
CHNL_TX_DATA[52] => _rFifoData.DATAB
CHNL_TX_DATA[53] => _rFifoData.DATAB
CHNL_TX_DATA[54] => _rFifoData.DATAB
CHNL_TX_DATA[55] => _rFifoData.DATAB
CHNL_TX_DATA[56] => _rFifoData.DATAB
CHNL_TX_DATA[57] => _rFifoData.DATAB
CHNL_TX_DATA[58] => _rFifoData.DATAB
CHNL_TX_DATA[59] => _rFifoData.DATAB
CHNL_TX_DATA[60] => _rFifoData.DATAB
CHNL_TX_DATA[61] => _rFifoData.DATAB
CHNL_TX_DATA[62] => _rFifoData.DATAB
CHNL_TX_DATA[63] => _rFifoData.DATAB
CHNL_TX_DATA_VALID => _rFifoWen.DATAB
CHNL_TX_DATA_REN <= CHNL_TX_DATA_REN.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo
RD_CLK => RD_CLK.IN3
RD_RST => RD_RST.IN2
WR_CLK => WR_CLK.IN3
WR_RST => WR_RST.IN2
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR_DATA[24] => WR_DATA[24].IN1
WR_DATA[25] => WR_DATA[25].IN1
WR_DATA[26] => WR_DATA[26].IN1
WR_DATA[27] => WR_DATA[27].IN1
WR_DATA[28] => WR_DATA[28].IN1
WR_DATA[29] => WR_DATA[29].IN1
WR_DATA[30] => WR_DATA[30].IN1
WR_DATA[31] => WR_DATA[31].IN1
WR_DATA[32] => WR_DATA[32].IN1
WR_DATA[33] => WR_DATA[33].IN1
WR_DATA[34] => WR_DATA[34].IN1
WR_DATA[35] => WR_DATA[35].IN1
WR_DATA[36] => WR_DATA[36].IN1
WR_DATA[37] => WR_DATA[37].IN1
WR_DATA[38] => WR_DATA[38].IN1
WR_DATA[39] => WR_DATA[39].IN1
WR_DATA[40] => WR_DATA[40].IN1
WR_DATA[41] => WR_DATA[41].IN1
WR_DATA[42] => WR_DATA[42].IN1
WR_DATA[43] => WR_DATA[43].IN1
WR_DATA[44] => WR_DATA[44].IN1
WR_DATA[45] => WR_DATA[45].IN1
WR_DATA[46] => WR_DATA[46].IN1
WR_DATA[47] => WR_DATA[47].IN1
WR_DATA[48] => WR_DATA[48].IN1
WR_DATA[49] => WR_DATA[49].IN1
WR_DATA[50] => WR_DATA[50].IN1
WR_DATA[51] => WR_DATA[51].IN1
WR_DATA[52] => WR_DATA[52].IN1
WR_DATA[53] => WR_DATA[53].IN1
WR_DATA[54] => WR_DATA[54].IN1
WR_DATA[55] => WR_DATA[55].IN1
WR_DATA[56] => WR_DATA[56].IN1
WR_DATA[57] => WR_DATA[57].IN1
WR_DATA[58] => WR_DATA[58].IN1
WR_DATA[59] => WR_DATA[59].IN1
WR_DATA[60] => WR_DATA[60].IN1
WR_DATA[61] => WR_DATA[61].IN1
WR_DATA[62] => WR_DATA[62].IN1
WR_DATA[63] => WR_DATA[63].IN1
WR_DATA[64] => WR_DATA[64].IN1
WR_EN => WR_EN.IN1
RD_DATA[0] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[1] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[2] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[3] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[4] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[5] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[6] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[7] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[8] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[9] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[10] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[11] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[12] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[13] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[14] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[15] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[16] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[17] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[18] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[19] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[20] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[21] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[22] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[23] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[24] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[25] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[26] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[27] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[28] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[29] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[30] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[31] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[32] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[33] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[34] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[35] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[36] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[37] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[38] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[39] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[40] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[41] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[42] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[43] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[44] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[45] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[46] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[47] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[48] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[49] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[50] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[51] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[52] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[53] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[54] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[55] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[56] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[57] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[58] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[59] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[60] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[61] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[62] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[63] <= ram_2clk_1w_1r:mem.DOUTB
RD_DATA[64] <= ram_2clk_1w_1r:mem.DOUTB
RD_EN => RD_EN.IN1
WR_FULL <= wr_ptr_full:wrPtrFull.WR_FULL
RD_EMPTY <= rd_ptr_empty:rdPtrEmpty.RD_EMPTY


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem
CLKA => rRAM.we_a.CLK
CLKA => rRAM.waddr_a[2].CLK
CLKA => rRAM.waddr_a[1].CLK
CLKA => rRAM.waddr_a[0].CLK
CLKA => rRAM.data_a[64].CLK
CLKA => rRAM.data_a[63].CLK
CLKA => rRAM.data_a[62].CLK
CLKA => rRAM.data_a[61].CLK
CLKA => rRAM.data_a[60].CLK
CLKA => rRAM.data_a[59].CLK
CLKA => rRAM.data_a[58].CLK
CLKA => rRAM.data_a[57].CLK
CLKA => rRAM.data_a[56].CLK
CLKA => rRAM.data_a[55].CLK
CLKA => rRAM.data_a[54].CLK
CLKA => rRAM.data_a[53].CLK
CLKA => rRAM.data_a[52].CLK
CLKA => rRAM.data_a[51].CLK
CLKA => rRAM.data_a[50].CLK
CLKA => rRAM.data_a[49].CLK
CLKA => rRAM.data_a[48].CLK
CLKA => rRAM.data_a[47].CLK
CLKA => rRAM.data_a[46].CLK
CLKA => rRAM.data_a[45].CLK
CLKA => rRAM.data_a[44].CLK
CLKA => rRAM.data_a[43].CLK
CLKA => rRAM.data_a[42].CLK
CLKA => rRAM.data_a[41].CLK
CLKA => rRAM.data_a[40].CLK
CLKA => rRAM.data_a[39].CLK
CLKA => rRAM.data_a[38].CLK
CLKA => rRAM.data_a[37].CLK
CLKA => rRAM.data_a[36].CLK
CLKA => rRAM.data_a[35].CLK
CLKA => rRAM.data_a[34].CLK
CLKA => rRAM.data_a[33].CLK
CLKA => rRAM.data_a[32].CLK
CLKA => rRAM.data_a[31].CLK
CLKA => rRAM.data_a[30].CLK
CLKA => rRAM.data_a[29].CLK
CLKA => rRAM.data_a[28].CLK
CLKA => rRAM.data_a[27].CLK
CLKA => rRAM.data_a[26].CLK
CLKA => rRAM.data_a[25].CLK
CLKA => rRAM.data_a[24].CLK
CLKA => rRAM.data_a[23].CLK
CLKA => rRAM.data_a[22].CLK
CLKA => rRAM.data_a[21].CLK
CLKA => rRAM.data_a[20].CLK
CLKA => rRAM.data_a[19].CLK
CLKA => rRAM.data_a[18].CLK
CLKA => rRAM.data_a[17].CLK
CLKA => rRAM.data_a[16].CLK
CLKA => rRAM.data_a[15].CLK
CLKA => rRAM.data_a[14].CLK
CLKA => rRAM.data_a[13].CLK
CLKA => rRAM.data_a[12].CLK
CLKA => rRAM.data_a[11].CLK
CLKA => rRAM.data_a[10].CLK
CLKA => rRAM.data_a[9].CLK
CLKA => rRAM.data_a[8].CLK
CLKA => rRAM.data_a[7].CLK
CLKA => rRAM.data_a[6].CLK
CLKA => rRAM.data_a[5].CLK
CLKA => rRAM.data_a[4].CLK
CLKA => rRAM.data_a[3].CLK
CLKA => rRAM.data_a[2].CLK
CLKA => rRAM.data_a[1].CLK
CLKA => rRAM.data_a[0].CLK
CLKA => rRAM.CLK0
CLKB => rDout[0].CLK
CLKB => rDout[1].CLK
CLKB => rDout[2].CLK
CLKB => rDout[3].CLK
CLKB => rDout[4].CLK
CLKB => rDout[5].CLK
CLKB => rDout[6].CLK
CLKB => rDout[7].CLK
CLKB => rDout[8].CLK
CLKB => rDout[9].CLK
CLKB => rDout[10].CLK
CLKB => rDout[11].CLK
CLKB => rDout[12].CLK
CLKB => rDout[13].CLK
CLKB => rDout[14].CLK
CLKB => rDout[15].CLK
CLKB => rDout[16].CLK
CLKB => rDout[17].CLK
CLKB => rDout[18].CLK
CLKB => rDout[19].CLK
CLKB => rDout[20].CLK
CLKB => rDout[21].CLK
CLKB => rDout[22].CLK
CLKB => rDout[23].CLK
CLKB => rDout[24].CLK
CLKB => rDout[25].CLK
CLKB => rDout[26].CLK
CLKB => rDout[27].CLK
CLKB => rDout[28].CLK
CLKB => rDout[29].CLK
CLKB => rDout[30].CLK
CLKB => rDout[31].CLK
CLKB => rDout[32].CLK
CLKB => rDout[33].CLK
CLKB => rDout[34].CLK
CLKB => rDout[35].CLK
CLKB => rDout[36].CLK
CLKB => rDout[37].CLK
CLKB => rDout[38].CLK
CLKB => rDout[39].CLK
CLKB => rDout[40].CLK
CLKB => rDout[41].CLK
CLKB => rDout[42].CLK
CLKB => rDout[43].CLK
CLKB => rDout[44].CLK
CLKB => rDout[45].CLK
CLKB => rDout[46].CLK
CLKB => rDout[47].CLK
CLKB => rDout[48].CLK
CLKB => rDout[49].CLK
CLKB => rDout[50].CLK
CLKB => rDout[51].CLK
CLKB => rDout[52].CLK
CLKB => rDout[53].CLK
CLKB => rDout[54].CLK
CLKB => rDout[55].CLK
CLKB => rDout[56].CLK
CLKB => rDout[57].CLK
CLKB => rDout[58].CLK
CLKB => rDout[59].CLK
CLKB => rDout[60].CLK
CLKB => rDout[61].CLK
CLKB => rDout[62].CLK
CLKB => rDout[63].CLK
CLKB => rDout[64].CLK
WEA => rRAM.we_a.DATAIN
WEA => rRAM.WE
ADDRA[0] => rRAM.waddr_a[0].DATAIN
ADDRA[0] => rRAM.WADDR
ADDRA[1] => rRAM.waddr_a[1].DATAIN
ADDRA[1] => rRAM.WADDR1
ADDRA[2] => rRAM.waddr_a[2].DATAIN
ADDRA[2] => rRAM.WADDR2
ADDRB[0] => rRAM.RADDR
ADDRB[1] => rRAM.RADDR1
ADDRB[2] => rRAM.RADDR2
DINA[0] => rRAM.data_a[0].DATAIN
DINA[0] => rRAM.DATAIN
DINA[1] => rRAM.data_a[1].DATAIN
DINA[1] => rRAM.DATAIN1
DINA[2] => rRAM.data_a[2].DATAIN
DINA[2] => rRAM.DATAIN2
DINA[3] => rRAM.data_a[3].DATAIN
DINA[3] => rRAM.DATAIN3
DINA[4] => rRAM.data_a[4].DATAIN
DINA[4] => rRAM.DATAIN4
DINA[5] => rRAM.data_a[5].DATAIN
DINA[5] => rRAM.DATAIN5
DINA[6] => rRAM.data_a[6].DATAIN
DINA[6] => rRAM.DATAIN6
DINA[7] => rRAM.data_a[7].DATAIN
DINA[7] => rRAM.DATAIN7
DINA[8] => rRAM.data_a[8].DATAIN
DINA[8] => rRAM.DATAIN8
DINA[9] => rRAM.data_a[9].DATAIN
DINA[9] => rRAM.DATAIN9
DINA[10] => rRAM.data_a[10].DATAIN
DINA[10] => rRAM.DATAIN10
DINA[11] => rRAM.data_a[11].DATAIN
DINA[11] => rRAM.DATAIN11
DINA[12] => rRAM.data_a[12].DATAIN
DINA[12] => rRAM.DATAIN12
DINA[13] => rRAM.data_a[13].DATAIN
DINA[13] => rRAM.DATAIN13
DINA[14] => rRAM.data_a[14].DATAIN
DINA[14] => rRAM.DATAIN14
DINA[15] => rRAM.data_a[15].DATAIN
DINA[15] => rRAM.DATAIN15
DINA[16] => rRAM.data_a[16].DATAIN
DINA[16] => rRAM.DATAIN16
DINA[17] => rRAM.data_a[17].DATAIN
DINA[17] => rRAM.DATAIN17
DINA[18] => rRAM.data_a[18].DATAIN
DINA[18] => rRAM.DATAIN18
DINA[19] => rRAM.data_a[19].DATAIN
DINA[19] => rRAM.DATAIN19
DINA[20] => rRAM.data_a[20].DATAIN
DINA[20] => rRAM.DATAIN20
DINA[21] => rRAM.data_a[21].DATAIN
DINA[21] => rRAM.DATAIN21
DINA[22] => rRAM.data_a[22].DATAIN
DINA[22] => rRAM.DATAIN22
DINA[23] => rRAM.data_a[23].DATAIN
DINA[23] => rRAM.DATAIN23
DINA[24] => rRAM.data_a[24].DATAIN
DINA[24] => rRAM.DATAIN24
DINA[25] => rRAM.data_a[25].DATAIN
DINA[25] => rRAM.DATAIN25
DINA[26] => rRAM.data_a[26].DATAIN
DINA[26] => rRAM.DATAIN26
DINA[27] => rRAM.data_a[27].DATAIN
DINA[27] => rRAM.DATAIN27
DINA[28] => rRAM.data_a[28].DATAIN
DINA[28] => rRAM.DATAIN28
DINA[29] => rRAM.data_a[29].DATAIN
DINA[29] => rRAM.DATAIN29
DINA[30] => rRAM.data_a[30].DATAIN
DINA[30] => rRAM.DATAIN30
DINA[31] => rRAM.data_a[31].DATAIN
DINA[31] => rRAM.DATAIN31
DINA[32] => rRAM.data_a[32].DATAIN
DINA[32] => rRAM.DATAIN32
DINA[33] => rRAM.data_a[33].DATAIN
DINA[33] => rRAM.DATAIN33
DINA[34] => rRAM.data_a[34].DATAIN
DINA[34] => rRAM.DATAIN34
DINA[35] => rRAM.data_a[35].DATAIN
DINA[35] => rRAM.DATAIN35
DINA[36] => rRAM.data_a[36].DATAIN
DINA[36] => rRAM.DATAIN36
DINA[37] => rRAM.data_a[37].DATAIN
DINA[37] => rRAM.DATAIN37
DINA[38] => rRAM.data_a[38].DATAIN
DINA[38] => rRAM.DATAIN38
DINA[39] => rRAM.data_a[39].DATAIN
DINA[39] => rRAM.DATAIN39
DINA[40] => rRAM.data_a[40].DATAIN
DINA[40] => rRAM.DATAIN40
DINA[41] => rRAM.data_a[41].DATAIN
DINA[41] => rRAM.DATAIN41
DINA[42] => rRAM.data_a[42].DATAIN
DINA[42] => rRAM.DATAIN42
DINA[43] => rRAM.data_a[43].DATAIN
DINA[43] => rRAM.DATAIN43
DINA[44] => rRAM.data_a[44].DATAIN
DINA[44] => rRAM.DATAIN44
DINA[45] => rRAM.data_a[45].DATAIN
DINA[45] => rRAM.DATAIN45
DINA[46] => rRAM.data_a[46].DATAIN
DINA[46] => rRAM.DATAIN46
DINA[47] => rRAM.data_a[47].DATAIN
DINA[47] => rRAM.DATAIN47
DINA[48] => rRAM.data_a[48].DATAIN
DINA[48] => rRAM.DATAIN48
DINA[49] => rRAM.data_a[49].DATAIN
DINA[49] => rRAM.DATAIN49
DINA[50] => rRAM.data_a[50].DATAIN
DINA[50] => rRAM.DATAIN50
DINA[51] => rRAM.data_a[51].DATAIN
DINA[51] => rRAM.DATAIN51
DINA[52] => rRAM.data_a[52].DATAIN
DINA[52] => rRAM.DATAIN52
DINA[53] => rRAM.data_a[53].DATAIN
DINA[53] => rRAM.DATAIN53
DINA[54] => rRAM.data_a[54].DATAIN
DINA[54] => rRAM.DATAIN54
DINA[55] => rRAM.data_a[55].DATAIN
DINA[55] => rRAM.DATAIN55
DINA[56] => rRAM.data_a[56].DATAIN
DINA[56] => rRAM.DATAIN56
DINA[57] => rRAM.data_a[57].DATAIN
DINA[57] => rRAM.DATAIN57
DINA[58] => rRAM.data_a[58].DATAIN
DINA[58] => rRAM.DATAIN58
DINA[59] => rRAM.data_a[59].DATAIN
DINA[59] => rRAM.DATAIN59
DINA[60] => rRAM.data_a[60].DATAIN
DINA[60] => rRAM.DATAIN60
DINA[61] => rRAM.data_a[61].DATAIN
DINA[61] => rRAM.DATAIN61
DINA[62] => rRAM.data_a[62].DATAIN
DINA[62] => rRAM.DATAIN62
DINA[63] => rRAM.data_a[63].DATAIN
DINA[63] => rRAM.DATAIN63
DINA[64] => rRAM.data_a[64].DATAIN
DINA[64] => rRAM.DATAIN64
DOUTB[0] <= rDout[0].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[1] <= rDout[1].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[2] <= rDout[2].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[3] <= rDout[3].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[4] <= rDout[4].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[5] <= rDout[5].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[6] <= rDout[6].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[7] <= rDout[7].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[8] <= rDout[8].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[9] <= rDout[9].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[10] <= rDout[10].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[11] <= rDout[11].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[12] <= rDout[12].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[13] <= rDout[13].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[14] <= rDout[14].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[15] <= rDout[15].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[16] <= rDout[16].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[17] <= rDout[17].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[18] <= rDout[18].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[19] <= rDout[19].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[20] <= rDout[20].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[21] <= rDout[21].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[22] <= rDout[22].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[23] <= rDout[23].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[24] <= rDout[24].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[25] <= rDout[25].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[26] <= rDout[26].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[27] <= rDout[27].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[28] <= rDout[28].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[29] <= rDout[29].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[30] <= rDout[30].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[31] <= rDout[31].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[32] <= rDout[32].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[33] <= rDout[33].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[34] <= rDout[34].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[35] <= rDout[35].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[36] <= rDout[36].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[37] <= rDout[37].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[38] <= rDout[38].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[39] <= rDout[39].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[40] <= rDout[40].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[41] <= rDout[41].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[42] <= rDout[42].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[43] <= rDout[43].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[44] <= rDout[44].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[45] <= rDout[45].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[46] <= rDout[46].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[47] <= rDout[47].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[48] <= rDout[48].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[49] <= rDout[49].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[50] <= rDout[50].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[51] <= rDout[51].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[52] <= rDout[52].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[53] <= rDout[53].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[54] <= rDout[54].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[55] <= rDout[55].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[56] <= rDout[56].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[57] <= rDout[57].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[58] <= rDout[58].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[59] <= rDout[59].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[60] <= rDout[60].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[61] <= rDout[61].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[62] <= rDout[62].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[63] <= rDout[63].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[64] <= rDout[64].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|async_cmp:asyncCompare
WR_RST => wDirClr.IN1
WR_RST => rFull.OUTPUTSELECT
WR_CLK => rFull.CLK
RD_RST => rEmpty.OUTPUTSELECT
RD_RST => rRdValid.OUTPUTSELECT
RD_CLK => rRdValid.CLK
RD_CLK => rEmpty.CLK
RD_VALID => comb.IN1
RD_VALID => rRdValid.DATAA
WR_VALID => wATBFull.IN1
EMPTY <= EMPTY.DB_MAX_OUTPUT_PORT_TYPE
FULL <= FULL.DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[0] => Equal0.IN2
WR_PTR[0] => Equal2.IN2
WR_PTR[1] => comb.IN0
WR_PTR[1] => Equal0.IN1
WR_PTR[1] => Equal2.IN1
WR_PTR[2] => comb.IN0
WR_PTR[2] => Equal0.IN0
WR_PTR[2] => Equal2.IN0
RD_PTR[0] => Equal1.IN2
RD_PTR[0] => Equal2.IN5
RD_PTR[1] => comb.IN1
RD_PTR[1] => Equal1.IN1
RD_PTR[1] => Equal2.IN4
RD_PTR[2] => comb.IN1
RD_PTR[2] => Equal1.IN0
RD_PTR[2] => Equal2.IN3
WR_PTR_P1[0] => Equal1.IN5
WR_PTR_P1[1] => Equal1.IN4
WR_PTR_P1[2] => Equal1.IN3
RD_PTR_P1[0] => Equal0.IN5
RD_PTR_P1[1] => Equal0.IN4
RD_PTR_P1[2] => Equal0.IN3


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty
RD_CLK => rEmpty2.CLK
RD_CLK => rEmpty.CLK
RD_CLK => rRdPtrP1[0].CLK
RD_CLK => rRdPtrP1[1].CLK
RD_CLK => rRdPtrP1[2].CLK
RD_CLK => rRdPtr[0].CLK
RD_CLK => rRdPtr[1].CLK
RD_CLK => rRdPtr[2].CLK
RD_CLK => rBinP1[0].CLK
RD_CLK => rBinP1[1].CLK
RD_CLK => rBinP1[2].CLK
RD_CLK => rBin[0].CLK
RD_CLK => rBin[1].CLK
RD_CLK => rBin[2].CLK
RD_RST => rRdPtrP1[0].ACLR
RD_RST => rRdPtrP1[1].ACLR
RD_RST => rRdPtrP1[2].ACLR
RD_RST => rRdPtr[0].ACLR
RD_RST => rRdPtr[1].ACLR
RD_RST => rRdPtr[2].ACLR
RD_RST => rBinP1[0].PRESET
RD_RST => rBinP1[1].ACLR
RD_RST => rBinP1[2].ACLR
RD_RST => rBin[0].ACLR
RD_RST => rBin[1].ACLR
RD_RST => rBin[2].ACLR
RD_EN => Add0.IN3
RD_EN => Add1.IN3
RD_EMPTY <= rEmpty.DB_MAX_OUTPUT_PORT_TYPE
RD_PTR[0] <= rRdPtr[0].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR[1] <= rRdPtr[1].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR[2] <= rRdPtr[2].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR_P1[0] <= rRdPtrP1[0].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR_P1[1] <= rRdPtrP1[1].DB_MAX_OUTPUT_PORT_TYPE
RD_PTR_P1[2] <= rRdPtrP1[2].DB_MAX_OUTPUT_PORT_TYPE
CMP_EMPTY => rEmpty.OUTPUTSELECT
CMP_EMPTY => rEmpty2.DATAIN


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull
WR_CLK => rFull2.CLK
WR_CLK => rFull.CLK
WR_CLK => rPtrP1[0].CLK
WR_CLK => rPtrP1[1].CLK
WR_CLK => rPtrP1[2].CLK
WR_CLK => rPtr[0].CLK
WR_CLK => rPtr[1].CLK
WR_CLK => rPtr[2].CLK
WR_CLK => rBinP1[0].CLK
WR_CLK => rBinP1[1].CLK
WR_CLK => rBinP1[2].CLK
WR_CLK => rBin[0].CLK
WR_CLK => rBin[1].CLK
WR_CLK => rBin[2].CLK
WR_RST => rFull.OUTPUTSELECT
WR_RST => rFull2.OUTPUTSELECT
WR_RST => rPtrP1[0].ACLR
WR_RST => rPtrP1[1].ACLR
WR_RST => rPtrP1[2].ACLR
WR_RST => rPtr[0].ACLR
WR_RST => rPtr[1].ACLR
WR_RST => rPtr[2].ACLR
WR_RST => rBinP1[0].PRESET
WR_RST => rBinP1[1].ACLR
WR_RST => rBinP1[2].ACLR
WR_RST => rBin[0].ACLR
WR_RST => rBin[1].ACLR
WR_RST => rBin[2].ACLR
WR_EN => Add0.IN3
WR_EN => Add1.IN3
WR_FULL <= rFull.DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[0] <= rPtr[0].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[1] <= rPtr[1].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR[2] <= rPtr[2].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR_P1[0] <= rPtrP1[0].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR_P1[1] <= rPtrP1[1].DB_MAX_OUTPUT_PORT_TYPE
WR_PTR_P1[2] <= rPtrP1[2].DB_MAX_OUTPUT_PORT_TYPE
CMP_FULL => rFull.OUTPUTSELECT
CMP_FULL => rFull2.DATAA


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_monitor_64:monitor
RST => rTxErr.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rState.OUTPUTSELECT
RST => rRead.OUTPUTSELECT
RST => rDataValid.OUTPUTSELECT
RST => rEvent.OUTPUTSELECT
CLK => rLenLE2Lo.CLK
CLK => rLenEQ0Lo.CLK
CLK => rLenEQ0Hi.CLK
CLK => rAlmostFull.CLK
CLK => rAlmostAllRecvd.CLK
CLK => rWordsRecvdAdv[0].CLK
CLK => rWordsRecvdAdv[1].CLK
CLK => rWordsRecvdAdv[2].CLK
CLK => rWordsRecvdAdv[3].CLK
CLK => rWordsRecvdAdv[4].CLK
CLK => rWordsRecvdAdv[5].CLK
CLK => rWordsRecvdAdv[6].CLK
CLK => rWordsRecvdAdv[7].CLK
CLK => rWordsRecvdAdv[8].CLK
CLK => rWordsRecvdAdv[9].CLK
CLK => rWordsRecvdAdv[10].CLK
CLK => rWordsRecvdAdv[11].CLK
CLK => rWordsRecvdAdv[12].CLK
CLK => rWordsRecvdAdv[13].CLK
CLK => rWordsRecvdAdv[14].CLK
CLK => rWordsRecvdAdv[15].CLK
CLK => rWordsRecvdAdv[16].CLK
CLK => rWordsRecvdAdv[17].CLK
CLK => rWordsRecvdAdv[18].CLK
CLK => rWordsRecvdAdv[19].CLK
CLK => rWordsRecvdAdv[20].CLK
CLK => rWordsRecvdAdv[21].CLK
CLK => rWordsRecvdAdv[22].CLK
CLK => rWordsRecvdAdv[23].CLK
CLK => rWordsRecvdAdv[24].CLK
CLK => rWordsRecvdAdv[25].CLK
CLK => rWordsRecvdAdv[26].CLK
CLK => rWordsRecvdAdv[27].CLK
CLK => rWordsRecvdAdv[28].CLK
CLK => rWordsRecvdAdv[29].CLK
CLK => rWordsRecvdAdv[30].CLK
CLK => rWordsRecvdAdv[31].CLK
CLK => rWordsRecvd[0].CLK
CLK => rWordsRecvd[1].CLK
CLK => rWordsRecvd[2].CLK
CLK => rWordsRecvd[3].CLK
CLK => rWordsRecvd[4].CLK
CLK => rWordsRecvd[5].CLK
CLK => rWordsRecvd[6].CLK
CLK => rWordsRecvd[7].CLK
CLK => rWordsRecvd[8].CLK
CLK => rWordsRecvd[9].CLK
CLK => rWordsRecvd[10].CLK
CLK => rWordsRecvd[11].CLK
CLK => rWordsRecvd[12].CLK
CLK => rWordsRecvd[13].CLK
CLK => rWordsRecvd[14].CLK
CLK => rWordsRecvd[15].CLK
CLK => rWordsRecvd[16].CLK
CLK => rWordsRecvd[17].CLK
CLK => rWordsRecvd[18].CLK
CLK => rWordsRecvd[19].CLK
CLK => rWordsRecvd[20].CLK
CLK => rWordsRecvd[21].CLK
CLK => rWordsRecvd[22].CLK
CLK => rWordsRecvd[23].CLK
CLK => rWordsRecvd[24].CLK
CLK => rWordsRecvd[25].CLK
CLK => rWordsRecvd[26].CLK
CLK => rWordsRecvd[27].CLK
CLK => rWordsRecvd[28].CLK
CLK => rWordsRecvd[29].CLK
CLK => rWordsRecvd[30].CLK
CLK => rWordsRecvd[31].CLK
CLK => rReadData[0].CLK
CLK => rReadData[1].CLK
CLK => rReadData[2].CLK
CLK => rReadData[3].CLK
CLK => rReadData[4].CLK
CLK => rReadData[5].CLK
CLK => rReadData[6].CLK
CLK => rReadData[7].CLK
CLK => rReadData[8].CLK
CLK => rReadData[9].CLK
CLK => rReadData[10].CLK
CLK => rReadData[11].CLK
CLK => rReadData[12].CLK
CLK => rReadData[13].CLK
CLK => rReadData[14].CLK
CLK => rReadData[15].CLK
CLK => rReadData[16].CLK
CLK => rReadData[17].CLK
CLK => rReadData[18].CLK
CLK => rReadData[19].CLK
CLK => rReadData[20].CLK
CLK => rReadData[21].CLK
CLK => rReadData[22].CLK
CLK => rReadData[23].CLK
CLK => rReadData[24].CLK
CLK => rReadData[25].CLK
CLK => rReadData[26].CLK
CLK => rReadData[27].CLK
CLK => rReadData[28].CLK
CLK => rReadData[29].CLK
CLK => rReadData[30].CLK
CLK => rReadData[31].CLK
CLK => rReadData[32].CLK
CLK => rReadData[33].CLK
CLK => rReadData[34].CLK
CLK => rReadData[35].CLK
CLK => rReadData[36].CLK
CLK => rReadData[37].CLK
CLK => rReadData[38].CLK
CLK => rReadData[39].CLK
CLK => rReadData[40].CLK
CLK => rReadData[41].CLK
CLK => rReadData[42].CLK
CLK => rReadData[43].CLK
CLK => rReadData[44].CLK
CLK => rReadData[45].CLK
CLK => rReadData[46].CLK
CLK => rReadData[47].CLK
CLK => rReadData[48].CLK
CLK => rReadData[49].CLK
CLK => rReadData[50].CLK
CLK => rReadData[51].CLK
CLK => rReadData[52].CLK
CLK => rReadData[53].CLK
CLK => rReadData[54].CLK
CLK => rReadData[55].CLK
CLK => rReadData[56].CLK
CLK => rReadData[57].CLK
CLK => rReadData[58].CLK
CLK => rReadData[59].CLK
CLK => rReadData[60].CLK
CLK => rReadData[61].CLK
CLK => rReadData[62].CLK
CLK => rReadData[63].CLK
CLK => rEvent.CLK
CLK => rDataValid[0].CLK
CLK => rRead.CLK
CLK => rState[0].CLK
CLK => rState[1].CLK
CLK => rState[2].CLK
CLK => rState[3].CLK
CLK => rState[4].CLK
CLK => rTxErr.CLK
EVT_DATA[0] => WR_DATA[0].DATAIN
EVT_DATA[0] => rReadData[0].DATAIN
EVT_DATA[1] => WR_DATA[1].DATAIN
EVT_DATA[1] => rReadData[1].DATAIN
EVT_DATA[2] => WR_DATA[2].DATAIN
EVT_DATA[2] => rReadData[2].DATAIN
EVT_DATA[3] => WR_DATA[3].DATAIN
EVT_DATA[3] => rReadData[3].DATAIN
EVT_DATA[4] => WR_DATA[4].DATAIN
EVT_DATA[4] => rReadData[4].DATAIN
EVT_DATA[5] => WR_DATA[5].DATAIN
EVT_DATA[5] => rReadData[5].DATAIN
EVT_DATA[6] => WR_DATA[6].DATAIN
EVT_DATA[6] => rReadData[6].DATAIN
EVT_DATA[7] => WR_DATA[7].DATAIN
EVT_DATA[7] => rReadData[7].DATAIN
EVT_DATA[8] => WR_DATA[8].DATAIN
EVT_DATA[8] => rReadData[8].DATAIN
EVT_DATA[9] => WR_DATA[9].DATAIN
EVT_DATA[9] => rReadData[9].DATAIN
EVT_DATA[10] => WR_DATA[10].DATAIN
EVT_DATA[10] => rReadData[10].DATAIN
EVT_DATA[11] => WR_DATA[11].DATAIN
EVT_DATA[11] => rReadData[11].DATAIN
EVT_DATA[12] => WR_DATA[12].DATAIN
EVT_DATA[12] => rReadData[12].DATAIN
EVT_DATA[13] => WR_DATA[13].DATAIN
EVT_DATA[13] => rReadData[13].DATAIN
EVT_DATA[14] => WR_DATA[14].DATAIN
EVT_DATA[14] => rReadData[14].DATAIN
EVT_DATA[15] => WR_DATA[15].DATAIN
EVT_DATA[15] => rReadData[15].DATAIN
EVT_DATA[16] => WR_DATA[16].DATAIN
EVT_DATA[16] => rReadData[16].DATAIN
EVT_DATA[17] => WR_DATA[17].DATAIN
EVT_DATA[17] => rReadData[17].DATAIN
EVT_DATA[18] => WR_DATA[18].DATAIN
EVT_DATA[18] => rReadData[18].DATAIN
EVT_DATA[19] => WR_DATA[19].DATAIN
EVT_DATA[19] => rReadData[19].DATAIN
EVT_DATA[20] => WR_DATA[20].DATAIN
EVT_DATA[20] => rReadData[20].DATAIN
EVT_DATA[21] => WR_DATA[21].DATAIN
EVT_DATA[21] => rReadData[21].DATAIN
EVT_DATA[22] => WR_DATA[22].DATAIN
EVT_DATA[22] => rReadData[22].DATAIN
EVT_DATA[23] => WR_DATA[23].DATAIN
EVT_DATA[23] => rReadData[23].DATAIN
EVT_DATA[24] => WR_DATA[24].DATAIN
EVT_DATA[24] => rReadData[24].DATAIN
EVT_DATA[25] => WR_DATA[25].DATAIN
EVT_DATA[25] => rReadData[25].DATAIN
EVT_DATA[26] => WR_DATA[26].DATAIN
EVT_DATA[26] => rReadData[26].DATAIN
EVT_DATA[27] => WR_DATA[27].DATAIN
EVT_DATA[27] => rReadData[27].DATAIN
EVT_DATA[28] => WR_DATA[28].DATAIN
EVT_DATA[28] => rReadData[28].DATAIN
EVT_DATA[29] => WR_DATA[29].DATAIN
EVT_DATA[29] => rReadData[29].DATAIN
EVT_DATA[30] => WR_DATA[30].DATAIN
EVT_DATA[30] => rReadData[30].DATAIN
EVT_DATA[31] => WR_DATA[31].DATAIN
EVT_DATA[31] => rReadData[31].DATAIN
EVT_DATA[32] => WR_DATA[32].DATAIN
EVT_DATA[32] => rReadData[32].DATAIN
EVT_DATA[33] => WR_DATA[33].DATAIN
EVT_DATA[33] => rReadData[33].DATAIN
EVT_DATA[34] => WR_DATA[34].DATAIN
EVT_DATA[34] => rReadData[34].DATAIN
EVT_DATA[35] => WR_DATA[35].DATAIN
EVT_DATA[35] => rReadData[35].DATAIN
EVT_DATA[36] => WR_DATA[36].DATAIN
EVT_DATA[36] => rReadData[36].DATAIN
EVT_DATA[37] => WR_DATA[37].DATAIN
EVT_DATA[37] => rReadData[37].DATAIN
EVT_DATA[38] => WR_DATA[38].DATAIN
EVT_DATA[38] => rReadData[38].DATAIN
EVT_DATA[39] => WR_DATA[39].DATAIN
EVT_DATA[39] => rReadData[39].DATAIN
EVT_DATA[40] => WR_DATA[40].DATAIN
EVT_DATA[40] => rReadData[40].DATAIN
EVT_DATA[41] => WR_DATA[41].DATAIN
EVT_DATA[41] => rReadData[41].DATAIN
EVT_DATA[42] => WR_DATA[42].DATAIN
EVT_DATA[42] => rReadData[42].DATAIN
EVT_DATA[43] => WR_DATA[43].DATAIN
EVT_DATA[43] => rReadData[43].DATAIN
EVT_DATA[44] => WR_DATA[44].DATAIN
EVT_DATA[44] => rReadData[44].DATAIN
EVT_DATA[45] => WR_DATA[45].DATAIN
EVT_DATA[45] => rReadData[45].DATAIN
EVT_DATA[46] => WR_DATA[46].DATAIN
EVT_DATA[46] => rReadData[46].DATAIN
EVT_DATA[47] => WR_DATA[47].DATAIN
EVT_DATA[47] => rReadData[47].DATAIN
EVT_DATA[48] => WR_DATA[48].DATAIN
EVT_DATA[48] => rReadData[48].DATAIN
EVT_DATA[49] => WR_DATA[49].DATAIN
EVT_DATA[49] => rReadData[49].DATAIN
EVT_DATA[50] => WR_DATA[50].DATAIN
EVT_DATA[50] => rReadData[50].DATAIN
EVT_DATA[51] => WR_DATA[51].DATAIN
EVT_DATA[51] => rReadData[51].DATAIN
EVT_DATA[52] => WR_DATA[52].DATAIN
EVT_DATA[52] => rReadData[52].DATAIN
EVT_DATA[53] => WR_DATA[53].DATAIN
EVT_DATA[53] => rReadData[53].DATAIN
EVT_DATA[54] => WR_DATA[54].DATAIN
EVT_DATA[54] => rReadData[54].DATAIN
EVT_DATA[55] => WR_DATA[55].DATAIN
EVT_DATA[55] => rReadData[55].DATAIN
EVT_DATA[56] => WR_DATA[56].DATAIN
EVT_DATA[56] => rReadData[56].DATAIN
EVT_DATA[57] => WR_DATA[57].DATAIN
EVT_DATA[57] => rReadData[57].DATAIN
EVT_DATA[58] => WR_DATA[58].DATAIN
EVT_DATA[58] => rReadData[58].DATAIN
EVT_DATA[59] => WR_DATA[59].DATAIN
EVT_DATA[59] => rReadData[59].DATAIN
EVT_DATA[60] => WR_DATA[60].DATAIN
EVT_DATA[60] => rReadData[60].DATAIN
EVT_DATA[61] => WR_DATA[61].DATAIN
EVT_DATA[61] => rReadData[61].DATAIN
EVT_DATA[62] => WR_DATA[62].DATAIN
EVT_DATA[62] => rReadData[62].DATAIN
EVT_DATA[63] => WR_DATA[63].DATAIN
EVT_DATA[63] => rReadData[63].DATAIN
EVT_DATA[64] => _rEvent.IN1
EVT_DATA[64] => comb.IN1
EVT_DATA_EMPTY => _rDataValid[0].IN1
EVT_DATA_RD_EN <= rRead.DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[0] <= EVT_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[1] <= EVT_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[2] <= EVT_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[3] <= EVT_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[4] <= EVT_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[5] <= EVT_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[6] <= EVT_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[7] <= EVT_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[8] <= EVT_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[9] <= EVT_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[10] <= EVT_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[11] <= EVT_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[12] <= EVT_DATA[12].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[13] <= EVT_DATA[13].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[14] <= EVT_DATA[14].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[15] <= EVT_DATA[15].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[16] <= EVT_DATA[16].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[17] <= EVT_DATA[17].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[18] <= EVT_DATA[18].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[19] <= EVT_DATA[19].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[20] <= EVT_DATA[20].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[21] <= EVT_DATA[21].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[22] <= EVT_DATA[22].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[23] <= EVT_DATA[23].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[24] <= EVT_DATA[24].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[25] <= EVT_DATA[25].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[26] <= EVT_DATA[26].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[27] <= EVT_DATA[27].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[28] <= EVT_DATA[28].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[29] <= EVT_DATA[29].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[30] <= EVT_DATA[30].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[31] <= EVT_DATA[31].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[32] <= EVT_DATA[32].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[33] <= EVT_DATA[33].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[34] <= EVT_DATA[34].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[35] <= EVT_DATA[35].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[36] <= EVT_DATA[36].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[37] <= EVT_DATA[37].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[38] <= EVT_DATA[38].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[39] <= EVT_DATA[39].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[40] <= EVT_DATA[40].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[41] <= EVT_DATA[41].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[42] <= EVT_DATA[42].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[43] <= EVT_DATA[43].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[44] <= EVT_DATA[44].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[45] <= EVT_DATA[45].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[46] <= EVT_DATA[46].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[47] <= EVT_DATA[47].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[48] <= EVT_DATA[48].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[49] <= EVT_DATA[49].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[50] <= EVT_DATA[50].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[51] <= EVT_DATA[51].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[52] <= EVT_DATA[52].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[53] <= EVT_DATA[53].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[54] <= EVT_DATA[54].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[55] <= EVT_DATA[55].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[56] <= EVT_DATA[56].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[57] <= EVT_DATA[57].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[58] <= EVT_DATA[58].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[59] <= EVT_DATA[59].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[60] <= EVT_DATA[60].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[61] <= EVT_DATA[61].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[62] <= EVT_DATA[62].DB_MAX_OUTPUT_PORT_TYPE
WR_DATA[63] <= EVT_DATA[63].DB_MAX_OUTPUT_PORT_TYPE
WR_EN <= comb.DB_MAX_OUTPUT_PORT_TYPE
WR_COUNT[0] => LessThan0.IN20
WR_COUNT[1] => LessThan0.IN19
WR_COUNT[2] => LessThan0.IN18
WR_COUNT[3] => LessThan0.IN17
WR_COUNT[4] => LessThan0.IN16
WR_COUNT[5] => LessThan0.IN15
WR_COUNT[6] => LessThan0.IN14
WR_COUNT[7] => LessThan0.IN13
WR_COUNT[8] => LessThan0.IN12
WR_COUNT[9] => LessThan0.IN11
TXN <= TXN.DB_MAX_OUTPUT_PORT_TYPE
ACK => _rState.OUTPUTSELECT
ACK => _rState.OUTPUTSELECT
ACK => _rState.OUTPUTSELECT
ACK => _rState.OUTPUTSELECT
ACK => _rState.OUTPUTSELECT
ACK => _rWordsRecvd[31].OUTPUTSELECT
ACK => _rWordsRecvd[30].OUTPUTSELECT
ACK => _rWordsRecvd[29].OUTPUTSELECT
ACK => _rWordsRecvd[28].OUTPUTSELECT
ACK => _rWordsRecvd[27].OUTPUTSELECT
ACK => _rWordsRecvd[26].OUTPUTSELECT
ACK => _rWordsRecvd[25].OUTPUTSELECT
ACK => _rWordsRecvd[24].OUTPUTSELECT
ACK => _rWordsRecvd[23].OUTPUTSELECT
ACK => _rWordsRecvd[22].OUTPUTSELECT
ACK => _rWordsRecvd[21].OUTPUTSELECT
ACK => _rWordsRecvd[20].OUTPUTSELECT
ACK => _rWordsRecvd[19].OUTPUTSELECT
ACK => _rWordsRecvd[18].OUTPUTSELECT
ACK => _rWordsRecvd[17].OUTPUTSELECT
ACK => _rWordsRecvd[16].OUTPUTSELECT
ACK => _rWordsRecvd[15].OUTPUTSELECT
ACK => _rWordsRecvd[14].OUTPUTSELECT
ACK => _rWordsRecvd[13].OUTPUTSELECT
ACK => _rWordsRecvd[12].OUTPUTSELECT
ACK => _rWordsRecvd[11].OUTPUTSELECT
ACK => _rWordsRecvd[10].OUTPUTSELECT
ACK => _rWordsRecvd[9].OUTPUTSELECT
ACK => _rWordsRecvd[8].OUTPUTSELECT
ACK => _rWordsRecvd[7].OUTPUTSELECT
ACK => _rWordsRecvd[6].OUTPUTSELECT
ACK => _rWordsRecvd[5].OUTPUTSELECT
ACK => _rWordsRecvd[4].OUTPUTSELECT
ACK => _rWordsRecvd[3].OUTPUTSELECT
ACK => _rWordsRecvd[2].OUTPUTSELECT
ACK => _rWordsRecvd[1].OUTPUTSELECT
ACK => _rWordsRecvdAdv[31].OUTPUTSELECT
ACK => _rWordsRecvdAdv[30].OUTPUTSELECT
ACK => _rWordsRecvdAdv[29].OUTPUTSELECT
ACK => _rWordsRecvdAdv[28].OUTPUTSELECT
ACK => _rWordsRecvdAdv[27].OUTPUTSELECT
ACK => _rWordsRecvdAdv[26].OUTPUTSELECT
ACK => _rWordsRecvdAdv[25].OUTPUTSELECT
ACK => _rWordsRecvdAdv[24].OUTPUTSELECT
ACK => _rWordsRecvdAdv[23].OUTPUTSELECT
ACK => _rWordsRecvdAdv[22].OUTPUTSELECT
ACK => _rWordsRecvdAdv[21].OUTPUTSELECT
ACK => _rWordsRecvdAdv[20].OUTPUTSELECT
ACK => _rWordsRecvdAdv[19].OUTPUTSELECT
ACK => _rWordsRecvdAdv[18].OUTPUTSELECT
ACK => _rWordsRecvdAdv[17].OUTPUTSELECT
ACK => _rWordsRecvdAdv[16].OUTPUTSELECT
ACK => _rWordsRecvdAdv[15].OUTPUTSELECT
ACK => _rWordsRecvdAdv[14].OUTPUTSELECT
ACK => _rWordsRecvdAdv[13].OUTPUTSELECT
ACK => _rWordsRecvdAdv[12].OUTPUTSELECT
ACK => _rWordsRecvdAdv[11].OUTPUTSELECT
ACK => _rWordsRecvdAdv[10].OUTPUTSELECT
ACK => _rWordsRecvdAdv[9].OUTPUTSELECT
ACK => _rWordsRecvdAdv[8].OUTPUTSELECT
ACK => _rWordsRecvdAdv[7].OUTPUTSELECT
ACK => _rWordsRecvdAdv[6].OUTPUTSELECT
ACK => _rWordsRecvdAdv[5].OUTPUTSELECT
ACK => _rWordsRecvdAdv[4].OUTPUTSELECT
ACK => _rWordsRecvdAdv[3].OUTPUTSELECT
ACK => _rWordsRecvdAdv[2].OUTPUTSELECT
ACK => _rWordsRecvdAdv[1].OUTPUTSELECT
ACK => rWordsRecvdAdv[0].ENA
ACK => rWordsRecvd[0].ENA
LAST <= rReadData[0].DB_MAX_OUTPUT_PORT_TYPE
LEN[0] <= rReadData[32].DB_MAX_OUTPUT_PORT_TYPE
LEN[1] <= rReadData[33].DB_MAX_OUTPUT_PORT_TYPE
LEN[2] <= rReadData[34].DB_MAX_OUTPUT_PORT_TYPE
LEN[3] <= rReadData[35].DB_MAX_OUTPUT_PORT_TYPE
LEN[4] <= rReadData[36].DB_MAX_OUTPUT_PORT_TYPE
LEN[5] <= rReadData[37].DB_MAX_OUTPUT_PORT_TYPE
LEN[6] <= rReadData[38].DB_MAX_OUTPUT_PORT_TYPE
LEN[7] <= rReadData[39].DB_MAX_OUTPUT_PORT_TYPE
LEN[8] <= rReadData[40].DB_MAX_OUTPUT_PORT_TYPE
LEN[9] <= rReadData[41].DB_MAX_OUTPUT_PORT_TYPE
LEN[10] <= rReadData[42].DB_MAX_OUTPUT_PORT_TYPE
LEN[11] <= rReadData[43].DB_MAX_OUTPUT_PORT_TYPE
LEN[12] <= rReadData[44].DB_MAX_OUTPUT_PORT_TYPE
LEN[13] <= rReadData[45].DB_MAX_OUTPUT_PORT_TYPE
LEN[14] <= rReadData[46].DB_MAX_OUTPUT_PORT_TYPE
LEN[15] <= rReadData[47].DB_MAX_OUTPUT_PORT_TYPE
LEN[16] <= rReadData[48].DB_MAX_OUTPUT_PORT_TYPE
LEN[17] <= rReadData[49].DB_MAX_OUTPUT_PORT_TYPE
LEN[18] <= rReadData[50].DB_MAX_OUTPUT_PORT_TYPE
LEN[19] <= rReadData[51].DB_MAX_OUTPUT_PORT_TYPE
LEN[20] <= rReadData[52].DB_MAX_OUTPUT_PORT_TYPE
LEN[21] <= rReadData[53].DB_MAX_OUTPUT_PORT_TYPE
LEN[22] <= rReadData[54].DB_MAX_OUTPUT_PORT_TYPE
LEN[23] <= rReadData[55].DB_MAX_OUTPUT_PORT_TYPE
LEN[24] <= rReadData[56].DB_MAX_OUTPUT_PORT_TYPE
LEN[25] <= rReadData[57].DB_MAX_OUTPUT_PORT_TYPE
LEN[26] <= rReadData[58].DB_MAX_OUTPUT_PORT_TYPE
LEN[27] <= rReadData[59].DB_MAX_OUTPUT_PORT_TYPE
LEN[28] <= rReadData[60].DB_MAX_OUTPUT_PORT_TYPE
LEN[29] <= rReadData[61].DB_MAX_OUTPUT_PORT_TYPE
LEN[30] <= rReadData[62].DB_MAX_OUTPUT_PORT_TYPE
LEN[31] <= rReadData[63].DB_MAX_OUTPUT_PORT_TYPE
OFF[0] <= rReadData[1].DB_MAX_OUTPUT_PORT_TYPE
OFF[1] <= rReadData[2].DB_MAX_OUTPUT_PORT_TYPE
OFF[2] <= rReadData[3].DB_MAX_OUTPUT_PORT_TYPE
OFF[3] <= rReadData[4].DB_MAX_OUTPUT_PORT_TYPE
OFF[4] <= rReadData[5].DB_MAX_OUTPUT_PORT_TYPE
OFF[5] <= rReadData[6].DB_MAX_OUTPUT_PORT_TYPE
OFF[6] <= rReadData[7].DB_MAX_OUTPUT_PORT_TYPE
OFF[7] <= rReadData[8].DB_MAX_OUTPUT_PORT_TYPE
OFF[8] <= rReadData[9].DB_MAX_OUTPUT_PORT_TYPE
OFF[9] <= rReadData[10].DB_MAX_OUTPUT_PORT_TYPE
OFF[10] <= rReadData[11].DB_MAX_OUTPUT_PORT_TYPE
OFF[11] <= rReadData[12].DB_MAX_OUTPUT_PORT_TYPE
OFF[12] <= rReadData[13].DB_MAX_OUTPUT_PORT_TYPE
OFF[13] <= rReadData[14].DB_MAX_OUTPUT_PORT_TYPE
OFF[14] <= rReadData[15].DB_MAX_OUTPUT_PORT_TYPE
OFF[15] <= rReadData[16].DB_MAX_OUTPUT_PORT_TYPE
OFF[16] <= rReadData[17].DB_MAX_OUTPUT_PORT_TYPE
OFF[17] <= rReadData[18].DB_MAX_OUTPUT_PORT_TYPE
OFF[18] <= rReadData[19].DB_MAX_OUTPUT_PORT_TYPE
OFF[19] <= rReadData[20].DB_MAX_OUTPUT_PORT_TYPE
OFF[20] <= rReadData[21].DB_MAX_OUTPUT_PORT_TYPE
OFF[21] <= rReadData[22].DB_MAX_OUTPUT_PORT_TYPE
OFF[22] <= rReadData[23].DB_MAX_OUTPUT_PORT_TYPE
OFF[23] <= rReadData[24].DB_MAX_OUTPUT_PORT_TYPE
OFF[24] <= rReadData[25].DB_MAX_OUTPUT_PORT_TYPE
OFF[25] <= rReadData[26].DB_MAX_OUTPUT_PORT_TYPE
OFF[26] <= rReadData[27].DB_MAX_OUTPUT_PORT_TYPE
OFF[27] <= rReadData[28].DB_MAX_OUTPUT_PORT_TYPE
OFF[28] <= rReadData[29].DB_MAX_OUTPUT_PORT_TYPE
OFF[29] <= rReadData[30].DB_MAX_OUTPUT_PORT_TYPE
OFF[30] <= rReadData[31].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[0] <= rWordsRecvd[0].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[1] <= rWordsRecvd[1].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[2] <= rWordsRecvd[2].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[3] <= rWordsRecvd[3].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[4] <= rWordsRecvd[4].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[5] <= rWordsRecvd[5].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[6] <= rWordsRecvd[6].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[7] <= rWordsRecvd[7].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[8] <= rWordsRecvd[8].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[9] <= rWordsRecvd[9].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[10] <= rWordsRecvd[10].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[11] <= rWordsRecvd[11].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[12] <= rWordsRecvd[12].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[13] <= rWordsRecvd[13].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[14] <= rWordsRecvd[14].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[15] <= rWordsRecvd[15].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[16] <= rWordsRecvd[16].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[17] <= rWordsRecvd[17].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[18] <= rWordsRecvd[18].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[19] <= rWordsRecvd[19].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[20] <= rWordsRecvd[20].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[21] <= rWordsRecvd[21].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[22] <= rWordsRecvd[22].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[23] <= rWordsRecvd[23].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[24] <= rWordsRecvd[24].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[25] <= rWordsRecvd[25].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[26] <= rWordsRecvd[26].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[27] <= rWordsRecvd[27].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[28] <= rWordsRecvd[28].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[29] <= rWordsRecvd[29].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[30] <= rWordsRecvd[30].DB_MAX_OUTPUT_PORT_TYPE
WORDS_RECVD[31] <= rWordsRecvd[31].DB_MAX_OUTPUT_PORT_TYPE
DONE <= rState[2].DB_MAX_OUTPUT_PORT_TYPE
TX_ERR => rTxErr.DATAA


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer
RST => rLenValid.OUTPUTSELECT
RST => rRen.OUTPUTSELECT
RST => sync_fifo:fifo.RST
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rRdEnHist.OUTPUTSELECT
RST => rRdEnHist.OUTPUTSELECT
RST => rFifoRdEn.OUTPUTSELECT
RST => rFifoRdEnHist.OUTPUTSELECT
RST => rFifoRdEnHist.OUTPUTSELECT
RST => rLenLastHist.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
CLK => sync_fifo:fifo.CLK
CLK => rLenLast[0].CLK
CLK => rLenLast[1].CLK
CLK => rLenLast[2].CLK
CLK => rLenLast[3].CLK
CLK => rLenLSB[0].CLK
CLK => rLenLSB[1].CLK
CLK => rLenLSB[2].CLK
CLK => rLenLSB[3].CLK
CLK => rWrPtr[0].CLK
CLK => rWrPtr[1].CLK
CLK => rRdPtr[0].CLK
CLK => rRdPtr[1].CLK
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
CLK => rData[7].CLK
CLK => rData[8].CLK
CLK => rData[9].CLK
CLK => rData[10].CLK
CLK => rData[11].CLK
CLK => rData[12].CLK
CLK => rData[13].CLK
CLK => rData[14].CLK
CLK => rData[15].CLK
CLK => rData[16].CLK
CLK => rData[17].CLK
CLK => rData[18].CLK
CLK => rData[19].CLK
CLK => rData[20].CLK
CLK => rData[21].CLK
CLK => rData[22].CLK
CLK => rData[23].CLK
CLK => rData[24].CLK
CLK => rData[25].CLK
CLK => rData[26].CLK
CLK => rData[27].CLK
CLK => rData[28].CLK
CLK => rData[29].CLK
CLK => rData[30].CLK
CLK => rData[31].CLK
CLK => rData[32].CLK
CLK => rData[33].CLK
CLK => rData[34].CLK
CLK => rData[35].CLK
CLK => rData[36].CLK
CLK => rData[37].CLK
CLK => rData[38].CLK
CLK => rData[39].CLK
CLK => rData[40].CLK
CLK => rData[41].CLK
CLK => rData[42].CLK
CLK => rData[43].CLK
CLK => rData[44].CLK
CLK => rData[45].CLK
CLK => rData[46].CLK
CLK => rData[47].CLK
CLK => rData[48].CLK
CLK => rData[49].CLK
CLK => rData[50].CLK
CLK => rData[51].CLK
CLK => rData[52].CLK
CLK => rData[53].CLK
CLK => rData[54].CLK
CLK => rData[55].CLK
CLK => rData[56].CLK
CLK => rData[57].CLK
CLK => rData[58].CLK
CLK => rData[59].CLK
CLK => rData[60].CLK
CLK => rData[61].CLK
CLK => rData[62].CLK
CLK => rData[63].CLK
CLK => rData[64].CLK
CLK => rData[65].CLK
CLK => rData[66].CLK
CLK => rData[67].CLK
CLK => rData[68].CLK
CLK => rData[69].CLK
CLK => rData[70].CLK
CLK => rData[71].CLK
CLK => rData[72].CLK
CLK => rData[73].CLK
CLK => rData[74].CLK
CLK => rData[75].CLK
CLK => rData[76].CLK
CLK => rData[77].CLK
CLK => rData[78].CLK
CLK => rData[79].CLK
CLK => rData[80].CLK
CLK => rData[81].CLK
CLK => rData[82].CLK
CLK => rData[83].CLK
CLK => rData[84].CLK
CLK => rData[85].CLK
CLK => rData[86].CLK
CLK => rData[87].CLK
CLK => rData[88].CLK
CLK => rData[89].CLK
CLK => rData[90].CLK
CLK => rData[91].CLK
CLK => rData[92].CLK
CLK => rData[93].CLK
CLK => rData[94].CLK
CLK => rData[95].CLK
CLK => rFifoData[0].CLK
CLK => rFifoData[1].CLK
CLK => rFifoData[2].CLK
CLK => rFifoData[3].CLK
CLK => rFifoData[4].CLK
CLK => rFifoData[5].CLK
CLK => rFifoData[6].CLK
CLK => rFifoData[7].CLK
CLK => rFifoData[8].CLK
CLK => rFifoData[9].CLK
CLK => rFifoData[10].CLK
CLK => rFifoData[11].CLK
CLK => rFifoData[12].CLK
CLK => rFifoData[13].CLK
CLK => rFifoData[14].CLK
CLK => rFifoData[15].CLK
CLK => rFifoData[16].CLK
CLK => rFifoData[17].CLK
CLK => rFifoData[18].CLK
CLK => rFifoData[19].CLK
CLK => rFifoData[20].CLK
CLK => rFifoData[21].CLK
CLK => rFifoData[22].CLK
CLK => rFifoData[23].CLK
CLK => rFifoData[24].CLK
CLK => rFifoData[25].CLK
CLK => rFifoData[26].CLK
CLK => rFifoData[27].CLK
CLK => rFifoData[28].CLK
CLK => rFifoData[29].CLK
CLK => rFifoData[30].CLK
CLK => rFifoData[31].CLK
CLK => rFifoData[32].CLK
CLK => rFifoData[33].CLK
CLK => rFifoData[34].CLK
CLK => rFifoData[35].CLK
CLK => rFifoData[36].CLK
CLK => rFifoData[37].CLK
CLK => rFifoData[38].CLK
CLK => rFifoData[39].CLK
CLK => rFifoData[40].CLK
CLK => rFifoData[41].CLK
CLK => rFifoData[42].CLK
CLK => rFifoData[43].CLK
CLK => rFifoData[44].CLK
CLK => rFifoData[45].CLK
CLK => rFifoData[46].CLK
CLK => rFifoData[47].CLK
CLK => rFifoData[48].CLK
CLK => rFifoData[49].CLK
CLK => rFifoData[50].CLK
CLK => rFifoData[51].CLK
CLK => rFifoData[52].CLK
CLK => rFifoData[53].CLK
CLK => rFifoData[54].CLK
CLK => rFifoData[55].CLK
CLK => rFifoData[56].CLK
CLK => rFifoData[57].CLK
CLK => rFifoData[58].CLK
CLK => rFifoData[59].CLK
CLK => rFifoData[60].CLK
CLK => rFifoData[61].CLK
CLK => rFifoData[62].CLK
CLK => rFifoData[63].CLK
CLK => rLenLastHist[0].CLK
CLK => rConsumedHist[0].CLK
CLK => rConsumedHist[1].CLK
CLK => rConsumedHist[2].CLK
CLK => rConsumedHist[3].CLK
CLK => rConsumedHist[4].CLK
CLK => rConsumedHist[5].CLK
CLK => rFifoRdEnHist[0].CLK
CLK => rFifoRdEnHist[1].CLK
CLK => rFifoRdEn.CLK
CLK => rRdEnHist[0].CLK
CLK => rRdEnHist[1].CLK
CLK => rCountHist[0].CLK
CLK => rCountHist[2].CLK
CLK => rCountHist[4].CLK
CLK => rCount[0].CLK
CLK => rCount[1].CLK
CLK => rRen.CLK
CLK => rLenValid.CLK
LEN_VALID => rLenValid.DATAA
LEN_LSB[0] => Add6.IN2
LEN_LAST => _rLenLast.DATAB
WR_DATA[0] => sync_fifo:fifo.WR_DATA[0]
WR_DATA[1] => sync_fifo:fifo.WR_DATA[1]
WR_DATA[2] => sync_fifo:fifo.WR_DATA[2]
WR_DATA[3] => sync_fifo:fifo.WR_DATA[3]
WR_DATA[4] => sync_fifo:fifo.WR_DATA[4]
WR_DATA[5] => sync_fifo:fifo.WR_DATA[5]
WR_DATA[6] => sync_fifo:fifo.WR_DATA[6]
WR_DATA[7] => sync_fifo:fifo.WR_DATA[7]
WR_DATA[8] => sync_fifo:fifo.WR_DATA[8]
WR_DATA[9] => sync_fifo:fifo.WR_DATA[9]
WR_DATA[10] => sync_fifo:fifo.WR_DATA[10]
WR_DATA[11] => sync_fifo:fifo.WR_DATA[11]
WR_DATA[12] => sync_fifo:fifo.WR_DATA[12]
WR_DATA[13] => sync_fifo:fifo.WR_DATA[13]
WR_DATA[14] => sync_fifo:fifo.WR_DATA[14]
WR_DATA[15] => sync_fifo:fifo.WR_DATA[15]
WR_DATA[16] => sync_fifo:fifo.WR_DATA[16]
WR_DATA[17] => sync_fifo:fifo.WR_DATA[17]
WR_DATA[18] => sync_fifo:fifo.WR_DATA[18]
WR_DATA[19] => sync_fifo:fifo.WR_DATA[19]
WR_DATA[20] => sync_fifo:fifo.WR_DATA[20]
WR_DATA[21] => sync_fifo:fifo.WR_DATA[21]
WR_DATA[22] => sync_fifo:fifo.WR_DATA[22]
WR_DATA[23] => sync_fifo:fifo.WR_DATA[23]
WR_DATA[24] => sync_fifo:fifo.WR_DATA[24]
WR_DATA[25] => sync_fifo:fifo.WR_DATA[25]
WR_DATA[26] => sync_fifo:fifo.WR_DATA[26]
WR_DATA[27] => sync_fifo:fifo.WR_DATA[27]
WR_DATA[28] => sync_fifo:fifo.WR_DATA[28]
WR_DATA[29] => sync_fifo:fifo.WR_DATA[29]
WR_DATA[30] => sync_fifo:fifo.WR_DATA[30]
WR_DATA[31] => sync_fifo:fifo.WR_DATA[31]
WR_DATA[32] => sync_fifo:fifo.WR_DATA[32]
WR_DATA[33] => sync_fifo:fifo.WR_DATA[33]
WR_DATA[34] => sync_fifo:fifo.WR_DATA[34]
WR_DATA[35] => sync_fifo:fifo.WR_DATA[35]
WR_DATA[36] => sync_fifo:fifo.WR_DATA[36]
WR_DATA[37] => sync_fifo:fifo.WR_DATA[37]
WR_DATA[38] => sync_fifo:fifo.WR_DATA[38]
WR_DATA[39] => sync_fifo:fifo.WR_DATA[39]
WR_DATA[40] => sync_fifo:fifo.WR_DATA[40]
WR_DATA[41] => sync_fifo:fifo.WR_DATA[41]
WR_DATA[42] => sync_fifo:fifo.WR_DATA[42]
WR_DATA[43] => sync_fifo:fifo.WR_DATA[43]
WR_DATA[44] => sync_fifo:fifo.WR_DATA[44]
WR_DATA[45] => sync_fifo:fifo.WR_DATA[45]
WR_DATA[46] => sync_fifo:fifo.WR_DATA[46]
WR_DATA[47] => sync_fifo:fifo.WR_DATA[47]
WR_DATA[48] => sync_fifo:fifo.WR_DATA[48]
WR_DATA[49] => sync_fifo:fifo.WR_DATA[49]
WR_DATA[50] => sync_fifo:fifo.WR_DATA[50]
WR_DATA[51] => sync_fifo:fifo.WR_DATA[51]
WR_DATA[52] => sync_fifo:fifo.WR_DATA[52]
WR_DATA[53] => sync_fifo:fifo.WR_DATA[53]
WR_DATA[54] => sync_fifo:fifo.WR_DATA[54]
WR_DATA[55] => sync_fifo:fifo.WR_DATA[55]
WR_DATA[56] => sync_fifo:fifo.WR_DATA[56]
WR_DATA[57] => sync_fifo:fifo.WR_DATA[57]
WR_DATA[58] => sync_fifo:fifo.WR_DATA[58]
WR_DATA[59] => sync_fifo:fifo.WR_DATA[59]
WR_DATA[60] => sync_fifo:fifo.WR_DATA[60]
WR_DATA[61] => sync_fifo:fifo.WR_DATA[61]
WR_DATA[62] => sync_fifo:fifo.WR_DATA[62]
WR_DATA[63] => sync_fifo:fifo.WR_DATA[63]
WR_EN => sync_fifo:fifo.WR_EN
WR_COUNT[0] <= sync_fifo:fifo.COUNT[0]
WR_COUNT[1] <= sync_fifo:fifo.COUNT[1]
WR_COUNT[2] <= sync_fifo:fifo.COUNT[2]
WR_COUNT[3] <= sync_fifo:fifo.COUNT[3]
WR_COUNT[4] <= sync_fifo:fifo.COUNT[4]
WR_COUNT[5] <= sync_fifo:fifo.COUNT[5]
WR_COUNT[6] <= sync_fifo:fifo.COUNT[6]
WR_COUNT[7] <= sync_fifo:fifo.COUNT[7]
WR_COUNT[8] <= sync_fifo:fifo.COUNT[8]
WR_COUNT[9] <= sync_fifo:fifo.COUNT[9]
RD_DATA[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= rData[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= rData[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= rData[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= rData[4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= rData[5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= rData[6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= rData[7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= rData[8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= rData[9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= rData[10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= rData[11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= rData[12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= rData[13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= rData[14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= rData[15].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[16] <= rData[16].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[17] <= rData[17].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[18] <= rData[18].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[19] <= rData[19].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[20] <= rData[20].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[21] <= rData[21].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[22] <= rData[22].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[23] <= rData[23].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[24] <= rData[24].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[25] <= rData[25].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[26] <= rData[26].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[27] <= rData[27].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[28] <= rData[28].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[29] <= rData[29].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[30] <= rData[30].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[31] <= rData[31].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[32] <= rData[32].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[33] <= rData[33].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[34] <= rData[34].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[35] <= rData[35].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[36] <= rData[36].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[37] <= rData[37].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[38] <= rData[38].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[39] <= rData[39].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[40] <= rData[40].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[41] <= rData[41].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[42] <= rData[42].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[43] <= rData[43].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[44] <= rData[44].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[45] <= rData[45].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[46] <= rData[46].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[47] <= rData[47].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[48] <= rData[48].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[49] <= rData[49].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[50] <= rData[50].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[51] <= rData[51].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[52] <= rData[52].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[53] <= rData[53].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[54] <= rData[54].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[55] <= rData[55].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[56] <= rData[56].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[57] <= rData[57].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[58] <= rData[58].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[59] <= rData[59].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[60] <= rData[60].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[61] <= rData[61].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[62] <= rData[62].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[63] <= rData[63].DB_MAX_OUTPUT_PORT_TYPE
RD_EN => rRen.DATAA


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo
CLK => ram_1clk_1w_1r:mem.CLK
CLK => provide_count.rCount[0].CLK
CLK => provide_count.rCount[1].CLK
CLK => provide_count.rCount[2].CLK
CLK => provide_count.rCount[3].CLK
CLK => provide_count.rCount[4].CLK
CLK => provide_count.rCount[5].CLK
CLK => provide_count.rCount[6].CLK
CLK => provide_count.rCount[7].CLK
CLK => provide_count.rCount[8].CLK
CLK => provide_count.rCount[9].CLK
CLK => rFull.CLK
CLK => rEmpty.CLK
CLK => rRdPtrPlus1[0].CLK
CLK => rRdPtrPlus1[1].CLK
CLK => rRdPtrPlus1[2].CLK
CLK => rRdPtrPlus1[3].CLK
CLK => rRdPtrPlus1[4].CLK
CLK => rRdPtrPlus1[5].CLK
CLK => rRdPtrPlus1[6].CLK
CLK => rRdPtrPlus1[7].CLK
CLK => rRdPtrPlus1[8].CLK
CLK => rRdPtrPlus1[9].CLK
CLK => rRdPtr[0].CLK
CLK => rRdPtr[1].CLK
CLK => rRdPtr[2].CLK
CLK => rRdPtr[3].CLK
CLK => rRdPtr[4].CLK
CLK => rRdPtr[5].CLK
CLK => rRdPtr[6].CLK
CLK => rRdPtr[7].CLK
CLK => rRdPtr[8].CLK
CLK => rRdPtr[9].CLK
CLK => rWrPtrPlus1[0].CLK
CLK => rWrPtrPlus1[1].CLK
CLK => rWrPtrPlus1[2].CLK
CLK => rWrPtrPlus1[3].CLK
CLK => rWrPtrPlus1[4].CLK
CLK => rWrPtrPlus1[5].CLK
CLK => rWrPtrPlus1[6].CLK
CLK => rWrPtrPlus1[7].CLK
CLK => rWrPtrPlus1[8].CLK
CLK => rWrPtrPlus1[9].CLK
CLK => rWrPtr[0].CLK
CLK => rWrPtr[1].CLK
CLK => rWrPtr[2].CLK
CLK => rWrPtr[3].CLK
CLK => rWrPtr[4].CLK
CLK => rWrPtr[5].CLK
CLK => rWrPtr[6].CLK
CLK => rWrPtr[7].CLK
CLK => rWrPtr[8].CLK
CLK => rWrPtr[9].CLK
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtr.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rWrPtrPlus1.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtr.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rRdPtrPlus1.OUTPUTSELECT
RST => rEmpty.OUTPUTSELECT
RST => rFull.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
RST => rCount.OUTPUTSELECT
WR_DATA[0] => ram_1clk_1w_1r:mem.DINA[0]
WR_DATA[1] => ram_1clk_1w_1r:mem.DINA[1]
WR_DATA[2] => ram_1clk_1w_1r:mem.DINA[2]
WR_DATA[3] => ram_1clk_1w_1r:mem.DINA[3]
WR_DATA[4] => ram_1clk_1w_1r:mem.DINA[4]
WR_DATA[5] => ram_1clk_1w_1r:mem.DINA[5]
WR_DATA[6] => ram_1clk_1w_1r:mem.DINA[6]
WR_DATA[7] => ram_1clk_1w_1r:mem.DINA[7]
WR_DATA[8] => ram_1clk_1w_1r:mem.DINA[8]
WR_DATA[9] => ram_1clk_1w_1r:mem.DINA[9]
WR_DATA[10] => ram_1clk_1w_1r:mem.DINA[10]
WR_DATA[11] => ram_1clk_1w_1r:mem.DINA[11]
WR_DATA[12] => ram_1clk_1w_1r:mem.DINA[12]
WR_DATA[13] => ram_1clk_1w_1r:mem.DINA[13]
WR_DATA[14] => ram_1clk_1w_1r:mem.DINA[14]
WR_DATA[15] => ram_1clk_1w_1r:mem.DINA[15]
WR_DATA[16] => ram_1clk_1w_1r:mem.DINA[16]
WR_DATA[17] => ram_1clk_1w_1r:mem.DINA[17]
WR_DATA[18] => ram_1clk_1w_1r:mem.DINA[18]
WR_DATA[19] => ram_1clk_1w_1r:mem.DINA[19]
WR_DATA[20] => ram_1clk_1w_1r:mem.DINA[20]
WR_DATA[21] => ram_1clk_1w_1r:mem.DINA[21]
WR_DATA[22] => ram_1clk_1w_1r:mem.DINA[22]
WR_DATA[23] => ram_1clk_1w_1r:mem.DINA[23]
WR_DATA[24] => ram_1clk_1w_1r:mem.DINA[24]
WR_DATA[25] => ram_1clk_1w_1r:mem.DINA[25]
WR_DATA[26] => ram_1clk_1w_1r:mem.DINA[26]
WR_DATA[27] => ram_1clk_1w_1r:mem.DINA[27]
WR_DATA[28] => ram_1clk_1w_1r:mem.DINA[28]
WR_DATA[29] => ram_1clk_1w_1r:mem.DINA[29]
WR_DATA[30] => ram_1clk_1w_1r:mem.DINA[30]
WR_DATA[31] => ram_1clk_1w_1r:mem.DINA[31]
WR_DATA[32] => ram_1clk_1w_1r:mem.DINA[32]
WR_DATA[33] => ram_1clk_1w_1r:mem.DINA[33]
WR_DATA[34] => ram_1clk_1w_1r:mem.DINA[34]
WR_DATA[35] => ram_1clk_1w_1r:mem.DINA[35]
WR_DATA[36] => ram_1clk_1w_1r:mem.DINA[36]
WR_DATA[37] => ram_1clk_1w_1r:mem.DINA[37]
WR_DATA[38] => ram_1clk_1w_1r:mem.DINA[38]
WR_DATA[39] => ram_1clk_1w_1r:mem.DINA[39]
WR_DATA[40] => ram_1clk_1w_1r:mem.DINA[40]
WR_DATA[41] => ram_1clk_1w_1r:mem.DINA[41]
WR_DATA[42] => ram_1clk_1w_1r:mem.DINA[42]
WR_DATA[43] => ram_1clk_1w_1r:mem.DINA[43]
WR_DATA[44] => ram_1clk_1w_1r:mem.DINA[44]
WR_DATA[45] => ram_1clk_1w_1r:mem.DINA[45]
WR_DATA[46] => ram_1clk_1w_1r:mem.DINA[46]
WR_DATA[47] => ram_1clk_1w_1r:mem.DINA[47]
WR_DATA[48] => ram_1clk_1w_1r:mem.DINA[48]
WR_DATA[49] => ram_1clk_1w_1r:mem.DINA[49]
WR_DATA[50] => ram_1clk_1w_1r:mem.DINA[50]
WR_DATA[51] => ram_1clk_1w_1r:mem.DINA[51]
WR_DATA[52] => ram_1clk_1w_1r:mem.DINA[52]
WR_DATA[53] => ram_1clk_1w_1r:mem.DINA[53]
WR_DATA[54] => ram_1clk_1w_1r:mem.DINA[54]
WR_DATA[55] => ram_1clk_1w_1r:mem.DINA[55]
WR_DATA[56] => ram_1clk_1w_1r:mem.DINA[56]
WR_DATA[57] => ram_1clk_1w_1r:mem.DINA[57]
WR_DATA[58] => ram_1clk_1w_1r:mem.DINA[58]
WR_DATA[59] => ram_1clk_1w_1r:mem.DINA[59]
WR_DATA[60] => ram_1clk_1w_1r:mem.DINA[60]
WR_DATA[61] => ram_1clk_1w_1r:mem.DINA[61]
WR_DATA[62] => ram_1clk_1w_1r:mem.DINA[62]
WR_DATA[63] => ram_1clk_1w_1r:mem.DINA[63]
WR_EN => comb.IN1
WR_EN => always1.IN1
WR_EN => _rFull.IN1
RD_DATA[0] <= ram_1clk_1w_1r:mem.DOUTB[0]
RD_DATA[1] <= ram_1clk_1w_1r:mem.DOUTB[1]
RD_DATA[2] <= ram_1clk_1w_1r:mem.DOUTB[2]
RD_DATA[3] <= ram_1clk_1w_1r:mem.DOUTB[3]
RD_DATA[4] <= ram_1clk_1w_1r:mem.DOUTB[4]
RD_DATA[5] <= ram_1clk_1w_1r:mem.DOUTB[5]
RD_DATA[6] <= ram_1clk_1w_1r:mem.DOUTB[6]
RD_DATA[7] <= ram_1clk_1w_1r:mem.DOUTB[7]
RD_DATA[8] <= ram_1clk_1w_1r:mem.DOUTB[8]
RD_DATA[9] <= ram_1clk_1w_1r:mem.DOUTB[9]
RD_DATA[10] <= ram_1clk_1w_1r:mem.DOUTB[10]
RD_DATA[11] <= ram_1clk_1w_1r:mem.DOUTB[11]
RD_DATA[12] <= ram_1clk_1w_1r:mem.DOUTB[12]
RD_DATA[13] <= ram_1clk_1w_1r:mem.DOUTB[13]
RD_DATA[14] <= ram_1clk_1w_1r:mem.DOUTB[14]
RD_DATA[15] <= ram_1clk_1w_1r:mem.DOUTB[15]
RD_DATA[16] <= ram_1clk_1w_1r:mem.DOUTB[16]
RD_DATA[17] <= ram_1clk_1w_1r:mem.DOUTB[17]
RD_DATA[18] <= ram_1clk_1w_1r:mem.DOUTB[18]
RD_DATA[19] <= ram_1clk_1w_1r:mem.DOUTB[19]
RD_DATA[20] <= ram_1clk_1w_1r:mem.DOUTB[20]
RD_DATA[21] <= ram_1clk_1w_1r:mem.DOUTB[21]
RD_DATA[22] <= ram_1clk_1w_1r:mem.DOUTB[22]
RD_DATA[23] <= ram_1clk_1w_1r:mem.DOUTB[23]
RD_DATA[24] <= ram_1clk_1w_1r:mem.DOUTB[24]
RD_DATA[25] <= ram_1clk_1w_1r:mem.DOUTB[25]
RD_DATA[26] <= ram_1clk_1w_1r:mem.DOUTB[26]
RD_DATA[27] <= ram_1clk_1w_1r:mem.DOUTB[27]
RD_DATA[28] <= ram_1clk_1w_1r:mem.DOUTB[28]
RD_DATA[29] <= ram_1clk_1w_1r:mem.DOUTB[29]
RD_DATA[30] <= ram_1clk_1w_1r:mem.DOUTB[30]
RD_DATA[31] <= ram_1clk_1w_1r:mem.DOUTB[31]
RD_DATA[32] <= ram_1clk_1w_1r:mem.DOUTB[32]
RD_DATA[33] <= ram_1clk_1w_1r:mem.DOUTB[33]
RD_DATA[34] <= ram_1clk_1w_1r:mem.DOUTB[34]
RD_DATA[35] <= ram_1clk_1w_1r:mem.DOUTB[35]
RD_DATA[36] <= ram_1clk_1w_1r:mem.DOUTB[36]
RD_DATA[37] <= ram_1clk_1w_1r:mem.DOUTB[37]
RD_DATA[38] <= ram_1clk_1w_1r:mem.DOUTB[38]
RD_DATA[39] <= ram_1clk_1w_1r:mem.DOUTB[39]
RD_DATA[40] <= ram_1clk_1w_1r:mem.DOUTB[40]
RD_DATA[41] <= ram_1clk_1w_1r:mem.DOUTB[41]
RD_DATA[42] <= ram_1clk_1w_1r:mem.DOUTB[42]
RD_DATA[43] <= ram_1clk_1w_1r:mem.DOUTB[43]
RD_DATA[44] <= ram_1clk_1w_1r:mem.DOUTB[44]
RD_DATA[45] <= ram_1clk_1w_1r:mem.DOUTB[45]
RD_DATA[46] <= ram_1clk_1w_1r:mem.DOUTB[46]
RD_DATA[47] <= ram_1clk_1w_1r:mem.DOUTB[47]
RD_DATA[48] <= ram_1clk_1w_1r:mem.DOUTB[48]
RD_DATA[49] <= ram_1clk_1w_1r:mem.DOUTB[49]
RD_DATA[50] <= ram_1clk_1w_1r:mem.DOUTB[50]
RD_DATA[51] <= ram_1clk_1w_1r:mem.DOUTB[51]
RD_DATA[52] <= ram_1clk_1w_1r:mem.DOUTB[52]
RD_DATA[53] <= ram_1clk_1w_1r:mem.DOUTB[53]
RD_DATA[54] <= ram_1clk_1w_1r:mem.DOUTB[54]
RD_DATA[55] <= ram_1clk_1w_1r:mem.DOUTB[55]
RD_DATA[56] <= ram_1clk_1w_1r:mem.DOUTB[56]
RD_DATA[57] <= ram_1clk_1w_1r:mem.DOUTB[57]
RD_DATA[58] <= ram_1clk_1w_1r:mem.DOUTB[58]
RD_DATA[59] <= ram_1clk_1w_1r:mem.DOUTB[59]
RD_DATA[60] <= ram_1clk_1w_1r:mem.DOUTB[60]
RD_DATA[61] <= ram_1clk_1w_1r:mem.DOUTB[61]
RD_DATA[62] <= ram_1clk_1w_1r:mem.DOUTB[62]
RD_DATA[63] <= ram_1clk_1w_1r:mem.DOUTB[63]
RD_EN => _rEmpty.IN1
FULL <= rFull.DB_MAX_OUTPUT_PORT_TYPE
EMPTY <= rEmpty.DB_MAX_OUTPUT_PORT_TYPE
COUNT[0] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[1] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[2] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[3] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[4] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[5] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[6] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[7] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[8] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE
COUNT[9] <= COUNT.DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem
CLK => rRAM.we_a.CLK
CLK => rRAM.waddr_a[8].CLK
CLK => rRAM.waddr_a[7].CLK
CLK => rRAM.waddr_a[6].CLK
CLK => rRAM.waddr_a[5].CLK
CLK => rRAM.waddr_a[4].CLK
CLK => rRAM.waddr_a[3].CLK
CLK => rRAM.waddr_a[2].CLK
CLK => rRAM.waddr_a[1].CLK
CLK => rRAM.waddr_a[0].CLK
CLK => rRAM.data_a[63].CLK
CLK => rRAM.data_a[62].CLK
CLK => rRAM.data_a[61].CLK
CLK => rRAM.data_a[60].CLK
CLK => rRAM.data_a[59].CLK
CLK => rRAM.data_a[58].CLK
CLK => rRAM.data_a[57].CLK
CLK => rRAM.data_a[56].CLK
CLK => rRAM.data_a[55].CLK
CLK => rRAM.data_a[54].CLK
CLK => rRAM.data_a[53].CLK
CLK => rRAM.data_a[52].CLK
CLK => rRAM.data_a[51].CLK
CLK => rRAM.data_a[50].CLK
CLK => rRAM.data_a[49].CLK
CLK => rRAM.data_a[48].CLK
CLK => rRAM.data_a[47].CLK
CLK => rRAM.data_a[46].CLK
CLK => rRAM.data_a[45].CLK
CLK => rRAM.data_a[44].CLK
CLK => rRAM.data_a[43].CLK
CLK => rRAM.data_a[42].CLK
CLK => rRAM.data_a[41].CLK
CLK => rRAM.data_a[40].CLK
CLK => rRAM.data_a[39].CLK
CLK => rRAM.data_a[38].CLK
CLK => rRAM.data_a[37].CLK
CLK => rRAM.data_a[36].CLK
CLK => rRAM.data_a[35].CLK
CLK => rRAM.data_a[34].CLK
CLK => rRAM.data_a[33].CLK
CLK => rRAM.data_a[32].CLK
CLK => rRAM.data_a[31].CLK
CLK => rRAM.data_a[30].CLK
CLK => rRAM.data_a[29].CLK
CLK => rRAM.data_a[28].CLK
CLK => rRAM.data_a[27].CLK
CLK => rRAM.data_a[26].CLK
CLK => rRAM.data_a[25].CLK
CLK => rRAM.data_a[24].CLK
CLK => rRAM.data_a[23].CLK
CLK => rRAM.data_a[22].CLK
CLK => rRAM.data_a[21].CLK
CLK => rRAM.data_a[20].CLK
CLK => rRAM.data_a[19].CLK
CLK => rRAM.data_a[18].CLK
CLK => rRAM.data_a[17].CLK
CLK => rRAM.data_a[16].CLK
CLK => rRAM.data_a[15].CLK
CLK => rRAM.data_a[14].CLK
CLK => rRAM.data_a[13].CLK
CLK => rRAM.data_a[12].CLK
CLK => rRAM.data_a[11].CLK
CLK => rRAM.data_a[10].CLK
CLK => rRAM.data_a[9].CLK
CLK => rRAM.data_a[8].CLK
CLK => rRAM.data_a[7].CLK
CLK => rRAM.data_a[6].CLK
CLK => rRAM.data_a[5].CLK
CLK => rRAM.data_a[4].CLK
CLK => rRAM.data_a[3].CLK
CLK => rRAM.data_a[2].CLK
CLK => rRAM.data_a[1].CLK
CLK => rRAM.data_a[0].CLK
CLK => rDout[0].CLK
CLK => rDout[1].CLK
CLK => rDout[2].CLK
CLK => rDout[3].CLK
CLK => rDout[4].CLK
CLK => rDout[5].CLK
CLK => rDout[6].CLK
CLK => rDout[7].CLK
CLK => rDout[8].CLK
CLK => rDout[9].CLK
CLK => rDout[10].CLK
CLK => rDout[11].CLK
CLK => rDout[12].CLK
CLK => rDout[13].CLK
CLK => rDout[14].CLK
CLK => rDout[15].CLK
CLK => rDout[16].CLK
CLK => rDout[17].CLK
CLK => rDout[18].CLK
CLK => rDout[19].CLK
CLK => rDout[20].CLK
CLK => rDout[21].CLK
CLK => rDout[22].CLK
CLK => rDout[23].CLK
CLK => rDout[24].CLK
CLK => rDout[25].CLK
CLK => rDout[26].CLK
CLK => rDout[27].CLK
CLK => rDout[28].CLK
CLK => rDout[29].CLK
CLK => rDout[30].CLK
CLK => rDout[31].CLK
CLK => rDout[32].CLK
CLK => rDout[33].CLK
CLK => rDout[34].CLK
CLK => rDout[35].CLK
CLK => rDout[36].CLK
CLK => rDout[37].CLK
CLK => rDout[38].CLK
CLK => rDout[39].CLK
CLK => rDout[40].CLK
CLK => rDout[41].CLK
CLK => rDout[42].CLK
CLK => rDout[43].CLK
CLK => rDout[44].CLK
CLK => rDout[45].CLK
CLK => rDout[46].CLK
CLK => rDout[47].CLK
CLK => rDout[48].CLK
CLK => rDout[49].CLK
CLK => rDout[50].CLK
CLK => rDout[51].CLK
CLK => rDout[52].CLK
CLK => rDout[53].CLK
CLK => rDout[54].CLK
CLK => rDout[55].CLK
CLK => rDout[56].CLK
CLK => rDout[57].CLK
CLK => rDout[58].CLK
CLK => rDout[59].CLK
CLK => rDout[60].CLK
CLK => rDout[61].CLK
CLK => rDout[62].CLK
CLK => rDout[63].CLK
CLK => rRAM.CLK0
ADDRA[0] => rRAM.waddr_a[0].DATAIN
ADDRA[0] => rRAM.WADDR
ADDRA[1] => rRAM.waddr_a[1].DATAIN
ADDRA[1] => rRAM.WADDR1
ADDRA[2] => rRAM.waddr_a[2].DATAIN
ADDRA[2] => rRAM.WADDR2
ADDRA[3] => rRAM.waddr_a[3].DATAIN
ADDRA[3] => rRAM.WADDR3
ADDRA[4] => rRAM.waddr_a[4].DATAIN
ADDRA[4] => rRAM.WADDR4
ADDRA[5] => rRAM.waddr_a[5].DATAIN
ADDRA[5] => rRAM.WADDR5
ADDRA[6] => rRAM.waddr_a[6].DATAIN
ADDRA[6] => rRAM.WADDR6
ADDRA[7] => rRAM.waddr_a[7].DATAIN
ADDRA[7] => rRAM.WADDR7
ADDRA[8] => rRAM.waddr_a[8].DATAIN
ADDRA[8] => rRAM.WADDR8
WEA => rRAM.we_a.DATAIN
WEA => rRAM.WE
ADDRB[0] => rRAM.RADDR
ADDRB[1] => rRAM.RADDR1
ADDRB[2] => rRAM.RADDR2
ADDRB[3] => rRAM.RADDR3
ADDRB[4] => rRAM.RADDR4
ADDRB[5] => rRAM.RADDR5
ADDRB[6] => rRAM.RADDR6
ADDRB[7] => rRAM.RADDR7
ADDRB[8] => rRAM.RADDR8
DINA[0] => rRAM.data_a[0].DATAIN
DINA[0] => rRAM.DATAIN
DINA[1] => rRAM.data_a[1].DATAIN
DINA[1] => rRAM.DATAIN1
DINA[2] => rRAM.data_a[2].DATAIN
DINA[2] => rRAM.DATAIN2
DINA[3] => rRAM.data_a[3].DATAIN
DINA[3] => rRAM.DATAIN3
DINA[4] => rRAM.data_a[4].DATAIN
DINA[4] => rRAM.DATAIN4
DINA[5] => rRAM.data_a[5].DATAIN
DINA[5] => rRAM.DATAIN5
DINA[6] => rRAM.data_a[6].DATAIN
DINA[6] => rRAM.DATAIN6
DINA[7] => rRAM.data_a[7].DATAIN
DINA[7] => rRAM.DATAIN7
DINA[8] => rRAM.data_a[8].DATAIN
DINA[8] => rRAM.DATAIN8
DINA[9] => rRAM.data_a[9].DATAIN
DINA[9] => rRAM.DATAIN9
DINA[10] => rRAM.data_a[10].DATAIN
DINA[10] => rRAM.DATAIN10
DINA[11] => rRAM.data_a[11].DATAIN
DINA[11] => rRAM.DATAIN11
DINA[12] => rRAM.data_a[12].DATAIN
DINA[12] => rRAM.DATAIN12
DINA[13] => rRAM.data_a[13].DATAIN
DINA[13] => rRAM.DATAIN13
DINA[14] => rRAM.data_a[14].DATAIN
DINA[14] => rRAM.DATAIN14
DINA[15] => rRAM.data_a[15].DATAIN
DINA[15] => rRAM.DATAIN15
DINA[16] => rRAM.data_a[16].DATAIN
DINA[16] => rRAM.DATAIN16
DINA[17] => rRAM.data_a[17].DATAIN
DINA[17] => rRAM.DATAIN17
DINA[18] => rRAM.data_a[18].DATAIN
DINA[18] => rRAM.DATAIN18
DINA[19] => rRAM.data_a[19].DATAIN
DINA[19] => rRAM.DATAIN19
DINA[20] => rRAM.data_a[20].DATAIN
DINA[20] => rRAM.DATAIN20
DINA[21] => rRAM.data_a[21].DATAIN
DINA[21] => rRAM.DATAIN21
DINA[22] => rRAM.data_a[22].DATAIN
DINA[22] => rRAM.DATAIN22
DINA[23] => rRAM.data_a[23].DATAIN
DINA[23] => rRAM.DATAIN23
DINA[24] => rRAM.data_a[24].DATAIN
DINA[24] => rRAM.DATAIN24
DINA[25] => rRAM.data_a[25].DATAIN
DINA[25] => rRAM.DATAIN25
DINA[26] => rRAM.data_a[26].DATAIN
DINA[26] => rRAM.DATAIN26
DINA[27] => rRAM.data_a[27].DATAIN
DINA[27] => rRAM.DATAIN27
DINA[28] => rRAM.data_a[28].DATAIN
DINA[28] => rRAM.DATAIN28
DINA[29] => rRAM.data_a[29].DATAIN
DINA[29] => rRAM.DATAIN29
DINA[30] => rRAM.data_a[30].DATAIN
DINA[30] => rRAM.DATAIN30
DINA[31] => rRAM.data_a[31].DATAIN
DINA[31] => rRAM.DATAIN31
DINA[32] => rRAM.data_a[32].DATAIN
DINA[32] => rRAM.DATAIN32
DINA[33] => rRAM.data_a[33].DATAIN
DINA[33] => rRAM.DATAIN33
DINA[34] => rRAM.data_a[34].DATAIN
DINA[34] => rRAM.DATAIN34
DINA[35] => rRAM.data_a[35].DATAIN
DINA[35] => rRAM.DATAIN35
DINA[36] => rRAM.data_a[36].DATAIN
DINA[36] => rRAM.DATAIN36
DINA[37] => rRAM.data_a[37].DATAIN
DINA[37] => rRAM.DATAIN37
DINA[38] => rRAM.data_a[38].DATAIN
DINA[38] => rRAM.DATAIN38
DINA[39] => rRAM.data_a[39].DATAIN
DINA[39] => rRAM.DATAIN39
DINA[40] => rRAM.data_a[40].DATAIN
DINA[40] => rRAM.DATAIN40
DINA[41] => rRAM.data_a[41].DATAIN
DINA[41] => rRAM.DATAIN41
DINA[42] => rRAM.data_a[42].DATAIN
DINA[42] => rRAM.DATAIN42
DINA[43] => rRAM.data_a[43].DATAIN
DINA[43] => rRAM.DATAIN43
DINA[44] => rRAM.data_a[44].DATAIN
DINA[44] => rRAM.DATAIN44
DINA[45] => rRAM.data_a[45].DATAIN
DINA[45] => rRAM.DATAIN45
DINA[46] => rRAM.data_a[46].DATAIN
DINA[46] => rRAM.DATAIN46
DINA[47] => rRAM.data_a[47].DATAIN
DINA[47] => rRAM.DATAIN47
DINA[48] => rRAM.data_a[48].DATAIN
DINA[48] => rRAM.DATAIN48
DINA[49] => rRAM.data_a[49].DATAIN
DINA[49] => rRAM.DATAIN49
DINA[50] => rRAM.data_a[50].DATAIN
DINA[50] => rRAM.DATAIN50
DINA[51] => rRAM.data_a[51].DATAIN
DINA[51] => rRAM.DATAIN51
DINA[52] => rRAM.data_a[52].DATAIN
DINA[52] => rRAM.DATAIN52
DINA[53] => rRAM.data_a[53].DATAIN
DINA[53] => rRAM.DATAIN53
DINA[54] => rRAM.data_a[54].DATAIN
DINA[54] => rRAM.DATAIN54
DINA[55] => rRAM.data_a[55].DATAIN
DINA[55] => rRAM.DATAIN55
DINA[56] => rRAM.data_a[56].DATAIN
DINA[56] => rRAM.DATAIN56
DINA[57] => rRAM.data_a[57].DATAIN
DINA[57] => rRAM.DATAIN57
DINA[58] => rRAM.data_a[58].DATAIN
DINA[58] => rRAM.DATAIN58
DINA[59] => rRAM.data_a[59].DATAIN
DINA[59] => rRAM.DATAIN59
DINA[60] => rRAM.data_a[60].DATAIN
DINA[60] => rRAM.DATAIN60
DINA[61] => rRAM.data_a[61].DATAIN
DINA[61] => rRAM.DATAIN61
DINA[62] => rRAM.data_a[62].DATAIN
DINA[62] => rRAM.DATAIN62
DINA[63] => rRAM.data_a[63].DATAIN
DINA[63] => rRAM.DATAIN63
DOUTB[0] <= rDout[0].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[1] <= rDout[1].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[2] <= rDout[2].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[3] <= rDout[3].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[4] <= rDout[4].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[5] <= rDout[5].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[6] <= rDout[6].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[7] <= rDout[7].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[8] <= rDout[8].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[9] <= rDout[9].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[10] <= rDout[10].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[11] <= rDout[11].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[12] <= rDout[12].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[13] <= rDout[13].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[14] <= rDout[14].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[15] <= rDout[15].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[16] <= rDout[16].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[17] <= rDout[17].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[18] <= rDout[18].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[19] <= rDout[19].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[20] <= rDout[20].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[21] <= rDout[21].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[22] <= rDout[22].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[23] <= rDout[23].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[24] <= rDout[24].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[25] <= rDout[25].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[26] <= rDout[26].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[27] <= rDout[27].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[28] <= rDout[28].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[29] <= rDout[29].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[30] <= rDout[30].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[31] <= rDout[31].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[32] <= rDout[32].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[33] <= rDout[33].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[34] <= rDout[34].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[35] <= rDout[35].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[36] <= rDout[36].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[37] <= rDout[37].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[38] <= rDout[38].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[39] <= rDout[39].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[40] <= rDout[40].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[41] <= rDout[41].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[42] <= rDout[42].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[43] <= rDout[43].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[44] <= rDout[44].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[45] <= rDout[45].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[46] <= rDout[46].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[47] <= rDout[47].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[48] <= rDout[48].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[49] <= rDout[49].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[50] <= rDout[50].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[51] <= rDout[51].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[52] <= rDout[52].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[53] <= rDout[53].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[54] <= rDout[54].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[55] <= rDout[55].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[56] <= rDout[56].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[57] <= rDout[57].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[58] <= rDout[58].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[59] <= rDout[59].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[60] <= rDout[60].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[61] <= rDout[61].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[62] <= rDout[62].DB_MAX_OUTPUT_PORT_TYPE
DOUTB[63] <= rDout[63].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader
CLK => rLen[0].CLK
CLK => rLen[1].CLK
CLK => rLen[2].CLK
CLK => rLen[3].CLK
CLK => rLen[4].CLK
CLK => rLen[5].CLK
CLK => rLen[6].CLK
CLK => rLen[7].CLK
CLK => rLen[8].CLK
CLK => rLen[9].CLK
CLK => rLen[10].CLK
CLK => rLen[11].CLK
CLK => rLen[12].CLK
CLK => rLen[13].CLK
CLK => rLen[14].CLK
CLK => rLen[15].CLK
CLK => rLen[16].CLK
CLK => rLen[17].CLK
CLK => rLen[18].CLK
CLK => rLen[19].CLK
CLK => rLen[20].CLK
CLK => rLen[21].CLK
CLK => rLen[22].CLK
CLK => rLen[23].CLK
CLK => rLen[24].CLK
CLK => rLen[25].CLK
CLK => rLen[26].CLK
CLK => rLen[27].CLK
CLK => rLen[28].CLK
CLK => rLen[29].CLK
CLK => rLen[30].CLK
CLK => rLen[31].CLK
CLK => rAddr[0].CLK
CLK => rAddr[1].CLK
CLK => rAddr[2].CLK
CLK => rAddr[3].CLK
CLK => rAddr[4].CLK
CLK => rAddr[5].CLK
CLK => rAddr[6].CLK
CLK => rAddr[7].CLK
CLK => rAddr[8].CLK
CLK => rAddr[9].CLK
CLK => rAddr[10].CLK
CLK => rAddr[11].CLK
CLK => rAddr[12].CLK
CLK => rAddr[13].CLK
CLK => rAddr[14].CLK
CLK => rAddr[15].CLK
CLK => rAddr[16].CLK
CLK => rAddr[17].CLK
CLK => rAddr[18].CLK
CLK => rAddr[19].CLK
CLK => rAddr[20].CLK
CLK => rAddr[21].CLK
CLK => rAddr[22].CLK
CLK => rAddr[23].CLK
CLK => rAddr[24].CLK
CLK => rAddr[25].CLK
CLK => rAddr[26].CLK
CLK => rAddr[27].CLK
CLK => rAddr[28].CLK
CLK => rAddr[29].CLK
CLK => rAddr[30].CLK
CLK => rAddr[31].CLK
CLK => rAddr[32].CLK
CLK => rAddr[33].CLK
CLK => rAddr[34].CLK
CLK => rAddr[35].CLK
CLK => rAddr[36].CLK
CLK => rAddr[37].CLK
CLK => rAddr[38].CLK
CLK => rAddr[39].CLK
CLK => rAddr[40].CLK
CLK => rAddr[41].CLK
CLK => rAddr[42].CLK
CLK => rAddr[43].CLK
CLK => rAddr[44].CLK
CLK => rAddr[45].CLK
CLK => rAddr[46].CLK
CLK => rAddr[47].CLK
CLK => rAddr[48].CLK
CLK => rAddr[49].CLK
CLK => rAddr[50].CLK
CLK => rAddr[51].CLK
CLK => rAddr[52].CLK
CLK => rAddr[53].CLK
CLK => rAddr[54].CLK
CLK => rAddr[55].CLK
CLK => rAddr[56].CLK
CLK => rAddr[57].CLK
CLK => rAddr[58].CLK
CLK => rAddr[59].CLK
CLK => rAddr[60].CLK
CLK => rAddr[61].CLK
CLK => rAddr[62].CLK
CLK => rAddr[63].CLK
CLK => rDataValid.CLK
CLK => rFifoValid.CLK
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
CLK => rData[7].CLK
CLK => rData[8].CLK
CLK => rData[9].CLK
CLK => rData[10].CLK
CLK => rData[11].CLK
CLK => rData[12].CLK
CLK => rData[13].CLK
CLK => rData[14].CLK
CLK => rData[15].CLK
CLK => rData[16].CLK
CLK => rData[17].CLK
CLK => rData[18].CLK
CLK => rData[19].CLK
CLK => rData[20].CLK
CLK => rData[21].CLK
CLK => rData[22].CLK
CLK => rData[23].CLK
CLK => rData[24].CLK
CLK => rData[25].CLK
CLK => rData[26].CLK
CLK => rData[27].CLK
CLK => rData[28].CLK
CLK => rData[29].CLK
CLK => rData[30].CLK
CLK => rData[31].CLK
CLK => rData[32].CLK
CLK => rData[33].CLK
CLK => rData[34].CLK
CLK => rData[35].CLK
CLK => rData[36].CLK
CLK => rData[37].CLK
CLK => rData[38].CLK
CLK => rData[39].CLK
CLK => rData[40].CLK
CLK => rData[41].CLK
CLK => rData[42].CLK
CLK => rData[43].CLK
CLK => rData[44].CLK
CLK => rData[45].CLK
CLK => rData[46].CLK
CLK => rData[47].CLK
CLK => rData[48].CLK
CLK => rData[49].CLK
CLK => rData[50].CLK
CLK => rData[51].CLK
CLK => rData[52].CLK
CLK => rData[53].CLK
CLK => rData[54].CLK
CLK => rData[55].CLK
CLK => rData[56].CLK
CLK => rData[57].CLK
CLK => rData[58].CLK
CLK => rData[59].CLK
CLK => rData[60].CLK
CLK => rData[61].CLK
CLK => rData[62].CLK
CLK => rData[63].CLK
CLK => rCapState[0].CLK
CLK => rCapState[1].CLK
CLK => rRdState[0].CLK
CLK => rRdState[1].CLK
RST => rRdState.OUTPUTSELECT
RST => rRdState.OUTPUTSELECT
RST => rCapState.OUTPUTSELECT
RST => rCapState.OUTPUTSELECT
RST => rFifoValid.OUTPUTSELECT
RST => rDataValid.OUTPUTSELECT
BUF_DATA[0] => rData[0].DATAIN
BUF_DATA[1] => rData[1].DATAIN
BUF_DATA[2] => rData[2].DATAIN
BUF_DATA[3] => rData[3].DATAIN
BUF_DATA[4] => rData[4].DATAIN
BUF_DATA[5] => rData[5].DATAIN
BUF_DATA[6] => rData[6].DATAIN
BUF_DATA[7] => rData[7].DATAIN
BUF_DATA[8] => rData[8].DATAIN
BUF_DATA[9] => rData[9].DATAIN
BUF_DATA[10] => rData[10].DATAIN
BUF_DATA[11] => rData[11].DATAIN
BUF_DATA[12] => rData[12].DATAIN
BUF_DATA[13] => rData[13].DATAIN
BUF_DATA[14] => rData[14].DATAIN
BUF_DATA[15] => rData[15].DATAIN
BUF_DATA[16] => rData[16].DATAIN
BUF_DATA[17] => rData[17].DATAIN
BUF_DATA[18] => rData[18].DATAIN
BUF_DATA[19] => rData[19].DATAIN
BUF_DATA[20] => rData[20].DATAIN
BUF_DATA[21] => rData[21].DATAIN
BUF_DATA[22] => rData[22].DATAIN
BUF_DATA[23] => rData[23].DATAIN
BUF_DATA[24] => rData[24].DATAIN
BUF_DATA[25] => rData[25].DATAIN
BUF_DATA[26] => rData[26].DATAIN
BUF_DATA[27] => rData[27].DATAIN
BUF_DATA[28] => rData[28].DATAIN
BUF_DATA[29] => rData[29].DATAIN
BUF_DATA[30] => rData[30].DATAIN
BUF_DATA[31] => rData[31].DATAIN
BUF_DATA[32] => rData[32].DATAIN
BUF_DATA[33] => rData[33].DATAIN
BUF_DATA[34] => rData[34].DATAIN
BUF_DATA[35] => rData[35].DATAIN
BUF_DATA[36] => rData[36].DATAIN
BUF_DATA[37] => rData[37].DATAIN
BUF_DATA[38] => rData[38].DATAIN
BUF_DATA[39] => rData[39].DATAIN
BUF_DATA[40] => rData[40].DATAIN
BUF_DATA[41] => rData[41].DATAIN
BUF_DATA[42] => rData[42].DATAIN
BUF_DATA[43] => rData[43].DATAIN
BUF_DATA[44] => rData[44].DATAIN
BUF_DATA[45] => rData[45].DATAIN
BUF_DATA[46] => rData[46].DATAIN
BUF_DATA[47] => rData[47].DATAIN
BUF_DATA[48] => rData[48].DATAIN
BUF_DATA[49] => rData[49].DATAIN
BUF_DATA[50] => rData[50].DATAIN
BUF_DATA[51] => rData[51].DATAIN
BUF_DATA[52] => rData[52].DATAIN
BUF_DATA[53] => rData[53].DATAIN
BUF_DATA[54] => rData[54].DATAIN
BUF_DATA[55] => rData[55].DATAIN
BUF_DATA[56] => rData[56].DATAIN
BUF_DATA[57] => rData[57].DATAIN
BUF_DATA[58] => rData[58].DATAIN
BUF_DATA[59] => rData[59].DATAIN
BUF_DATA[60] => rData[60].DATAIN
BUF_DATA[61] => rData[61].DATAIN
BUF_DATA[62] => rData[62].DATAIN
BUF_DATA[63] => rData[63].DATAIN
BUF_DATA_EMPTY => EMPTY.IN1
BUF_DATA_EMPTY => _rFifoValid.IN1
BUF_DATA_EMPTY => _rRdState.OUTPUTSELECT
BUF_DATA_EMPTY => _rRdState.OUTPUTSELECT
BUF_DATA_EMPTY => _rRdState.OUTPUTSELECT
BUF_DATA_REN <= BUF_DATA_REN.DB_MAX_OUTPUT_PORT_TYPE
VALID <= VALID.DB_MAX_OUTPUT_PORT_TYPE
EMPTY <= EMPTY.DB_MAX_OUTPUT_PORT_TYPE
REN => _rCapState.OUTPUTSELECT
REN => _rCapState.OUTPUTSELECT
REN => _rRdState.OUTPUTSELECT
REN => _rRdState.OUTPUTSELECT
ADDR[0] <= rAddr[0].DB_MAX_OUTPUT_PORT_TYPE
ADDR[1] <= rAddr[1].DB_MAX_OUTPUT_PORT_TYPE
ADDR[2] <= rAddr[2].DB_MAX_OUTPUT_PORT_TYPE
ADDR[3] <= rAddr[3].DB_MAX_OUTPUT_PORT_TYPE
ADDR[4] <= rAddr[4].DB_MAX_OUTPUT_PORT_TYPE
ADDR[5] <= rAddr[5].DB_MAX_OUTPUT_PORT_TYPE
ADDR[6] <= rAddr[6].DB_MAX_OUTPUT_PORT_TYPE
ADDR[7] <= rAddr[7].DB_MAX_OUTPUT_PORT_TYPE
ADDR[8] <= rAddr[8].DB_MAX_OUTPUT_PORT_TYPE
ADDR[9] <= rAddr[9].DB_MAX_OUTPUT_PORT_TYPE
ADDR[10] <= rAddr[10].DB_MAX_OUTPUT_PORT_TYPE
ADDR[11] <= rAddr[11].DB_MAX_OUTPUT_PORT_TYPE
ADDR[12] <= rAddr[12].DB_MAX_OUTPUT_PORT_TYPE
ADDR[13] <= rAddr[13].DB_MAX_OUTPUT_PORT_TYPE
ADDR[14] <= rAddr[14].DB_MAX_OUTPUT_PORT_TYPE
ADDR[15] <= rAddr[15].DB_MAX_OUTPUT_PORT_TYPE
ADDR[16] <= rAddr[16].DB_MAX_OUTPUT_PORT_TYPE
ADDR[17] <= rAddr[17].DB_MAX_OUTPUT_PORT_TYPE
ADDR[18] <= rAddr[18].DB_MAX_OUTPUT_PORT_TYPE
ADDR[19] <= rAddr[19].DB_MAX_OUTPUT_PORT_TYPE
ADDR[20] <= rAddr[20].DB_MAX_OUTPUT_PORT_TYPE
ADDR[21] <= rAddr[21].DB_MAX_OUTPUT_PORT_TYPE
ADDR[22] <= rAddr[22].DB_MAX_OUTPUT_PORT_TYPE
ADDR[23] <= rAddr[23].DB_MAX_OUTPUT_PORT_TYPE
ADDR[24] <= rAddr[24].DB_MAX_OUTPUT_PORT_TYPE
ADDR[25] <= rAddr[25].DB_MAX_OUTPUT_PORT_TYPE
ADDR[26] <= rAddr[26].DB_MAX_OUTPUT_PORT_TYPE
ADDR[27] <= rAddr[27].DB_MAX_OUTPUT_PORT_TYPE
ADDR[28] <= rAddr[28].DB_MAX_OUTPUT_PORT_TYPE
ADDR[29] <= rAddr[29].DB_MAX_OUTPUT_PORT_TYPE
ADDR[30] <= rAddr[30].DB_MAX_OUTPUT_PORT_TYPE
ADDR[31] <= rAddr[31].DB_MAX_OUTPUT_PORT_TYPE
ADDR[32] <= rAddr[32].DB_MAX_OUTPUT_PORT_TYPE
ADDR[33] <= rAddr[33].DB_MAX_OUTPUT_PORT_TYPE
ADDR[34] <= rAddr[34].DB_MAX_OUTPUT_PORT_TYPE
ADDR[35] <= rAddr[35].DB_MAX_OUTPUT_PORT_TYPE
ADDR[36] <= rAddr[36].DB_MAX_OUTPUT_PORT_TYPE
ADDR[37] <= rAddr[37].DB_MAX_OUTPUT_PORT_TYPE
ADDR[38] <= rAddr[38].DB_MAX_OUTPUT_PORT_TYPE
ADDR[39] <= rAddr[39].DB_MAX_OUTPUT_PORT_TYPE
ADDR[40] <= rAddr[40].DB_MAX_OUTPUT_PORT_TYPE
ADDR[41] <= rAddr[41].DB_MAX_OUTPUT_PORT_TYPE
ADDR[42] <= rAddr[42].DB_MAX_OUTPUT_PORT_TYPE
ADDR[43] <= rAddr[43].DB_MAX_OUTPUT_PORT_TYPE
ADDR[44] <= rAddr[44].DB_MAX_OUTPUT_PORT_TYPE
ADDR[45] <= rAddr[45].DB_MAX_OUTPUT_PORT_TYPE
ADDR[46] <= rAddr[46].DB_MAX_OUTPUT_PORT_TYPE
ADDR[47] <= rAddr[47].DB_MAX_OUTPUT_PORT_TYPE
ADDR[48] <= rAddr[48].DB_MAX_OUTPUT_PORT_TYPE
ADDR[49] <= rAddr[49].DB_MAX_OUTPUT_PORT_TYPE
ADDR[50] <= rAddr[50].DB_MAX_OUTPUT_PORT_TYPE
ADDR[51] <= rAddr[51].DB_MAX_OUTPUT_PORT_TYPE
ADDR[52] <= rAddr[52].DB_MAX_OUTPUT_PORT_TYPE
ADDR[53] <= rAddr[53].DB_MAX_OUTPUT_PORT_TYPE
ADDR[54] <= rAddr[54].DB_MAX_OUTPUT_PORT_TYPE
ADDR[55] <= rAddr[55].DB_MAX_OUTPUT_PORT_TYPE
ADDR[56] <= rAddr[56].DB_MAX_OUTPUT_PORT_TYPE
ADDR[57] <= rAddr[57].DB_MAX_OUTPUT_PORT_TYPE
ADDR[58] <= rAddr[58].DB_MAX_OUTPUT_PORT_TYPE
ADDR[59] <= rAddr[59].DB_MAX_OUTPUT_PORT_TYPE
ADDR[60] <= rAddr[60].DB_MAX_OUTPUT_PORT_TYPE
ADDR[61] <= rAddr[61].DB_MAX_OUTPUT_PORT_TYPE
ADDR[62] <= rAddr[62].DB_MAX_OUTPUT_PORT_TYPE
ADDR[63] <= rAddr[63].DB_MAX_OUTPUT_PORT_TYPE
LEN[0] <= rLen[0].DB_MAX_OUTPUT_PORT_TYPE
LEN[1] <= rLen[1].DB_MAX_OUTPUT_PORT_TYPE
LEN[2] <= rLen[2].DB_MAX_OUTPUT_PORT_TYPE
LEN[3] <= rLen[3].DB_MAX_OUTPUT_PORT_TYPE
LEN[4] <= rLen[4].DB_MAX_OUTPUT_PORT_TYPE
LEN[5] <= rLen[5].DB_MAX_OUTPUT_PORT_TYPE
LEN[6] <= rLen[6].DB_MAX_OUTPUT_PORT_TYPE
LEN[7] <= rLen[7].DB_MAX_OUTPUT_PORT_TYPE
LEN[8] <= rLen[8].DB_MAX_OUTPUT_PORT_TYPE
LEN[9] <= rLen[9].DB_MAX_OUTPUT_PORT_TYPE
LEN[10] <= rLen[10].DB_MAX_OUTPUT_PORT_TYPE
LEN[11] <= rLen[11].DB_MAX_OUTPUT_PORT_TYPE
LEN[12] <= rLen[12].DB_MAX_OUTPUT_PORT_TYPE
LEN[13] <= rLen[13].DB_MAX_OUTPUT_PORT_TYPE
LEN[14] <= rLen[14].DB_MAX_OUTPUT_PORT_TYPE
LEN[15] <= rLen[15].DB_MAX_OUTPUT_PORT_TYPE
LEN[16] <= rLen[16].DB_MAX_OUTPUT_PORT_TYPE
LEN[17] <= rLen[17].DB_MAX_OUTPUT_PORT_TYPE
LEN[18] <= rLen[18].DB_MAX_OUTPUT_PORT_TYPE
LEN[19] <= rLen[19].DB_MAX_OUTPUT_PORT_TYPE
LEN[20] <= rLen[20].DB_MAX_OUTPUT_PORT_TYPE
LEN[21] <= rLen[21].DB_MAX_OUTPUT_PORT_TYPE
LEN[22] <= rLen[22].DB_MAX_OUTPUT_PORT_TYPE
LEN[23] <= rLen[23].DB_MAX_OUTPUT_PORT_TYPE
LEN[24] <= rLen[24].DB_MAX_OUTPUT_PORT_TYPE
LEN[25] <= rLen[25].DB_MAX_OUTPUT_PORT_TYPE
LEN[26] <= rLen[26].DB_MAX_OUTPUT_PORT_TYPE
LEN[27] <= rLen[27].DB_MAX_OUTPUT_PORT_TYPE
LEN[28] <= rLen[28].DB_MAX_OUTPUT_PORT_TYPE
LEN[29] <= rLen[29].DB_MAX_OUTPUT_PORT_TYPE
LEN[30] <= rLen[30].DB_MAX_OUTPUT_PORT_TYPE
LEN[31] <= rLen[31].DB_MAX_OUTPUT_PORT_TYPE


|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer
CLK => rReqPartialDone.CLK
CLK => rPartialDone.CLK
CLK => rLastDoneRead.CLK
CLK => rDone.CLK
CLK => rReqLast.CLK
CLK => rReqLen[0].CLK
CLK => rReqLen[1].CLK
CLK => rReqLen[2].CLK
CLK => rReqLen[3].CLK
CLK => rReqLen[4].CLK
CLK => rReqLen[5].CLK
CLK => rReqLen[6].CLK
CLK => rReqLen[7].CLK
CLK => rReqLen[8].CLK
CLK => rReqLen[9].CLK
CLK => rReqAddr[0].CLK
CLK => rReqAddr[1].CLK
CLK => rReqAddr[2].CLK
CLK => rReqAddr[3].CLK
CLK => rReqAddr[4].CLK
CLK => rReqAddr[5].CLK
CLK => rReqAddr[6].CLK
CLK => rReqAddr[7].CLK
CLK => rReqAddr[8].CLK
CLK => rReqAddr[9].CLK
CLK => rReqAddr[10].CLK
CLK => rReqAddr[11].CLK
CLK => rReqAddr[12].CLK
CLK => rReqAddr[13].CLK
CLK => rReqAddr[14].CLK
CLK => rReqAddr[15].CLK
CLK => rReqAddr[16].CLK
CLK => rReqAddr[17].CLK
CLK => rReqAddr[18].CLK
CLK => rReqAddr[19].CLK
CLK => rReqAddr[20].CLK
CLK => rReqAddr[21].CLK
CLK => rReqAddr[22].CLK
CLK => rReqAddr[23].CLK
CLK => rReqAddr[24].CLK
CLK => rReqAddr[25].CLK
CLK => rReqAddr[26].CLK
CLK => rReqAddr[27].CLK
CLK => rReqAddr[28].CLK
CLK => rReqAddr[29].CLK
CLK => rReqAddr[30].CLK
CLK => rReqAddr[31].CLK
CLK => rReqAddr[32].CLK
CLK => rReqAddr[33].CLK
CLK => rReqAddr[34].CLK
CLK => rReqAddr[35].CLK
CLK => rReqAddr[36].CLK
CLK => rReqAddr[37].CLK
CLK => rReqAddr[38].CLK
CLK => rReqAddr[39].CLK
CLK => rReqAddr[40].CLK
CLK => rReqAddr[41].CLK
CLK => rReqAddr[42].CLK
CLK => rReqAddr[43].CLK
CLK => rReqAddr[44].CLK
CLK => rReqAddr[45].CLK
CLK => rReqAddr[46].CLK
CLK => rReqAddr[47].CLK
CLK => rReqAddr[48].CLK
CLK => rReqAddr[49].CLK
CLK => rReqAddr[50].CLK
CLK => rReqAddr[51].CLK
CLK => rReqAddr[52].CLK
CLK => rReqAddr[53].CLK
CLK => rReqAddr[54].CLK
CLK => rReqAddr[55].CLK
CLK => rReqAddr[56].CLK
CLK => rReqAddr[57].CLK
CLK => rReqAddr[58].CLK
CLK => rReqAddr[59].CLK
CLK => rReqAddr[60].CLK
CLK => rReqAddr[61].CLK
CLK => rReqAddr[62].CLK
CLK => rReqAddr[63].CLK
CLK => rNotRequesting.CLK
CLK => rAckCount[0].CLK
CLK => rAckCount[1].CLK
CLK => rAckCount[2].CLK
CLK => rAckCount[3].CLK
CLK => rAckCount[4].CLK
CLK => rAckCount[5].CLK
CLK => rAckCount[6].CLK
CLK => rAckCount[7].CLK
CLK => rAckCount[8].CLK
CLK => rAckCount[9].CLK
CLK => rLenEQBufWords.CLK
CLK => rLenEQWords.CLK
CLK => rLastLenEQ0.CLK
CLK => rLastLen[0].CLK
CLK => rLastLen[1].CLK
CLK => rLastLen[2].CLK
CLK => rLastLen[3].CLK
CLK => rLastLen[4].CLK
CLK => rLastLen[5].CLK
CLK => rLastLen[6].CLK
CLK => rLastLen[7].CLK
CLK => rLastLen[8].CLK
CLK => rLastLen[9].CLK
CLK => rTxnDone[0].CLK
CLK => rTxnDone[1].CLK
CLK => rAvail.CLK
CLK => rSendingWords[0].CLK
CLK => rSendingWords[1].CLK
CLK => rSendingWords[2].CLK
CLK => rSendingWords[3].CLK
CLK => rSendingWords[4].CLK
CLK => rSendingWords[5].CLK
CLK => rSendingWords[6].CLK
CLK => rSendingWords[7].CLK
CLK => rSendingWords[8].CLK
CLK => rSendingWords[9].CLK
CLK => rSendingWords[10].CLK
CLK => rSendingWords[11].CLK
CLK => rSendingWords[12].CLK
CLK => rSendingWords[13].CLK
CLK => rSendingWords[14].CLK
CLK => rSendingWords[15].CLK
CLK => rSendingWords[16].CLK
CLK => rSendingWords[17].CLK
CLK => rSendingWords[18].CLK
CLK => rSendingWords[19].CLK
CLK => rSendingWords[20].CLK
CLK => rSendingWords[21].CLK
CLK => rSendingWords[22].CLK
CLK => rSendingWords[23].CLK
CLK => rSendingWords[24].CLK
CLK => rSendingWords[25].CLK
CLK => rSendingWords[26].CLK
CLK => rSendingWords[27].CLK
CLK => rSendingWords[28].CLK
CLK => rSendingWords[29].CLK
CLK => rSendingWords[30].CLK
CLK => rSendingWords[31].CLK
CLK => rLen[0].CLK
CLK => rLen[1].CLK
CLK => rLen[2].CLK
CLK => rLen[3].CLK
CLK => rLen[4].CLK
CLK => rLen[5].CLK
CLK => rLen[6].CLK
CLK => rLen[7].CLK
CLK => rLen[8].CLK
CLK => rLen[9].CLK
CLK => rMaxLen.CLK
CLK => rPayloadSpill.CLK
CLK => rMaxPayload[0].CLK
CLK => rMaxPayload[1].CLK
CLK => rMaxPayload[2].CLK
CLK => rMaxPayload[3].CLK
CLK => rMaxPayload[4].CLK
CLK => rMaxPayload[5].CLK
CLK => rMaxPayload[6].CLK
CLK => rMaxPayload[7].CLK
CLK => rMaxPayload[8].CLK
CLK => rMaxPayload[9].CLK
CLK => rMaxPayloadShift[0].CLK
CLK => rMaxPayloadShift[1].CLK
CLK => rMaxPayloadShift[2].CLK
CLK => rMaxPayloadSize[0].CLK
CLK => rMaxPayloadSize[1].CLK
CLK => rMaxPayloadSize[2].CLK
CLK => rPreLen[0].CLK
CLK => rPreLen[1].CLK
CLK => rPreLen[2].CLK
CLK => rPreLen[3].CLK
CLK => rPreLen[4].CLK
CLK => rPreLen[5].CLK
CLK => rPreLen[6].CLK
CLK => rPreLen[7].CLK
CLK => rPreLen[8].CLK
CLK => rPreLen[9].CLK
CLK => rPreLen[10].CLK
CLK => rUseInit.CLK
CLK => rCopyBufWords.CLK
CLK => rPageSpillInit.CLK
CLK => rPageSpill.CLK
CLK => rPageRem[0].CLK
CLK => rPageRem[1].CLK
CLK => rPageRem[2].CLK
CLK => rPageRem[3].CLK
CLK => rPageRem[4].CLK
CLK => rPageRem[5].CLK
CLK => rPageRem[6].CLK
CLK => rPageRem[7].CLK
CLK => rPageRem[8].CLK
CLK => rPageRem[9].CLK
CLK => rPageRem[10].CLK
CLK => rLargeBuf.CLK
CLK => rValsProp[0].CLK
CLK => rValsProp[1].CLK
CLK => rValsProp[2].CLK
CLK => rValsProp[3].CLK
CLK => rValsProp[4].CLK
CLK => rValsProp[5].CLK
CLK => rValsPropagated.CLK
CLK => rCarry[0].CLK
CLK => rCarry[1].CLK
CLK => rCarry[2].CLK
CLK => rAddr[0].CLK
CLK => rAddr[1].CLK
CLK => rAddr[2].CLK
CLK => rAddr[3].CLK
CLK => rAddr[4].CLK
CLK => rAddr[5].CLK
CLK => rAddr[6].CLK
CLK => rAddr[7].CLK
CLK => rAddr[8].CLK
CLK => rAddr[9].CLK
CLK => rAddr[10].CLK
CLK => rAddr[11].CLK
CLK => rAddr[12].CLK
CLK => rAddr[13].CLK
CLK => rAddr[14].CLK
CLK => rAddr[15].CLK
CLK => rAddr[16].CLK
CLK => rAddr[17].CLK
CLK => rAddr[18].CLK
CLK => rAddr[19].CLK
CLK => rAddr[20].CLK
CLK => rAddr[21].CLK
CLK => rAddr[22].CLK
CLK => rAddr[23].CLK
CLK => rAddr[24].CLK
CLK => rAddr[25].CLK
CLK => rAddr[26].CLK
CLK => rAddr[27].CLK
CLK => rAddr[28].CLK
CLK => rAddr[29].CLK
CLK => rAddr[30].CLK
CLK => rAddr[31].CLK
CLK => rAddr[32].CLK
CLK => rAddr[33].CLK
CLK => rAddr[34].CLK
CLK => rAddr[35].CLK
CLK => rAddr[36].CLK
CLK => rAddr[37].CLK
CLK => rAddr[38].CLK
CLK => rAddr[39].CLK
CLK => rAddr[40].CLK
CLK => rAddr[41].CLK
CLK => rAddr[42].CLK
CLK => rAddr[43].CLK
CLK => rAddr[44].CLK
CLK => rAddr[45].CLK
CLK => rAddr[46].CLK
CLK => rAddr[47].CLK
CLK => rAddr[48].CLK
CLK => rAddr[49].CLK
CLK => rAddr[50].CLK
CLK => rAddr[51].CLK
CLK => rAddr[52].CLK
CLK => rAddr[53].CLK
CLK => rAddr[54].CLK
CLK => rAddr[55].CLK
CLK => rAddr[56].CLK
CLK => rAddr[57].CLK
CLK => rAddr[58].CLK
CLK => rAddr[59].CLK
CLK => rAddr[60].CLK
CLK => rAddr[61].CLK
CLK => rAddr[62].CLK
CLK => rAddr[63].CLK
CLK => rBufWordsInit[0].CLK
CLK => rBufWordsInit[1].CLK
CLK => rBufWordsInit[2].CLK
CLK => rBufWordsInit[3].CLK
CLK => rBufWordsInit[4].CLK
CLK => rBufWordsInit[5].CLK
CLK => rBufWordsInit[6].CLK
CLK => rBufWordsInit[7].CLK
CLK => rBufWordsInit[8].CLK
CLK => rBufWordsInit[9].CLK
CLK => rBufWordsInit[10].CLK
CLK => rBufWordsInit[11].CLK
CLK => rBufWordsInit[12].CLK
CLK => rBufWordsInit[13].CLK
CLK => rBufWordsInit[14].CLK
CLK => rBufWordsInit[15].CLK
CLK => rBufWordsInit[16].CLK
CLK => rBufWordsInit[17].CLK
CLK => rBufWordsInit[18].CLK
CLK => rBufWordsInit[19].CLK
CLK => rBufWordsInit[20].CLK
CLK => rBufWordsInit[21].CLK
CLK => rBufWordsInit[22].CLK
CLK => rBufWordsInit[23].CLK
CLK => rBufWordsInit[24].CLK
CLK => rBufWordsInit[25].CLK
CLK => rBufWordsInit[26].CLK
CLK => rBufWordsInit[27].CLK
CLK => rBufWordsInit[28].CLK
CLK => rBufWordsInit[29].CLK
CLK => rBufWordsInit[30].CLK
CLK => rBufWordsInit[31].CLK
CLK => rBufWords[0].CLK
CLK => rBufWords[1].CLK
CLK => rBufWords[2].CLK
CLK => rBufWords[3].CLK
CLK => rBufWords[4].CLK
CLK => rBufWords[5].CLK
CLK => rBufWords[6].CLK
CLK => rBufWords[7].CLK
CLK => rBufWords[8].CLK
CLK => rBufWords[9].CLK
CLK => rBufWords[10].CLK
CLK => rBufWords[11].CLK
CLK => rBufWords[12].CLK
CLK => rBufWords[13].CLK
CLK => rBufWords[14].CLK
CLK => rBufWords[15].CLK
CLK => rBufWords[16].CLK
CLK => rBufWords[17].CLK
CLK => rBufWords[18].CLK
CLK => rBufWords[19].CLK
CLK => rBufWords[20].CLK
CLK => rBufWords[21].CLK
CLK => rBufWords[22].CLK
CLK => rBufWords[23].CLK
CLK => rBufWords[24].CLK
CLK => rBufWords[25].CLK
CLK => rBufWords[26].CLK
CLK => rBufWords[27].CLK
CLK => rBufWords[28].CLK
CLK => rBufWords[29].CLK
CLK => rBufWords[30].CLK
CLK => rBufWords[31].CLK
CLK => rWords[0].CLK
CLK => rWords[1].CLK
CLK => rWords[2].CLK
CLK => rWords[3].CLK
CLK => rWords[4].CLK
CLK => rWords[5].CLK
CLK => rWords[6].CLK
CLK => rWords[7].CLK
CLK => rWords[8].CLK
CLK => rWords[9].CLK
CLK => rWords[10].CLK
CLK => rWords[11].CLK
CLK => rWords[12].CLK
CLK => rWords[13].CLK
CLK => rWords[14].CLK
CLK => rWords[15].CLK
CLK => rWords[16].CLK
CLK => rWords[17].CLK
CLK => rWords[18].CLK
CLK => rWords[19].CLK
CLK => rWords[20].CLK
CLK => rWords[21].CLK
CLK => rWords[22].CLK
CLK => rWords[23].CLK
CLK => rWords[24].CLK
CLK => rWords[25].CLK
CLK => rWords[26].CLK
CLK => rWords[27].CLK
CLK => rWords[28].CLK
CLK => rWords[29].CLK
CLK => rWords[30].CLK
CLK => rWords[31].CLK
CLK => rSentWords[0].CLK
CLK => rSentWords[1].CLK
CLK => rSentWords[2].CLK
CLK => rSentWords[3].CLK
CLK => rSentWords[4].CLK
CLK => rSentWords[5].CLK
CLK => rSentWords[6].CLK
CLK => rSentWords[7].CLK
CLK => rSentWords[8].CLK
CLK => rSentWords[9].CLK
CLK => rSentWords[10].CLK
CLK => rSentWords[11].CLK
CLK => rSentWords[12].CLK
CLK => rSentWords[13].CLK
CLK => rSentWords[14].CLK
CLK => rSentWords[15].CLK
CLK => rSentWords[16].CLK
CLK => rSentWords[17].CLK
CLK => rSentWords[18].CLK
CLK => rSentWords[19].CLK
CLK => rSentWords[20].CLK
CLK => rSentWords[21].CLK
CLK => rSentWords[22].CLK
CLK => rSentWords[23].CLK
CLK => rSentWords[24].CLK
CLK => rSentWords[25].CLK
CLK => rSentWords[26].CLK
CLK => rSentWords[27].CLK
CLK => rSentWords[28].CLK
CLK => rSentWords[29].CLK
CLK => rSentWords[30].CLK
CLK => rSentWords[31].CLK
CLK => rTxState[0].CLK
CLK => rTxState[1].CLK
CLK => rTxState[2].CLK
CLK => rTxState[3].CLK
CLK => rTxState[4].CLK
CLK => rTxState[5].CLK
CLK => rTxState[6].CLK
CLK => rTxState[7].CLK
CLK => rTxErrd.CLK
CLK => rDoneLen[0].CLK
CLK => rDoneLen[1].CLK
CLK => rDoneLen[2].CLK
CLK => rDoneLen[3].CLK
CLK => rDoneLen[4].CLK
CLK => rDoneLen[5].CLK
CLK => rDoneLen[6].CLK
CLK => rDoneLen[7].CLK
CLK => rDoneLen[8].CLK
CLK => rDoneLen[9].CLK
CLK => rDoneLen[10].CLK
CLK => rDoneLen[11].CLK
CLK => rDoneLen[12].CLK
CLK => rDoneLen[13].CLK
CLK => rDoneLen[14].CLK
CLK => rDoneLen[15].CLK
CLK => rDoneLen[16].CLK
CLK => rDoneLen[17].CLK
CLK => rDoneLen[18].CLK
CLK => rDoneLen[19].CLK
CLK => rDoneLen[20].CLK
CLK => rDoneLen[21].CLK
CLK => rDoneLen[22].CLK
CLK => rDoneLen[23].CLK
CLK => rDoneLen[24].CLK
CLK => rDoneLen[25].CLK
CLK => rDoneLen[26].CLK
CLK => rDoneLen[27].CLK
CLK => rDoneLen[28].CLK
CLK => rDoneLen[29].CLK
CLK => rDoneLen[30].CLK
CLK => rDoneLen[31].CLK
CLK => rStarted.CLK
CLK => rWordsEQ0.CLK
CLK => rOffLast[0].CLK
CLK => rOffLast[1].CLK
CLK => rOffLast[2].CLK
CLK => rOffLast[3].CLK
CLK => rOffLast[4].CLK
CLK => rOffLast[5].CLK
CLK => rOffLast[6].CLK
CLK => rOffLast[7].CLK
CLK => rOffLast[8].CLK
CLK => rOffLast[9].CLK
CLK => rOffLast[10].CLK
CLK => rOffLast[11].CLK
CLK => rOffLast[12].CLK
CLK => rOffLast[13].CLK
CLK => rOffLast[14].CLK
CLK => rOffLast[15].CLK
CLK => rOffLast[16].CLK
CLK => rOffLast[17].CLK
CLK => rOffLast[18].CLK
CLK => rOffLast[19].CLK
CLK => rOffLast[20].CLK
CLK => rOffLast[21].CLK
CLK => rOffLast[22].CLK
CLK => rOffLast[23].CLK
CLK => rOffLast[24].CLK
CLK => rOffLast[25].CLK
CLK => rOffLast[26].CLK
CLK => rOffLast[27].CLK
CLK => rOffLast[28].CLK
CLK => rOffLast[29].CLK
CLK => rOffLast[30].CLK
CLK => rOffLast[31].CLK
CLK => rMainState[0].CLK
CLK => rMainState[1].CLK
CLK => rMainState[2].CLK
CLK => rMainState[3].CLK
CLK => rMainState[4].CLK
CLK => rMainState[5].CLK
CLK => rMainState[6].CLK
CLK => rMainState[7].CLK
CLK => rTxSent.CLK
CLK => rTxReqAck.CLK
CLK => rSgErr.CLK
CLK => rTxnDoneAck.CLK
CLK => rTxnAck.CLK
RST => rTxnAck.OUTPUTSELECT
RST => rTxnDoneAck.OUTPUTSELECT
RST => rSgErr.OUTPUTSELECT
RST => rTxReqAck.OUTPUTSELECT
RST => rTxSent.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rMainState.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rDoneLen.OUTPUTSELECT
RST => rTxErrd.OUTPUTSELECT
RST => rTxState.IN1
RST => rMaxLen.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rAckCount.OUTPUTSELECT
RST => rNotRequesting.OUTPUTSELECT
RST => rLastDoneRead.OUTPUTSELECT
RST => rReqPartialDone.OUTPUTSELECT
CONFIG_MAX_PAYLOAD_SIZE[0] => rMaxPayloadSize[0].DATAIN
CONFIG_MAX_PAYLOAD_SIZE[1] => rMaxPayloadSize[1].DATAIN
CONFIG_MAX_PAYLOAD_SIZE[2] => rMaxPayloadSize[2].DATAIN
TXN <= TXN.DB_MAX_OUTPUT_PORT_TYPE
TXN_ACK => rTxnAck.DATAA
TXN_LEN[0] <= rWords[0].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[1] <= rWords[1].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[2] <= rWords[2].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[3] <= rWords[3].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[4] <= rWords[4].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[5] <= rWords[5].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[6] <= rWords[6].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[7] <= rWords[7].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[8] <= rWords[8].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[9] <= rWords[9].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[10] <= rWords[10].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[11] <= rWords[11].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[12] <= rWords[12].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[13] <= rWords[13].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[14] <= rWords[14].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[15] <= rWords[15].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[16] <= rWords[16].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[17] <= rWords[17].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[18] <= rWords[18].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[19] <= rWords[19].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[20] <= rWords[20].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[21] <= rWords[21].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[22] <= rWords[22].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[23] <= rWords[23].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[24] <= rWords[24].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[25] <= rWords[25].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[26] <= rWords[26].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[27] <= rWords[27].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[28] <= rWords[28].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[29] <= rWords[29].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[30] <= rWords[30].DB_MAX_OUTPUT_PORT_TYPE
TXN_LEN[31] <= rWords[31].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[0] <= rOffLast[0].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[1] <= rOffLast[1].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[2] <= rOffLast[2].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[3] <= rOffLast[3].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[4] <= rOffLast[4].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[5] <= rOffLast[5].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[6] <= rOffLast[6].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[7] <= rOffLast[7].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[8] <= rOffLast[8].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[9] <= rOffLast[9].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[10] <= rOffLast[10].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[11] <= rOffLast[11].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[12] <= rOffLast[12].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[13] <= rOffLast[13].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[14] <= rOffLast[14].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[15] <= rOffLast[15].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[16] <= rOffLast[16].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[17] <= rOffLast[17].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[18] <= rOffLast[18].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[19] <= rOffLast[19].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[20] <= rOffLast[20].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[21] <= rOffLast[21].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[22] <= rOffLast[22].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[23] <= rOffLast[23].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[24] <= rOffLast[24].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[25] <= rOffLast[25].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[26] <= rOffLast[26].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[27] <= rOffLast[27].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[28] <= rOffLast[28].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[29] <= rOffLast[29].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[30] <= rOffLast[30].DB_MAX_OUTPUT_PORT_TYPE
TXN_OFF_LAST[31] <= rOffLast[31].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[0] <= rDoneLen[0].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[1] <= rDoneLen[1].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[2] <= rDoneLen[2].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[3] <= rDoneLen[3].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[4] <= rDoneLen[4].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[5] <= rDoneLen[5].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[6] <= rDoneLen[6].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[7] <= rDoneLen[7].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[8] <= rDoneLen[8].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[9] <= rDoneLen[9].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[10] <= rDoneLen[10].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[11] <= rDoneLen[11].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[12] <= rDoneLen[12].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[13] <= rDoneLen[13].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[14] <= rDoneLen[14].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[15] <= rDoneLen[15].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[16] <= rDoneLen[16].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[17] <= rDoneLen[17].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[18] <= rDoneLen[18].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[19] <= rDoneLen[19].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[20] <= rDoneLen[20].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[21] <= rDoneLen[21].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[22] <= rDoneLen[22].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[23] <= rDoneLen[23].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[24] <= rDoneLen[24].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[25] <= rDoneLen[25].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[26] <= rDoneLen[26].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[27] <= rDoneLen[27].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[28] <= rDoneLen[28].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[29] <= rDoneLen[29].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[30] <= rDoneLen[30].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_LEN[31] <= rDoneLen[31].DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE <= TXN_DONE.DB_MAX_OUTPUT_PORT_TYPE
TXN_ERR <= rTxErrd.DB_MAX_OUTPUT_PORT_TYPE
TXN_DONE_ACK => rTxnDoneAck.DATAA
NEW_TXN => _rMainState.OUTPUTSELECT
NEW_TXN => _rMainState.OUTPUTSELECT
NEW_TXN => _rMainState.OUTPUTSELECT
NEW_TXN => _rMainState.OUTPUTSELECT
NEW_TXN => _rMainState.OUTPUTSELECT
NEW_TXN => _rMainState.OUTPUTSELECT
NEW_TXN => _rMainState.OUTPUTSELECT
NEW_TXN => _rMainState.OUTPUTSELECT
NEW_TXN_ACK <= NEW_TXN_ACK.DB_MAX_OUTPUT_PORT_TYPE
NEW_TXN_LAST => rOffLast[0].DATAIN
NEW_TXN_LEN[0] => _rWords[0].DATAB
NEW_TXN_LEN[0] => Equal0.IN31
NEW_TXN_LEN[1] => _rWords[1].DATAB
NEW_TXN_LEN[1] => Equal0.IN30
NEW_TXN_LEN[2] => _rWords[2].DATAB
NEW_TXN_LEN[2] => Equal0.IN29
NEW_TXN_LEN[3] => _rWords[3].DATAB
NEW_TXN_LEN[3] => Equal0.IN28
NEW_TXN_LEN[4] => _rWords[4].DATAB
NEW_TXN_LEN[4] => Equal0.IN27
NEW_TXN_LEN[5] => _rWords[5].DATAB
NEW_TXN_LEN[5] => Equal0.IN26
NEW_TXN_LEN[6] => _rWords[6].DATAB
NEW_TXN_LEN[6] => Equal0.IN25
NEW_TXN_LEN[7] => _rWords[7].DATAB
NEW_TXN_LEN[7] => Equal0.IN24
NEW_TXN_LEN[8] => _rWords[8].DATAB
NEW_TXN_LEN[8] => Equal0.IN23
NEW_TXN_LEN[9] => _rWords[9].DATAB
NEW_TXN_LEN[9] => Equal0.IN22
NEW_TXN_LEN[10] => _rWords[10].DATAB
NEW_TXN_LEN[10] => Equal0.IN21
NEW_TXN_LEN[11] => _rWords[11].DATAB
NEW_TXN_LEN[11] => Equal0.IN20
NEW_TXN_LEN[12] => _rWords[12].DATAB
NEW_TXN_LEN[12] => Equal0.IN19
NEW_TXN_LEN[13] => _rWords[13].DATAB
NEW_TXN_LEN[13] => Equal0.IN18
NEW_TXN_LEN[14] => _rWords[14].DATAB
NEW_TXN_LEN[14] => Equal0.IN17
NEW_TXN_LEN[15] => _rWords[15].DATAB
NEW_TXN_LEN[15] => Equal0.IN16
NEW_TXN_LEN[16] => _rWords[16].DATAB
NEW_TXN_LEN[16] => Equal0.IN15
NEW_TXN_LEN[17] => _rWords[17].DATAB
NEW_TXN_LEN[17] => Equal0.IN14
NEW_TXN_LEN[18] => _rWords[18].DATAB
NEW_TXN_LEN[18] => Equal0.IN13
NEW_TXN_LEN[19] => _rWords[19].DATAB
NEW_TXN_LEN[19] => Equal0.IN12
NEW_TXN_LEN[20] => _rWords[20].DATAB
NEW_TXN_LEN[20] => Equal0.IN11
NEW_TXN_LEN[21] => _rWords[21].DATAB
NEW_TXN_LEN[21] => Equal0.IN10
NEW_TXN_LEN[22] => _rWords[22].DATAB
NEW_TXN_LEN[22] => Equal0.IN9
NEW_TXN_LEN[23] => _rWords[23].DATAB
NEW_TXN_LEN[23] => Equal0.IN8
NEW_TXN_LEN[24] => _rWords[24].DATAB
NEW_TXN_LEN[24] => Equal0.IN7
NEW_TXN_LEN[25] => _rWords[25].DATAB
NEW_TXN_LEN[25] => Equal0.IN6
NEW_TXN_LEN[26] => _rWords[26].DATAB
NEW_TXN_LEN[26] => Equal0.IN5
NEW_TXN_LEN[27] => _rWords[27].DATAB
NEW_TXN_LEN[27] => Equal0.IN4
NEW_TXN_LEN[28] => _rWords[28].DATAB
NEW_TXN_LEN[28] => Equal0.IN3
NEW_TXN_LEN[29] => _rWords[29].DATAB
NEW_TXN_LEN[29] => Equal0.IN2
NEW_TXN_LEN[30] => _rWords[30].DATAB
NEW_TXN_LEN[30] => Equal0.IN1
NEW_TXN_LEN[31] => _rWords[31].DATAB
NEW_TXN_LEN[31] => Equal0.IN0
NEW_TXN_OFF[0] => rOffLast[1].DATAIN
NEW_TXN_OFF[1] => rOffLast[2].DATAIN
NEW_TXN_OFF[2] => rOffLast[3].DATAIN
NEW_TXN_OFF[3] => rOffLast[4].DATAIN
NEW_TXN_OFF[4] => rOffLast[5].DATAIN
NEW_TXN_OFF[5] => rOffLast[6].DATAIN
NEW_TXN_OFF[6] => rOffLast[7].DATAIN
NEW_TXN_OFF[7] => rOffLast[8].DATAIN
NEW_TXN_OFF[8] => rOffLast[9].DATAIN
NEW_TXN_OFF[9] => rOffLast[10].DATAIN
NEW_TXN_OFF[10] => rOffLast[11].DATAIN
NEW_TXN_OFF[11] => rOffLast[12].DATAIN
NEW_TXN_OFF[12] => rOffLast[13].DATAIN
NEW_TXN_OFF[13] => rOffLast[14].DATAIN
NEW_TXN_OFF[14] => rOffLast[15].DATAIN
NEW_TXN_OFF[15] => rOffLast[16].DATAIN
NEW_TXN_OFF[16] => rOffLast[17].DATAIN
NEW_TXN_OFF[17] => rOffLast[18].DATAIN
NEW_TXN_OFF[18] => rOffLast[19].DATAIN
NEW_TXN_OFF[19] => rOffLast[20].DATAIN
NEW_TXN_OFF[20] => rOffLast[21].DATAIN
NEW_TXN_OFF[21] => rOffLast[22].DATAIN
NEW_TXN_OFF[22] => rOffLast[23].DATAIN
NEW_TXN_OFF[23] => rOffLast[24].DATAIN
NEW_TXN_OFF[24] => rOffLast[25].DATAIN
NEW_TXN_OFF[25] => rOffLast[26].DATAIN
NEW_TXN_OFF[26] => rOffLast[27].DATAIN
NEW_TXN_OFF[27] => rOffLast[28].DATAIN
NEW_TXN_OFF[28] => rOffLast[29].DATAIN
NEW_TXN_OFF[29] => rOffLast[30].DATAIN
NEW_TXN_OFF[30] => rOffLast[31].DATAIN
NEW_TXN_WORDS_RECVD[0] => Add0.IN64
NEW_TXN_WORDS_RECVD[0] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[0] => LessThan5.IN32
NEW_TXN_WORDS_RECVD[1] => Add0.IN63
NEW_TXN_WORDS_RECVD[1] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[1] => LessThan5.IN31
NEW_TXN_WORDS_RECVD[2] => Add0.IN62
NEW_TXN_WORDS_RECVD[2] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[2] => LessThan5.IN30
NEW_TXN_WORDS_RECVD[3] => Add0.IN61
NEW_TXN_WORDS_RECVD[3] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[3] => LessThan5.IN29
NEW_TXN_WORDS_RECVD[4] => Add0.IN60
NEW_TXN_WORDS_RECVD[4] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[4] => LessThan5.IN28
NEW_TXN_WORDS_RECVD[5] => Add0.IN59
NEW_TXN_WORDS_RECVD[5] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[5] => LessThan5.IN27
NEW_TXN_WORDS_RECVD[6] => Add0.IN58
NEW_TXN_WORDS_RECVD[6] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[6] => LessThan5.IN26
NEW_TXN_WORDS_RECVD[7] => Add0.IN57
NEW_TXN_WORDS_RECVD[7] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[7] => LessThan5.IN25
NEW_TXN_WORDS_RECVD[8] => Add0.IN56
NEW_TXN_WORDS_RECVD[8] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[8] => LessThan5.IN24
NEW_TXN_WORDS_RECVD[9] => Add0.IN55
NEW_TXN_WORDS_RECVD[9] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[9] => LessThan5.IN23
NEW_TXN_WORDS_RECVD[10] => Add0.IN54
NEW_TXN_WORDS_RECVD[10] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[10] => LessThan5.IN22
NEW_TXN_WORDS_RECVD[11] => Add0.IN53
NEW_TXN_WORDS_RECVD[11] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[11] => LessThan5.IN21
NEW_TXN_WORDS_RECVD[12] => Add0.IN52
NEW_TXN_WORDS_RECVD[12] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[12] => LessThan5.IN20
NEW_TXN_WORDS_RECVD[13] => Add0.IN51
NEW_TXN_WORDS_RECVD[13] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[13] => LessThan5.IN19
NEW_TXN_WORDS_RECVD[14] => Add0.IN50
NEW_TXN_WORDS_RECVD[14] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[14] => LessThan5.IN18
NEW_TXN_WORDS_RECVD[15] => Add0.IN49
NEW_TXN_WORDS_RECVD[15] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[15] => LessThan5.IN17
NEW_TXN_WORDS_RECVD[16] => Add0.IN48
NEW_TXN_WORDS_RECVD[16] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[16] => LessThan5.IN16
NEW_TXN_WORDS_RECVD[17] => Add0.IN47
NEW_TXN_WORDS_RECVD[17] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[17] => LessThan5.IN15
NEW_TXN_WORDS_RECVD[18] => Add0.IN46
NEW_TXN_WORDS_RECVD[18] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[18] => LessThan5.IN14
NEW_TXN_WORDS_RECVD[19] => Add0.IN45
NEW_TXN_WORDS_RECVD[19] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[19] => LessThan5.IN13
NEW_TXN_WORDS_RECVD[20] => Add0.IN44
NEW_TXN_WORDS_RECVD[20] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[20] => LessThan5.IN12
NEW_TXN_WORDS_RECVD[21] => Add0.IN43
NEW_TXN_WORDS_RECVD[21] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[21] => LessThan5.IN11
NEW_TXN_WORDS_RECVD[22] => Add0.IN42
NEW_TXN_WORDS_RECVD[22] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[22] => LessThan5.IN10
NEW_TXN_WORDS_RECVD[23] => Add0.IN41
NEW_TXN_WORDS_RECVD[23] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[23] => LessThan5.IN9
NEW_TXN_WORDS_RECVD[24] => Add0.IN40
NEW_TXN_WORDS_RECVD[24] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[24] => LessThan5.IN8
NEW_TXN_WORDS_RECVD[25] => Add0.IN39
NEW_TXN_WORDS_RECVD[25] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[25] => LessThan5.IN7
NEW_TXN_WORDS_RECVD[26] => Add0.IN38
NEW_TXN_WORDS_RECVD[26] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[26] => LessThan5.IN6
NEW_TXN_WORDS_RECVD[27] => Add0.IN37
NEW_TXN_WORDS_RECVD[27] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[27] => LessThan5.IN5
NEW_TXN_WORDS_RECVD[28] => Add0.IN36
NEW_TXN_WORDS_RECVD[28] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[28] => LessThan5.IN4
NEW_TXN_WORDS_RECVD[29] => Add0.IN35
NEW_TXN_WORDS_RECVD[29] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[29] => LessThan5.IN3
NEW_TXN_WORDS_RECVD[30] => Add0.IN34
NEW_TXN_WORDS_RECVD[30] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[30] => LessThan5.IN2
NEW_TXN_WORDS_RECVD[31] => Add0.IN33
NEW_TXN_WORDS_RECVD[31] => _rSentWords.DATAB
NEW_TXN_WORDS_RECVD[31] => LessThan5.IN1
NEW_TXN_DONE => _rMainState.OUTPUTSELECT
NEW_TXN_DONE => _rMainState.OUTPUTSELECT
NEW_TXN_DONE => _rMainState.OUTPUTSELECT
NEW_TXN_DONE => _rMainState.OUTPUTSELECT
NEW_TXN_DONE => _rMainState.OUTPUTSELECT
NEW_TXN_DONE => _rMainState.OUTPUTSELECT
NEW_TXN_DONE => _rMainState.OUTPUTSELECT
NEW_TXN_DONE => _rMainState.OUTPUTSELECT
NEW_TXN_DONE => rTxnDone[0].DATAIN
SG_ELEM_ADDR[0] => rAddr[0].DATAIN
SG_ELEM_ADDR[1] => rAddr[1].DATAIN
SG_ELEM_ADDR[2] => _rAddr[2].DATAB
SG_ELEM_ADDR[3] => _rAddr[3].DATAB
SG_ELEM_ADDR[4] => _rAddr[4].DATAB
SG_ELEM_ADDR[5] => _rAddr[5].DATAB
SG_ELEM_ADDR[6] => _rAddr[6].DATAB
SG_ELEM_ADDR[7] => _rAddr[7].DATAB
SG_ELEM_ADDR[8] => _rAddr[8].DATAB
SG_ELEM_ADDR[9] => _rAddr[9].DATAB
SG_ELEM_ADDR[10] => _rAddr[10].DATAB
SG_ELEM_ADDR[11] => _rAddr[11].DATAB
SG_ELEM_ADDR[12] => _rAddr[12].DATAB
SG_ELEM_ADDR[13] => _rAddr[13].DATAB
SG_ELEM_ADDR[14] => _rAddr[14].DATAB
SG_ELEM_ADDR[15] => _rAddr[15].DATAB
SG_ELEM_ADDR[16] => _rAddr[16].DATAB
SG_ELEM_ADDR[17] => _rAddr[17].DATAB
SG_ELEM_ADDR[18] => _rAddr[18].DATAB
SG_ELEM_ADDR[19] => _rAddr[19].DATAB
SG_ELEM_ADDR[20] => _rAddr[20].DATAB
SG_ELEM_ADDR[21] => _rAddr[21].DATAB
SG_ELEM_ADDR[22] => _rAddr[22].DATAB
SG_ELEM_ADDR[23] => _rAddr[23].DATAB
SG_ELEM_ADDR[24] => _rAddr[24].DATAB
SG_ELEM_ADDR[25] => _rAddr[25].DATAB
SG_ELEM_ADDR[26] => _rAddr[26].DATAB
SG_ELEM_ADDR[27] => _rAddr[27].DATAB
SG_ELEM_ADDR[28] => _rAddr[28].DATAB
SG_ELEM_ADDR[29] => _rAddr[29].DATAB
SG_ELEM_ADDR[30] => _rAddr[30].DATAB
SG_ELEM_ADDR[31] => _rAddr[31].DATAB
SG_ELEM_ADDR[32] => _rAddr[32].DATAB
SG_ELEM_ADDR[33] => _rAddr[33].DATAB
SG_ELEM_ADDR[34] => _rAddr[34].DATAB
SG_ELEM_ADDR[35] => _rAddr[35].DATAB
SG_ELEM_ADDR[36] => _rAddr[36].DATAB
SG_ELEM_ADDR[37] => _rAddr[37].DATAB
SG_ELEM_ADDR[38] => _rAddr[38].DATAB
SG_ELEM_ADDR[39] => _rAddr[39].DATAB
SG_ELEM_ADDR[40] => _rAddr[40].DATAB
SG_ELEM_ADDR[41] => _rAddr[41].DATAB
SG_ELEM_ADDR[42] => _rAddr[42].DATAB
SG_ELEM_ADDR[43] => _rAddr[43].DATAB
SG_ELEM_ADDR[44] => _rAddr[44].DATAB
SG_ELEM_ADDR[45] => _rAddr[45].DATAB
SG_ELEM_ADDR[46] => _rAddr[46].DATAB
SG_ELEM_ADDR[47] => _rAddr[47].DATAB
SG_ELEM_ADDR[48] => _rAddr[48].DATAB
SG_ELEM_ADDR[49] => _rAddr[49].DATAB
SG_ELEM_ADDR[50] => _rAddr[50].DATAB
SG_ELEM_ADDR[51] => _rAddr[51].DATAB
SG_ELEM_ADDR[52] => _rAddr[52].DATAB
SG_ELEM_ADDR[53] => _rAddr[53].DATAB
SG_ELEM_ADDR[54] => _rAddr[54].DATAB
SG_ELEM_ADDR[55] => _rAddr[55].DATAB
SG_ELEM_ADDR[56] => _rAddr[56].DATAB
SG_ELEM_ADDR[57] => _rAddr[57].DATAB
SG_ELEM_ADDR[58] => _rAddr[58].DATAB
SG_ELEM_ADDR[59] => _rAddr[59].DATAB
SG_ELEM_ADDR[60] => _rAddr[60].DATAB
SG_ELEM_ADDR[61] => _rAddr[61].DATAB
SG_ELEM_ADDR[62] => _rAddr[62].DATAB
SG_ELEM_ADDR[63] => _rAddr[63].DATAB
SG_ELEM_LEN[0] => LessThan0.IN32
SG_ELEM_LEN[0] => _rBufWordsInit[0].DATAA
SG_ELEM_LEN[1] => LessThan0.IN31
SG_ELEM_LEN[1] => _rBufWordsInit[1].DATAA
SG_ELEM_LEN[2] => LessThan0.IN30
SG_ELEM_LEN[2] => _rBufWordsInit[2].DATAA
SG_ELEM_LEN[3] => LessThan0.IN29
SG_ELEM_LEN[3] => _rBufWordsInit[3].DATAA
SG_ELEM_LEN[4] => LessThan0.IN28
SG_ELEM_LEN[4] => _rBufWordsInit[4].DATAA
SG_ELEM_LEN[5] => LessThan0.IN27
SG_ELEM_LEN[5] => _rBufWordsInit[5].DATAA
SG_ELEM_LEN[6] => LessThan0.IN26
SG_ELEM_LEN[6] => _rBufWordsInit[6].DATAA
SG_ELEM_LEN[7] => LessThan0.IN25
SG_ELEM_LEN[7] => _rBufWordsInit[7].DATAA
SG_ELEM_LEN[8] => LessThan0.IN24
SG_ELEM_LEN[8] => _rBufWordsInit[8].DATAA
SG_ELEM_LEN[9] => LessThan0.IN23
SG_ELEM_LEN[9] => _rBufWordsInit[9].DATAA
SG_ELEM_LEN[10] => LessThan0.IN22
SG_ELEM_LEN[10] => _rBufWordsInit[10].DATAA
SG_ELEM_LEN[11] => LessThan0.IN21
SG_ELEM_LEN[11] => _rBufWordsInit[11].DATAA
SG_ELEM_LEN[12] => LessThan0.IN20
SG_ELEM_LEN[12] => _rBufWordsInit[12].DATAA
SG_ELEM_LEN[13] => LessThan0.IN19
SG_ELEM_LEN[13] => _rBufWordsInit[13].DATAA
SG_ELEM_LEN[14] => LessThan0.IN18
SG_ELEM_LEN[14] => _rBufWordsInit[14].DATAA
SG_ELEM_LEN[15] => LessThan0.IN17
SG_ELEM_LEN[15] => _rBufWordsInit[15].DATAA
SG_ELEM_LEN[16] => LessThan0.IN16
SG_ELEM_LEN[16] => _rBufWordsInit[16].DATAA
SG_ELEM_LEN[17] => LessThan0.IN15
SG_ELEM_LEN[17] => _rBufWordsInit[17].DATAA
SG_ELEM_LEN[18] => LessThan0.IN14
SG_ELEM_LEN[18] => _rBufWordsInit[18].DATAA
SG_ELEM_LEN[19] => LessThan0.IN13
SG_ELEM_LEN[19] => _rBufWordsInit[19].DATAA
SG_ELEM_LEN[20] => LessThan0.IN12
SG_ELEM_LEN[20] => _rBufWordsInit[20].DATAA
SG_ELEM_LEN[21] => LessThan0.IN11
SG_ELEM_LEN[21] => _rBufWordsInit[21].DATAA
SG_ELEM_LEN[22] => LessThan0.IN10
SG_ELEM_LEN[22] => _rBufWordsInit[22].DATAA
SG_ELEM_LEN[23] => LessThan0.IN9
SG_ELEM_LEN[23] => _rBufWordsInit[23].DATAA
SG_ELEM_LEN[24] => LessThan0.IN8
SG_ELEM_LEN[24] => _rBufWordsInit[24].DATAA
SG_ELEM_LEN[25] => LessThan0.IN7
SG_ELEM_LEN[25] => _rBufWordsInit[25].DATAA
SG_ELEM_LEN[26] => LessThan0.IN6
SG_ELEM_LEN[26] => _rBufWordsInit[26].DATAA
SG_ELEM_LEN[27] => LessThan0.IN5
SG_ELEM_LEN[27] => _rBufWordsInit[27].DATAA
SG_ELEM_LEN[28] => LessThan0.IN4
SG_ELEM_LEN[28] => _rBufWordsInit[28].DATAA
SG_ELEM_LEN[29] => LessThan0.IN3
SG_ELEM_LEN[29] => _rBufWordsInit[29].DATAA
SG_ELEM_LEN[30] => LessThan0.IN2
SG_ELEM_LEN[30] => _rBufWordsInit[30].DATAA
SG_ELEM_LEN[31] => LessThan0.IN1
SG_ELEM_LEN[31] => _rBufWordsInit[31].DATAA
SG_ELEM_RDY => _rTxState.OUTPUTSELECT
SG_ELEM_RDY => _rTxState.OUTPUTSELECT
SG_ELEM_RDY => _rTxState.OUTPUTSELECT
SG_ELEM_RDY => _rTxState.OUTPUTSELECT
SG_ELEM_RDY => _rTxState.OUTPUTSELECT
SG_ELEM_RDY => _rTxState.OUTPUTSELECT
SG_ELEM_RDY => _rTxState.OUTPUTSELECT
SG_ELEM_RDY => _rTxState.OUTPUTSELECT
SG_ELEM_EMPTY => _rPartialDone.IN1
SG_ELEM_REN <= SG_ELEM_REN.DB_MAX_OUTPUT_PORT_TYPE
SG_RST <= SG_RST.DB_MAX_OUTPUT_PORT_TYPE
SG_ERR => rSgErr.DATAA
TX_REQ <= rNotRequesting.DB_MAX_OUTPUT_PORT_TYPE
TX_REQ_ACK => rTxReqAck.DATAA
TX_ADDR[0] <= rReqAddr[0].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[1] <= rReqAddr[1].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[2] <= rReqAddr[2].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[3] <= rReqAddr[3].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[4] <= rReqAddr[4].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[5] <= rReqAddr[5].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[6] <= rReqAddr[6].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[7] <= rReqAddr[7].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[8] <= rReqAddr[8].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[9] <= rReqAddr[9].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[10] <= rReqAddr[10].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[11] <= rReqAddr[11].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[12] <= rReqAddr[12].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[13] <= rReqAddr[13].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[14] <= rReqAddr[14].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[15] <= rReqAddr[15].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[16] <= rReqAddr[16].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[17] <= rReqAddr[17].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[18] <= rReqAddr[18].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[19] <= rReqAddr[19].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[20] <= rReqAddr[20].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[21] <= rReqAddr[21].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[22] <= rReqAddr[22].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[23] <= rReqAddr[23].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[24] <= rReqAddr[24].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[25] <= rReqAddr[25].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[26] <= rReqAddr[26].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[27] <= rReqAddr[27].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[28] <= rReqAddr[28].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[29] <= rReqAddr[29].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[30] <= rReqAddr[30].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[31] <= rReqAddr[31].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[32] <= rReqAddr[32].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[33] <= rReqAddr[33].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[34] <= rReqAddr[34].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[35] <= rReqAddr[35].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[36] <= rReqAddr[36].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[37] <= rReqAddr[37].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[38] <= rReqAddr[38].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[39] <= rReqAddr[39].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[40] <= rReqAddr[40].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[41] <= rReqAddr[41].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[42] <= rReqAddr[42].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[43] <= rReqAddr[43].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[44] <= rReqAddr[44].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[45] <= rReqAddr[45].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[46] <= rReqAddr[46].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[47] <= rReqAddr[47].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[48] <= rReqAddr[48].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[49] <= rReqAddr[49].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[50] <= rReqAddr[50].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[51] <= rReqAddr[51].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[52] <= rReqAddr[52].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[53] <= rReqAddr[53].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[54] <= rReqAddr[54].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[55] <= rReqAddr[55].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[56] <= rReqAddr[56].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[57] <= rReqAddr[57].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[58] <= rReqAddr[58].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[59] <= rReqAddr[59].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[60] <= rReqAddr[60].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[61] <= rReqAddr[61].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[62] <= rReqAddr[62].DB_MAX_OUTPUT_PORT_TYPE
TX_ADDR[63] <= rReqAddr[63].DB_MAX_OUTPUT_PORT_TYPE
TX_LEN[0] <= rReqLen[0].DB_MAX_OUTPUT_PORT_TYPE
TX_LEN[1] <= rReqLen[1].DB_MAX_OUTPUT_PORT_TYPE
TX_LEN[2] <= rReqLen[2].DB_MAX_OUTPUT_PORT_TYPE
TX_LEN[3] <= rReqLen[3].DB_MAX_OUTPUT_PORT_TYPE
TX_LEN[4] <= rReqLen[4].DB_MAX_OUTPUT_PORT_TYPE
TX_LEN[5] <= rReqLen[5].DB_MAX_OUTPUT_PORT_TYPE
TX_LEN[6] <= rReqLen[6].DB_MAX_OUTPUT_PORT_TYPE
TX_LEN[7] <= rReqLen[7].DB_MAX_OUTPUT_PORT_TYPE
TX_LEN[8] <= rReqLen[8].DB_MAX_OUTPUT_PORT_TYPE
TX_LEN[9] <= rReqLen[9].DB_MAX_OUTPUT_PORT_TYPE
TX_LAST <= rReqLast.DB_MAX_OUTPUT_PORT_TYPE
TX_SENT => rTxSent.DATAA


|DE4Gen1x8If64|chnl_tester:test_channels[0].chnl_tester_i
CLK => rData[0].CLK
CLK => rData[1].CLK
CLK => rData[2].CLK
CLK => rData[3].CLK
CLK => rData[4].CLK
CLK => rData[5].CLK
CLK => rData[6].CLK
CLK => rData[7].CLK
CLK => rData[8].CLK
CLK => rData[9].CLK
CLK => rData[10].CLK
CLK => rData[11].CLK
CLK => rData[12].CLK
CLK => rData[13].CLK
CLK => rData[14].CLK
CLK => rData[15].CLK
CLK => rData[16].CLK
CLK => rData[17].CLK
CLK => rData[18].CLK
CLK => rData[19].CLK
CLK => rData[20].CLK
CLK => rData[21].CLK
CLK => rData[22].CLK
CLK => rData[23].CLK
CLK => rData[24].CLK
CLK => rData[25].CLK
CLK => rData[26].CLK
CLK => rData[27].CLK
CLK => rData[28].CLK
CLK => rData[29].CLK
CLK => rData[30].CLK
CLK => rData[31].CLK
CLK => rData[32].CLK
CLK => rData[33].CLK
CLK => rData[34].CLK
CLK => rData[35].CLK
CLK => rData[36].CLK
CLK => rData[37].CLK
CLK => rData[38].CLK
CLK => rData[39].CLK
CLK => rData[40].CLK
CLK => rData[41].CLK
CLK => rData[42].CLK
CLK => rData[43].CLK
CLK => rData[44].CLK
CLK => rData[45].CLK
CLK => rData[46].CLK
CLK => rData[47].CLK
CLK => rData[48].CLK
CLK => rData[49].CLK
CLK => rData[50].CLK
CLK => rData[51].CLK
CLK => rData[52].CLK
CLK => rData[53].CLK
CLK => rData[54].CLK
CLK => rData[55].CLK
CLK => rData[56].CLK
CLK => rData[57].CLK
CLK => rData[58].CLK
CLK => rData[59].CLK
CLK => rData[60].CLK
CLK => rData[61].CLK
CLK => rData[62].CLK
CLK => rData[63].CLK
CLK => rCount[0].CLK
CLK => rCount[1].CLK
CLK => rCount[2].CLK
CLK => rCount[3].CLK
CLK => rCount[4].CLK
CLK => rCount[5].CLK
CLK => rCount[6].CLK
CLK => rCount[7].CLK
CLK => rCount[8].CLK
CLK => rCount[9].CLK
CLK => rCount[10].CLK
CLK => rCount[11].CLK
CLK => rCount[12].CLK
CLK => rCount[13].CLK
CLK => rCount[14].CLK
CLK => rCount[15].CLK
CLK => rCount[16].CLK
CLK => rCount[17].CLK
CLK => rCount[18].CLK
CLK => rCount[19].CLK
CLK => rCount[20].CLK
CLK => rCount[21].CLK
CLK => rCount[22].CLK
CLK => rCount[23].CLK
CLK => rCount[24].CLK
CLK => rCount[25].CLK
CLK => rCount[26].CLK
CLK => rCount[27].CLK
CLK => rCount[28].CLK
CLK => rCount[29].CLK
CLK => rCount[30].CLK
CLK => rCount[31].CLK
CLK => rLen[0].CLK
CLK => rLen[1].CLK
CLK => rLen[2].CLK
CLK => rLen[3].CLK
CLK => rLen[4].CLK
CLK => rLen[5].CLK
CLK => rLen[6].CLK
CLK => rLen[7].CLK
CLK => rLen[8].CLK
CLK => rLen[9].CLK
CLK => rLen[10].CLK
CLK => rLen[11].CLK
CLK => rLen[12].CLK
CLK => rLen[13].CLK
CLK => rLen[14].CLK
CLK => rLen[15].CLK
CLK => rLen[16].CLK
CLK => rLen[17].CLK
CLK => rLen[18].CLK
CLK => rLen[19].CLK
CLK => rLen[20].CLK
CLK => rLen[21].CLK
CLK => rLen[22].CLK
CLK => rLen[23].CLK
CLK => rLen[24].CLK
CLK => rLen[25].CLK
CLK => rLen[26].CLK
CLK => rLen[27].CLK
CLK => rLen[28].CLK
CLK => rLen[29].CLK
CLK => rLen[30].CLK
CLK => rLen[31].CLK
CLK => CHNL_RX_CLK.DATAIN
CLK => CHNL_TX_CLK.DATAIN
CLK => rState~3.DATAIN
RST => rData[0].ACLR
RST => rData[1].ACLR
RST => rData[2].ACLR
RST => rData[3].ACLR
RST => rData[4].ACLR
RST => rData[5].ACLR
RST => rData[6].ACLR
RST => rData[7].ACLR
RST => rData[8].ACLR
RST => rData[9].ACLR
RST => rData[10].ACLR
RST => rData[11].ACLR
RST => rData[12].ACLR
RST => rData[13].ACLR
RST => rData[14].ACLR
RST => rData[15].ACLR
RST => rData[16].ACLR
RST => rData[17].ACLR
RST => rData[18].ACLR
RST => rData[19].ACLR
RST => rData[20].ACLR
RST => rData[21].ACLR
RST => rData[22].ACLR
RST => rData[23].ACLR
RST => rData[24].ACLR
RST => rData[25].ACLR
RST => rData[26].ACLR
RST => rData[27].ACLR
RST => rData[28].ACLR
RST => rData[29].ACLR
RST => rData[30].ACLR
RST => rData[31].ACLR
RST => rData[32].ACLR
RST => rData[33].ACLR
RST => rData[34].ACLR
RST => rData[35].ACLR
RST => rData[36].ACLR
RST => rData[37].ACLR
RST => rData[38].ACLR
RST => rData[39].ACLR
RST => rData[40].ACLR
RST => rData[41].ACLR
RST => rData[42].ACLR
RST => rData[43].ACLR
RST => rData[44].ACLR
RST => rData[45].ACLR
RST => rData[46].ACLR
RST => rData[47].ACLR
RST => rData[48].ACLR
RST => rData[49].ACLR
RST => rData[50].ACLR
RST => rData[51].ACLR
RST => rData[52].ACLR
RST => rData[53].ACLR
RST => rData[54].ACLR
RST => rData[55].ACLR
RST => rData[56].ACLR
RST => rData[57].ACLR
RST => rData[58].ACLR
RST => rData[59].ACLR
RST => rData[60].ACLR
RST => rData[61].ACLR
RST => rData[62].ACLR
RST => rData[63].ACLR
RST => rCount[0].ACLR
RST => rCount[1].ACLR
RST => rCount[2].ACLR
RST => rCount[3].ACLR
RST => rCount[4].ACLR
RST => rCount[5].ACLR
RST => rCount[6].ACLR
RST => rCount[7].ACLR
RST => rCount[8].ACLR
RST => rCount[9].ACLR
RST => rCount[10].ACLR
RST => rCount[11].ACLR
RST => rCount[12].ACLR
RST => rCount[13].ACLR
RST => rCount[14].ACLR
RST => rCount[15].ACLR
RST => rCount[16].ACLR
RST => rCount[17].ACLR
RST => rCount[18].ACLR
RST => rCount[19].ACLR
RST => rCount[20].ACLR
RST => rCount[21].ACLR
RST => rCount[22].ACLR
RST => rCount[23].ACLR
RST => rCount[24].ACLR
RST => rCount[25].ACLR
RST => rCount[26].ACLR
RST => rCount[27].ACLR
RST => rCount[28].ACLR
RST => rCount[29].ACLR
RST => rCount[30].ACLR
RST => rCount[31].ACLR
RST => rLen[0].ACLR
RST => rLen[1].ACLR
RST => rLen[2].ACLR
RST => rLen[3].ACLR
RST => rLen[4].ACLR
RST => rLen[5].ACLR
RST => rLen[6].ACLR
RST => rLen[7].ACLR
RST => rLen[8].ACLR
RST => rLen[9].ACLR
RST => rLen[10].ACLR
RST => rLen[11].ACLR
RST => rLen[12].ACLR
RST => rLen[13].ACLR
RST => rLen[14].ACLR
RST => rLen[15].ACLR
RST => rLen[16].ACLR
RST => rLen[17].ACLR
RST => rLen[18].ACLR
RST => rLen[19].ACLR
RST => rLen[20].ACLR
RST => rLen[21].ACLR
RST => rLen[22].ACLR
RST => rLen[23].ACLR
RST => rLen[24].ACLR
RST => rLen[25].ACLR
RST => rLen[26].ACLR
RST => rLen[27].ACLR
RST => rLen[28].ACLR
RST => rLen[29].ACLR
RST => rLen[30].ACLR
RST => rLen[31].ACLR
RST => rState~5.DATAIN
CHNL_RX_CLK <= CLK.DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rLen.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rCount.OUTPUTSELECT
CHNL_RX => rState.OUTPUTSELECT
CHNL_RX => rState.OUTPUTSELECT
CHNL_RX => rState.OUTPUTSELECT
CHNL_RX => rState.OUTPUTSELECT
CHNL_RX_ACK <= CHNL_RX_ACK.DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LAST => ~NO_FANOUT~
CHNL_RX_LEN[0] => rLen.DATAB
CHNL_RX_LEN[1] => rLen.DATAB
CHNL_RX_LEN[2] => rLen.DATAB
CHNL_RX_LEN[3] => rLen.DATAB
CHNL_RX_LEN[4] => rLen.DATAB
CHNL_RX_LEN[5] => rLen.DATAB
CHNL_RX_LEN[6] => rLen.DATAB
CHNL_RX_LEN[7] => rLen.DATAB
CHNL_RX_LEN[8] => rLen.DATAB
CHNL_RX_LEN[9] => rLen.DATAB
CHNL_RX_LEN[10] => rLen.DATAB
CHNL_RX_LEN[11] => rLen.DATAB
CHNL_RX_LEN[12] => rLen.DATAB
CHNL_RX_LEN[13] => rLen.DATAB
CHNL_RX_LEN[14] => rLen.DATAB
CHNL_RX_LEN[15] => rLen.DATAB
CHNL_RX_LEN[16] => rLen.DATAB
CHNL_RX_LEN[17] => rLen.DATAB
CHNL_RX_LEN[18] => rLen.DATAB
CHNL_RX_LEN[19] => rLen.DATAB
CHNL_RX_LEN[20] => rLen.DATAB
CHNL_RX_LEN[21] => rLen.DATAB
CHNL_RX_LEN[22] => rLen.DATAB
CHNL_RX_LEN[23] => rLen.DATAB
CHNL_RX_LEN[24] => rLen.DATAB
CHNL_RX_LEN[25] => rLen.DATAB
CHNL_RX_LEN[26] => rLen.DATAB
CHNL_RX_LEN[27] => rLen.DATAB
CHNL_RX_LEN[28] => rLen.DATAB
CHNL_RX_LEN[29] => rLen.DATAB
CHNL_RX_LEN[30] => rLen.DATAB
CHNL_RX_LEN[31] => rLen.DATAB
CHNL_RX_OFF[0] => ~NO_FANOUT~
CHNL_RX_OFF[1] => ~NO_FANOUT~
CHNL_RX_OFF[2] => ~NO_FANOUT~
CHNL_RX_OFF[3] => ~NO_FANOUT~
CHNL_RX_OFF[4] => ~NO_FANOUT~
CHNL_RX_OFF[5] => ~NO_FANOUT~
CHNL_RX_OFF[6] => ~NO_FANOUT~
CHNL_RX_OFF[7] => ~NO_FANOUT~
CHNL_RX_OFF[8] => ~NO_FANOUT~
CHNL_RX_OFF[9] => ~NO_FANOUT~
CHNL_RX_OFF[10] => ~NO_FANOUT~
CHNL_RX_OFF[11] => ~NO_FANOUT~
CHNL_RX_OFF[12] => ~NO_FANOUT~
CHNL_RX_OFF[13] => ~NO_FANOUT~
CHNL_RX_OFF[14] => ~NO_FANOUT~
CHNL_RX_OFF[15] => ~NO_FANOUT~
CHNL_RX_OFF[16] => ~NO_FANOUT~
CHNL_RX_OFF[17] => ~NO_FANOUT~
CHNL_RX_OFF[18] => ~NO_FANOUT~
CHNL_RX_OFF[19] => ~NO_FANOUT~
CHNL_RX_OFF[20] => ~NO_FANOUT~
CHNL_RX_OFF[21] => ~NO_FANOUT~
CHNL_RX_OFF[22] => ~NO_FANOUT~
CHNL_RX_OFF[23] => ~NO_FANOUT~
CHNL_RX_OFF[24] => ~NO_FANOUT~
CHNL_RX_OFF[25] => ~NO_FANOUT~
CHNL_RX_OFF[26] => ~NO_FANOUT~
CHNL_RX_OFF[27] => ~NO_FANOUT~
CHNL_RX_OFF[28] => ~NO_FANOUT~
CHNL_RX_OFF[29] => ~NO_FANOUT~
CHNL_RX_OFF[30] => ~NO_FANOUT~
CHNL_RX_DATA[0] => rData.DATAB
CHNL_RX_DATA[1] => rData.DATAB
CHNL_RX_DATA[2] => rData.DATAB
CHNL_RX_DATA[3] => rData.DATAB
CHNL_RX_DATA[4] => rData.DATAB
CHNL_RX_DATA[5] => rData.DATAB
CHNL_RX_DATA[6] => rData.DATAB
CHNL_RX_DATA[7] => rData.DATAB
CHNL_RX_DATA[8] => rData.DATAB
CHNL_RX_DATA[9] => rData.DATAB
CHNL_RX_DATA[10] => rData.DATAB
CHNL_RX_DATA[11] => rData.DATAB
CHNL_RX_DATA[12] => rData.DATAB
CHNL_RX_DATA[13] => rData.DATAB
CHNL_RX_DATA[14] => rData.DATAB
CHNL_RX_DATA[15] => rData.DATAB
CHNL_RX_DATA[16] => rData.DATAB
CHNL_RX_DATA[17] => rData.DATAB
CHNL_RX_DATA[18] => rData.DATAB
CHNL_RX_DATA[19] => rData.DATAB
CHNL_RX_DATA[20] => rData.DATAB
CHNL_RX_DATA[21] => rData.DATAB
CHNL_RX_DATA[22] => rData.DATAB
CHNL_RX_DATA[23] => rData.DATAB
CHNL_RX_DATA[24] => rData.DATAB
CHNL_RX_DATA[25] => rData.DATAB
CHNL_RX_DATA[26] => rData.DATAB
CHNL_RX_DATA[27] => rData.DATAB
CHNL_RX_DATA[28] => rData.DATAB
CHNL_RX_DATA[29] => rData.DATAB
CHNL_RX_DATA[30] => rData.DATAB
CHNL_RX_DATA[31] => rData.DATAB
CHNL_RX_DATA[32] => rData.DATAB
CHNL_RX_DATA[33] => rData.DATAB
CHNL_RX_DATA[34] => rData.DATAB
CHNL_RX_DATA[35] => rData.DATAB
CHNL_RX_DATA[36] => rData.DATAB
CHNL_RX_DATA[37] => rData.DATAB
CHNL_RX_DATA[38] => rData.DATAB
CHNL_RX_DATA[39] => rData.DATAB
CHNL_RX_DATA[40] => rData.DATAB
CHNL_RX_DATA[41] => rData.DATAB
CHNL_RX_DATA[42] => rData.DATAB
CHNL_RX_DATA[43] => rData.DATAB
CHNL_RX_DATA[44] => rData.DATAB
CHNL_RX_DATA[45] => rData.DATAB
CHNL_RX_DATA[46] => rData.DATAB
CHNL_RX_DATA[47] => rData.DATAB
CHNL_RX_DATA[48] => rData.DATAB
CHNL_RX_DATA[49] => rData.DATAB
CHNL_RX_DATA[50] => rData.DATAB
CHNL_RX_DATA[51] => rData.DATAB
CHNL_RX_DATA[52] => rData.DATAB
CHNL_RX_DATA[53] => rData.DATAB
CHNL_RX_DATA[54] => rData.DATAB
CHNL_RX_DATA[55] => rData.DATAB
CHNL_RX_DATA[56] => rData.DATAB
CHNL_RX_DATA[57] => rData.DATAB
CHNL_RX_DATA[58] => rData.DATAB
CHNL_RX_DATA[59] => rData.DATAB
CHNL_RX_DATA[60] => rData.DATAB
CHNL_RX_DATA[61] => rData.DATAB
CHNL_RX_DATA[62] => rData.DATAB
CHNL_RX_DATA[63] => rData.DATAB
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rData.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_VALID => rCount.OUTPUTSELECT
CHNL_RX_DATA_REN <= CHNL_RX_DATA_REN.DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_CLK <= CLK.DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX <= CHNL_TX.DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_ACK => ~NO_FANOUT~
CHNL_TX_LAST <= <VCC>
CHNL_TX_LEN[0] <= rLen[0].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[1] <= rLen[1].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[2] <= rLen[2].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[3] <= rLen[3].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[4] <= rLen[4].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[5] <= rLen[5].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[6] <= rLen[6].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[7] <= rLen[7].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[8] <= rLen[8].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[9] <= rLen[9].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[10] <= rLen[10].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[11] <= rLen[11].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[12] <= rLen[12].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[13] <= rLen[13].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[14] <= rLen[14].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[15] <= rLen[15].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[16] <= rLen[16].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[17] <= rLen[17].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[18] <= rLen[18].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[19] <= rLen[19].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[20] <= rLen[20].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[21] <= rLen[21].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[22] <= rLen[22].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[23] <= rLen[23].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[24] <= rLen[24].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[25] <= rLen[25].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[26] <= rLen[26].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[27] <= rLen[27].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[28] <= rLen[28].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[29] <= rLen[29].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[30] <= rLen[30].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_LEN[31] <= rLen[31].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_OFF[0] <= <GND>
CHNL_TX_OFF[1] <= <GND>
CHNL_TX_OFF[2] <= <GND>
CHNL_TX_OFF[3] <= <GND>
CHNL_TX_OFF[4] <= <GND>
CHNL_TX_OFF[5] <= <GND>
CHNL_TX_OFF[6] <= <GND>
CHNL_TX_OFF[7] <= <GND>
CHNL_TX_OFF[8] <= <GND>
CHNL_TX_OFF[9] <= <GND>
CHNL_TX_OFF[10] <= <GND>
CHNL_TX_OFF[11] <= <GND>
CHNL_TX_OFF[12] <= <GND>
CHNL_TX_OFF[13] <= <GND>
CHNL_TX_OFF[14] <= <GND>
CHNL_TX_OFF[15] <= <GND>
CHNL_TX_OFF[16] <= <GND>
CHNL_TX_OFF[17] <= <GND>
CHNL_TX_OFF[18] <= <GND>
CHNL_TX_OFF[19] <= <GND>
CHNL_TX_OFF[20] <= <GND>
CHNL_TX_OFF[21] <= <GND>
CHNL_TX_OFF[22] <= <GND>
CHNL_TX_OFF[23] <= <GND>
CHNL_TX_OFF[24] <= <GND>
CHNL_TX_OFF[25] <= <GND>
CHNL_TX_OFF[26] <= <GND>
CHNL_TX_OFF[27] <= <GND>
CHNL_TX_OFF[28] <= <GND>
CHNL_TX_OFF[29] <= <GND>
CHNL_TX_OFF[30] <= <GND>
CHNL_TX_DATA[0] <= rData[0].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[1] <= rData[1].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[2] <= rData[2].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[3] <= rData[3].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[4] <= rData[4].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[5] <= rData[5].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[6] <= rData[6].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[7] <= rData[7].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[8] <= rData[8].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[9] <= rData[9].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[10] <= rData[10].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[11] <= rData[11].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[12] <= rData[12].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[13] <= rData[13].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[14] <= rData[14].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[15] <= rData[15].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[16] <= rData[16].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[17] <= rData[17].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[18] <= rData[18].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[19] <= rData[19].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[20] <= rData[20].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[21] <= rData[21].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[22] <= rData[22].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[23] <= rData[23].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[24] <= rData[24].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[25] <= rData[25].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[26] <= rData[26].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[27] <= rData[27].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[28] <= rData[28].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[29] <= rData[29].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[30] <= rData[30].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[31] <= rData[31].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[32] <= rData[32].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[33] <= rData[33].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[34] <= rData[34].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[35] <= rData[35].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[36] <= rData[36].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[37] <= rData[37].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[38] <= rData[38].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[39] <= rData[39].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[40] <= rData[40].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[41] <= rData[41].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[42] <= rData[42].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[43] <= rData[43].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[44] <= rData[44].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[45] <= rData[45].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[46] <= rData[46].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[47] <= rData[47].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[48] <= rData[48].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[49] <= rData[49].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[50] <= rData[50].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[51] <= rData[51].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[52] <= rData[52].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[53] <= rData[53].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[54] <= rData[54].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[55] <= rData[55].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[56] <= rData[56].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[57] <= rData[57].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[58] <= rData[58].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[59] <= rData[59].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[60] <= rData[60].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[61] <= rData[61].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[62] <= rData[62].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA[63] <= rData[63].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA_VALID <= CHNL_TX_DATA_VALID.DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA_REN => always0.IN1


|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if
clk => clk.IN1
rst_n => rx_cnt[0].ACLR
rst_n => rx_cnt[1].ACLR
rst_n => rx_cnt[2].ACLR
rst_n => rx_cnt[3].ACLR
rst_n => rx_cnt[4].ACLR
rst_n => rx_cnt[5].ACLR
rst_n => rx_cnt[6].ACLR
rst_n => rx_cnt[7].ACLR
rst_n => rx_cnt[8].ACLR
rst_n => rx_cnt[9].ACLR
rst_n => rx_cnt[10].ACLR
rst_n => rx_cnt[11].ACLR
rst_n => rx_cnt[12].ACLR
rst_n => rx_cnt[13].ACLR
rst_n => rx_cnt[14].ACLR
rst_n => rx_cnt[15].ACLR
rst_n => ex_state_c~3.DATAIN
rst_n => riffa_state_c~3.DATAIN
CHNL_RX_CLK[0] <= clk.DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX[0] => Selector1.IN2
CHNL_RX[0] => Selector0.IN6
CHNL_RX[0] => Selector0.IN2
CHNL_RX[0] => always0.IN1
CHNL_RX[0] => always0.IN1
CHNL_RX[0] => always0.IN1
CHNL_RX[0] => Selector4.IN1
CHNL_RX_ACK[0] <= CHNL_RX_ACK[0].DB_MAX_OUTPUT_PORT_TYPE
CHNL_RX_LAST[0] => always0.IN1
CHNL_RX_LAST[0] => always0.IN1
CHNL_RX_LAST[0] => always0.IN1
CHNL_RX_LAST[0] => always0.IN1
CHNL_RX_LEN[0] => LessThan0.IN48
CHNL_RX_LEN[0] => Equal0.IN47
CHNL_RX_LEN[1] => LessThan0.IN47
CHNL_RX_LEN[1] => Equal0.IN46
CHNL_RX_LEN[2] => LessThan0.IN46
CHNL_RX_LEN[2] => Equal0.IN45
CHNL_RX_LEN[3] => LessThan0.IN45
CHNL_RX_LEN[3] => Equal0.IN44
CHNL_RX_LEN[4] => LessThan0.IN44
CHNL_RX_LEN[4] => Equal0.IN43
CHNL_RX_LEN[5] => LessThan0.IN43
CHNL_RX_LEN[5] => Equal0.IN42
CHNL_RX_LEN[6] => LessThan0.IN42
CHNL_RX_LEN[6] => Equal0.IN41
CHNL_RX_LEN[7] => LessThan0.IN41
CHNL_RX_LEN[7] => Equal0.IN40
CHNL_RX_LEN[8] => LessThan0.IN40
CHNL_RX_LEN[8] => Equal0.IN39
CHNL_RX_LEN[9] => LessThan0.IN39
CHNL_RX_LEN[9] => Equal0.IN38
CHNL_RX_LEN[10] => LessThan0.IN38
CHNL_RX_LEN[10] => Equal0.IN37
CHNL_RX_LEN[11] => LessThan0.IN37
CHNL_RX_LEN[11] => Equal0.IN36
CHNL_RX_LEN[12] => LessThan0.IN36
CHNL_RX_LEN[12] => Equal0.IN35
CHNL_RX_LEN[13] => LessThan0.IN35
CHNL_RX_LEN[13] => Equal0.IN34
CHNL_RX_LEN[14] => LessThan0.IN34
CHNL_RX_LEN[14] => Equal0.IN33
CHNL_RX_LEN[15] => LessThan0.IN33
CHNL_RX_LEN[15] => Equal0.IN32
CHNL_RX_LEN[16] => LessThan0.IN32
CHNL_RX_LEN[16] => Equal0.IN31
CHNL_RX_LEN[17] => LessThan0.IN31
CHNL_RX_LEN[17] => Equal0.IN30
CHNL_RX_LEN[18] => LessThan0.IN30
CHNL_RX_LEN[18] => Equal0.IN29
CHNL_RX_LEN[19] => LessThan0.IN29
CHNL_RX_LEN[19] => Equal0.IN28
CHNL_RX_LEN[20] => LessThan0.IN28
CHNL_RX_LEN[20] => Equal0.IN27
CHNL_RX_LEN[21] => LessThan0.IN27
CHNL_RX_LEN[21] => Equal0.IN26
CHNL_RX_LEN[22] => LessThan0.IN26
CHNL_RX_LEN[22] => Equal0.IN25
CHNL_RX_LEN[23] => LessThan0.IN25
CHNL_RX_LEN[23] => Equal0.IN24
CHNL_RX_LEN[24] => LessThan0.IN24
CHNL_RX_LEN[24] => Equal0.IN23
CHNL_RX_LEN[25] => LessThan0.IN23
CHNL_RX_LEN[25] => Equal0.IN22
CHNL_RX_LEN[26] => LessThan0.IN22
CHNL_RX_LEN[26] => Equal0.IN21
CHNL_RX_LEN[27] => LessThan0.IN21
CHNL_RX_LEN[27] => Equal0.IN20
CHNL_RX_LEN[28] => LessThan0.IN20
CHNL_RX_LEN[28] => Equal0.IN19
CHNL_RX_LEN[29] => LessThan0.IN19
CHNL_RX_LEN[29] => Equal0.IN18
CHNL_RX_LEN[30] => LessThan0.IN18
CHNL_RX_LEN[30] => Equal0.IN17
CHNL_RX_LEN[31] => LessThan0.IN17
CHNL_RX_LEN[31] => Equal0.IN16
CHNL_RX_OFF[0] => ~NO_FANOUT~
CHNL_RX_OFF[1] => ~NO_FANOUT~
CHNL_RX_OFF[2] => ~NO_FANOUT~
CHNL_RX_OFF[3] => ~NO_FANOUT~
CHNL_RX_OFF[4] => ~NO_FANOUT~
CHNL_RX_OFF[5] => ~NO_FANOUT~
CHNL_RX_OFF[6] => ~NO_FANOUT~
CHNL_RX_OFF[7] => ~NO_FANOUT~
CHNL_RX_OFF[8] => ~NO_FANOUT~
CHNL_RX_OFF[9] => ~NO_FANOUT~
CHNL_RX_OFF[10] => ~NO_FANOUT~
CHNL_RX_OFF[11] => ~NO_FANOUT~
CHNL_RX_OFF[12] => ~NO_FANOUT~
CHNL_RX_OFF[13] => ~NO_FANOUT~
CHNL_RX_OFF[14] => ~NO_FANOUT~
CHNL_RX_OFF[15] => ~NO_FANOUT~
CHNL_RX_OFF[16] => ~NO_FANOUT~
CHNL_RX_OFF[17] => ~NO_FANOUT~
CHNL_RX_OFF[18] => ~NO_FANOUT~
CHNL_RX_OFF[19] => ~NO_FANOUT~
CHNL_RX_OFF[20] => ~NO_FANOUT~
CHNL_RX_OFF[21] => ~NO_FANOUT~
CHNL_RX_OFF[22] => ~NO_FANOUT~
CHNL_RX_OFF[23] => ~NO_FANOUT~
CHNL_RX_OFF[24] => ~NO_FANOUT~
CHNL_RX_OFF[25] => ~NO_FANOUT~
CHNL_RX_OFF[26] => ~NO_FANOUT~
CHNL_RX_OFF[27] => ~NO_FANOUT~
CHNL_RX_OFF[28] => ~NO_FANOUT~
CHNL_RX_OFF[29] => ~NO_FANOUT~
CHNL_RX_OFF[30] => ~NO_FANOUT~
CHNL_RX_DATA[0] => CHNL_RX_DATA[0].IN1
CHNL_RX_DATA[1] => CHNL_RX_DATA[1].IN1
CHNL_RX_DATA[2] => CHNL_RX_DATA[2].IN1
CHNL_RX_DATA[3] => CHNL_RX_DATA[3].IN1
CHNL_RX_DATA[4] => CHNL_RX_DATA[4].IN1
CHNL_RX_DATA[5] => CHNL_RX_DATA[5].IN1
CHNL_RX_DATA[6] => CHNL_RX_DATA[6].IN1
CHNL_RX_DATA[7] => CHNL_RX_DATA[7].IN1
CHNL_RX_DATA[8] => CHNL_RX_DATA[8].IN1
CHNL_RX_DATA[9] => CHNL_RX_DATA[9].IN1
CHNL_RX_DATA[10] => CHNL_RX_DATA[10].IN1
CHNL_RX_DATA[11] => CHNL_RX_DATA[11].IN1
CHNL_RX_DATA[12] => CHNL_RX_DATA[12].IN1
CHNL_RX_DATA[13] => CHNL_RX_DATA[13].IN1
CHNL_RX_DATA[14] => CHNL_RX_DATA[14].IN1
CHNL_RX_DATA[15] => CHNL_RX_DATA[15].IN1
CHNL_RX_DATA[16] => CHNL_RX_DATA[16].IN1
CHNL_RX_DATA[17] => CHNL_RX_DATA[17].IN1
CHNL_RX_DATA[18] => CHNL_RX_DATA[18].IN1
CHNL_RX_DATA[19] => CHNL_RX_DATA[19].IN1
CHNL_RX_DATA[20] => CHNL_RX_DATA[20].IN1
CHNL_RX_DATA[21] => CHNL_RX_DATA[21].IN1
CHNL_RX_DATA[22] => CHNL_RX_DATA[22].IN1
CHNL_RX_DATA[23] => CHNL_RX_DATA[23].IN1
CHNL_RX_DATA[24] => CHNL_RX_DATA[24].IN1
CHNL_RX_DATA[25] => CHNL_RX_DATA[25].IN1
CHNL_RX_DATA[26] => CHNL_RX_DATA[26].IN1
CHNL_RX_DATA[27] => CHNL_RX_DATA[27].IN1
CHNL_RX_DATA[28] => CHNL_RX_DATA[28].IN1
CHNL_RX_DATA[29] => CHNL_RX_DATA[29].IN1
CHNL_RX_DATA[30] => CHNL_RX_DATA[30].IN1
CHNL_RX_DATA[31] => CHNL_RX_DATA[31].IN1
CHNL_RX_DATA[32] => CHNL_RX_DATA[32].IN1
CHNL_RX_DATA[33] => CHNL_RX_DATA[33].IN1
CHNL_RX_DATA[34] => CHNL_RX_DATA[34].IN1
CHNL_RX_DATA[35] => CHNL_RX_DATA[35].IN1
CHNL_RX_DATA[36] => CHNL_RX_DATA[36].IN1
CHNL_RX_DATA[37] => CHNL_RX_DATA[37].IN1
CHNL_RX_DATA[38] => CHNL_RX_DATA[38].IN1
CHNL_RX_DATA[39] => CHNL_RX_DATA[39].IN1
CHNL_RX_DATA[40] => CHNL_RX_DATA[40].IN1
CHNL_RX_DATA[41] => CHNL_RX_DATA[41].IN1
CHNL_RX_DATA[42] => CHNL_RX_DATA[42].IN1
CHNL_RX_DATA[43] => CHNL_RX_DATA[43].IN1
CHNL_RX_DATA[44] => CHNL_RX_DATA[44].IN1
CHNL_RX_DATA[45] => CHNL_RX_DATA[45].IN1
CHNL_RX_DATA[46] => CHNL_RX_DATA[46].IN1
CHNL_RX_DATA[47] => CHNL_RX_DATA[47].IN1
CHNL_RX_DATA[48] => CHNL_RX_DATA[48].IN1
CHNL_RX_DATA[49] => CHNL_RX_DATA[49].IN1
CHNL_RX_DATA[50] => CHNL_RX_DATA[50].IN1
CHNL_RX_DATA[51] => CHNL_RX_DATA[51].IN1
CHNL_RX_DATA[52] => CHNL_RX_DATA[52].IN1
CHNL_RX_DATA[53] => CHNL_RX_DATA[53].IN1
CHNL_RX_DATA[54] => CHNL_RX_DATA[54].IN1
CHNL_RX_DATA[55] => CHNL_RX_DATA[55].IN1
CHNL_RX_DATA[56] => CHNL_RX_DATA[56].IN1
CHNL_RX_DATA[57] => CHNL_RX_DATA[57].IN1
CHNL_RX_DATA[58] => CHNL_RX_DATA[58].IN1
CHNL_RX_DATA[59] => CHNL_RX_DATA[59].IN1
CHNL_RX_DATA[60] => CHNL_RX_DATA[60].IN1
CHNL_RX_DATA[61] => CHNL_RX_DATA[61].IN1
CHNL_RX_DATA[62] => CHNL_RX_DATA[62].IN1
CHNL_RX_DATA[63] => CHNL_RX_DATA[63].IN1
CHNL_RX_DATA_VALID[0] => fifo_wr.IN0
CHNL_RX_DATA_VALID[0] => always0.IN1
CHNL_RX_DATA_VALID[0] => always0.IN1
CHNL_RX_DATA_REN[0] <= CHNL_RX_DATA_REN[0].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_CLK[0] <= clk.DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX[0] <= CHNL_TX.DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_ACK[0] => ~NO_FANOUT~
CHNL_TX_LAST[0] <= <VCC>
CHNL_TX_LEN[0] <= <GND>
CHNL_TX_LEN[1] <= <VCC>
CHNL_TX_LEN[2] <= <GND>
CHNL_TX_LEN[3] <= <GND>
CHNL_TX_LEN[4] <= <GND>
CHNL_TX_LEN[5] <= <GND>
CHNL_TX_LEN[6] <= <GND>
CHNL_TX_LEN[7] <= <GND>
CHNL_TX_LEN[8] <= <GND>
CHNL_TX_LEN[9] <= <GND>
CHNL_TX_LEN[10] <= <GND>
CHNL_TX_LEN[11] <= <GND>
CHNL_TX_LEN[12] <= <GND>
CHNL_TX_LEN[13] <= <GND>
CHNL_TX_LEN[14] <= <GND>
CHNL_TX_LEN[15] <= <GND>
CHNL_TX_LEN[16] <= <GND>
CHNL_TX_LEN[17] <= <GND>
CHNL_TX_LEN[18] <= <GND>
CHNL_TX_LEN[19] <= <GND>
CHNL_TX_LEN[20] <= <GND>
CHNL_TX_LEN[21] <= <GND>
CHNL_TX_LEN[22] <= <GND>
CHNL_TX_LEN[23] <= <GND>
CHNL_TX_LEN[24] <= <GND>
CHNL_TX_LEN[25] <= <GND>
CHNL_TX_LEN[26] <= <GND>
CHNL_TX_LEN[27] <= <GND>
CHNL_TX_LEN[28] <= <GND>
CHNL_TX_LEN[29] <= <GND>
CHNL_TX_LEN[30] <= <GND>
CHNL_TX_LEN[31] <= <GND>
CHNL_TX_OFF[0] <= <GND>
CHNL_TX_OFF[1] <= <GND>
CHNL_TX_OFF[2] <= <GND>
CHNL_TX_OFF[3] <= <GND>
CHNL_TX_OFF[4] <= <GND>
CHNL_TX_OFF[5] <= <GND>
CHNL_TX_OFF[6] <= <GND>
CHNL_TX_OFF[7] <= <GND>
CHNL_TX_OFF[8] <= <GND>
CHNL_TX_OFF[9] <= <GND>
CHNL_TX_OFF[10] <= <GND>
CHNL_TX_OFF[11] <= <GND>
CHNL_TX_OFF[12] <= <GND>
CHNL_TX_OFF[13] <= <GND>
CHNL_TX_OFF[14] <= <GND>
CHNL_TX_OFF[15] <= <GND>
CHNL_TX_OFF[16] <= <GND>
CHNL_TX_OFF[17] <= <GND>
CHNL_TX_OFF[18] <= <GND>
CHNL_TX_OFF[19] <= <GND>
CHNL_TX_OFF[20] <= <GND>
CHNL_TX_OFF[21] <= <GND>
CHNL_TX_OFF[22] <= <GND>
CHNL_TX_OFF[23] <= <GND>
CHNL_TX_OFF[24] <= <GND>
CHNL_TX_OFF[25] <= <GND>
CHNL_TX_OFF[26] <= <GND>
CHNL_TX_OFF[27] <= <GND>
CHNL_TX_OFF[28] <= <GND>
CHNL_TX_OFF[29] <= <GND>
CHNL_TX_OFF[30] <= <GND>
CHNL_TX_DATA[0] <= reg_bank.DATAOUT
CHNL_TX_DATA[1] <= reg_bank.DATAOUT1
CHNL_TX_DATA[2] <= reg_bank.DATAOUT2
CHNL_TX_DATA[3] <= reg_bank.DATAOUT3
CHNL_TX_DATA[4] <= reg_bank.DATAOUT4
CHNL_TX_DATA[5] <= reg_bank.DATAOUT5
CHNL_TX_DATA[6] <= reg_bank.DATAOUT6
CHNL_TX_DATA[7] <= reg_bank.DATAOUT7
CHNL_TX_DATA[8] <= reg_bank.DATAOUT8
CHNL_TX_DATA[9] <= reg_bank.DATAOUT9
CHNL_TX_DATA[10] <= reg_bank.DATAOUT10
CHNL_TX_DATA[11] <= reg_bank.DATAOUT11
CHNL_TX_DATA[12] <= reg_bank.DATAOUT12
CHNL_TX_DATA[13] <= reg_bank.DATAOUT13
CHNL_TX_DATA[14] <= reg_bank.DATAOUT14
CHNL_TX_DATA[15] <= reg_bank.DATAOUT15
CHNL_TX_DATA[16] <= <GND>
CHNL_TX_DATA[17] <= <GND>
CHNL_TX_DATA[18] <= <GND>
CHNL_TX_DATA[19] <= <GND>
CHNL_TX_DATA[20] <= <GND>
CHNL_TX_DATA[21] <= <GND>
CHNL_TX_DATA[22] <= <GND>
CHNL_TX_DATA[23] <= <GND>
CHNL_TX_DATA[24] <= <GND>
CHNL_TX_DATA[25] <= <GND>
CHNL_TX_DATA[26] <= <GND>
CHNL_TX_DATA[27] <= <GND>
CHNL_TX_DATA[28] <= <GND>
CHNL_TX_DATA[29] <= <GND>
CHNL_TX_DATA[30] <= <GND>
CHNL_TX_DATA[31] <= <GND>
CHNL_TX_DATA[32] <= <GND>
CHNL_TX_DATA[33] <= <GND>
CHNL_TX_DATA[34] <= <GND>
CHNL_TX_DATA[35] <= <GND>
CHNL_TX_DATA[36] <= <GND>
CHNL_TX_DATA[37] <= <GND>
CHNL_TX_DATA[38] <= <GND>
CHNL_TX_DATA[39] <= <GND>
CHNL_TX_DATA[40] <= <GND>
CHNL_TX_DATA[41] <= <GND>
CHNL_TX_DATA[42] <= <GND>
CHNL_TX_DATA[43] <= <GND>
CHNL_TX_DATA[44] <= <GND>
CHNL_TX_DATA[45] <= <GND>
CHNL_TX_DATA[46] <= <GND>
CHNL_TX_DATA[47] <= <GND>
CHNL_TX_DATA[48] <= <GND>
CHNL_TX_DATA[49] <= <GND>
CHNL_TX_DATA[50] <= <GND>
CHNL_TX_DATA[51] <= <GND>
CHNL_TX_DATA[52] <= <GND>
CHNL_TX_DATA[53] <= <GND>
CHNL_TX_DATA[54] <= <GND>
CHNL_TX_DATA[55] <= <GND>
CHNL_TX_DATA[56] <= <GND>
CHNL_TX_DATA[57] <= <GND>
CHNL_TX_DATA[58] <= <GND>
CHNL_TX_DATA[59] <= <GND>
CHNL_TX_DATA[60] <= <GND>
CHNL_TX_DATA[61] <= <GND>
CHNL_TX_DATA[62] <= <GND>
CHNL_TX_DATA[63] <= <GND>
CHNL_TX_DATA_VALID[0] <= CHNL_TX_DATA_VALID[0].DB_MAX_OUTPUT_PORT_TYPE
CHNL_TX_DATA_REN[0] => ex_state_c.DATAB
CHNL_TX_DATA_REN[0] => Selector6.IN2
debug_state[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
debug_state[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
debug_state[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
debug_state[3] <= <GND>
debug_state[4] <= <GND>
debug_state[5] <= <GND>
debug_state[6] <= <GND>
debug_state[7] <= <GND>
debug_state[8] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
debug_state[9] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
debug_state[10] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
debug_state[11] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
debug_state[12] <= <GND>
debug_state[13] <= <GND>
debug_state[14] <= <GND>
debug_state[15] <= <GND>


|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q
q[32] <= scfifo:scfifo_component.q
q[33] <= scfifo:scfifo_component.q
q[34] <= scfifo:scfifo_component.q
q[35] <= scfifo:scfifo_component.q
q[36] <= scfifo:scfifo_component.q
q[37] <= scfifo:scfifo_component.q
q[38] <= scfifo:scfifo_component.q
q[39] <= scfifo:scfifo_component.q
q[40] <= scfifo:scfifo_component.q
q[41] <= scfifo:scfifo_component.q
q[42] <= scfifo:scfifo_component.q
q[43] <= scfifo:scfifo_component.q
q[44] <= scfifo:scfifo_component.q
q[45] <= scfifo:scfifo_component.q
q[46] <= scfifo:scfifo_component.q
q[47] <= scfifo:scfifo_component.q
q[48] <= scfifo:scfifo_component.q
q[49] <= scfifo:scfifo_component.q
q[50] <= scfifo:scfifo_component.q
q[51] <= scfifo:scfifo_component.q
q[52] <= scfifo:scfifo_component.q
q[53] <= scfifo:scfifo_component.q
q[54] <= scfifo:scfifo_component.q
q[55] <= scfifo:scfifo_component.q
q[56] <= scfifo:scfifo_component.q
q[57] <= scfifo:scfifo_component.q
q[58] <= scfifo:scfifo_component.q
q[59] <= scfifo:scfifo_component.q
q[60] <= scfifo:scfifo_component.q
q[61] <= scfifo:scfifo_component.q
q[62] <= scfifo:scfifo_component.q
q[63] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component
data[0] => scfifo_raa1:auto_generated.data[0]
data[1] => scfifo_raa1:auto_generated.data[1]
data[2] => scfifo_raa1:auto_generated.data[2]
data[3] => scfifo_raa1:auto_generated.data[3]
data[4] => scfifo_raa1:auto_generated.data[4]
data[5] => scfifo_raa1:auto_generated.data[5]
data[6] => scfifo_raa1:auto_generated.data[6]
data[7] => scfifo_raa1:auto_generated.data[7]
data[8] => scfifo_raa1:auto_generated.data[8]
data[9] => scfifo_raa1:auto_generated.data[9]
data[10] => scfifo_raa1:auto_generated.data[10]
data[11] => scfifo_raa1:auto_generated.data[11]
data[12] => scfifo_raa1:auto_generated.data[12]
data[13] => scfifo_raa1:auto_generated.data[13]
data[14] => scfifo_raa1:auto_generated.data[14]
data[15] => scfifo_raa1:auto_generated.data[15]
data[16] => scfifo_raa1:auto_generated.data[16]
data[17] => scfifo_raa1:auto_generated.data[17]
data[18] => scfifo_raa1:auto_generated.data[18]
data[19] => scfifo_raa1:auto_generated.data[19]
data[20] => scfifo_raa1:auto_generated.data[20]
data[21] => scfifo_raa1:auto_generated.data[21]
data[22] => scfifo_raa1:auto_generated.data[22]
data[23] => scfifo_raa1:auto_generated.data[23]
data[24] => scfifo_raa1:auto_generated.data[24]
data[25] => scfifo_raa1:auto_generated.data[25]
data[26] => scfifo_raa1:auto_generated.data[26]
data[27] => scfifo_raa1:auto_generated.data[27]
data[28] => scfifo_raa1:auto_generated.data[28]
data[29] => scfifo_raa1:auto_generated.data[29]
data[30] => scfifo_raa1:auto_generated.data[30]
data[31] => scfifo_raa1:auto_generated.data[31]
data[32] => scfifo_raa1:auto_generated.data[32]
data[33] => scfifo_raa1:auto_generated.data[33]
data[34] => scfifo_raa1:auto_generated.data[34]
data[35] => scfifo_raa1:auto_generated.data[35]
data[36] => scfifo_raa1:auto_generated.data[36]
data[37] => scfifo_raa1:auto_generated.data[37]
data[38] => scfifo_raa1:auto_generated.data[38]
data[39] => scfifo_raa1:auto_generated.data[39]
data[40] => scfifo_raa1:auto_generated.data[40]
data[41] => scfifo_raa1:auto_generated.data[41]
data[42] => scfifo_raa1:auto_generated.data[42]
data[43] => scfifo_raa1:auto_generated.data[43]
data[44] => scfifo_raa1:auto_generated.data[44]
data[45] => scfifo_raa1:auto_generated.data[45]
data[46] => scfifo_raa1:auto_generated.data[46]
data[47] => scfifo_raa1:auto_generated.data[47]
data[48] => scfifo_raa1:auto_generated.data[48]
data[49] => scfifo_raa1:auto_generated.data[49]
data[50] => scfifo_raa1:auto_generated.data[50]
data[51] => scfifo_raa1:auto_generated.data[51]
data[52] => scfifo_raa1:auto_generated.data[52]
data[53] => scfifo_raa1:auto_generated.data[53]
data[54] => scfifo_raa1:auto_generated.data[54]
data[55] => scfifo_raa1:auto_generated.data[55]
data[56] => scfifo_raa1:auto_generated.data[56]
data[57] => scfifo_raa1:auto_generated.data[57]
data[58] => scfifo_raa1:auto_generated.data[58]
data[59] => scfifo_raa1:auto_generated.data[59]
data[60] => scfifo_raa1:auto_generated.data[60]
data[61] => scfifo_raa1:auto_generated.data[61]
data[62] => scfifo_raa1:auto_generated.data[62]
data[63] => scfifo_raa1:auto_generated.data[63]
q[0] <= scfifo_raa1:auto_generated.q[0]
q[1] <= scfifo_raa1:auto_generated.q[1]
q[2] <= scfifo_raa1:auto_generated.q[2]
q[3] <= scfifo_raa1:auto_generated.q[3]
q[4] <= scfifo_raa1:auto_generated.q[4]
q[5] <= scfifo_raa1:auto_generated.q[5]
q[6] <= scfifo_raa1:auto_generated.q[6]
q[7] <= scfifo_raa1:auto_generated.q[7]
q[8] <= scfifo_raa1:auto_generated.q[8]
q[9] <= scfifo_raa1:auto_generated.q[9]
q[10] <= scfifo_raa1:auto_generated.q[10]
q[11] <= scfifo_raa1:auto_generated.q[11]
q[12] <= scfifo_raa1:auto_generated.q[12]
q[13] <= scfifo_raa1:auto_generated.q[13]
q[14] <= scfifo_raa1:auto_generated.q[14]
q[15] <= scfifo_raa1:auto_generated.q[15]
q[16] <= scfifo_raa1:auto_generated.q[16]
q[17] <= scfifo_raa1:auto_generated.q[17]
q[18] <= scfifo_raa1:auto_generated.q[18]
q[19] <= scfifo_raa1:auto_generated.q[19]
q[20] <= scfifo_raa1:auto_generated.q[20]
q[21] <= scfifo_raa1:auto_generated.q[21]
q[22] <= scfifo_raa1:auto_generated.q[22]
q[23] <= scfifo_raa1:auto_generated.q[23]
q[24] <= scfifo_raa1:auto_generated.q[24]
q[25] <= scfifo_raa1:auto_generated.q[25]
q[26] <= scfifo_raa1:auto_generated.q[26]
q[27] <= scfifo_raa1:auto_generated.q[27]
q[28] <= scfifo_raa1:auto_generated.q[28]
q[29] <= scfifo_raa1:auto_generated.q[29]
q[30] <= scfifo_raa1:auto_generated.q[30]
q[31] <= scfifo_raa1:auto_generated.q[31]
q[32] <= scfifo_raa1:auto_generated.q[32]
q[33] <= scfifo_raa1:auto_generated.q[33]
q[34] <= scfifo_raa1:auto_generated.q[34]
q[35] <= scfifo_raa1:auto_generated.q[35]
q[36] <= scfifo_raa1:auto_generated.q[36]
q[37] <= scfifo_raa1:auto_generated.q[37]
q[38] <= scfifo_raa1:auto_generated.q[38]
q[39] <= scfifo_raa1:auto_generated.q[39]
q[40] <= scfifo_raa1:auto_generated.q[40]
q[41] <= scfifo_raa1:auto_generated.q[41]
q[42] <= scfifo_raa1:auto_generated.q[42]
q[43] <= scfifo_raa1:auto_generated.q[43]
q[44] <= scfifo_raa1:auto_generated.q[44]
q[45] <= scfifo_raa1:auto_generated.q[45]
q[46] <= scfifo_raa1:auto_generated.q[46]
q[47] <= scfifo_raa1:auto_generated.q[47]
q[48] <= scfifo_raa1:auto_generated.q[48]
q[49] <= scfifo_raa1:auto_generated.q[49]
q[50] <= scfifo_raa1:auto_generated.q[50]
q[51] <= scfifo_raa1:auto_generated.q[51]
q[52] <= scfifo_raa1:auto_generated.q[52]
q[53] <= scfifo_raa1:auto_generated.q[53]
q[54] <= scfifo_raa1:auto_generated.q[54]
q[55] <= scfifo_raa1:auto_generated.q[55]
q[56] <= scfifo_raa1:auto_generated.q[56]
q[57] <= scfifo_raa1:auto_generated.q[57]
q[58] <= scfifo_raa1:auto_generated.q[58]
q[59] <= scfifo_raa1:auto_generated.q[59]
q[60] <= scfifo_raa1:auto_generated.q[60]
q[61] <= scfifo_raa1:auto_generated.q[61]
q[62] <= scfifo_raa1:auto_generated.q[62]
q[63] <= scfifo_raa1:auto_generated.q[63]
wrreq => scfifo_raa1:auto_generated.wrreq
rdreq => scfifo_raa1:auto_generated.rdreq
clock => scfifo_raa1:auto_generated.clock
aclr => scfifo_raa1:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_raa1:auto_generated.empty
full <= scfifo_raa1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_raa1:auto_generated.usedw[0]
usedw[1] <= scfifo_raa1:auto_generated.usedw[1]
usedw[2] <= scfifo_raa1:auto_generated.usedw[2]
usedw[3] <= scfifo_raa1:auto_generated.usedw[3]
usedw[4] <= scfifo_raa1:auto_generated.usedw[4]
usedw[5] <= scfifo_raa1:auto_generated.usedw[5]
usedw[6] <= scfifo_raa1:auto_generated.usedw[6]
usedw[7] <= scfifo_raa1:auto_generated.usedw[7]


|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated
aclr => a_dpfifo_2ha1:dpfifo.aclr
clock => a_dpfifo_2ha1:dpfifo.clock
data[0] => a_dpfifo_2ha1:dpfifo.data[0]
data[1] => a_dpfifo_2ha1:dpfifo.data[1]
data[2] => a_dpfifo_2ha1:dpfifo.data[2]
data[3] => a_dpfifo_2ha1:dpfifo.data[3]
data[4] => a_dpfifo_2ha1:dpfifo.data[4]
data[5] => a_dpfifo_2ha1:dpfifo.data[5]
data[6] => a_dpfifo_2ha1:dpfifo.data[6]
data[7] => a_dpfifo_2ha1:dpfifo.data[7]
data[8] => a_dpfifo_2ha1:dpfifo.data[8]
data[9] => a_dpfifo_2ha1:dpfifo.data[9]
data[10] => a_dpfifo_2ha1:dpfifo.data[10]
data[11] => a_dpfifo_2ha1:dpfifo.data[11]
data[12] => a_dpfifo_2ha1:dpfifo.data[12]
data[13] => a_dpfifo_2ha1:dpfifo.data[13]
data[14] => a_dpfifo_2ha1:dpfifo.data[14]
data[15] => a_dpfifo_2ha1:dpfifo.data[15]
data[16] => a_dpfifo_2ha1:dpfifo.data[16]
data[17] => a_dpfifo_2ha1:dpfifo.data[17]
data[18] => a_dpfifo_2ha1:dpfifo.data[18]
data[19] => a_dpfifo_2ha1:dpfifo.data[19]
data[20] => a_dpfifo_2ha1:dpfifo.data[20]
data[21] => a_dpfifo_2ha1:dpfifo.data[21]
data[22] => a_dpfifo_2ha1:dpfifo.data[22]
data[23] => a_dpfifo_2ha1:dpfifo.data[23]
data[24] => a_dpfifo_2ha1:dpfifo.data[24]
data[25] => a_dpfifo_2ha1:dpfifo.data[25]
data[26] => a_dpfifo_2ha1:dpfifo.data[26]
data[27] => a_dpfifo_2ha1:dpfifo.data[27]
data[28] => a_dpfifo_2ha1:dpfifo.data[28]
data[29] => a_dpfifo_2ha1:dpfifo.data[29]
data[30] => a_dpfifo_2ha1:dpfifo.data[30]
data[31] => a_dpfifo_2ha1:dpfifo.data[31]
data[32] => a_dpfifo_2ha1:dpfifo.data[32]
data[33] => a_dpfifo_2ha1:dpfifo.data[33]
data[34] => a_dpfifo_2ha1:dpfifo.data[34]
data[35] => a_dpfifo_2ha1:dpfifo.data[35]
data[36] => a_dpfifo_2ha1:dpfifo.data[36]
data[37] => a_dpfifo_2ha1:dpfifo.data[37]
data[38] => a_dpfifo_2ha1:dpfifo.data[38]
data[39] => a_dpfifo_2ha1:dpfifo.data[39]
data[40] => a_dpfifo_2ha1:dpfifo.data[40]
data[41] => a_dpfifo_2ha1:dpfifo.data[41]
data[42] => a_dpfifo_2ha1:dpfifo.data[42]
data[43] => a_dpfifo_2ha1:dpfifo.data[43]
data[44] => a_dpfifo_2ha1:dpfifo.data[44]
data[45] => a_dpfifo_2ha1:dpfifo.data[45]
data[46] => a_dpfifo_2ha1:dpfifo.data[46]
data[47] => a_dpfifo_2ha1:dpfifo.data[47]
data[48] => a_dpfifo_2ha1:dpfifo.data[48]
data[49] => a_dpfifo_2ha1:dpfifo.data[49]
data[50] => a_dpfifo_2ha1:dpfifo.data[50]
data[51] => a_dpfifo_2ha1:dpfifo.data[51]
data[52] => a_dpfifo_2ha1:dpfifo.data[52]
data[53] => a_dpfifo_2ha1:dpfifo.data[53]
data[54] => a_dpfifo_2ha1:dpfifo.data[54]
data[55] => a_dpfifo_2ha1:dpfifo.data[55]
data[56] => a_dpfifo_2ha1:dpfifo.data[56]
data[57] => a_dpfifo_2ha1:dpfifo.data[57]
data[58] => a_dpfifo_2ha1:dpfifo.data[58]
data[59] => a_dpfifo_2ha1:dpfifo.data[59]
data[60] => a_dpfifo_2ha1:dpfifo.data[60]
data[61] => a_dpfifo_2ha1:dpfifo.data[61]
data[62] => a_dpfifo_2ha1:dpfifo.data[62]
data[63] => a_dpfifo_2ha1:dpfifo.data[63]
empty <= a_dpfifo_2ha1:dpfifo.empty
full <= a_dpfifo_2ha1:dpfifo.full
q[0] <= a_dpfifo_2ha1:dpfifo.q[0]
q[1] <= a_dpfifo_2ha1:dpfifo.q[1]
q[2] <= a_dpfifo_2ha1:dpfifo.q[2]
q[3] <= a_dpfifo_2ha1:dpfifo.q[3]
q[4] <= a_dpfifo_2ha1:dpfifo.q[4]
q[5] <= a_dpfifo_2ha1:dpfifo.q[5]
q[6] <= a_dpfifo_2ha1:dpfifo.q[6]
q[7] <= a_dpfifo_2ha1:dpfifo.q[7]
q[8] <= a_dpfifo_2ha1:dpfifo.q[8]
q[9] <= a_dpfifo_2ha1:dpfifo.q[9]
q[10] <= a_dpfifo_2ha1:dpfifo.q[10]
q[11] <= a_dpfifo_2ha1:dpfifo.q[11]
q[12] <= a_dpfifo_2ha1:dpfifo.q[12]
q[13] <= a_dpfifo_2ha1:dpfifo.q[13]
q[14] <= a_dpfifo_2ha1:dpfifo.q[14]
q[15] <= a_dpfifo_2ha1:dpfifo.q[15]
q[16] <= a_dpfifo_2ha1:dpfifo.q[16]
q[17] <= a_dpfifo_2ha1:dpfifo.q[17]
q[18] <= a_dpfifo_2ha1:dpfifo.q[18]
q[19] <= a_dpfifo_2ha1:dpfifo.q[19]
q[20] <= a_dpfifo_2ha1:dpfifo.q[20]
q[21] <= a_dpfifo_2ha1:dpfifo.q[21]
q[22] <= a_dpfifo_2ha1:dpfifo.q[22]
q[23] <= a_dpfifo_2ha1:dpfifo.q[23]
q[24] <= a_dpfifo_2ha1:dpfifo.q[24]
q[25] <= a_dpfifo_2ha1:dpfifo.q[25]
q[26] <= a_dpfifo_2ha1:dpfifo.q[26]
q[27] <= a_dpfifo_2ha1:dpfifo.q[27]
q[28] <= a_dpfifo_2ha1:dpfifo.q[28]
q[29] <= a_dpfifo_2ha1:dpfifo.q[29]
q[30] <= a_dpfifo_2ha1:dpfifo.q[30]
q[31] <= a_dpfifo_2ha1:dpfifo.q[31]
q[32] <= a_dpfifo_2ha1:dpfifo.q[32]
q[33] <= a_dpfifo_2ha1:dpfifo.q[33]
q[34] <= a_dpfifo_2ha1:dpfifo.q[34]
q[35] <= a_dpfifo_2ha1:dpfifo.q[35]
q[36] <= a_dpfifo_2ha1:dpfifo.q[36]
q[37] <= a_dpfifo_2ha1:dpfifo.q[37]
q[38] <= a_dpfifo_2ha1:dpfifo.q[38]
q[39] <= a_dpfifo_2ha1:dpfifo.q[39]
q[40] <= a_dpfifo_2ha1:dpfifo.q[40]
q[41] <= a_dpfifo_2ha1:dpfifo.q[41]
q[42] <= a_dpfifo_2ha1:dpfifo.q[42]
q[43] <= a_dpfifo_2ha1:dpfifo.q[43]
q[44] <= a_dpfifo_2ha1:dpfifo.q[44]
q[45] <= a_dpfifo_2ha1:dpfifo.q[45]
q[46] <= a_dpfifo_2ha1:dpfifo.q[46]
q[47] <= a_dpfifo_2ha1:dpfifo.q[47]
q[48] <= a_dpfifo_2ha1:dpfifo.q[48]
q[49] <= a_dpfifo_2ha1:dpfifo.q[49]
q[50] <= a_dpfifo_2ha1:dpfifo.q[50]
q[51] <= a_dpfifo_2ha1:dpfifo.q[51]
q[52] <= a_dpfifo_2ha1:dpfifo.q[52]
q[53] <= a_dpfifo_2ha1:dpfifo.q[53]
q[54] <= a_dpfifo_2ha1:dpfifo.q[54]
q[55] <= a_dpfifo_2ha1:dpfifo.q[55]
q[56] <= a_dpfifo_2ha1:dpfifo.q[56]
q[57] <= a_dpfifo_2ha1:dpfifo.q[57]
q[58] <= a_dpfifo_2ha1:dpfifo.q[58]
q[59] <= a_dpfifo_2ha1:dpfifo.q[59]
q[60] <= a_dpfifo_2ha1:dpfifo.q[60]
q[61] <= a_dpfifo_2ha1:dpfifo.q[61]
q[62] <= a_dpfifo_2ha1:dpfifo.q[62]
q[63] <= a_dpfifo_2ha1:dpfifo.q[63]
rdreq => a_dpfifo_2ha1:dpfifo.rreq
usedw[0] <= a_dpfifo_2ha1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_2ha1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_2ha1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_2ha1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_2ha1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_2ha1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_2ha1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_2ha1:dpfifo.usedw[7]
wrreq => a_dpfifo_2ha1:dpfifo.wreq


|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[7].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_vkb:rd_ptr_msb.aclr
aclr => cntr_cl7:usedw_counter.aclr
aclr => cntr_0lb:wr_ptr.aclr
clock => altsyncram_cdk1:FIFOram.clock0
clock => altsyncram_cdk1:FIFOram.clock1
clock => cntr_vkb:rd_ptr_msb.clock
clock => cntr_cl7:usedw_counter.clock
clock => cntr_0lb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_cdk1:FIFOram.data_a[0]
data[1] => altsyncram_cdk1:FIFOram.data_a[1]
data[2] => altsyncram_cdk1:FIFOram.data_a[2]
data[3] => altsyncram_cdk1:FIFOram.data_a[3]
data[4] => altsyncram_cdk1:FIFOram.data_a[4]
data[5] => altsyncram_cdk1:FIFOram.data_a[5]
data[6] => altsyncram_cdk1:FIFOram.data_a[6]
data[7] => altsyncram_cdk1:FIFOram.data_a[7]
data[8] => altsyncram_cdk1:FIFOram.data_a[8]
data[9] => altsyncram_cdk1:FIFOram.data_a[9]
data[10] => altsyncram_cdk1:FIFOram.data_a[10]
data[11] => altsyncram_cdk1:FIFOram.data_a[11]
data[12] => altsyncram_cdk1:FIFOram.data_a[12]
data[13] => altsyncram_cdk1:FIFOram.data_a[13]
data[14] => altsyncram_cdk1:FIFOram.data_a[14]
data[15] => altsyncram_cdk1:FIFOram.data_a[15]
data[16] => altsyncram_cdk1:FIFOram.data_a[16]
data[17] => altsyncram_cdk1:FIFOram.data_a[17]
data[18] => altsyncram_cdk1:FIFOram.data_a[18]
data[19] => altsyncram_cdk1:FIFOram.data_a[19]
data[20] => altsyncram_cdk1:FIFOram.data_a[20]
data[21] => altsyncram_cdk1:FIFOram.data_a[21]
data[22] => altsyncram_cdk1:FIFOram.data_a[22]
data[23] => altsyncram_cdk1:FIFOram.data_a[23]
data[24] => altsyncram_cdk1:FIFOram.data_a[24]
data[25] => altsyncram_cdk1:FIFOram.data_a[25]
data[26] => altsyncram_cdk1:FIFOram.data_a[26]
data[27] => altsyncram_cdk1:FIFOram.data_a[27]
data[28] => altsyncram_cdk1:FIFOram.data_a[28]
data[29] => altsyncram_cdk1:FIFOram.data_a[29]
data[30] => altsyncram_cdk1:FIFOram.data_a[30]
data[31] => altsyncram_cdk1:FIFOram.data_a[31]
data[32] => altsyncram_cdk1:FIFOram.data_a[32]
data[33] => altsyncram_cdk1:FIFOram.data_a[33]
data[34] => altsyncram_cdk1:FIFOram.data_a[34]
data[35] => altsyncram_cdk1:FIFOram.data_a[35]
data[36] => altsyncram_cdk1:FIFOram.data_a[36]
data[37] => altsyncram_cdk1:FIFOram.data_a[37]
data[38] => altsyncram_cdk1:FIFOram.data_a[38]
data[39] => altsyncram_cdk1:FIFOram.data_a[39]
data[40] => altsyncram_cdk1:FIFOram.data_a[40]
data[41] => altsyncram_cdk1:FIFOram.data_a[41]
data[42] => altsyncram_cdk1:FIFOram.data_a[42]
data[43] => altsyncram_cdk1:FIFOram.data_a[43]
data[44] => altsyncram_cdk1:FIFOram.data_a[44]
data[45] => altsyncram_cdk1:FIFOram.data_a[45]
data[46] => altsyncram_cdk1:FIFOram.data_a[46]
data[47] => altsyncram_cdk1:FIFOram.data_a[47]
data[48] => altsyncram_cdk1:FIFOram.data_a[48]
data[49] => altsyncram_cdk1:FIFOram.data_a[49]
data[50] => altsyncram_cdk1:FIFOram.data_a[50]
data[51] => altsyncram_cdk1:FIFOram.data_a[51]
data[52] => altsyncram_cdk1:FIFOram.data_a[52]
data[53] => altsyncram_cdk1:FIFOram.data_a[53]
data[54] => altsyncram_cdk1:FIFOram.data_a[54]
data[55] => altsyncram_cdk1:FIFOram.data_a[55]
data[56] => altsyncram_cdk1:FIFOram.data_a[56]
data[57] => altsyncram_cdk1:FIFOram.data_a[57]
data[58] => altsyncram_cdk1:FIFOram.data_a[58]
data[59] => altsyncram_cdk1:FIFOram.data_a[59]
data[60] => altsyncram_cdk1:FIFOram.data_a[60]
data[61] => altsyncram_cdk1:FIFOram.data_a[61]
data[62] => altsyncram_cdk1:FIFOram.data_a[62]
data[63] => altsyncram_cdk1:FIFOram.data_a[63]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_cdk1:FIFOram.q_b[0]
q[1] <= altsyncram_cdk1:FIFOram.q_b[1]
q[2] <= altsyncram_cdk1:FIFOram.q_b[2]
q[3] <= altsyncram_cdk1:FIFOram.q_b[3]
q[4] <= altsyncram_cdk1:FIFOram.q_b[4]
q[5] <= altsyncram_cdk1:FIFOram.q_b[5]
q[6] <= altsyncram_cdk1:FIFOram.q_b[6]
q[7] <= altsyncram_cdk1:FIFOram.q_b[7]
q[8] <= altsyncram_cdk1:FIFOram.q_b[8]
q[9] <= altsyncram_cdk1:FIFOram.q_b[9]
q[10] <= altsyncram_cdk1:FIFOram.q_b[10]
q[11] <= altsyncram_cdk1:FIFOram.q_b[11]
q[12] <= altsyncram_cdk1:FIFOram.q_b[12]
q[13] <= altsyncram_cdk1:FIFOram.q_b[13]
q[14] <= altsyncram_cdk1:FIFOram.q_b[14]
q[15] <= altsyncram_cdk1:FIFOram.q_b[15]
q[16] <= altsyncram_cdk1:FIFOram.q_b[16]
q[17] <= altsyncram_cdk1:FIFOram.q_b[17]
q[18] <= altsyncram_cdk1:FIFOram.q_b[18]
q[19] <= altsyncram_cdk1:FIFOram.q_b[19]
q[20] <= altsyncram_cdk1:FIFOram.q_b[20]
q[21] <= altsyncram_cdk1:FIFOram.q_b[21]
q[22] <= altsyncram_cdk1:FIFOram.q_b[22]
q[23] <= altsyncram_cdk1:FIFOram.q_b[23]
q[24] <= altsyncram_cdk1:FIFOram.q_b[24]
q[25] <= altsyncram_cdk1:FIFOram.q_b[25]
q[26] <= altsyncram_cdk1:FIFOram.q_b[26]
q[27] <= altsyncram_cdk1:FIFOram.q_b[27]
q[28] <= altsyncram_cdk1:FIFOram.q_b[28]
q[29] <= altsyncram_cdk1:FIFOram.q_b[29]
q[30] <= altsyncram_cdk1:FIFOram.q_b[30]
q[31] <= altsyncram_cdk1:FIFOram.q_b[31]
q[32] <= altsyncram_cdk1:FIFOram.q_b[32]
q[33] <= altsyncram_cdk1:FIFOram.q_b[33]
q[34] <= altsyncram_cdk1:FIFOram.q_b[34]
q[35] <= altsyncram_cdk1:FIFOram.q_b[35]
q[36] <= altsyncram_cdk1:FIFOram.q_b[36]
q[37] <= altsyncram_cdk1:FIFOram.q_b[37]
q[38] <= altsyncram_cdk1:FIFOram.q_b[38]
q[39] <= altsyncram_cdk1:FIFOram.q_b[39]
q[40] <= altsyncram_cdk1:FIFOram.q_b[40]
q[41] <= altsyncram_cdk1:FIFOram.q_b[41]
q[42] <= altsyncram_cdk1:FIFOram.q_b[42]
q[43] <= altsyncram_cdk1:FIFOram.q_b[43]
q[44] <= altsyncram_cdk1:FIFOram.q_b[44]
q[45] <= altsyncram_cdk1:FIFOram.q_b[45]
q[46] <= altsyncram_cdk1:FIFOram.q_b[46]
q[47] <= altsyncram_cdk1:FIFOram.q_b[47]
q[48] <= altsyncram_cdk1:FIFOram.q_b[48]
q[49] <= altsyncram_cdk1:FIFOram.q_b[49]
q[50] <= altsyncram_cdk1:FIFOram.q_b[50]
q[51] <= altsyncram_cdk1:FIFOram.q_b[51]
q[52] <= altsyncram_cdk1:FIFOram.q_b[52]
q[53] <= altsyncram_cdk1:FIFOram.q_b[53]
q[54] <= altsyncram_cdk1:FIFOram.q_b[54]
q[55] <= altsyncram_cdk1:FIFOram.q_b[55]
q[56] <= altsyncram_cdk1:FIFOram.q_b[56]
q[57] <= altsyncram_cdk1:FIFOram.q_b[57]
q[58] <= altsyncram_cdk1:FIFOram.q_b[58]
q[59] <= altsyncram_cdk1:FIFOram.q_b[59]
q[60] <= altsyncram_cdk1:FIFOram.q_b[60]
q[61] <= altsyncram_cdk1:FIFOram.q_b[61]
q[62] <= altsyncram_cdk1:FIFOram.q_b[62]
q[63] <= altsyncram_cdk1:FIFOram.q_b[63]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_vkb:rd_ptr_msb.sclr
sclr => cntr_cl7:usedw_counter.sclr
sclr => cntr_0lb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_cl7:usedw_counter.q[0]
usedw[1] <= cntr_cl7:usedw_counter.q[1]
usedw[2] <= cntr_cl7:usedw_counter.q[2]
usedw[3] <= cntr_cl7:usedw_counter.q[3]
usedw[4] <= cntr_cl7:usedw_counter.q[4]
usedw[5] <= cntr_cl7:usedw_counter.q[5]
usedw[6] <= cntr_cl7:usedw_counter.q[6]
usedw[7] <= cntr_cl7:usedw_counter.q[7]
wreq => valid_wreq.IN0


|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|altsyncram_cdk1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
clocken1 => ram_block1a57.ENA1
clocken1 => ram_block1a58.ENA1
clocken1 => ram_block1a59.ENA1
clocken1 => ram_block1a60.ENA1
clocken1 => ram_block1a61.ENA1
clocken1 => ram_block1a62.ENA1
clocken1 => ram_block1a63.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a40.ENA0
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a41.ENA0
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a42.ENA0
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a43.ENA0
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a44.ENA0
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a45.ENA0
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a46.ENA0
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a47.ENA0
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a48.ENA0
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a49.ENA0
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a50.ENA0
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a51.ENA0
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a52.ENA0
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a53.ENA0
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a54.ENA0
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a55.ENA0
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a56.ENA0
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a57.ENA0
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a58.ENA0
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a59.ENA0
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a60.ENA0
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a61.ENA0
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a62.ENA0
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a63.ENA0


|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|cmpr_ip8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|cmpr_ip8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|cntr_vkb:rd_ptr_msb
aclr => counter_reg_bit[6].IN0
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|cntr_cl7:usedw_counter
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|DE4Gen1x8If64|m_pcie_if_v2:u_pcie_if|myfifo:u_fifo|scfifo:scfifo_component|scfifo_raa1:auto_generated|a_dpfifo_2ha1:dpfifo|cntr_0lb:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


