

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_j_back4'
================================================================
* Date:           Sat Sep  2 22:24:41 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3074|     3074|  30.740 us|  30.740 us|  3074|  3074|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j_back4  |     3072|     3072|         2|          1|          1|  3072|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     49|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      31|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      31|     85|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln349_fu_83_p2   |         +|   0|  0|  12|          12|           1|
    |add_ln352_fu_98_p2   |         +|   0|  0|  23|          16|          16|
    |icmp_ln349_fu_77_p2  |      icmp|   0|  0|  12|          12|          12|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  49|          41|          31|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_back4_1  |   9|          2|   12|         24|
    |j_back4_fu_32               |   9|          2|   12|         24|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  36|          8|   26|         52|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln352_reg_123        |  16|   0|   16|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |j_back4_fu_32            |  12|   0|   12|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j_back4|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j_back4|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j_back4|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j_back4|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j_back4|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j_back4|  return value|
|sub_ln352      |   in|   16|     ap_none|                      sub_ln352|        scalar|
|v245_address0  |  out|   16|   ap_memory|                           v245|         array|
|v245_ce0       |  out|    1|   ap_memory|                           v245|         array|
|v245_we0       |  out|    1|   ap_memory|                           v245|         array|
|v245_d0        |  out|   32|   ap_memory|                           v245|         array|
|v170_address0  |  out|   12|   ap_memory|                           v170|         array|
|v170_ce0       |  out|    1|   ap_memory|                           v170|         array|
|v170_q0        |   in|   32|   ap_memory|                           v170|         array|
+---------------+-----+-----+------------+-------------------------------+--------------+

