Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/erid/Documents/Xilinx Projects/UdemyLab2ShiftRegister/test_Shift_Reg_isim_beh.exe -prj /home/erid/Documents/Xilinx Projects/UdemyLab2ShiftRegister/test_Shift_Reg_beh.prj work.test_Shift_Reg 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/erid/Documents/Xilinx Projects/UdemyLab2ShiftRegister/Shift_Reg.vhd" into library work
Parsing VHDL file "/home/erid/Documents/Xilinx Projects/UdemyLab2ShiftRegister/test_Shift_Reg.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 100936 KB
Fuse CPU Usage: 1070 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavior of entity Shift_Reg [shift_reg_default]
Compiling architecture test of entity test_shift_reg
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable /home/erid/Documents/Xilinx Projects/UdemyLab2ShiftRegister/test_Shift_Reg_isim_beh.exe
Fuse Memory Usage: 672484 KB
Fuse CPU Usage: 1160 ms
GCC CPU Usage: 1850 ms
