0,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v.out,1691,9402,918,6678,0,0,0,1132,154,0,0,2,15,40,40,0,7,17,0,0,0,140,37,313,52,2,2,0,0,0,0,0,0,61,5,0,0,0,0,3,1,0,0,0,0,0,0,31,27,0,0,147,17,0,0,0,0,0,9,0,0,0,15,35,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core.v.out,1503,8681,826,6182,0,0,0,995,148,0,0,1,12,40,40,0,1,13,0,0,0,118,36,312,52,2,1,0,0,0,0,0,0,42,1,0,0,0,0,2,1,0,0,0,0,0,0,11,24,0,0,114,14,0,0,0,0,0,9,0,0,0,13,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/control_unit.v.out,122,250,34,60,0,0,0,113,0,0,0,0,12,0,0,0,1,4,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,1,0,0,0,0,0,0,0,5,8,0,0,49,8,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
3,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/data_swap.v.out,11,198,7,194,0,0,0,5,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
4,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v.out,1336,8221,748,5916,0,0,0,879,148,0,0,1,0,40,40,0,0,9,0,0,0,116,35,312,52,1,1,0,0,0,0,0,0,20,1,0,0,0,0,1,1,0,0,0,0,0,0,6,16,0,0,65,6,0,0,0,0,0,9,0,0,0,12,27,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
5,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/host_interface.v.out,157,518,61,293,0,0,0,137,6,0,0,1,3,0,0,0,6,4,0,0,0,22,1,1,0,0,1,0,0,0,0,0,0,19,4,0,0,0,0,1,0,0,0,0,0,0,0,20,3,0,0,33,3,0,0,0,0,0,0,0,0,0,2,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
6,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/key_expander.v.out,36,770,21,606,0,0,0,27,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,10,0,1,1,0,0,0,0,0,0,3,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
7,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/mix_columns.v.out,45,432,25,272,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,27,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
8,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox.v.out,981,2058,525,1458,0,0,0,652,148,0,0,0,0,40,40,0,0,0,0,0,0,104,24,272,52,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
9,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v.out,244,490,130,340,0,0,0,163,37,0,0,0,0,10,10,0,0,0,0,0,0,26,6,68,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
10,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows.v.out,51,768,51,768,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
11,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ca_prng.v.out,270,439,13,182,0,0,0,293,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,224,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
12,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc.v.out,1473,6218,207,1260,0,0,0,1353,4,0,2,41,31,0,0,0,9,26,0,0,0,1,1,0,0,2,1,0,0,0,0,3,1,231,100,0,0,15,8,8,13,0,0,0,0,0,0,32,4,0,0,725,48,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
13,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_fsm.v.out,66,260,14,41,0,0,0,55,0,0,0,3,0,0,0,0,3,2,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,9,7,0,0,0,2,0,4,0,0,0,0,0,0,2,1,0,0,15,3,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
14,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_len_gen.v.out,8,33,6,31,0,0,0,3,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
15,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_levels.v.out,280,1669,39,251,0,0,0,268,0,0,2,17,0,0,0,0,2,3,0,0,0,1,0,0,0,2,1,0,0,0,0,2,1,19,61,0,0,0,4,6,6,0,0,0,0,0,0,16,2,0,0,88,15,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
16,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_run_befores.v.out,286,1571,46,338,0,0,0,261,0,0,0,16,1,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,32,0,0,15,2,1,3,0,0,0,0,0,0,4,0,0,0,119,4,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
17,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_total_coeffs.v.out,557,1592,32,160,0,0,0,549,4,0,0,5,28,0,0,0,0,13,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,134,0,0,0,0,0,1,0,0,0,0,0,0,0,2,1,0,0,339,14,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
18,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_total_zeros.v.out,222,715,16,61,0,0,0,217,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,29,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,164,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
19,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cfg_crc.v.out,15,23,7,11,0,0,0,14,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
20,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cr_div.v.out,1,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
21,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cr_div_submodules/cr_div.v.out,65,1089,15,273,2,4096,0,61,1,0,0,3,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,6,3,0,0,0,0,0,3,2,0,0,0,0,0,0,0,0,0,27,3,0,0,0,0,0,0,3,0,0,0,0,0,0,0,1,0,0,0,0,2,0,0,2,0,0,0,0,0
22,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb.v.out,612,11116,366,7098,0,0,0,426,9,0,0,4,100,0,0,0,6,16,0,0,0,124,4,16,0,0,0,0,0,0,0,0,0,27,8,0,0,0,0,0,0,0,0,0,0,0,0,40,15,0,0,29,10,0,0,0,0,0,0,4,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
24,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_comb.v.out,12,76,9,61,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,3,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
25,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_control_unit.v.out,108,155,23,35,0,0,0,102,0,0,0,3,0,0,0,0,4,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13,8,0,0,0,0,0,0,0,0,0,0,0,0,24,13,0,0,21,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
26,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v.out,382,9955,239,6323,0,0,0,281,9,0,0,0,100,0,0,0,2,3,0,0,0,119,0,16,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0
27,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_parallel.v.out,159,1112,112,808,0,0,0,94,8,0,0,0,23,0,0,0,0,0,0,0,0,47,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
28,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit.v.out,519,10275,290,6522,0,0,0,385,9,0,0,3,100,0,0,0,6,13,0,0,0,119,0,16,0,0,0,0,0,0,0,0,0,22,8,0,0,0,0,0,0,0,0,0,0,0,0,25,13,0,0,29,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0
29,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/host_interface.v.out,64,582,47,317,0,0,0,41,0,0,0,1,0,0,0,0,0,3,0,0,0,5,4,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,15,2,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
30,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu.v.out,1024,13444,375,7986,0,0,0,932,57,0,0,0,25,0,0,0,1,52,0,0,0,130,41,4,0,9,4,0,0,0,0,0,1,224,1,0,0,1,14,21,17,10,0,0,0,0,0,2,0,0,0,61,8,0,0,0,0,0,4,0,0,0,0,0,0,0,31,213,0,1,0,0,0,0,0,0,0,0,0,0,0
31,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_add.v.out,59,1330,34,819,0,0,0,51,0,0,0,0,2,0,0,0,0,5,0,0,0,2,1,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,3,3,2,0,0,0,0,0,0,1,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0
32,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_div.v.out,239,3751,82,2168,0,0,0,219,2,0,0,0,7,0,0,0,1,7,0,0,0,3,1,1,0,5,1,0,0,0,0,0,0,103,1,0,0,0,4,3,8,0,0,0,0,0,0,0,0,0,0,23,2,0,0,0,0,0,0,0,0,0,0,0,0,0,11,36,0,0,0,0,0,0,0,0,0,0,0,0,0
33,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_exceptions.v.out,199,1349,75,850,0,0,0,186,0,0,0,0,6,0,0,0,0,19,0,0,0,53,31,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,0,0,0,0,0,0,0
34,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_mul.v.out,267,3587,58,1940,0,0,0,260,54,0,0,0,5,0,0,0,0,6,0,0,0,53,1,1,0,2,1,0,0,0,0,0,0,52,0,0,0,0,2,12,3,10,0,0,0,0,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,1,0,0,0,0,0,0,0,0,0,0,0
35,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_round.v.out,34,644,22,394,0,0,0,25,0,0,0,0,1,0,0,0,0,2,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0
36,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_sub.v.out,135,1596,41,888,0,0,0,128,1,0,0,0,2,0,0,0,0,9,0,0,0,3,2,1,0,2,1,0,0,0,0,0,0,56,0,0,0,1,4,0,4,0,0,0,0,0,0,1,0,0,0,10,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0
37,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dpll-isdn.v.out,88,426,35,66,0,0,0,67,2,0,0,1,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,11,3,0,0,2,2,5,3,0,0,0,0,0,0,3,4,0,0,11,1,0,0,0,0,0,7,2,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
38,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dpll-isdn_submodules/freqdivider.v.out,13,93,5,11,0,0,0,10,1,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,2,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0
39,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dpll-isdn_submodules/phasecomparator.v.out,10,11,7,8,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
40,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dpll-isdn_submodules/randomwalkfilter.v.out,14,97,6,13,0,0,0,11,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,1,1,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0
41,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dpll-isdn_submodules/variableresetrandomwalkfilter.v.out,58,315,16,40,0,0,0,50,0,0,0,1,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,10,2,0,0,1,2,3,3,0,0,0,0,0,0,1,4,0,0,9,1,0,0,0,0,0,4,1,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
42,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v.out,144656,1199101,90303,824479,481,63406080,0,90796,3602,0,0,10,704,0,0,0,731,1448,0,0,0,4322,2880,1441,0,720,0,0,0,0,360,1080,360,14116,1447,0,0,0,10,1445,1453,0,0,0,0,0,0,1446,722,0,0,18438,1101,0,0,0,0,0,962,1,0,0,30658,377,0,0,0,0,0,0,0,0,481,0,0,481,0,0,0,0,0
43,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_cn.v.out,175,1166,100,629,0,0,0,139,7,0,0,0,0,0,0,0,1,1,0,0,0,7,6,4,0,2,0,0,0,0,1,2,1,3,3,0,0,0,0,3,2,0,0,0,0,0,0,4,1,0,0,35,0,0,0,0,0,0,0,0,0,0,55,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
44,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_edgetable.v.out,8684,8744,5,49,0,0,0,8680,0,0,0,0,701,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7976,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
45,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v.out,318,2216,129,500,0,0,0,269,2,0,0,10,3,0,0,0,11,7,0,0,0,2,0,1,0,0,0,0,0,0,0,0,0,20,7,0,0,0,10,5,13,0,0,0,0,0,0,6,2,0,0,75,20,0,0,0,0,0,0,1,0,0,57,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
46,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_muxreg.v.out,15,52,10,44,0,0,0,6,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
47,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_ram_behav.v.out,12,42,8,26,1,64,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
48,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v.out,5949,32861,3969,30071,0,0,0,2340,0,0,0,0,0,0,0,0,0,270,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1440,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,90,270,0,0,0,0,0,0,0,0,0,270,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
49,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v.out,107,625,79,462,0,0,0,57,3,0,0,0,0,0,0,0,1,0,0,0,0,5,2,0,0,0,0,0,0,0,0,1,0,2,1,0,0,0,0,1,2,0,0,0,0,0,0,0,1,0,0,11,0,0,0,0,0,0,0,0,0,0,27,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
50,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v.out,385,2641,293,1983,2,13056,0,185,9,0,0,0,0,0,0,0,3,0,0,0,0,15,6,0,0,0,0,0,0,0,0,3,0,6,3,0,0,0,0,3,6,0,0,0,0,0,0,0,3,0,0,39,0,0,0,0,0,0,4,0,0,0,81,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
51,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v.out,101230,168115,34874,95030,0,0,0,74261,14869,0,0,2,0,0,0,0,1,3,0,0,0,46926,12319,0,0,0,0,0,0,0,0,0,0,8,4,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,47,0,0,0,0,0,0,6,11,0,0,0,0,0,0,35,27,0,0,0,0,0,0,0,0,0,0,0,0,0
52,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3_add.v.out,29,32,9,12,0,0,0,22,4,0,0,0,0,0,0,0,0,0,0,0,0,14,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
53,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3_mult.v.out,21,24,7,10,0,0,0,16,4,0,0,0,0,0,0,0,0,0,0,0,0,10,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
54,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3_sub.v.out,32,38,12,18,0,0,0,22,4,0,0,0,0,0,0,0,0,0,0,0,0,14,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
55,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_add.v.out,2816,3686,876,1746,0,0,0,2134,388,0,0,0,0,0,0,0,0,0,0,0,0,1358,388,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
56,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_cubic.v.out,2642,3380,882,1620,0,0,0,1936,352,0,0,0,0,0,0,0,0,0,0,0,0,1232,352,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
57,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv.v.out,12780,25220,4560,15245,0,0,0,9229,2001,0,0,1,0,0,0,0,0,1,0,0,0,5804,1402,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,2,0,0,0,0,0,0,3,4,0,0,0,0,0,0,0,0,0,0,0,0,0
58,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_mult.v.out,15240,21200,5224,10798,0,0,0,11199,2352,0,0,0,0,0,0,0,0,0,0,0,0,7068,1770,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,1,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0
59,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_neg.v.out,2,388,2,388,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
60,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_sub.v.out,3107,4268,1167,2328,0,0,0,2134,388,0,0,0,0,0,0,0,0,0,0,0,0,1358,388,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
61,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func1.v.out,5202,7256,1870,3924,0,0,0,3724,784,0,0,0,0,0,0,0,0,0,0,0,0,2352,588,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
62,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v.out,36325,59552,12443,33498,0,0,0,26644,5481,0,0,1,0,0,0,0,0,1,0,0,0,16822,4302,0,0,0,0,0,0,0,0,0,0,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,2,3,0,0,0,0,0,0,8,9,0,0,0,0,0,0,0,0,0,0,0,0,0
63,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v.out,64009,98644,22347,54393,0,0,0,46385,9385,0,0,1,0,0,0,0,0,1,0,0,0,29323,7625,0,0,0,0,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,4,4,0,0,0,0,0,0,13,10,0,0,0,0,0,0,0,0,0,0,0,0,0
64,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func2.v.out,2,392,2,392,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
65,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func3.v.out,111,716,43,648,0,0,0,76,16,0,0,0,0,0,0,0,0,0,0,0,0,48,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
66,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func4.v.out,2061,2746,689,1374,0,0,0,1568,392,0,0,0,0,0,0,0,0,0,0,0,0,980,196,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
67,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func5.v.out,31,424,11,404,0,0,0,22,4,0,0,0,0,0,0,0,0,0,0,0,0,14,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
68,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func6.v.out,8,39,6,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
69,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func7.v.out,92,490,32,430,0,0,0,66,12,0,0,0,0,0,0,0,0,0,0,0,0,42,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
70,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func8.v.out,12315,14658,4301,6644,0,0,0,8990,1952,0,0,0,0,0,0,0,0,0,0,0,0,5668,1370,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
71,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func9.v.out,785,1943,9,1167,0,0,0,1165,0,0,0,0,0,0,0,0,0,0,0,0,0,777,388,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
72,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v.out,101166,163884,34829,91983,0,0,0,74221,14867,0,0,2,0,0,0,0,0,2,0,0,0,46923,12318,0,0,0,0,0,0,0,0,0,0,6,4,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,33,0,0,0,0,0,0,6,7,0,0,0,0,0,0,31,19,0,0,0,0,0,0,0,0,0,0,0,0,0
73,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/fast_antilog.v.out,71,188,6,101,0,0,0,69,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,63,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
74,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/fast_log.v.out,74,182,11,110,0,0,0,70,1,0,0,0,13,0,0,0,0,2,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,45,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
75,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/fpga-median.v.out,551,3637,472,3421,0,0,0,218,1,0,0,1,3,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,52,0,2,1,0,0,0,0,6,3,0,0,0,0,0,0,0,0,0,0,56,76,0,0,0,0,0,0,0,0,0,14,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
76,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/fpga-median_submodules/common_network.v.out,120,792,108,780,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
77,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/fpga-median_submodules/dff_3_pipe.v.out,8,50,8,50,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
78,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/fpga-median_submodules/node.v.out,6,34,5,33,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
79,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/fpga-median_submodules/pixel_network.v.out,81,508,71,498,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
80,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/fpga-median_submodules/state_machine.v.out,37,229,10,65,0,0,0,33,1,0,0,1,3,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,6,3,0,0,0,0,0,0,0,0,0,0,4,4,0,0,0,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
81,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/gng.v.out,421,2477,146,1906,0,0,0,464,62,0,0,1,0,0,0,0,0,1,0,0,0,1,56,5,0,0,0,0,0,0,0,0,0,262,0,0,0,0,0,4,0,2,0,0,0,0,0,0,0,0,0,31,2,0,0,0,0,0,24,0,0,0,0,0,0,0,10,3,0,0,0,0,0,0,0,0,0,0,0,0,0
82,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/gng_submodules/gng_coef.v.out,254,363,6,115,0,0,0,252,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,247,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
83,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/gng_submodules/gng_ctg.v.out,13,580,11,452,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,3,0,0,0,0,0,0,0,0,0,0,0,0,0
84,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/gng_submodules/gng_interp.v.out,401,1812,128,1369,0,0,0,454,62,0,0,1,0,0,0,0,0,1,0,0,0,1,56,0,0,0,0,0,0,0,0,0,0,262,0,0,0,0,0,4,0,2,0,0,0,0,0,0,0,0,0,31,2,0,0,0,0,0,24,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0
85,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/gng_submodules/gng_lzd.v.out,71,313,71,313,0,0,0,147,61,0,0,0,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
86,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/gng_submodules/gng_smul_16_18.v.out,8,171,7,137,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
87,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/gng_submodules/gng_smul_16_18_sadd_37.v.out,12,325,11,291,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
88,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mesi_isc.v.out,474,3983,215,2278,0,0,0,337,29,0,0,13,8,0,0,0,11,17,0,0,0,80,16,0,0,0,0,0,0,0,0,0,0,23,1,0,0,0,0,11,5,0,0,0,0,0,0,0,0,0,0,66,12,0,0,0,0,0,0,0,0,0,8,37,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
89,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v.out,60,467,21,242,0,0,0,51,0,0,0,4,0,0,0,0,2,6,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,6,2,0,0,0,0,0,0,0,0,0,1,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
90,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos.v.out,302,3019,129,1623,0,0,0,230,26,0,0,8,6,0,0,0,8,8,0,0,0,61,16,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,9,4,0,0,0,0,0,0,0,0,0,0,36,8,0,0,0,0,0,0,0,0,0,6,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
91,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v.out,100,700,31,328,0,0,0,86,10,0,0,0,6,0,0,0,0,0,0,0,0,29,16,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
92,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v.out,143,841,57,488,0,0,0,107,3,0,0,5,2,0,0,0,3,9,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,15,1,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,30,4,0,0,0,0,0,0,0,0,0,2,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
93,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad_cntl.v.out,65,147,18,55,0,0,0,56,3,0,0,1,2,0,0,0,1,3,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,2,0,0,0,0,0,0,0,0,0,1,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
94,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mod3_calc.v.out,73,100,29,56,0,0,0,51,0,0,0,0,10,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
95,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mod3_calc_submodules/mod3_adder.v.out,11,14,3,6,0,0,0,9,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
96,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mod3_calc_submodules/type_conv.v.out,8,9,3,4,0,0,0,6,0,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
97,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/nlprg.v.out,78,78,62,62,0,0,0,28,6,0,0,0,0,0,0,0,0,0,0,0,0,5,1,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
98,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing.v.out,494234,861572,152318,512680,0,0,0,380878,65819,0,0,9,0,0,0,0,1,1,0,0,0,239609,75120,0,0,0,0,0,0,0,0,0,0,19,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,48,60,0,0,0,0,0,0,82,44,0,0,0,0,0,0,0,0,0,0,0,0,0
99,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v.out,220704,386850,69013,232688,0,0,0,167688,29521,0,0,3,0,0,0,0,1,0,0,0,0,105636,32429,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,19,18,0,0,0,0,0,0,24,12,0,0,0,0,0,0,0,0,0,0,0,0,0
100,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add.v.out,5635,8536,1755,4656,0,0,0,4268,776,0,0,0,0,0,0,0,0,0,0,0,0,2716,776,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
101,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add3.v.out,11275,19012,3515,11252,0,0,0,8536,1552,0,0,0,0,0,0,0,0,0,0,0,0,5432,1552,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
102,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add4.v.out,16912,28324,5272,16684,0,0,0,12804,2328,0,0,0,0,0,0,0,0,0,0,0,0,8148,2328,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
103,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_cubic.v.out,5294,8895,1774,5375,0,0,0,3873,704,0,0,0,0,0,0,0,0,0,0,0,0,2464,704,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
104,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult.v.out,31534,49828,10258,28104,0,0,0,23832,4293,0,0,1,0,0,0,0,0,0,0,0,0,15022,4487,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,5,5,0,0,0,0,0,0,8,4,0,0,0,0,0,0,0,0,0,0,0,0,0
105,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mux6.v.out,3919,9330,39,5450,0,0,0,4268,0,0,0,0,0,0,0,0,0,0,0,0,0,2328,1940,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
106,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_neg.v.out,6,1552,6,1552,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
107,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_sub.v.out,6217,9700,2337,5820,0,0,0,4268,776,0,0,0,0,0,0,0,0,0,0,0,0,2716,776,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
108,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_add.v.out,8460,14550,2640,8730,0,0,0,6402,1164,0,0,0,0,0,0,0,0,0,0,0,0,4074,1164,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
109,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v.out,115202,190150,37398,108830,0,0,0,87474,16066,0,0,2,0,0,0,0,0,1,0,0,0,55032,16250,0,0,0,0,0,0,0,0,0,0,7,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,16,19,0,0,0,0,0,0,33,18,0,0,0,0,0,0,0,0,0,0,0,0,0
110,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult.v.out,67109,103921,20227,56622,0,0,0,51765,8949,0,0,1,0,0,0,0,0,0,0,0,0,32482,10307,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,4,8,0,0,0,0,0,0,6,3,0,0,0,0,0,0,0,0,0,0,0,0,0
111,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v.out,69478,115038,20264,65376,0,0,0,55270,8949,0,0,1,0,0,0,0,0,0,0,0,0,34810,11472,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,6,10,0,0,0,0,0,0,9,5,0,0,0,0,0,0,0,0,0,0,0,0,0
112,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v.out,71814,120280,20272,68290,0,0,0,57599,8949,0,0,1,0,0,0,0,0,0,0,0,0,35974,12636,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,6,11,0,0,0,0,0,0,9,5,0,0,0,0,0,0,0,0,0,0,0,0,0
113,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mux2.v.out,1169,2912,5,1748,0,0,0,1746,0,0,0,0,0,0,0,0,0,0,0,0,0,1164,582,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
114,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mux3.v.out,2335,4659,7,2331,0,0,0,2910,0,0,0,0,0,0,0,0,0,0,0,0,0,1746,1164,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
115,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_neg.v.out,14,3492,14,3492,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
116,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic.v.out,33382,59666,11182,37466,0,0,0,24424,4440,0,0,0,0,0,0,0,0,0,0,0,0,15540,4440,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
117,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v.out,135272,243541,40270,148060,0,0,0,104946,17486,0,0,2,0,0,0,0,0,0,0,0,0,65850,21560,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,9,12,0,0,0,0,0,0,11,6,0,0,0,0,0,0,0,0,0,0,0,0,0
119,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3_add1.v.out,4,6,2,4,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
124,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add3.v.out,5637,8342,1757,4462,0,0,0,4268,776,0,0,0,0,0,0,0,0,0,0,0,0,2716,776,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
125,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add4.v.out,8455,12416,2635,6596,0,0,0,6402,1164,0,0,0,0,0,0,0,0,0,0,0,0,4074,1164,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
129,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3.v.out,16841,26695,5269,14706,0,0,0,13153,2352,0,0,0,0,0,0,0,0,0,0,0,0,8232,2547,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,4,4,0,0,0,0,0,0,6,3,0,0,0,0,0,0,0,0,0,0,0,0,0
130,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mux3.v.out,783,1555,7,779,0,0,0,970,0,0,0,0,0,0,0,0,0,0,0,0,0,582,388,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
131,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mux6.v.out,1953,3304,13,1364,0,0,0,2134,0,0,0,0,0,0,0,0,0,0,0,0,0,1164,970,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
133,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_nine.v.out,5289,7537,1769,4017,0,0,0,3873,704,0,0,0,0,0,0,0,0,0,0,0,0,2464,704,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
143,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v.out,273499,470397,83283,275707,0,0,0,213174,36297,0,0,5,0,0,0,0,0,1,0,0,0,133971,42689,0,0,0,0,0,0,0,0,0,0,13,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,28,41,0,0,0,0,0,0,55,30,0,0,0,0,0,0,0,0,0,0,0,0,0
144,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing.v.out,90310,230192,28884,150817,1,76032,0,68690,14329,0,0,1,37,0,0,0,4,4,0,0,0,42985,10746,0,0,0,0,0,0,0,0,0,0,445,1,0,0,0,0,1,1,0,0,0,0,0,0,4,0,0,0,33,11,0,0,0,0,0,8,1,0,0,0,0,0,0,2,9,0,0,0,0,2,0,0,2,0,64,0,0,0
145,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/FSM.v.out,58,847,18,699,0,0,0,50,0,0,0,1,2,0,0,0,2,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,1,0,0,0,0,1,1,0,0,0,0,0,0,4,0,0,0,8,8,0,0,0,0,0,1,0,0,0,0,0,0,0,1,5,0,0,0,0,0,0,0,0,0,0,0,0,0
146,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v.out,89693,185843,28793,121384,0,0,0,68075,14329,0,0,0,1,0,0,0,1,0,0,0,0,42984,10746,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,3,0,0,0,0,0,0,0,0,0,0,0,0,0
147,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PPG.v.out,12456,16606,4154,8304,0,0,0,9488,2372,0,0,0,0,0,0,0,0,0,0,0,0,5930,1186,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
148,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/const_.v.out,12,2391,4,1196,0,0,0,10,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
152,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/f3m_add.v.out,17200,22534,5340,10674,0,0,0,13046,2372,0,0,0,0,0,0,0,0,0,0,0,0,8302,2372,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
153,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/mod_p.v.out,111,3688,43,3620,0,0,0,76,16,0,0,0,0,0,0,0,0,0,0,0,0,48,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
154,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/muxer.v.out,4,3565,4,3565,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
155,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/ram.v.out,20,14315,10,4799,1,76032,0,78,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,64,0,0,0
156,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/rom.v.out,460,524,3,39,0,0,0,458,0,0,0,0,32,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,423,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
157,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/select.v.out,6,21,6,21,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
158,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v.out,90294,224236,28871,147238,1,76032,0,68685,14329,0,0,1,37,0,0,0,3,4,0,0,0,42985,10746,0,0,0,0,0,0,0,0,0,0,445,1,0,0,0,0,1,1,0,0,0,0,0,0,4,0,0,0,31,11,0,0,0,0,0,8,0,0,0,0,0,0,0,2,8,0,0,0,0,2,0,0,2,0,64,0,0,0
159,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/v0.v.out,2,2372,2,2372,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
162,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/trigonometric_functions_in_double_fpu.v.out,722,3207,63,1294,0,0,0,682,7,0,0,1,12,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,561,0,0,0,0,7,0,6,0,0,1,0,0,0,4,10,0,0,38,7,0,0,0,0,0,9,1,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0
163,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/trigonometric_functions_in_double_fpu_submodules/cosecant_lut.v.out,105,325,6,101,0,0,0,101,0,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,92,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,4,1,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
166,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/trigonometric_functions_in_double_fpu_submodules/dividor.v.out,6,130,5,98,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
170,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform.v.out,6122,14728,3890,11445,0,0,0,2861,46,0,0,0,0,0,0,0,1,0,0,0,0,1085,447,1089,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,4,0,0,0,0,0,0,0,2,0,0,0,49,0,0,0,0,0,0,0,0,0,0,10,53,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0
171,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_1d_x8.v.out,2647,6385,1700,5014,0,0,0,1224,22,0,0,0,0,0,0,0,0,0,0,0,0,459,190,462,0,0,0,0,0,0,0,0,0,23,0,0,0,0,0,1,0,0,0,0,0,0,0,1,0,0,0,23,0,0,0,0,0,0,0,0,0,0,4,25,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
172,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v.out,210,472,136,379,0,0,0,95,2,0,0,0,0,0,0,0,0,0,0,0,0,36,14,37,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
173,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly_noFF.v.out,205,453,131,360,0,0,0,93,2,0,0,0,0,0,0,0,0,0,0,0,0,36,14,37,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
174,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/mtx_trps_8x8_dpsram.v.out,26,141,18,71,0,0,0,17,2,0,0,0,0,0,0,0,1,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,2,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
175,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8.v.out,2043,2682,2043,2682,0,0,0,608,0,0,0,0,0,0,0,0,0,0,0,0,0,288,96,224,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
176,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8_submodules/full_adder.v.out,16,16,16,16,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
177,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8_submodules/half_adder.v.out,4,4,4,4,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
178,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8_submodules/ripple_adder_12bit.v.out,218,281,218,281,0,0,0,60,0,0,0,0,0,0,0,0,0,0,0,0,0,24,12,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
179,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8_submodules/ripple_adder_4bit.v.out,72,81,72,81,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,8,4,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
180,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8_submodules/ripple_adder_6bit.v.out,106,121,106,121,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,12,6,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
181,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8_submodules/ripple_adder_8bit.v.out,150,189,150,189,0,0,0,40,0,0,0,0,0,0,0,0,0,0,0,0,0,16,8,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
182,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8_submodules/vedic2x2.v.out,16,21,16,21,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
183,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8_submodules/vedic4x4.v.out,361,458,361,458,0,0,0,112,0,0,0,0,0,0,0,0,0,0,0,0,0,56,16,40,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
184,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v.out,500,1600,284,983,3,17408,0,342,34,0,0,0,20,0,0,0,0,10,0,0,0,40,0,16,0,0,0,0,0,0,0,0,0,39,0,0,0,0,8,18,1,0,0,0,0,0,0,8,0,0,0,76,36,0,0,0,0,0,12,0,0,0,15,1,0,0,1,0,0,1,0,0,3,0,0,3,0,0,0,0,0
185,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/ACS.v.out,20,64,11,48,0,0,0,14,0,0,0,0,2,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,1,2,0,0,0,0,0,0,0,0,0,0,0,3,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
186,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/bmc000.v.out,7,10,7,10,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
194,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/decoder.v.out,456,1521,265,953,3,17408,0,310,33,0,0,0,18,0,0,0,0,9,0,0,0,40,0,16,0,0,0,0,0,0,0,0,0,31,0,0,0,0,8,17,1,0,0,0,0,0,0,8,0,0,0,63,34,0,0,0,0,0,12,0,0,0,11,1,0,0,1,0,0,1,0,0,3,0,0,3,0,0,0,0,0
195,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/encoder.v.out,30,56,9,15,0,0,0,25,0,0,0,0,2,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,2,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
196,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/mem.v.out,9,62,5,28,1,8192,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
197,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/mem_disp.v.out,9,27,5,14,1,1024,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
198,/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/tbu.v.out,85,155,13,31,0,0,0,79,17,0,0,0,2,0,0,0,0,1,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,12,18,0,0,0,0,0,3,0,0,0,1,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0
0,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v.out,17120,336366,6565,187642,9,33548,0,13859,312,0,32,119,336,0,0,0,25,220,0,0,0,837,773,129,0,0,0,0,0,0,0,71,25,4123,14,0,0,37,65,253,1029,32,0,0,0,0,0,151,41,0,0,4509,170,0,0,0,0,0,389,66,0,0,0,0,0,0,19,46,0,0,0,0,18,0,0,18,0,0,0,0,0
1,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/DataTransferUnit.v.out,409,25522,158,17012,4,4492,0,335,19,0,0,19,3,0,0,0,12,18,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,34,8,0,0,1,0,17,7,0,0,0,0,0,0,25,2,0,0,86,1,0,0,0,0,0,1,39,0,0,0,0,0,0,5,20,0,0,0,0,8,0,0,8,0,0,0,0,0
2,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v.out,16429,303315,6309,164319,5,29056,0,13304,290,0,32,97,330,0,0,0,6,197,0,0,0,837,773,129,0,0,0,0,0,0,0,67,24,4039,4,0,0,36,65,223,1016,32,0,0,0,0,0,119,11,0,0,4365,166,0,0,0,0,0,384,16,0,0,0,0,0,0,10,16,0,0,0,0,10,0,0,10,0,0,0,0,0
3,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v.out,480,8077,214,5911,0,0,0,463,2,0,0,1,10,0,0,0,6,4,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,72,4,0,0,3,1,30,7,0,0,0,0,0,0,23,11,0,0,89,4,0,0,0,0,0,163,5,0,0,0,0,0,0,10,15,0,0,0,0,0,0,0,0,0,0,0,0,0
4,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/MarshallerController.v.out,232,1700,49,483,0,0,0,217,2,0,0,3,3,0,0,0,7,5,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,50,2,0,0,0,0,13,6,0,0,0,0,0,0,5,28,0,0,58,3,0,0,0,0,0,4,11,0,0,0,0,0,0,4,10,0,0,0,0,0,0,0,0,0,0,0,0,0
5,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo.v.out,45,206,22,92,1,28,0,33,0,0,0,0,0,0,0,0,2,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,3,1,0,0,0,0,0,0,4,0,0,0,8,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
6,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/assemble.v.out,16,257,12,163,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
7,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/div_24b.v.out,75,2076,28,1247,0,0,0,94,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,23,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
8,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/dual_port_ram.v.out,17,2603,9,1047,1,2560,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
9,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/exponent.v.out,10,130,5,32,0,0,0,6,0,0,0,0,1,0,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
10,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/flag.v.out,10,14,7,11,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
11,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpmul.v.out,344,4098,157,1978,0,0,0,239,7,0,1,3,10,0,0,0,0,6,0,0,0,26,24,4,0,0,0,0,0,0,0,0,0,77,0,0,0,1,1,4,3,1,0,0,0,0,0,0,0,0,0,67,3,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
12,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v.out,126,1419,11,243,0,0,0,148,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,46,0,0,0,0,1,2,27,0,0,0,0,0,0,3,0,0,0,61,2,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
13,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_div.v.out,137,3170,40,1442,0,0,0,176,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,24,0,0,0,0,1,0,1,49,0,0,0,0,0,0,0,0,0,0,94,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
14,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/memcmd_fifo.v.out,45,494,22,281,1,112,0,33,0,0,0,0,0,0,0,0,2,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,3,1,0,0,0,0,0,0,4,0,0,0,8,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
15,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/mult_add.v.out,480,5779,178,2483,0,0,0,389,9,0,1,3,10,0,0,0,0,6,0,0,0,26,24,4,0,0,0,0,0,0,0,2,0,123,0,0,0,1,2,6,30,1,0,0,0,0,0,3,0,0,0,128,5,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
16,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/multiply_a.v.out,4,97,4,97,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
17,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/normalize.v.out,7,148,4,98,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
18,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/prenorm.v.out,108,1792,14,210,0,0,0,98,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,48,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
19,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/preprocess.v.out,31,153,23,145,0,0,0,21,0,0,0,2,4,0,0,0,0,4,0,0,0,8,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
20,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/ram.v.out,28,16559,20,10401,1,7168,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
24,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/rfifo.v.out,90,2045,22,1568,1,256,0,93,15,0,0,15,0,0,0,0,2,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,4,1,0,0,0,0,0,0,3,0,0,0,8,0,0,0,0,0,0,0,21,0,0,0,0,0,0,1,0,0,0,0,0,2,0,0,2,0,0,0,0,0
25,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/round.v.out,45,327,22,211,0,0,0,34,4,0,0,1,4,0,0,0,0,1,0,0,0,10,9,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
26,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/shift.v.out,47,472,11,374,0,0,0,42,1,0,1,0,1,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,31,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
27,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/special.v.out,24,206,14,136,0,0,0,17,1,0,0,0,0,0,0,0,0,0,0,0,0,2,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
28,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/top_ram.v.out,26,557,18,341,1,384,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
29,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/wfifo.v.out,80,15526,23,8292,1,4096,0,67,0,0,0,0,0,0,0,0,3,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,1,0,0,0,0,4,1,0,0,0,0,0,0,4,0,0,0,24,0,0,0,0,0,0,0,6,0,0,0,0,0,0,1,0,0,0,0,0,2,0,0,2,0,0,0,0,0
30,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng.v.out,32760,660463,12389,369287,9,74576,0,26507,616,0,64,231,664,0,0,0,25,412,0,0,0,1669,1541,257,0,0,0,0,0,0,0,135,25,8155,14,0,0,69,129,445,1989,64,0,0,0,0,0,247,41,0,0,8653,330,0,0,0,0,0,549,82,0,0,0,0,0,0,19,46,0,0,0,0,18,0,0,18,0,0,0,0,0
31,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/DataTransferUnit.v.out,489,48287,158,32520,4,8592,0,431,35,0,0,35,3,0,0,0,12,18,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,66,8,0,0,1,0,17,7,0,0,0,0,0,0,25,2,0,0,102,1,0,0,0,0,0,1,55,0,0,0,0,0,0,5,20,0,0,0,0,8,0,0,8,0,0,0,0,0
32,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v.out,31989,599113,12133,324929,5,65984,0,25856,578,0,64,193,658,0,0,0,6,389,0,0,0,1669,1541,257,0,0,0,0,0,0,0,131,24,8039,4,0,0,68,129,415,1976,64,0,0,0,0,0,215,11,0,0,8493,326,0,0,0,0,0,544,16,0,0,0,0,0,0,10,16,0,0,0,0,10,0,0,10,0,0,0,0,0
33,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LUControl.v.out,520,13346,214,10698,0,0,0,503,2,0,0,1,18,0,0,0,6,4,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,104,4,0,0,3,1,30,7,0,0,0,0,0,0,23,11,0,0,89,4,0,0,0,0,0,163,5,0,0,0,0,0,0,10,15,0,0,0,0,0,0,0,0,0,0,0,0,0
34,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/MarshallerController.v.out,232,1720,49,496,0,0,0,217,2,0,0,3,3,0,0,0,7,5,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,50,2,0,0,0,0,13,6,0,0,0,0,0,0,5,28,0,0,58,3,0,0,0,0,0,4,11,0,0,0,0,0,0,4,10,0,0,0,0,0,0,0,0,0,0,0,0,0
35,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/addr_fifo.v.out,45,221,22,101,1,32,0,33,0,0,0,0,0,0,0,0,2,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,3,1,0,0,0,0,0,0,4,0,0,0,8,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
50,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/ram.v.out,28,33077,20,20773,1,16384,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
54,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/rfifo.v.out,138,3119,22,2593,1,256,0,157,31,0,0,31,0,0,0,0,2,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,31,0,0,0,0,0,4,1,0,0,0,0,0,0,3,0,0,0,8,0,0,0,0,0,0,0,37,0,0,0,0,0,0,1,0,0,0,0,0,2,0,0,2,0,0,0,0,0
58,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/top_ram.v.out,26,569,18,349,1,448,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
59,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/wfifo.v.out,112,30904,23,16485,1,8192,0,99,0,0,0,0,0,0,0,0,3,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,31,1,0,0,0,0,4,1,0,0,0,0,0,0,4,0,0,0,40,0,0,0,0,0,0,0,6,0,0,0,0,0,0,1,0,0,0,0,0,2,0,0,2,0,0,0,0,0
60,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v.out,5382,92774,2197,51032,9,6788,0,4357,84,0,8,35,90,0,0,0,25,76,0,0,0,205,189,33,0,0,0,0,0,0,0,23,25,1099,14,0,0,13,17,109,309,8,0,0,0,0,0,79,41,0,0,1401,50,0,0,0,0,0,269,54,0,0,0,0,0,0,19,46,0,0,0,0,18,0,0,18,0,0,0,0,0
61,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v.out,349,8392,158,5356,4,1412,0,263,7,0,0,7,3,0,0,0,12,18,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,10,8,0,0,1,0,17,7,0,0,0,0,0,0,25,2,0,0,74,1,0,0,0,0,0,1,27,0,0,0,0,0,0,5,20,0,0,0,0,8,0,0,8,0,0,0,0,0
62,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v.out,4751,81041,1941,43539,5,5376,0,3874,74,0,8,25,84,0,0,0,6,53,0,0,0,205,189,33,0,0,0,0,0,0,0,19,24,1039,4,0,0,12,17,79,296,8,0,0,0,0,0,47,11,0,0,1269,46,0,0,0,0,0,264,16,0,0,0,0,0,0,10,16,0,0,0,0,10,0,0,10,0,0,0,0,0
63,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v.out,450,3829,214,2097,0,0,0,433,2,0,0,1,4,0,0,0,6,4,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,48,4,0,0,3,1,30,7,0,0,0,0,0,0,23,11,0,0,89,4,0,0,0,0,0,163,5,0,0,0,0,0,0,10,15,0,0,0,0,0,0,0,0,0,0,0,0,0
64,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/MarshallerController.v.out,232,1660,49,457,0,0,0,217,2,0,0,3,3,0,0,0,7,5,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,50,2,0,0,0,0,13,6,0,0,0,0,0,0,5,28,0,0,58,3,0,0,0,0,0,4,11,0,0,0,0,0,0,4,10,0,0,0,0,0,0,0,0,0,0,0,0,0
65,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v.out,45,176,22,74,1,20,0,33,0,0,0,0,0,0,0,0,2,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,3,1,0,0,0,0,0,0,4,0,0,0,8,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
71,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/fpmul.v.out,343,4097,157,1978,0,0,0,237,7,0,1,3,10,0,0,0,0,6,0,0,0,25,23,4,0,0,0,0,0,0,0,0,0,77,0,0,0,1,1,4,3,1,0,0,0,0,0,0,0,0,0,67,3,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
75,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/mult_add.v.out,479,5778,178,2483,0,0,0,387,9,0,1,3,10,0,0,0,0,6,0,0,0,25,23,4,0,0,0,0,0,0,0,2,0,123,0,0,0,1,2,6,30,1,0,0,0,0,0,3,0,0,0,128,5,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
80,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/ram.v.out,28,4163,20,2617,1,1280,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
84,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/rfifo.v.out,54,1237,22,798,1,256,0,45,3,0,0,3,0,0,0,0,2,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,4,1,0,0,0,0,0,0,3,0,0,0,8,0,0,0,0,0,0,0,9,0,0,0,0,0,0,1,0,0,0,0,0,2,0,0,2,0,0,0,0,0
88,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/top_ram.v.out,26,533,18,325,1,256,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
89,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/wfifo.v.out,56,3990,23,2146,1,1024,0,43,0,0,0,0,0,0,0,0,3,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,1,0,0,0,0,4,1,0,0,0,0,0,0,4,0,0,0,12,0,0,0,0,0,0,0,6,0,0,0,0,0,0,1,0,0,0,0,0,2,0,0,2,0,0,0,0,0
90,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/and_latch.v.out,5,5,4,4,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
91,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core.v.out,3357,42040,1102,20390,16,305152,0,2878,22,0,0,39,17,0,0,0,70,144,0,0,0,32,3,3,0,0,0,0,0,0,0,6,1,505,30,0,0,2,2,32,4,0,0,0,0,0,0,436,173,0,0,1054,9,0,0,0,0,0,15,201,0,0,0,0,0,0,0,18,28,0,0,0,16,0,0,16,0,0,0,0,0
92,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_alu.v.out,56,786,27,477,0,0,0,41,2,0,0,0,1,0,0,0,0,5,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,2,0,0,0,0,0,0,0,5,1,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
93,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_barrel_shift.v.out,262,5493,38,597,0,0,0,240,0,0,0,0,1,0,0,0,0,7,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,70,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,158,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
94,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_coprocessor.v.out,37,336,19,287,0,0,0,26,1,0,0,5,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,1,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
95,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_dcache.v.out,332,7138,116,3450,8,152576,0,295,1,0,0,6,3,0,0,0,5,9,0,0,0,0,1,1,0,0,0,0,0,0,0,1,0,27,8,0,0,0,0,2,0,0,0,0,0,0,0,58,32,0,0,98,3,0,0,0,0,0,1,18,0,0,0,0,0,0,0,5,0,0,0,0,8,0,0,8,0,0,0,0,0
96,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v.out,1092,5245,207,1104,0,0,0,1063,4,0,0,7,8,0,0,0,24,33,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,184,14,0,0,0,2,15,0,0,0,0,0,0,0,182,77,0,0,409,0,0,0,0,0,0,0,71,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0
97,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v.out,994,14516,317,5031,0,0,0,844,8,0,0,4,3,0,0,0,31,42,0,0,0,14,1,1,0,0,0,0,0,0,0,0,1,202,3,0,0,0,0,10,1,0,0,0,0,0,0,81,25,0,0,357,3,0,0,0,0,0,5,47,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0
98,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_fetch.v.out,325,6020,120,3209,8,152576,0,278,1,0,0,7,2,0,0,0,3,13,0,0,0,0,0,1,0,0,0,0,0,0,0,3,0,48,5,0,0,1,0,2,0,0,0,0,0,0,0,38,16,0,0,95,2,0,0,0,0,0,3,15,0,0,0,0,0,0,0,4,3,0,0,0,8,0,0,8,0,0,0,0,0
99,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_icache.v.out,206,5275,92,2710,8,152576,0,176,1,0,0,7,2,0,0,0,3,6,0,0,0,0,0,1,0,0,0,0,0,0,0,1,0,15,5,0,0,0,0,2,0,0,0,0,0,0,0,28,7,0,0,56,2,0,0,0,0,0,2,15,0,0,0,0,0,0,0,4,3,0,0,0,8,0,0,8,0,0,0,0,0
100,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v.out,498,8174,171,4252,8,152576,0,436,1,0,0,6,3,0,0,0,5,24,0,0,0,0,1,1,0,0,0,0,0,0,0,3,0,60,8,0,0,1,0,2,0,0,0,0,0,0,0,86,43,0,0,140,3,0,0,0,0,0,7,21,0,0,0,0,0,0,0,5,0,0,0,0,8,0,0,8,0,0,0,0,0
101,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_multiply.v.out,46,665,21,425,0,0,0,37,2,0,0,3,0,0,0,0,1,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,5,1,0,0,0,0,4,0,0,0,0,0,0,0,3,1,0,0,8,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0
102,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v.out,314,5009,91,2012,0,0,0,280,2,0,0,0,0,0,0,0,27,8,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,65,1,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,106,3,0,0,0,0,0,0,27,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
103,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_full.v.out,210,4632,11,209,0,0,0,204,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,137,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
104,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_quick.v.out,34,680,11,209,0,0,0,28,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
105,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v.out,283,5955,141,4714,0,0,0,223,7,0,0,10,1,0,0,0,7,30,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,3,3,0,0,0,0,0,0,47,10,0,0,51,0,0,0,0,0,0,0,37,0,0,0,0,0,0,0,9,3,0,0,0,0,0,0,0,0,0,0,0,0
106,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v.out,71,1211,32,980,0,0,0,62,2,0,0,3,0,0,0,0,2,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,1,1,0,0,0,0,0,0,14,3,0,0,12,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
107,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_write_back.v.out,12,166,12,166,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
108,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/single_port_ram_128_8.v.out,9,658,5,266,1,32768,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
109,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/single_port_ram_21_8.v.out,9,123,5,52,1,5376,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
110,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v.out,53143,115194,6303,54923,0,0,0,50892,4341,0,0,160,776,0,0,0,11,1348,0,0,0,31988,2262,0,0,0,0,0,0,0,0,200,0,4831,80,0,0,0,178,213,371,11,0,0,0,0,0,0,0,0,0,2696,147,0,0,0,0,0,1181,0,0,0,0,0,0,0,9,0,0,89,0,0,0,0,0,0,0,0,0,0,0
111,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/add_sub27.v.out,7,139,5,83,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
112,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter.v.out,150,296,3,102,0,0,0,148,49,0,0,0,0,0,0,0,0,1,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0
113,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter_new.v.out,174,344,3,118,0,0,0,172,57,0,0,0,0,0,0,0,0,1,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0
115,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/b_right_shifter_new.v.out,87,169,3,59,0,0,0,85,28,0,0,0,0,0,0,0,0,1,0,0,0,27,0,0,0,0,0,0,0,0,0,0,0,27,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0
116,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/delay5.v.out,4,97,4,97,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
117,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/except.v.out,61,179,31,149,0,0,0,52,0,0,0,2,6,0,0,0,0,6,0,0,0,13,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
118,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_add.v.out,2711,5795,314,2749,0,0,0,2599,233,0,0,8,52,0,0,0,0,63,0,0,0,1606,101,0,0,0,0,0,0,0,0,10,0,274,4,0,0,0,10,9,18,0,0,0,0,0,0,0,0,0,0,137,9,0,0,0,0,0,59,0,0,0,0,0,0,0,1,0,0,5,0,0,0,0,0,0,0,0,0,0,0
119,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v.out,2603,5491,306,2504,0,0,0,2499,204,0,0,8,28,0,0,0,1,71,0,0,0,1594,123,0,0,0,0,0,0,0,0,10,0,215,4,0,0,0,8,12,19,1,0,0,0,0,0,0,0,0,0,133,6,0,0,0,0,0,58,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0
120,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/mul_r2.v.out,6,193,5,145,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
121,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/post_norm.v.out,2303,4074,145,1377,0,0,0,2268,204,0,0,5,12,0,0,0,0,41,0,0,0,1545,83,0,0,0,0,0,0,0,0,9,0,209,4,0,0,0,7,8,15,0,0,0,0,0,0,0,0,0,0,117,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0
122,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm.v.out,237,749,55,541,0,0,0,219,29,0,0,0,32,0,0,0,0,9,0,0,0,40,6,0,0,0,0,0,0,0,0,1,0,65,0,0,0,0,3,0,2,0,0,0,0,0,0,0,0,0,0,15,4,0,0,0,0,0,11,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0,0,0,0,0,0,0
123,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v.out,82,349,34,227,0,0,0,75,0,0,0,0,8,0,0,0,0,9,0,0,0,15,8,0,0,0,0,0,0,0,0,1,0,5,0,0,0,0,1,4,4,0,0,0,0,0,0,0,0,0,0,13,1,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
124,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pri_encoder.v.out,1371,1663,3,60,0,0,0,1369,49,0,0,0,0,0,0,0,0,1,0,0,0,1224,0,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0
125,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v.out,1797,9110,161,2085,0,0,0,1768,14,0,0,68,8,0,0,0,40,3,0,0,0,24,0,0,0,0,0,0,0,0,0,282,12,44,176,0,0,12,37,40,268,0,0,0,0,0,0,15,227,0,0,329,85,0,0,0,0,0,0,83,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0
126,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge_submodules/divider.v.out,39,422,39,422,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
127,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v.out,2547,12628,715,7290,1,320,0,2137,194,0,0,10,165,0,0,0,18,23,0,0,0,837,51,0,0,0,0,0,0,0,0,9,0,130,8,0,0,0,0,24,10,0,0,0,0,0,0,0,11,0,0,327,27,0,0,0,0,0,0,18,0,0,0,0,0,0,111,32,0,130,0,0,1,0,0,1,0,0,0,0,0
128,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v.out,436,2161,119,1254,0,0,0,373,44,0,0,0,23,0,0,0,3,4,0,0,0,127,7,0,0,0,0,0,0,0,0,1,0,29,3,0,0,0,0,7,4,0,0,0,0,0,0,0,0,0,0,56,6,0,0,0,0,0,0,1,0,0,0,0,0,0,28,0,0,30,0,0,0,0,0,0,0,0,0,0,0
129,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/listhandler.v.out,443,939,44,277,0,0,0,423,28,0,0,0,48,0,0,0,0,4,0,0,0,257,7,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,31,3,0,0,0,0,0,0,3,0,0,0,0,0,0,8,0,0,13,0,0,0,0,0,0,0,0,0,0,0
130,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/onlyonecycle.v.out,24,61,8,10,0,0,0,21,3,0,0,0,0,0,0,0,0,1,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,3,0,0,0,0,0,0,0,0,0,0,0
131,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/rayinterface.v.out,33,153,18,128,0,0,0,24,1,0,0,1,1,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,4,0,0,0,0,0,0,0,0,0,0,0,0,0
132,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultcounter.v.out,15,52,9,15,0,0,0,10,0,0,0,0,0,0,0,0,2,1,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
133,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v.out,73,574,40,535,0,0,0,69,10,0,0,0,1,0,0,0,0,1,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,18,0,0,0,0,0,0,0,0,0,0,0
134,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v.out,96,477,46,386,0,0,0,68,10,0,0,2,4,0,0,0,0,1,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,3,3,0,0,0,0,0,0,8,0,0,0,0,0,0,4,2,0,4,0,0,0,0,0,0,0,0,0,0,0
135,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/single_port_ram.v.out,9,1302,5,524,1,2560,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
136,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/sortedstack.v.out,170,1964,32,493,0,0,0,163,7,0,0,7,0,0,0,0,6,1,0,0,0,0,8,0,0,0,0,0,0,0,0,7,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,98,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0
137,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/spram.v.out,7,67,7,67,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
138,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/spramblock.v.out,14,258,10,152,1,320,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
139,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller.v.out,97,747,27,507,0,0,0,86,10,0,0,0,11,0,0,0,0,1,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,14,3,0,0,0,0,0,0,1,0,0,0,0,0,0,4,0,0,12,0,0,0,0,0,0,0,0,0,0,0
140,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/vblockramcontroller.v.out,90,570,31,346,1,320,0,72,9,0,0,0,6,0,0,0,1,1,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,15,1,0,0,0,0,0,0,1,0,0,0,0,0,0,4,0,0,7,0,0,1,0,0,1,0,0,0,0,0
141,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/ch_intrinsics.v.out,82,747,38,573,1,40,0,64,1,0,0,8,3,0,0,0,3,1,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,15,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,3,0,0,0,0,0,1,10,0,0,0,0,0,0,0,1,0,6,0,0,1,0,0,1,0,0,0,0,0
142,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/ch_intrinsics_submodules/memory_controller.v.out,22,176,16,145,1,40,0,14,0,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,4,0,0,1,0,0,1,0,0,0,0,0
144,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/diffeq1.v.out,36,842,15,387,0,0,0,29,2,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,2,2,5,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,3,0,0,0,0,0,0,1,3,0,0,0,0,0,0,0,0,0,0,0,0,0
145,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/diffeq2.v.out,17,451,8,194,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,2,2,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
146,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v.out,5822,231931,2730,65784,6,108544,0,4903,402,0,2,18,23,0,0,0,13,29,0,0,0,57,25,4,0,3,1,0,0,0,0,12,1,1424,10,0,0,1,9,486,5,104,0,0,0,0,0,62,3,0,0,999,47,0,0,0,0,0,675,48,0,0,0,0,0,0,223,109,1,15,0,0,12,0,0,80,0,0,0,0,0
147,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/ExpLUT.v.out,131,168,2,39,0,0,0,130,0,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,127,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
148,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FP8LUT2.v.out,258,280,2,24,0,0,0,257,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,255,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
149,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub.v.out,233,1761,150,1360,0,0,0,160,10,0,0,3,13,0,0,0,0,7,0,0,0,18,13,4,0,0,0,0,0,0,0,1,0,9,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,28,37,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,3,0,0,0,0,0,0,0,0,0,0,0
150,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignModule.v.out,8,71,8,71,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
151,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignShift1.v.out,11,114,9,112,0,0,0,11,1,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
152,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignShift2.v.out,11,63,5,57,0,0,0,17,0,0,0,0,2,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
153,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_ExceptionModule.v.out,23,61,13,51,0,0,0,15,2,0,0,1,2,0,0,0,0,1,0,0,0,4,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
154,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_ExecutionModule.v.out,13,84,10,49,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
155,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeModule.v.out,16,116,4,56,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
156,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v.out,26,175,7,140,0,0,0,41,3,0,0,0,4,0,0,0,0,2,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0
157,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift2.v.out,14,62,13,61,0,0,0,6,0,0,0,0,2,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
158,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_PrealignModule.v.out,30,295,16,95,0,0,0,19,2,0,0,2,2,0,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
159,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_RoundModule.v.out,36,130,20,78,0,0,0,22,2,0,0,0,0,0,0,0,0,0,0,0,0,7,5,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
160,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPLUT1.v.out,34,53,2,21,0,0,0,33,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,31,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
161,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/align.v.out,4,49,3,33,0,0,0,2,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
162,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/align_t.v.out,6,87,5,55,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
163,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/am_shift.v.out,3,37,3,37,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
164,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/am_shift_t.v.out,8,87,4,56,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,1,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
165,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/comparator.v.out,63,247,14,74,0,0,0,55,9,0,0,0,0,0,0,0,0,0,0,0,0,9,2,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,2,2,0,0,0,0,0,0,0,4,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0
166,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/divideby8.v.out,3,48,3,48,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
167,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/dpram.v.out,17,10263,9,4109,1,32768,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
168,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/dpram_small.v.out,17,199,9,85,1,8192,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
169,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/dpram_t.v.out,17,5147,9,2063,1,32768,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
170,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/exception.v.out,15,124,8,51,0,0,0,10,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,2,0,0,0,0,0,0,0,1,2,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
171,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/expunit.v.out,152,533,19,323,0,0,0,144,2,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,3,0,1,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
172,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/final_out.v.out,7,58,5,49,0,0,0,5,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
173,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/final_out_t.v.out,10,111,4,78,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,2,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
174,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/fixed_point_addsub.v.out,17,206,9,89,0,0,0,10,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,2,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
175,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/float_to_int_fp16.v.out,39,531,26,375,0,0,0,16,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,1,1,0,0,0,1,1,0,2,0,0,0,0,0,0,3,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
176,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/int_to_float_fp16.v.out,53,473,39,340,0,0,0,29,2,0,1,0,0,0,0,0,1,5,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,1,2,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
177,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v.out,633,3271,235,2293,0,0,0,499,13,0,2,3,13,0,0,0,1,14,0,0,0,18,13,4,0,1,1,0,0,0,0,1,1,297,0,0,0,1,1,11,5,0,0,0,0,0,0,4,2,0,0,43,39,0,0,0,0,0,0,4,0,0,0,0,0,0,4,0,0,3,0,0,0,0,0,0,0,0,0,0,0
178,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/lzc.v.out,9,57,6,54,0,0,0,10,2,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
179,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v.out,302,1203,100,505,0,0,0,233,38,0,0,1,0,0,0,0,0,0,0,0,0,36,8,0,0,0,0,0,0,0,0,8,0,0,4,0,0,0,8,8,0,0,0,0,0,0,0,19,0,0,0,87,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,12,0,0,0,0,0,0,0,0,0,0,0
180,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub.v.out,83,990,51,522,0,0,0,40,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,8,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
181,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode3_exp.v.out,620,2264,88,1424,0,0,0,576,8,0,0,0,4,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,512,0,0,0,0,0,12,0,4,0,0,0,0,0,0,0,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0
182,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode4_adder_tree.v.out,103,1130,59,575,0,0,0,56,9,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,11,0,0,0,17,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
183,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode5_ln.v.out,640,3308,242,2330,0,0,0,499,13,0,2,3,13,0,0,0,1,14,0,0,0,18,13,4,0,1,1,0,0,0,0,1,1,297,0,0,0,1,1,11,5,0,0,0,0,0,0,4,2,0,0,43,39,0,0,0,0,0,0,4,0,0,0,0,0,0,4,0,0,3,0,0,0,0,0,0,0,0,0,0,0
186,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/qadd2.v.out,3,48,3,48,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
187,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/signedmul.v.out,21,278,14,181,0,0,0,20,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,0,1,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,7,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
188,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v.out,2725,14938,831,9095,0,0,0,2217,108,0,2,11,21,0,0,0,10,22,0,0,0,57,21,4,0,1,1,0,0,0,0,12,1,1324,9,0,0,1,9,94,5,8,0,0,0,0,0,62,2,0,0,239,47,0,0,0,0,0,3,8,0,0,0,0,0,0,23,97,0,15,0,0,0,0,0,0,0,0,0,0,0
189,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/sub.v.out,2,10,2,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
190,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/sub2.v.out,3,42,2,10,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
191,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/sub_t.v.out,3,44,2,12,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
192,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/two_comp_t.v.out,4,85,3,57,0,0,0,2,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
193,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_add.v.out,272,5330,272,5330,0,0,0,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,63,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
194,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_add_32.v.out,136,2642,136,2642,0,0,0,40,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,31,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
195,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul.v.out,1349,20866,901,14658,0,0,0,1280,192,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,192,0,64,0,0,0,0,0,0,0,0,0,192,0,0,0,0,0,0,448,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0
196,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul_32.v.out,677,10434,453,7330,0,0,0,640,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,96,0,32,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,224,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0
197,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v.out,62,2519,10,277,1,1024,0,62,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,8,0,0,0,0,0
198,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram_2.v.out,398,134347,10,2121,1,1024,0,454,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,384,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,64,0,0,0,0,0
199,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v.out,11734,153967,11464,153697,0,0,0,7865,198,0,0,0,1,0,0,0,0,0,0,0,0,72,129,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,1519,1837,125,0,0,0,0,0,0,0,0,0,533,0,0,0,0,0,0,274,2980,0,0,0,0,0,0,0,69,0,0,0,0,0,0,0,0,0,0,0,0,0
200,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v.out,1046,16991,1046,16991,0,0,0,1029,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,251,348,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,65,301,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
201,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v.out,1374,21744,1374,21744,0,0,0,1327,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,339,459,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,33,464,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
202,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v.out,3061,48616,3061,48616,0,0,0,2974,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,719,956,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,33,1234,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
203,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v.out,393,6078,393,6078,0,0,0,348,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,71,73,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,6,193,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
204,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_10ns_26_2_0.v.out,13,111,12,86,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
205,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_10ns_26_2_0_MulnS_4.v.out,6,80,6,80,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
206,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_11ns_26_2_0.v.out,13,112,12,87,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
207,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_11ns_26_2_0_MulnS_1.v.out,6,81,6,81,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
208,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_12ns_26_2_0.v.out,13,113,12,88,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
209,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_12ns_26_2_0_MulnS_0.v.out,6,82,6,82,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
210,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_13ns_26_2_0.v.out,13,114,12,89,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
211,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_13ns_26_2_0_MulnS_2.v.out,6,83,6,83,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
212,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_8ns_24_2_0.v.out,13,103,12,80,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
213,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_8ns_24_2_0_MulnS_5.v.out,6,74,6,74,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
214,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_9ns_25_2_0.v.out,13,107,12,83,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
215,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_9ns_25_2_0_MulnS_3.v.out,6,77,6,77,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
216,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v.out,1322,17287,1322,17287,0,0,0,450,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,67,0,61,0,0,0,0,0,0,0,0,0,65,0,0,0,0,0,0,65,192,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
217,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v.out,683,8646,683,8646,0,0,0,226,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,1,31,0,0,0,0,0,0,0,0,0,33,0,0,0,0,0,0,33,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
218,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v.out,681,8715,681,8715,0,0,0,226,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,35,0,29,0,0,0,0,0,0,0,0,0,33,0,0,0,0,0,0,33,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
219,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0.v.out,106,1247,106,1247,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,4,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,6,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
220,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/relu_max_ap_fixed_ap_fixed_1_relu1_config13_s.v.out,353,2593,321,2561,0,0,0,160,32,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
221,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/relu_max_ap_fixed_ap_fixed_1_relu1_config5_s.v.out,705,5185,641,5121,0,0,0,320,64,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
223,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large.v.out,169938,2522379,137582,2068519,56,102276,0,71912,329,0,345,255,0,0,0,0,4,244,0,0,0,423,0,0,0,0,0,0,0,0,0,3,12,7462,0,0,0,241,0,5332,375,1609,0,0,0,0,0,15,0,0,0,18600,0,0,0,0,0,0,3411,2541,0,0,0,0,0,0,1146,29443,0,0,0,0,61,0,0,61,0,0,0,0,0
224,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_1_18_10_160_512_3_16_1.v.out,63423,1035463,58575,922523,0,0,0,20782,68,0,84,12,0,0,0,0,0,0,0,0,0,130,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,3304,108,864,0,0,0,0,0,0,0,0,0,828,0,0,0,0,0,0,2688,1792,0,0,0,0,0,0,144,10748,0,0,0,0,0,0,0,0,0,0,0,0,0
225,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_2_18_10_48_1.v.out,83348,1036580,57668,771236,0,0,0,44155,240,0,240,240,0,0,0,0,0,240,0,0,0,259,0,0,0,0,0,0,0,0,0,0,0,7440,0,0,0,240,0,1152,240,528,0,0,0,0,0,0,0,0,0,17088,0,0,0,0,0,0,0,240,0,0,0,0,0,0,960,15048,0,0,0,0,0,0,0,0,0,0,0,0,0
226,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v.out,16148,267749,14900,236345,6,10692,0,5303,17,0,21,3,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,2,4,0,0,0,0,0,833,27,216,0,0,0,0,0,0,0,0,0,227,0,0,0,0,0,0,678,454,0,0,0,0,0,0,37,2740,0,0,0,0,6,0,0,6,0,0,0,0,0
227,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/abs_unit_18.v.out,11,96,10,78,0,0,0,4,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
228,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/addfxp_18_1.v.out,6,91,5,73,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
229,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v.out,8105,135009,7623,121508,0,0,0,3235,5,0,21,0,0,0,0,0,0,0,0,0,0,27,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,283,27,144,0,0,0,0,0,0,0,0,0,108,0,0,0,0,0,0,168,112,0,0,0,0,0,0,9,2331,0,0,0,0,0,0,0,0,0,0,0,0,0
230,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v.out,1145,18812,1033,16252,0,0,0,338,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,80,0,0,0,0,0,0,6,36,0,0,0,0,0,0,0,0,0,0,0,0,0
231,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v.out,587,9291,523,8139,0,0,0,163,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,32,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0
234,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/counter_20_1.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0
241,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v.out,1899,30990,1723,27278,0,0,0,501,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,148,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,168,112,0,0,0,0,0,0,9,36,0,0,0,0,0,0,0,0,0,0,0,0,0
242,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mac_18_13_23_32.v.out,18,244,16,180,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0
243,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_18_1.v.out,22,374,20,300,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0
244,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_36_0.v.out,18,296,16,224,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
245,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dual_port_ram.v.out,17,2907,9,1167,1,1728,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
246,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v.out,345,6057,297,5193,0,0,0,195,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,146,0,0,0,0,0,0,0,0,0,0,0,0,0
247,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v.out,72,1143,63,981,0,0,0,39,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,29,0,0,0,0,0,0,0,0,0,0,0,0,0
248,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_1810_9_1.v.out,344,5938,325,5235,0,0,0,147,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,10,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,118,0,0,0,0,0,0,0,0,0,0,0,0,0
249,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v.out,1737,30633,1641,27081,0,0,0,746,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,48,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,601,0,0,0,0,0,0,0,0,0,0,0,0,0
250,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_sub_core_18_18_9.v.out,72,1143,63,981,0,0,0,39,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,29,0,0,0,0,0,0,0,0,0,0,0,0,0
251,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_32_11.v.out,15,232,14,200,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
252,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_37_10.v.out,15,267,14,230,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
254,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v.out,15883,194059,10747,141355,0,0,0,8433,48,0,48,48,0,0,0,0,0,48,0,0,0,52,0,0,0,0,0,0,0,0,0,0,0,1488,0,0,0,48,0,240,48,96,0,0,0,0,0,0,0,0,0,3408,0,0,0,0,0,0,0,48,0,0,0,0,0,0,192,2621,0,0,0,0,0,0,0,0,0,0,0,0,0
255,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v.out,15745,256953,14534,228719,0,0,0,5194,17,0,21,3,0,0,0,0,0,0,0,0,0,31,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,826,27,216,0,0,0,0,0,0,0,0,0,207,0,0,0,0,0,0,672,448,0,0,0,0,0,0,36,2687,0,0,0,0,0,0,0,0,0,0,0,0,0
256,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/multfix_alt_dsp_18.v.out,30,514,28,442,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
257,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.v.out,15620,254822,14409,226588,0,0,0,5194,17,0,21,3,0,0,0,0,0,0,0,0,0,31,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,826,27,216,0,0,0,0,0,0,0,0,0,207,0,0,0,0,0,0,672,448,0,0,0,0,0,0,36,2687,0,0,0,0,0,0,0,0,0,0,0,0,0
259,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v.out,12354,133890,7362,85602,0,0,0,6628,48,0,48,48,0,0,0,0,0,48,0,0,0,50,0,0,0,0,0,0,0,0,0,0,0,1488,0,0,0,48,0,144,48,48,0,0,0,0,0,0,0,0,0,3360,0,0,0,0,0,0,0,48,0,0,0,0,0,0,192,1010,0,0,0,0,0,0,0,0,0,0,0,0,0
260,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v.out,239,4047,154,2602,0,0,0,170,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,85,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,85,0,0,0,0,0,0,0,0,0,0,0,0,0
261,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/ram_288_0_42.v.out,25,4073,17,2333,1,1728,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
263,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shiftRegFIFO_2_1.v.out,6,6,6,6,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
264,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shiftRegFIFO_5_1.v.out,9,9,9,9,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0
265,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_1.v.out,131,1491,131,1491,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0
266,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_3.v.out,163,2067,163,2067,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0
267,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_10.v.out,1203,19155,1203,19155,0,0,0,864,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,864,0,0,0,0,0,0,0,0,0,0,0,0,0
268,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_14.v.out,1011,15699,1011,15699,0,0,0,672,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,672,0,0,0,0,0,0,0,0,0,0,0,0,0
270,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_3.v.out,483,6195,483,6195,0,0,0,144,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,144,0,0,0,0,0,0,0,0,0,0,0,0,0
271,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_6.v.out,627,8787,627,8787,0,0,0,288,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,288,0,0,0,0,0,0,0,0,0,0,0,0,0
272,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_910.v.out,156,2298,156,2298,0,0,0,90,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,90,0,0,0,0,0,0,0,0,0,0,0,0,0
273,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_12.v.out,7,7,7,7,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
274,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_1.v.out,6,57,6,57,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0
275,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_10.v.out,15,219,15,219,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0
276,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_14.v.out,19,291,19,291,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
277,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_18.v.out,23,363,23,363,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0
278,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_3.v.out,8,93,8,93,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
279,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_6.v.out,11,147,11,147,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
281,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_1_3.v.out,8,8,8,8,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
282,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sigmoid_core_18_18_10_32_1.v.out,243,2571,140,1583,0,0,0,134,1,0,1,1,0,0,0,0,0,1,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,31,0,0,0,1,0,2,1,1,0,0,0,0,0,0,0,0,0,70,0,0,0,0,0,0,0,1,0,0,0,0,0,0,4,18,0,0,0,0,0,0,0,0,0,0,0,0,0
283,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/single_port_ram.v.out,9,1454,5,584,1,1728,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
284,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage1_parameter_buffer_18_3_16_42_2688.v.out,784,32847,664,20545,24,46656,0,196,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,19,0,1,0,0,0,0,0,0,0,0,0,74,0,0,0,0,0,0,24,24,0,0,0,0,0,0,0,2,0,0,0,0,24,0,0,24,0,0,0,0,0
285,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64.v.out,164,14691,132,9357,3,5184,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,6,0,0,0,0,0,0,3,1,0,0,0,0,6,0,0,6,0,0,0,0,0
286,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_mt_buffer_18_3_16_64_32.v.out,139,5520,100,3617,1,1728,0,58,2,0,0,0,0,0,0,0,2,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,3,0,0,0,0,0,3,0,0,0,0,0,0,0,9,0,0,0,15,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,11,0,0,0,0,2,0,0,2,0,0,0,0,0
287,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_parameter_buffer_18_3_16_64.v.out,1306,55199,1205,36798,21,36288,0,165,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,21,21,0,0,0,0,0,0,0,1,0,0,0,0,21,0,0,21,0,0,0,0,0
288,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage3_X_Y_buffer_18_16_3_10_32_64.v.out,151,6071,118,4174,1,1728,0,64,2,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,2,0,0,0,1,0,3,0,0,0,0,0,0,0,6,0,0,0,30,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,7,0,0,0,0,2,0,0,2,0,0,0,0,0
289,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage3_parameter_buffer_18_3_16_64_2048.v.out,213,8329,177,5176,6,10692,0,57,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,6,6,0,0,0,0,0,0,0,2,0,0,0,0,6,0,0,6,0,0,0,0,0
291,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sum_complex_vector_unit_18_18_16_42.v.out,171,2948,104,1749,0,0,0,103,0,0,0,1,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0
294,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_16_3_64_Wfc_0.v.out,89,6146,75,3524,3,5184,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,3,3,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,3,0,0,0,0,0
301,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_3_64_2048_Wym_imag_half_0.v.out,68,3575,54,2062,3,5346,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,3,3,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,3,0,0,0,0,0
303,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_42_3_2688Wcxr_imag_half_0.v.out,68,3590,54,2072,3,5832,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,3,3,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,3,0,0,0,0,0
311,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v.out,117077,1743007,95198,1433191,38,69984,0,48911,229,0,230,170,0,0,0,0,4,164,0,0,0,298,0,0,0,0,0,0,0,0,0,2,12,4977,0,0,0,161,0,3800,250,1113,0,0,0,0,0,15,0,0,0,12400,0,0,0,0,0,0,2554,1882,0,0,0,0,0,0,780,19786,0,0,0,0,42,0,0,42,0,0,0,0,0
312,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_1_18_10_160_512_2_16_1.v.out,45019,734463,41547,654215,0,0,0,14582,52,0,56,8,0,0,0,0,0,0,0,0,0,94,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,2400,72,608,0,0,0,0,0,0,0,0,0,552,0,0,0,0,0,0,2016,1344,0,0,0,0,0,0,108,7264,0,0,0,0,0,0,0,0,0,0,0,0,0
313,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v.out,55636,691124,38516,514228,0,0,0,29451,160,0,160,160,0,0,0,0,0,160,0,0,0,179,0,0,0,0,0,0,0,0,0,0,0,4960,0,0,0,160,0,768,160,352,0,0,0,0,0,0,0,0,0,11392,0,0,0,0,0,0,0,160,0,0,0,0,0,0,640,10040,0,0,0,0,0,0,0,0,0,0,0,0,0
314,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_3_18_10_64_2048_2_16_1.v.out,11519,190413,10625,168194,4,7776,0,3737,13,0,14,2,0,0,0,0,0,0,0,0,0,23,0,0,0,0,0,0,0,0,0,0,2,3,0,0,0,0,0,605,18,152,0,0,0,0,0,0,0,0,0,152,0,0,0,0,0,0,508,340,0,0,0,0,0,0,28,1869,0,0,0,0,4,0,0,4,0,0,0,0,0
317,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v.out,6068,100821,5687,90582,0,0,0,2337,5,0,14,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,238,18,104,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,168,112,0,0,0,0,0,0,9,1578,0,0,0,0,0,0,0,0,0,0,0,0,0
334,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v.out,233,4041,201,3465,0,0,0,131,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,98,0,0,0,0,0,0,0,0,0,0,0,0,0
337,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v.out,1161,20425,1097,18057,0,0,0,498,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,32,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,401,0,0,0,0,0,0,0,0,0,0,0,0,0
342,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v.out,10603,129387,7179,94251,0,0,0,5625,32,0,32,32,0,0,0,0,0,32,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,992,0,0,0,32,0,160,32,64,0,0,0,0,0,0,0,0,0,2272,0,0,0,0,0,0,0,32,0,0,0,0,0,0,128,1749,0,0,0,0,0,0,0,0,0,0,0,0,0
343,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/matrix_times_two_vectors_18_10_2_672_16_1.v.out,11178,182315,10311,162254,0,0,0,3644,13,0,14,2,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,600,18,152,0,0,0,0,0,0,0,0,0,138,0,0,0,0,0,0,504,336,0,0,0,0,0,0,27,1816,0,0,0,0,0,0,0,0,0,0,0,0,0
345,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v.out,11087,180796,10220,160735,0,0,0,3644,13,0,14,2,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,600,18,152,0,0,0,0,0,0,0,0,0,138,0,0,0,0,0,0,504,336,0,0,0,0,0,0,27,1816,0,0,0,0,0,0,0,0,0,0,0,0,0
347,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v.out,8242,89266,4914,57074,0,0,0,4420,32,0,32,32,0,0,0,0,0,32,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,992,0,0,0,32,0,96,32,32,0,0,0,0,0,0,0,0,0,2240,0,0,0,0,0,0,0,32,0,0,0,0,0,0,128,674,0,0,0,0,0,0,0,0,0,0,0,0,0
348,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v.out,155,2603,104,1736,0,0,0,102,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,51,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,51,0,0,0,0,0,0,0,0,0,0,0,0,0
355,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_10.v.out,803,12771,803,12771,0,0,0,576,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,576,0,0,0,0,0,0,0,0,0,0,0,0,0
356,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_14.v.out,675,10467,675,10467,0,0,0,448,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,448,0,0,0,0,0,0,0,0,0,0,0,0,0
358,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_3.v.out,323,4131,323,4131,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0
359,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_6.v.out,419,5859,419,5859,0,0,0,192,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,192,0,0,0,0,0,0,0,0,0,0,0,0,0
372,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v.out,536,21983,456,13761,16,31104,0,132,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,11,0,1,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,16,16,0,0,0,0,0,0,0,2,0,0,0,0,16,0,0,16,0,0,0,0,0
373,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage2_Ct_buffer_18_2_16_64.v.out,119,10003,97,6442,2,3456,0,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,1,0,0,0,0,4,0,0,4,0,0,0,0,0
375,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage2_parameter_buffer_18_2_16_64.v.out,879,36831,813,24562,14,24192,0,109,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,43,0,0,0,0,0,0,14,14,0,0,0,0,0,0,0,1,0,0,0,0,14,0,0,14,0,0,0,0,0
377,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage3_parameter_buffer_18_2_16_64_2048.v.out,151,5631,125,3490,4,7776,0,41,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,4,4,0,0,0,0,0,0,0,2,0,0,0,0,4,0,0,4,0,0,0,0,0
382,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_16_2_64_Wfc_0.v.out,60,4098,51,2352,2,3456,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
389,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_2_64_2048_Wym_imag_half_0.v.out,46,2388,37,1381,2,3888,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
391,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_42_2_2688Wcxr_imag_half_0.v.out,46,2394,37,1386,2,3888,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
399,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v.out,64216,963623,52814,797857,20,36720,0,25910,129,0,115,85,0,0,0,0,4,84,0,0,0,173,0,0,0,0,0,0,0,0,0,1,12,2492,0,0,0,81,0,2268,125,617,0,0,0,0,0,15,0,0,0,6200,0,0,0,0,0,0,1697,1223,0,0,0,0,0,0,414,10129,0,0,0,0,23,0,0,23,0,0,0,0,0
400,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_1_18_10_160_512_1_16_1.v.out,26615,433463,24519,385907,0,0,0,8382,36,0,28,4,0,0,0,0,0,0,0,0,0,58,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,1496,36,352,0,0,0,0,0,0,0,0,0,276,0,0,0,0,0,0,1344,896,0,0,0,0,0,0,72,3780,0,0,0,0,0,0,0,0,0,0,0,0,0
401,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v.out,27924,345668,19364,257220,0,0,0,14747,80,0,80,80,0,0,0,0,0,80,0,0,0,99,0,0,0,0,0,0,0,0,0,0,0,2480,0,0,0,80,0,384,80,176,0,0,0,0,0,0,0,0,0,5696,0,0,0,0,0,0,0,80,0,0,0,0,0,0,320,5032,0,0,0,0,0,0,0,0,0,0,0,0,0
402,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v.out,6890,113065,6350,100037,2,3888,0,2171,9,0,7,1,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,2,2,0,0,0,0,0,377,9,88,0,0,0,0,0,0,0,0,0,77,0,0,0,0,0,0,338,226,0,0,0,0,0,0,19,998,0,0,0,0,2,0,0,2,0,0,0,0,0
405,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v.out,4031,66633,3751,59656,0,0,0,1439,5,0,7,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,193,9,64,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,168,112,0,0,0,0,0,0,9,825,0,0,0,0,0,0,0,0,0,0,0,0,0
420,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v.out,121,2025,105,1737,0,0,0,67,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,0,0,0,0,0,0
423,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_18_10_16_1.v.out,585,10217,553,9033,0,0,0,250,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,16,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,201,0,0,0,0,0,0,0,0,0,0,0,0,0
428,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v.out,5323,64715,3611,47147,0,0,0,2817,16,0,16,16,0,0,0,0,0,16,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,496,0,0,0,16,0,80,16,32,0,0,0,0,0,0,0,0,0,1136,0,0,0,0,0,0,0,16,0,0,0,0,0,0,64,877,0,0,0,0,0,0,0,0,0,0,0,0,0
429,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/matrix_times_two_vectors_18_10_1_672_16_1.v.out,6611,107677,6088,95789,0,0,0,2094,9,0,7,1,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,374,9,88,0,0,0,0,0,0,0,0,0,69,0,0,0,0,0,0,336,224,0,0,0,0,0,0,18,945,0,0,0,0,0,0,0,0,0,0,0,0,0
431,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42.v.out,6554,106770,6031,94882,0,0,0,2094,9,0,7,1,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,374,9,88,0,0,0,0,0,0,0,0,0,69,0,0,0,0,0,0,336,224,0,0,0,0,0,0,18,945,0,0,0,0,0,0,0,0,0,0,0,0,0
433,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v.out,4130,44642,2466,28546,0,0,0,2212,16,0,16,16,0,0,0,0,0,16,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,496,0,0,0,16,0,48,16,16,0,0,0,0,0,0,0,0,0,1120,0,0,0,0,0,0,0,16,0,0,0,0,0,0,64,338,0,0,0,0,0,0,0,0,0,0,0,0,0
434,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/pipelined_input_18_1_16.v.out,71,1159,54,870,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0
440,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_10.v.out,403,6387,403,6387,0,0,0,288,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,288,0,0,0,0,0,0,0,0,0,0,0,0,0
441,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_14.v.out,339,5235,339,5235,0,0,0,224,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,224,0,0,0,0,0,0,0,0,0,0,0,0,0
444,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_6.v.out,211,2931,211,2931,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0
457,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage1_parameter_buffer_18_1_16_42_2688.v.out,288,11119,248,6977,8,15552,0,68,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,3,0,1,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,8,8,0,0,0,0,0,0,0,2,0,0,0,0,8,0,0,8,0,0,0,0,0
458,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_Ct_buffer_18_1_16_64.v.out,74,5315,62,3527,1,1728,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,1,0,0,0,0,2,0,0,2,0,0,0,0,0
460,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v.out,452,18463,421,12326,7,12096,0,53,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,7,7,0,0,0,0,0,0,0,1,0,0,0,0,7,0,0,7,0,0,0,0,0
462,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v.out,89,2921,73,1798,2,3888,0,25,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,2,0,0,0,0,2,0,0,2,0,0,0,0,0
467,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_16_1_64_Wfc_0.v.out,31,2050,27,1180,1,1728,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
474,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_1_64_2048_Wym_imag_half_0.v.out,24,1195,20,697,1,1944,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
476,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_42_1_2688Wcxr_imag_half_0.v.out,24,1198,20,700,1,1944,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
484,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v.out,7650,116583,5249,87204,14,229376,0,4392,345,0,0,17,107,0,0,0,46,23,0,0,0,373,182,0,0,0,0,0,0,0,0,14,0,100,21,0,0,49,7,276,42,84,0,0,0,0,0,154,245,0,0,1157,26,0,0,0,0,0,28,21,0,0,0,0,0,0,532,277,0,42,0,0,112,0,0,112,0,0,0,0,0
485,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v.out,8609,103001,5711,92555,21,9984,0,5103,279,0,0,75,210,0,0,0,72,225,0,0,0,687,324,75,0,24,12,0,0,0,0,9,0,315,21,0,0,0,18,177,63,3,0,0,0,0,0,156,12,0,0,1392,309,0,0,0,0,0,24,258,0,0,0,0,0,0,84,180,15,0,0,0,42,0,0,42,0,0,0,0,0
486,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub.v.out,225,1688,145,1306,0,0,0,151,6,0,0,3,14,0,0,0,0,8,0,0,0,15,13,4,0,0,0,0,0,0,0,1,0,12,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,35,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
488,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_AlignShift1.v.out,12,74,6,68,0,0,0,18,0,0,0,0,2,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
491,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_ExecutionModule.v.out,12,79,9,44,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
493,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_NormalizeShift1.v.out,19,152,7,140,0,0,0,20,0,0,0,0,4,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
496,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_RoundModule.v.out,35,124,19,72,0,0,0,22,2,0,0,0,0,0,0,0,0,0,0,0,0,7,5,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
497,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_16.v.out,85,741,71,660,0,0,0,32,0,0,0,2,4,0,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2,1,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
498,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_ExecuteModule.v.out,15,103,12,95,0,0,0,7,0,0,0,0,1,0,0,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
499,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_NormalizeModule.v.out,8,114,6,50,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
500,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_PrepModule.v.out,23,86,14,77,0,0,0,15,0,0,0,2,3,0,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
501,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_RoundModule.v.out,12,90,12,90,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
502,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/dpram.v.out,17,363,9,151,1,32768,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
503,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_Block_entry_proc_proc505.v.out,16,61,14,59,0,0,0,9,1,0,0,0,1,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
504,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_ap_hadd_0_full_dsp_16.v.out,231,1739,151,1357,0,0,0,151,6,0,0,3,14,0,0,0,0,8,0,0,0,15,13,4,0,0,0,0,0,0,0,1,0,12,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,35,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
505,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_ap_hmul_0_max_dsp_16.v.out,91,792,77,711,0,0,0,32,0,0,0,2,4,0,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2,1,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
506,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v.out,2830,32896,1864,29414,7,3328,0,1701,93,0,0,25,70,0,0,0,24,75,0,0,0,229,108,25,0,8,4,0,0,0,0,3,0,105,7,0,0,0,6,59,21,1,0,0,0,0,0,52,4,0,0,464,103,0,0,0,0,0,8,86,0,0,0,0,0,0,28,60,5,0,0,0,14,0,0,14,0,0,0,0,0
507,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.v.out,161,855,100,587,2,256,0,103,1,0,0,0,1,0,0,0,3,6,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,47,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,7,0,0,0,0,4,0,0,4,0,0,0,0,0
508,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore.v.out,31,253,23,151,1,128,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
509,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v.out,161,895,101,635,2,1024,0,103,1,0,0,0,1,0,0,0,3,6,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,47,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,7,0,0,0,0,4,0,0,4,0,0,0,0,0
510,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.v.out,31,265,23,159,1,512,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
511,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.v.out,161,909,95,613,2,1024,0,106,1,0,0,0,1,0,0,0,4,8,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,4,0,0,0,0,0
512,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore.v.out,30,264,22,158,1,512,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
513,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.v.out,86,409,51,270,1,1024,0,49,0,0,0,0,1,0,0,0,2,4,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,7,1,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,2,0,0,2,0,0,0,0,0
514,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore.v.out,31,271,23,163,1,1024,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
515,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w12_d6_S.v.out,62,275,28,167,0,0,0,46,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,7,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,6,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
516,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w12_d6_S_shiftReg.v.out,16,106,11,101,0,0,0,12,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
517,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w16_d2_S_x0.v.out,53,240,24,145,0,0,0,37,3,0,0,2,1,0,0,0,1,3,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
518,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w16_d2_S_x0_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
519,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w4_d2_S_x.v.out,53,144,24,49,0,0,0,37,3,0,0,2,1,0,0,0,1,3,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
520,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w4_d2_S_x_shiftReg.v.out,8,20,7,19,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
521,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w6_d6_S.v.out,62,203,28,95,0,0,0,46,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,7,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,6,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
522,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w6_d6_S_shiftReg.v.out,16,58,11,53,0,0,0,12,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
523,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.v.out,248,1906,168,1524,0,0,0,156,6,0,0,3,14,0,0,0,0,8,0,0,0,15,13,4,0,0,0,0,0,0,0,1,0,12,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,36,30,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
524,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.v.out,108,959,94,878,0,0,0,37,0,0,0,2,4,0,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2,1,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
525,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v.out,683,5309,446,4255,0,0,0,445,22,0,0,6,30,0,0,0,2,17,0,0,0,51,39,8,0,0,0,0,0,0,0,2,0,37,0,0,0,0,0,18,4,0,0,0,0,0,0,0,0,0,0,116,61,0,0,0,0,0,4,23,0,0,0,0,0,0,2,3,0,0,0,0,0,0,0,0,0,0,0,0,0
526,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_2.v.out,289,2108,196,1707,0,0,0,184,8,0,0,3,15,0,0,0,0,8,0,0,0,18,14,4,0,0,0,0,0,0,0,1,0,17,0,0,0,0,0,9,2,0,0,0,0,0,0,0,0,0,0,44,31,0,0,0,0,0,2,3,0,0,0,0,0,0,3,2,0,0,0,0,0,0,0,0,0,0,0,0,0
527,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v.out,184,1265,139,1147,0,0,0,89,8,0,0,2,6,0,0,0,0,2,0,0,0,17,6,1,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,3,2,1,0,0,0,0,0,0,0,0,0,22,1,0,0,0,0,0,2,6,0,0,0,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,0,0,0
528,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v.out,50,233,30,183,0,0,0,37,5,0,0,0,1,0,0,0,0,0,0,0,0,5,4,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0
529,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v.out,66,307,42,269,0,0,0,45,4,0,0,0,2,0,0,0,1,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,14,1,0,0,0,0,0,0,4,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0
530,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v.out,146,1047,97,944,0,0,0,90,8,0,0,0,2,0,0,0,2,0,0,0,0,13,12,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,2,2,1,0,0,0,0,0,0,0,0,0,0,30,1,0,0,0,0,0,0,6,0,0,0,0,0,0,2,2,2,0,0,0,0,0,0,0,0,0,0,0,0
531,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_writeOutputs_unaligned.v.out,189,15519,155,15484,0,0,0,125,5,0,0,0,1,0,0,0,0,1,0,0,0,25,14,12,0,8,4,0,0,0,0,0,0,7,0,0,0,0,4,3,1,0,0,0,0,0,0,0,0,0,0,28,1,0,0,0,0,0,0,6,0,0,0,0,0,0,2,1,2,0,0,0,0,0,0,0,0,0,0,0,0
532,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/output_logic.v.out,90,2337,40,925,0,0,0,59,1,0,0,2,0,0,0,0,3,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,2,2,0,0,1,0,4,3,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
533,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/qadd.v.out,3,96,3,96,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
534,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/qmult.v.out,3,64,3,64,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
535,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/ram.v.out,42,1149,10,317,1,16384,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,8,0,0,0,0,0
536,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/systolic_data_setup.v.out,124,1052,52,688,0,0,0,106,11,0,0,0,2,0,0,0,2,1,0,0,0,16,0,0,0,0,0,0,0,0,0,2,0,8,0,0,0,6,0,6,2,0,0,0,0,0,0,10,10,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,14,2,0,0,0,0,0,0,0,0,0,0,0,0,0
537,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v.out,59205,960350,41053,629719,336,36096,0,35815,240,0,456,222,444,0,0,0,122,321,0,0,0,0,0,360,0,0,0,0,0,0,0,24,24,1723,124,0,0,0,96,4330,0,800,0,0,0,0,0,102,49,0,0,8715,0,0,0,0,0,0,7386,2448,0,0,0,0,0,0,5608,589,288,0,0,0,672,0,0,672,0,0,0,0,0
538,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/accumulator_24_30_4.v.out,14,298,11,237,0,0,0,9,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
539,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_00.v.out,29,375,21,251,1,224,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,3,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
563,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/dot_product_16_8_30_4.v.out,67,1480,59,968,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0
564,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/dsp_block_16_8_false.v.out,19,518,15,262,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0
566,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/dual_port_ram.v.out,17,219,9,95,1,224,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
567,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_0.v.out,528,14152,335,8840,0,0,0,440,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,189,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
568,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_1.v.out,523,14031,330,8719,0,0,0,435,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,184,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
569,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_10.v.out,478,12942,285,7630,0,0,0,390,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,139,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
570,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_11.v.out,473,12821,280,7509,0,0,0,385,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,134,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
571,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_12.v.out,468,12700,275,7388,0,0,0,380,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,129,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
572,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_13.v.out,463,12579,270,7267,0,0,0,375,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,124,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
573,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_14.v.out,458,12458,265,7146,0,0,0,370,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,119,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
574,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_15.v.out,453,12337,260,7025,0,0,0,365,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,114,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
575,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_16.v.out,448,12216,255,6904,0,0,0,360,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,109,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
576,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_17.v.out,443,12095,250,6783,0,0,0,355,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,104,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
577,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_18.v.out,438,11974,245,6662,0,0,0,350,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,99,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
578,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_19.v.out,433,11853,240,6541,0,0,0,345,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,94,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
579,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2.v.out,518,13910,325,8598,0,0,0,430,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,179,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
580,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_20.v.out,428,11732,235,6420,0,0,0,340,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,89,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
581,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_21.v.out,423,11611,230,6299,0,0,0,335,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,84,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
582,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_22.v.out,418,11490,225,6178,0,0,0,330,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,79,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
583,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_23.v.out,413,11369,220,6057,0,0,0,325,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,74,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
584,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_3.v.out,513,13789,320,8477,0,0,0,425,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,174,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
585,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_4.v.out,508,13668,315,8356,0,0,0,420,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,169,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
586,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_5.v.out,503,13547,310,8235,0,0,0,415,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,164,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
587,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_6.v.out,498,13426,305,8114,0,0,0,410,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,159,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
588,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_7.v.out,493,13305,300,7993,0,0,0,405,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,154,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
589,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_8.v.out,488,13184,295,7872,0,0,0,400,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,149,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
590,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_9.v.out,483,13063,290,7751,0,0,0,395,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,144,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
591,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_adder_30_3.v.out,19,574,14,409,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
592,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/pipelined_xor_tree_16.v.out,67,82,52,67,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0
593,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/pooling.v.out,35,275,19,184,0,0,0,26,2,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,1,0,0,5,0,0,0,0,0,0,5,4,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
594,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v.out,1097,15909,876,11381,12,1056,0,551,5,0,0,4,6,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,3,0,0,0,0,36,0,24,0,0,0,0,0,2,1,0,0,113,0,0,0,0,0,0,59,48,0,0,0,0,0,0,168,18,12,0,0,0,24,0,0,24,0,0,0,0,0
595,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v.out,1658,2378,1298,2018,0,0,0,864,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,360,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,504,0,0,0,0,0,0,0,0,0,0,0,0,0,0
596,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/store_output.v.out,161,1597,97,1254,0,0,0,103,0,0,0,6,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,4,0,0,0,0,6,0,0,0,0,0,0,0,6,1,0,0,31,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0
597,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_0_0.v.out,120,1250,75,763,2,448,0,73,0,0,0,0,2,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,22,0,0,0,0,0,0,7,4,0,0,0,0,0,0,6,4,0,0,0,0,4,0,0,4,0,0,0,0,0
621,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_00.v.out,32,238,24,168,1,88,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
633,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_adder_16_20_4.v.out,49,878,34,578,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
634,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_dsp_16.v.out,51,475,15,169,0,0,0,44,0,0,0,0,2,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0
635,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_transform_0.v.out,3720,53438,2138,33464,0,0,0,2517,0,0,72,0,57,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,393,0,0,0,0,0,541,0,56,0,0,0,0,0,0,0,0,0,479,0,0,0,0,0,0,625,12,0,0,0,0,0,0,226,0,0,0,0,0,0,0,0,0,0,0,0,0,0
639,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v.out,23581,385624,15337,243480,96,12096,0,14923,120,0,228,114,222,0,0,0,62,137,0,0,0,0,0,180,0,0,0,0,0,0,0,12,12,889,64,0,0,0,48,2024,0,256,0,0,0,0,0,54,25,0,0,3941,0,0,0,0,0,0,3046,936,0,0,0,0,0,0,1724,301,144,0,0,0,192,0,0,192,0,0,0,0,0
640,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/accumulator_24_30_3.v.out,13,268,10,207,0,0,0,8,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0
641,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_00.v.out,29,382,21,256,1,240,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,3,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
653,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/dot_product_16_8_30_2.v.out,33,729,29,473,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0
671,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/processing_element.v.out,635,8931,486,6359,6,528,0,329,5,0,0,4,6,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,3,0,0,0,0,24,0,12,0,0,0,0,0,2,1,0,0,77,0,0,0,0,0,0,35,24,0,0,0,0,0,0,78,18,12,0,0,0,12,0,0,12,0,0,0,0,0
672,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v.out,830,1190,650,1010,0,0,0,432,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,180,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,252,0,0,0,0,0,0,0,0,0,0,0,0,0,0
673,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/store_output.v.out,125,1034,61,682,0,0,0,91,0,0,0,6,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,4,0,0,0,0,6,0,0,0,0,0,0,0,6,1,0,0,31,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0
674,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_0_0.v.out,120,1278,75,781,2,480,0,73,0,0,0,0,2,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,22,0,0,0,0,0,0,7,4,0,0,0,0,0,0,6,4,0,0,0,0,4,0,0,4,0,0,0,0,0
694,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v.out,3708,53246,2126,33272,0,0,0,2517,0,0,72,0,57,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,393,0,0,0,0,0,541,0,56,0,0,0,0,0,0,0,0,0,479,0,0,0,0,0,0,625,12,0,0,0,0,0,0,226,0,0,0,0,0,0,0,0,0,0,0,0,0,0
696,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v.out,16179,151428,10722,111299,18,294912,0,10071,555,0,0,204,727,0,0,0,16,412,0,0,0,1080,737,216,0,0,0,0,0,0,0,48,6,539,3,0,0,12,6,594,168,24,0,0,0,0,0,52,48,0,0,1994,1494,0,0,0,0,0,36,22,0,0,0,0,0,0,558,34,0,198,0,0,144,0,0,144,0,0,0,0,0
708,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_16.v.out,86,741,72,660,0,0,0,33,0,0,0,2,4,0,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,3,1,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0
710,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_NormalizeModule.v.out,9,119,7,55,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
713,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v.out,2523,20672,1722,16546,0,0,0,1556,92,0,0,32,121,0,0,0,2,68,0,0,0,180,122,36,0,0,0,0,0,0,0,8,1,85,0,0,0,2,1,81,28,4,0,0,0,0,0,8,8,0,0,257,296,0,0,0,0,0,0,3,0,0,0,0,0,0,93,4,0,24,0,0,0,0,0,0,0,0,0,0,0
714,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/input_logic.v.out,82,733,27,367,0,0,0,71,10,0,0,0,1,0,0,0,1,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,1,8,0,0,0,2,0,5,0,0,0,0,0,0,0,8,7,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0
715,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/output_logic.v.out,21,249,13,161,0,0,0,12,1,0,0,0,0,0,0,0,1,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,2,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0
716,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/pe_array.v.out,2381,19090,1649,15486,0,0,0,1465,80,0,0,32,120,0,0,0,0,68,0,0,0,164,121,36,0,0,0,0,0,0,0,8,0,76,0,0,0,0,0,72,28,4,0,0,0,0,0,0,0,0,0,248,296,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,24,0,0,0,0,0,0,0,0,0,0,0
717,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v.out,591,4723,408,3822,0,0,0,366,20,0,0,8,30,0,0,0,0,17,0,0,0,41,30,9,0,0,0,0,0,0,0,2,0,19,0,0,0,0,0,18,7,1,0,0,0,0,0,0,0,0,0,62,74,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,6,0,0,0,0,0,0,0,0,0,0,0
719,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/seq_add.v.out,242,1875,159,1474,0,0,0,163,10,0,0,3,13,0,0,0,0,7,0,0,0,18,13,4,0,0,0,0,0,0,0,1,0,9,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,28,37,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,3,0,0,0,0,0,0,0,0,0,0,0
720,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/seq_mul.v.out,95,855,81,774,0,0,0,36,0,0,0,2,4,0,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,3,1,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0
722,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer.v.out,170031,1592804,95585,1209011,0,0,0,143788,7251,0,0,2032,8002,0,0,0,11,5206,0,0,0,21282,6402,2000,0,400,400,0,0,0,0,402,400,5661,3,0,0,407,0,5609,3203,400,0,0,0,0,0,460,43,0,0,24957,42804,0,0,0,0,0,0,3,0,0,0,0,0,0,5987,63,0,400,0,0,0,0,0,0,0,0,0,0,0
723,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_a.v.out,56,658,30,446,0,0,0,81,2,0,0,2,6,0,0,0,0,4,0,0,0,4,3,0,0,0,0,0,0,0,0,1,0,6,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,5,44,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
724,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_c.v.out,32,350,19,337,0,0,0,81,0,0,0,0,6,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,1,63,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
725,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_d.v.out,53,245,28,181,0,0,0,36,4,0,0,1,2,0,0,0,0,1,0,0,0,11,9,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
726,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_single.v.out,211,2022,119,1541,0,0,0,234,6,0,0,3,14,0,0,0,0,8,0,0,0,15,12,4,0,0,0,0,0,0,0,1,0,12,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,39,107,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0
732,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FpAddSub_b.v.out,40,349,12,157,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,29,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
733,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/fp16_to_fp32.v.out,73,343,5,88,0,0,0,70,12,0,0,0,2,0,0,0,0,2,0,0,0,33,0,0,0,1,0,0,0,0,0,0,0,1,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0
734,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/fp32_to_fp16.v.out,14,136,3,64,0,0,0,14,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,1,0,0,0,0,0,1,1,0,0,0,1,0,2,1,0,0,0,0,0,0,1,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
735,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v.out,169995,1591874,95549,1209281,0,0,0,143788,7251,0,0,2032,8002,0,0,0,11,5206,0,0,0,21282,6402,2000,0,400,400,0,0,0,0,402,400,5661,3,0,0,407,0,5609,3203,400,0,0,0,0,0,460,43,0,0,24957,42804,0,0,0,0,0,0,3,0,0,0,0,0,0,5987,63,0,400,0,0,0,0,0,0,0,0,0,0,0
736,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v.out,169823,1587964,95476,1205482,0,0,0,143643,7245,0,0,2002,8002,0,0,0,5,5203,0,0,0,21280,6402,2000,0,400,400,0,0,0,0,402,400,5642,2,0,0,407,0,5609,3203,400,0,0,0,0,0,442,43,0,0,24942,42800,0,0,0,0,0,0,3,0,0,0,0,0,0,5984,25,0,400,0,0,0,0,0,0,0,0,0,0,0
737,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/output_logic.v.out,542,39024,434,13192,0,0,0,133,1,0,0,2,0,0,0,0,3,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,1,2,0,0,1,0,2,1,0,0,0,0,0,0,0,0,0,0,95,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0
738,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v.out,417,3772,232,2883,0,0,0,357,18,0,0,5,20,0,0,0,0,13,0,0,0,53,16,5,0,1,1,0,0,0,0,1,1,14,0,0,0,1,0,14,8,1,0,0,0,0,0,1,0,0,0,62,107,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,1,0,0,0,0,0,0,0,0,0,0,0
739,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/qadd.v.out,217,2125,125,1644,0,0,0,234,6,0,0,3,14,0,0,0,0,8,0,0,0,15,12,4,0,0,0,0,0,0,0,1,0,12,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,39,107,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0
740,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/qmult.v.out,166,1171,84,835,0,0,0,103,12,0,0,2,6,0,0,0,0,4,0,0,0,38,4,1,0,1,0,0,0,0,0,0,0,1,0,0,0,0,0,4,5,1,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,1,0,0,0,0,0,0,0,0,0,0,0
741,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/seq_mac.v.out,409,3674,224,2785,0,0,0,355,18,0,0,5,20,0,0,0,0,13,0,0,0,53,16,5,0,1,1,0,0,0,0,1,1,14,0,0,0,1,0,14,8,1,0,0,0,0,0,1,0,0,0,62,107,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,1,0,0,0,0,0,0,0,0,0,0,0
742,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/systolic_data_setup.v.out,676,8547,444,7535,0,0,0,660,43,0,0,0,2,0,0,0,2,1,0,0,0,80,0,0,0,0,0,0,0,0,0,2,0,40,0,0,0,6,0,6,2,0,0,0,0,0,0,42,42,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,382,2,0,0,0,0,0,0,0,0,0,0,0,0,0
743,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/systolic_pe_matrix.v.out,168046,1529284,94046,1173684,0,0,0,142801,7200,0,0,2000,8000,0,0,0,0,5200,0,0,0,21200,6401,2000,0,400,400,0,0,0,0,400,400,5600,0,0,0,400,0,5600,3200,400,0,0,0,0,0,400,0,0,0,24800,42800,0,0,0,0,0,0,0,0,0,0,0,0,0,5600,0,0,400,0,0,0,0,0,0,0,0,0,0,0
744,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v.out,18643,408125,12261,303929,13,778240,0,15957,2090,0,0,131,75,0,0,0,2,13,0,0,0,638,0,0,0,0,0,0,0,0,0,22,12,1073,2,0,0,29,16,2645,0,659,0,0,0,0,0,34,1,0,0,2154,75,0,0,0,0,0,4646,154,0,0,0,0,0,0,1321,134,0,5,0,0,13,0,0,13,0,0,0,0,0
745,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v.out,17941,327310,12155,261485,0,0,0,15197,2024,0,0,0,10,0,0,0,0,10,0,0,0,638,0,0,0,0,0,0,0,0,0,22,12,883,0,0,0,29,12,2638,0,659,0,0,0,0,0,34,0,0,0,2107,10,0,0,0,0,0,4646,140,0,0,0,0,0,0,1318,0,0,5,0,0,0,0,0,0,0,0,0,0,0
747,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/sigmoid.v.out,229,424,4,54,0,0,0,227,5,0,0,0,2,0,0,0,0,2,0,0,0,116,0,0,0,0,0,0,0,0,0,0,4,58,0,0,0,1,4,0,0,0,0,0,0,0,0,4,0,0,0,28,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0
749,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/spram_b.v.out,9,96,5,41,1,1024,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
750,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/spram_u.v.out,9,5136,5,2057,1,65536,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
751,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/spram_v.v.out,9,8016,5,3209,1,102400,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
752,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/tanh.v.out,254,465,5,69,0,0,0,253,16,0,0,0,2,0,0,0,0,2,0,0,0,145,0,0,0,0,0,0,0,0,0,11,0,25,0,0,0,13,0,2,0,0,0,0,0,0,0,11,0,0,0,23,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0
754,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_add_x.v.out,413,8162,413,8162,0,0,0,113,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,99,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
755,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_mul_h.v.out,1351,22914,903,16706,0,0,0,1282,192,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,192,0,64,0,0,0,0,0,0,0,0,0,192,0,0,0,0,0,0,448,2,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0
756,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_mul_x.v.out,2107,35802,1407,26102,0,0,0,2002,300,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,300,0,100,0,0,0,0,0,0,0,0,0,300,0,0,0,0,0,0,700,2,0,0,0,0,0,0,200,0,0,0,0,0,0,0,0,0,0,0,0,0,0
757,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer.v.out,1988,39979,1311,30640,1,65536,0,1327,0,0,0,4,1,0,0,0,4,131,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,133,4,0,0,0,128,131,0,0,0,0,0,0,0,0,0,0,0,523,4,0,0,0,0,0,0,2,0,0,0,0,0,0,128,4,0,0,0,0,1,0,0,1,0,0,0,0,0
758,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/processing_element.v.out,15,106,7,50,0,0,0,9,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
759,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v.out,1923,25348,1283,22276,0,0,0,1280,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,128,0,0,0,0,128,128,0,0,0,0,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0
760,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/rounding.v.out,4,81,3,80,0,0,0,2,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
761,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/spram.v.out,9,10252,5,4103,1,65536,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
762,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v.out,16892,126151,10628,95382,0,0,0,10901,560,0,0,206,701,0,0,0,10,601,0,0,0,980,733,228,0,32,16,0,0,0,0,68,0,1618,5,0,0,0,16,475,162,16,0,0,0,0,0,213,56,0,0,1800,1831,0,0,0,0,0,2,8,0,0,0,0,0,0,291,126,0,147,0,0,0,0,0,0,0,0,0,0,0
763,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPAddSub.v.out,240,1817,157,1416,0,0,0,160,10,0,0,3,13,0,0,0,0,7,0,0,0,18,13,4,0,0,0,0,0,0,0,1,0,9,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,28,37,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,3,0,0,0,0,0,0,0,0,0,0,0
775,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPMult.v.out,92,796,78,715,0,0,0,33,0,0,0,2,4,0,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,3,1,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0
781,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/LUT.v.out,66,102,2,38,0,0,0,65,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,63,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
783,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/LUT2.v.out,66,86,2,22,0,0,0,65,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,63,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
784,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/comparator.v.out,181,1201,111,603,0,0,0,114,3,0,0,0,0,0,0,0,0,24,0,0,0,2,4,2,0,2,0,0,0,0,0,2,0,9,0,0,0,0,0,4,0,0,0,0,0,0,0,25,7,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
785,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/compareRecFN_Fp16.v.out,87,283,57,253,0,0,0,57,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,23,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
786,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/countLeadingZerosfp16.v.out,18,165,6,55,0,0,0,13,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
787,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/expunit.v.out,433,3175,261,2449,0,0,0,275,12,0,0,6,17,0,0,0,0,11,0,0,0,23,17,5,0,1,1,0,0,0,0,1,0,72,0,0,0,0,1,11,6,1,0,0,0,0,0,0,0,0,0,36,38,0,0,0,0,0,0,0,0,0,0,0,0,0,9,4,0,3,0,0,0,0,0,0,0,0,0,0,0
788,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/fNToRecFN.v.out,32,312,19,68,0,0,0,19,1,0,0,0,0,0,0,0,0,3,0,0,0,1,1,1,0,1,0,0,0,0,0,0,0,1,0,0,0,0,0,2,0,0,0,0,0,0,0,1,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
789,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/fptofixed_para.v.out,18,263,9,85,0,0,0,11,1,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
790,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/isSigNaNRecFN.v.out,4,10,3,9,0,0,0,3,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
791,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/logunit.v.out,347,2027,168,1530,0,0,0,258,10,0,0,3,13,0,0,0,0,9,0,0,0,18,13,4,0,0,0,0,0,0,0,1,0,103,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,28,39,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,3,0,0,0,0,0,0,0,0,0,0,0
792,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree.v.out,1545,10050,973,5254,0,0,0,939,29,0,0,3,0,0,0,0,0,192,0,0,0,16,32,16,0,16,0,0,0,0,0,16,0,72,0,0,0,0,0,32,0,0,0,0,0,0,0,204,56,0,0,247,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0
793,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode2_sub.v.out,1947,14850,1283,11642,0,0,0,1280,80,0,0,24,104,0,0,0,0,56,0,0,0,144,104,32,0,0,0,0,0,0,0,8,0,72,0,0,0,0,0,64,16,0,0,0,0,0,0,0,0,0,0,224,296,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,24,0,0,0,0,0,0,0,0,0,0,0
794,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode3_exp.v.out,3484,25660,2108,19852,0,0,0,2200,96,0,0,48,136,0,0,0,0,88,0,0,0,184,136,40,0,8,8,0,0,0,0,8,0,576,0,0,0,0,8,88,48,8,0,0,0,0,0,0,0,0,0,288,304,0,0,0,0,0,0,0,0,0,0,0,0,0,72,32,0,24,0,0,0,0,0,0,0,0,0,0,0
795,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v.out,1976,15119,1294,11758,0,0,0,1306,81,0,0,24,104,0,0,0,4,56,0,0,0,144,104,32,0,0,0,0,0,0,0,8,0,72,0,0,0,0,0,64,16,0,0,0,0,0,0,4,0,0,0,233,296,0,0,0,0,0,0,8,0,0,0,0,0,0,32,0,0,24,0,0,0,0,0,0,0,0,0,0,0
796,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode5_ln.v.out,351,2061,172,1564,0,0,0,258,10,0,0,3,13,0,0,0,0,9,0,0,0,18,13,4,0,0,0,0,0,0,0,1,0,103,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,28,39,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,3,0,0,0,0,0,0,0,0,0,0,0
799,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/recFNToRawFN.v.out,11,28,10,27,0,0,0,6,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
800,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/reverseFp16.v.out,2,20,2,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
801,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v.out,13935,65715,7908,40492,229,234240,0,9013,267,0,0,169,1,0,0,0,672,225,0,0,0,965,0,0,0,6,9,0,0,0,0,0,0,449,99,0,0,1,0,489,0,32,0,0,0,0,0,0,0,0,0,3190,0,0,0,0,0,0,64,652,0,0,1,816,0,0,0,0,0,0,0,0,453,0,0,453,0,0,0,0,0
802,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Accumulator.v.out,145,640,77,365,2,192,0,100,5,0,0,5,0,0,0,0,6,2,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,4,3,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,33,0,0,0,0,0,0,0,9,0,0,0,10,0,0,0,0,0,0,0,0,4,0,0,4,0,0,0,0,0
803,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Big_Channel.v.out,7730,36612,4594,23108,96,10240,0,4672,256,0,0,160,0,0,0,0,288,96,0,0,0,576,0,0,0,0,0,0,0,0,0,0,0,192,96,0,0,0,0,224,0,32,0,0,0,0,0,0,0,0,0,1504,0,0,0,0,0,0,64,384,0,0,0,416,0,0,0,0,0,0,0,0,192,0,0,192,0,0,0,0,0
804,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel.v.out,74,367,44,220,1,128,0,46,3,0,0,0,0,0,0,0,3,1,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,2,0,1,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,2,3,0,0,0,3,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
805,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v.out,241,1087,143,665,3,320,0,146,8,0,0,5,0,0,0,0,9,3,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,6,3,0,0,0,0,7,0,1,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,0,2,12,0,0,0,13,0,0,0,0,0,0,0,0,6,0,0,6,0,0,0,0,0
806,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/bvb.v.out,1543,6600,825,3747,33,3072,0,1079,3,0,0,1,0,0,0,0,96,32,0,0,0,98,0,0,0,2,3,0,0,0,0,0,0,64,0,0,0,0,0,65,0,0,0,0,0,0,0,0,0,0,0,419,0,0,0,0,0,0,0,68,0,0,0,98,0,0,0,0,0,0,0,0,65,0,0,65,0,0,0,0,0
808,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v.out,4596,18303,2446,10371,99,218880,0,3226,4,0,0,3,0,0,0,0,288,96,0,0,0,288,0,0,0,3,3,0,0,0,0,0,0,192,3,0,0,1,0,199,0,0,0,0,0,0,0,0,0,0,0,1263,0,0,0,0,0,0,0,195,0,0,0,298,0,0,0,0,0,0,0,0,195,0,0,195,0,0,0,0,0
809,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v.out,47,229,25,123,1,2048,0,33,0,0,0,0,0,0,0,0,3,1,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,2,0,0,0,3,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
810,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/spram.v.out,9,92,5,39,1,512,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
811,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/test.v.out,176,2502,154,1906,0,0,0,68,0,0,0,2,4,0,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,3,5,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,1,0,0,0,0,0,0,0,31,0,0,0,0,0,0,0,0,0,0,0,0,0,0
820,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v.out,216648,1572385,144988,1241436,629,51074912,0,126996,5730,0,0,1818,6083,0,0,0,1553,5845,0,0,0,14418,6935,1424,0,0,18,0,0,0,0,416,0,7645,259,0,0,0,57,4753,1625,137,0,0,0,0,0,3726,346,0,0,35616,10055,0,0,0,0,0,2720,7978,0,0,0,0,0,0,2097,3637,140,0,0,0,1089,0,0,876,0,0,0,0,0
874,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_ap_hadd_6_full_dsp_16.v.out,237,1805,157,1423,0,0,0,154,6,0,0,3,14,0,0,0,0,8,0,0,0,15,13,4,0,0,0,0,0,0,0,1,0,12,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,35,30,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
875,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_ap_hcmp_0_no_dsp_16.v.out,235,1772,155,1390,0,0,0,152,7,0,0,3,14,0,0,0,0,8,0,0,0,15,13,4,0,0,0,0,0,0,0,1,0,12,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,35,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
876,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_ap_hmul_3_max_dsp_16.v.out,97,858,83,777,0,0,0,35,0,0,0,2,4,0,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2,1,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
877,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16.v.out,15782,97300,10396,77224,29,10464,0,9744,557,0,0,188,492,0,0,0,111,459,0,0,0,1134,574,110,0,0,2,0,0,0,0,30,0,634,38,0,0,0,6,375,138,5,0,0,0,0,0,243,17,0,0,2265,844,0,0,0,0,0,341,532,0,0,0,0,0,0,277,265,15,0,0,0,58,0,0,34,0,0,0,0,0
878,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0.v.out,155,823,89,531,2,448,0,102,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,2,0,0,0,0,0
879,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore.v.out,27,225,19,121,1,224,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
880,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore_ram.v.out,17,164,9,60,1,224,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
881,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0.v.out,155,803,89,515,2,224,0,102,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,2,0,0,0,0,0
882,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore.v.out,27,219,19,117,1,112,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
883,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram.v.out,17,160,9,58,1,112,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
884,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec.v.out,92,485,51,270,1,864,0,53,0,0,0,0,1,0,0,0,2,4,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,7,1,0,0,18,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,2,0,0,2,0,0,0,0,0
885,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore.v.out,37,347,23,163,1,864,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
886,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore_ram.v.out,25,265,11,81,1,864,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
887,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0.v.out,155,843,89,547,2,864,0,102,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,2,0,0,0,0,0
888,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore.v.out,27,231,19,125,1,432,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
889,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_ram.v.out,17,168,9,62,1,432,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
890,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680.v.out,8500,57088,5598,44761,20,22016,0,5097,253,0,0,74,243,0,0,0,64,231,0,0,0,610,277,55,0,0,4,0,0,0,0,12,0,319,13,0,0,0,4,182,69,6,0,0,0,0,0,148,14,0,0,1341,384,0,0,0,0,0,135,324,0,0,0,0,0,0,109,152,2,0,0,0,40,0,0,32,0,0,0,0,0
891,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0.v.out,184,1105,104,667,2,512,0,122,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,64,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,4,0,0,0,0,0
892,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore.v.out,37,331,23,155,1,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
893,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore_ram.v.out,25,253,11,77,1,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
894,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0.v.out,92,461,51,254,1,256,0,53,0,0,0,0,1,0,0,0,2,4,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,7,1,0,0,18,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,2,0,0,2,0,0,0,0,0
897,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0.v.out,92,497,51,278,1,2048,0,53,0,0,0,0,1,0,0,0,2,4,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,7,1,0,0,18,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,2,0,0,2,0,0,0,0,0
898,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore.v.out,37,355,23,167,1,2048,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
899,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore_ram.v.out,25,271,11,83,1,2048,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
900,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0.v.out,155,863,89,563,2,2048,0,102,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,2,0,0,0,0,0
901,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore.v.out,27,237,19,129,1,1024,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
902,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore_ram.v.out,17,172,9,64,1,1024,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
903,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773.v.out,33302,240665,22354,189288,101,193536,0,19626,777,0,0,257,976,0,0,0,236,929,0,0,0,2094,1049,238,0,0,0,0,0,0,0,57,0,1098,21,0,0,0,5,744,248,26,0,0,0,0,0,610,60,0,0,5803,1630,0,0,0,0,0,385,1234,0,0,0,0,0,0,267,547,5,0,0,0,177,0,0,153,0,0,0,0,0
904,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v.out,184,1129,104,683,2,1024,0,122,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,64,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,4,0,0,0,0,0
905,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore.v.out,37,339,23,159,1,512,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
906,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.v.out,25,259,11,79,1,512,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
907,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0.v.out,167,899,96,523,2,256,0,107,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,59,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,4,0,0,0,0,0
908,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore.v.out,34,275,21,119,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
909,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
910,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0.v.out,92,521,51,294,1,4608,0,53,0,0,0,0,1,0,0,0,2,4,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,7,1,0,0,18,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,2,0,0,2,0,0,0,0,0
911,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore.v.out,37,371,23,175,1,4608,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
912,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore_ram.v.out,25,283,11,87,1,4608,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
913,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0.v.out,155,903,89,595,2,4608,0,102,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,2,0,0,0,0,0
914,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore.v.out,27,249,19,137,1,2304,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
915,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore_ram.v.out,17,180,9,68,1,2304,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
916,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866.v.out,29178,211940,19525,166736,85,182272,0,17255,704,0,0,225,840,0,0,0,208,801,0,0,0,1880,921,202,0,0,0,0,0,0,0,49,0,994,21,0,0,0,5,648,216,22,0,0,0,0,0,526,52,0,0,5050,1390,0,0,0,0,0,361,1127,0,0,0,0,0,0,243,483,5,0,0,0,153,0,0,129,0,0,0,0,0
926,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0.v.out,167,923,96,539,2,512,0,107,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,59,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,4,0,0,0,0,0
927,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore.v.out,34,283,21,123,1,256,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
928,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore_ram.v.out,23,221,10,61,1,256,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
935,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47956.v.out,14585,101625,9642,79931,34,84992,0,8738,405,0,0,136,422,0,0,0,103,399,0,0,0,1029,495,99,0,0,4,0,0,0,0,26,0,570,22,0,0,0,7,343,121,9,0,0,0,0,0,242,22,0,0,2376,700,0,0,0,0,0,158,558,0,0,0,0,0,0,127,246,7,0,0,0,60,0,0,52,0,0,0,0,0
945,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049.v.out,29178,210765,19525,165814,85,93696,0,17255,704,0,0,225,840,0,0,0,208,801,0,0,0,1880,921,202,0,0,0,0,0,0,0,49,0,994,21,0,0,0,5,648,216,22,0,0,0,0,0,526,52,0,0,5050,1390,0,0,0,0,0,361,1127,0,0,0,0,0,0,243,483,5,0,0,0,153,0,0,129,0,0,0,0,0
952,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0.v.out,92,509,51,286,1,2304,0,53,0,0,0,0,1,0,0,0,2,4,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,7,1,0,0,18,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,2,0,0,2,0,0,0,0,0
953,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore.v.out,37,363,23,171,1,2304,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
954,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore_ram.v.out,25,277,11,85,1,2304,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
958,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0.v.out,155,843,89,547,2,1024,0,102,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,2,0,0,0,0,0
959,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore.v.out,27,231,19,125,1,512,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
960,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram.v.out,17,168,9,62,1,512,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
961,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0.v.out,155,883,89,579,2,2304,0,102,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,2,0,0,0,0,0
962,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore.v.out,27,243,19,133,1,1152,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
963,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore_ram.v.out,17,176,9,66,1,1152,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
964,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139.v.out,16606,113955,11006,89642,38,44544,0,9983,469,0,0,148,490,0,0,0,115,455,0,0,0,1156,559,115,0,0,4,0,0,0,0,30,0,640,22,0,0,0,7,391,133,9,0,0,0,0,0,274,26,0,0,2664,824,0,0,0,0,0,229,623,0,0,0,0,0,0,179,278,7,0,0,0,76,0,0,60,0,0,0,0,0
977,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232.v.out,32320,229397,21476,180808,85,49408,0,19387,847,0,0,285,924,0,0,0,232,893,0,0,0,2172,1077,218,0,0,0,0,0,0,0,117,0,1096,37,0,0,0,5,699,240,22,0,0,0,0,0,562,52,0,0,5516,1530,0,0,0,0,0,427,1232,0,0,0,0,0,0,305,544,65,0,0,0,161,0,0,129,0,0,0,0,0
981,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0.v.out,184,1081,104,651,2,256,0,122,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,64,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,4,0,0,0,0,0
982,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore.v.out,37,323,23,151,1,128,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
983,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore_ram.v.out,25,247,11,75,1,128,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
984,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0.v.out,92,497,51,278,1,1152,0,53,0,0,0,0,1,0,0,0,2,4,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,7,1,0,0,18,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,2,0,0,2,0,0,0,0,0
985,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore.v.out,37,355,23,167,1,1152,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
986,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore_ram.v.out,25,271,11,83,1,1152,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
987,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0.v.out,167,875,96,507,2,128,0,107,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,59,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,4,0,0,0,0,0
988,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore.v.out,34,267,21,115,1,64,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
989,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore_ram.v.out,23,209,10,57,1,64,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
990,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0.v.out,155,823,89,531,2,512,0,102,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,2,0,0,0,0,0
991,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore.v.out,27,225,19,121,1,256,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
992,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore_ram.v.out,17,164,9,60,1,256,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
993,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0.v.out,155,863,89,563,2,1152,0,102,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,2,0,0,0,0,0
994,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore.v.out,27,237,19,129,1,576,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
995,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore_ram.v.out,17,172,9,64,1,576,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
996,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322.v.out,16615,113933,11013,89618,38,44544,0,9991,470,0,0,148,490,0,0,0,116,455,0,0,0,1156,559,115,0,0,4,0,0,0,0,30,0,640,22,0,0,0,7,391,133,9,0,0,0,0,0,274,26,0,0,2664,824,0,0,0,0,0,233,624,0,0,0,0,0,0,180,278,7,0,0,0,76,0,0,60,0,0,0,0,0
1009,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v.out,3807,24925,2457,19526,7,24832,0,2269,125,0,0,39,106,0,0,0,29,103,0,0,0,276,136,22,0,0,0,0,0,0,0,5,0,177,10,0,0,0,2,81,30,2,0,0,0,0,0,58,4,0,0,603,167,0,0,0,0,0,24,138,0,0,0,0,0,0,34,69,7,0,0,0,10,0,0,12,0,0,0,0,0
1013,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.v.out,167,1019,96,603,2,8192,0,107,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,59,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,4,0,0,0,0,0
1014,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore.v.out,34,315,21,139,1,4096,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1015,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.v.out,23,245,10,69,1,4096,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1016,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.v.out,155,903,89,595,2,8192,0,102,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,2,0,0,0,0,0
1017,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore.v.out,27,249,19,137,1,4096,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1018,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.v.out,17,180,9,68,1,4096,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1019,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.v.out,92,521,51,294,1,8192,0,53,0,0,0,0,1,0,0,0,2,4,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,7,1,0,0,18,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,2,0,0,2,0,0,0,0,0
1020,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore.v.out,37,371,23,175,1,8192,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1021,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.v.out,25,283,11,87,1,8192,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1022,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545.v.out,3807,24850,2457,19487,7,12544,0,2269,125,0,0,39,106,0,0,0,29,103,0,0,0,276,136,22,0,0,0,0,0,0,0,5,0,177,10,0,0,0,2,81,30,2,0,0,0,0,0,58,4,0,0,603,167,0,0,0,0,0,24,138,0,0,0,0,0,0,34,69,7,0,0,0,10,0,0,12,0,0,0,0,0
1026,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v.out,167,995,96,587,2,4096,0,107,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,59,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,4,0,0,0,0,0
1027,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore.v.out,34,307,21,135,1,2048,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1028,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.v.out,23,239,10,67,1,2048,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1029,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.v.out,155,883,89,579,2,4096,0,102,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,2,0,0,0,0,0
1030,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore.v.out,27,243,19,133,1,2048,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1031,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.v.out,17,176,9,66,1,2048,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1032,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.v.out,92,509,51,286,1,4096,0,53,0,0,0,0,1,0,0,0,2,4,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,7,1,0,0,18,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,2,0,0,2,0,0,0,0,0
1033,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore.v.out,37,363,23,171,1,4096,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1034,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.v.out,25,277,11,85,1,4096,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1035,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v.out,4495,28276,2886,22160,7,3328,0,2720,159,0,0,54,128,0,0,0,34,126,0,0,0,339,164,26,0,0,0,0,0,0,0,6,0,209,14,0,0,0,2,94,36,2,0,0,0,0,0,67,4,0,0,680,202,0,0,0,0,0,42,168,0,0,0,0,0,0,50,85,5,0,0,0,12,0,0,12,0,0,0,0,0
1039,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.v.out,167,947,96,555,2,1024,0,107,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,59,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,4,0,0,0,0,0
1040,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore.v.out,34,291,21,127,1,512,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1041,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.v.out,23,227,10,63,1,512,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1045,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.v.out,92,485,51,270,1,1024,0,53,0,0,0,0,1,0,0,0,2,4,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,7,1,0,0,18,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,2,0,0,2,0,0,0,0,0
1046,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore.v.out,37,347,23,163,1,1024,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1047,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.v.out,25,265,11,81,1,1024,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1048,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d10_S.v.out,70,302,32,186,0,0,0,54,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,11,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,10,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1049,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d10_S_shiftReg.v.out,24,135,15,126,0,0,0,20,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1050,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d7_S.v.out,64,262,29,153,0,0,0,48,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,8,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,7,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1051,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d7_S_shiftReg.v.out,18,101,12,95,0,0,0,14,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1052,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d9_S.v.out,68,291,31,176,0,0,0,52,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,10,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1053,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d9_S_shiftReg.v.out,22,124,14,116,0,0,0,18,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1054,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d11_S.v.out,72,347,33,230,0,0,0,56,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,12,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,11,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1055,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d11_S_shiftReg.v.out,26,172,16,162,0,0,0,22,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1056,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d8_S.v.out,67,302,30,191,0,0,0,51,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,10,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1057,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d8_S_shiftReg.v.out,21,133,13,125,0,0,0,17,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1058,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d9_S.v.out,68,321,31,206,0,0,0,52,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,10,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1059,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d9_S_shiftReg.v.out,22,146,14,138,0,0,0,18,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1060,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w14_d10_S.v.out,70,366,32,250,0,0,0,54,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,11,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,10,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1061,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w14_d10_S_shiftReg.v.out,24,183,15,174,0,0,0,20,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1086,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d10_S.v.out,70,158,32,42,0,0,0,54,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,11,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,10,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1087,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d10_S_shiftReg.v.out,24,27,15,18,0,0,0,20,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1088,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d11_S.v.out,72,160,33,43,0,0,0,56,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,12,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,11,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1089,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d11_S_shiftReg.v.out,26,29,16,19,0,0,0,22,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1094,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v.out,74,162,34,44,0,0,0,58,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,13,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,12,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1095,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S_shiftReg.v.out,28,31,17,20,0,0,0,24,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1096,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d8_S.v.out,67,148,30,37,0,0,0,51,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,10,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1097,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d8_S_shiftReg.v.out,21,23,13,15,0,0,0,17,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1098,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d9_S.v.out,68,156,31,41,0,0,0,52,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,10,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1099,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d9_S_shiftReg.v.out,22,25,14,17,0,0,0,18,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1102,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w2_d2_S.v.out,53,128,24,33,0,0,0,37,3,0,0,2,1,0,0,0,1,3,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1103,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w2_d2_S_shiftReg.v.out,8,12,7,11,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1104,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w3_d2_S.v.out,53,136,24,41,0,0,0,37,3,0,0,2,1,0,0,0,1,3,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1105,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w3_d2_S_shiftReg.v.out,8,16,7,15,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1106,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d10_S.v.out,70,206,32,90,0,0,0,54,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,11,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,10,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1107,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d10_S_shiftReg.v.out,24,63,15,54,0,0,0,20,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1114,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d7_S.v.out,64,184,29,75,0,0,0,48,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,8,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,7,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1115,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d7_S_shiftReg.v.out,18,47,12,41,0,0,0,14,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1116,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d8_S.v.out,67,190,30,79,0,0,0,51,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,10,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1117,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d8_S_shiftReg.v.out,21,53,13,45,0,0,0,17,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1122,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d9_S.v.out,68,201,31,86,0,0,0,52,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,10,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1123,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d9_S_shiftReg.v.out,22,58,14,50,0,0,0,18,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1124,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d10_S.v.out,70,222,32,106,0,0,0,54,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,11,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,10,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1125,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d10_S_shiftReg.v.out,24,75,15,66,0,0,0,20,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1126,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d2_S.v.out,53,152,24,57,0,0,0,37,3,0,0,2,1,0,0,0,1,3,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1127,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d2_S_shiftReg.v.out,8,24,7,23,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1134,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d7_S.v.out,64,197,29,88,0,0,0,48,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,8,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,7,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1135,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d7_S_shiftReg.v.out,18,56,12,50,0,0,0,14,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1136,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d8_S.v.out,67,204,30,93,0,0,0,51,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,10,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1137,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d8_S_shiftReg.v.out,21,63,13,55,0,0,0,17,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1138,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d9_S.v.out,68,216,31,101,0,0,0,52,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,10,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1139,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d9_S_shiftReg.v.out,22,69,14,61,0,0,0,18,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1142,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d11_S.v.out,72,245,33,128,0,0,0,56,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,12,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,11,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1143,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d11_S_shiftReg.v.out,26,94,16,84,0,0,0,22,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1144,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d2_S.v.out,53,160,24,65,0,0,0,37,3,0,0,2,1,0,0,0,1,3,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1145,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d2_S_shiftReg.v.out,8,28,7,27,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1150,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d7_S.v.out,64,210,29,101,0,0,0,48,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,8,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,7,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1151,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d7_S_shiftReg.v.out,18,65,12,59,0,0,0,14,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1152,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d8_S.v.out,67,218,30,107,0,0,0,51,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,10,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1153,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d8_S_shiftReg.v.out,21,73,13,65,0,0,0,17,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1156,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d9_S.v.out,68,231,31,116,0,0,0,52,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,10,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1157,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d9_S_shiftReg.v.out,22,80,14,72,0,0,0,18,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1158,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S.v.out,70,254,32,138,0,0,0,54,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,11,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,10,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1159,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v.out,24,99,15,90,0,0,0,20,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1160,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d2_S.v.out,53,168,24,73,0,0,0,37,3,0,0,2,1,0,0,0,1,3,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1161,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d2_S_shiftReg.v.out,8,32,7,31,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1166,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d8_S.v.out,67,232,30,121,0,0,0,51,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,10,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1167,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d8_S_shiftReg.v.out,21,83,13,75,0,0,0,17,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1172,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d10_S.v.out,70,270,32,154,0,0,0,54,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,11,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,10,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1173,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d10_S_shiftReg.v.out,24,111,15,102,0,0,0,20,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1176,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d2_S.v.out,53,176,24,81,0,0,0,37,3,0,0,2,1,0,0,0,1,3,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1177,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d2_S_shiftReg.v.out,8,36,7,35,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1178,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d7_S.v.out,64,236,29,127,0,0,0,48,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,8,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,7,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1179,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d7_S_shiftReg.v.out,18,83,12,77,0,0,0,14,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1182,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d8_S.v.out,67,246,30,135,0,0,0,51,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,10,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1183,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d8_S_shiftReg.v.out,21,93,13,85,0,0,0,17,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1186,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w9_d2_S.v.out,53,184,24,89,0,0,0,37,3,0,0,2,1,0,0,0,1,3,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1187,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w9_d2_S_shiftReg.v.out,8,40,7,39,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1188,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w9_d8_S.v.out,67,260,30,149,0,0,0,51,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,10,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1189,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w9_d8_S_shiftReg.v.out,21,103,13,95,0,0,0,17,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1190,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.v.out,256,1974,176,1592,0,0,0,159,6,0,0,3,14,0,0,0,0,8,0,0,0,15,13,4,0,0,0,0,0,0,0,1,0,12,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,36,30,0,0,0,0,0,2,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1191,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.v.out,262,1911,176,1523,0,0,0,165,7,0,0,3,14,0,0,0,0,8,0,0,0,15,13,4,0,0,0,0,0,0,0,1,0,18,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,36,31,0,0,0,0,0,2,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1192,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.v.out,116,1027,102,946,0,0,0,40,0,0,0,2,4,0,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2,1,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,2,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1194,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1.v.out,24,392,23,377,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1195,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.v.out,16,370,16,370,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1196,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mul_10s_9ns_16_1_1.v.out,7,53,6,38,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1197,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0.v.out,3,35,3,35,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1198,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_416_16_1_1.v.out,24,384,24,384,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1199,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_416_32_1_1.v.out,24,736,24,736,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1200,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_416_64_1_1.v.out,24,1440,24,1440,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1201,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_42_16_1_1.v.out,10,132,10,132,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1202,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_42_1_1_1.v.out,10,12,10,12,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1203,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_464_16_1_1.v.out,72,1248,72,1248,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1204,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_816_16_1_1.v.out,31,496,31,496,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1205,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_regslice_both.v.out,59,249,24,211,0,0,0,46,6,0,0,0,1,0,0,0,0,0,0,0,0,16,5,0,0,0,0,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,5,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0
1206,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf10_readFilters70_U0.v.out,53,120,24,25,0,0,0,37,3,0,0,2,1,0,0,0,1,3,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1207,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf10_readFilters70_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1230,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused.v.out,214232,1542689,143149,1220525,566,34334176,0,126172,5678,0,0,1818,6074,0,0,0,1552,5845,0,0,0,14281,6892,1424,0,0,18,0,0,0,0,416,0,7601,251,0,0,0,57,4753,1625,137,0,0,0,0,0,3718,346,0,0,35325,10054,0,0,0,0,0,2720,7889,0,0,0,0,0,0,2080,3618,140,0,0,0,1016,0,0,844,0,0,0,0,0
1231,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in.v.out,193,1207,135,948,4,256,0,121,7,0,0,0,2,0,0,0,2,0,0,0,0,20,2,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,41,1,0,0,0,0,0,0,19,0,0,0,0,0,0,4,1,0,0,0,0,4,0,0,4,0,0,0,0,0
1232,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in_p.v.out,45,327,35,195,4,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,4,0,0,0,0,0
1233,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in_p_ram.v.out,27,229,17,97,4,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,4,0,0,0,0,0
1234,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_out.v.out,234,1328,138,1063,0,0,0,165,14,0,0,0,2,0,0,0,2,0,0,0,0,51,10,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,7,1,1,0,0,0,0,0,0,0,0,0,40,1,0,0,0,0,0,0,19,0,0,0,0,0,0,2,3,3,0,0,0,0,0,0,0,0,0,0,0,0
1235,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_final_fmaps.v.out,138,2273,81,1459,2,6272000,0,87,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,41,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,2,0,0,0,0,0
1236,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_final_fmaps_memcore.v.out,24,681,17,329,1,3136000,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1237,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_final_fmaps_memcore_ram.v.out,15,516,8,164,1,3136000,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1238,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf10_fmaps.v.out,138,2193,81,1395,2,401408,0,87,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,41,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,2,0,0,0,0,0
1239,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore.v.out,24,657,17,313,1,200704,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1240,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore_ram.v.out,15,500,8,156,1,200704,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1241,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v.out,138,2273,81,1459,2,6422528,0,87,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,41,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,2,0,0,0,0,0
1242,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore.v.out,24,681,17,329,1,3211264,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1243,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore_ram.v.out,15,516,8,164,1,3211264,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1244,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf3_fmaps.v.out,138,2253,81,1443,2,3211264,0,87,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,41,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,2,0,0,0,0,0
1245,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore.v.out,24,675,17,325,1,1605632,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1246,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore_ram.v.out,15,512,8,162,1,1605632,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1247,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps.v.out,138,2233,81,1427,2,1605632,0,87,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,41,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,2,0,0,0,0,0
1248,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore.v.out,24,669,17,321,1,802816,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1249,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore_ram.v.out,15,508,8,160,1,802816,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1250,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps.v.out,138,2213,81,1411,2,802816,0,87,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,41,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,2,0,0,0,0,0
1251,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore.v.out,24,663,17,317,1,401408,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1252,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore_ram.v.out,15,504,8,158,1,401408,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1253,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_15.v.out,29412,215780,19733,170466,85,182272,0,17287,707,0,0,225,840,0,0,0,210,802,0,0,0,1891,922,202,0,0,0,0,0,0,0,49,0,996,21,0,0,0,5,650,216,22,0,0,0,0,0,526,52,0,0,5058,1390,0,0,0,0,0,361,1127,0,0,0,0,0,0,243,485,5,0,0,0,153,0,0,129,0,0,0,0,0
1254,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_accum_1.v.out,1776,14360,1156,11066,0,0,0,1164,52,0,0,15,73,0,0,0,2,41,0,0,0,136,78,20,0,0,0,0,0,0,0,6,0,100,0,0,0,0,0,42,10,0,0,0,0,0,0,0,0,0,0,322,151,0,0,0,0,0,10,98,0,0,0,0,0,0,3,5,0,0,0,0,0,0,0,0,0,0,0,0,0
1255,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_accum_2.v.out,755,5826,491,4576,0,0,0,482,23,0,0,6,30,0,0,0,2,17,0,0,0,63,39,8,0,0,0,0,0,0,0,2,0,40,0,0,0,0,0,18,4,0,0,0,0,0,0,0,0,0,0,129,61,0,0,0,0,0,4,31,0,0,0,0,0,0,2,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1256,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_accum_3.v.out,306,2228,206,1806,0,0,0,195,8,0,0,3,15,0,0,0,0,8,0,0,0,18,14,4,0,0,0,0,0,0,0,1,0,24,0,0,0,0,0,9,2,0,0,0,0,0,0,0,0,0,0,44,31,0,0,0,0,0,2,7,0,0,0,0,0,0,3,2,0,0,0,0,0,0,0,0,0,0,0,0,0
1260,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_adjust.v.out,856,6228,641,5334,0,0,0,518,23,0,0,12,34,0,0,0,1,19,0,0,0,44,33,9,0,0,0,0,0,0,0,2,0,30,0,0,0,0,0,19,6,1,0,0,0,0,0,0,0,0,0,102,61,0,0,0,0,0,65,32,0,0,0,0,0,0,24,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1261,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_adjustments.v.out,24,495,17,237,1,24576,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1262,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_adjustments_ram.v.out,15,376,8,118,1,24576,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1263,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_dot_product.v.out,2209,19012,1939,17629,0,0,0,811,11,0,0,32,66,0,0,0,2,32,0,0,0,94,70,16,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,40,35,16,0,0,0,0,0,0,0,0,0,192,1,0,0,0,0,0,56,132,0,0,0,0,0,0,10,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1264,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_0.v.out,24,675,17,325,1,1179648,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1265,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_0_ram.v.out,15,512,8,162,1,1179648,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1266,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1.v.out,10,227,9,163,1,1179648,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1267,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v.out,5,145,4,81,1,1179648,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1268,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_get_next_ijk.v.out,80,278,45,213,0,0,0,56,10,0,0,0,1,0,0,0,1,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0
1269,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_accum.v.out,2195,17080,1526,13958,0,0,0,1337,51,0,0,24,113,0,0,0,1,64,0,0,0,125,106,32,0,0,0,0,0,0,0,8,0,110,0,0,0,0,0,66,16,0,0,0,0,0,0,0,0,0,0,300,241,0,0,0,0,0,16,61,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1270,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_0.v.out,27,285,19,161,1,262144,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1271,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_0_ram.v.out,17,204,9,80,1,262144,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1272,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v.out,17,159,15,127,1,262144,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0
1273,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1_rom.v.out,9,95,7,63,1,262144,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0
1274,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_multiply68.v.out,626,5202,531,4817,0,0,0,252,11,0,0,8,18,0,0,0,1,8,0,0,0,33,20,4,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,10,8,4,0,0,0,0,0,0,0,0,0,58,1,0,0,0,0,0,18,36,0,0,0,0,0,0,9,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1275,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_writeOutputs_1.v.out,1332,10884,1026,9499,1,1024,0,784,29,0,0,11,48,0,0,0,1,27,0,0,0,63,48,13,0,0,0,0,0,0,0,3,0,44,0,0,0,0,0,28,9,1,0,0,0,0,0,0,0,0,0,159,91,0,0,0,0,0,132,42,0,0,0,0,0,0,32,1,0,0,0,0,1,0,0,1,0,0,0,0,0
1276,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3.v.out,24,189,17,97,1,1024,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1277,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3_ram.v.out,15,140,8,48,1,1024,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1278,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readFilters70.v.out,331,8093,283,8004,0,0,0,120,12,0,0,0,2,0,0,0,2,0,0,0,0,14,4,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,8,3,0,0,0,0,0,0,0,0,0,0,42,1,0,0,0,0,0,3,18,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1279,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v.out,276,1522,210,1412,0,0,0,190,16,0,0,0,2,0,0,0,2,0,0,0,0,19,13,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,5,21,2,0,0,0,0,0,0,0,0,0,0,50,1,0,0,0,0,0,7,35,0,0,0,0,0,0,6,1,4,0,0,0,0,0,0,0,0,0,0,0,0
1280,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_14.v.out,33572,244833,22598,193346,101,193536,0,19658,780,0,0,257,976,0,0,0,238,930,0,0,0,2105,1050,238,0,0,0,0,0,0,0,57,0,1100,21,0,0,0,5,746,248,26,0,0,0,0,0,610,60,0,0,5811,1630,0,0,0,0,0,385,1234,0,0,0,0,0,0,267,549,5,0,0,0,177,0,0,153,0,0,0,0,0
1290,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_accum.v.out,4323,33616,3014,27438,0,0,0,2625,99,0,0,48,225,0,0,0,1,128,0,0,0,245,210,64,0,0,0,0,0,0,0,16,0,206,0,0,0,0,0,130,32,0,0,0,0,0,0,0,0,0,0,588,481,0,0,0,0,0,32,117,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1291,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_multiply75.v.out,1132,9741,980,9029,0,0,0,421,11,0,0,16,34,0,0,0,1,16,0,0,0,54,36,8,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,18,16,8,0,0,0,0,0,0,0,0,0,98,1,0,0,0,0,0,26,64,0,0,0,0,0,0,9,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1292,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_writeOutputs_1.v.out,1306,10236,998,8845,1,2048,0,790,30,0,0,11,48,0,0,0,1,27,0,0,0,64,48,13,0,0,0,0,0,0,0,3,0,44,0,0,0,0,0,28,9,1,0,0,0,0,0,0,0,0,0,164,91,0,0,0,0,0,132,41,0,0,0,0,0,0,32,1,0,0,0,0,1,0,0,1,0,0,0,0,0
1293,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2.v.out,24,195,17,101,1,2048,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1294,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2_ram.v.out,15,144,8,50,1,2048,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1297,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_13.v.out,8644,59042,5716,46593,20,22016,0,5129,256,0,0,74,243,0,0,0,66,232,0,0,0,621,278,55,0,0,4,0,0,0,0,12,0,321,13,0,0,0,4,184,69,6,0,0,0,0,0,148,14,0,0,1349,384,0,0,0,0,0,135,324,0,0,0,0,0,0,109,154,2,0,0,0,40,0,0,32,0,0,0,0,0
1298,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_accum_1.v.out,1097,8683,710,6726,0,0,0,711,32,0,0,9,44,0,0,0,2,25,0,0,0,92,52,12,0,0,0,0,0,0,0,3,0,60,0,0,0,0,0,26,6,0,0,0,0,0,0,0,0,0,0,193,91,0,0,0,0,0,6,52,0,0,0,0,0,0,2,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1299,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_accum_2.v.out,370,2445,259,2026,0,0,0,240,15,0,0,3,16,0,0,0,0,8,0,0,0,26,16,4,0,0,0,0,0,0,0,1,0,16,0,0,0,0,0,9,2,0,0,0,0,0,0,0,0,0,0,49,31,0,0,0,0,0,18,12,0,0,0,0,0,0,13,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1302,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_adjust.v.out,826,5959,619,5075,0,0,0,503,20,0,0,10,34,0,0,0,1,18,0,0,0,45,32,9,0,0,0,0,0,0,0,2,0,28,0,0,0,0,0,19,6,1,0,0,0,0,0,0,0,0,0,97,61,0,0,0,0,0,65,30,0,0,0,0,0,0,24,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1303,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_adjustments.v.out,24,501,17,241,1,48000,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1304,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_adjustments_ram.v.out,15,380,8,120,1,48000,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1305,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_dot_product.v.out,601,5202,509,4822,0,0,0,242,10,0,0,8,18,0,0,0,1,8,0,0,0,32,18,4,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,9,8,4,0,0,0,0,0,0,0,0,0,54,1,0,0,0,0,0,18,35,0,0,0,0,0,0,9,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1306,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_0.v.out,24,387,17,197,1,1024000,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1307,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_0_ram.v.out,15,288,8,98,1,1024000,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1308,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_1.v.out,10,131,9,99,1,1024000,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1309,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_1_rom.v.out,5,81,4,49,1,1024000,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1310,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_get_next_ijk.v.out,74,278,42,216,0,0,0,52,9,0,0,0,1,0,0,0,1,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0
1311,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v.out,91,523,61,475,0,0,0,50,6,0,0,0,2,0,0,0,1,0,0,0,0,11,2,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,14,1,0,0,0,0,0,0,4,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1312,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v.out,176,1889,126,1816,0,0,0,115,14,0,0,0,2,0,0,0,1,0,0,0,0,15,10,2,0,0,4,0,0,0,0,0,0,5,0,0,0,0,4,2,7,0,0,0,0,0,0,0,0,0,0,29,1,0,0,0,0,0,0,14,0,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1313,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_writeOutputs_unaligned.v.out,117,796,75,699,0,0,0,77,6,0,0,0,2,0,0,0,2,1,0,0,0,11,3,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,5,1,1,0,0,0,0,0,0,0,0,0,17,1,0,0,0,0,0,0,13,0,0,0,0,0,0,2,0,1,0,0,0,0,0,0,0,0,0,0,0,0
1314,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_114.v.out,15962,99259,10550,79055,29,10464,0,9776,560,0,0,188,492,0,0,0,113,460,0,0,0,1145,575,110,0,0,2,0,0,0,0,30,0,636,38,0,0,0,6,377,138,5,0,0,0,0,0,243,17,0,0,2273,844,0,0,0,0,0,341,532,0,0,0,0,0,0,277,267,15,0,0,0,58,0,0,34,0,0,0,0,0
1315,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v.out,375,2455,261,2033,0,0,0,245,16,0,0,3,16,0,0,0,0,8,0,0,0,27,16,4,0,0,0,0,0,0,0,2,0,16,0,0,0,0,0,9,2,0,0,0,0,0,0,0,0,0,0,50,31,0,0,0,0,0,18,12,0,0,0,0,0,0,13,1,1,0,0,0,0,0,0,0,0,0,0,0,0
1316,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_2.v.out,370,2432,259,2013,0,0,0,240,15,0,0,3,16,0,0,0,0,8,0,0,0,26,16,4,0,0,0,0,0,0,0,1,0,16,0,0,0,0,0,9,2,0,0,0,0,0,0,0,0,0,0,49,31,0,0,0,0,0,18,12,0,0,0,0,0,0,13,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1317,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_3.v.out,388,2477,268,2047,0,0,0,256,15,0,0,7,16,0,0,0,1,9,0,0,0,26,15,4,0,0,0,0,0,0,0,1,0,19,0,0,0,0,0,9,2,0,0,0,0,0,0,0,0,0,0,52,31,0,0,0,0,0,18,17,0,0,0,0,0,0,12,1,1,0,0,0,0,0,0,0,0,0,0,0,0
1321,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_4.v.out,580,4271,388,3430,0,0,0,365,14,0,0,6,29,0,0,0,0,16,0,0,0,33,34,8,0,0,0,0,0,0,0,2,0,40,0,0,0,0,0,16,4,0,0,0,0,0,0,0,0,0,0,83,61,0,0,0,0,0,4,12,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1325,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_adjust.v.out,857,6209,642,5315,0,0,0,518,23,0,0,12,34,0,0,0,1,19,0,0,0,44,33,9,0,0,0,0,0,0,0,2,0,30,0,0,0,0,0,19,6,1,0,0,0,0,0,0,0,0,0,102,61,0,0,0,0,0,65,32,0,0,0,0,0,0,24,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1326,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_adjustments.v.out,24,465,17,217,1,768,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1327,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_adjustments_ram.v.out,15,356,8,108,1,768,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1328,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v.out,675,5055,573,4661,0,0,0,298,11,0,0,8,18,0,0,0,2,8,0,0,0,34,19,4,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,18,15,4,0,0,0,0,0,0,0,0,0,72,1,0,0,0,0,0,20,47,0,0,0,0,0,0,10,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1329,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_0.v.out,24,195,17,101,1,1728,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1330,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_0_ram.v.out,15,144,8,50,1,1728,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1331,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_1.v.out,10,67,9,51,1,1728,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1332,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_1_rom.v.out,5,41,4,25,1,1728,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1333,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v.out,111,379,72,340,0,0,0,82,14,0,0,0,3,0,0,0,1,1,0,0,0,14,9,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,7,0,0,0,0,0,0,0,0,0,0,0,0
1334,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_poolOutputs.v.out,1202,8592,812,6981,0,0,0,739,40,0,0,16,57,0,0,0,1,32,0,0,0,71,63,16,0,0,0,0,0,0,0,4,0,78,0,0,0,0,0,34,9,0,0,0,0,0,0,0,0,0,0,159,126,0,0,0,0,0,8,21,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1335,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v.out,278,2572,226,2496,0,0,0,125,12,0,0,0,2,0,0,0,3,0,0,0,0,17,4,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,10,5,0,0,0,0,0,0,0,0,0,0,43,1,0,0,0,0,0,1,15,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1336,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readInputs19.v.out,269,2051,209,1967,0,0,0,202,13,0,0,0,2,0,0,0,3,0,0,0,0,20,10,1,0,0,2,0,0,0,0,0,0,6,0,0,0,0,6,24,8,0,0,0,0,0,0,0,0,0,0,52,1,0,0,0,0,0,15,32,0,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1337,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_writeOutputs_aligned.v.out,45,501,38,493,0,0,0,16,1,0,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,4,1,0,0,0,0,0,0,1,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1338,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_113.v.out,16795,116315,11167,91878,38,44544,0,10023,473,0,0,148,490,0,0,0,118,456,0,0,0,1167,560,115,0,0,4,0,0,0,0,30,0,642,22,0,0,0,7,393,133,9,0,0,0,0,0,274,26,0,0,2672,824,0,0,0,0,0,233,624,0,0,0,0,0,0,180,280,7,0,0,0,76,0,0,60,0,0,0,0,0
1339,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_accum_1.v.out,1097,8704,710,6739,0,0,0,712,30,0,0,9,44,0,0,0,2,25,0,0,0,93,52,12,0,0,0,0,0,0,0,4,0,60,0,0,0,0,0,26,6,0,0,0,0,0,0,0,0,0,0,194,91,0,0,0,0,0,6,52,0,0,0,0,0,0,2,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1345,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_adjust.v.out,857,6215,642,5321,0,0,0,518,23,0,0,12,34,0,0,0,1,19,0,0,0,44,33,9,0,0,0,0,0,0,0,2,0,30,0,0,0,0,0,19,6,1,0,0,0,0,0,0,0,0,0,102,61,0,0,0,0,0,65,32,0,0,0,0,0,0,24,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1346,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_adjustments.v.out,24,471,17,221,1,1536,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1347,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_adjustments_ram.v.out,15,360,8,110,1,1536,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1348,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v.out,1183,9681,1026,8949,0,0,0,470,11,0,0,16,34,0,0,0,2,16,0,0,0,52,36,8,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,24,19,8,0,0,0,0,0,0,0,0,0,113,1,0,0,0,0,0,40,74,0,0,0,0,0,0,10,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1349,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_0.v.out,24,357,17,177,1,18432,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1350,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_0_ram.v.out,15,268,8,88,1,18432,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1351,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_1.v.out,10,121,9,89,1,18432,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1352,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_1_rom.v.out,5,76,4,44,1,18432,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1353,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_get_next_ijk.v.out,111,378,72,339,0,0,0,82,14,0,0,0,3,0,0,0,1,1,0,0,0,14,9,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,7,0,0,0,0,0,0,0,0,0,0,0,0
1354,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_poolOutputs.v.out,1199,8515,809,6904,0,0,0,739,40,0,0,16,57,0,0,0,1,32,0,0,0,71,63,16,0,0,0,0,0,0,0,4,0,78,0,0,0,0,0,34,9,0,0,0,0,0,0,0,0,0,0,159,126,0,0,0,0,0,8,21,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1355,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readFilters24.v.out,291,4471,243,4384,0,0,0,120,12,0,0,0,2,0,0,0,2,0,0,0,0,13,4,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,8,3,0,0,0,0,0,0,0,0,0,0,43,1,0,0,0,0,0,3,18,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1356,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v.out,300,2685,237,2583,0,0,0,222,15,0,0,0,2,0,0,0,3,0,0,0,0,20,12,2,0,0,4,0,0,0,0,0,0,5,0,0,0,0,7,21,8,0,0,0,0,0,0,0,0,0,0,60,1,0,0,0,0,0,13,41,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1357,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_writeOutputs_aligned.v.out,42,430,35,422,0,0,0,16,1,0,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,4,1,0,0,0,0,0,0,1,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1358,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v.out,4620,29816,2986,23585,7,3328,0,2751,162,0,0,54,128,0,0,0,36,127,0,0,0,349,165,26,0,0,0,0,0,0,0,6,0,211,14,0,0,0,2,96,36,2,0,0,0,0,0,67,4,0,0,688,202,0,0,0,0,0,42,168,0,0,0,0,0,0,50,87,5,0,0,0,12,0,0,12,0,0,0,0,0
1360,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_accum_2.v.out,385,2474,266,2045,0,0,0,253,15,0,0,7,16,0,0,0,1,9,0,0,0,26,15,4,0,0,0,0,0,0,0,1,0,18,0,0,0,0,0,9,2,0,0,0,0,0,0,0,0,0,0,51,31,0,0,0,0,0,18,17,0,0,0,0,0,0,12,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1361,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_accum_3.v.out,318,2351,217,1930,0,0,0,198,9,0,0,3,15,0,0,0,0,8,0,0,0,19,14,4,0,0,0,0,0,0,0,1,0,23,0,0,0,0,0,9,2,0,0,0,0,0,0,0,0,0,0,46,31,0,0,0,0,0,2,7,0,0,0,0,0,0,3,2,0,0,0,0,0,0,0,0,0,0,0,0,0
1362,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_adjust.v.out,703,5472,498,4574,0,0,0,404,15,0,0,8,33,0,0,0,0,18,0,0,0,37,32,9,0,0,0,0,0,0,0,2,0,47,0,0,0,0,0,18,6,1,0,0,0,0,0,0,0,0,0,88,61,0,0,0,0,0,6,21,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1363,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_dot_product.v.out,218,1424,170,1303,0,0,0,113,10,0,0,2,6,0,0,0,0,2,0,0,0,18,6,1,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,3,2,1,0,0,0,0,0,0,0,0,0,22,1,0,0,0,0,0,12,12,0,0,0,0,0,0,9,2,0,0,0,0,0,0,0,0,0,0,0,0,0
1364,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_filters.v.out,24,207,17,109,1,8192,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1365,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_filters_ram.v.out,15,152,8,54,1,8192,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1366,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_get_next_ijk.v.out,74,263,42,201,0,0,0,52,9,0,0,0,1,0,0,0,1,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0
1367,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readFilters30.v.out,70,311,44,271,0,0,0,48,5,0,0,0,2,0,0,0,1,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,15,1,0,0,0,0,0,0,4,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1368,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v.out,150,1075,100,969,0,0,0,93,8,0,0,0,3,0,0,0,2,0,0,0,0,12,12,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,2,2,1,0,0,0,0,0,0,0,0,0,0,30,1,0,0,0,0,0,0,8,0,0,0,0,0,0,2,2,2,0,0,0,0,0,0,0,0,0,0,0,0
1369,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_writeOutputs_unaligned.v.out,84,621,58,593,0,0,0,53,5,0,0,0,1,0,0,0,0,1,0,0,0,8,3,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,8,1,0,0,0,0,0,0,8,0,0,0,0,0,0,2,1,2,0,0,0,0,0,0,0,0,0,0,0,0
1370,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_111.v.out,32554,233159,21684,184448,85,49408,0,19419,850,0,0,285,924,0,0,0,234,894,0,0,0,2183,1078,218,0,0,0,0,0,0,0,117,0,1098,37,0,0,0,5,701,240,22,0,0,0,0,0,562,52,0,0,5524,1530,0,0,0,0,0,427,1232,0,0,0,0,0,0,305,546,65,0,0,0,161,0,0,129,0,0,0,0,0
1371,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_accum_1.v.out,1877,15387,1228,12024,0,0,0,1243,52,0,0,15,73,0,0,0,2,41,0,0,0,137,90,20,0,0,0,0,0,0,0,22,0,100,0,0,0,0,0,42,10,0,0,0,0,0,0,0,0,0,0,356,151,0,0,0,0,0,10,98,0,0,0,0,0,0,3,5,16,0,0,0,0,0,0,0,0,0,0,0,0
1381,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_adjust.v.out,856,6218,641,5324,0,0,0,518,23,0,0,12,34,0,0,0,1,19,0,0,0,44,33,9,0,0,0,0,0,0,0,2,0,30,0,0,0,0,0,19,6,1,0,0,0,0,0,0,0,0,0,102,61,0,0,0,0,0,65,32,0,0,0,0,0,0,24,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1382,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_adjustments.v.out,24,483,17,229,1,6144,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1383,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_adjustments_ram.v.out,15,368,8,114,1,6144,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1384,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v.out,2215,18852,1939,17473,0,0,0,816,12,0,0,32,66,0,0,0,3,32,0,0,0,98,70,16,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,40,35,16,0,0,0,0,0,0,0,0,0,193,1,0,0,0,0,0,56,130,0,0,0,0,0,0,10,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1385,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_0.v.out,24,651,17,309,1,73728,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1386,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_0_ram.v.out,15,496,8,154,1,73728,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1387,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_1.v.out,10,219,9,155,1,73728,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1388,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_1_rom.v.out,5,141,4,77,1,73728,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1389,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_get_next_ijk.v.out,80,272,45,207,0,0,0,56,10,0,0,0,1,0,0,0,1,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0
1390,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_accum.v.out,2195,17028,1526,13906,0,0,0,1337,51,0,0,24,113,0,0,0,1,64,0,0,0,125,106,32,0,0,0,0,0,0,0,8,0,110,0,0,0,0,0,66,16,0,0,0,0,0,0,0,0,0,0,300,241,0,0,0,0,0,16,61,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1391,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_0.v.out,27,261,19,145,1,16384,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1392,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_0_ram.v.out,17,188,9,72,1,16384,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1393,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_1.v.out,17,143,15,111,1,16384,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0
1394,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_1_rom.v.out,9,87,7,55,1,16384,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0
1395,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_multiply34.v.out,619,5087,528,4722,0,0,0,246,11,0,0,8,18,0,0,0,0,8,0,0,0,33,20,4,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,9,8,4,0,0,0,0,0,0,0,0,0,55,1,0,0,0,0,0,18,35,0,0,0,0,0,0,9,2,0,0,0,0,0,0,0,0,0,0,0,0,0
1396,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v.out,1332,10822,1026,9445,1,256,0,784,29,0,0,11,48,0,0,0,1,27,0,0,0,63,48,13,0,0,0,0,0,0,0,3,0,44,0,0,0,0,0,28,9,1,0,0,0,0,0,0,0,0,0,159,91,0,0,0,0,0,132,42,0,0,0,0,0,0,32,1,0,0,0,0,1,0,0,1,0,0,0,0,0
1397,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1.v.out,24,177,17,89,1,256,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1398,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.v.out,15,132,8,44,1,256,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1399,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v.out,321,7729,274,7651,0,0,0,111,11,0,0,0,2,0,0,0,2,0,0,0,0,14,4,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,8,3,0,0,0,0,0,0,0,0,0,0,42,1,0,0,0,0,0,0,14,0,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1400,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readInputs37.v.out,266,1534,201,1435,0,0,0,185,15,0,0,0,2,0,0,0,2,0,0,0,0,19,13,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,5,21,2,0,0,0,0,0,0,0,0,0,0,54,1,0,0,0,0,0,4,35,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1401,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_110.v.out,16786,116369,11160,91934,38,44544,0,10015,472,0,0,148,490,0,0,0,117,456,0,0,0,1167,560,115,0,0,4,0,0,0,0,30,0,642,22,0,0,0,7,393,133,9,0,0,0,0,0,274,26,0,0,2672,824,0,0,0,0,0,229,623,0,0,0,0,0,0,179,280,7,0,0,0,76,0,0,60,0,0,0,0,0
1408,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_adjust.v.out,857,6227,642,5333,0,0,0,518,23,0,0,12,34,0,0,0,1,19,0,0,0,44,33,9,0,0,0,0,0,0,0,2,0,30,0,0,0,0,0,19,6,1,0,0,0,0,0,0,0,0,0,102,61,0,0,0,0,0,65,32,0,0,0,0,0,0,24,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1410,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_0.v.out,24,369,17,185,1,73728,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1411,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_0_ram.v.out,15,276,8,92,1,73728,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1412,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_1.v.out,10,125,9,93,1,73728,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1413,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_1_rom.v.out,5,78,4,46,1,73728,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1415,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_poolOutputs.v.out,1199,8500,809,6889,0,0,0,739,40,0,0,16,57,0,0,0,1,32,0,0,0,71,63,16,0,0,0,0,0,0,0,4,0,78,0,0,0,0,0,34,9,0,0,0,0,0,0,0,0,0,0,159,126,0,0,0,0,0,8,21,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1416,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v.out,291,4501,243,4414,0,0,0,120,12,0,0,0,2,0,0,0,2,0,0,0,0,13,4,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,8,3,0,0,0,0,0,0,0,0,0,0,43,1,0,0,0,0,0,3,18,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1417,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v.out,291,2634,230,2534,0,0,0,214,14,0,0,0,2,0,0,0,2,0,0,0,0,20,12,2,0,0,4,0,0,0,0,0,0,5,0,0,0,0,7,21,8,0,0,0,0,0,0,0,0,0,0,60,1,0,0,0,0,0,9,40,0,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1418,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v.out,42,417,35,409,0,0,0,16,1,0,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,4,1,0,0,0,0,0,0,1,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1419,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v.out,3932,26393,2557,20921,7,12544,0,2300,128,0,0,39,106,0,0,0,31,104,0,0,0,286,137,22,0,0,0,0,0,0,0,5,0,179,10,0,0,0,2,83,30,2,0,0,0,0,0,58,4,0,0,611,167,0,0,0,0,0,24,138,0,0,0,0,0,0,34,71,7,0,0,0,10,0,0,12,0,0,0,0,0
1420,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_accum_1.v.out,755,5876,491,4606,0,0,0,482,23,0,0,6,30,0,0,0,2,17,0,0,0,63,39,8,0,0,0,0,0,0,0,2,0,40,0,0,0,0,0,18,4,0,0,0,0,0,0,0,0,0,0,129,61,0,0,0,0,0,4,31,0,0,0,0,0,0,2,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1422,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_adjust.v.out,703,5474,498,4576,0,0,0,404,15,0,0,8,33,0,0,0,0,18,0,0,0,37,32,9,0,0,0,0,0,0,0,2,0,47,0,0,0,0,0,18,6,1,0,0,0,0,0,0,0,0,0,88,61,0,0,0,0,0,6,21,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1423,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_dot_product.v.out,219,1795,168,1657,0,0,0,116,10,0,0,2,6,0,0,0,1,2,0,0,0,18,6,1,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,3,2,1,0,0,0,0,0,0,0,0,0,24,1,0,0,0,0,0,12,13,0,0,0,0,0,0,9,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1424,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_filters.v.out,24,225,17,121,1,65536,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1425,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_filters_ram.v.out,15,164,8,60,1,65536,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1426,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_get_next_ijk.v.out,74,266,42,204,0,0,0,52,9,0,0,0,1,0,0,0,1,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0
1427,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_readFilters47.v.out,70,341,44,297,0,0,0,48,5,0,0,0,2,0,0,0,1,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,15,1,0,0,0,0,0,0,4,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1428,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_readInputs.v.out,160,1137,102,969,0,0,0,102,10,0,0,0,2,0,0,0,2,0,0,0,0,15,11,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,2,2,1,0,0,0,0,0,0,0,0,0,0,33,1,0,0,0,0,0,0,9,0,0,0,0,0,0,2,2,4,0,0,0,0,0,0,0,0,0,0,0,0
1429,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_writeOutputs_unaligned.v.out,82,541,52,510,0,0,0,55,5,0,0,0,1,0,0,0,0,1,0,0,0,13,3,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,8,1,0,0,0,0,0,0,6,0,0,0,0,0,0,2,1,2,0,0,0,0,0,0,0,0,0,0,0,0
1430,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_18.v.out,29412,214566,19733,169499,85,93696,0,17287,707,0,0,225,840,0,0,0,210,802,0,0,0,1891,922,202,0,0,0,0,0,0,0,49,0,996,21,0,0,0,5,650,216,22,0,0,0,0,0,526,52,0,0,5058,1390,0,0,0,0,0,361,1127,0,0,0,0,0,0,243,485,5,0,0,0,153,0,0,129,0,0,0,0,0
1431,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_accum_1.v.out,1776,14329,1156,11045,0,0,0,1164,52,0,0,15,73,0,0,0,2,41,0,0,0,136,78,20,0,0,0,0,0,0,0,6,0,100,0,0,0,0,0,42,10,0,0,0,0,0,0,0,0,0,0,322,151,0,0,0,0,0,10,98,0,0,0,0,0,0,3,5,0,0,0,0,0,0,0,0,0,0,0,0,0
1437,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_adjust.v.out,856,6223,641,5329,0,0,0,518,23,0,0,12,34,0,0,0,1,19,0,0,0,44,33,9,0,0,0,0,0,0,0,2,0,30,0,0,0,0,0,19,6,1,0,0,0,0,0,0,0,0,0,102,61,0,0,0,0,0,65,32,0,0,0,0,0,0,24,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1438,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_adjustments.v.out,24,489,17,233,1,12288,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1439,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_adjustments_ram.v.out,15,372,8,116,1,12288,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1440,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_dot_product.v.out,2209,18934,1939,17556,0,0,0,811,11,0,0,32,66,0,0,0,2,32,0,0,0,94,70,16,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,40,35,16,0,0,0,0,0,0,0,0,0,192,1,0,0,0,0,0,56,132,0,0,0,0,0,0,10,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1441,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_0.v.out,24,663,17,317,1,294912,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1442,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_0_ram.v.out,15,504,8,158,1,294912,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1443,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_1.v.out,10,223,9,159,1,294912,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1444,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_1_rom.v.out,5,143,4,79,1,294912,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1445,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_get_next_ijk.v.out,80,275,45,210,0,0,0,56,10,0,0,0,1,0,0,0,1,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0
1446,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_accum.v.out,2195,17054,1526,13932,0,0,0,1337,51,0,0,24,113,0,0,0,1,64,0,0,0,125,106,32,0,0,0,0,0,0,0,8,0,110,0,0,0,0,0,66,16,0,0,0,0,0,0,0,0,0,0,300,241,0,0,0,0,0,16,61,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1447,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_0.v.out,27,273,19,153,1,65536,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1448,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_0_ram.v.out,17,196,9,76,1,65536,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1449,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_1.v.out,17,151,15,119,1,65536,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0
1450,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_1_rom.v.out,9,91,7,59,1,65536,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0
1451,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v.out,626,5168,531,4785,0,0,0,252,11,0,0,8,18,0,0,0,1,8,0,0,0,33,20,4,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,10,8,4,0,0,0,0,0,0,0,0,0,58,1,0,0,0,0,0,18,36,0,0,0,0,0,0,9,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1452,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_writeOutputs_1.v.out,1332,10853,1026,9472,1,512,0,784,29,0,0,11,48,0,0,0,1,27,0,0,0,63,48,13,0,0,0,0,0,0,0,3,0,44,0,0,0,0,0,28,9,1,0,0,0,0,0,0,0,0,0,159,91,0,0,0,0,0,132,42,0,0,0,0,0,0,32,1,0,0,0,0,1,0,0,1,0,0,0,0,0
1453,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_writeOutputs_1_running_sums.v.out,24,183,17,93,1,512,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1454,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_writeOutputs_1_running_sums_ram.v.out,15,136,8,46,1,512,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1455,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v.out,331,8045,283,7961,0,0,0,120,12,0,0,0,2,0,0,0,2,0,0,0,0,14,4,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,8,3,0,0,0,0,0,0,0,0,0,0,42,1,0,0,0,0,0,3,18,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1456,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readInputs54.v.out,276,1566,210,1461,0,0,0,190,16,0,0,0,2,0,0,0,2,0,0,0,0,19,13,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,5,21,2,0,0,0,0,0,0,0,0,0,0,50,1,0,0,0,0,0,7,35,0,0,0,0,0,0,6,1,4,0,0,0,0,0,0,0,0,0,0,0,0
1457,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_17.v.out,14765,104058,9796,82248,34,84992,0,8770,408,0,0,136,422,0,0,0,105,400,0,0,0,1040,496,99,0,0,4,0,0,0,0,26,0,572,22,0,0,0,7,345,121,9,0,0,0,0,0,242,22,0,0,2384,700,0,0,0,0,0,158,558,0,0,0,0,0,0,127,248,7,0,0,0,60,0,0,52,0,0,0,0,0
1458,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_accum_1.v.out,1097,8731,710,6756,0,0,0,712,30,0,0,9,44,0,0,0,2,25,0,0,0,93,52,12,0,0,0,0,0,0,0,4,0,60,0,0,0,0,0,26,6,0,0,0,0,0,0,0,0,0,0,194,91,0,0,0,0,0,6,52,0,0,0,0,0,0,2,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1459,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_accum_2.v.out,306,2232,206,1810,0,0,0,195,8,0,0,3,15,0,0,0,0,8,0,0,0,18,14,4,0,0,0,0,0,0,0,1,0,24,0,0,0,0,0,9,2,0,0,0,0,0,0,0,0,0,0,44,31,0,0,0,0,0,2,7,0,0,0,0,0,0,3,2,0,0,0,0,0,0,0,0,0,0,0,0,0
1463,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_adjust.v.out,857,6233,642,5339,0,0,0,518,23,0,0,12,34,0,0,0,1,19,0,0,0,44,33,9,0,0,0,0,0,0,0,2,0,30,0,0,0,0,0,19,6,1,0,0,0,0,0,0,0,0,0,102,61,0,0,0,0,0,65,32,0,0,0,0,0,0,24,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1464,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_dot_product.v.out,1183,9735,1026,8997,0,0,0,470,11,0,0,16,34,0,0,0,2,16,0,0,0,52,36,8,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,24,19,8,0,0,0,0,0,0,0,0,0,113,1,0,0,0,0,0,40,74,0,0,0,0,0,0,10,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1465,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_0.v.out,24,381,17,193,1,294912,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1466,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_0_ram.v.out,15,284,8,96,1,294912,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1467,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_1.v.out,10,129,9,97,1,294912,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1468,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_1_rom.v.out,5,80,4,48,1,294912,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1470,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_poolOutputs.v.out,1199,8476,809,6865,0,0,0,739,40,0,0,16,57,0,0,0,1,32,0,0,0,71,63,16,0,0,0,0,0,0,0,4,0,78,0,0,0,0,0,34,9,0,0,0,0,0,0,0,0,0,0,159,126,0,0,0,0,0,8,21,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1471,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readFilters58.v.out,291,4542,243,4449,0,0,0,120,12,0,0,0,2,0,0,0,2,0,0,0,0,13,4,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,8,3,0,0,0,0,0,0,0,0,0,0,43,1,0,0,0,0,0,3,18,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1472,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v.out,297,2610,235,2503,0,0,0,220,14,0,0,0,2,0,0,0,2,0,0,0,0,21,12,2,0,0,4,0,0,0,0,0,0,5,0,0,0,0,7,21,8,0,0,0,0,0,0,0,0,0,0,60,1,0,0,0,0,0,10,44,0,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1473,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_writeOutputs_aligned.v.out,42,399,35,391,0,0,0,16,1,0,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,4,1,0,0,0,0,0,0,1,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1474,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v.out,3933,26464,2557,20961,7,24832,0,2301,128,0,0,39,106,0,0,0,31,104,0,0,0,287,137,22,0,0,0,0,0,0,0,5,0,179,10,0,0,0,2,83,30,2,0,0,0,0,0,58,4,0,0,611,167,0,0,0,0,0,24,138,0,0,0,0,0,0,34,71,7,0,0,0,10,0,0,12,0,0,0,0,0
1475,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_accum_1.v.out,755,5901,491,4621,0,0,0,482,23,0,0,6,30,0,0,0,2,17,0,0,0,63,39,8,0,0,0,0,0,0,0,2,0,40,0,0,0,0,0,18,4,0,0,0,0,0,0,0,0,0,0,129,61,0,0,0,0,0,4,31,0,0,0,0,0,0,2,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1477,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_adjust.v.out,703,5476,498,4578,0,0,0,404,15,0,0,8,33,0,0,0,0,18,0,0,0,37,32,9,0,0,0,0,0,0,0,2,0,47,0,0,0,0,0,18,6,1,0,0,0,0,0,0,0,0,0,88,61,0,0,0,0,0,6,21,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1478,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_adjustments.v.out,24,477,17,225,1,3072,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1479,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_adjustments_ram.v.out,15,364,8,112,1,3072,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1480,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_dot_product.v.out,219,1802,168,1662,0,0,0,116,10,0,0,2,6,0,0,0,1,2,0,0,0,18,6,1,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,3,2,1,0,0,0,0,0,0,0,0,0,24,1,0,0,0,0,0,12,13,0,0,0,0,0,0,9,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1481,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_filters.v.out,24,237,17,129,1,262144,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1482,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_filters_ram.v.out,15,172,8,64,1,262144,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1483,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_get_next_ijk.v.out,74,269,42,207,0,0,0,52,9,0,0,0,1,0,0,0,1,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0
1484,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_readFilters64.v.out,70,359,44,313,0,0,0,48,5,0,0,0,2,0,0,0,1,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,15,1,0,0,0,0,0,0,4,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1485,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_readInputs.v.out,160,1127,102,953,0,0,0,102,10,0,0,0,2,0,0,0,2,0,0,0,0,15,11,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,2,2,1,0,0,0,0,0,0,0,0,0,0,33,1,0,0,0,0,0,0,9,0,0,0,0,0,0,2,2,4,0,0,0,0,0,0,0,0,0,0,0,0
1486,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v.out,82,524,52,493,0,0,0,55,5,0,0,0,1,0,0,0,0,1,0,0,0,13,3,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,8,1,0,0,0,0,0,0,6,0,0,0,0,0,0,2,1,2,0,0,0,0,0,0,0,0,0,0,0,0
1487,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small.v.out,63929,463452,42771,369669,156,50585920,0,37336,2024,0,0,568,1605,0,0,0,488,1557,0,0,0,4509,2260,337,0,0,2,0,0,0,0,84,0,2547,144,0,0,0,49,1535,512,34,0,0,0,0,0,905,66,0,0,9844,2516,0,0,0,0,0,808,2708,0,0,0,0,0,0,631,1079,106,0,0,0,198,0,0,220,0,0,0,0,0
1519,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v.out,3809,24748,2452,19469,7,24832,0,2286,131,0,0,39,107,0,0,0,29,103,0,0,0,282,149,22,0,0,0,0,0,0,0,5,0,165,10,0,0,0,2,81,30,2,0,0,0,0,0,58,4,0,0,604,167,0,0,0,0,0,28,135,0,0,0,0,0,0,35,71,5,0,0,0,10,0,0,12,0,0,0,0,0
1532,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v.out,4600,28554,2981,22445,7,27904,0,2858,160,0,0,47,125,0,0,0,37,120,0,0,0,356,178,26,0,0,0,0,0,0,0,7,0,219,12,0,0,0,5,133,41,2,0,0,0,0,0,62,4,0,0,733,201,0,0,0,0,0,35,201,0,0,0,0,0,0,40,78,14,0,0,0,10,0,0,12,0,0,0,0,0
1536,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.v.out,167,1043,96,619,2,9216,0,107,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,59,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,4,0,0,0,0,0
1537,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore.v.out,34,323,21,143,1,4608,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1538,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.v.out,23,251,10,71,1,4608,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1539,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.v.out,155,923,89,611,2,9216,0,102,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,2,0,0,0,0,0
1540,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore.v.out,27,255,19,141,1,4608,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1541,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.v.out,17,184,9,70,1,4608,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1542,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.v.out,92,533,51,302,1,9216,0,53,0,0,0,0,1,0,0,0,2,4,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,7,1,0,0,18,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,2,0,0,2,0,0,0,0,0
1543,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore.v.out,37,379,23,179,1,9216,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1544,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.v.out,25,289,11,89,1,9216,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1545,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548.v.out,5692,37202,3833,29820,9,29440,0,3447,179,0,0,56,162,0,0,0,39,142,0,0,0,384,220,36,0,0,0,0,0,0,0,9,0,228,12,0,0,0,5,150,50,4,0,0,0,0,0,69,5,0,0,874,260,0,0,0,0,0,135,242,0,0,0,0,0,0,68,84,6,0,0,0,13,0,0,15,0,0,0,0,0
1561,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v.out,3809,24673,2452,19428,7,12544,0,2286,131,0,0,39,107,0,0,0,29,103,0,0,0,282,149,22,0,0,0,0,0,0,0,5,0,165,10,0,0,0,2,81,30,2,0,0,0,0,0,58,4,0,0,604,167,0,0,0,0,0,28,135,0,0,0,0,0,0,35,71,5,0,0,0,10,0,0,12,0,0,0,0,0
1574,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738.v.out,4600,28456,2981,22394,7,14080,0,2858,160,0,0,47,125,0,0,0,37,120,0,0,0,356,178,26,0,0,0,0,0,0,0,7,0,219,12,0,0,0,5,133,41,2,0,0,0,0,0,62,4,0,0,733,201,0,0,0,0,0,35,201,0,0,0,0,0,0,40,78,14,0,0,0,10,0,0,12,0,0,0,0,0
1578,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec.v.out,167,1019,96,603,2,4608,0,107,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,59,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,4,0,0,0,0,0
1579,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec_memcore.v.out,34,315,21,139,1,2304,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1580,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec_memcore_ram.v.out,23,245,10,69,1,2304,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1587,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832.v.out,5692,36980,3833,29653,9,14848,0,3447,179,0,0,56,162,0,0,0,39,142,0,0,0,384,220,36,0,0,0,0,0,0,0,9,0,228,12,0,0,0,5,150,50,4,0,0,0,0,0,69,5,0,0,874,260,0,0,0,0,0,135,242,0,0,0,0,0,0,68,84,6,0,0,0,13,0,0,15,0,0,0,0,0
1594,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_l2_products.v.out,92,473,51,262,1,512,0,53,0,0,0,0,1,0,0,0,2,4,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,7,1,0,0,18,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,2,0,0,2,0,0,0,0,0
1603,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928.v.out,3774,23882,2434,18822,7,3328,0,2249,129,0,0,39,107,0,0,0,28,103,0,0,0,276,149,22,0,0,0,0,0,0,0,5,0,165,10,0,0,0,2,81,30,2,0,0,0,0,0,58,4,0,0,594,167,0,0,0,0,0,24,122,0,0,0,0,0,0,33,72,5,0,0,0,10,0,0,12,0,0,0,0,0
1616,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v.out,4600,28485,2981,22423,7,14080,0,2858,160,0,0,47,125,0,0,0,37,120,0,0,0,356,178,26,0,0,0,0,0,0,0,7,0,219,12,0,0,0,5,133,41,2,0,0,0,0,0,62,4,0,0,733,201,0,0,0,0,0,35,201,0,0,0,0,0,0,40,78,14,0,0,0,10,0,0,12,0,0,0,0,0
1629,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116.v.out,4595,27637,3023,22175,7,3264,0,2824,171,0,0,47,128,0,0,0,36,123,0,0,0,339,167,27,0,0,2,0,0,0,0,7,0,217,12,0,0,0,6,139,54,2,0,0,0,0,0,67,5,0,0,655,202,0,0,0,0,0,62,188,0,0,0,0,0,0,55,79,10,0,0,0,14,0,0,10,0,0,0,0,0
1633,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0.v.out,92,461,51,254,1,224,0,53,0,0,0,0,1,0,0,0,2,4,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,7,1,0,0,18,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,2,0,0,2,0,0,0,0,0
1634,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0_memcore.v.out,37,331,23,155,1,224,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1635,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0_memcore_ram.v.out,25,253,11,77,1,224,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1642,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270.v.out,5816,38853,3914,31147,10,61696,0,3525,177,0,0,56,162,0,0,0,40,144,0,0,0,390,226,36,0,0,0,0,0,0,0,9,0,229,12,0,0,0,5,148,50,4,0,0,0,0,0,72,5,0,0,927,260,0,0,0,0,0,131,250,0,0,0,0,0,0,66,87,9,0,0,0,13,0,0,17,0,0,0,0,0
1646,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec.v.out,167,1067,96,635,2,18432,0,107,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,59,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,4,0,0,0,0,0
1647,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec_memcore.v.out,34,331,21,147,1,9216,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1648,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec_memcore_ram.v.out,23,257,10,73,1,9216,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1652,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0.v.out,155,943,89,627,2,18432,0,102,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,2,0,0,0,0,0
1653,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0_memcore.v.out,27,261,19,145,1,9216,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1654,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0_memcore_ram.v.out,17,188,9,72,1,9216,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1655,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364.v.out,5813,38929,3913,31247,10,58624,0,3523,177,0,0,56,162,0,0,0,39,144,0,0,0,391,226,36,0,0,0,0,0,0,0,9,0,229,12,0,0,0,5,149,50,4,0,0,0,0,0,72,5,0,0,924,260,0,0,0,0,0,131,249,0,0,0,0,0,0,66,88,9,0,0,0,13,0,0,17,0,0,0,0,0
1668,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76.v.out,3822,24947,2464,19700,7,12544,0,2289,131,0,0,39,107,0,0,0,29,103,0,0,0,282,149,22,0,0,0,0,0,0,0,5,0,166,10,0,0,0,2,81,30,3,0,0,0,0,0,58,4,0,0,604,167,0,0,0,0,0,28,136,0,0,0,0,0,0,35,71,5,0,0,0,10,0,0,12,0,0,0,0,0
1681,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d2_S.v.out,53,192,24,97,0,0,0,37,3,0,0,2,1,0,0,0,1,3,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1682,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d2_S_shiftReg.v.out,8,44,7,43,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1687,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d8_S.v.out,67,274,30,163,0,0,0,51,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,10,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1688,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d8_S_shiftReg.v.out,21,113,13,105,0,0,0,17,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1691,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w11_d2_S.v.out,53,200,24,105,0,0,0,37,3,0,0,2,1,0,0,0,1,3,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1692,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w11_d2_S_shiftReg.v.out,8,48,7,47,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1693,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w11_d7_S.v.out,64,275,29,166,0,0,0,48,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,8,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,7,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1694,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w11_d7_S_shiftReg.v.out,18,110,12,104,0,0,0,14,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1695,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w12_d7_S.v.out,64,288,29,179,0,0,0,48,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,8,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,7,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1696,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w12_d7_S_shiftReg.v.out,18,119,12,113,0,0,0,14,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1701,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w13_d2_S.v.out,53,216,24,121,0,0,0,37,3,0,0,2,1,0,0,0,1,3,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1702,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w13_d2_S_shiftReg.v.out,8,56,7,55,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1703,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w13_d7_S.v.out,64,301,29,192,0,0,0,48,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,8,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,7,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1704,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w13_d7_S_shiftReg.v.out,18,128,12,122,0,0,0,14,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1705,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w14_d9_S.v.out,68,351,31,236,0,0,0,52,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,10,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1706,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w14_d9_S_shiftReg.v.out,22,168,14,160,0,0,0,18,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1707,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w15_d2_S.v.out,53,232,24,137,0,0,0,37,3,0,0,2,1,0,0,0,1,3,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1708,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w15_d2_S_shiftReg.v.out,8,64,7,63,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1709,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w15_d7_S.v.out,64,327,29,218,0,0,0,48,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,8,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,7,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1710,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w15_d7_S_shiftReg.v.out,18,146,12,140,0,0,0,14,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1795,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d7_S.v.out,64,223,29,114,0,0,0,48,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,8,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,7,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1796,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d7_S_shiftReg.v.out,18,74,12,68,0,0,0,14,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1797,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d9_S.v.out,68,246,31,131,0,0,0,52,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,10,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1798,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d9_S_shiftReg.v.out,22,91,14,83,0,0,0,18,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1819,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w9_d7_S.v.out,64,249,29,140,0,0,0,48,2,0,0,2,1,0,0,0,1,4,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,8,1,0,0,0,0,1,1,0,0,0,0,0,0,2,0,0,0,6,1,0,0,0,0,0,0,7,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1820,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w9_d7_S_shiftReg.v.out,18,92,12,86,0,0,0,14,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1854,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused.v.out,61852,439631,41224,352452,124,33845184,0,36447,1972,0,0,568,1596,0,0,0,487,1557,0,0,0,4372,2216,337,0,0,2,0,0,0,0,84,0,2502,136,0,0,0,49,1535,512,34,0,0,0,0,0,897,66,0,0,9568,2515,0,0,0,0,0,808,2500,0,0,0,0,0,0,614,1060,106,0,0,0,166,0,0,188,0,0,0,0,0
1855,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_in.v.out,199,1213,140,953,4,256,0,126,8,0,0,0,2,0,0,0,2,0,0,0,0,19,3,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,41,1,0,0,0,0,0,1,21,0,0,0,0,0,0,5,1,0,0,0,0,4,0,0,4,0,0,0,0,0
1858,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v.out,258,1345,138,1066,0,0,0,190,17,0,0,0,2,0,0,0,3,0,0,0,0,68,12,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,7,1,1,0,0,0,0,0,0,0,0,0,39,1,0,0,0,0,0,0,21,0,0,0,0,0,0,2,3,4,0,0,0,0,0,0,0,0,0,0,0,0
1859,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps.v.out,158,2917,101,2103,2,6272000,0,97,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,41,0,0,0,0,0,0,0,12,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,2,0,0,0,0,0
1860,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps_memcore.v.out,34,1003,27,651,1,3136000,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1861,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps_memcore_ram.v.out,25,838,18,486,1,3136000,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1862,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf10_fmaps.v.out,158,2805,101,2007,2,401408,0,97,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,41,0,0,0,0,0,0,0,12,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,2,0,0,0,0,0
1863,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore.v.out,34,963,27,619,1,200704,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1864,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore_ram.v.out,25,806,18,462,1,200704,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1865,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf1_fmaps.v.out,158,2917,101,2103,2,6422528,0,97,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,41,0,0,0,0,0,0,0,12,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,2,0,0,0,0,0
1866,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore.v.out,34,1003,27,651,1,3211264,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1867,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore_ram.v.out,25,838,18,486,1,3211264,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1868,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf3_fmaps.v.out,158,2889,101,2079,2,3211264,0,97,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,41,0,0,0,0,0,0,0,12,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,2,0,0,0,0,0
1869,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore.v.out,34,993,27,643,1,1605632,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1870,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore_ram.v.out,25,830,18,480,1,1605632,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1871,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf4_fmaps.v.out,158,2861,101,2055,2,1605632,0,97,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,41,0,0,0,0,0,0,0,12,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,2,0,0,0,0,0
1872,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore.v.out,34,983,27,635,1,802816,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1873,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore_ram.v.out,25,822,18,474,1,802816,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1874,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf7_fmaps.v.out,158,2833,101,2031,2,802816,0,97,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,41,0,0,0,0,0,0,0,12,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,2,0,0,0,0,0
1875,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore.v.out,34,973,27,627,1,401408,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1876,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore_ram.v.out,25,814,18,468,1,401408,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1877,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_15.v.out,5975,41283,4049,33479,10,58624,0,3555,180,0,0,56,162,0,0,0,41,145,0,0,0,402,227,36,0,0,0,0,0,0,0,9,0,231,12,0,0,0,5,151,50,4,0,0,0,0,0,72,5,0,0,932,260,0,0,0,0,0,131,249,0,0,0,0,0,0,66,90,9,0,0,0,13,0,0,17,0,0,0,0,0
1878,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_accum_1.v.out,729,5823,476,4608,0,0,0,473,20,0,0,6,30,0,0,0,2,17,0,0,0,61,39,8,0,0,0,0,0,0,0,3,0,37,0,0,0,0,0,18,4,0,0,0,0,0,0,0,0,0,0,126,61,0,0,0,0,0,4,31,0,0,0,0,0,0,2,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1879,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_accum_2.v.out,300,2191,204,1781,0,0,0,190,8,0,0,3,15,0,0,0,0,8,0,0,0,18,14,4,0,0,0,0,0,0,0,1,0,20,0,0,0,0,0,9,2,0,0,0,0,0,0,0,0,0,0,44,31,0,0,0,0,0,2,6,0,0,0,0,0,0,3,2,0,0,0,0,0,0,0,0,0,0,0,0,0
1880,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_adjust.v.out,704,5463,500,4572,0,0,0,402,16,0,0,8,33,0,0,0,0,18,0,0,0,37,36,9,0,0,0,0,0,0,0,2,0,41,0,0,0,0,0,18,6,1,0,0,0,0,0,0,0,0,0,89,61,0,0,0,0,0,6,19,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1881,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_adjustments.v.out,34,725,27,467,1,24576,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1882,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_adjustments_ram.v.out,25,606,18,348,1,24576,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1883,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_dot_product.v.out,292,1746,225,1557,0,0,0,175,12,0,0,2,6,0,0,0,3,2,0,0,0,23,7,1,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,11,5,1,0,0,0,0,0,0,0,0,0,44,1,0,0,0,0,0,17,24,0,0,0,0,0,0,9,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1884,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_filters.v.out,34,1013,27,659,1,4718592,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1885,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_filters_ram.v.out,25,846,18,492,1,4718592,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1886,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_get_next_ijk.v.out,79,281,44,216,0,0,0,56,10,0,0,0,1,0,0,0,1,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0
1887,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_filters.v.out,34,369,27,259,1,524288,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1888,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_filters_ram.v.out,25,302,18,192,1,524288,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1889,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_multiply66.v.out,224,1473,172,1348,0,0,0,118,10,0,0,2,6,0,0,0,0,2,0,0,0,18,10,1,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,4,2,1,0,0,0,0,0,0,0,0,0,23,1,0,0,0,0,0,12,11,0,0,0,0,0,0,9,2,0,0,0,0,0,0,0,0,0,0,0,0,0
1890,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_writeOutputs_165.v.out,1191,8933,880,7546,1,1024,0,734,29,0,0,11,48,0,0,0,1,27,0,0,0,65,52,13,0,0,0,0,0,0,0,3,0,43,0,0,0,0,0,28,9,1,0,0,0,0,0,0,0,0,0,156,91,0,0,0,0,0,90,40,0,0,0,0,0,0,24,1,0,0,0,0,1,0,0,1,0,0,0,0,0
1893,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v.out,198,1511,129,1350,0,0,0,141,10,0,0,0,2,0,0,0,2,0,0,0,0,25,13,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,9,3,0,0,0,0,0,0,0,0,0,0,41,1,0,0,0,0,0,0,20,0,0,0,0,0,0,2,3,3,0,0,0,0,0,0,0,0,0,0,0,0
1894,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readInputs69.v.out,301,1874,216,1646,0,0,0,214,15,0,0,0,2,0,0,0,3,0,0,0,0,22,21,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,5,22,2,0,0,0,0,0,0,0,0,0,0,67,1,0,0,0,0,0,0,36,0,0,0,0,0,0,2,3,5,0,0,0,0,0,0,0,0,0,0,0,0
1895,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_14.v.out,5978,41219,4050,33391,10,61696,0,3557,180,0,0,56,162,0,0,0,42,145,0,0,0,401,227,36,0,0,0,0,0,0,0,9,0,231,12,0,0,0,5,150,50,4,0,0,0,0,0,72,5,0,0,935,260,0,0,0,0,0,131,250,0,0,0,0,0,0,66,89,9,0,0,0,13,0,0,17,0,0,0,0,0
1898,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_adjust.v.out,703,5442,499,4551,0,0,0,402,16,0,0,8,33,0,0,0,0,18,0,0,0,37,36,9,0,0,0,0,0,0,0,2,0,41,0,0,0,0,0,18,6,1,0,0,0,0,0,0,0,0,0,89,61,0,0,0,0,0,6,19,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1900,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_get_next_ijk.v.out,80,284,45,219,0,0,0,56,10,0,0,0,1,0,0,0,1,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0
1901,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_filters.v.out,34,379,27,267,1,1048576,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1902,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_filters_ram.v.out,25,310,18,198,1,1048576,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1903,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_multiply72.v.out,227,1499,173,1358,0,0,0,120,10,0,0,2,6,0,0,0,1,2,0,0,0,17,10,1,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,3,2,1,0,0,0,0,0,0,0,0,0,26,1,0,0,0,0,0,12,12,0,0,0,0,0,0,9,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1904,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_writeOutputs_171.v.out,1191,8976,880,7585,1,2048,0,734,29,0,0,11,48,0,0,0,1,27,0,0,0,65,52,13,0,0,0,0,0,0,0,3,0,43,0,0,0,0,0,28,9,1,0,0,0,0,0,0,0,0,0,156,91,0,0,0,0,0,90,40,0,0,0,0,0,0,24,1,0,0,0,0,1,0,0,1,0,0,0,0,0
1909,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v.out,3948,26562,2564,21187,7,12544,0,2321,134,0,0,39,107,0,0,0,31,104,0,0,0,293,150,22,0,0,0,0,0,0,0,5,0,168,10,0,0,0,2,83,30,3,0,0,0,0,0,58,4,0,0,612,167,0,0,0,0,0,28,136,0,0,0,0,0,0,35,73,5,0,0,0,10,0,0,12,0,0,0,0,0
1910,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_accum_1.v.out,736,5779,478,4587,0,0,0,478,23,0,0,6,30,0,0,0,2,17,0,0,0,64,39,8,0,0,0,0,0,0,0,2,0,37,0,0,0,0,0,18,4,0,0,0,0,0,0,0,0,0,0,125,61,0,0,0,0,0,4,32,0,0,0,0,0,0,2,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1912,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_adjust.v.out,698,5431,496,4542,0,0,0,400,15,0,0,8,33,0,0,0,0,18,0,0,0,37,35,9,0,0,0,0,0,0,0,2,0,41,0,0,0,0,0,18,6,1,0,0,0,0,0,0,0,0,0,89,61,0,0,0,0,0,6,19,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1913,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_adjustments.v.out,34,735,27,475,1,48000,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1914,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_adjustments_ram.v.out,25,614,18,354,1,48000,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1915,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_dot_product.v.out,215,1728,164,1590,0,0,0,113,10,0,0,2,6,0,0,0,1,2,0,0,0,18,6,1,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,3,2,1,0,0,0,0,0,0,0,0,0,24,1,0,0,0,0,0,10,13,0,0,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1916,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_filters.v.out,34,389,27,275,1,2048000,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1917,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_filters_ram.v.out,25,318,18,204,1,2048000,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1918,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_get_next_ijk.v.out,74,281,42,219,0,0,0,52,9,0,0,0,1,0,0,0,1,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0
1919,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v.out,92,409,52,349,0,0,0,68,10,0,0,0,2,0,0,0,1,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,16,1,0,0,0,0,0,2,6,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1920,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readInputs.v.out,171,1083,105,949,0,0,0,112,11,0,0,0,3,0,0,0,2,0,0,0,0,20,16,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,2,2,1,0,0,0,0,0,0,0,0,0,0,31,1,0,0,0,0,0,0,10,0,0,0,0,0,0,2,3,2,0,0,0,0,0,0,0,0,0,0,0,0
1921,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_writeOutputs_unaligned.v.out,98,740,69,708,0,0,0,61,5,0,0,0,1,0,0,0,0,1,0,0,0,9,4,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,4,1,1,0,0,0,0,0,0,0,0,0,13,1,0,0,0,0,0,4,3,0,0,0,0,0,0,2,1,2,0,0,0,0,0,0,0,0,0,0,0,0
1922,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_114.v.out,4721,29226,3123,23624,7,3264,0,2856,174,0,0,47,128,0,0,0,38,124,0,0,0,350,168,27,0,0,2,0,0,0,0,7,0,219,12,0,0,0,6,141,54,2,0,0,0,0,0,67,5,0,0,663,202,0,0,0,0,0,62,188,0,0,0,0,0,0,55,81,10,0,0,0,14,0,0,10,0,0,0,0,0
1923,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_accum_1.v.out,359,2401,244,1978,0,0,0,234,16,0,0,3,16,0,0,0,0,8,0,0,0,28,16,4,0,0,0,0,0,0,0,2,0,16,0,0,0,0,0,9,2,0,0,0,0,0,0,0,0,0,0,51,31,0,0,0,0,0,10,11,0,0,0,0,0,0,9,1,1,0,0,0,0,0,0,0,0,0,0,0,0
1924,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_accum_2.v.out,347,2354,236,1935,0,0,0,222,15,0,0,3,16,0,0,0,0,8,0,0,0,26,16,4,0,0,0,0,0,0,0,1,0,16,0,0,0,0,0,9,2,0,0,0,0,0,0,0,0,0,0,49,31,0,0,0,0,0,8,9,0,0,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1925,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_accum_3.v.out,300,2188,204,1778,0,0,0,190,8,0,0,3,15,0,0,0,0,8,0,0,0,18,14,4,0,0,0,0,0,0,0,1,0,20,0,0,0,0,0,9,2,0,0,0,0,0,0,0,0,0,0,44,31,0,0,0,0,0,2,6,0,0,0,0,0,0,3,2,0,0,0,0,0,0,0,0,0,0,0,0,0
1926,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_adjust.v.out,698,5419,496,4530,0,0,0,400,15,0,0,8,33,0,0,0,0,18,0,0,0,37,35,9,0,0,0,0,0,0,0,2,0,41,0,0,0,0,0,18,6,1,0,0,0,0,0,0,0,0,0,89,61,0,0,0,0,0,6,19,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1927,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_adjustments.v.out,34,675,27,427,1,768,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1928,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_adjustments_ram.v.out,25,566,18,318,1,768,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1929,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_dot_product.v.out,283,1606,217,1449,0,0,0,161,12,0,0,2,6,0,0,0,3,2,0,0,0,23,7,1,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,12,9,1,0,0,0,0,0,0,0,0,0,43,1,0,0,0,0,0,8,17,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1930,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_filters.v.out,34,309,27,211,1,6912,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1931,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_filters_ram.v.out,25,254,18,156,1,6912,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1932,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_get_next_ijk.v.out,112,385,73,346,0,0,0,82,14,0,0,0,3,0,0,0,1,1,0,0,0,14,9,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,7,0,0,0,0,0,0,0,0,0,0,0,0
1933,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_poolOutputs.v.out,423,2923,280,2464,0,0,0,266,19,0,0,4,15,0,0,0,1,9,0,0,0,33,21,4,0,0,0,0,0,0,0,1,0,30,0,0,0,0,0,12,3,0,0,0,0,0,0,0,0,0,0,59,33,0,0,0,0,0,6,9,0,0,0,0,0,0,3,2,2,0,0,0,0,0,0,0,0,0,0,0,0
1934,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v.out,164,869,107,788,0,0,0,119,13,0,0,0,2,0,0,0,3,0,0,0,0,18,7,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,10,5,0,0,0,0,0,0,0,0,0,0,31,1,0,0,0,0,0,4,12,0,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1935,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v.out,271,1951,213,1869,0,0,0,204,11,0,0,0,2,0,0,0,2,0,0,0,0,18,13,1,0,0,2,0,0,0,0,0,0,6,0,0,0,0,6,24,8,0,0,0,0,0,0,0,0,0,0,52,1,0,0,0,0,0,18,33,0,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1936,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v.out,76,685,53,660,0,0,0,50,2,0,0,0,0,0,0,0,0,1,0,0,0,9,2,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,12,1,0,0,0,0,0,4,2,0,0,0,0,0,0,1,1,2,0,0,0,0,0,0,0,0,0,0,0,0
1937,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v.out,4726,30081,3081,23885,7,14080,0,2890,163,0,0,47,125,0,0,0,39,121,0,0,0,367,179,26,0,0,0,0,0,0,0,7,0,221,12,0,0,0,5,135,41,2,0,0,0,0,0,62,4,0,0,741,201,0,0,0,0,0,35,201,0,0,0,0,0,0,40,80,14,0,0,0,10,0,0,12,0,0,0,0,0
1938,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_accum_1.v.out,729,5777,476,4582,0,0,0,473,20,0,0,6,30,0,0,0,2,17,0,0,0,61,39,8,0,0,0,0,0,0,0,3,0,37,0,0,0,0,0,18,4,0,0,0,0,0,0,0,0,0,0,126,61,0,0,0,0,0,4,31,0,0,0,0,0,0,2,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1940,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_adjust.v.out,698,5421,496,4532,0,0,0,400,15,0,0,8,33,0,0,0,0,18,0,0,0,37,35,9,0,0,0,0,0,0,0,2,0,41,0,0,0,0,0,18,6,1,0,0,0,0,0,0,0,0,0,89,61,0,0,0,0,0,6,19,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1941,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_adjustments.v.out,34,685,27,435,1,1536,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1942,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_adjustments_ram.v.out,25,574,18,324,1,1536,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1943,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_dot_product.v.out,292,1686,225,1509,0,0,0,175,12,0,0,2,6,0,0,0,3,2,0,0,0,23,7,1,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,11,5,1,0,0,0,0,0,0,0,0,0,44,1,0,0,0,0,0,17,24,0,0,0,0,0,0,9,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1944,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_filters.v.out,34,349,27,243,1,73728,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1945,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_filters_ram.v.out,25,286,18,180,1,73728,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1947,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_poolOutputs.v.out,427,2838,275,2371,0,0,0,274,19,0,0,4,15,0,0,0,1,9,0,0,0,43,21,4,0,0,0,0,0,0,0,1,0,29,0,0,0,0,0,12,3,0,0,0,0,0,0,0,0,0,0,59,33,0,0,0,0,0,2,12,0,0,0,0,0,0,3,2,2,0,0,0,0,0,0,0,0,0,0,0,0
1948,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v.out,155,620,97,519,0,0,0,118,13,0,0,0,2,0,0,0,3,0,0,0,0,18,7,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,10,3,0,0,0,0,0,0,0,0,0,0,32,1,0,0,0,0,0,4,12,0,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1949,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readInputs25.v.out,281,1908,203,1708,0,0,0,204,11,0,0,0,2,0,0,0,3,0,0,0,0,24,17,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,5,22,2,0,0,0,0,0,0,0,0,0,0,66,1,0,0,0,0,0,0,34,0,0,0,0,0,0,2,3,5,0,0,0,0,0,0,0,0,0,0,0,0
1950,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v.out,80,608,48,575,0,0,0,58,2,0,0,0,0,0,0,0,0,1,0,0,0,19,2,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,12,1,0,0,0,0,0,0,5,0,0,0,0,0,0,1,1,2,0,0,0,0,0,0,0,0,0,0,0,0
1951,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_112.v.out,3899,25422,2534,20247,7,3328,0,2280,132,0,0,39,107,0,0,0,30,104,0,0,0,286,150,22,0,0,0,0,0,0,0,5,0,167,10,0,0,0,2,83,30,2,0,0,0,0,0,58,4,0,0,602,167,0,0,0,0,0,24,122,0,0,0,0,0,0,33,74,5,0,0,0,10,0,0,12,0,0,0,0,0
1952,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_accum_1.v.out,712,5465,466,4395,0,0,0,455,22,0,0,6,30,0,0,0,2,17,0,0,0,59,39,8,0,0,0,0,0,0,0,2,0,37,0,0,0,0,0,18,4,0,0,0,0,0,0,0,0,0,0,117,61,0,0,0,0,0,4,23,0,0,0,0,0,0,2,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1955,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_dot_product.v.out,201,1350,155,1231,0,0,0,99,9,0,0,2,6,0,0,0,0,2,0,0,0,17,6,1,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,3,2,1,0,0,0,0,0,0,0,0,0,22,1,0,0,0,0,0,6,9,0,0,0,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,0,0,0
1956,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_filters.v.out,34,309,27,211,1,8192,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1957,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_filters_ram.v.out,25,254,18,156,1,8192,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1959,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_readFilters30.v.out,92,345,52,289,0,0,0,68,10,0,0,0,2,0,0,0,1,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,16,1,0,0,0,0,0,2,6,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1960,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_readInputs.v.out,171,1105,105,979,0,0,0,112,11,0,0,0,3,0,0,0,2,0,0,0,0,20,16,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,2,2,1,0,0,0,0,0,0,0,0,0,0,31,1,0,0,0,0,0,0,10,0,0,0,0,0,0,2,3,2,0,0,0,0,0,0,0,0,0,0,0,0
1961,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_writeOutputs_unaligned.v.out,88,669,60,639,0,0,0,58,5,0,0,0,1,0,0,0,0,1,0,0,0,9,4,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,13,1,0,0,0,0,0,4,2,0,0,0,0,0,0,2,1,2,0,0,0,0,0,0,0,0,0,0,0,0
1962,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_111.v.out,5854,39040,3969,31579,9,14848,0,3479,182,0,0,56,162,0,0,0,41,143,0,0,0,395,221,36,0,0,0,0,0,0,0,9,0,230,12,0,0,0,5,152,50,4,0,0,0,0,0,69,5,0,0,882,260,0,0,0,0,0,135,242,0,0,0,0,0,0,68,86,6,0,0,0,13,0,0,15,0,0,0,0,0
1965,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_adjust.v.out,704,5451,500,4560,0,0,0,402,16,0,0,8,33,0,0,0,0,18,0,0,0,37,36,9,0,0,0,0,0,0,0,2,0,41,0,0,0,0,0,18,6,1,0,0,0,0,0,0,0,0,0,89,61,0,0,0,0,0,6,19,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1966,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_adjustments.v.out,34,705,27,451,1,6144,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1967,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_adjustments_ram.v.out,25,590,18,336,1,6144,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1969,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_filters.v.out,34,369,27,259,1,294912,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1970,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_filters_ram.v.out,25,302,18,192,1,294912,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1971,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v.out,79,275,44,210,0,0,0,56,10,0,0,0,1,0,0,0,1,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0
1972,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_filters.v.out,34,329,27,227,1,32768,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1973,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_filters_ram.v.out,25,270,18,168,1,32768,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1974,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_multiply34.v.out,224,1431,172,1306,0,0,0,118,10,0,0,2,6,0,0,0,0,2,0,0,0,18,10,1,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,4,2,1,0,0,0,0,0,0,0,0,0,23,1,0,0,0,0,0,12,11,0,0,0,0,0,0,9,2,0,0,0,0,0,0,0,0,0,0,0,0,0
1975,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_writeOutputs_133.v.out,1191,8897,880,7518,1,256,0,734,29,0,0,11,48,0,0,0,1,27,0,0,0,65,52,13,0,0,0,0,0,0,0,3,0,43,0,0,0,0,0,28,9,1,0,0,0,0,0,0,0,0,0,156,91,0,0,0,0,0,90,40,0,0,0,0,0,0,24,1,0,0,0,0,1,0,0,1,0,0,0,0,0
1978,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readFilters36.v.out,155,654,97,553,0,0,0,118,13,0,0,0,2,0,0,0,3,0,0,0,0,18,7,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,10,3,0,0,0,0,0,0,0,0,0,0,32,1,0,0,0,0,0,4,12,0,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1979,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v.out,302,1924,217,1714,0,0,0,215,15,0,0,0,2,0,0,0,3,0,0,0,0,22,21,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,5,22,2,0,0,0,0,0,0,0,0,0,0,67,1,0,0,0,0,0,0,37,0,0,0,0,0,0,2,3,5,0,0,0,0,0,0,0,0,0,0,0,0
1980,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_110.v.out,4726,30060,3081,23864,7,14080,0,2890,163,0,0,47,125,0,0,0,39,121,0,0,0,367,179,26,0,0,0,0,0,0,0,7,0,221,12,0,0,0,5,135,41,2,0,0,0,0,0,62,4,0,0,741,201,0,0,0,0,0,35,201,0,0,0,0,0,0,40,80,14,0,0,0,10,0,0,12,0,0,0,0,0
1983,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_adjust.v.out,698,5425,496,4536,0,0,0,400,15,0,0,8,33,0,0,0,0,18,0,0,0,37,35,9,0,0,0,0,0,0,0,2,0,41,0,0,0,0,0,18,6,1,0,0,0,0,0,0,0,0,0,89,61,0,0,0,0,0,6,19,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1985,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_get_next_ijk.v.out,112,388,73,349,0,0,0,82,14,0,0,0,3,0,0,0,1,1,0,0,0,14,9,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,7,0,0,0,0,0,0,0,0,0,0,0,0
1986,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_poolOutputs.v.out,427,2821,275,2354,0,0,0,274,19,0,0,4,15,0,0,0,1,9,0,0,0,43,21,4,0,0,0,0,0,0,0,1,0,29,0,0,0,0,0,12,3,0,0,0,0,0,0,0,0,0,0,59,33,0,0,0,0,0,2,12,0,0,0,0,0,0,3,2,2,0,0,0,0,0,0,0,0,0,0,0,0
1988,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v.out,281,1847,203,1647,0,0,0,204,11,0,0,0,2,0,0,0,3,0,0,0,0,24,17,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,5,22,2,0,0,0,0,0,0,0,0,0,0,66,1,0,0,0,0,0,0,34,0,0,0,0,0,0,2,3,5,0,0,0,0,0,0,0,0,0,0,0,0
1989,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_writeOutputs_unaligned.v.out,80,597,48,564,0,0,0,58,2,0,0,0,0,0,0,0,0,1,0,0,0,19,2,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,12,1,0,0,0,0,0,0,5,0,0,0,0,0,0,1,1,2,0,0,0,0,0,0,0,0,0,0,0,0
1990,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_19.v.out,3934,26216,2552,20862,7,12544,0,2317,134,0,0,39,107,0,0,0,31,104,0,0,0,292,150,22,0,0,0,0,0,0,0,5,0,167,10,0,0,0,2,83,30,2,0,0,0,0,0,58,4,0,0,612,167,0,0,0,0,0,28,135,0,0,0,0,0,0,35,73,5,0,0,0,10,0,0,12,0,0,0,0,0
1995,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_filters.v.out,34,339,27,235,1,65536,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1996,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_filters_ram.v.out,25,278,18,174,1,65536,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1998,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readFilters46.v.out,92,379,52,319,0,0,0,68,10,0,0,0,2,0,0,0,1,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,16,1,0,0,0,0,0,2,6,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1999,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v.out,171,1113,105,979,0,0,0,112,11,0,0,0,3,0,0,0,2,0,0,0,0,20,16,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,2,2,1,0,0,0,0,0,0,0,0,0,0,31,1,0,0,0,0,0,0,10,0,0,0,0,0,0,2,3,2,0,0,0,0,0,0,0,0,0,0,0,0
2000,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_writeOutputs_unaligned.v.out,85,604,57,574,0,0,0,58,5,0,0,0,1,0,0,0,0,1,0,0,0,9,4,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,13,1,0,0,0,0,0,4,2,0,0,0,0,0,0,2,1,2,0,0,0,0,0,0,0,0,0,0,0,0
2001,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_18.v.out,5854,39269,3969,31759,9,29440,0,3479,182,0,0,56,162,0,0,0,41,143,0,0,0,395,221,36,0,0,0,0,0,0,0,9,0,230,12,0,0,0,5,152,50,4,0,0,0,0,0,69,5,0,0,882,260,0,0,0,0,0,135,242,0,0,0,0,0,0,68,86,6,0,0,0,13,0,0,15,0,0,0,0,0
2002,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_accum_1.v.out,729,5800,476,4595,0,0,0,473,20,0,0,6,30,0,0,0,2,17,0,0,0,61,39,8,0,0,0,0,0,0,0,3,0,37,0,0,0,0,0,18,4,0,0,0,0,0,0,0,0,0,0,126,61,0,0,0,0,0,4,31,0,0,0,0,0,0,2,4,0,0,0,0,0,0,0,0,0,0,0,0,0
2004,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_adjust.v.out,704,5457,500,4566,0,0,0,402,16,0,0,8,33,0,0,0,0,18,0,0,0,37,36,9,0,0,0,0,0,0,0,2,0,41,0,0,0,0,0,18,6,1,0,0,0,0,0,0,0,0,0,89,61,0,0,0,0,0,6,19,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2005,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_adjustments.v.out,34,715,27,459,1,12288,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2006,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_adjustments_ram.v.out,25,598,18,342,1,12288,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2007,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_dot_product.v.out,292,1716,225,1533,0,0,0,175,12,0,0,2,6,0,0,0,3,2,0,0,0,23,7,1,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,11,5,1,0,0,0,0,0,0,0,0,0,44,1,0,0,0,0,0,17,24,0,0,0,0,0,0,9,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2008,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_filters.v.out,34,389,27,275,1,1179648,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2009,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_filters_ram.v.out,25,318,18,204,1,1179648,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2010,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_get_next_ijk.v.out,79,278,44,213,0,0,0,56,10,0,0,0,1,0,0,0,1,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0
2011,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_filters.v.out,34,349,27,243,1,131072,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2012,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_filters_ram.v.out,25,286,18,180,1,131072,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2013,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_multiply50.v.out,224,1452,172,1327,0,0,0,118,10,0,0,2,6,0,0,0,0,2,0,0,0,18,10,1,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,4,2,1,0,0,0,0,0,0,0,0,0,23,1,0,0,0,0,0,12,11,0,0,0,0,0,0,9,2,0,0,0,0,0,0,0,0,0,0,0,0,0
2014,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_writeOutputs_149.v.out,1191,8915,880,7532,1,512,0,734,29,0,0,11,48,0,0,0,1,27,0,0,0,65,52,13,0,0,0,0,0,0,0,3,0,43,0,0,0,0,0,28,9,1,0,0,0,0,0,0,0,0,0,156,91,0,0,0,0,0,90,40,0,0,0,0,0,0,24,1,0,0,0,0,1,0,0,1,0,0,0,0,0
2017,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_readFilters52.v.out,155,696,97,589,0,0,0,118,13,0,0,0,2,0,0,0,3,0,0,0,0,18,7,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,10,3,0,0,0,0,0,0,0,0,0,0,32,1,0,0,0,0,0,4,12,0,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2018,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_readInputs53.v.out,302,1901,217,1682,0,0,0,215,15,0,0,0,2,0,0,0,3,0,0,0,0,22,21,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,5,22,2,0,0,0,0,0,0,0,0,0,0,67,1,0,0,0,0,0,0,37,0,0,0,0,0,0,2,3,5,0,0,0,0,0,0,0,0,0,0,0,0
2019,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v.out,4725,30152,3081,23916,7,27904,0,2889,163,0,0,47,125,0,0,0,39,121,0,0,0,366,179,26,0,0,0,0,0,0,0,7,0,221,12,0,0,0,5,135,41,2,0,0,0,0,0,62,4,0,0,741,201,0,0,0,0,0,35,201,0,0,0,0,0,0,40,80,14,0,0,0,10,0,0,12,0,0,0,0,0
2022,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_adjust.v.out,698,5427,496,4538,0,0,0,400,15,0,0,8,33,0,0,0,0,18,0,0,0,37,35,9,0,0,0,0,0,0,0,2,0,41,0,0,0,0,0,18,6,1,0,0,0,0,0,0,0,0,0,89,61,0,0,0,0,0,6,19,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2025,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_poolOutputs.v.out,427,2797,275,2330,0,0,0,274,19,0,0,4,15,0,0,0,1,9,0,0,0,43,21,4,0,0,0,0,0,0,0,1,0,29,0,0,0,0,0,12,3,0,0,0,0,0,0,0,0,0,0,59,33,0,0,0,0,0,2,12,0,0,0,0,0,0,3,2,2,0,0,0,0,0,0,0,0,0,0,0,0
2027,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_readInputs57.v.out,281,1828,203,1619,0,0,0,204,11,0,0,0,2,0,0,0,3,0,0,0,0,24,17,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,5,22,2,0,0,0,0,0,0,0,0,0,0,66,1,0,0,0,0,0,0,34,0,0,0,0,0,0,2,3,5,0,0,0,0,0,0,0,0,0,0,0,0
2028,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_writeOutputs_unaligned.v.out,80,581,48,548,0,0,0,58,2,0,0,0,0,0,0,0,0,1,0,0,0,19,2,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,12,1,0,0,0,0,0,0,5,0,0,0,0,0,0,1,1,2,0,0,0,0,0,0,0,0,0,0,0,0
2029,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_16.v.out,3935,26287,2552,20904,7,24832,0,2318,134,0,0,39,107,0,0,0,31,104,0,0,0,293,150,22,0,0,0,0,0,0,0,5,0,167,10,0,0,0,2,83,30,2,0,0,0,0,0,58,4,0,0,612,167,0,0,0,0,0,28,135,0,0,0,0,0,0,35,73,5,0,0,0,10,0,0,12,0,0,0,0,0
2030,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_accum_1.v.out,736,5804,478,4602,0,0,0,478,23,0,0,6,30,0,0,0,2,17,0,0,0,64,39,8,0,0,0,0,0,0,0,2,0,37,0,0,0,0,0,18,4,0,0,0,0,0,0,0,0,0,0,125,61,0,0,0,0,0,4,32,0,0,0,0,0,0,2,4,0,0,0,0,0,0,0,0,0,0,0,0,0
2032,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_adjust.v.out,698,5423,496,4534,0,0,0,400,15,0,0,8,33,0,0,0,0,18,0,0,0,37,35,9,0,0,0,0,0,0,0,2,0,41,0,0,0,0,0,18,6,1,0,0,0,0,0,0,0,0,0,89,61,0,0,0,0,0,6,19,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2033,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_adjustments.v.out,34,695,27,443,1,3072,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2034,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_adjustments_ram.v.out,25,582,18,330,1,3072,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2035,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_dot_product.v.out,215,1735,164,1595,0,0,0,113,10,0,0,2,6,0,0,0,1,2,0,0,0,18,6,1,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,3,2,1,0,0,0,0,0,0,0,0,0,24,1,0,0,0,0,0,10,13,0,0,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2036,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_filters.v.out,34,359,27,251,1,262144,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2037,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_filters_ram.v.out,25,294,18,186,1,262144,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2039,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_readFilters62.v.out,92,399,52,337,0,0,0,68,10,0,0,0,2,0,0,0,1,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,16,1,0,0,0,0,0,2,6,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2040,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_readInputs.v.out,171,1102,105,964,0,0,0,112,11,0,0,0,3,0,0,0,2,0,0,0,0,20,16,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,2,2,1,0,0,0,0,0,0,0,0,0,0,31,1,0,0,0,0,0,0,10,0,0,0,0,0,0,2,3,2,0,0,0,0,0,0,0,0,0,0,0,0
2041,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v.out,85,586,57,556,0,0,0,58,5,0,0,0,1,0,0,0,0,1,0,0,0,9,4,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,13,1,0,0,0,0,0,4,2,0,0,0,0,0,0,2,1,2,0,0,0,0,0,0,0,0,0,0,0,0
2042,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v.out,38478,386427,32382,318961,2,16384,0,16920,78,0,0,37,1126,0,0,0,14,71,0,0,0,128,2,0,0,0,0,0,0,0,0,130,160,392,14,0,0,167,128,1197,36,1088,0,0,0,0,0,327,73,0,0,4164,72,0,0,0,0,0,4101,8,0,0,0,0,0,0,3054,97,0,0,0,0,128,0,0,128,0,0,0,0,0
2043,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/activation.v.out,1749,6723,28,3339,0,0,0,1833,2,0,0,2,97,0,0,0,2,64,0,0,0,0,0,0,0,0,0,0,0,0,0,128,160,292,2,0,0,160,128,33,0,32,0,0,0,0,0,256,2,0,0,397,64,0,0,0,0,0,0,1,0,0,0,0,0,0,4,7,0,0,0,0,0,0,0,0,0,0,0,0,0
2044,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/cfg.v.out,125,677,50,508,0,0,0,117,1,0,0,27,1,0,0,0,3,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,23,3,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,6,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0
2045,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/control.v.out,51,90,15,18,0,0,0,39,1,0,0,2,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,7,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,15,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
2046,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/matmul_32x32_systolic.v.out,35730,356766,32143,305274,0,0,0,13971,69,0,0,2,1026,0,0,0,5,3,0,0,0,128,2,0,0,0,0,0,0,0,0,2,0,66,2,0,0,7,0,1033,3,1024,0,0,0,0,0,66,67,0,0,3286,0,0,0,0,0,0,4096,3,0,0,0,0,0,0,3044,37,0,0,0,0,0,0,0,0,0,0,0,0,0
2047,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/norm.v.out,157,2690,20,1626,0,0,0,148,2,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,1,32,32,0,0,0,0,0,0,2,0,0,68,0,0,0,0,0,0,0,2,0,0,0,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,0,0,0
2048,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/output_logic.v.out,1227,49758,1071,16732,0,0,0,193,1,0,0,2,0,0,0,0,3,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,1,2,0,0,1,0,2,1,0,0,0,0,0,0,0,0,0,0,143,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,35,0,0,0,0,0,0,0,0,0,0,0,0,0
2049,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/pool.v.out,38,1226,17,1132,0,0,0,32,2,0,0,4,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,5,0,0,0,0,0,0,0,0,2,0,0,3,2,0,0,0,0,0,0,2,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
2050,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/processing_element.v.out,28,253,25,236,0,0,0,12,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,4,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2052,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/qmult.v.out,3,32,3,32,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2053,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/ram.v.out,266,6709,10,1141,1,8192,0,384,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,0,0,0,0,0,192,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,64,0,0,0,0,0
2054,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/seq_mac.v.out,20,203,17,186,0,0,0,10,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2055,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_data_setup.v.out,1433,10235,1081,9215,0,0,0,1416,67,0,0,0,2,0,0,0,2,1,0,0,0,128,0,0,0,0,0,0,0,0,0,2,0,64,0,0,0,6,0,6,2,0,0,0,0,0,0,66,66,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,994,2,0,0,0,0,0,0,0,0,0,0,0,0,0
2056,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_pe_matrix.v.out,31814,284676,28742,267268,0,0,0,12289,0,0,0,0,1024,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1024,0,1024,0,0,0,0,0,0,0,0,0,3072,0,0,0,0,0,0,4096,0,0,0,0,0,0,0,2048,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2057,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v.out,10815,107209,8414,85473,2,16384,0,5304,46,0,0,36,310,0,0,0,13,39,0,0,0,64,2,0,0,0,0,0,0,0,0,66,80,216,14,0,0,87,64,350,23,288,0,0,0,0,0,167,41,0,0,1348,39,0,0,0,0,0,1029,8,0,0,0,0,0,0,766,80,0,0,0,0,64,0,0,64,0,0,0,0,0
2058,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/activation.v.out,901,3427,28,1707,0,0,0,937,2,0,0,2,49,0,0,0,2,32,0,0,0,0,0,0,0,0,0,0,0,0,0,64,80,148,2,0,0,80,64,17,0,16,0,0,0,0,0,128,2,0,0,205,32,0,0,0,0,0,0,1,0,0,0,0,0,0,4,7,0,0,0,0,0,0,0,0,0,0,0,0,0
2059,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/cfg.v.out,125,613,50,444,0,0,0,117,1,0,0,27,1,0,0,0,3,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,23,3,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,6,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0
2061,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic.v.out,9239,91662,8175,78074,0,0,0,3704,37,0,0,2,258,0,0,0,5,3,0,0,0,64,2,0,0,0,0,0,0,0,0,2,0,34,2,0,0,7,0,267,6,256,0,0,0,0,0,34,35,0,0,886,0,0,0,0,0,0,1024,3,0,0,0,0,0,0,756,21,0,0,0,0,0,0,0,0,0,0,0,0,0
2062,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/norm.v.out,93,1394,20,842,0,0,0,84,2,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,1,16,16,0,0,0,0,0,0,2,0,0,36,0,0,0,0,0,0,0,2,0,0,0,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,0,0,0
2063,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v.out,382,12862,287,4316,0,0,0,116,1,0,0,2,0,0,0,0,3,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,1,2,0,0,1,0,3,3,0,0,0,0,0,0,0,0,0,0,79,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0
2064,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/pool.v.out,34,664,17,588,0,0,0,27,2,0,0,3,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,4,0,0,0,0,0,0,0,0,2,0,0,3,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0
2068,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v.out,138,3349,10,597,1,8192,0,192,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,32,0,0,0,0,0
2070,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v.out,489,3211,297,2623,0,0,0,472,35,0,0,0,2,0,0,0,2,1,0,0,0,64,0,0,0,0,0,0,0,0,0,2,0,32,0,0,0,6,0,6,2,0,0,0,0,0,0,34,34,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,242,2,0,0,0,0,0,0,0,0,0,0,0,0,0
2071,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_pe_matrix.v.out,7974,71428,7206,67076,0,0,0,3073,0,0,0,0,256,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,256,0,256,0,0,0,0,0,0,0,0,0,768,0,0,0,0,0,0,1024,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2072,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v.out,11823,358449,10050,317148,10,3616,0,5699,121,0,62,3,9,0,0,0,4,74,0,0,0,269,180,55,0,0,0,0,0,0,0,2,4,98,24,0,0,202,3,149,264,27,0,0,0,0,0,13,8,0,0,946,37,0,0,0,0,0,179,18,0,0,0,15,0,0,25,2874,0,0,0,0,17,0,0,17,0,0,0,0,0
2073,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v.out,1145,28474,839,18975,0,0,0,655,31,0,0,0,0,0,0,0,0,32,0,0,0,61,32,0,0,0,0,0,0,0,0,0,0,9,0,0,0,34,0,65,62,3,0,0,0,0,0,2,0,0,0,113,1,0,0,0,0,0,29,0,0,0,0,0,0,0,9,172,0,0,0,0,0,0,0,0,0,0,0,0,0
2074,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v.out,2291,68907,2137,64159,0,0,0,1284,9,0,2,0,0,0,0,0,1,2,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,5,0,0,0,64,1,9,67,3,0,0,0,0,0,2,0,0,0,147,3,0,0,0,0,0,62,0,0,0,0,0,0,0,0,903,0,0,0,0,0,0,0,0,0,0,0,0,0
2075,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b.v.out,287,15887,156,11662,0,0,0,320,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,64,0,0,0,0,0,0,0,0,0,0,130,0,0,0,0,0,0,59,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2076,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b_unsigned.v.out,277,15501,149,11373,0,0,0,315,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,64,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,59,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2077,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v.out,8262,258888,7111,232092,2,640,0,3666,110,0,51,0,4,0,0,0,0,68,0,0,0,254,177,1,0,0,0,0,0,0,0,0,4,47,15,0,0,131,0,131,193,18,0,0,0,0,0,6,8,0,0,462,25,0,0,0,0,0,116,2,0,0,0,0,0,0,18,1821,0,0,0,0,2,0,0,2,0,0,0,0,0
2078,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Hop.v.out,95,2597,65,1879,0,0,0,66,0,0,9,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,3,6,0,0,0,0,3,0,3,0,0,0,0,0,3,0,0,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
2079,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/InternalsBlock.v.out,51,1667,51,1667,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0
2080,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/InternalsBlock_Reflector.v.out,17,707,17,707,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
2081,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/LogCalc.v.out,102,1441,17,267,1,320,0,92,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,2,0,2,2,1,0,0,0,0,0,0,0,0,0,58,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,2,0,0,0,0,1,0,0,1,0,0,0,0,0
2082,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Memory_Wrapper.v.out,23,471,15,259,2,640,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
2083,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Move.v.out,71,1844,63,1805,0,0,0,32,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,1,2,0,0,0,0,0,0,0,0,0,7,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0
2084,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Mult_32b.v.out,16,579,12,450,0,0,0,10,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2085,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonBlock1.v.out,9,195,9,195,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
2086,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonBlock2.v.out,9,71,9,71,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
2087,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonBlock5.v.out,31,717,31,717,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
2088,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v.out,11205,344060,9674,307909,3,960,0,5299,121,0,62,2,4,0,0,0,2,74,0,0,0,269,180,55,0,0,0,0,0,0,0,2,4,82,23,0,0,197,3,146,264,27,0,0,0,0,0,13,8,0,0,740,31,0,0,0,0,0,178,4,0,0,0,15,0,0,18,2769,0,0,0,0,3,0,0,3,0,0,0,0,0
2089,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v.out,1153,44474,995,42904,0,0,0,449,11,0,3,0,2,0,0,0,0,2,0,0,0,68,27,0,0,0,0,0,0,0,0,0,4,19,0,0,0,0,0,1,3,0,0,0,0,0,0,4,0,0,0,25,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,264,0,0,0,0,0,0,0,0,0,0,0,0,0
2090,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Roulette.v.out,44,854,32,780,0,0,0,27,0,0,0,0,0,0,0,0,0,2,0,0,0,0,1,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0
2091,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v.out,3078,95602,2874,95241,0,0,0,1099,36,0,1,0,2,0,0,0,0,2,0,0,0,64,86,0,0,0,0,0,0,0,0,0,0,15,0,0,0,1,0,3,3,0,0,0,0,0,0,0,8,0,0,9,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,867,0,0,0,0,0,0,0,0,0,0,0,0,0
2092,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v.out,5345,187458,4501,170162,2,640,0,2487,78,0,51,0,4,0,0,0,0,36,0,0,0,193,145,1,0,0,0,0,0,0,0,0,4,38,15,0,0,97,0,66,131,15,0,0,0,0,0,4,8,0,0,349,19,0,0,0,0,0,87,2,0,0,0,0,0,0,9,1131,0,0,0,0,2,0,0,2,0,0,0,0,0
2093,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v.out,410,17246,131,8257,0,0,0,443,31,0,0,0,0,0,0,0,0,32,0,0,0,61,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,62,61,0,0,0,0,0,0,0,0,0,0,95,0,0,0,0,0,0,28,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2094,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/add_32b.v.out,5,130,5,130,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2095,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/dual.v.out,26,606,18,358,1,576,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
2096,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/dual2.v.out,26,354,18,214,1,288,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
2097,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/dual3.v.out,26,214,18,134,1,128,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
2098,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/dual_port_mem_ww.v.out,26,532,18,314,1,416,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
2103,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/mult_signed_32.v.out,13,451,8,258,0,0,0,10,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2104,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/mult_signed_32_bc.v.out,17,580,14,452,0,0,0,12,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,1,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2105,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/rng.v.out,27,740,12,260,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2106,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/signed_div_30.v.out,292,16080,161,11855,0,0,0,320,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,64,0,0,0,0,0,0,0,0,0,0,130,0,0,0,0,0,0,59,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2108,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/sub_32b.v.out,5,130,5,130,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2109,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/sub_64b.v.out,3,192,3,192,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2110,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v.out,2100,38523,1238,29389,9,7781,0,1395,8,0,0,9,10,0,0,0,64,87,0,0,0,183,21,2,0,0,0,0,0,0,0,14,14,89,46,0,0,16,4,70,10,0,0,0,0,0,0,204,98,0,0,228,16,0,0,0,0,0,3,25,0,0,0,0,0,0,8,130,0,0,0,0,18,0,0,18,0,0,0,0,0
2111,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/ResetToBool.v.out,2,2,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2112,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v.out,127,1106,53,662,1,180,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
2113,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_b.v.out,127,5154,53,3192,1,939,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
2114,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_x.v.out,127,2228,53,1364,1,262,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
2115,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_a.v.out,128,673,54,391,1,128,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
2117,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_c.v.out,128,1257,54,807,1,240,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
2118,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_d.v.out,128,2209,54,1351,1,512,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
2120,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_a.v.out,110,592,36,310,1,128,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
2122,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_c.v.out,110,984,36,534,1,240,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
2123,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_d.v.out,110,1936,36,1078,1,512,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
2124,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_f.v.out,110,970,36,526,1,180,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
2125,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_g.v.out,110,4512,36,2550,1,939,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
2126,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_x.v.out,110,1950,36,1086,1,262,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
2127,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkPktMerge.v.out,459,9878,223,6840,3,1836,0,318,3,0,0,0,3,0,0,0,21,22,0,0,0,0,9,0,0,0,0,0,0,0,0,6,6,12,9,0,0,6,0,15,0,0,0,0,0,0,0,89,4,0,0,65,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,30,0,0,0,0,6,0,0,6,0,0,0,0,0
2128,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkPktMerge_submodules/arSRLFIFO_a.v.out,129,2762,55,1754,1,612,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,0,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,25,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
2132,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkPktMerge_submodules/generic_fifo_sc_a.v.out,111,2439,37,1431,1,612,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,0,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,25,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
2135,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v.out,1355,8415,834,6877,3,607,0,899,4,0,0,3,6,0,0,0,34,66,0,0,0,77,9,1,0,0,0,0,0,0,0,6,7,61,27,0,0,6,3,33,10,0,0,0,0,0,0,185,110,0,0,123,17,0,0,0,0,0,2,7,0,0,0,0,0,0,12,77,1,0,0,0,6,0,0,6,0,0,0,0,0
2137,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_a.v.out,127,1148,53,686,1,360,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
2138,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_b.v.out,127,644,53,374,1,64,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
2139,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_c.v.out,127,1122,53,672,1,183,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
2141,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_a.v.out,110,1012,36,550,1,360,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
2142,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_b.v.out,110,564,36,294,1,64,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
2143,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_c.v.out,110,984,36,534,1,183,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
2144,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/multiclock_output_and_latch.v.out,19,53,15,18,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2146,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/multiclock_reader_writer.v.out,27,100,7,18,0,0,0,27,0,0,0,0,4,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,1,4,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2147,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/multiclock_separate_and_latch.v.out,15,18,13,16,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2149,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v.out,1279,11924,567,6634,2,320,0,932,38,0,0,12,59,0,0,0,18,45,0,0,0,114,62,5,0,0,0,0,0,0,0,1,0,224,15,0,0,0,0,11,6,1,0,0,0,0,0,27,0,0,0,187,34,0,0,0,0,0,0,5,0,0,0,0,0,0,7,51,0,2,0,0,4,0,0,4,0,0,0,0,0
2151,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_alu.v.out,109,1801,28,385,0,0,0,95,3,0,0,0,2,0,0,0,0,7,0,0,0,2,3,4,0,0,0,0,0,0,0,1,0,26,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,36,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2152,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_cfgr.v.out,19,112,2,64,0,0,0,27,0,0,0,0,9,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0
2153,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v.out,147,455,48,323,0,0,0,129,0,0,0,0,17,0,0,0,0,4,0,0,0,6,4,0,0,0,0,0,0,0,0,0,0,58,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,11,6,0,0,0,0,0,0,0,0,0,0,0,0,0,1,18,0,0,0,0,0,0,0,0,0,0,0,0,0
2154,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_except.v.out,176,1194,62,494,0,0,0,162,20,0,0,6,6,0,0,0,7,5,0,0,0,45,8,0,0,0,0,0,0,0,0,0,0,4,8,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,33,3,0,0,0,0,0,0,0,0,0,0,0,0,0,2,12,0,0,0,0,0,0,0,0,0,0,0,0,0
2155,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_freeze.v.out,41,46,22,24,0,0,0,26,1,0,0,0,2,0,0,0,1,1,0,0,0,2,11,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
2156,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_genpc.v.out,69,649,26,310,0,0,0,47,0,0,0,0,2,0,0,0,1,7,0,0,0,5,3,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,9,2,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2157,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_if.v.out,46,421,21,210,0,0,0,35,0,0,0,0,1,0,0,0,0,4,0,0,0,11,2,0,0,0,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
2158,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_lsu.v.out,139,583,44,481,0,0,0,115,6,0,0,0,13,0,0,0,0,4,0,0,0,11,7,0,0,0,0,0,0,0,0,0,0,58,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,4,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0
2159,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mem2reg.v.out,57,178,13,127,0,0,0,52,6,0,0,0,4,0,0,0,0,4,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0
2160,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mult_mac.v.out,94,1494,31,511,0,0,0,82,5,0,0,3,5,0,0,0,5,2,0,0,0,7,7,1,0,0,0,0,0,0,0,0,0,5,1,0,0,0,0,4,3,1,0,0,0,0,0,1,0,0,0,22,1,0,0,0,0,0,0,0,0,0,0,0,0,0,4,5,0,0,0,0,0,0,0,0,0,0,0,0,0
2161,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_operandmuxes.v.out,49,454,17,298,0,0,0,38,0,0,0,2,0,0,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,2,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,9,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
2162,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_reg2mem.v.out,12,106,8,102,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2163,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_rf.v.out,89,1293,53,773,2,320,0,54,2,0,0,0,1,0,0,0,0,3,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,3,0,0,0,0,4,0,0,4,0,0,0,0,0
2164,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_sprs.v.out,142,1496,59,871,0,0,0,114,1,0,0,1,1,0,0,0,0,2,0,0,0,17,15,0,0,0,0,0,0,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,0,0,13,0,0,0,19,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
2165,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_wbmux.v.out,16,235,11,199,0,0,0,8,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
2166,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v.out,1853,9675,539,6114,1,168,0,1559,96,0,0,8,138,0,0,0,5,12,0,0,0,735,11,0,0,0,0,0,0,0,0,0,0,84,10,0,0,0,1,27,7,18,0,0,0,0,0,12,0,0,0,129,36,0,0,0,0,0,38,5,0,0,0,0,0,0,75,8,0,102,0,0,1,0,0,1,0,0,0,0,0
2167,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v.out,72,669,49,422,0,0,0,46,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,6,2,9,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2168,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/col16to21.v.out,10,107,6,103,0,0,0,5,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2169,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/delay1x3.v.out,6,6,6,6,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2170,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/fifo3.v.out,48,453,10,96,0,0,0,42,1,0,0,4,3,0,0,0,2,1,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,3,4,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,14,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
2171,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/linearmap.v.out,28,259,10,71,0,0,0,21,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2172,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/matmult.v.out,40,913,25,529,0,0,0,27,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2174,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v.out,245,707,46,354,0,0,0,227,17,0,0,0,29,0,0,0,0,2,0,0,0,111,0,0,0,0,0,0,0,0,0,0,0,5,2,0,0,0,1,2,1,0,0,0,0,0,0,0,0,0,0,25,4,0,0,0,0,0,0,1,0,0,0,0,0,0,10,0,0,17,0,0,0,0,0,0,0,0,0,0,0
2175,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raysend.v.out,96,363,22,233,0,0,0,87,15,0,0,0,5,0,0,0,0,1,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,4,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,7,0,0,0,0,0,0,0,0,0,0,0
2176,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v.out,90,435,56,395,0,0,0,82,8,0,0,0,2,0,0,0,0,1,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,24,0,0,0,0,0,0,0,0,0,0,0
2177,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v.out,477,3150,168,1582,0,0,0,388,25,0,0,8,17,0,0,0,4,6,0,0,0,108,5,0,0,0,0,0,0,0,0,0,0,35,8,0,0,0,0,17,4,9,0,0,0,0,0,0,0,0,0,55,22,0,0,0,0,0,22,3,0,0,0,0,0,0,9,8,0,23,0,0,0,0,0,0,0,0,0,0,0
2178,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v.out,608,1271,45,641,1,168,0,594,13,0,0,0,78,0,0,0,0,0,0,0,0,443,0,0,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,5,1,0,0,0,0,0,1,1,0,0,0,0,0,0,13,0,0,12,0,0,1,0,0,1,0,0,0,0,0
2179,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v.out,154,1255,50,850,0,0,0,127,14,0,0,0,7,0,0,0,1,1,0,0,0,28,5,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,27,3,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,16,0,0,0,0,0,0,0,0,0,0,0
2181,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/spram21x4.v.out,14,175,10,104,1,168,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2182,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/sha.v.out,251,3527,48,1376,0,0,0,246,4,0,0,7,7,0,0,0,18,2,0,0,0,4,0,8,0,0,0,0,0,0,0,6,0,84,4,0,0,0,0,10,1,0,0,0,0,0,0,0,0,0,0,25,29,0,0,0,0,0,0,0,0,0,0,0,0,0,4,33,0,0,0,0,0,0,0,0,0,0,0,0,0
2183,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/single_ff.v.out,3,3,3,3,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2185,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree.v.out,1114,7376,587,5470,4,960,0,679,43,0,0,17,45,0,0,0,15,7,0,0,0,116,70,65,0,0,0,0,0,0,0,0,0,123,15,0,0,0,0,2,0,1,0,0,0,0,0,2,11,0,0,57,35,0,0,0,0,0,1,27,0,0,0,0,0,0,3,14,0,0,0,0,5,0,0,5,0,0,0,0,0
2186,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/addersub.v.out,334,617,174,457,0,0,0,225,1,0,0,0,0,0,0,0,0,0,0,0,0,96,64,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2187,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/branchresolve.v.out,16,78,10,72,0,0,0,13,4,0,0,0,1,0,0,0,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2188,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/data_mem.v.out,54,598,40,414,1,320,0,24,3,0,0,0,0,0,0,0,0,1,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,5,0,0,0,0,0,0,1,0,0,0,0,0,0,1,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2190,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/dummy_add_sub.v.out,326,482,166,322,0,0,0,224,0,0,0,0,0,0,0,0,0,0,0,0,0,96,64,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2191,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/dummy_counter.v.out,23,172,8,68,0,0,0,16,1,0,0,1,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2192,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/dummy_mult.v.out,6,130,5,98,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2193,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/fakedelay.v.out,4,66,4,66,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2194,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/full_adder.v.out,10,10,5,5,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,3,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2195,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/hi_reg.v.out,5,67,5,67,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2196,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/ifetch.v.out,87,991,58,669,1,320,0,41,6,0,0,1,1,0,0,0,0,1,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,7,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,8,1,0,0,0,0,0,0,3,0,0,0,0,0,0,0,1,0,0,0,0,2,0,0,2,0,0,0,0,0
2198,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/load_data_translator.v.out,4,67,4,67,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2199,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/logic_unit.v.out,13,262,5,130,0,0,0,9,1,0,0,0,0,0,0,0,0,1,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2200,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/merge26lo.v.out,3,90,3,90,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2201,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/mul.v.out,38,390,31,352,0,0,0,15,2,0,0,0,2,0,0,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2202,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/nop.v.out,2,64,2,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2203,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/onecyclestall.v.out,7,7,6,6,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2204,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/pcadder.v.out,5,131,4,97,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2205,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/pipereg_w1.v.out,9,9,6,6,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2206,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/pipereg_w26.v.out,9,59,6,56,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2207,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/pipereg_w32.v.out,9,71,6,68,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2210,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/reg_file.v.out,33,607,24,404,2,320,0,14,0,0,0,0,1,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
2211,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/register_1bit.v.out,5,5,5,5,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2212,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/signext16.v.out,2,48,2,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2214,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/store_data_translator.v.out,14,149,5,72,0,0,0,11,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2215,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/zeroer.v.out,4,70,3,38,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2216,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v.out,3960,31478,3389,26813,0,0,0,2374,13,0,0,18,4,0,0,0,10,2,0,0,0,12,0,0,0,0,0,0,0,0,0,2,4,30,8,0,0,5,20,311,26,0,0,0,0,0,0,0,0,0,0,75,30,0,0,0,0,0,575,1216,0,0,0,0,0,0,11,0,2,0,0,0,0,0,0,0,0,0,0,0,0
2217,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/combine_res.v.out,13,110,11,88,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2218,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v.out,130,949,71,614,0,0,0,105,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,39,0,0,0,0,0,0,43,2,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2219,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/lp_fltr.v.out,14,112,12,92,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2220,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/lp_fltr_v1.v.out,26,174,24,154,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2223,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/my_fifo_1.v.out,6,34,6,34,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2225,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/my_fifo_2.v.out,6,38,6,38,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2230,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v.out,117,773,98,754,0,0,0,109,4,0,0,2,1,0,0,0,1,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,7,80,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2231,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v.out,145,1365,106,1033,0,0,0,130,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,29,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,59,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2232,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20.v.out,185,1760,127,1247,0,0,0,173,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,43,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,27,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2233,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scaler.v.out,203,1405,173,1163,0,0,0,114,4,0,0,2,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,25,57,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2234,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr.v.out,92,660,82,544,0,0,0,45,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2235,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr.v.out,85,646,75,530,0,0,0,53,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,31,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2236,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/sh_reg_1.v.out,4,18,4,18,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2237,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/v_fltr_316.v.out,32,186,32,186,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2238,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/v_fltr_496.v.out,88,522,88,522,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2239,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v.out,245,2827,206,2495,0,0,0,172,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,29,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,59,74,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2240,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_5_20.v.out,280,3182,222,2669,0,0,0,215,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,43,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,69,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2241,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v.out,4583,40610,3241,28070,0,0,0,2709,54,0,0,29,130,0,0,0,72,77,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,183,0,0,0,0,0,215,24,152,0,0,0,0,0,2,0,0,0,462,184,0,0,0,0,0,323,482,0,0,0,0,0,0,108,162,2,0,0,0,0,0,0,0,0,0,0,0,0
2242,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/corr.v.out,13,146,10,98,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2243,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/corr_seq.v.out,17,178,14,130,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2244,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/my_divider.v.out,53,373,26,122,0,0,0,42,2,0,0,0,3,0,0,0,2,2,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,17,3,0,0,0,0,0,0,0,0,0,0,0,0,0,2,4,0,0,0,0,0,0,0,0,0,0,0,0,0
2245,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/my_wrapper_divider.v.out,72,440,38,181,0,0,0,53,2,0,0,0,5,0,0,0,2,3,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,18,6,0,0,0,0,0,0,0,0,0,0,0,0,0,3,4,0,0,0,0,0,0,0,0,0,0,0,0,0
2246,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v.out,120,860,98,757,0,0,0,79,0,0,0,0,3,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,2,7,0,0,0,0,0,0,0,0,0,0,0,0,0,17,40,0,0,0,0,0,0,0,0,0,0,0,0,0
2247,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v.out,94,1052,70,950,0,0,0,85,4,0,0,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,2,7,0,0,0,0,0,1,52,0,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2248,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/sh_reg.v.out,6,34,6,34,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2249,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_10.v.out,267,2592,234,2064,0,0,0,112,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,33,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2250,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_20.v.out,497,4872,434,3864,0,0,0,212,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,63,86,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2251,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v.out,176,1644,158,1356,0,0,0,86,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,50,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2252,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm.v.out,165,1172,91,557,0,0,0,122,4,0,0,0,10,0,0,0,4,6,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,38,12,0,0,0,0,0,7,2,0,0,0,0,0,0,7,8,0,0,0,0,0,0,0,0,0,0,0,0,0
2253,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_10.v.out,618,5210,437,3452,0,0,0,356,8,0,0,0,20,0,0,0,8,12,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,27,4,22,0,0,0,0,0,0,0,0,0,76,24,0,0,0,0,0,47,50,0,0,0,0,0,0,14,16,0,0,0,0,0,0,0,0,0,0,0,0,0
2254,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_20.v.out,858,7650,647,5412,0,0,0,456,8,0,0,0,20,0,0,0,8,12,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,37,4,42,0,0,0,0,0,0,0,0,0,76,24,0,0,0,0,0,77,90,0,0,0,0,0,0,14,16,0,0,0,0,0,0,0,0,0,0,0,0,0
2255,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v.out,522,4182,356,2664,0,0,0,330,8,0,0,0,20,0,0,0,8,12,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,22,4,12,0,0,0,0,0,0,0,0,0,76,24,0,0,0,0,0,32,54,0,0,0,0,0,0,14,16,0,0,0,0,0,0,0,0,0,0,0,0,0
2257,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v.out,3134,57735,1969,30601,0,0,0,2314,1,0,0,13,8,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,31,0,0,0,0,0,532,18,498,0,0,0,0,0,0,0,0,0,50,11,0,0,0,0,0,593,548,0,0,0,0,0,0,3,2,3,0,0,0,0,0,0,0,0,0,0,0,0
2261,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f1.v.out,24,451,11,212,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2262,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f2.v.out,22,417,11,212,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2263,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f3.v.out,22,414,11,212,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2268,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/h_fltr.v.out,256,5604,156,2643,0,0,0,197,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,49,3,41,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,34,63,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2269,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f1.v.out,25,560,11,143,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,7,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2270,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f2.v.out,23,496,11,143,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,5,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2271,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f3.v.out,23,496,11,143,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,6,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2276,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v.out,86,1034,65,948,0,0,0,58,0,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,10,26,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2277,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v.out,51,1363,37,937,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2278,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v.out,218,3402,137,1908,0,0,0,162,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,39,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,60,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2281,/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision3.v.out,266,641,33,181,0,0,0,256,32,0,0,0,22,0,0,0,1,1,0,0,0,31,0,0,0,0,0,0,0,0,0,0,0,106,1,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,32,4,0,0,0,0,0,9,7,0,0,0,0,0,0,1,2,0,4,0,0,0,0,0,0,0,0,0,0,0
