5 18 1fd81 3 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (mem6.3.vcd) 2 -o (mem6.3.cdd) 2 -v (mem6.3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 mem6.3.v 9 30 1 
2 1 13 13 13 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 11 30f000a 1 1 0 2 3 0 12 19 0 fff 0 123 0 fff 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 mem6.3.v 13 19 1 
2 2 14 14 14 9000c 1 0 61004 0 0 4 16 0 0
2 3 14 14 14 30003 0 0 1400 0 0 32 48 0 0
2 4 14 14 14 10004 0 23 1410 0 3 4 18 0 f 0 0 0 0 a
2 5 14 14 14 1000c 1 38 16 2 4
2 6 15 15 15 9000c 1 0 61004 0 0 4 16 0 0
2 7 15 15 15 30003 0 0 1400 0 0 32 48 1 0
2 8 15 15 15 10004 0 23 1410 0 7 4 18 0 f 0 0 0 0 a
2 9 15 15 15 1000c 1 38 16 6 8
2 10 16 16 16 9000c 1 0 61004 0 0 4 16 0 0
2 11 16 16 16 30003 0 0 1400 0 0 32 48 2 0
2 12 16 16 16 10004 0 23 1410 0 11 4 18 0 f 0 0 0 0 a
2 13 16 16 16 1000c 1 38 16 10 12
2 14 17 17 17 20002 1 0 1008 0 0 32 48 5 0
2 15 17 17 17 10002 2 2c 900a 14 0 32 18 0 ffffffff 0 0 0 0
2 16 18 18 18 15001b 1 0 61008 0 0 12 16 123 0
2 17 18 18 18 e000e 1 0 1408 0 0 32 48 2 0
2 18 18 18 18 c000f 0 23 1410 0 17 4 18 0 f 0 0 0 0 a
2 19 18 18 18 90009 1 0 1408 0 0 32 48 1 0
2 20 18 18 18 7000a 0 23 1410 0 19 4 18 0 f 0 0 0 0 a
2 21 18 18 18 40004 1 0 1404 0 0 32 48 0 0
2 22 18 18 18 20005 0 23 1410 0 21 4 18 0 f 0 0 0 0 a
2 23 18 18 18 2000a 0 31 1430 20 22 8 18 0 ff 0 0 0 0
2 24 18 18 18 2000f 0 31 1430 18 23 12 18 0 fff 0 0 0 0
2 25 18 18 18 10010 0 26 1420 24 0 12 18 0 fff 0 0 0 0
2 26 18 18 18 1001b 1 38 a 16 25
4 5 11 9 9 5
4 9 0 13 13 5
4 13 0 15 15 5
4 15 0 26 0 5
4 26 0 0 0 5
3 1 main.u$1 "main.u$1" 0 mem6.3.v 21 28 1 
