============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 24 2019  02:38:14 am
  Module:                 FME_PIPE_6
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                    Instance                                        Module                      Cells  Cell Area  Net Area   Total Area 
----------------------------------------------------------------------------------------------------------------------------------------
FME_PIPE_6                                                                                      11649      60934     24776        85710 
  U_inter                                       interpolation_bit_width10                        8600      43830     17203        61033 
    csa_tree_PUs_0__U_F6_U_S5_add_18_10_groupi  csa_tree_PUs_0__U_F6_U_S5_add_18_10_group_2       115        655       216          872 
    csa_tree_PUs_1__U_F6_U_S5_add_18_10_groupi  csa_tree_PUs_1__U_F6_U_S5_add_18_10_group_2       112        653       212          864 
    csa_tree_PUs_0__U_F6_U_S25_add_18_10_groupi csa_tree_PUs_0__U_F6_U_S25_add_18_10_group_2      112        637       212          849 
    csa_tree_PUs_4__U_F6_U_S25_add_18_10_groupi csa_tree_PUs_4__U_F6_U_S25_add_18_10_group_2      110        544       213          757 
    csa_tree_PUs_4__U_F6_U_S5_add_18_10_groupi  csa_tree_PUs_4__U_F6_U_S5_add_18_10_group_2       110        544       213          757 
    csa_tree_PUs_3__U_F6_U_S25_add_18_10_groupi csa_tree_PUs_3__U_F6_U_S25_add_18_10_group_2      110        544       213          757 
    csa_tree_PUs_3__U_F6_U_S5_add_18_10_groupi  csa_tree_PUs_3__U_F6_U_S5_add_18_10_group_2       110        544       213          757 
    csa_tree_PUs_2__U_F6_U_S25_add_18_10_groupi csa_tree_PUs_2__U_F6_U_S25_add_18_10_group_2      110        544       213          757 
    csa_tree_PUs_2__U_F6_U_S5_add_18_10_groupi  csa_tree_PUs_2__U_F6_U_S5_add_18_10_group_2       110        544       213          757 
    csa_tree_PUs_1__U_F6_U_S25_add_18_10_groupi csa_tree_PUs_1__U_F6_U_S25_add_18_10_group_2      110        544       213          757 
    PUs[1].U_F6_U_S14_add_18_10                 add_signed_1280_1584                              105        519       171          690 
    PUs[0].U_F6_U_S14_add_18_10                 add_signed_1280_1583                              105        519       171          690 
    PUs[4].U_F6_U_S14_add_18_10                 add_signed_1280                                   105        515       171          686 
    PUs[3].U_F6_U_S14_add_18_10                 add_signed_1280_1586                              105        515       171          686 
    PUs[2].U_F6_U_S14_add_18_10                 add_signed_1280_1585                              105        515       171          686 
    PUs[3].U_F6_U_S12_add_41_16                 add_unsigned_1283_1657                             99        479       162          641 
    PUs[0].U_F6_U_S12_add_41_16                 add_unsigned_1283                                 100        475       164          639 
    PUs[4].U_F6_U_S12_add_41_16                 add_unsigned_1283_1656                             99        473       162          636 
    PUs[1].U_F6_U_S12_add_41_16                 add_unsigned_1283_1659                             99        472       162          635 
    PUs[2].U_F6_U_S12_add_41_16                 add_unsigned_1283_1658                             99        470       161          631 
    PUs[4].U_F6_U_S23_add_18_10                 add_signed_1300                                    88        479       141          620 
    PUs[4].U_F6_U_S3_add_18_10                  add_signed_1300_1578                               88        479       141          620 
    PUs[3].U_F6_U_S23_add_18_10                 add_signed_1300_1577                               88        479       141          620 
    PUs[3].U_F6_U_S3_add_18_10                  add_signed_1300_1576                               88        479       141          620 
    PUs[2].U_F6_U_S23_add_18_10                 add_signed_1300_1575                               88        479       141          620 
    PUs[2].U_F6_U_S3_add_18_10                  add_signed_1300_1574                               88        479       141          620 
    PUs[1].U_F6_U_S23_add_18_10                 add_signed_1300_1573                               88        479       141          620 
    PUs[1].U_F6_U_S3_add_18_10                  add_signed_1300_1572                               88        479       141          620 
    PUs[0].U_F6_U_S23_add_18_10                 add_signed_1300_1571                               88        479       141          620 
    PUs[0].U_F6_U_S3_add_18_10                  add_signed_1300_1570                               88        479       141          620 
    addinc_PUs[1].U_F6_U_4_U_S1_add_18_16       add_signed_carry_701_1666                          77        484       127          610 
    addinc_PUs[2].U_F6_U_1_U_S1_add_18_16       add_signed_carry_701_1665                          77        480       126          606 
    addinc_PUs[0].U_F6_U_4_U_S1_add_18_16       add_signed_carry_701_1668                          77        478       127          605 
    addinc_PUs[4].U_F6_U_4_U_S1_add_18_16       add_signed_carry_701_1660                          77        478       126          604 
    addinc_PUs[0].U_F6_U_1_U_S1_add_18_16       add_signed_carry_701                               77        478       126          604 
    addinc_PUs[3].U_F6_U_4_U_S1_add_18_16       add_signed_carry_701_1662                          77        476       126          602 
    addinc_PUs[2].U_F6_U_4_U_S1_add_18_16       add_signed_carry_701_1664                          77        476       126          602 
    addinc_PUs[1].U_F6_U_1_U_S1_add_18_16       add_signed_carry_701_1667                          77        476       126          602 
    PUs[1].U_F6_U_4_U_S0_add_18_10              add_signed_1324_1618                               68        388       107          495 
    PUs[0].U_F6_U_4_U_S0_add_18_10              add_signed_1324_1622                               68        383       107          489 
    addinc_PUs[0].U_F6_U_5_U_S0_add_18_16       add_signed_carry_767_1641                          71        363       117          481 
    addinc_PUs[4].U_F6_U_0_U_S0_add_18_16       add_signed_carry_767_1626                          70        362       117          478 
    addinc_PUs[2].U_F6_U_5_U_S0_add_18_16       add_signed_carry_767_1633                          71        358       118          476 
    addinc_PUs[2].U_F6_U_0_U_S0_add_18_16       add_signed_carry_767_1634                          70        356       117          472 
    addinc_PUs[3].U_F6_U_0_U_S0_add_18_16       add_signed_carry_767_1630                          70        355       117          471 
    addinc_PUs[1].U_F6_U_5_U_S0_add_18_16       add_signed_carry_767_1637                          70        342       117          459 
    addinc_PUs[4].U_F6_U_5_U_S0_add_18_16       add_signed_carry_767_1625                          70        340       117          457 
    addinc_PUs[3].U_F6_U_5_U_S0_add_18_16       add_signed_carry_767_1629                          70        340       117          457 
    addinc_PUs[0].U_F6_U_0_U_S0_add_18_16       add_signed_carry_767_1642                          70        338       117          455 
    addinc_PUs[1].U_F6_U_0_U_S0_add_18_16       add_signed_carry_767_1638                          70        334       117          451 
    PUs[2].U_F6_U_4_U_S0_add_18_10              add_signed_1324_1614                               64        337       101          438 
    PUs[0].U_F6_U_3_U_S0_add_18_10              add_signed_1324_1623                               64        335       101          436 
    PUs[0].U_F6_U_2_U_S0_add_18_10              add_signed_1324                                    64        329       101          430 
    PUs[3].U_F6_U_4_U_S0_add_18_10              add_signed_1324_1610                               64        328       101          429 
    PUs[1].U_F6_U_S15_add_41_16                 add_unsigned_1278_1580                             78        274       132          406 
    PUs[0].U_F6_U_S15_add_41_16                 add_unsigned_1278_1579                             78        274       132          406 
    csa_tree_PUs_1__U_F6_U_S13_add_18_10_groupi csa_tree_PUs_1__U_F6_U_S13_add_18_10_group_561     64        284       118          402 
    csa_tree_PUs_0__U_F6_U_S13_add_18_10_groupi csa_tree_PUs_0__U_F6_U_S13_add_18_10_group_563     60        279       112          391 
    csa_tree_PUs_4__U_F6_U_S13_add_18_10_groupi csa_tree_PUs_4__U_F6_U_S13_add_18_10_group_555     60        277       112          388 
    csa_tree_PUs_3__U_F6_U_S13_add_18_10_groupi csa_tree_PUs_3__U_F6_U_S13_add_18_10_group_557     60        276       112          387 
    addinc_PUs[2].U_F6_U_3_U_S2_add_18_16       add_signed_carry_344_1591                          69        277       109          386 
    addinc_PUs[0].U_F6_U_3_U_S2_add_18_16       add_signed_carry_344_1595                          69        277       109          386 
    csa_tree_PUs_2__U_F6_U_S13_add_18_10_groupi csa_tree_PUs_2__U_F6_U_S13_add_18_10_group_559     60        272       112          384 
    addinc_PUs[1].U_F6_U_3_U_S2_add_18_16       add_signed_carry_344_1593                          69        275       109          384 
    PUs[4].U_F6_U_4_U_S0_add_18_10              add_signed_1324_1606                               62        281        98          379 
    addinc_PUs[3].U_F6_U_3_U_S2_add_18_16       add_signed_carry_344_1589                          69        269       109          379 
    addinc_PUs[4].U_F6_U_3_U_S2_add_18_16       add_signed_carry_344_1587                          69        269       109          378 
    addinc_PUs[0].U_F6_U_2_U_S2_add_18_16       add_signed_carry_344                               69        269       109          378 
    PUs[0].U_F6_U_1_U_S0_add_18_10              add_signed_1324_1621                               62        279        98          377 
    PUs[4].U_F6_U_S15_add_41_16                 add_unsigned_1278                                  74        234       129          363 
    PUs[3].U_F6_U_S15_add_41_16                 add_unsigned_1278_1582                             74        234       129          363 
    PUs[2].U_F6_U_S15_add_41_16                 add_unsigned_1278_1581                             74        234       129          363 
    PUs[2].U_F6_U_3_U_S1_add_18_10              add_signed_1319_1600                               57        253        94          347 
    PUs[1].U_F6_U_3_U_S1_add_18_10              add_signed_1319_1602                               57        253        94          346 
    PUs[3].U_F6_U_3_U_S1_add_18_10              add_signed_1319_1598                               57        242        95          337 
    PUs[0].U_F6_U_3_U_S1_add_18_10              add_signed_1319_1604                               56        240        93          333 
    addinc_PUs[3].U_F6_U_S2_add_18_16           add_signed_carry_189_1646                          58        239        94          333 
    addinc_PUs[1].U_F6_U_S22_add_18_16          add_signed_carry_189_1649                          58        238        94          332 
    PUs[4].U_F6_U_3_U_S1_add_18_10              add_signed_1319_1596                               56        231        92          323 
    PUs[0].U_F6_U_2_U_S1_add_18_10              add_signed_1319                                    56        231        92          323 
    addinc_PUs[1].U_F6_U_S2_add_18_16           add_signed_carry_189_1650                          58        229        94          323 
    addinc_PUs[4].U_F6_U_S2_add_18_16           add_signed_carry_189_1644                          59        228        95          323 
    addinc_PUs[2].U_F6_U_S2_add_18_16           add_signed_carry_189_1648                          58        229        94          322 
    addinc_PUs[0].U_F6_U_S2_add_18_16           add_signed_carry_189                               58        228        94          321 
    addinc_PUs[3].U_F6_U_S22_add_18_16          add_signed_carry_189_1645                          58        226        94          320 
    addinc_PUs[2].U_F6_U_S22_add_18_16          add_signed_carry_189_1647                          58        226        94          320 
    addinc_PUs[0].U_F6_U_S22_add_18_16          add_signed_carry_189_1651                          58        226        94          320 
    addinc_PUs[4].U_F6_U_S22_add_18_16          add_signed_carry_189_1643                          58        225        94          318 
    PUs[1].U_F6_U_S10_add_41_16                 add_unsigned_1287_1655                             43        239        59          298 
    PUs[0].U_F6_U_S10_add_41_16                 add_unsigned_1287                                  43        238        59          297 
    PUs[3].U_F6_U_S10_add_41_16                 add_unsigned_1287_1653                             43        237        59          296 
    addinc_PUs[1].U_F6_U_S21_add_18_16          add_signed_carry_767_2400                          45        228        67          295 
    PUs[4].U_F6_U_S10_add_41_16                 add_unsigned_1287_1652                             43        236        59          294 
    PUs[2].U_F6_U_S10_add_41_16                 add_unsigned_1287_1654                             43        236        59          294 
    addinc_PUs[2].U_F6_U_S21_add_18_16          add_signed_carry_767_2398                          46        222        69          291 
    addinc_PUs[3].U_F6_U_S1_add_18_16           add_signed_carry_767_2397                          45        220        67          288 
    addinc_PUs[0].U_F6_U_S21_add_18_16          add_signed_carry_767_2402                          45        220        67          288 
    addinc_PUs[4].U_F6_U_S21_add_18_16          add_signed_carry_767_2394                          45        220        67          287 
    addinc_PUs[1].U_F6_U_S1_add_18_16           add_signed_carry_767_2401                          45        220        67          287 
    addinc_PUs[0].U_F6_U_S1_add_18_16           add_signed_carry_767                               45        220        67          287 
    addinc_PUs[3].U_F6_U_S21_add_18_16          add_signed_carry_767_2396                          45        219        67          286 
    addinc_PUs[2].U_F6_U_S1_add_18_16           add_signed_carry_767_2399                          45        219        67          286 
    addinc_PUs[4].U_F6_U_S1_add_18_16           add_signed_carry_767_2395                          45        218        67          286 
    PUs[4].U_F6_U_p11                           register_n_bit_width15_1396                        15        119         0          119 
    PUs[3].U_F6_U_p11                           register_n_bit_width15_1397                        15        119         0          119 
    PUs[2].U_F6_U_p11                           register_n_bit_width15_1398                        15        119         0          119 
    PUs[1].U_F6_U_p11                           register_n_bit_width15_1399                        15        119         0          119 
    PUs[0].U_F6_U_p11                           register_n_bit_width15                             15        119         0          119 
    PUs[4].U_F6_U_p23                           register_n_bit_width16_24                          15        117         0          117 
    PUs[4].U_F6_U_p4                            register_n_bit_width16_24_1421                     15        117         0          117 
    PUs[3].U_F6_U_p23                           register_n_bit_width16_24_1420                     15        117         0          117 
    PUs[3].U_F6_U_p4                            register_n_bit_width16_24_1419                     15        117         0          117 
    PUs[2].U_F6_U_p23                           register_n_bit_width16_24_1418                     15        117         0          117 
    PUs[2].U_F6_U_p4                            register_n_bit_width16_24_1417                     15        117         0          117 
    PUs[1].U_F6_U_p23                           register_n_bit_width16_24_1416                     15        117         0          117 
    PUs[1].U_F6_U_p4                            register_n_bit_width16_24_1415                     15        117         0          117 
    PUs[0].U_F6_U_p23                           register_n_bit_width16_24_1414                     15        117         0          117 
    PUs[0].U_F6_U_p4                            register_n_bit_width16_24_1413                     15        117         0          117 
    PUs[4].U_F6_U_p22                           register_n_bit_width16_1405                        14        109         0          109 
    PUs[4].U_F6_U_p3                            register_n_bit_width16_1409                        14        109         0          109 
    PUs[3].U_F6_U_p22                           register_n_bit_width16_1406                        14        109         0          109 
    PUs[3].U_F6_U_p3                            register_n_bit_width16_1410                        14        109         0          109 
    PUs[2].U_F6_U_p22                           register_n_bit_width16_1407                        14        109         0          109 
    PUs[2].U_F6_U_p3                            register_n_bit_width16_1411                        14        109         0          109 
    PUs[1].U_F6_U_p22                           register_n_bit_width16_1408                        14        109         0          109 
    PUs[1].U_F6_U_p3                            register_n_bit_width16_1412                        14        109         0          109 
    PUs[0].U_F6_U_p22                           register_n_bit_width16_1404                        14        109         0          109 
    PUs[0].U_F6_U_p3                            register_n_bit_width16                             14        109         0          109 
    PUs[4].U_F6_U_p12                           register_n_bit_width15_9                           13        102         0          102 
    PUs[3].U_F6_U_p12                           register_n_bit_width15_9_1403                      13        102         0          102 
    PUs[2].U_F6_U_p12                           register_n_bit_width15_9_1402                      13        102         0          102 
    PUs[1].U_F6_U_p12                           register_n_bit_width15_9_1401                      13        102         0          102 
    PUs[0].U_F6_U_p12                           register_n_bit_width15_9_1400                      13        102         0          102 
    PUs[4].U_F6_U_p10                           register_n_bit_width16_7_1423                      13        101         0          101 
    PUs[3].U_F6_U_p10                           register_n_bit_width16_7_1424                      13        101         0          101 
    PUs[2].U_F6_U_p10                           register_n_bit_width16_7_1425                      13        101         0          101 
    PUs[1].U_F6_U_p10                           register_n_bit_width16_7                           13        101         0          101 
    PUs[0].U_F6_U_p10                           register_n_bit_width16_7_1422                      13        101         0          101 
    PUs[4].U_F6_U_p21                           register_n_bit_width12_19                          12         94         0           94 
    PUs[4].U_F6_U_p2                            register_n_bit_width12_19_1395                     12         94         0           94 
    PUs[3].U_F6_U_p21                           register_n_bit_width12_19_1394                     12         94         0           94 
    PUs[3].U_F6_U_p2                            register_n_bit_width12_19_1393                     12         94         0           94 
    PUs[2].U_F6_U_p21                           register_n_bit_width12_19_1392                     12         94         0           94 
    PUs[2].U_F6_U_p2                            register_n_bit_width12_19_1391                     12         94         0           94 
    PUs[1].U_F6_U_p21                           register_n_bit_width12_19_1390                     12         94         0           94 
    PUs[1].U_F6_U_p2                            register_n_bit_width12_19_1389                     12         94         0           94 
    PUs[0].U_F6_U_p21                           register_n_bit_width12_19_1388                     12         94         0           94 
    PUs[0].U_F6_U_p2                            register_n_bit_width12_19_1387                     12         94         0           94 
    PUs[4].U_F6_U_p20                           register_n_bit_width12_1379                        11         86         0           86 
    PUs[4].U_F6_U_p1                            register_n_bit_width12_1383                        11         86         0           86 
    PUs[3].U_F6_U_p20                           register_n_bit_width12_1380                        11         86         0           86 
    PUs[3].U_F6_U_p1                            register_n_bit_width12_1384                        11         86         0           86 
    PUs[2].U_F6_U_p20                           register_n_bit_width12_1381                        11         86         0           86 
    PUs[2].U_F6_U_p1                            register_n_bit_width12_1385                        11         86         0           86 
    PUs[1].U_F6_U_p20                           register_n_bit_width12_1382                        11         86         0           86 
    PUs[1].U_F6_U_p1                            register_n_bit_width12_1386                        11         86         0           86 
    PUs[0].U_F6_U_p20                           register_n_bit_width12_1378                        11         86         0           86 
    PUs[0].U_F6_U_p1                            register_n_bit_width12                             11         86         0           86 
    PUs[4].U_F6_U_S20                           somador_n_np1_bit_width10_671                       4         21         4           25 
      add_41_16                                 add_unsigned_989_2411                               4         21         4           25 
    PUs[4].U_F6_U_S0                            somador_n_np1_bit_width10_672                       4         21         4           25 
      add_41_16                                 add_unsigned_989_2410                               4         21         4           25 
    PUs[3].U_F6_U_S20                           somador_n_np1_bit_width10_673                       4         21         4           25 
      add_41_16                                 add_unsigned_989_2409                               4         21         4           25 
    PUs[3].U_F6_U_S0                            somador_n_np1_bit_width10_674                       4         21         4           25 
      add_41_16                                 add_unsigned_989_2408                               4         21         4           25 
    PUs[2].U_F6_U_S20                           somador_n_np1_bit_width10_675                       4         21         4           25 
      add_41_16                                 add_unsigned_989_2407                               4         21         4           25 
    PUs[2].U_F6_U_S0                            somador_n_np1_bit_width10_676                       4         21         4           25 
      add_41_16                                 add_unsigned_989_2406                               4         21         4           25 
    PUs[1].U_F6_U_S20                           somador_n_np1_bit_width10_677                       4         21         4           25 
      add_41_16                                 add_unsigned_989_2405                               4         21         4           25 
    PUs[1].U_F6_U_S0                            somador_n_np1_bit_width10_678                       4         21         4           25 
      add_41_16                                 add_unsigned_989_2404                               4         21         4           25 
    PUs[0].U_F6_U_S20                           somador_n_np1_bit_width10_679                       4         21         4           25 
      add_41_16                                 add_unsigned_989_2403                               4         21         4           25 
    PUs[0].U_F6_U_S0                            somador_n_np1_bit_width10                           4         21         4           25 
      add_41_16                                 add_unsigned_989                                    4         21         4           25 
  U_buffer                                      buffer_shift                                     2230      12462      4942        17404 
  U_crtl                                        CRTL_bit_width10                                   95        519       178          697 
    inc_add_1001_29                             increment_unsigned_22_23                            9         41         9           50 
    inc_add_986_29                              increment_unsigned_19_2412                          9         36         9           45 
    inc_add_971_29                              increment_unsigned_19                               9         36         9           45 
    lt_913_18                                   lt_signed_980                                       2          9         1           11 
    lt_906_18                                   lt_signed_982                                       2          9         1           11 
    lt_899_18                                   lt_signed_984                                       2          9         1           11 
  clipping[4].U_clip                            clip8_bit_width10_439                              15         50        14           64 
    gte_769_34                                  geq_signed_922_1559                                 6         21         7           28 
  clipping[3].U_clip                            clip8_bit_width10_440                              15         50        14           64 
    gte_769_34                                  geq_signed_922_1558                                 6         21         7           28 
  clipping[2].U_clip                            clip8_bit_width10_441                              15         50        14           64 
    gte_769_34                                  geq_signed_922_1557                                 6         21         7           28 
  clipping[1].U_clip                            clip8_bit_width10_442                              15         50        14           64 
    gte_769_34                                  geq_signed_922_1556                                 6         21         7           28 
  clipping[0].U_clip                            clip8_bit_width10                                  15         50        14           64 
    gte_769_34                                  geq_signed_922_1560                                 6         21         7           28 
  clipping[14].U_clip_gte_769_34                geq_signed_922                                      6         21         7           28 
  clipping[13].U_clip_gte_769_34                geq_signed_922_1569                                 6         21         7           28 
  clipping[12].U_clip_gte_769_34                geq_signed_922_1568                                 6         21         7           28 
  clipping[11].U_clip_gte_769_34                geq_signed_922_1567                                 6         21         7           28 
  clipping[10].U_clip_gte_769_34                geq_signed_922_1566                                 6         21         7           28 
  clipping[9].U_clip_gte_769_34                 geq_signed_922_1565                                 6         21         7           28 
  clipping[8].U_clip_gte_769_34                 geq_signed_922_1564                                 6         21         7           28 
  clipping[7].U_clip_gte_769_34                 geq_signed_922_1563                                 6         21         7           28 
  clipping[6].U_clip_gte_769_34                 geq_signed_922_1562                                 6         21         7           28 
  clipping[5].U_clip_gte_769_34                 geq_signed_922_1561                                 6         21         7           28 
