/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire [33:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_7z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_2z | in_data[140]);
  assign celloutsig_1_19z = ~(celloutsig_1_8z[3] | celloutsig_1_3z);
  reg [11:0] _03_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 12'h000;
    else _03_ <= { in_data[39:37], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_7z };
  assign out_data[43:32] = _03_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 12'h000;
    else _00_ <= { in_data[135:126], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_10z = celloutsig_1_5z[8:3] === { _00_[6:2], celloutsig_1_2z };
  assign celloutsig_0_3z = in_data[88:55] === celloutsig_0_2z;
  assign celloutsig_0_5z = { in_data[92:91], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z } % { 1'h1, celloutsig_0_2z[24:21], celloutsig_0_1z };
  assign celloutsig_1_6z = celloutsig_1_0z % { 1'h1, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_0z = in_data[127:117] % { 1'h1, in_data[143:134] };
  assign celloutsig_0_4z = { in_data[15:8], celloutsig_0_0z, celloutsig_0_3z } * { in_data[51:47], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_3z } * celloutsig_0_4z[9:3];
  assign celloutsig_1_5z = celloutsig_1_0z[8:0] * { celloutsig_1_1z[4:1], celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_6z[8:4], celloutsig_1_3z } * { celloutsig_1_6z[7:5], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_2z = - { in_data[83:52], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_11z = | celloutsig_0_2z[23:19];
  assign celloutsig_1_12z = | { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_14z = ^ { in_data[13:11], celloutsig_0_11z };
  assign celloutsig_1_2z = ^ in_data[151:142];
  assign celloutsig_0_1z = ^ { in_data[30:29], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_7z = ^ { celloutsig_1_1z[0], celloutsig_1_0z };
  assign celloutsig_1_1z = in_data[152:148] ^ in_data[153:149];
  assign celloutsig_0_0z = ~((in_data[17] & in_data[41]) | in_data[78]);
  assign celloutsig_1_18z = ~((celloutsig_1_12z & celloutsig_1_8z[5]) | celloutsig_1_10z);
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z };
endmodule
