Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov 27 17:08:32 2024
| Host         : DESKTOP-4G64301 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file final_proj_timing_summary_routed.rpt -pb final_proj_timing_summary_routed.pb -rpx final_proj_timing_summary_routed.rpx -warn_on_violation
| Design       : final_proj
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         93          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (93)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (201)
5. checking no_input_delay (1)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (93)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: segt1/slow_tim_reg_reg/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: ust1/slow_tim_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (201)
--------------------------------------------------
 There are 201 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.527        0.000                      0                  101        0.158        0.000                      0                  101        3.000        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                  ------------       ----------      --------------
sys_clk_pin                            {0.000 5.000}      10.000          100.000         
vga_instance/v1/clk_inst/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                   {0.000 19.841}     39.683          25.200          
  clkfbout_clk_wiz_0                   {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                  5.527        0.000                      0                   61        0.158        0.000                      0                   61        4.500        0.000                       0                    58  
vga_instance/v1/clk_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                        34.579        0.000                      0                   40        0.174        0.000                      0                   40       19.341        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 segt1/slow_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segt1/slow_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 2.272ns (50.739%)  route 2.206ns (49.261%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.710     5.313    segt1/CLK
    SLICE_X5Y78          FDRE                                         r  segt1/slow_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.769 f  segt1/slow_cnt_reg[14]/Q
                         net (fo=4, routed)           0.871     6.640    segt1/slow_cnt_reg[14]
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.152     6.792 f  segt1/slow_cnt[0]_i_11/O
                         net (fo=1, routed)           0.451     7.243    segt1/slow_cnt[0]_i_11_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.332     7.575 r  segt1/slow_cnt[0]_i_3/O
                         net (fo=20, routed)          0.884     8.459    segt1/slow_cnt[0]_i_3_n_0
    SLICE_X5Y75          LUT3 (Prop_lut3_I1_O)        0.124     8.583 r  segt1/slow_cnt[0]_i_9/O
                         net (fo=1, routed)           0.000     8.583    segt1/slow_cnt[0]_i_9_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.115 r  segt1/slow_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.115    segt1/slow_cnt_reg[0]_i_2_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.229 r  segt1/slow_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.229    segt1/slow_cnt_reg[4]_i_1_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.343 r  segt1/slow_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.343    segt1/slow_cnt_reg[8]_i_1_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.457 r  segt1/slow_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.457    segt1/slow_cnt_reg[12]_i_1_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.791 r  segt1/slow_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.791    segt1/slow_cnt_reg[16]_i_1_n_6
    SLICE_X5Y79          FDRE                                         r  segt1/slow_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.592    15.015    segt1/CLK
    SLICE_X5Y79          FDRE                                         r  segt1/slow_cnt_reg[17]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X5Y79          FDRE (Setup_fdre_C_D)        0.062    15.317    segt1/slow_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 segt1/slow_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segt1/slow_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 2.161ns (49.486%)  route 2.206ns (50.514%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.710     5.313    segt1/CLK
    SLICE_X5Y78          FDRE                                         r  segt1/slow_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.769 f  segt1/slow_cnt_reg[14]/Q
                         net (fo=4, routed)           0.871     6.640    segt1/slow_cnt_reg[14]
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.152     6.792 f  segt1/slow_cnt[0]_i_11/O
                         net (fo=1, routed)           0.451     7.243    segt1/slow_cnt[0]_i_11_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.332     7.575 r  segt1/slow_cnt[0]_i_3/O
                         net (fo=20, routed)          0.884     8.459    segt1/slow_cnt[0]_i_3_n_0
    SLICE_X5Y75          LUT3 (Prop_lut3_I1_O)        0.124     8.583 r  segt1/slow_cnt[0]_i_9/O
                         net (fo=1, routed)           0.000     8.583    segt1/slow_cnt[0]_i_9_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.115 r  segt1/slow_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.115    segt1/slow_cnt_reg[0]_i_2_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.229 r  segt1/slow_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.229    segt1/slow_cnt_reg[4]_i_1_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.343 r  segt1/slow_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.343    segt1/slow_cnt_reg[8]_i_1_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.457 r  segt1/slow_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.457    segt1/slow_cnt_reg[12]_i_1_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.680 r  segt1/slow_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.680    segt1/slow_cnt_reg[16]_i_1_n_7
    SLICE_X5Y79          FDRE                                         r  segt1/slow_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.592    15.015    segt1/CLK
    SLICE_X5Y79          FDRE                                         r  segt1/slow_cnt_reg[16]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X5Y79          FDRE (Setup_fdre_C_D)        0.062    15.317    segt1/slow_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  5.638    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 segt1/slow_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segt1/slow_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 2.158ns (49.452%)  route 2.206ns (50.548%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.710     5.313    segt1/CLK
    SLICE_X5Y78          FDRE                                         r  segt1/slow_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.769 f  segt1/slow_cnt_reg[14]/Q
                         net (fo=4, routed)           0.871     6.640    segt1/slow_cnt_reg[14]
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.152     6.792 f  segt1/slow_cnt[0]_i_11/O
                         net (fo=1, routed)           0.451     7.243    segt1/slow_cnt[0]_i_11_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.332     7.575 r  segt1/slow_cnt[0]_i_3/O
                         net (fo=20, routed)          0.884     8.459    segt1/slow_cnt[0]_i_3_n_0
    SLICE_X5Y75          LUT3 (Prop_lut3_I1_O)        0.124     8.583 r  segt1/slow_cnt[0]_i_9/O
                         net (fo=1, routed)           0.000     8.583    segt1/slow_cnt[0]_i_9_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.115 r  segt1/slow_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.115    segt1/slow_cnt_reg[0]_i_2_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.229 r  segt1/slow_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.229    segt1/slow_cnt_reg[4]_i_1_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.343 r  segt1/slow_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.343    segt1/slow_cnt_reg[8]_i_1_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.677 r  segt1/slow_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.677    segt1/slow_cnt_reg[12]_i_1_n_6
    SLICE_X5Y78          FDRE                                         r  segt1/slow_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.591    15.014    segt1/CLK
    SLICE_X5Y78          FDRE                                         r  segt1/slow_cnt_reg[13]/C
                         clock pessimism              0.299    15.313    
                         clock uncertainty           -0.035    15.277    
    SLICE_X5Y78          FDRE (Setup_fdre_C_D)        0.062    15.339    segt1/slow_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.339    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 segt1/slow_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segt1/slow_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 2.137ns (49.207%)  route 2.206ns (50.793%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.710     5.313    segt1/CLK
    SLICE_X5Y78          FDRE                                         r  segt1/slow_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.769 f  segt1/slow_cnt_reg[14]/Q
                         net (fo=4, routed)           0.871     6.640    segt1/slow_cnt_reg[14]
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.152     6.792 f  segt1/slow_cnt[0]_i_11/O
                         net (fo=1, routed)           0.451     7.243    segt1/slow_cnt[0]_i_11_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.332     7.575 r  segt1/slow_cnt[0]_i_3/O
                         net (fo=20, routed)          0.884     8.459    segt1/slow_cnt[0]_i_3_n_0
    SLICE_X5Y75          LUT3 (Prop_lut3_I1_O)        0.124     8.583 r  segt1/slow_cnt[0]_i_9/O
                         net (fo=1, routed)           0.000     8.583    segt1/slow_cnt[0]_i_9_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.115 r  segt1/slow_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.115    segt1/slow_cnt_reg[0]_i_2_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.229 r  segt1/slow_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.229    segt1/slow_cnt_reg[4]_i_1_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.343 r  segt1/slow_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.343    segt1/slow_cnt_reg[8]_i_1_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.656 r  segt1/slow_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.656    segt1/slow_cnt_reg[12]_i_1_n_4
    SLICE_X5Y78          FDRE                                         r  segt1/slow_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.591    15.014    segt1/CLK
    SLICE_X5Y78          FDRE                                         r  segt1/slow_cnt_reg[15]/C
                         clock pessimism              0.299    15.313    
                         clock uncertainty           -0.035    15.277    
    SLICE_X5Y78          FDRE (Setup_fdre_C_D)        0.062    15.339    segt1/slow_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.339    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 segt1/slow_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segt1/slow_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 2.044ns (48.096%)  route 2.206ns (51.904%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.710     5.313    segt1/CLK
    SLICE_X5Y78          FDRE                                         r  segt1/slow_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.769 f  segt1/slow_cnt_reg[14]/Q
                         net (fo=4, routed)           0.871     6.640    segt1/slow_cnt_reg[14]
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.152     6.792 f  segt1/slow_cnt[0]_i_11/O
                         net (fo=1, routed)           0.451     7.243    segt1/slow_cnt[0]_i_11_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.332     7.575 r  segt1/slow_cnt[0]_i_3/O
                         net (fo=20, routed)          0.884     8.459    segt1/slow_cnt[0]_i_3_n_0
    SLICE_X5Y75          LUT3 (Prop_lut3_I1_O)        0.124     8.583 r  segt1/slow_cnt[0]_i_9/O
                         net (fo=1, routed)           0.000     8.583    segt1/slow_cnt[0]_i_9_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.115 r  segt1/slow_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.115    segt1/slow_cnt_reg[0]_i_2_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.229 r  segt1/slow_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.229    segt1/slow_cnt_reg[4]_i_1_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.563 r  segt1/slow_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.563    segt1/slow_cnt_reg[8]_i_1_n_6
    SLICE_X5Y77          FDRE                                         r  segt1/slow_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.589    15.012    segt1/CLK
    SLICE_X5Y77          FDRE                                         r  segt1/slow_cnt_reg[9]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)        0.062    15.314    segt1/slow_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 segt1/slow_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segt1/slow_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 2.063ns (48.327%)  route 2.206ns (51.673%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.710     5.313    segt1/CLK
    SLICE_X5Y78          FDRE                                         r  segt1/slow_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.769 f  segt1/slow_cnt_reg[14]/Q
                         net (fo=4, routed)           0.871     6.640    segt1/slow_cnt_reg[14]
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.152     6.792 f  segt1/slow_cnt[0]_i_11/O
                         net (fo=1, routed)           0.451     7.243    segt1/slow_cnt[0]_i_11_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.332     7.575 r  segt1/slow_cnt[0]_i_3/O
                         net (fo=20, routed)          0.884     8.459    segt1/slow_cnt[0]_i_3_n_0
    SLICE_X5Y75          LUT3 (Prop_lut3_I1_O)        0.124     8.583 r  segt1/slow_cnt[0]_i_9/O
                         net (fo=1, routed)           0.000     8.583    segt1/slow_cnt[0]_i_9_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.115 r  segt1/slow_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.115    segt1/slow_cnt_reg[0]_i_2_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.229 r  segt1/slow_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.229    segt1/slow_cnt_reg[4]_i_1_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.343 r  segt1/slow_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.343    segt1/slow_cnt_reg[8]_i_1_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.582 r  segt1/slow_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.582    segt1/slow_cnt_reg[12]_i_1_n_5
    SLICE_X5Y78          FDRE                                         r  segt1/slow_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.591    15.014    segt1/CLK
    SLICE_X5Y78          FDRE                                         r  segt1/slow_cnt_reg[14]/C
                         clock pessimism              0.299    15.313    
                         clock uncertainty           -0.035    15.277    
    SLICE_X5Y78          FDRE (Setup_fdre_C_D)        0.062    15.339    segt1/slow_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.339    
                         arrival time                          -9.582    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 segt1/slow_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segt1/slow_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 2.023ns (47.838%)  route 2.206ns (52.162%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.710     5.313    segt1/CLK
    SLICE_X5Y78          FDRE                                         r  segt1/slow_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.769 f  segt1/slow_cnt_reg[14]/Q
                         net (fo=4, routed)           0.871     6.640    segt1/slow_cnt_reg[14]
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.152     6.792 f  segt1/slow_cnt[0]_i_11/O
                         net (fo=1, routed)           0.451     7.243    segt1/slow_cnt[0]_i_11_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.332     7.575 r  segt1/slow_cnt[0]_i_3/O
                         net (fo=20, routed)          0.884     8.459    segt1/slow_cnt[0]_i_3_n_0
    SLICE_X5Y75          LUT3 (Prop_lut3_I1_O)        0.124     8.583 r  segt1/slow_cnt[0]_i_9/O
                         net (fo=1, routed)           0.000     8.583    segt1/slow_cnt[0]_i_9_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.115 r  segt1/slow_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.115    segt1/slow_cnt_reg[0]_i_2_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.229 r  segt1/slow_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.229    segt1/slow_cnt_reg[4]_i_1_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.542 r  segt1/slow_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.542    segt1/slow_cnt_reg[8]_i_1_n_4
    SLICE_X5Y77          FDRE                                         r  segt1/slow_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.589    15.012    segt1/CLK
    SLICE_X5Y77          FDRE                                         r  segt1/slow_cnt_reg[11]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)        0.062    15.314    segt1/slow_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 segt1/slow_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segt1/slow_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 2.047ns (48.132%)  route 2.206ns (51.868%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.710     5.313    segt1/CLK
    SLICE_X5Y78          FDRE                                         r  segt1/slow_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.769 f  segt1/slow_cnt_reg[14]/Q
                         net (fo=4, routed)           0.871     6.640    segt1/slow_cnt_reg[14]
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.152     6.792 f  segt1/slow_cnt[0]_i_11/O
                         net (fo=1, routed)           0.451     7.243    segt1/slow_cnt[0]_i_11_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.332     7.575 r  segt1/slow_cnt[0]_i_3/O
                         net (fo=20, routed)          0.884     8.459    segt1/slow_cnt[0]_i_3_n_0
    SLICE_X5Y75          LUT3 (Prop_lut3_I1_O)        0.124     8.583 r  segt1/slow_cnt[0]_i_9/O
                         net (fo=1, routed)           0.000     8.583    segt1/slow_cnt[0]_i_9_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.115 r  segt1/slow_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.115    segt1/slow_cnt_reg[0]_i_2_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.229 r  segt1/slow_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.229    segt1/slow_cnt_reg[4]_i_1_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.343 r  segt1/slow_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.343    segt1/slow_cnt_reg[8]_i_1_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.566 r  segt1/slow_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.566    segt1/slow_cnt_reg[12]_i_1_n_7
    SLICE_X5Y78          FDRE                                         r  segt1/slow_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.591    15.014    segt1/CLK
    SLICE_X5Y78          FDRE                                         r  segt1/slow_cnt_reg[12]/C
                         clock pessimism              0.299    15.313    
                         clock uncertainty           -0.035    15.277    
    SLICE_X5Y78          FDRE (Setup_fdre_C_D)        0.062    15.339    segt1/slow_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.339    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 segt1/slow_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segt1/slow_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.949ns (46.909%)  route 2.206ns (53.091%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.710     5.313    segt1/CLK
    SLICE_X5Y78          FDRE                                         r  segt1/slow_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.769 f  segt1/slow_cnt_reg[14]/Q
                         net (fo=4, routed)           0.871     6.640    segt1/slow_cnt_reg[14]
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.152     6.792 f  segt1/slow_cnt[0]_i_11/O
                         net (fo=1, routed)           0.451     7.243    segt1/slow_cnt[0]_i_11_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.332     7.575 r  segt1/slow_cnt[0]_i_3/O
                         net (fo=20, routed)          0.884     8.459    segt1/slow_cnt[0]_i_3_n_0
    SLICE_X5Y75          LUT3 (Prop_lut3_I1_O)        0.124     8.583 r  segt1/slow_cnt[0]_i_9/O
                         net (fo=1, routed)           0.000     8.583    segt1/slow_cnt[0]_i_9_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.115 r  segt1/slow_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.115    segt1/slow_cnt_reg[0]_i_2_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.229 r  segt1/slow_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.229    segt1/slow_cnt_reg[4]_i_1_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.468 r  segt1/slow_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.468    segt1/slow_cnt_reg[8]_i_1_n_5
    SLICE_X5Y77          FDRE                                         r  segt1/slow_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.589    15.012    segt1/CLK
    SLICE_X5Y77          FDRE                                         r  segt1/slow_cnt_reg[10]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)        0.062    15.314    segt1/slow_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 segt1/slow_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segt1/slow_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 1.933ns (46.704%)  route 2.206ns (53.296%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.710     5.313    segt1/CLK
    SLICE_X5Y78          FDRE                                         r  segt1/slow_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.769 f  segt1/slow_cnt_reg[14]/Q
                         net (fo=4, routed)           0.871     6.640    segt1/slow_cnt_reg[14]
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.152     6.792 f  segt1/slow_cnt[0]_i_11/O
                         net (fo=1, routed)           0.451     7.243    segt1/slow_cnt[0]_i_11_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.332     7.575 r  segt1/slow_cnt[0]_i_3/O
                         net (fo=20, routed)          0.884     8.459    segt1/slow_cnt[0]_i_3_n_0
    SLICE_X5Y75          LUT3 (Prop_lut3_I1_O)        0.124     8.583 r  segt1/slow_cnt[0]_i_9/O
                         net (fo=1, routed)           0.000     8.583    segt1/slow_cnt[0]_i_9_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.115 r  segt1/slow_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.115    segt1/slow_cnt_reg[0]_i_2_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.229 r  segt1/slow_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.229    segt1/slow_cnt_reg[4]_i_1_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.452 r  segt1/slow_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.452    segt1/slow_cnt_reg[8]_i_1_n_7
    SLICE_X5Y77          FDRE                                         r  segt1/slow_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.589    15.012    segt1/CLK
    SLICE_X5Y77          FDRE                                         r  segt1/slow_cnt_reg[8]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)        0.062    15.314    segt1/slow_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                  5.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ust1/slow_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ust1/slow_tim_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.948%)  route 0.076ns (29.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.564     1.483    ust1/CLK
    SLICE_X52Y96         FDRE                                         r  ust1/slow_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  ust1/slow_cnt_reg[5]/Q
                         net (fo=3, routed)           0.076     1.700    ust1/slow_cnt_reg[5]
    SLICE_X53Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.745 r  ust1/slow_tim_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.745    ust1/slow_tim_reg_i_1__0_n_0
    SLICE_X53Y96         FDRE                                         r  ust1/slow_tim_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.834     1.999    ust1/CLK
    SLICE_X53Y96         FDRE                                         r  ust1/slow_tim_reg_reg/C
                         clock pessimism             -0.502     1.496    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091     1.587    ust1/slow_tim_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 usm1/seg_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usm1/SEG_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.073%)  route 0.129ns (40.927%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.594     1.513    usm1/CLK
    SLICE_X5Y70          FDRE                                         r  usm1/seg_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  usm1/seg_val_reg[0]/Q
                         net (fo=7, routed)           0.129     1.783    usm1/seg_val[0]
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.045     1.828 r  usm1/SEG_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.828    usm1/SEG_reg[5]
    SLICE_X4Y72          FDRE                                         r  usm1/SEG_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.861     2.026    usm1/CLK
    SLICE_X4Y72          FDRE                                         r  usm1/SEG_reg_reg[5]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.091     1.616    usm1/SEG_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 usm1/seg_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usm1/SEG_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.189ns (51.204%)  route 0.180ns (48.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.593     1.512    usm1/CLK
    SLICE_X5Y72          FDRE                                         r  usm1/seg_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  usm1/seg_val_reg[1]/Q
                         net (fo=7, routed)           0.180     1.833    usm1/seg_val[1]
    SLICE_X4Y73          LUT4 (Prop_lut4_I0_O)        0.048     1.881 r  usm1/SEG_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.881    usm1/SEG_reg[6]_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  usm1/SEG_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.024    usm1/CLK
    SLICE_X4Y73          FDRE                                         r  usm1/SEG_reg_reg[6]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.107     1.630    usm1/SEG_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 usm1/seg_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usm1/SEG_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.190ns (51.197%)  route 0.181ns (48.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.593     1.512    usm1/CLK
    SLICE_X5Y72          FDRE                                         r  usm1/seg_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  usm1/seg_val_reg[1]/Q
                         net (fo=7, routed)           0.181     1.834    usm1/seg_val[1]
    SLICE_X4Y73          LUT4 (Prop_lut4_I2_O)        0.049     1.883 r  usm1/SEG_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.883    usm1/SEG_reg[2]
    SLICE_X4Y73          FDRE                                         r  usm1/SEG_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.024    usm1/CLK
    SLICE_X4Y73          FDRE                                         r  usm1/SEG_reg_reg[2]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.107     1.630    usm1/SEG_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 usm1/seg_hold_val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usm1/seg_val_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.886%)  route 0.180ns (49.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.590     1.509    usm1/CLK
    SLICE_X7Y74          FDRE                                         r  usm1/seg_hold_val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  usm1/seg_hold_val_reg[10]/Q
                         net (fo=27, routed)          0.180     1.830    usm1/Distance[10]
    SLICE_X5Y72          LUT6 (Prop_lut6_I1_O)        0.045     1.875 r  usm1/seg_val[2]_i_1/O
                         net (fo=1, routed)           0.000     1.875    usm1/seg_val[2]_i_1_n_0
    SLICE_X5Y72          FDRE                                         r  usm1/seg_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.861     2.026    usm1/CLK
    SLICE_X5Y72          FDRE                                         r  usm1/seg_val_reg[2]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.092     1.617    usm1/seg_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 usm1/seg_hold_val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usm1/seg_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.874%)  route 0.187ns (50.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.591     1.510    usm1/CLK
    SLICE_X7Y73          FDRE                                         r  usm1/seg_hold_val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  usm1/seg_hold_val_reg[12]/Q
                         net (fo=8, routed)           0.187     1.838    usm1/Distance[12]
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.045     1.883 r  usm1/seg_val[0]_i_1/O
                         net (fo=1, routed)           0.000     1.883    usm1/seg_val[0]_i_1_n_0
    SLICE_X5Y70          FDRE                                         r  usm1/seg_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.863     2.028    usm1/CLK
    SLICE_X5Y70          FDRE                                         r  usm1/seg_val_reg[0]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X5Y70          FDRE (Hold_fdre_C_D)         0.092     1.619    usm1/seg_val_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 usm1/seg_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usm1/SEG_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.665%)  route 0.181ns (49.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.593     1.512    usm1/CLK
    SLICE_X5Y72          FDRE                                         r  usm1/seg_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  usm1/seg_val_reg[1]/Q
                         net (fo=7, routed)           0.181     1.834    usm1/seg_val[1]
    SLICE_X4Y73          LUT4 (Prop_lut4_I2_O)        0.045     1.879 r  usm1/SEG_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.879    usm1/SEG_reg[1]
    SLICE_X4Y73          FDRE                                         r  usm1/SEG_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.024    usm1/CLK
    SLICE_X4Y73          FDRE                                         r  usm1/SEG_reg_reg[1]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.092     1.615    usm1/SEG_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 usm1/seg_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usm1/SEG_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.804%)  route 0.180ns (49.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.593     1.512    usm1/CLK
    SLICE_X5Y72          FDRE                                         r  usm1/seg_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  usm1/seg_val_reg[1]/Q
                         net (fo=7, routed)           0.180     1.833    usm1/seg_val[1]
    SLICE_X4Y73          LUT4 (Prop_lut4_I3_O)        0.045     1.878 r  usm1/SEG_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.878    usm1/SEG_reg[0]
    SLICE_X4Y73          FDRE                                         r  usm1/SEG_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.024    usm1/CLK
    SLICE_X4Y73          FDRE                                         r  usm1/SEG_reg_reg[0]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.091     1.614    usm1/SEG_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 usm1/seg_hold_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usm1/seg_val_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.305%)  route 0.199ns (51.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.590     1.509    usm1/CLK
    SLICE_X7Y74          FDRE                                         r  usm1/seg_hold_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  usm1/seg_hold_val_reg[13]/Q
                         net (fo=10, routed)          0.199     1.849    usm1/Distance[13]
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.045     1.894 r  usm1/seg_val[1]_i_1/O
                         net (fo=1, routed)           0.000     1.894    usm1/seg_val[1]_i_1_n_0
    SLICE_X5Y72          FDRE                                         r  usm1/seg_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.861     2.026    usm1/CLK
    SLICE_X5Y72          FDRE                                         r  usm1/seg_val_reg[1]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.092     1.617    usm1/seg_val_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 usm1/seg_hold_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usm1/seg_val_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.702%)  route 0.212ns (53.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.593     1.512    usm1/CLK
    SLICE_X7Y72          FDRE                                         r  usm1/seg_hold_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  usm1/seg_hold_val_reg[3]/Q
                         net (fo=13, routed)          0.212     1.866    usm1/Distance[3]
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.045     1.911 r  usm1/seg_val[3]_i_1/O
                         net (fo=1, routed)           0.000     1.911    usm1/seg_val[3]_i_1_n_0
    SLICE_X5Y72          FDRE                                         r  usm1/seg_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.861     2.026    usm1/CLK
    SLICE_X5Y72          FDRE                                         r  usm1/seg_val_reg[3]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.092     1.617    usm1/seg_val_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.293    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y75     segt1/slow_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y77     segt1/slow_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y77     segt1/slow_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y78     segt1/slow_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y78     segt1/slow_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y78     segt1/slow_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y78     segt1/slow_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     segt1/slow_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     segt1/slow_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y75     segt1/slow_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y75     segt1/slow_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y77     segt1/slow_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y77     segt1/slow_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y77     segt1/slow_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y77     segt1/slow_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     segt1/slow_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     segt1/slow_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     segt1/slow_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     segt1/slow_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y75     segt1/slow_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y75     segt1/slow_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y77     segt1/slow_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y77     segt1/slow_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y77     segt1/slow_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y77     segt1/slow_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     segt1/slow_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     segt1/slow_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     segt1/slow_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     segt1/slow_cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_instance/v1/clk_inst/inst/clk_in1
  To Clock:  vga_instance/v1/clk_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_instance/v1/clk_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_instance/v1/clk_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.579ns  (required time - arrival time)
  Source:                 vga_instance/v1/yCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/yCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.188ns (24.033%)  route 3.755ns (75.967%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 41.266 - 39.683 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.699     1.701    vga_instance/v1/pixel_clk
    SLICE_X0Y119         FDRE                                         r  vga_instance/v1/yCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.456     2.157 r  vga_instance/v1/yCount_reg[4]/Q
                         net (fo=14, routed)          1.393     3.550    vga_instance/v1/ypos[4]
    SLICE_X2Y120         LUT6 (Prop_lut6_I5_O)        0.124     3.674 r  vga_instance/v1/yCount[9]_i_8/O
                         net (fo=4, routed)           1.042     4.715    vga_instance/v1/yCount[9]_i_8_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I1_O)        0.153     4.868 r  vga_instance/v1/yCount[9]_i_5/O
                         net (fo=2, routed)           0.656     5.524    vga_instance/v1/data0[9]
    SLICE_X1Y119         LUT6 (Prop_lut6_I5_O)        0.331     5.855 r  vga_instance/v1/yCount[9]_i_4/O
                         net (fo=1, routed)           0.665     6.520    vga_instance/v1/yCount[9]_i_4_n_0
    SLICE_X1Y119         LUT6 (Prop_lut6_I3_O)        0.124     6.644 r  vga_instance/v1/yCount[9]_i_2/O
                         net (fo=1, routed)           0.000     6.644    vga_instance/v1/yCount[9]_i_2_n_0
    SLICE_X1Y119         FDRE                                         r  vga_instance/v1/yCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.683 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.683    41.366    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.671 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.595    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.686 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    41.266    vga_instance/v1/pixel_clk
    SLICE_X1Y119         FDRE                                         r  vga_instance/v1/yCount_reg[9]/C
                         clock pessimism              0.095    41.362    
                         clock uncertainty           -0.167    41.194    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.029    41.223    vga_instance/v1/yCount_reg[9]
  -------------------------------------------------------------------
                         required time                         41.223    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                 34.579    

Slack (MET) :             34.822ns  (required time - arrival time)
  Source:                 vga_instance/v1/yCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/yCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.182ns (24.879%)  route 3.569ns (75.121%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 41.267 - 39.683 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.699     1.701    vga_instance/v1/pixel_clk
    SLICE_X0Y119         FDRE                                         r  vga_instance/v1/yCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.456     2.157 r  vga_instance/v1/yCount_reg[4]/Q
                         net (fo=14, routed)          1.393     3.550    vga_instance/v1/ypos[4]
    SLICE_X2Y120         LUT6 (Prop_lut6_I5_O)        0.124     3.674 r  vga_instance/v1/yCount[9]_i_8/O
                         net (fo=4, routed)           1.216     4.889    vga_instance/v1/yCount[9]_i_8_n_0
    SLICE_X2Y118         LUT2 (Prop_lut2_I0_O)        0.150     5.039 r  vga_instance/v1/yCount[6]_i_3/O
                         net (fo=2, routed)           0.467     5.506    vga_instance/v1/data0[6]
    SLICE_X2Y118         LUT6 (Prop_lut6_I5_O)        0.328     5.834 r  vga_instance/v1/yCount[6]_i_2/O
                         net (fo=1, routed)           0.494     6.328    vga_instance/v1/yCount[6]_i_2_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I3_O)        0.124     6.452 r  vga_instance/v1/yCount[6]_i_1/O
                         net (fo=1, routed)           0.000     6.452    vga_instance/v1/yCount[6]_i_1_n_0
    SLICE_X2Y118         FDRE                                         r  vga_instance/v1/yCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.683 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.683    41.366    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.671 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.595    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.686 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.582    41.267    vga_instance/v1/pixel_clk
    SLICE_X2Y118         FDRE                                         r  vga_instance/v1/yCount_reg[6]/C
                         clock pessimism              0.093    41.361    
                         clock uncertainty           -0.167    41.193    
    SLICE_X2Y118         FDRE (Setup_fdre_C_D)        0.081    41.274    vga_instance/v1/yCount_reg[6]
  -------------------------------------------------------------------
                         required time                         41.274    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                 34.822    

Slack (MET) :             35.132ns  (required time - arrival time)
  Source:                 vga_instance/v1/yCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/yCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.952ns (21.462%)  route 3.484ns (78.538%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 41.266 - 39.683 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.699     1.701    vga_instance/v1/pixel_clk
    SLICE_X0Y119         FDRE                                         r  vga_instance/v1/yCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.456     2.157 r  vga_instance/v1/yCount_reg[4]/Q
                         net (fo=14, routed)          1.393     3.550    vga_instance/v1/ypos[4]
    SLICE_X2Y120         LUT6 (Prop_lut6_I5_O)        0.124     3.674 r  vga_instance/v1/yCount[9]_i_8/O
                         net (fo=4, routed)           1.229     4.903    vga_instance/v1/yCount[9]_i_8_n_0
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.124     5.027 r  vga_instance/v1/yCount[7]_i_3/O
                         net (fo=2, routed)           0.182     5.209    vga_instance/v1/data0[7]
    SLICE_X2Y119         LUT6 (Prop_lut6_I5_O)        0.124     5.333 r  vga_instance/v1/yCount[7]_i_2/O
                         net (fo=1, routed)           0.680     6.013    vga_instance/v1/yCount[7]_i_2_n_0
    SLICE_X2Y119         LUT6 (Prop_lut6_I3_O)        0.124     6.137 r  vga_instance/v1/yCount[7]_i_1/O
                         net (fo=1, routed)           0.000     6.137    vga_instance/v1/yCount[7]_i_1_n_0
    SLICE_X2Y119         FDRE                                         r  vga_instance/v1/yCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.683 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.683    41.366    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.671 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.595    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.686 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    41.266    vga_instance/v1/pixel_clk
    SLICE_X2Y119         FDRE                                         r  vga_instance/v1/yCount_reg[7]/C
                         clock pessimism              0.093    41.360    
                         clock uncertainty           -0.167    41.192    
    SLICE_X2Y119         FDRE (Setup_fdre_C_D)        0.077    41.269    vga_instance/v1/yCount_reg[7]
  -------------------------------------------------------------------
                         required time                         41.269    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                 35.132    

Slack (MET) :             35.268ns  (required time - arrival time)
  Source:                 vga_instance/v1/yCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/yCount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.952ns (22.373%)  route 3.303ns (77.627%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 41.267 - 39.683 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.699     1.701    vga_instance/v1/pixel_clk
    SLICE_X0Y119         FDRE                                         r  vga_instance/v1/yCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.456     2.157 r  vga_instance/v1/yCount_reg[4]/Q
                         net (fo=14, routed)          1.393     3.550    vga_instance/v1/ypos[4]
    SLICE_X2Y120         LUT6 (Prop_lut6_I5_O)        0.124     3.674 r  vga_instance/v1/yCount[9]_i_8/O
                         net (fo=4, routed)           1.042     4.715    vga_instance/v1/yCount[9]_i_8_n_0
    SLICE_X2Y119         LUT4 (Prop_lut4_I1_O)        0.124     4.839 r  vga_instance/v1/yCount[8]_i_3/O
                         net (fo=2, routed)           0.589     5.429    vga_instance/v1/data0[8]
    SLICE_X0Y118         LUT6 (Prop_lut6_I5_O)        0.124     5.553 r  vga_instance/v1/yCount[8]_i_2/O
                         net (fo=1, routed)           0.280     5.832    vga_instance/v1/yCount[8]_i_2_n_0
    SLICE_X0Y118         LUT6 (Prop_lut6_I3_O)        0.124     5.956 r  vga_instance/v1/yCount[8]_i_1/O
                         net (fo=1, routed)           0.000     5.956    vga_instance/v1/yCount[8]_i_1_n_0
    SLICE_X0Y118         FDRE                                         r  vga_instance/v1/yCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.683 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.683    41.366    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.671 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.595    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.686 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.582    41.267    vga_instance/v1/pixel_clk
    SLICE_X0Y118         FDRE                                         r  vga_instance/v1/yCount_reg[8]/C
                         clock pessimism              0.093    41.361    
                         clock uncertainty           -0.167    41.193    
    SLICE_X0Y118         FDRE (Setup_fdre_C_D)        0.031    41.224    vga_instance/v1/yCount_reg[8]
  -------------------------------------------------------------------
                         required time                         41.224    
                         arrival time                          -5.956    
  -------------------------------------------------------------------
                         slack                                 35.268    

Slack (MET) :             35.786ns  (required time - arrival time)
  Source:                 vga_instance/v1/xCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/xCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.930ns (29.186%)  route 2.256ns (70.814%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 41.265 - 39.683 ) 
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.693     1.695    vga_instance/v1/pixel_clk
    SLICE_X1Y123         FDRE                                         r  vga_instance/v1/xCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456     2.151 r  vga_instance/v1/xCount_reg[0]/Q
                         net (fo=15, routed)          1.206     3.357    vga_instance/v1/xpos[0]
    SLICE_X2Y121         LUT5 (Prop_lut5_I2_O)        0.146     3.503 f  vga_instance/v1/xCount[9]_i_3/O
                         net (fo=1, routed)           0.452     3.956    vga_instance/v1/xCount[9]_i_3_n_0
    SLICE_X2Y121         LUT6 (Prop_lut6_I5_O)        0.328     4.284 r  vga_instance/v1/xCount[9]_i_1/O
                         net (fo=10, routed)          0.598     4.881    vga_instance/v1/p_0_in
    SLICE_X2Y121         FDRE                                         r  vga_instance/v1/xCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.683 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.683    41.366    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.671 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.595    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.686 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    41.265    vga_instance/v1/pixel_clk
    SLICE_X2Y121         FDRE                                         r  vga_instance/v1/xCount_reg[4]/C
                         clock pessimism              0.093    41.359    
                         clock uncertainty           -0.167    41.191    
    SLICE_X2Y121         FDRE (Setup_fdre_C_R)       -0.524    40.667    vga_instance/v1/xCount_reg[4]
  -------------------------------------------------------------------
                         required time                         40.667    
                         arrival time                          -4.881    
  -------------------------------------------------------------------
                         slack                                 35.786    

Slack (MET) :             35.786ns  (required time - arrival time)
  Source:                 vga_instance/v1/xCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/xCount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.930ns (29.186%)  route 2.256ns (70.814%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 41.265 - 39.683 ) 
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.693     1.695    vga_instance/v1/pixel_clk
    SLICE_X1Y123         FDRE                                         r  vga_instance/v1/xCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456     2.151 r  vga_instance/v1/xCount_reg[0]/Q
                         net (fo=15, routed)          1.206     3.357    vga_instance/v1/xpos[0]
    SLICE_X2Y121         LUT5 (Prop_lut5_I2_O)        0.146     3.503 f  vga_instance/v1/xCount[9]_i_3/O
                         net (fo=1, routed)           0.452     3.956    vga_instance/v1/xCount[9]_i_3_n_0
    SLICE_X2Y121         LUT6 (Prop_lut6_I5_O)        0.328     4.284 r  vga_instance/v1/xCount[9]_i_1/O
                         net (fo=10, routed)          0.598     4.881    vga_instance/v1/p_0_in
    SLICE_X2Y121         FDRE                                         r  vga_instance/v1/xCount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.683 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.683    41.366    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.671 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.595    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.686 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    41.265    vga_instance/v1/pixel_clk
    SLICE_X2Y121         FDRE                                         r  vga_instance/v1/xCount_reg[7]/C
                         clock pessimism              0.093    41.359    
                         clock uncertainty           -0.167    41.191    
    SLICE_X2Y121         FDRE (Setup_fdre_C_R)       -0.524    40.667    vga_instance/v1/xCount_reg[7]
  -------------------------------------------------------------------
                         required time                         40.667    
                         arrival time                          -4.881    
  -------------------------------------------------------------------
                         slack                                 35.786    

Slack (MET) :             35.835ns  (required time - arrival time)
  Source:                 vga_instance/v1/xCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/xCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.930ns (28.606%)  route 2.321ns (71.394%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 41.262 - 39.683 ) 
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.693     1.695    vga_instance/v1/pixel_clk
    SLICE_X1Y123         FDRE                                         r  vga_instance/v1/xCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456     2.151 r  vga_instance/v1/xCount_reg[0]/Q
                         net (fo=15, routed)          1.206     3.357    vga_instance/v1/xpos[0]
    SLICE_X2Y121         LUT5 (Prop_lut5_I2_O)        0.146     3.503 f  vga_instance/v1/xCount[9]_i_3/O
                         net (fo=1, routed)           0.452     3.956    vga_instance/v1/xCount[9]_i_3_n_0
    SLICE_X2Y121         LUT6 (Prop_lut6_I5_O)        0.328     4.284 r  vga_instance/v1/xCount[9]_i_1/O
                         net (fo=10, routed)          0.662     4.946    vga_instance/v1/p_0_in
    SLICE_X1Y123         FDRE                                         r  vga_instance/v1/xCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.683 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.683    41.366    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.671 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.595    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.686 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.577    41.262    vga_instance/v1/pixel_clk
    SLICE_X1Y123         FDRE                                         r  vga_instance/v1/xCount_reg[0]/C
                         clock pessimism              0.115    41.378    
                         clock uncertainty           -0.167    41.210    
    SLICE_X1Y123         FDRE (Setup_fdre_C_R)       -0.429    40.781    vga_instance/v1/xCount_reg[0]
  -------------------------------------------------------------------
                         required time                         40.781    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                 35.835    

Slack (MET) :             35.835ns  (required time - arrival time)
  Source:                 vga_instance/v1/xCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/xCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.930ns (28.606%)  route 2.321ns (71.394%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 41.262 - 39.683 ) 
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.693     1.695    vga_instance/v1/pixel_clk
    SLICE_X1Y123         FDRE                                         r  vga_instance/v1/xCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456     2.151 r  vga_instance/v1/xCount_reg[0]/Q
                         net (fo=15, routed)          1.206     3.357    vga_instance/v1/xpos[0]
    SLICE_X2Y121         LUT5 (Prop_lut5_I2_O)        0.146     3.503 f  vga_instance/v1/xCount[9]_i_3/O
                         net (fo=1, routed)           0.452     3.956    vga_instance/v1/xCount[9]_i_3_n_0
    SLICE_X2Y121         LUT6 (Prop_lut6_I5_O)        0.328     4.284 r  vga_instance/v1/xCount[9]_i_1/O
                         net (fo=10, routed)          0.662     4.946    vga_instance/v1/p_0_in
    SLICE_X1Y123         FDRE                                         r  vga_instance/v1/xCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.683 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.683    41.366    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.671 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.595    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.686 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.577    41.262    vga_instance/v1/pixel_clk
    SLICE_X1Y123         FDRE                                         r  vga_instance/v1/xCount_reg[1]/C
                         clock pessimism              0.115    41.378    
                         clock uncertainty           -0.167    41.210    
    SLICE_X1Y123         FDRE (Setup_fdre_C_R)       -0.429    40.781    vga_instance/v1/xCount_reg[1]
  -------------------------------------------------------------------
                         required time                         40.781    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                 35.835    

Slack (MET) :             35.835ns  (required time - arrival time)
  Source:                 vga_instance/v1/xCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/xCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.930ns (28.606%)  route 2.321ns (71.394%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 41.262 - 39.683 ) 
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.693     1.695    vga_instance/v1/pixel_clk
    SLICE_X1Y123         FDRE                                         r  vga_instance/v1/xCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456     2.151 r  vga_instance/v1/xCount_reg[0]/Q
                         net (fo=15, routed)          1.206     3.357    vga_instance/v1/xpos[0]
    SLICE_X2Y121         LUT5 (Prop_lut5_I2_O)        0.146     3.503 f  vga_instance/v1/xCount[9]_i_3/O
                         net (fo=1, routed)           0.452     3.956    vga_instance/v1/xCount[9]_i_3_n_0
    SLICE_X2Y121         LUT6 (Prop_lut6_I5_O)        0.328     4.284 r  vga_instance/v1/xCount[9]_i_1/O
                         net (fo=10, routed)          0.662     4.946    vga_instance/v1/p_0_in
    SLICE_X1Y123         FDRE                                         r  vga_instance/v1/xCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.683 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.683    41.366    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.671 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.595    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.686 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.577    41.262    vga_instance/v1/pixel_clk
    SLICE_X1Y123         FDRE                                         r  vga_instance/v1/xCount_reg[2]/C
                         clock pessimism              0.115    41.378    
                         clock uncertainty           -0.167    41.210    
    SLICE_X1Y123         FDRE (Setup_fdre_C_R)       -0.429    40.781    vga_instance/v1/xCount_reg[2]
  -------------------------------------------------------------------
                         required time                         40.781    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                 35.835    

Slack (MET) :             35.881ns  (required time - arrival time)
  Source:                 vga_instance/v1/xCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/xCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.930ns (29.186%)  route 2.256ns (70.814%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 41.265 - 39.683 ) 
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.693     1.695    vga_instance/v1/pixel_clk
    SLICE_X1Y123         FDRE                                         r  vga_instance/v1/xCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456     2.151 r  vga_instance/v1/xCount_reg[0]/Q
                         net (fo=15, routed)          1.206     3.357    vga_instance/v1/xpos[0]
    SLICE_X2Y121         LUT5 (Prop_lut5_I2_O)        0.146     3.503 f  vga_instance/v1/xCount[9]_i_3/O
                         net (fo=1, routed)           0.452     3.956    vga_instance/v1/xCount[9]_i_3_n_0
    SLICE_X2Y121         LUT6 (Prop_lut6_I5_O)        0.328     4.284 r  vga_instance/v1/xCount[9]_i_1/O
                         net (fo=10, routed)          0.598     4.881    vga_instance/v1/p_0_in
    SLICE_X3Y121         FDRE                                         r  vga_instance/v1/xCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.683 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.683    41.366    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.671 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.595    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.686 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    41.265    vga_instance/v1/pixel_clk
    SLICE_X3Y121         FDRE                                         r  vga_instance/v1/xCount_reg[3]/C
                         clock pessimism              0.093    41.359    
                         clock uncertainty           -0.167    41.191    
    SLICE_X3Y121         FDRE (Setup_fdre_C_R)       -0.429    40.762    vga_instance/v1/xCount_reg[3]
  -------------------------------------------------------------------
                         required time                         40.762    
                         arrival time                          -4.881    
  -------------------------------------------------------------------
                         slack                                 35.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vga_instance/v1/xCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/xCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590     0.592    vga_instance/v1/pixel_clk
    SLICE_X3Y121         FDRE                                         r  vga_instance/v1/xCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  vga_instance/v1/xCount_reg[3]/Q
                         net (fo=13, routed)          0.121     0.854    vga_instance/v1/xpos[3]
    SLICE_X2Y121         LUT5 (Prop_lut5_I3_O)        0.045     0.899 r  vga_instance/v1/xCount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.899    vga_instance/v1/p_1_in[4]
    SLICE_X2Y121         FDRE                                         r  vga_instance/v1/xCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.898     0.898    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860     0.862    vga_instance/v1/pixel_clk
    SLICE_X2Y121         FDRE                                         r  vga_instance/v1/xCount_reg[4]/C
                         clock pessimism             -0.258     0.605    
    SLICE_X2Y121         FDRE (Hold_fdre_C_D)         0.120     0.725    vga_instance/v1/xCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vga_instance/v1/xCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/xCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590     0.592    vga_instance/v1/pixel_clk
    SLICE_X3Y121         FDRE                                         r  vga_instance/v1/xCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  vga_instance/v1/xCount_reg[3]/Q
                         net (fo=13, routed)          0.125     0.858    vga_instance/v1/xpos[3]
    SLICE_X2Y121         LUT6 (Prop_lut6_I1_O)        0.045     0.903 r  vga_instance/v1/xCount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.903    vga_instance/v1/p_1_in[7]
    SLICE_X2Y121         FDRE                                         r  vga_instance/v1/xCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.898     0.898    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860     0.862    vga_instance/v1/pixel_clk
    SLICE_X2Y121         FDRE                                         r  vga_instance/v1/xCount_reg[7]/C
                         clock pessimism             -0.258     0.605    
    SLICE_X2Y121         FDRE (Hold_fdre_C_D)         0.121     0.726    vga_instance/v1/xCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga_instance/v1/yCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/yCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.691%)  route 0.148ns (44.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592     0.594    vga_instance/v1/pixel_clk
    SLICE_X1Y119         FDRE                                         r  vga_instance/v1/yCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  vga_instance/v1/yCount_reg[9]/Q
                         net (fo=20, routed)          0.148     0.883    vga_instance/v1/ypos[9]
    SLICE_X0Y118         LUT6 (Prop_lut6_I4_O)        0.045     0.928 r  vga_instance/v1/yCount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.928    vga_instance/v1/yCount[1]_i_1_n_0
    SLICE_X0Y118         FDRE                                         r  vga_instance/v1/yCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.898     0.898    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.863     0.865    vga_instance/v1/pixel_clk
    SLICE_X0Y118         FDRE                                         r  vga_instance/v1/yCount_reg[1]/C
                         clock pessimism             -0.257     0.609    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.091     0.700    vga_instance/v1/yCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga_instance/v1/xCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/xCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.534%)  route 0.178ns (48.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590     0.592    vga_instance/v1/pixel_clk
    SLICE_X1Y121         FDRE                                         r  vga_instance/v1/xCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  vga_instance/v1/xCount_reg[6]/Q
                         net (fo=15, routed)          0.178     0.910    vga_instance/v1/xpos[6]
    SLICE_X0Y121         LUT5 (Prop_lut5_I2_O)        0.048     0.958 r  vga_instance/v1/xCount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.958    vga_instance/v1/p_1_in[9]
    SLICE_X0Y121         FDRE                                         r  vga_instance/v1/xCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.898     0.898    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860     0.862    vga_instance/v1/pixel_clk
    SLICE_X0Y121         FDRE                                         r  vga_instance/v1/xCount_reg[9]/C
                         clock pessimism             -0.258     0.605    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.107     0.712    vga_instance/v1/xCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga_instance/v1/xCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/xCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.670%)  route 0.174ns (48.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588     0.590    vga_instance/v1/pixel_clk
    SLICE_X1Y123         FDRE                                         r  vga_instance/v1/xCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  vga_instance/v1/xCount_reg[2]/Q
                         net (fo=9, routed)           0.174     0.905    vga_instance/v1/xpos[2]
    SLICE_X1Y121         LUT6 (Prop_lut6_I3_O)        0.045     0.950 r  vga_instance/v1/xCount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.950    vga_instance/v1/p_1_in[5]
    SLICE_X1Y121         FDRE                                         r  vga_instance/v1/xCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.898     0.898    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860     0.862    vga_instance/v1/pixel_clk
    SLICE_X1Y121         FDRE                                         r  vga_instance/v1/xCount_reg[5]/C
                         clock pessimism             -0.257     0.606    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.092     0.698    vga_instance/v1/xCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga_instance/v1/yCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/yCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.367%)  route 0.176ns (48.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.593     0.595    vga_instance/v1/pixel_clk
    SLICE_X0Y118         FDRE                                         r  vga_instance/v1/yCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  vga_instance/v1/yCount_reg[8]/Q
                         net (fo=21, routed)          0.176     0.912    vga_instance/v1/ypos[8]
    SLICE_X1Y119         LUT6 (Prop_lut6_I1_O)        0.045     0.957 r  vga_instance/v1/yCount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.957    vga_instance/v1/yCount[9]_i_2_n_0
    SLICE_X1Y119         FDRE                                         r  vga_instance/v1/yCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.898     0.898    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.862     0.864    vga_instance/v1/pixel_clk
    SLICE_X1Y119         FDRE                                         r  vga_instance/v1/yCount_reg[9]/C
                         clock pessimism             -0.257     0.608    
    SLICE_X1Y119         FDRE (Hold_fdre_C_D)         0.091     0.699    vga_instance/v1/yCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_instance/v1/xCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/xCount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.134%)  route 0.178ns (48.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590     0.592    vga_instance/v1/pixel_clk
    SLICE_X1Y121         FDRE                                         r  vga_instance/v1/xCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  vga_instance/v1/xCount_reg[6]/Q
                         net (fo=15, routed)          0.178     0.910    vga_instance/v1/xpos[6]
    SLICE_X0Y121         LUT4 (Prop_lut4_I0_O)        0.045     0.955 r  vga_instance/v1/xCount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.955    vga_instance/v1/p_1_in[8]
    SLICE_X0Y121         FDRE                                         r  vga_instance/v1/xCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.898     0.898    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860     0.862    vga_instance/v1/pixel_clk
    SLICE_X0Y121         FDRE                                         r  vga_instance/v1/xCount_reg[8]/C
                         clock pessimism             -0.258     0.605    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.091     0.696    vga_instance/v1/xCount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_instance/v1/yCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/yCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.697%)  route 0.180ns (46.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.593     0.595    vga_instance/v1/pixel_clk
    SLICE_X2Y118         FDRE                                         r  vga_instance/v1/yCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164     0.759 r  vga_instance/v1/yCount_reg[6]/Q
                         net (fo=18, routed)          0.180     0.939    vga_instance/v1/ypos[6]
    SLICE_X1Y119         LUT6 (Prop_lut6_I2_O)        0.045     0.984 r  vga_instance/v1/yCount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.984    vga_instance/v1/yCount[0]_i_1_n_0
    SLICE_X1Y119         FDRE                                         r  vga_instance/v1/yCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.898     0.898    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.862     0.864    vga_instance/v1/pixel_clk
    SLICE_X1Y119         FDRE                                         r  vga_instance/v1/yCount_reg[0]/C
                         clock pessimism             -0.257     0.608    
    SLICE_X1Y119         FDRE (Hold_fdre_C_D)         0.092     0.700    vga_instance/v1/yCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga_instance/v1/xCount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/xCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.189ns (48.480%)  route 0.201ns (51.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590     0.592    vga_instance/v1/pixel_clk
    SLICE_X1Y121         FDRE                                         r  vga_instance/v1/xCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  vga_instance/v1/xCount_reg[5]/Q
                         net (fo=15, routed)          0.201     0.934    vga_instance/v1/xpos[5]
    SLICE_X1Y121         LUT5 (Prop_lut5_I3_O)        0.048     0.982 r  vga_instance/v1/xCount[6]_i_1/O
                         net (fo=1, routed)           0.000     0.982    vga_instance/v1/p_1_in[6]
    SLICE_X1Y121         FDRE                                         r  vga_instance/v1/xCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.898     0.898    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.860     0.862    vga_instance/v1/pixel_clk
    SLICE_X1Y121         FDRE                                         r  vga_instance/v1/xCount_reg[6]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.105     0.697    vga_instance/v1/xCount_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga_instance/v1/yCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_instance/v1/yCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.667%)  route 0.180ns (46.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592     0.594    vga_instance/v1/pixel_clk
    SLICE_X2Y119         FDRE                                         r  vga_instance/v1/yCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.164     0.758 r  vga_instance/v1/yCount_reg[7]/Q
                         net (fo=17, routed)          0.180     0.938    vga_instance/v1/ypos[7]
    SLICE_X3Y119         LUT6 (Prop_lut6_I0_O)        0.045     0.983 r  vga_instance/v1/yCount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.983    vga_instance/v1/yCount[2]_i_1_n_0
    SLICE_X3Y119         FDRE                                         r  vga_instance/v1/yCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.898     0.898    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.862     0.864    vga_instance/v1/pixel_clk
    SLICE_X3Y119         FDRE                                         r  vga_instance/v1/yCount_reg[2]/C
                         clock pessimism             -0.258     0.607    
    SLICE_X3Y119         FDRE (Hold_fdre_C_D)         0.091     0.698    vga_instance/v1/yCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.841 }
Period(ns):         39.683
Sources:            { vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.683      37.527     BUFGCTRL_X0Y1    vga_instance/v1/clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.683      38.434     MMCME2_ADV_X0Y0  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X1Y123     vga_instance/v1/xCount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X1Y123     vga_instance/v1/xCount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X1Y123     vga_instance/v1/xCount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X3Y121     vga_instance/v1/xCount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X2Y121     vga_instance/v1/xCount_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X1Y121     vga_instance/v1/xCount_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X1Y121     vga_instance/v1/xCount_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X2Y121     vga_instance/v1/xCount_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.683      173.677    MMCME2_ADV_X0Y0  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y123     vga_instance/v1/xCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y123     vga_instance/v1/xCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y123     vga_instance/v1/xCount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y123     vga_instance/v1/xCount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y123     vga_instance/v1/xCount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y123     vga_instance/v1/xCount_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X3Y121     vga_instance/v1/xCount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X3Y121     vga_instance/v1/xCount_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y121     vga_instance/v1/xCount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y121     vga_instance/v1/xCount_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y123     vga_instance/v1/xCount_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y123     vga_instance/v1/xCount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y123     vga_instance/v1/xCount_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y123     vga_instance/v1/xCount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y123     vga_instance/v1/xCount_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y123     vga_instance/v1/xCount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X3Y121     vga_instance/v1/xCount_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X3Y121     vga_instance/v1/xCount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y121     vga_instance/v1/xCount_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y121     vga_instance/v1/xCount_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    vga_instance/v1/clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           193 Endpoints
Min Delay           193 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usm1/USN_reg_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            USN_PULSE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.628ns  (logic 4.056ns (53.171%)  route 3.572ns (46.829%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDSE                         0.000     0.000 r  usm1/USN_reg_reg/C
    SLICE_X8Y79          FDSE (Prop_fdse_C_Q)         0.518     0.518 r  usm1/USN_reg_reg/Q
                         net (fo=1, routed)           3.572     4.090    USN_PULSE_OBUF
    D14                  OBUF (Prop_obuf_I_O)         3.538     7.628 r  USN_PULSE_OBUF_inst/O
                         net (fo=0)                   0.000     7.628    USN_PULSE
    D14                                                               r  USN_PULSE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmw1/pwm_pulse_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_period_count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.340ns  (logic 1.643ns (25.913%)  route 4.697ns (74.087%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  pmw1/pwm_pulse_count_reg[5]/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pmw1/pwm_pulse_count_reg[5]/Q
                         net (fo=3, routed)           1.152     1.608    pmw1/pwm_pulse_count_reg[5]
    SLICE_X1Y74          LUT4 (Prop_lut4_I0_O)        0.124     1.732 r  pmw1/PWM_reg1_carry_i_6/O
                         net (fo=1, routed)           0.000     1.732    pmw1/PWM_reg1_carry_i_6_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.130 r  pmw1/PWM_reg1_carry/CO[3]
                         net (fo=1, routed)           0.009     2.139    pmw1/PWM_reg1_carry_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.367 r  pmw1/PWM_reg1_carry__0/CO[2]
                         net (fo=1, routed)           1.007     3.374    pmw1/PWM_reg1_carry__0_n_1
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.313     3.687 r  pmw1/PWM_reg_i_1/O
                         net (fo=31, routed)          1.710     5.397    pmw1/PWM_reg_i_1_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     5.521 r  pmw1/pwm_period_count[0]_i_1/O
                         net (fo=15, routed)          0.819     6.340    pmw1/pwm_period_count[0]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  pmw1/pwm_period_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmw1/pwm_pulse_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_period_count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.340ns  (logic 1.643ns (25.913%)  route 4.697ns (74.087%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  pmw1/pwm_pulse_count_reg[5]/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pmw1/pwm_pulse_count_reg[5]/Q
                         net (fo=3, routed)           1.152     1.608    pmw1/pwm_pulse_count_reg[5]
    SLICE_X1Y74          LUT4 (Prop_lut4_I0_O)        0.124     1.732 r  pmw1/PWM_reg1_carry_i_6/O
                         net (fo=1, routed)           0.000     1.732    pmw1/PWM_reg1_carry_i_6_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.130 r  pmw1/PWM_reg1_carry/CO[3]
                         net (fo=1, routed)           0.009     2.139    pmw1/PWM_reg1_carry_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.367 r  pmw1/PWM_reg1_carry__0/CO[2]
                         net (fo=1, routed)           1.007     3.374    pmw1/PWM_reg1_carry__0_n_1
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.313     3.687 r  pmw1/PWM_reg_i_1/O
                         net (fo=31, routed)          1.710     5.397    pmw1/PWM_reg_i_1_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     5.521 r  pmw1/pwm_period_count[0]_i_1/O
                         net (fo=15, routed)          0.819     6.340    pmw1/pwm_period_count[0]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  pmw1/pwm_period_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmw1/pwm_pulse_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_period_count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.340ns  (logic 1.643ns (25.913%)  route 4.697ns (74.087%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  pmw1/pwm_pulse_count_reg[5]/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pmw1/pwm_pulse_count_reg[5]/Q
                         net (fo=3, routed)           1.152     1.608    pmw1/pwm_pulse_count_reg[5]
    SLICE_X1Y74          LUT4 (Prop_lut4_I0_O)        0.124     1.732 r  pmw1/PWM_reg1_carry_i_6/O
                         net (fo=1, routed)           0.000     1.732    pmw1/PWM_reg1_carry_i_6_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.130 r  pmw1/PWM_reg1_carry/CO[3]
                         net (fo=1, routed)           0.009     2.139    pmw1/PWM_reg1_carry_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.367 r  pmw1/PWM_reg1_carry__0/CO[2]
                         net (fo=1, routed)           1.007     3.374    pmw1/PWM_reg1_carry__0_n_1
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.313     3.687 r  pmw1/PWM_reg_i_1/O
                         net (fo=31, routed)          1.710     5.397    pmw1/PWM_reg_i_1_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     5.521 r  pmw1/pwm_period_count[0]_i_1/O
                         net (fo=15, routed)          0.819     6.340    pmw1/pwm_period_count[0]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  pmw1/pwm_period_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmw1/pwm_pulse_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_period_count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.340ns  (logic 1.643ns (25.913%)  route 4.697ns (74.087%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  pmw1/pwm_pulse_count_reg[5]/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pmw1/pwm_pulse_count_reg[5]/Q
                         net (fo=3, routed)           1.152     1.608    pmw1/pwm_pulse_count_reg[5]
    SLICE_X1Y74          LUT4 (Prop_lut4_I0_O)        0.124     1.732 r  pmw1/PWM_reg1_carry_i_6/O
                         net (fo=1, routed)           0.000     1.732    pmw1/PWM_reg1_carry_i_6_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.130 r  pmw1/PWM_reg1_carry/CO[3]
                         net (fo=1, routed)           0.009     2.139    pmw1/PWM_reg1_carry_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.367 r  pmw1/PWM_reg1_carry__0/CO[2]
                         net (fo=1, routed)           1.007     3.374    pmw1/PWM_reg1_carry__0_n_1
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.313     3.687 r  pmw1/PWM_reg_i_1/O
                         net (fo=31, routed)          1.710     5.397    pmw1/PWM_reg_i_1_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     5.521 r  pmw1/pwm_period_count[0]_i_1/O
                         net (fo=15, routed)          0.819     6.340    pmw1/pwm_period_count[0]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  pmw1/pwm_period_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/usn_period_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/usn_period_count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.308ns  (logic 1.166ns (18.485%)  route 5.142ns (81.515%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE                         0.000     0.000 r  usm1/usn_period_count_reg[0]/C
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  usm1/usn_period_count_reg[0]/Q
                         net (fo=6, routed)           1.458     1.976    usm1/usn_period_count_reg[0]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.124     2.100 f  usm1/usn_pulse_count[3]_i_4/O
                         net (fo=2, routed)           0.529     2.629    usm1/usn_pulse_count[3]_i_4_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I5_O)        0.124     2.753 f  usm1/USN_reg_i_4/O
                         net (fo=1, routed)           0.807     3.560    usm1/USN_reg_i_4_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I3_O)        0.124     3.684 r  usm1/USN_reg_i_3/O
                         net (fo=1, routed)           0.590     4.274    usm1/USN_reg_i_3_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.124     4.398 r  usm1/USN_reg_i_2/O
                         net (fo=2, routed)           0.832     5.230    usm1/USN_reg0
    SLICE_X10Y78         LUT4 (Prop_lut4_I3_O)        0.152     5.382 r  usm1/usn_period_count[0]_i_1/O
                         net (fo=16, routed)          0.926     6.308    usm1/usn_period_count[0]_i_1_n_0
    SLICE_X8Y75          FDRE                                         r  usm1/usn_period_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/usn_period_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/usn_period_count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.308ns  (logic 1.166ns (18.485%)  route 5.142ns (81.515%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE                         0.000     0.000 r  usm1/usn_period_count_reg[0]/C
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  usm1/usn_period_count_reg[0]/Q
                         net (fo=6, routed)           1.458     1.976    usm1/usn_period_count_reg[0]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.124     2.100 f  usm1/usn_pulse_count[3]_i_4/O
                         net (fo=2, routed)           0.529     2.629    usm1/usn_pulse_count[3]_i_4_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I5_O)        0.124     2.753 f  usm1/USN_reg_i_4/O
                         net (fo=1, routed)           0.807     3.560    usm1/USN_reg_i_4_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I3_O)        0.124     3.684 r  usm1/USN_reg_i_3/O
                         net (fo=1, routed)           0.590     4.274    usm1/USN_reg_i_3_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.124     4.398 r  usm1/USN_reg_i_2/O
                         net (fo=2, routed)           0.832     5.230    usm1/USN_reg0
    SLICE_X10Y78         LUT4 (Prop_lut4_I3_O)        0.152     5.382 r  usm1/usn_period_count[0]_i_1/O
                         net (fo=16, routed)          0.926     6.308    usm1/usn_period_count[0]_i_1_n_0
    SLICE_X8Y75          FDRE                                         r  usm1/usn_period_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/usn_period_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/usn_period_count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.308ns  (logic 1.166ns (18.485%)  route 5.142ns (81.515%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE                         0.000     0.000 r  usm1/usn_period_count_reg[0]/C
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  usm1/usn_period_count_reg[0]/Q
                         net (fo=6, routed)           1.458     1.976    usm1/usn_period_count_reg[0]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.124     2.100 f  usm1/usn_pulse_count[3]_i_4/O
                         net (fo=2, routed)           0.529     2.629    usm1/usn_pulse_count[3]_i_4_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I5_O)        0.124     2.753 f  usm1/USN_reg_i_4/O
                         net (fo=1, routed)           0.807     3.560    usm1/USN_reg_i_4_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I3_O)        0.124     3.684 r  usm1/USN_reg_i_3/O
                         net (fo=1, routed)           0.590     4.274    usm1/USN_reg_i_3_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.124     4.398 r  usm1/USN_reg_i_2/O
                         net (fo=2, routed)           0.832     5.230    usm1/USN_reg0
    SLICE_X10Y78         LUT4 (Prop_lut4_I3_O)        0.152     5.382 r  usm1/usn_period_count[0]_i_1/O
                         net (fo=16, routed)          0.926     6.308    usm1/usn_period_count[0]_i_1_n_0
    SLICE_X8Y75          FDRE                                         r  usm1/usn_period_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/usn_period_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/usn_period_count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.308ns  (logic 1.166ns (18.485%)  route 5.142ns (81.515%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE                         0.000     0.000 r  usm1/usn_period_count_reg[0]/C
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  usm1/usn_period_count_reg[0]/Q
                         net (fo=6, routed)           1.458     1.976    usm1/usn_period_count_reg[0]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.124     2.100 f  usm1/usn_pulse_count[3]_i_4/O
                         net (fo=2, routed)           0.529     2.629    usm1/usn_pulse_count[3]_i_4_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I5_O)        0.124     2.753 f  usm1/USN_reg_i_4/O
                         net (fo=1, routed)           0.807     3.560    usm1/USN_reg_i_4_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I3_O)        0.124     3.684 r  usm1/USN_reg_i_3/O
                         net (fo=1, routed)           0.590     4.274    usm1/USN_reg_i_3_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I4_O)        0.124     4.398 r  usm1/USN_reg_i_2/O
                         net (fo=2, routed)           0.832     5.230    usm1/USN_reg0
    SLICE_X10Y78         LUT4 (Prop_lut4_I3_O)        0.152     5.382 r  usm1/usn_period_count[0]_i_1/O
                         net (fo=16, routed)          0.926     6.308    usm1/usn_period_count[0]_i_1_n_0
    SLICE_X8Y75          FDRE                                         r  usm1/usn_period_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmw1/PWM_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.305ns  (logic 4.021ns (63.772%)  route 2.284ns (36.228%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  pmw1/PWM_reg_reg/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pmw1/PWM_reg_reg/Q
                         net (fo=1, routed)           2.284     2.740    PWM_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.565     6.305 r  PWM_OBUF_inst/O
                         net (fo=0)                   0.000     6.305    PWM
    C17                                                               r  PWM (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl1/controlled_pulse_width_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_duty_period_length_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE                         0.000     0.000 r  ctrl1/controlled_pulse_width_reg[6]/C
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctrl1/controlled_pulse_width_reg[6]/Q
                         net (fo=1, routed)           0.112     0.276    pmw1/D[6]
    SLICE_X2Y74          FDRE                                         r  pmw1/pwm_duty_period_length_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl1/controlled_pulse_width_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_duty_period_length_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.128ns (44.215%)  route 0.161ns (55.785%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  ctrl1/controlled_pulse_width_reg[9]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ctrl1/controlled_pulse_width_reg[9]/Q
                         net (fo=1, routed)           0.161     0.289    pmw1/D[9]
    SLICE_X2Y74          FDRE                                         r  pmw1/pwm_duty_period_length_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl1/controlled_pulse_width_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_duty_period_length_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (46.943%)  route 0.159ns (53.057%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  ctrl1/controlled_pulse_width_reg[0]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ctrl1/controlled_pulse_width_reg[0]/Q
                         net (fo=1, routed)           0.159     0.300    pmw1/D[0]
    SLICE_X3Y74          FDRE                                         r  pmw1/pwm_duty_period_length_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl1/controlled_pulse_width_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_duty_period_length_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  ctrl1/controlled_pulse_width_reg[3]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ctrl1/controlled_pulse_width_reg[3]/Q
                         net (fo=1, routed)           0.172     0.313    pmw1/D[3]
    SLICE_X1Y74          FDRE                                         r  pmw1/pwm_duty_period_length_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl1/controlled_pulse_width_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_duty_period_length_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.116%)  route 0.179ns (55.884%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  ctrl1/controlled_pulse_width_reg[8]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ctrl1/controlled_pulse_width_reg[8]/Q
                         net (fo=1, routed)           0.179     0.320    pmw1/D[8]
    SLICE_X1Y74          FDRE                                         r  pmw1/pwm_duty_period_length_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl1/controlled_pulse_width_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_duty_period_length_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.164ns (48.794%)  route 0.172ns (51.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE                         0.000     0.000 r  ctrl1/controlled_pulse_width_reg[5]/C
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctrl1/controlled_pulse_width_reg[5]/Q
                         net (fo=1, routed)           0.172     0.336    pmw1/D[5]
    SLICE_X2Y74          FDRE                                         r  pmw1/pwm_duty_period_length_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl1/controlled_pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmw1/pwm_duty_period_length_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.164ns (48.789%)  route 0.172ns (51.211%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE                         0.000     0.000 r  ctrl1/controlled_pulse_width_reg[7]/C
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctrl1/controlled_pulse_width_reg[7]/Q
                         net (fo=1, routed)           0.172     0.336    pmw1/D[7]
    SLICE_X2Y74          FDRE                                         r  pmw1/pwm_duty_period_length_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/usn_read_started_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/usn_read_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.784%)  route 0.154ns (45.216%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE                         0.000     0.000 r  usm1/usn_read_started_reg/C
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usm1/usn_read_started_reg/Q
                         net (fo=2, routed)           0.154     0.295    usm1/usn_read_started_reg_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I1_O)        0.045     0.340 r  usm1/usn_read_done_i_1/O
                         net (fo=1, routed)           0.000     0.340    usm1/usn_read_done_i_1_n_0
    SLICE_X7Y75          FDRE                                         r  usm1/usn_read_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/usn_read_started_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/usn_read_started_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE                         0.000     0.000 r  usm1/usn_read_started_reg/C
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usm1/usn_read_started_reg/Q
                         net (fo=2, routed)           0.168     0.309    usm1/usn_read_started_reg_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  usm1/usn_read_started_i_1/O
                         net (fo=1, routed)           0.000     0.354    usm1/usn_read_started_i_1_n_0
    SLICE_X7Y77          FDRE                                         r  usm1/usn_read_started_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_state_reg[2]_inv/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE                         0.000     0.000 r  usm1/seg_state_reg[0]/C
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usm1/seg_state_reg[0]/Q
                         net (fo=11, routed)          0.191     0.332    usm1/seg_state_reg_n_0_[0]
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.042     0.374 r  usm1/seg_state[2]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.374    usm1/seg_state[2]_inv_i_1_n_0
    SLICE_X5Y71          FDRE                                         r  usm1/seg_state_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_instance/v1/yCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.768ns  (logic 5.528ns (31.113%)  route 12.240ns (68.887%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.700     1.702    vga_instance/v1/pixel_clk
    SLICE_X2Y118         FDRE                                         r  vga_instance/v1/yCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.518     2.220 f  vga_instance/v1/yCount_reg[6]/Q
                         net (fo=18, routed)          1.454     3.674    vga_instance/v1/ypos[6]
    SLICE_X1Y120         LUT6 (Prop_lut6_I0_O)        0.124     3.798 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=7, routed)           0.851     4.649    vga_instance/v1/VGA_R_OBUF[3]_inst_i_8_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I2_O)        0.124     4.773 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_35/O
                         net (fo=36, routed)          1.396     6.169    vga_instance/v1/VGA_R_OBUF[3]_inst_i_35_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     6.293 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.802     7.095    vga_instance/v1/VGA_R_OBUF[3]_inst_i_78_n_0
    SLICE_X4Y121         LUT2 (Prop_lut2_I1_O)        0.152     7.247 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=2, routed)           0.812     8.058    vga_instance/v1/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.326     8.384 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.000     8.384    vga_instance/v1/VGA_R_OBUF[3]_inst_i_31_n_0
    SLICE_X4Y122         MUXF7 (Prop_muxf7_I0_O)      0.212     8.596 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.000     8.596    vga_instance/v1/VGA_R_OBUF[3]_inst_i_16_n_0
    SLICE_X4Y122         MUXF8 (Prop_muxf8_I1_O)      0.094     8.690 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.828     9.518    vga_instance/v1/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I3_O)        0.316     9.834 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.098    15.932    VGA_B_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    19.470 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.470    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/yCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.624ns  (logic 5.525ns (31.350%)  route 12.099ns (68.650%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.700     1.702    vga_instance/v1/pixel_clk
    SLICE_X2Y118         FDRE                                         r  vga_instance/v1/yCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.518     2.220 f  vga_instance/v1/yCount_reg[6]/Q
                         net (fo=18, routed)          1.454     3.674    vga_instance/v1/ypos[6]
    SLICE_X1Y120         LUT6 (Prop_lut6_I0_O)        0.124     3.798 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=7, routed)           0.851     4.649    vga_instance/v1/VGA_R_OBUF[3]_inst_i_8_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I2_O)        0.124     4.773 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_35/O
                         net (fo=36, routed)          1.396     6.169    vga_instance/v1/VGA_R_OBUF[3]_inst_i_35_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     6.293 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.802     7.095    vga_instance/v1/VGA_R_OBUF[3]_inst_i_78_n_0
    SLICE_X4Y121         LUT2 (Prop_lut2_I1_O)        0.152     7.247 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=2, routed)           0.812     8.058    vga_instance/v1/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.326     8.384 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.000     8.384    vga_instance/v1/VGA_R_OBUF[3]_inst_i_31_n_0
    SLICE_X4Y122         MUXF7 (Prop_muxf7_I0_O)      0.212     8.596 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.000     8.596    vga_instance/v1/VGA_R_OBUF[3]_inst_i_16_n_0
    SLICE_X4Y122         MUXF8 (Prop_muxf8_I1_O)      0.094     8.690 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.828     9.518    vga_instance/v1/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I3_O)        0.316     9.834 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.957    15.791    VGA_B_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    19.326 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.326    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/yCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.485ns  (logic 5.537ns (31.667%)  route 11.948ns (68.333%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.700     1.702    vga_instance/v1/pixel_clk
    SLICE_X2Y118         FDRE                                         r  vga_instance/v1/yCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.518     2.220 f  vga_instance/v1/yCount_reg[6]/Q
                         net (fo=18, routed)          1.454     3.674    vga_instance/v1/ypos[6]
    SLICE_X1Y120         LUT6 (Prop_lut6_I0_O)        0.124     3.798 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=7, routed)           0.851     4.649    vga_instance/v1/VGA_R_OBUF[3]_inst_i_8_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I2_O)        0.124     4.773 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_35/O
                         net (fo=36, routed)          1.396     6.169    vga_instance/v1/VGA_R_OBUF[3]_inst_i_35_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     6.293 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.802     7.095    vga_instance/v1/VGA_R_OBUF[3]_inst_i_78_n_0
    SLICE_X4Y121         LUT2 (Prop_lut2_I1_O)        0.152     7.247 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=2, routed)           0.812     8.058    vga_instance/v1/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.326     8.384 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.000     8.384    vga_instance/v1/VGA_R_OBUF[3]_inst_i_31_n_0
    SLICE_X4Y122         MUXF7 (Prop_muxf7_I0_O)      0.212     8.596 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.000     8.596    vga_instance/v1/VGA_R_OBUF[3]_inst_i_16_n_0
    SLICE_X4Y122         MUXF8 (Prop_muxf8_I1_O)      0.094     8.690 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.828     9.518    vga_instance/v1/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I3_O)        0.316     9.834 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.806    15.640    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    19.187 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.187    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/yCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.334ns  (logic 5.536ns (31.940%)  route 11.797ns (68.060%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.700     1.702    vga_instance/v1/pixel_clk
    SLICE_X2Y118         FDRE                                         r  vga_instance/v1/yCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.518     2.220 f  vga_instance/v1/yCount_reg[6]/Q
                         net (fo=18, routed)          1.454     3.674    vga_instance/v1/ypos[6]
    SLICE_X1Y120         LUT6 (Prop_lut6_I0_O)        0.124     3.798 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=7, routed)           0.851     4.649    vga_instance/v1/VGA_R_OBUF[3]_inst_i_8_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I2_O)        0.124     4.773 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_35/O
                         net (fo=36, routed)          1.396     6.169    vga_instance/v1/VGA_R_OBUF[3]_inst_i_35_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     6.293 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.802     7.095    vga_instance/v1/VGA_R_OBUF[3]_inst_i_78_n_0
    SLICE_X4Y121         LUT2 (Prop_lut2_I1_O)        0.152     7.247 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=2, routed)           0.812     8.058    vga_instance/v1/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.326     8.384 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.000     8.384    vga_instance/v1/VGA_R_OBUF[3]_inst_i_31_n_0
    SLICE_X4Y122         MUXF7 (Prop_muxf7_I0_O)      0.212     8.596 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.000     8.596    vga_instance/v1/VGA_R_OBUF[3]_inst_i_16_n_0
    SLICE_X4Y122         MUXF8 (Prop_muxf8_I1_O)      0.094     8.690 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.828     9.518    vga_instance/v1/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I3_O)        0.316     9.834 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.655    15.489    VGA_B_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    19.036 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.036    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/yCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.183ns  (logic 5.536ns (32.221%)  route 11.646ns (67.779%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.700     1.702    vga_instance/v1/pixel_clk
    SLICE_X2Y118         FDRE                                         r  vga_instance/v1/yCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.518     2.220 f  vga_instance/v1/yCount_reg[6]/Q
                         net (fo=18, routed)          1.454     3.674    vga_instance/v1/ypos[6]
    SLICE_X1Y120         LUT6 (Prop_lut6_I0_O)        0.124     3.798 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=7, routed)           0.851     4.649    vga_instance/v1/VGA_R_OBUF[3]_inst_i_8_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I2_O)        0.124     4.773 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_35/O
                         net (fo=36, routed)          1.396     6.169    vga_instance/v1/VGA_R_OBUF[3]_inst_i_35_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     6.293 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.802     7.095    vga_instance/v1/VGA_R_OBUF[3]_inst_i_78_n_0
    SLICE_X4Y121         LUT2 (Prop_lut2_I1_O)        0.152     7.247 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=2, routed)           0.812     8.058    vga_instance/v1/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.326     8.384 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.000     8.384    vga_instance/v1/VGA_R_OBUF[3]_inst_i_31_n_0
    SLICE_X4Y122         MUXF7 (Prop_muxf7_I0_O)      0.212     8.596 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.000     8.596    vga_instance/v1/VGA_R_OBUF[3]_inst_i_16_n_0
    SLICE_X4Y122         MUXF8 (Prop_muxf8_I1_O)      0.094     8.690 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.828     9.518    vga_instance/v1/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I3_O)        0.316     9.834 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.504    15.338    VGA_B_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    18.885 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.885    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/yCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.030ns  (logic 5.535ns (32.499%)  route 11.495ns (67.501%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.700     1.702    vga_instance/v1/pixel_clk
    SLICE_X2Y118         FDRE                                         r  vga_instance/v1/yCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.518     2.220 f  vga_instance/v1/yCount_reg[6]/Q
                         net (fo=18, routed)          1.454     3.674    vga_instance/v1/ypos[6]
    SLICE_X1Y120         LUT6 (Prop_lut6_I0_O)        0.124     3.798 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=7, routed)           0.851     4.649    vga_instance/v1/VGA_R_OBUF[3]_inst_i_8_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I2_O)        0.124     4.773 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_35/O
                         net (fo=36, routed)          1.396     6.169    vga_instance/v1/VGA_R_OBUF[3]_inst_i_35_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     6.293 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.802     7.095    vga_instance/v1/VGA_R_OBUF[3]_inst_i_78_n_0
    SLICE_X4Y121         LUT2 (Prop_lut2_I1_O)        0.152     7.247 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=2, routed)           0.812     8.058    vga_instance/v1/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.326     8.384 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.000     8.384    vga_instance/v1/VGA_R_OBUF[3]_inst_i_31_n_0
    SLICE_X4Y122         MUXF7 (Prop_muxf7_I0_O)      0.212     8.596 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.000     8.596    vga_instance/v1/VGA_R_OBUF[3]_inst_i_16_n_0
    SLICE_X4Y122         MUXF8 (Prop_muxf8_I1_O)      0.094     8.690 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.828     9.518    vga_instance/v1/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I3_O)        0.316     9.834 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.353    15.187    VGA_B_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    18.732 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.732    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/yCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.886ns  (logic 5.542ns (32.817%)  route 11.345ns (67.183%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.700     1.702    vga_instance/v1/pixel_clk
    SLICE_X2Y118         FDRE                                         r  vga_instance/v1/yCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.518     2.220 f  vga_instance/v1/yCount_reg[6]/Q
                         net (fo=18, routed)          1.454     3.674    vga_instance/v1/ypos[6]
    SLICE_X1Y120         LUT6 (Prop_lut6_I0_O)        0.124     3.798 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=7, routed)           0.851     4.649    vga_instance/v1/VGA_R_OBUF[3]_inst_i_8_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I2_O)        0.124     4.773 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_35/O
                         net (fo=36, routed)          1.396     6.169    vga_instance/v1/VGA_R_OBUF[3]_inst_i_35_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     6.293 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.802     7.095    vga_instance/v1/VGA_R_OBUF[3]_inst_i_78_n_0
    SLICE_X4Y121         LUT2 (Prop_lut2_I1_O)        0.152     7.247 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=2, routed)           0.812     8.058    vga_instance/v1/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.326     8.384 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.000     8.384    vga_instance/v1/VGA_R_OBUF[3]_inst_i_31_n_0
    SLICE_X4Y122         MUXF7 (Prop_muxf7_I0_O)      0.212     8.596 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.000     8.596    vga_instance/v1/VGA_R_OBUF[3]_inst_i_16_n_0
    SLICE_X4Y122         MUXF8 (Prop_muxf8_I1_O)      0.094     8.690 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.828     9.518    vga_instance/v1/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I3_O)        0.316     9.834 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.202    15.037    VGA_B_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    18.588 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.588    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/yCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.735ns  (logic 5.541ns (33.112%)  route 11.194ns (66.888%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.700     1.702    vga_instance/v1/pixel_clk
    SLICE_X2Y118         FDRE                                         r  vga_instance/v1/yCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.518     2.220 f  vga_instance/v1/yCount_reg[6]/Q
                         net (fo=18, routed)          1.454     3.674    vga_instance/v1/ypos[6]
    SLICE_X1Y120         LUT6 (Prop_lut6_I0_O)        0.124     3.798 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=7, routed)           0.851     4.649    vga_instance/v1/VGA_R_OBUF[3]_inst_i_8_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I2_O)        0.124     4.773 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_35/O
                         net (fo=36, routed)          1.396     6.169    vga_instance/v1/VGA_R_OBUF[3]_inst_i_35_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     6.293 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.802     7.095    vga_instance/v1/VGA_R_OBUF[3]_inst_i_78_n_0
    SLICE_X4Y121         LUT2 (Prop_lut2_I1_O)        0.152     7.247 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=2, routed)           0.812     8.058    vga_instance/v1/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.326     8.384 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.000     8.384    vga_instance/v1/VGA_R_OBUF[3]_inst_i_31_n_0
    SLICE_X4Y122         MUXF7 (Prop_muxf7_I0_O)      0.212     8.596 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.000     8.596    vga_instance/v1/VGA_R_OBUF[3]_inst_i_16_n_0
    SLICE_X4Y122         MUXF8 (Prop_muxf8_I1_O)      0.094     8.690 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.828     9.518    vga_instance/v1/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I3_O)        0.316     9.834 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.051    14.886    VGA_B_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    18.437 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.437    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/yCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.414ns  (logic 5.513ns (33.591%)  route 10.900ns (66.409%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.700     1.702    vga_instance/v1/pixel_clk
    SLICE_X2Y118         FDRE                                         r  vga_instance/v1/yCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.518     2.220 f  vga_instance/v1/yCount_reg[6]/Q
                         net (fo=18, routed)          1.454     3.674    vga_instance/v1/ypos[6]
    SLICE_X1Y120         LUT6 (Prop_lut6_I0_O)        0.124     3.798 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=7, routed)           0.851     4.649    vga_instance/v1/VGA_R_OBUF[3]_inst_i_8_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I2_O)        0.124     4.773 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_35/O
                         net (fo=36, routed)          1.396     6.169    vga_instance/v1/VGA_R_OBUF[3]_inst_i_35_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     6.293 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.802     7.095    vga_instance/v1/VGA_R_OBUF[3]_inst_i_78_n_0
    SLICE_X4Y121         LUT2 (Prop_lut2_I1_O)        0.152     7.247 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=2, routed)           0.812     8.058    vga_instance/v1/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.326     8.384 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.000     8.384    vga_instance/v1/VGA_R_OBUF[3]_inst_i_31_n_0
    SLICE_X4Y122         MUXF7 (Prop_muxf7_I0_O)      0.212     8.596 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.000     8.596    vga_instance/v1/VGA_R_OBUF[3]_inst_i_16_n_0
    SLICE_X4Y122         MUXF8 (Prop_muxf8_I1_O)      0.094     8.690 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.828     9.518    vga_instance/v1/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I3_O)        0.316     9.834 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.758    14.592    VGA_B_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    18.116 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.116    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/yCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.287ns  (logic 5.538ns (34.004%)  route 10.749ns (65.996%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.809     1.809    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.700     1.702    vga_instance/v1/pixel_clk
    SLICE_X2Y118         FDRE                                         r  vga_instance/v1/yCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.518     2.220 f  vga_instance/v1/yCount_reg[6]/Q
                         net (fo=18, routed)          1.454     3.674    vga_instance/v1/ypos[6]
    SLICE_X1Y120         LUT6 (Prop_lut6_I0_O)        0.124     3.798 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_8/O
                         net (fo=7, routed)           0.851     4.649    vga_instance/v1/VGA_R_OBUF[3]_inst_i_8_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I2_O)        0.124     4.773 f  vga_instance/v1/VGA_R_OBUF[3]_inst_i_35/O
                         net (fo=36, routed)          1.396     6.169    vga_instance/v1/VGA_R_OBUF[3]_inst_i_35_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.124     6.293 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_78/O
                         net (fo=1, routed)           0.802     7.095    vga_instance/v1/VGA_R_OBUF[3]_inst_i_78_n_0
    SLICE_X4Y121         LUT2 (Prop_lut2_I1_O)        0.152     7.247 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=2, routed)           0.812     8.058    vga_instance/v1/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.326     8.384 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.000     8.384    vga_instance/v1/VGA_R_OBUF[3]_inst_i_31_n_0
    SLICE_X4Y122         MUXF7 (Prop_muxf7_I0_O)      0.212     8.596 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.000     8.596    vga_instance/v1/VGA_R_OBUF[3]_inst_i_16_n_0
    SLICE_X4Y122         MUXF8 (Prop_muxf8_I1_O)      0.094     8.690 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.828     9.518    vga_instance/v1/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I3_O)        0.316     9.834 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.607    14.441    VGA_B_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    17.989 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.989    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_instance/v1/xCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.492ns (66.601%)  route 0.748ns (33.399%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590     0.592    vga_instance/v1/pixel_clk
    SLICE_X0Y121         FDRE                                         r  vga_instance/v1/xCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128     0.720 r  vga_instance/v1/xCount_reg[9]/Q
                         net (fo=6, routed)           0.123     0.843    vga_instance/v1/xpos[9]
    SLICE_X0Y121         LUT6 (Prop_lut6_I0_O)        0.099     0.942 r  vga_instance/v1/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.625     1.567    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     2.832 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     2.832    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/yCount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.452ns (62.021%)  route 0.889ns (37.979%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.591     0.593    vga_instance/v1/pixel_clk
    SLICE_X1Y120         FDRE                                         r  vga_instance/v1/yCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  vga_instance/v1/yCount_reg[5]/Q
                         net (fo=12, routed)          0.209     0.943    vga_instance/v1/ypos[5]
    SLICE_X2Y120         LUT6 (Prop_lut6_I0_O)        0.045     0.988 r  vga_instance/v1/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.680     1.668    VGA_VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     2.934 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     2.934    VGA_VS
    B12                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.466ns  (logic 1.525ns (44.007%)  route 1.941ns (55.993%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588     0.590    vga_instance/v1/pixel_clk
    SLICE_X1Y123         FDRE                                         r  vga_instance/v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.128     0.718 r  vga_instance/v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.184     0.901    vga_instance/v1/xpos[1]
    SLICE_X2Y123         LUT6 (Prop_lut6_I3_O)        0.098     0.999 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.054     1.053    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I1_O)        0.045     1.098 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.703     2.802    VGA_B_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     4.056 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.056    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.477ns  (logic 1.523ns (43.802%)  route 1.954ns (56.198%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588     0.590    vga_instance/v1/pixel_clk
    SLICE_X1Y123         FDRE                                         r  vga_instance/v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.128     0.718 r  vga_instance/v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.184     0.901    vga_instance/v1/xpos[1]
    SLICE_X2Y123         LUT6 (Prop_lut6_I3_O)        0.098     0.999 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.054     1.053    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I1_O)        0.045     1.098 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.717     2.815    VGA_B_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         1.252     4.067 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.067    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.539ns  (logic 1.520ns (42.948%)  route 2.019ns (57.052%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588     0.590    vga_instance/v1/pixel_clk
    SLICE_X1Y123         FDRE                                         r  vga_instance/v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.128     0.718 r  vga_instance/v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.184     0.901    vga_instance/v1/xpos[1]
    SLICE_X2Y123         LUT6 (Prop_lut6_I3_O)        0.098     0.999 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.054     1.053    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I1_O)        0.045     1.098 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.782     2.880    VGA_B_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         1.249     4.129 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.129    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.584ns  (logic 1.495ns (41.725%)  route 2.089ns (58.275%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588     0.590    vga_instance/v1/pixel_clk
    SLICE_X1Y123         FDRE                                         r  vga_instance/v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.128     0.718 r  vga_instance/v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.184     0.901    vga_instance/v1/xpos[1]
    SLICE_X2Y123         LUT6 (Prop_lut6_I3_O)        0.098     0.999 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.054     1.053    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I1_O)        0.045     1.098 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.851     2.949    VGA_B_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         1.224     4.174 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.174    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.741ns  (logic 1.523ns (40.711%)  route 2.218ns (59.289%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588     0.590    vga_instance/v1/pixel_clk
    SLICE_X1Y123         FDRE                                         r  vga_instance/v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.128     0.718 r  vga_instance/v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.184     0.901    vga_instance/v1/xpos[1]
    SLICE_X2Y123         LUT6 (Prop_lut6_I3_O)        0.098     0.999 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.054     1.053    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I1_O)        0.045     1.098 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.980     3.079    VGA_B_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         1.252     4.331 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.331    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.806ns  (logic 1.523ns (40.021%)  route 2.283ns (59.979%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588     0.590    vga_instance/v1/pixel_clk
    SLICE_X1Y123         FDRE                                         r  vga_instance/v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.128     0.718 r  vga_instance/v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.184     0.901    vga_instance/v1/xpos[1]
    SLICE_X2Y123         LUT6 (Prop_lut6_I3_O)        0.098     0.999 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.054     1.053    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I1_O)        0.045     1.098 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.045     3.144    VGA_B_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.252     4.396 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.396    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.864ns  (logic 1.516ns (39.242%)  route 2.348ns (60.758%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588     0.590    vga_instance/v1/pixel_clk
    SLICE_X1Y123         FDRE                                         r  vga_instance/v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.128     0.718 r  vga_instance/v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.184     0.901    vga_instance/v1/xpos[1]
    SLICE_X2Y123         LUT6 (Prop_lut6_I3_O)        0.098     0.999 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.054     1.053    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I1_O)        0.045     1.098 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.110     3.208    VGA_B_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         1.245     4.454 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.454    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_instance/v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.931ns  (logic 1.518ns (38.622%)  route 2.413ns (61.378%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588     0.590    vga_instance/v1/pixel_clk
    SLICE_X1Y123         FDRE                                         r  vga_instance/v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.128     0.718 r  vga_instance/v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.184     0.901    vga_instance/v1/xpos[1]
    SLICE_X2Y123         LUT6 (Prop_lut6_I3_O)        0.098     0.999 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.054     1.053    vga_instance/v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I1_O)        0.045     1.098 r  vga_instance/v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.175     3.273    VGA_B_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         1.247     4.521 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.521    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.809    26.809    vga_instance/v1/clk_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922    22.888 f  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018    24.906    vga_instance/v1/clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    25.002 f  vga_instance/v1/clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    26.809    vga_instance/v1/clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.624     0.624    vga_instance/v1/clk_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    vga_instance/v1/clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_instance/v1/clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    vga_instance/v1/clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  vga_instance/v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.434ns  (logic 1.918ns (22.742%)  route 6.516ns (77.258%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.704     5.307    usm1/CLK
    SLICE_X7Y74          FDRE                                         r  usm1/seg_hold_val_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.419     5.726 f  usm1/seg_hold_val_reg[9]/Q
                         net (fo=29, routed)          1.799     7.525    usm1/Distance[9]
    SLICE_X0Y70          LUT2 (Prop_lut2_I1_O)        0.290     7.815 f  usm1/controlled_pulse_width[5]_i_10/O
                         net (fo=3, routed)           0.577     8.392    usm1/controlled_pulse_width[5]_i_10_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I4_O)        0.326     8.718 f  usm1/controlled_pulse_width[3]_i_14/O
                         net (fo=3, routed)           1.055     9.773    usm1/controlled_pulse_width[3]_i_14_n_0
    SLICE_X3Y71          LUT4 (Prop_lut4_I0_O)        0.124     9.897 f  usm1/controlled_pulse_width[1]_i_2/O
                         net (fo=4, routed)           0.651    10.548    usm1/controlled_pulse_width[1]_i_2_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I0_O)        0.124    10.672 f  usm1/controlled_pulse_width[3]_i_4/O
                         net (fo=2, routed)           0.788    11.460    usm1/controlled_pulse_width[3]_i_4_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124    11.584 f  usm1/controlled_pulse_width[5]_i_5/O
                         net (fo=2, routed)           0.832    12.416    usm1/controlled_pulse_width[5]_i_5_n_0
    SLICE_X2Y71          LUT2 (Prop_lut2_I0_O)        0.156    12.572 f  usm1/controlled_pulse_width[7]_i_7/O
                         net (fo=2, routed)           0.813    13.386    usm1/controlled_pulse_width[7]_i_7_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I5_O)        0.355    13.741 r  usm1/controlled_pulse_width[6]_i_1/O
                         net (fo=1, routed)           0.000    13.741    ctrl1/controlled_pulse_width_reg[6]_0
    SLICE_X2Y73          FDRE                                         r  ctrl1/controlled_pulse_width_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.111ns  (logic 1.918ns (23.646%)  route 6.193ns (76.354%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.704     5.307    usm1/CLK
    SLICE_X7Y74          FDRE                                         r  usm1/seg_hold_val_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.419     5.726 r  usm1/seg_hold_val_reg[9]/Q
                         net (fo=29, routed)          1.799     7.525    usm1/Distance[9]
    SLICE_X0Y70          LUT2 (Prop_lut2_I1_O)        0.290     7.815 r  usm1/controlled_pulse_width[5]_i_10/O
                         net (fo=3, routed)           0.577     8.392    usm1/controlled_pulse_width[5]_i_10_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I4_O)        0.326     8.718 r  usm1/controlled_pulse_width[3]_i_14/O
                         net (fo=3, routed)           1.055     9.773    usm1/controlled_pulse_width[3]_i_14_n_0
    SLICE_X3Y71          LUT4 (Prop_lut4_I0_O)        0.124     9.897 r  usm1/controlled_pulse_width[1]_i_2/O
                         net (fo=4, routed)           0.651    10.548    usm1/controlled_pulse_width[1]_i_2_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I0_O)        0.124    10.672 r  usm1/controlled_pulse_width[3]_i_4/O
                         net (fo=2, routed)           0.788    11.460    usm1/controlled_pulse_width[3]_i_4_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124    11.584 r  usm1/controlled_pulse_width[5]_i_5/O
                         net (fo=2, routed)           0.832    12.416    usm1/controlled_pulse_width[5]_i_5_n_0
    SLICE_X2Y71          LUT2 (Prop_lut2_I0_O)        0.156    12.572 r  usm1/controlled_pulse_width[7]_i_7/O
                         net (fo=2, routed)           0.491    13.063    usm1/controlled_pulse_width[7]_i_7_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I5_O)        0.355    13.418 r  usm1/controlled_pulse_width[7]_i_1/O
                         net (fo=1, routed)           0.000    13.418    ctrl1/controlled_pulse_width_reg[7]_0
    SLICE_X2Y71          FDRE                                         r  ctrl1/controlled_pulse_width_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/AN_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.400ns  (logic 4.146ns (56.025%)  route 3.254ns (43.975%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.711     5.314    usm1/CLK
    SLICE_X5Y70          FDRE                                         r  usm1/AN_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  usm1/AN_reg_reg[3]/Q
                         net (fo=1, routed)           3.254     8.987    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.727    12.714 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.714    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/SEG_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.302ns  (logic 4.006ns (54.866%)  route 3.296ns (45.134%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.706     5.309    usm1/CLK
    SLICE_X4Y73          FDRE                                         r  usm1/SEG_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  usm1/SEG_reg_reg[3]/Q
                         net (fo=1, routed)           3.296     9.060    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    12.611 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.611    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.064ns  (logic 1.531ns (21.674%)  route 5.533ns (78.326%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.704     5.307    usm1/CLK
    SLICE_X7Y74          FDRE                                         r  usm1/seg_hold_val_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.419     5.726 r  usm1/seg_hold_val_reg[9]/Q
                         net (fo=29, routed)          1.799     7.525    usm1/Distance[9]
    SLICE_X0Y70          LUT2 (Prop_lut2_I1_O)        0.290     7.815 r  usm1/controlled_pulse_width[5]_i_10/O
                         net (fo=3, routed)           0.577     8.392    usm1/controlled_pulse_width[5]_i_10_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I4_O)        0.326     8.718 r  usm1/controlled_pulse_width[3]_i_14/O
                         net (fo=3, routed)           1.055     9.773    usm1/controlled_pulse_width[3]_i_14_n_0
    SLICE_X3Y71          LUT4 (Prop_lut4_I0_O)        0.124     9.897 r  usm1/controlled_pulse_width[1]_i_2/O
                         net (fo=4, routed)           0.651    10.548    usm1/controlled_pulse_width[1]_i_2_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I0_O)        0.124    10.672 r  usm1/controlled_pulse_width[3]_i_4/O
                         net (fo=2, routed)           0.788    11.460    usm1/controlled_pulse_width[3]_i_4_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124    11.584 r  usm1/controlled_pulse_width[5]_i_5/O
                         net (fo=2, routed)           0.662    12.246    usm1/controlled_pulse_width[5]_i_5_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.124    12.370 r  usm1/controlled_pulse_width[5]_i_1/O
                         net (fo=1, routed)           0.000    12.370    ctrl1/controlled_pulse_width_reg[5]_0
    SLICE_X2Y71          FDRE                                         r  ctrl1/controlled_pulse_width_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/AN_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.025ns  (logic 4.130ns (58.787%)  route 2.895ns (41.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.707     5.310    usm1/CLK
    SLICE_X5Y72          FDRE                                         r  usm1/AN_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.419     5.729 r  usm1/AN_reg_reg[1]/Q
                         net (fo=1, routed)           2.895     8.624    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.711    12.334 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.334    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/SEG_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.822ns  (logic 4.084ns (59.863%)  route 2.738ns (40.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.706     5.309    usm1/CLK
    SLICE_X4Y73          FDRE                                         r  usm1/SEG_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.419     5.728 r  usm1/SEG_reg_reg[2]/Q
                         net (fo=1, routed)           2.738     8.466    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.665    12.131 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.131    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/SEG_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.509ns  (logic 4.011ns (61.629%)  route 2.498ns (38.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.706     5.309    usm1/CLK
    SLICE_X4Y73          FDRE                                         r  usm1/SEG_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  usm1/SEG_reg_reg[1]/Q
                         net (fo=1, routed)           2.498     8.262    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    11.818 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.818    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/SEG_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.482ns  (logic 4.131ns (63.738%)  route 2.350ns (36.262%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.706     5.309    usm1/CLK
    SLICE_X4Y73          FDRE                                         r  usm1/SEG_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.419     5.728 r  usm1/SEG_reg_reg[6]/Q
                         net (fo=1, routed)           2.350     8.078    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.712    11.790 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.790    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/AN_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.476ns  (logic 3.992ns (61.636%)  route 2.484ns (38.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.707     5.310    usm1/CLK
    SLICE_X5Y72          FDRE                                         r  usm1/AN_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  usm1/AN_reg_reg[0]/Q
                         net (fo=1, routed)           2.484     8.250    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    11.786 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.786    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.186ns (45.259%)  route 0.225ns (54.741%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.590     1.509    usm1/CLK
    SLICE_X7Y74          FDRE                                         r  usm1/seg_hold_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  usm1/seg_hold_val_reg[14]/Q
                         net (fo=10, routed)          0.225     1.875    usm1/Distance[14]
    SLICE_X2Y73          LUT6 (Prop_lut6_I2_O)        0.045     1.920 r  usm1/controlled_pulse_width[6]_i_1/O
                         net (fo=1, routed)           0.000     1.920    ctrl1/controlled_pulse_width_reg[6]_0
    SLICE_X2Y73          FDRE                                         r  ctrl1/controlled_pulse_width_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.186ns (32.949%)  route 0.379ns (67.051%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.590     1.509    usm1/CLK
    SLICE_X7Y74          FDRE                                         r  usm1/seg_hold_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  usm1/seg_hold_val_reg[15]/Q
                         net (fo=11, routed)          0.379     2.029    usm1/Distance[15]
    SLICE_X1Y73          LUT5 (Prop_lut5_I0_O)        0.045     2.074 r  usm1/controlled_pulse_width[8]_i_1/O
                         net (fo=1, routed)           0.000     2.074    ctrl1/controlled_pulse_width_reg[8]_0
    SLICE_X1Y73          FDRE                                         r  ctrl1/controlled_pulse_width_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.189ns (33.303%)  route 0.379ns (66.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.590     1.509    usm1/CLK
    SLICE_X7Y74          FDRE                                         r  usm1/seg_hold_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 f  usm1/seg_hold_val_reg[15]/Q
                         net (fo=11, routed)          0.379     2.029    usm1/Distance[15]
    SLICE_X1Y73          LUT5 (Prop_lut5_I0_O)        0.048     2.077 r  usm1/controlled_pulse_width[9]_i_1/O
                         net (fo=1, routed)           0.000     2.077    ctrl1/controlled_pulse_width_reg[9]_0
    SLICE_X1Y73          FDRE                                         r  ctrl1/controlled_pulse_width_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.627ns  (logic 0.231ns (36.851%)  route 0.396ns (63.149%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.590     1.509    usm1/CLK
    SLICE_X7Y74          FDRE                                         r  usm1/seg_hold_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 f  usm1/seg_hold_val_reg[14]/Q
                         net (fo=10, routed)          0.133     1.783    usm1/Distance[14]
    SLICE_X5Y73          LUT6 (Prop_lut6_I2_O)        0.045     1.828 f  usm1/controlled_pulse_width[5]_i_3/O
                         net (fo=3, routed)           0.263     2.091    usm1/controlled_pulse_width[5]_i_3_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I1_O)        0.045     2.136 r  usm1/controlled_pulse_width[5]_i_1/O
                         net (fo=1, routed)           0.000     2.136    ctrl1/controlled_pulse_width_reg[5]_0
    SLICE_X2Y71          FDRE                                         r  ctrl1/controlled_pulse_width_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.630ns  (logic 0.231ns (36.684%)  route 0.399ns (63.316%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.590     1.509    usm1/CLK
    SLICE_X7Y74          FDRE                                         r  usm1/seg_hold_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  usm1/seg_hold_val_reg[14]/Q
                         net (fo=10, routed)          0.220     1.870    usm1/Distance[14]
    SLICE_X3Y73          LUT6 (Prop_lut6_I3_O)        0.045     1.915 f  usm1/controlled_pulse_width[4]_i_4/O
                         net (fo=2, routed)           0.179     2.094    usm1/controlled_pulse_width[4]_i_4_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I4_O)        0.045     2.139 r  usm1/controlled_pulse_width[4]_i_1/O
                         net (fo=1, routed)           0.000     2.139    ctrl1/controlled_pulse_width_reg[4]_0
    SLICE_X2Y70          FDRE                                         r  ctrl1/controlled_pulse_width_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.231ns (34.226%)  route 0.444ns (65.774%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.590     1.509    usm1/CLK
    SLICE_X7Y74          FDRE                                         r  usm1/seg_hold_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 f  usm1/seg_hold_val_reg[14]/Q
                         net (fo=10, routed)          0.133     1.783    usm1/Distance[14]
    SLICE_X5Y73          LUT6 (Prop_lut6_I2_O)        0.045     1.828 f  usm1/controlled_pulse_width[5]_i_3/O
                         net (fo=3, routed)           0.311     2.139    usm1/controlled_pulse_width[5]_i_3_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I1_O)        0.045     2.184 r  usm1/controlled_pulse_width[0]_i_1/O
                         net (fo=1, routed)           0.000     2.184    ctrl1/controlled_pulse_width_reg[0]_0
    SLICE_X1Y71          FDRE                                         r  ctrl1/controlled_pulse_width_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.682ns  (logic 0.231ns (33.891%)  route 0.451ns (66.109%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.590     1.509    usm1/CLK
    SLICE_X7Y74          FDRE                                         r  usm1/seg_hold_val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  usm1/seg_hold_val_reg[10]/Q
                         net (fo=27, routed)          0.345     1.995    usm1/Distance[10]
    SLICE_X2Y70          LUT4 (Prop_lut4_I2_O)        0.045     2.040 r  usm1/controlled_pulse_width[3]_i_5/O
                         net (fo=2, routed)           0.106     2.146    usm1/controlled_pulse_width[3]_i_5_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.045     2.191 r  usm1/controlled_pulse_width[2]_i_1/O
                         net (fo=1, routed)           0.000     2.191    ctrl1/controlled_pulse_width_reg[2]_0
    SLICE_X1Y70          FDRE                                         r  ctrl1/controlled_pulse_width_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.733ns  (logic 0.231ns (31.530%)  route 0.502ns (68.470%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.590     1.509    usm1/CLK
    SLICE_X7Y74          FDRE                                         r  usm1/seg_hold_val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 f  usm1/seg_hold_val_reg[10]/Q
                         net (fo=27, routed)          0.345     1.995    usm1/Distance[10]
    SLICE_X2Y70          LUT4 (Prop_lut4_I2_O)        0.045     2.040 f  usm1/controlled_pulse_width[3]_i_5/O
                         net (fo=2, routed)           0.157     2.197    usm1/controlled_pulse_width[3]_i_5_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I4_O)        0.045     2.242 r  usm1/controlled_pulse_width[3]_i_1/O
                         net (fo=1, routed)           0.000     2.242    ctrl1/controlled_pulse_width_reg[3]_0
    SLICE_X1Y71          FDRE                                         r  ctrl1/controlled_pulse_width_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.804ns  (logic 0.231ns (28.740%)  route 0.573ns (71.260%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.590     1.509    usm1/CLK
    SLICE_X7Y74          FDRE                                         r  usm1/seg_hold_val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 f  usm1/seg_hold_val_reg[10]/Q
                         net (fo=27, routed)          0.343     1.993    usm1/Distance[10]
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.045     2.038 r  usm1/controlled_pulse_width[7]_i_4/O
                         net (fo=2, routed)           0.230     2.268    usm1/controlled_pulse_width[7]_i_4_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I2_O)        0.045     2.313 r  usm1/controlled_pulse_width[7]_i_1/O
                         net (fo=1, routed)           0.000     2.313    ctrl1/controlled_pulse_width_reg[7]_0
    SLICE_X2Y71          FDRE                                         r  ctrl1/controlled_pulse_width_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usm1/seg_hold_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl1/controlled_pulse_width_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.823ns  (logic 0.316ns (38.375%)  route 0.507ns (61.625%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.591     1.510    usm1/CLK
    SLICE_X7Y73          FDRE                                         r  usm1/seg_hold_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.128     1.638 f  usm1/seg_hold_val_reg[7]/Q
                         net (fo=26, routed)          0.330     1.968    usm1/Distance[7]
    SLICE_X3Y71          LUT5 (Prop_lut5_I2_O)        0.098     2.066 f  usm1/controlled_pulse_width[1]_i_8/O
                         net (fo=1, routed)           0.082     2.149    usm1/controlled_pulse_width[1]_i_8_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.045     2.194 f  usm1/controlled_pulse_width[1]_i_4/O
                         net (fo=1, routed)           0.095     2.289    usm1/controlled_pulse_width[1]_i_4_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.045     2.334 r  usm1/controlled_pulse_width[1]_i_1/O
                         net (fo=1, routed)           0.000     2.334    ctrl1/controlled_pulse_width_reg[1]_0
    SLICE_X1Y71          FDRE                                         r  ctrl1/controlled_pulse_width_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usm1/seg_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_val_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.632ns  (logic 0.580ns (35.543%)  route 1.052ns (64.457%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE                         0.000     0.000 r  usm1/seg_state_reg[1]/C
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  usm1/seg_state_reg[1]/Q
                         net (fo=11, routed)          1.052     1.508    usm1/seg_state_reg_n_0_[1]
    SLICE_X5Y72          LUT6 (Prop_lut6_I2_O)        0.124     1.632 r  usm1/seg_val[2]_i_1/O
                         net (fo=1, routed)           0.000     1.632    usm1/seg_val[2]_i_1_n_0
    SLICE_X5Y72          FDRE                                         r  usm1/seg_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.589     5.012    usm1/CLK
    SLICE_X5Y72          FDRE                                         r  usm1/seg_val_reg[2]/C

Slack:                    inf
  Source:                 usm1/seg_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/AN_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.467ns  (logic 0.608ns (41.458%)  route 0.859ns (58.542%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE                         0.000     0.000 r  usm1/seg_state_reg[1]/C
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  usm1/seg_state_reg[1]/Q
                         net (fo=11, routed)          0.859     1.315    usm1/seg_state_reg_n_0_[1]
    SLICE_X5Y70          LUT2 (Prop_lut2_I1_O)        0.152     1.467 r  usm1/AN_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.467    usm1/AN_reg[3]_i_1_n_0
    SLICE_X5Y70          FDRE                                         r  usm1/AN_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.592     5.015    usm1/CLK
    SLICE_X5Y70          FDRE                                         r  usm1/AN_reg_reg[3]/C

Slack:                    inf
  Source:                 usm1/seg_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_val_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.455ns  (logic 0.580ns (39.873%)  route 0.875ns (60.127%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE                         0.000     0.000 r  usm1/seg_state_reg[0]/C
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  usm1/seg_state_reg[0]/Q
                         net (fo=11, routed)          0.875     1.331    usm1/seg_state_reg_n_0_[0]
    SLICE_X5Y72          LUT6 (Prop_lut6_I3_O)        0.124     1.455 r  usm1/seg_val[3]_i_1/O
                         net (fo=1, routed)           0.000     1.455    usm1/seg_val[3]_i_1_n_0
    SLICE_X5Y72          FDRE                                         r  usm1/seg_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.589     5.012    usm1/CLK
    SLICE_X5Y72          FDRE                                         r  usm1/seg_val_reg[3]/C

Slack:                    inf
  Source:                 usm1/seg_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/AN_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.439ns  (logic 0.580ns (40.318%)  route 0.859ns (59.682%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE                         0.000     0.000 r  usm1/seg_state_reg[1]/C
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  usm1/seg_state_reg[1]/Q
                         net (fo=11, routed)          0.859     1.315    usm1/seg_state_reg_n_0_[1]
    SLICE_X5Y70          LUT2 (Prop_lut2_I0_O)        0.124     1.439 r  usm1/AN_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.439    usm1/AN_reg[2]_i_1_n_0
    SLICE_X5Y70          FDRE                                         r  usm1/AN_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.592     5.015    usm1/CLK
    SLICE_X5Y70          FDRE                                         r  usm1/AN_reg_reg[2]/C

Slack:                    inf
  Source:                 usm1/seg_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/AN_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.435ns  (logic 0.606ns (42.235%)  route 0.829ns (57.765%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE                         0.000     0.000 r  usm1/seg_state_reg[1]/C
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  usm1/seg_state_reg[1]/Q
                         net (fo=11, routed)          0.829     1.285    usm1/seg_state_reg_n_0_[1]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.150     1.435 r  usm1/AN_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.435    usm1/AN_reg[1]_i_1_n_0
    SLICE_X5Y72          FDRE                                         r  usm1/AN_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.589     5.012    usm1/CLK
    SLICE_X5Y72          FDRE                                         r  usm1/AN_reg_reg[1]/C

Slack:                    inf
  Source:                 usm1/seg_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.431ns  (logic 0.580ns (40.544%)  route 0.851ns (59.456%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE                         0.000     0.000 r  usm1/seg_state_reg[0]/C
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  usm1/seg_state_reg[0]/Q
                         net (fo=11, routed)          0.851     1.307    usm1/seg_state_reg_n_0_[0]
    SLICE_X5Y70          LUT6 (Prop_lut6_I4_O)        0.124     1.431 r  usm1/seg_val[0]_i_1/O
                         net (fo=1, routed)           0.000     1.431    usm1/seg_val[0]_i_1_n_0
    SLICE_X5Y70          FDRE                                         r  usm1/seg_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.592     5.015    usm1/CLK
    SLICE_X5Y70          FDRE                                         r  usm1/seg_val_reg[0]/C

Slack:                    inf
  Source:                 usm1/seg_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/AN_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.409ns  (logic 0.580ns (41.169%)  route 0.829ns (58.831%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE                         0.000     0.000 r  usm1/seg_state_reg[1]/C
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  usm1/seg_state_reg[1]/Q
                         net (fo=11, routed)          0.829     1.285    usm1/seg_state_reg_n_0_[1]
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124     1.409 r  usm1/AN_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.409    usm1/AN_reg[0]_i_1_n_0
    SLICE_X5Y72          FDRE                                         r  usm1/AN_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.589     5.012    usm1/CLK
    SLICE_X5Y72          FDRE                                         r  usm1/AN_reg_reg[0]/C

Slack:                    inf
  Source:                 usm1/usn_hold_time_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_hold_val_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.316ns  (logic 0.518ns (39.367%)  route 0.798ns (60.633%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE                         0.000     0.000 r  usm1/usn_hold_time_reg[12]/C
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  usm1/usn_hold_time_reg[12]/Q
                         net (fo=2, routed)           0.798     1.316    usm1/usn_hold_time_reg[12]
    SLICE_X7Y73          FDRE                                         r  usm1/seg_hold_val_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.588     5.011    usm1/CLK
    SLICE_X7Y73          FDRE                                         r  usm1/seg_hold_val_reg[12]/C

Slack:                    inf
  Source:                 usm1/seg_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_val_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.261ns  (logic 0.580ns (45.981%)  route 0.681ns (54.019%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE                         0.000     0.000 r  usm1/seg_state_reg[1]/C
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  usm1/seg_state_reg[1]/Q
                         net (fo=11, routed)          0.681     1.137    usm1/seg_state_reg_n_0_[1]
    SLICE_X5Y72          LUT6 (Prop_lut6_I3_O)        0.124     1.261 r  usm1/seg_val[1]_i_1/O
                         net (fo=1, routed)           0.000     1.261    usm1/seg_val[1]_i_1_n_0
    SLICE_X5Y72          FDRE                                         r  usm1/seg_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.589     5.012    usm1/CLK
    SLICE_X5Y72          FDRE                                         r  usm1/seg_val_reg[1]/C

Slack:                    inf
  Source:                 usm1/seg_state_reg[2]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/AN_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.193ns  (logic 0.419ns (35.109%)  route 0.774ns (64.891%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE                         0.000     0.000 r  usm1/seg_state_reg[2]_inv/C
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  usm1/seg_state_reg[2]_inv/Q
                         net (fo=10, routed)          0.774     1.193    usm1/seg_state_reg[2]_inv_n_0
    SLICE_X5Y72          FDRE                                         r  usm1/AN_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.589     5.012    usm1/CLK
    SLICE_X5Y72          FDRE                                         r  usm1/AN_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usm1/usn_hold_time_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_hold_val_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.164ns (72.151%)  route 0.063ns (27.849%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE                         0.000     0.000 r  usm1/usn_hold_time_reg[10]/C
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usm1/usn_hold_time_reg[10]/Q
                         net (fo=2, routed)           0.063     0.227    usm1/usn_hold_time_reg[10]
    SLICE_X7Y74          FDRE                                         r  usm1/seg_hold_val_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     2.023    usm1/CLK
    SLICE_X7Y74          FDRE                                         r  usm1/seg_hold_val_reg[10]/C

Slack:                    inf
  Source:                 usm1/usn_hold_time_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_hold_val_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.976%)  route 0.119ns (42.024%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE                         0.000     0.000 r  usm1/usn_hold_time_reg[5]/C
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usm1/usn_hold_time_reg[5]/Q
                         net (fo=2, routed)           0.119     0.283    usm1/usn_hold_time_reg[5]
    SLICE_X7Y73          FDRE                                         r  usm1/seg_hold_val_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.024    usm1/CLK
    SLICE_X7Y73          FDRE                                         r  usm1/seg_hold_val_reg[5]/C

Slack:                    inf
  Source:                 usm1/seg_state_reg[2]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/AN_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.811%)  route 0.158ns (55.189%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE                         0.000     0.000 r  usm1/seg_state_reg[2]_inv/C
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  usm1/seg_state_reg[2]_inv/Q
                         net (fo=10, routed)          0.158     0.286    usm1/seg_state_reg[2]_inv_n_0
    SLICE_X5Y70          FDRE                                         r  usm1/AN_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.863     2.028    usm1/CLK
    SLICE_X5Y70          FDRE                                         r  usm1/AN_reg_reg[2]/C

Slack:                    inf
  Source:                 usm1/seg_state_reg[2]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/AN_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.811%)  route 0.158ns (55.189%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE                         0.000     0.000 r  usm1/seg_state_reg[2]_inv/C
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  usm1/seg_state_reg[2]_inv/Q
                         net (fo=10, routed)          0.158     0.286    usm1/seg_state_reg[2]_inv_n_0
    SLICE_X5Y70          FDRE                                         r  usm1/AN_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.863     2.028    usm1/CLK
    SLICE_X5Y70          FDRE                                         r  usm1/AN_reg_reg[3]/C

Slack:                    inf
  Source:                 usm1/seg_state_reg[2]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_val_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.811%)  route 0.158ns (55.189%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE                         0.000     0.000 r  usm1/seg_state_reg[2]_inv/C
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  usm1/seg_state_reg[2]_inv/Q
                         net (fo=10, routed)          0.158     0.286    usm1/seg_state_reg[2]_inv_n_0
    SLICE_X5Y70          FDRE                                         r  usm1/seg_val_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.863     2.028    usm1/CLK
    SLICE_X5Y70          FDRE                                         r  usm1/seg_val_reg[0]/C

Slack:                    inf
  Source:                 usm1/usn_hold_time_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_hold_val_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE                         0.000     0.000 r  usm1/usn_hold_time_reg[7]/C
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usm1/usn_hold_time_reg[7]/Q
                         net (fo=2, routed)           0.128     0.292    usm1/usn_hold_time_reg[7]
    SLICE_X7Y73          FDRE                                         r  usm1/seg_hold_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.024    usm1/CLK
    SLICE_X7Y73          FDRE                                         r  usm1/seg_hold_val_reg[7]/C

Slack:                    inf
  Source:                 usm1/usn_hold_time_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_hold_val_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.416%)  route 0.137ns (45.584%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE                         0.000     0.000 r  usm1/usn_hold_time_reg[15]/C
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usm1/usn_hold_time_reg[15]/Q
                         net (fo=2, routed)           0.137     0.301    usm1/usn_hold_time_reg[15]
    SLICE_X7Y74          FDRE                                         r  usm1/seg_hold_val_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     2.023    usm1/CLK
    SLICE_X7Y74          FDRE                                         r  usm1/seg_hold_val_reg[15]/C

Slack:                    inf
  Source:                 usm1/usn_read_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_hold_val_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.647%)  route 0.161ns (53.353%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  usm1/usn_read_done_reg/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usm1/usn_read_done_reg/Q
                         net (fo=17, routed)          0.161     0.302    usm1/usn_read_done
    SLICE_X7Y74          FDRE                                         r  usm1/seg_hold_val_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     2.023    usm1/CLK
    SLICE_X7Y74          FDRE                                         r  usm1/seg_hold_val_reg[10]/C

Slack:                    inf
  Source:                 usm1/usn_read_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_hold_val_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.647%)  route 0.161ns (53.353%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  usm1/usn_read_done_reg/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usm1/usn_read_done_reg/Q
                         net (fo=17, routed)          0.161     0.302    usm1/usn_read_done
    SLICE_X7Y74          FDRE                                         r  usm1/seg_hold_val_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     2.023    usm1/CLK
    SLICE_X7Y74          FDRE                                         r  usm1/seg_hold_val_reg[13]/C

Slack:                    inf
  Source:                 usm1/usn_read_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usm1/seg_hold_val_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.647%)  route 0.161ns (53.353%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  usm1/usn_read_done_reg/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usm1/usn_read_done_reg/Q
                         net (fo=17, routed)          0.161     0.302    usm1/usn_read_done
    SLICE_X7Y74          FDRE                                         r  usm1/seg_hold_val_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     2.023    usm1/CLK
    SLICE_X7Y74          FDRE                                         r  usm1/seg_hold_val_reg[14]/C





