// Seed: 3862979043
module module_0;
  id_1(
      -1, 1, ~id_2.id_2 == -1, 1'h0, id_2 + id_2, -1'b0, id_2, id_3, 1, 1'd0, 1, 1
  );
  wire id_4, id_5;
  assign id_2 = !-1;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output tri0 id_2,
    input wor id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wire id_6,
    output wor id_7
);
  wire id_9, id_10;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
