{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651426803069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651426803069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 13:40:02 2022 " "Processing started: Sun May 01 13:40:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651426803069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651426803069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651426803069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651426803506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651426803506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7 " "Found entity 1: Lab7" {  } { { "Lab7.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/Lab7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651426814233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651426814233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651426814233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651426814233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Found entity 1: InstructionDecoder" {  } { { "InstructionDecoder.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/InstructionDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651426814233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651426814233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_testbench " "Found entity 1: Lab7_testbench" {  } { { "Lab7_testbench.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/Lab7_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651426814233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651426814233 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(28) " "Verilog HDL warning at ALU.v(28): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651426814233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651426814233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651426814233 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "Mux.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1651426814233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651426814233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651426814233 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ROM.v(41) " "Verilog HDL warning at ROM.v(41): extended using \"x\" or \"z\"" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ROM.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651426814249 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ROM.v(44) " "Verilog HDL warning at ROM.v(44): extended using \"x\" or \"z\"" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ROM.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651426814249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651426814249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651426814249 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab7 " "Elaborating entity \"Lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651426814280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:PC " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:PC\"" {  } { { "Lab7.v" "PC" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/Lab7.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651426814280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:instructionMemory " "Elaborating entity \"ROM\" for hierarchy \"ROM:instructionMemory\"" {  } { { "Lab7.v" "instructionMemory" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/Lab7.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651426814280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecoder InstructionDecoder:id " "Elaborating entity \"InstructionDecoder\" for hierarchy \"InstructionDecoder:id\"" {  } { { "Lab7.v" "id" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/Lab7.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651426814280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:fourAdder " "Elaborating entity \"ALU\" for hierarchy \"ALU:fourAdder\"" {  } { { "Lab7.v" "fourAdder" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/Lab7.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651426814280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:PCmux " "Elaborating entity \"Mux\" for hierarchy \"Mux:PCmux\"" {  } { { "Lab7.v" "PCmux" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/Lab7.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651426814280 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[0\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[0\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[1\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[1\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[2\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[2\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[3\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[3\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[4\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[4\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[5\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[5\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[6\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[6\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[7\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[7\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[8\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[8\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[9\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[9\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[10\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[10\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[11\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[11\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[12\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[12\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[13\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[13\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[14\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[14\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[15\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[15\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[16\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[16\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[17\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[17\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[18\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[18\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[19\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[19\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[20\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[20\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[21\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[21\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[22\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[22\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[23\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[23\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[24\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[24\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[25\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[25\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[26\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[26\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[27\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[27\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[28\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[28\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[29\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[29\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[30\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[30\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:offsetAdder\|out\[31\] " "Converted tri-state buffer \"ALU:offsetAdder\|out\[31\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[0\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[0\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[1\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[1\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[2\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[2\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[3\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[3\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[4\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[4\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[5\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[5\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[6\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[6\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[7\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[7\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[8\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[8\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[9\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[9\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[10\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[10\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[11\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[11\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[12\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[12\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[13\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[13\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[14\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[14\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[15\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[15\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[16\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[16\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[17\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[17\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[18\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[18\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[19\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[19\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[20\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[20\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[21\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[21\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[22\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[22\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[23\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[23\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[24\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[24\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[25\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[25\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[26\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[26\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[27\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[27\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[28\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[28\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[29\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[29\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[30\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[30\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:fourAdder\|out\[31\] " "Converted tri-state buffer \"ALU:fourAdder\|out\[31\]\" feeding internal logic into a wire" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/ALU.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651426814514 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1651426814514 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651426814748 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651426814826 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/output_files/Lab7.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/Lab 7 (Program Counter and Instruction Decoder)/output_files/Lab7.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651426815291 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651426815403 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651426815403 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "230 " "Implemented 230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651426815466 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651426815466 ""} { "Info" "ICUT_CUT_TM_LCELLS" "117 " "Implemented 117 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651426815466 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651426815466 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651426815513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 13:40:15 2022 " "Processing ended: Sun May 01 13:40:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651426815513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651426815513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651426815513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651426815513 ""}
