{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745339347445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745339347447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 22 21:28:23 2025 " "Processing started: Tue Apr 22 21:28:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745339347447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745339347447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart-banner -c uart-banner " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart-banner -c uart-banner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745339347447 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745339347847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745339347847 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "uart/uart_tx.v " "Can't analyze file -- file uart/uart_tx.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1745339358670 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "uart/uart_rx.v " "Can't analyze file -- file uart/uart_rx.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1745339358672 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "uart/uart.v " "Can't analyze file -- file uart/uart.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1745339358674 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "uart/m_counter.v " "Can't analyze file -- file uart/m_counter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1745339358676 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "uart/fifo.v " "Can't analyze file -- file uart/fifo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1745339358678 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "uart/division.v " "Can't analyze file -- file uart/division.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1745339358680 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ready READY division.v(9) " "Verilog HDL Declaration information at division.v(9): object \"ready\" differs only in case from object \"READY\" in the same scope" {  } { { "src/uart/division.v" "" { Text "C:/hellowhandsome/uart-banner/src/uart/division.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745339358696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START uart_tx.v(10) " "Verilog HDL Declaration information at uart_tx.v(10): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "src/uart/uart_tx.v" "" { Text "C:/hellowhandsome/uart-banner/src/uart/uart_tx.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745339358698 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "empty EMPTY fifo.v(10) " "Verilog HDL Declaration information at fifo.v(10): object \"empty\" differs only in case from object \"EMPTY\" in the same scope" {  } { { "src/uart/fifo.v" "" { Text "C:/hellowhandsome/uart-banner/src/uart/fifo.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745339358701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "full FULL fifo.v(10) " "Verilog HDL Declaration information at fifo.v(10): object \"full\" differs only in case from object \"FULL\" in the same scope" {  } { { "src/uart/fifo.v" "" { Text "C:/hellowhandsome/uart-banner/src/uart/fifo.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745339358702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START serial2parallel.v(12) " "Verilog HDL Declaration information at serial2parallel.v(12): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "serial2parallel.v" "" { Text "C:/hellowhandsome/uart-banner/serial2parallel.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745339358705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START bcd_shift_register.v(10) " "Verilog HDL Declaration information at bcd_shift_register.v(10): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "src/bcd_shift_register.v" "" { Text "C:/hellowhandsome/uart-banner/src/bcd_shift_register.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745339358706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pause PAUSE bcd_shift_register.v(11) " "Verilog HDL Declaration information at bcd_shift_register.v(11): object \"pause\" differs only in case from object \"PAUSE\" in the same scope" {  } { { "src/bcd_shift_register.v" "" { Text "C:/hellowhandsome/uart-banner/src/bcd_shift_register.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745339358706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.v 11 11 " "Found 11 design units, including 11 entities, in source file src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "src/uart/division.v" "" { Text "C:/hellowhandsome/uart-banner/src/uart/division.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745339358719 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_rx " "Found entity 2: uart_rx" {  } { { "src/uart/uart_rx.v" "" { Text "C:/hellowhandsome/uart-banner/src/uart/uart_rx.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745339358719 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_tx " "Found entity 3: uart_tx" {  } { { "src/uart/uart_tx.v" "" { Text "C:/hellowhandsome/uart-banner/src/uart/uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745339358719 ""} { "Info" "ISGN_ENTITY_NAME" "4 rx_specific_counter " "Found entity 4: rx_specific_counter" {  } { { "src/uart/m_counter.v" "" { Text "C:/hellowhandsome/uart-banner/src/uart/m_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745339358719 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo " "Found entity 5: fifo" {  } { { "src/uart/fifo.v" "" { Text "C:/hellowhandsome/uart-banner/src/uart/fifo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745339358719 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart " "Found entity 6: uart" {  } { { "src/uart/uart.v" "" { Text "C:/hellowhandsome/uart-banner/src/uart/uart.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745339358719 ""} { "Info" "ISGN_ENTITY_NAME" "7 bcd2sseg_active_low " "Found entity 7: bcd2sseg_active_low" {  } { { "src/bcd2sseg_active_low.v" "" { Text "C:/hellowhandsome/uart-banner/src/bcd2sseg_active_low.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745339358719 ""} { "Info" "ISGN_ENTITY_NAME" "8 signal_decoder " "Found entity 8: signal_decoder" {  } { { "src/signal_decoder.v" "" { Text "C:/hellowhandsome/uart-banner/src/signal_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745339358719 ""} { "Info" "ISGN_ENTITY_NAME" "9 serial2parallel " "Found entity 9: serial2parallel" {  } { { "serial2parallel.v" "" { Text "C:/hellowhandsome/uart-banner/serial2parallel.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745339358719 ""} { "Info" "ISGN_ENTITY_NAME" "10 bcd_shift_register " "Found entity 10: bcd_shift_register" {  } { { "src/bcd_shift_register.v" "" { Text "C:/hellowhandsome/uart-banner/src/bcd_shift_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745339358719 ""} { "Info" "ISGN_ENTITY_NAME" "11 top " "Found entity 11: top" {  } { { "src/top.v" "" { Text "C:/hellowhandsome/uart-banner/src/top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745339358719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745339358719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/signal_decoder.v 0 0 " "Found 0 design units, including 0 entities, in source file src/signal_decoder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745339358723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serial2parallel.v 0 0 " "Found 0 design units, including 0 entities, in source file src/serial2parallel.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745339358726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bcd2sseg_active_low.v 0 0 " "Found 0 design units, including 0 entities, in source file src/bcd2sseg_active_low.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745339358728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bcd_shift_register.v 0 0 " "Found 0 design units, including 0 entities, in source file src/bcd_shift_register.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745339358731 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745339358792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart_inst " "Elaborating entity \"uart\" for hierarchy \"uart:uart_inst\"" {  } { { "src/top.v" "uart_inst" { Text "C:/hellowhandsome/uart-banner/src/top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745339358802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_specific_counter uart:uart_inst\|rx_specific_counter:counter " "Elaborating entity \"rx_specific_counter\" for hierarchy \"uart:uart_inst\|rx_specific_counter:counter\"" {  } { { "src/uart/uart.v" "counter" { Text "C:/hellowhandsome/uart-banner/src/uart/uart.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745339358838 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 m_counter.v(25) " "Verilog HDL assignment warning at m_counter.v(25): truncated value with size 32 to match size of target (16)" {  } { { "src/uart/m_counter.v" "" { Text "C:/hellowhandsome/uart-banner/src/uart/m_counter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745339358840 "|top|uart:uart_inst|rx_specific_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo uart:uart_inst\|fifo:tx_fifo " "Elaborating entity \"fifo\" for hierarchy \"uart:uart_inst\|fifo:tx_fifo\"" {  } { { "src/uart/uart.v" "tx_fifo" { Text "C:/hellowhandsome/uart-banner/src/uart/uart.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745339358863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart:uart_inst\|uart_rx:rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart:uart_inst\|uart_rx:rx_inst\"" {  } { { "src/uart/uart.v" "rx_inst" { Text "C:/hellowhandsome/uart-banner/src/uart/uart.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745339358885 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_rx.v(57) " "Verilog HDL assignment warning at uart_rx.v(57): truncated value with size 32 to match size of target (1)" {  } { { "src/uart/uart_rx.v" "" { Text "C:/hellowhandsome/uart-banner/src/uart/uart_rx.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745339358889 "|top|uart:uart_inst|uart_rx:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(82) " "Verilog HDL assignment warning at uart_rx.v(82): truncated value with size 32 to match size of target (8)" {  } { { "src/uart/uart_rx.v" "" { Text "C:/hellowhandsome/uart-banner/src/uart/uart_rx.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745339358889 "|top|uart:uart_inst|uart_rx:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(85) " "Verilog HDL assignment warning at uart_rx.v(85): truncated value with size 32 to match size of target (8)" {  } { { "src/uart/uart_rx.v" "" { Text "C:/hellowhandsome/uart-banner/src/uart/uart_rx.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745339358889 "|top|uart:uart_inst|uart_rx:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_rx.v(94) " "Verilog HDL assignment warning at uart_rx.v(94): truncated value with size 32 to match size of target (1)" {  } { { "src/uart/uart_rx.v" "" { Text "C:/hellowhandsome/uart-banner/src/uart/uart_rx.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745339358890 "|top|uart:uart_inst|uart_rx:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(115) " "Verilog HDL assignment warning at uart_rx.v(115): truncated value with size 32 to match size of target (5)" {  } { { "src/uart/uart_rx.v" "" { Text "C:/hellowhandsome/uart-banner/src/uart/uart_rx.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745339358891 "|top|uart:uart_inst|uart_rx:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(125) " "Verilog HDL assignment warning at uart_rx.v(125): truncated value with size 32 to match size of target (4)" {  } { { "src/uart/uart_rx.v" "" { Text "C:/hellowhandsome/uart-banner/src/uart/uart_rx.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745339358891 "|top|uart:uart_inst|uart_rx:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(127) " "Verilog HDL assignment warning at uart_rx.v(127): truncated value with size 32 to match size of target (5)" {  } { { "src/uart/uart_rx.v" "" { Text "C:/hellowhandsome/uart-banner/src/uart/uart_rx.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745339358891 "|top|uart:uart_inst|uart_rx:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(136) " "Verilog HDL assignment warning at uart_rx.v(136): truncated value with size 32 to match size of target (5)" {  } { { "src/uart/uart_rx.v" "" { Text "C:/hellowhandsome/uart-banner/src/uart/uart_rx.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745339358891 "|top|uart:uart_inst|uart_rx:rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division uart:uart_inst\|uart_rx:rx_inst\|division:divide " "Elaborating entity \"division\" for hierarchy \"uart:uart_inst\|uart_rx:rx_inst\|division:divide\"" {  } { { "src/uart/uart_rx.v" "divide" { Text "C:/hellowhandsome/uart-banner/src/uart/uart_rx.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745339358924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 division.v(58) " "Verilog HDL assignment warning at division.v(58): truncated value with size 32 to match size of target (10)" {  } { { "src/uart/division.v" "" { Text "C:/hellowhandsome/uart-banner/src/uart/division.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745339358928 "|top|uart:uart_inst|uart_rx:rx_inst|division:divide"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart:uart_inst\|uart_tx:tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart:uart_inst\|uart_tx:tx_inst\"" {  } { { "src/uart/uart.v" "tx_inst" { Text "C:/hellowhandsome/uart-banner/src/uart/uart.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745339358964 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_tx.v(53) " "Verilog HDL assignment warning at uart_tx.v(53): truncated value with size 32 to match size of target (5)" {  } { { "src/uart/uart_tx.v" "" { Text "C:/hellowhandsome/uart-banner/src/uart/uart_tx.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745339358967 "|top|uart:uart_inst|uart_tx:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(65) " "Verilog HDL assignment warning at uart_tx.v(65): truncated value with size 32 to match size of target (4)" {  } { { "src/uart/uart_tx.v" "" { Text "C:/hellowhandsome/uart-banner/src/uart/uart_tx.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745339358968 "|top|uart:uart_inst|uart_tx:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_tx.v(69) " "Verilog HDL assignment warning at uart_tx.v(69): truncated value with size 32 to match size of target (5)" {  } { { "src/uart/uart_tx.v" "" { Text "C:/hellowhandsome/uart-banner/src/uart/uart_tx.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745339358968 "|top|uart:uart_inst|uart_tx:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_tx.v(80) " "Verilog HDL assignment warning at uart_tx.v(80): truncated value with size 32 to match size of target (5)" {  } { { "src/uart/uart_tx.v" "" { Text "C:/hellowhandsome/uart-banner/src/uart/uart_tx.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745339358968 "|top|uart:uart_inst|uart_tx:tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_decoder signal_decoder:dcode " "Elaborating entity \"signal_decoder\" for hierarchy \"signal_decoder:dcode\"" {  } { { "src/top.v" "dcode" { Text "C:/hellowhandsome/uart-banner/src/top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745339358986 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "signal_decoder.v(17) " "Verilog HDL Case Statement warning at signal_decoder.v(17): incomplete case statement has no default case item" {  } { { "src/signal_decoder.v" "" { Text "C:/hellowhandsome/uart-banner/src/signal_decoder.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1745339358988 "|top|signal_decoder:dcode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial2parallel serial2parallel:s2p " "Elaborating entity \"serial2parallel\" for hierarchy \"serial2parallel:s2p\"" {  } { { "src/top.v" "s2p" { Text "C:/hellowhandsome/uart-banner/src/top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745339358990 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 serial2parallel.v(26) " "Verilog HDL assignment warning at serial2parallel.v(26): truncated value with size 32 to match size of target (1)" {  } { { "serial2parallel.v" "" { Text "C:/hellowhandsome/uart-banner/serial2parallel.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745339358991 "|top|serial2parallel:s2p"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 serial2parallel.v(33) " "Verilog HDL assignment warning at serial2parallel.v(33): truncated value with size 32 to match size of target (1)" {  } { { "serial2parallel.v" "" { Text "C:/hellowhandsome/uart-banner/serial2parallel.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745339358991 "|top|serial2parallel:s2p"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 serial2parallel.v(41) " "Verilog HDL assignment warning at serial2parallel.v(41): truncated value with size 32 to match size of target (1)" {  } { { "serial2parallel.v" "" { Text "C:/hellowhandsome/uart-banner/serial2parallel.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745339358992 "|top|serial2parallel:s2p"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 serial2parallel.v(44) " "Verilog HDL assignment warning at serial2parallel.v(44): truncated value with size 32 to match size of target (6)" {  } { { "serial2parallel.v" "" { Text "C:/hellowhandsome/uart-banner/serial2parallel.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745339358992 "|top|serial2parallel:s2p"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_shift_register bcd_shift_register:sr " "Elaborating entity \"bcd_shift_register\" for hierarchy \"bcd_shift_register:sr\"" {  } { { "src/top.v" "sr" { Text "C:/hellowhandsome/uart-banner/src/top.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745339359006 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bcd_shift_register.v(27) " "Verilog HDL assignment warning at bcd_shift_register.v(27): truncated value with size 32 to match size of target (1)" {  } { { "src/bcd_shift_register.v" "" { Text "C:/hellowhandsome/uart-banner/src/bcd_shift_register.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745339359009 "|top|bcd_shift_register:sr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bcd_shift_register.v(28) " "Verilog HDL assignment warning at bcd_shift_register.v(28): truncated value with size 32 to match size of target (1)" {  } { { "src/bcd_shift_register.v" "" { Text "C:/hellowhandsome/uart-banner/src/bcd_shift_register.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745339359009 "|top|bcd_shift_register:sr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bcd_shift_register.v(32) " "Verilog HDL assignment warning at bcd_shift_register.v(32): truncated value with size 32 to match size of target (1)" {  } { { "src/bcd_shift_register.v" "" { Text "C:/hellowhandsome/uart-banner/src/bcd_shift_register.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745339359009 "|top|bcd_shift_register:sr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bcd_shift_register.v(33) " "Verilog HDL assignment warning at bcd_shift_register.v(33): truncated value with size 32 to match size of target (1)" {  } { { "src/bcd_shift_register.v" "" { Text "C:/hellowhandsome/uart-banner/src/bcd_shift_register.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745339359010 "|top|bcd_shift_register:sr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bcd_shift_register.v(36) " "Verilog HDL assignment warning at bcd_shift_register.v(36): truncated value with size 32 to match size of target (1)" {  } { { "src/bcd_shift_register.v" "" { Text "C:/hellowhandsome/uart-banner/src/bcd_shift_register.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745339359010 "|top|bcd_shift_register:sr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bcd_shift_register.v(40) " "Verilog HDL assignment warning at bcd_shift_register.v(40): truncated value with size 32 to match size of target (1)" {  } { { "src/bcd_shift_register.v" "" { Text "C:/hellowhandsome/uart-banner/src/bcd_shift_register.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745339359010 "|top|bcd_shift_register:sr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2sseg_active_low bcd2sseg_active_low:b2ssg " "Elaborating entity \"bcd2sseg_active_low\" for hierarchy \"bcd2sseg_active_low:b2ssg\"" {  } { { "src/top.v" "b2ssg" { Text "C:/hellowhandsome/uart-banner/src/top.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745339359011 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "uart:uart_inst\|fifo:rx_fifo\|mem " "RAM logic \"uart:uart_inst\|fifo:rx_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "src/uart/fifo.v" "mem" { Text "C:/hellowhandsome/uart-banner/src/uart/fifo.v" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1745339359472 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1745339359472 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1745339360017 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/bcd_shift_register.v" "" { Text "C:/hellowhandsome/uart-banner/src/bcd_shift_register.v" 20 -1 0 } } { "src/uart/m_counter.v" "" { Text "C:/hellowhandsome/uart-banner/src/uart/m_counter.v" 18 -1 0 } } { "src/uart/fifo.v" "" { Text "C:/hellowhandsome/uart-banner/src/uart/fifo.v" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1745339360048 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1745339360048 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sseg5\[7\] VCC " "Pin \"sseg5\[7\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/hellowhandsome/uart-banner/src/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745339360240 "|top|sseg5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg4\[7\] VCC " "Pin \"sseg4\[7\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/hellowhandsome/uart-banner/src/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745339360240 "|top|sseg4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg3\[7\] VCC " "Pin \"sseg3\[7\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/hellowhandsome/uart-banner/src/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745339360240 "|top|sseg3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg2\[7\] VCC " "Pin \"sseg2\[7\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/hellowhandsome/uart-banner/src/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745339360240 "|top|sseg2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg1\[7\] VCC " "Pin \"sseg1\[7\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/hellowhandsome/uart-banner/src/top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745339360240 "|top|sseg1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg0\[7\] VCC " "Pin \"sseg0\[7\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/hellowhandsome/uart-banner/src/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745339360240 "|top|sseg0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx VCC " "Pin \"tx\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/hellowhandsome/uart-banner/src/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745339360240 "|top|tx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1745339360240 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745339360364 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745339361013 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/hellowhandsome/uart-banner/output_files/uart-banner.map.smsg " "Generated suppressed messages file C:/hellowhandsome/uart-banner/output_files/uart-banner.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745339361093 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745339361332 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745339361332 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "699 " "Implemented 699 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745339361489 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745339361489 ""} { "Info" "ICUT_CUT_TM_LCELLS" "645 " "Implemented 645 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745339361489 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745339361489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745339361542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 22 21:29:21 2025 " "Processing ended: Tue Apr 22 21:29:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745339361542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745339361542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745339361542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745339361542 ""}
