/*
 * MIT.
 *
 * @file     ACM32F403KEU7.sfd
 * @brief    CMSIS-SVD SFD File
 * @version  1.0
 * @date     11. February 2022
 * @note     Generated by SVDConv V3.3.35 on Friday, 11.02.2022 21:52:58
 *           from File 'ACM32F403KEU7.svd',
 *           last modified on Friday, 11.02.2022 13:52:35
 */




// ----------------------------  Register Item Address: TIMER0_CR  --------------------------------
// SVD Line: 89

unsigned int TIMER0_CR __AT (0x40010000);



// --------------------------------  Field Item: TIMER0_CR_EN  ------------------------------------
// SVD Line: 100

//  <item> SFDITEM_FIELD__TIMER0_CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010000) \nEnable\n0 : Disable = Timer is disabled and does not operate\n1 : Enable = Timer is enabled and can operate </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER0_CR ) </loc>
//      <o.0..0> EN
//        <0=> 0: Disable = Timer is disabled and does not operate
//        <1=> 1: Enable = Timer is enabled and can operate
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIMER0_CR_RST  -----------------------------------
// SVD Line: 120

//  <item> SFDITEM_FIELD__TIMER0_CR_RST
//    <name> RST </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40010000) \nReset Timer\n0 : No_Action = Write as ZERO if necessary\n1 : Reset_Timer = Reset the Timer </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER0_CR ) </loc>
//      <o.1..1> RST
//        <0=> 0: No_Action = Write as ZERO if necessary
//        <1=> 1: Reset_Timer = Reset the Timer
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIMER0_CR_CNT  -----------------------------------
// SVD Line: 140

//  <item> SFDITEM_FIELD__TIMER0_CR_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40010000) \nCounting direction\n0 : Count_UP = Timer Counts UO and wraps, if no STOP condition is set\n1 : Count_DOWN = Timer Counts DOWN and wraps, if no STOP condition is set\n2 : Toggle = Timer Counts up to MAX, then DOWN to ZERO, if no STOP condition is set\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER0_CR ) </loc>
//      <o.3..2> CNT
//        <0=> 0: Count_UP = Timer Counts UO and wraps, if no STOP condition is set
//        <1=> 1: Count_DOWN = Timer Counts DOWN and wraps, if no STOP condition is set
//        <2=> 2: Toggle = Timer Counts up to MAX, then DOWN to ZERO, if no STOP condition is set
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIMER0_CR_MODE  -----------------------------------
// SVD Line: 165

//  <item> SFDITEM_FIELD__TIMER0_CR_MODE
//    <name> MODE </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40010000) \nOperation Mode\n0 : Continous = Timer runs continously\n1 : Single_ZERO_MAX = Timer counts to 0x00 or 0xFFFFFFFF (depending on CNT) and stops\n2 : Single_MATCH = Timer counts to the Value of MATCH Register and stops\n3 : Reload_ZERO_MAX = Timer counts to 0x00 or 0xFFFFFFFF (depending on CNT), loads the RELOAD Value and continues\n4 : Reload_MATCH = Timer counts to the Value of MATCH Register, loads the RELOAD Value and continues\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER0_CR ) </loc>
//      <o.6..4> MODE
//        <0=> 0: Continous = Timer runs continously
//        <1=> 1: Single_ZERO_MAX = Timer counts to 0x00 or 0xFFFFFFFF (depending on CNT) and stops
//        <2=> 2: Single_MATCH = Timer counts to the Value of MATCH Register and stops
//        <3=> 3: Reload_ZERO_MAX = Timer counts to 0x00 or 0xFFFFFFFF (depending on CNT), loads the RELOAD Value and continues
//        <4=> 4: Reload_MATCH = Timer counts to the Value of MATCH Register, loads the RELOAD Value and continues
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIMER0_CR_PSC  -----------------------------------
// SVD Line: 200

//  <item> SFDITEM_FIELD__TIMER0_CR_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010000) \nUse Prescaler\n0 : Disabled = Prescaler is not used\n1 : Enabled = Prescaler is used as divider </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER0_CR ) </loc>
//      <o.7..7> PSC
//        <0=> 0: Disabled = Prescaler is not used
//        <1=> 1: Enabled = Prescaler is used as divider
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER0_CR_CNTSRC  ----------------------------------
// SVD Line: 220

//  <item> SFDITEM_FIELD__TIMER0_CR_CNTSRC
//    <name> CNTSRC </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40010000) \nTimer / Counter Source Divider\n0 : CAP_SRC = Capture Source is used directly\n1 : CAP_SRC_div2 = Capture Source is divided by 2\n2 : CAP_SRC_div4 = Capture Source is divided by 4\n3 : CAP_SRC_div8 = Capture Source is divided by 8\n4 : CAP_SRC_div16 = Capture Source is divided by 16\n5 : CAP_SRC_div32 = Capture Source is divided by 32\n6 : CAP_SRC_div64 = Capture Source is divided by 64\n7 : CAP_SRC_div128 = Capture Source is divided by 128\n8 : CAP_SRC_div256 = Capture Source is divided by 256\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER0_CR ) </loc>
//      <o.11..8> CNTSRC
//        <0=> 0: CAP_SRC = Capture Source is used directly
//        <1=> 1: CAP_SRC_div2 = Capture Source is divided by 2
//        <2=> 2: CAP_SRC_div4 = Capture Source is divided by 4
//        <3=> 3: CAP_SRC_div8 = Capture Source is divided by 8
//        <4=> 4: CAP_SRC_div16 = Capture Source is divided by 16
//        <5=> 5: CAP_SRC_div32 = Capture Source is divided by 32
//        <6=> 6: CAP_SRC_div64 = Capture Source is divided by 64
//        <7=> 7: CAP_SRC_div128 = Capture Source is divided by 128
//        <8=> 8: CAP_SRC_div256 = Capture Source is divided by 256
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER0_CR_CAPSRC  ----------------------------------
// SVD Line: 275

//  <item> SFDITEM_FIELD__TIMER0_CR_CAPSRC
//    <name> CAPSRC </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40010000) \nTimer / Counter Capture Source\n0 : CClk = Core Clock\n1 : GPIOA_0 = GPIO A, PIN 0\n2 : GPIOA_1 = GPIO A, PIN 1\n3 : GPIOA_2 = GPIO A, PIN 2\n4 : GPIOA_3 = GPIO A, PIN 3\n5 : GPIOA_4 = GPIO A, PIN 4\n6 : GPIOA_5 = GPIO A, PIN 5\n7 : GPIOA_6 = GPIO A, PIN 6\n8 : GPIOA_7 = GPIO A, PIN 7\n9 : GPIOB_0 = GPIO B, PIN 0\n10 : GPIOB_1 = GPIO B, PIN 1\n11 : GPIOB_2 = GPIO B, PIN 2\n12 : GPIOB_3 = GPIO B, PIN 3\n13 : GPIOC_0 = GPIO C, PIN 0\n14 : GPIOC_5 = GPIO C, PIN 1\n15 : GPIOC_6 = GPIO C, PIN 2 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER0_CR ) </loc>
//      <o.15..12> CAPSRC
//        <0=> 0: CClk = Core Clock
//        <1=> 1: GPIOA_0 = GPIO A, PIN 0
//        <2=> 2: GPIOA_1 = GPIO A, PIN 1
//        <3=> 3: GPIOA_2 = GPIO A, PIN 2
//        <4=> 4: GPIOA_3 = GPIO A, PIN 3
//        <5=> 5: GPIOA_4 = GPIO A, PIN 4
//        <6=> 6: GPIOA_5 = GPIO A, PIN 5
//        <7=> 7: GPIOA_6 = GPIO A, PIN 6
//        <8=> 8: GPIOA_7 = GPIO A, PIN 7
//        <9=> 9: GPIOB_0 = GPIO B, PIN 0
//        <10=> 10: GPIOB_1 = GPIO B, PIN 1
//        <11=> 11: GPIOB_2 = GPIO B, PIN 2
//        <12=> 12: GPIOB_3 = GPIO B, PIN 3
//        <13=> 13: GPIOC_0 = GPIO C, PIN 0
//        <14=> 14: GPIOC_5 = GPIO C, PIN 1
//        <15=> 15: GPIOC_6 = GPIO C, PIN 2
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER0_CR_CAPEDGE  ---------------------------------
// SVD Line: 365

//  <item> SFDITEM_FIELD__TIMER0_CR_CAPEDGE
//    <name> CAPEDGE </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40010000) \nCapture Edge, select which Edge should result in a counter increment or decrement\n0 : RISING = Only rising edges result in a counter increment or decrement\n1 : FALLING = Only falling edges result in a counter increment or decrement\n2 : BOTH = Rising and falling edges result in a counter increment or decrement\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER0_CR ) </loc>
//      <o.17..16> CAPEDGE
//        <0=> 0: RISING = Only rising edges result in a counter increment or decrement
//        <1=> 1: FALLING = Only falling edges result in a counter increment or decrement
//        <2=> 2: BOTH = Rising and falling edges result in a counter increment or decrement
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER0_CR_TRGEXT  ----------------------------------
// SVD Line: 390

//  <item> SFDITEM_FIELD__TIMER0_CR_TRGEXT
//    <name> TRGEXT </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40010000) \nTriggers an other Peripheral\n0 : NONE = No Trigger is emitted\n1 : DMA1 = DMA Controller 1 is triggered, dependant on MODE\n2 : DMA2 = DMA Controller 2 is triggered, dependant on MODE\n3 : UART = UART is triggered, dependant on MODE </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER0_CR ) </loc>
//      <o.21..20> TRGEXT
//        <0=> 0: NONE = No Trigger is emitted
//        <1=> 1: DMA1 = DMA Controller 1 is triggered, dependant on MODE
//        <2=> 2: DMA2 = DMA Controller 2 is triggered, dependant on MODE
//        <3=> 3: UART = UART is triggered, dependant on MODE
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER0_CR_RELOAD  ----------------------------------
// SVD Line: 420

//  <item> SFDITEM_FIELD__TIMER0_CR_RELOAD
//    <name> RELOAD </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40010000) \nSelect RELOAD Register n to reload Timer on condition\n0 : RELOAD0 = Selects Reload Register number 0\n1 : RELOAD1 = Selects Reload Register number 1\n2 : RELOAD2 = Selects Reload Register number 2\n3 : RELOAD3 = Selects Reload Register number 3 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER0_CR ) </loc>
//      <o.25..24> RELOAD
//        <0=> 0: RELOAD0 = Selects Reload Register number 0
//        <1=> 1: RELOAD1 = Selects Reload Register number 1
//        <2=> 2: RELOAD2 = Selects Reload Register number 2
//        <3=> 3: RELOAD3 = Selects Reload Register number 3
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIMER0_CR_IDR  -----------------------------------
// SVD Line: 450

//  <item> SFDITEM_FIELD__TIMER0_CR_IDR
//    <name> IDR </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40010000) \nSelects, if Reload Register number is incremented, decremented or not modified\n0 : KEEP = Reload Register number does not change automatically\n1 : INCREMENT = Reload Register number is incremented on each match\n2 : DECREMENT = Reload Register number is decremented on each match\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER0_CR ) </loc>
//      <o.27..26> IDR
//        <0=> 0: KEEP = Reload Register number does not change automatically
//        <1=> 1: INCREMENT = Reload Register number is incremented on each match
//        <2=> 2: DECREMENT = Reload Register number is decremented on each match
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: TIMER0_CR_S  ------------------------------------
// SVD Line: 475

//  <item> SFDITEM_FIELD__TIMER0_CR_S
//    <name> S </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40010000) \nStarts and Stops the Timer / Counter\n0 : STOP = Timer / Counter is stopped\n1 : START = Timer / Counter is started </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER0_CR ) </loc>
//      <o.31..31> S
//        <0=> 0: STOP = Timer / Counter is stopped
//        <1=> 1: START = Timer / Counter is started
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: TIMER0_CR  -----------------------------------
// SVD Line: 89

//  <rtree> SFDITEM_REG__TIMER0_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010000) Control Register </i>
//    <loc> ( (unsigned int)((TIMER0_CR >> 0) & 0xFFFFFFFF), ((TIMER0_CR = (TIMER0_CR & ~(0x8F33FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x8F33FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_CR_EN </item>
//    <item> SFDITEM_FIELD__TIMER0_CR_RST </item>
//    <item> SFDITEM_FIELD__TIMER0_CR_CNT </item>
//    <item> SFDITEM_FIELD__TIMER0_CR_MODE </item>
//    <item> SFDITEM_FIELD__TIMER0_CR_PSC </item>
//    <item> SFDITEM_FIELD__TIMER0_CR_CNTSRC </item>
//    <item> SFDITEM_FIELD__TIMER0_CR_CAPSRC </item>
//    <item> SFDITEM_FIELD__TIMER0_CR_CAPEDGE </item>
//    <item> SFDITEM_FIELD__TIMER0_CR_TRGEXT </item>
//    <item> SFDITEM_FIELD__TIMER0_CR_RELOAD </item>
//    <item> SFDITEM_FIELD__TIMER0_CR_IDR </item>
//    <item> SFDITEM_FIELD__TIMER0_CR_S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIMER0_SR  --------------------------------
// SVD Line: 497

unsigned short TIMER0_SR __AT (0x40010004);



// --------------------------------  Field Item: TIMER0_SR_RUN  -----------------------------------
// SVD Line: 508

//  <item> SFDITEM_FIELD__TIMER0_SR_RUN
//    <name> RUN </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40010004) \nShows if Timer is running or not\n0 : Stopped = Timer is not running\n1 : Running = Timer is running </i>
//    <combo> 
//      <loc> ( (unsigned short) TIMER0_SR ) </loc>
//      <o.0..0> RUN
//        <0=> 0: Stopped = Timer is not running
//        <1=> 1: Running = Timer is running
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIMER0_SR_MATCH  ----------------------------------
// SVD Line: 528

//  <item> SFDITEM_FIELD__TIMER0_SR_MATCH
//    <name> MATCH </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40010004) \nShows if the MATCH was hit\n0 : No_Match = The MATCH condition was not hit\n1 : Match_Hit = The MATCH condition was hit </i>
//    <combo> 
//      <loc> ( (unsigned short) TIMER0_SR ) </loc>
//      <o.8..8> MATCH
//        <0=> 0: No_Match = The MATCH condition was not hit
//        <1=> 1: Match_Hit = The MATCH condition was hit
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIMER0_SR_UN  ------------------------------------
// SVD Line: 548

//  <item> SFDITEM_FIELD__TIMER0_SR_UN
//    <name> UN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40010004) \nShows if an underflow occured. This flag is sticky\n0 : No_Underflow = No underflow occured since last clear\n1 : Underflow = A minimum of one underflow occured since last clear </i>
//    <combo> 
//      <loc> ( (unsigned short) TIMER0_SR ) </loc>
//      <o.9..9> UN
//        <0=> 0: No_Underflow = No underflow occured since last clear
//        <1=> 1: Underflow = A minimum of one underflow occured since last clear
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIMER0_SR_OV  ------------------------------------
// SVD Line: 568

//  <item> SFDITEM_FIELD__TIMER0_SR_OV
//    <name> OV </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010004) \nShows if an overflow occured. This flag is sticky\n0 : No_Overflow = No overflow occured since last clear\n1 : Overflow_occured = A minimum of one overflow occured since last clear </i>
//    <combo> 
//      <loc> ( (unsigned short) TIMER0_SR ) </loc>
//      <o.10..10> OV
//        <0=> 0: No_Overflow = No overflow occured since last clear
//        <1=> 1: Overflow_occured = A minimum of one overflow occured since last clear
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIMER0_SR_RST  -----------------------------------
// SVD Line: 588

//  <item> SFDITEM_FIELD__TIMER0_SR_RST
//    <name> RST </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40010004) \nShows if Timer is in RESET state\n0 : Ready = Timer is not in RESET state and can operate\n1 : In_Reset = Timer is in RESET state and can not operate </i>
//    <combo> 
//      <loc> ( (unsigned short) TIMER0_SR ) </loc>
//      <o.12..12> RST
//        <0=> 0: Ready = Timer is not in RESET state and can operate
//        <1=> 1: In_Reset = Timer is in RESET state and can not operate
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER0_SR_RELOAD  ----------------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__TIMER0_SR_RELOAD
//    <name> RELOAD </name>
//    <r> 
//    <i> [Bits 15..14] RO (@ 0x40010004) \nShows the currently active RELOAD Register\n0 : RELOAD0 = Reload Register number 0 is active\n1 : RELOAD1 = Reload Register number 1 is active\n2 : RELOAD2 = Reload Register number 2 is active\n3 : RELOAD3 = Reload Register number 3 is active </i>
//    <combo> 
//      <loc> ( (unsigned short) TIMER0_SR ) </loc>
//      <o.15..14> RELOAD
//        <0=> 0: RELOAD0 = Reload Register number 0 is active
//        <1=> 1: RELOAD1 = Reload Register number 1 is active
//        <2=> 2: RELOAD2 = Reload Register number 2 is active
//        <3=> 3: RELOAD3 = Reload Register number 3 is active
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: TIMER0_SR  -----------------------------------
// SVD Line: 497

//  <rtree> SFDITEM_REG__TIMER0_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40010004) Status Register </i>
//    <loc> ( (unsigned short)((TIMER0_SR >> 0) & 0xFFFF), ((TIMER0_SR = (TIMER0_SR & ~(0x700UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x700) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_SR_RUN </item>
//    <item> SFDITEM_FIELD__TIMER0_SR_MATCH </item>
//    <item> SFDITEM_FIELD__TIMER0_SR_UN </item>
//    <item> SFDITEM_FIELD__TIMER0_SR_OV </item>
//    <item> SFDITEM_FIELD__TIMER0_SR_RST </item>
//    <item> SFDITEM_FIELD__TIMER0_SR_RELOAD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIMER0_INT  -------------------------------
// SVD Line: 640

unsigned short TIMER0_INT __AT (0x40010010);



// --------------------------------  Field Item: TIMER0_INT_EN  -----------------------------------
// SVD Line: 651

//  <item> SFDITEM_FIELD__TIMER0_INT_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010010) \nInterrupt Enable\n0 : Disabled = Timer does not generate Interrupts\n1 : Enable = Timer triggers the TIMERn Interrupt </i>
//    <combo> 
//      <loc> ( (unsigned short) TIMER0_INT ) </loc>
//      <o.0..0> EN
//        <0=> 0: Disabled = Timer does not generate Interrupts
//        <1=> 1: Enable = Timer triggers the TIMERn Interrupt
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIMER0_INT_MODE  ----------------------------------
// SVD Line: 671

//  <item> SFDITEM_FIELD__TIMER0_INT_MODE
//    <name> MODE </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40010010) \nInterrupt Mode, selects on which condition the Timer should generate an Interrupt\n0 : Match = Timer generates an Interrupt when the MATCH condition is hit\n1 : Underflow = Timer generates an Interrupt when it underflows\n2 : Overflow = Timer generates an Interrupt when it overflows\n3 : Reserved - do not use\n4 : Reserved - do not use\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned short) TIMER0_INT ) </loc>
//      <o.6..4> MODE
//        <0=> 0: Match = Timer generates an Interrupt when the MATCH condition is hit
//        <1=> 1: Underflow = Timer generates an Interrupt when it underflows
//        <2=> 2: Overflow = Timer generates an Interrupt when it overflows
//        <3=> 3: 
//        <4=> 4: 
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: TIMER0_INT  -----------------------------------
// SVD Line: 640

//  <rtree> SFDITEM_REG__TIMER0_INT
//    <name> INT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40010010) Interrupt Register </i>
//    <loc> ( (unsigned short)((TIMER0_INT >> 0) & 0xFFFF), ((TIMER0_INT = (TIMER0_INT & ~(0x71UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x71) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_INT_EN </item>
//    <item> SFDITEM_FIELD__TIMER0_INT_MODE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER0_COUNT  ------------------------------
// SVD Line: 698

unsigned int TIMER0_COUNT __AT (0x40010020);



// -------------------------------  Register Item: TIMER0_COUNT  ----------------------------------
// SVD Line: 698

//  <item> SFDITEM_REG__TIMER0_COUNT
//    <name> COUNT </name>
//    <i> [Bits 31..0] RW (@ 0x40010020) The Counter Register reflects the actual Value of the Timer/Counter </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_COUNT >> 0) & 0xFFFFFFFF), ((TIMER0_COUNT = (TIMER0_COUNT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: TIMER0_MATCH  ------------------------------
// SVD Line: 709

unsigned int TIMER0_MATCH __AT (0x40010024);



// -------------------------------  Register Item: TIMER0_MATCH  ----------------------------------
// SVD Line: 709

//  <item> SFDITEM_REG__TIMER0_MATCH
//    <name> MATCH </name>
//    <i> [Bits 31..0] RW (@ 0x40010024) The Match Register stores the compare Value for the MATCH condition </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_MATCH >> 0) & 0xFFFFFFFF), ((TIMER0_MATCH = (TIMER0_MATCH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register Item Address: TIMER0_PRESCALE_RD  ---------------------------
// SVD Line: 720

unsigned int TIMER0_PRESCALE_RD __AT (0x40010028);



// ----------------------------  Register Item: TIMER0_PRESCALE_RD  -------------------------------
// SVD Line: 720

//  <item> SFDITEM_REG__TIMER0_PRESCALE_RD
//    <name> PRESCALE_RD </name>
//    <i> [Bits 31..0] RO (@ 0x40010028) The Prescale Register stores the Value for the prescaler. The cont event gets divided by this value </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_PRESCALE_RD >> 0) & 0xFFFFFFFF), ((TIMER0_PRESCALE_RD = (TIMER0_PRESCALE_RD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register Item Address: TIMER0_PRESCALE_WR  ---------------------------
// SVD Line: 731

unsigned int TIMER0_PRESCALE_WR __AT (0x40010028);



// ----------------------------  Register Item: TIMER0_PRESCALE_WR  -------------------------------
// SVD Line: 731

//  <item> SFDITEM_REG__TIMER0_PRESCALE_WR
//    <name> PRESCALE_WR </name>
//    <i> [Bits 31..0] WO (@ 0x40010028) The Prescale Register stores the Value for the prescaler. The cont event gets divided by this value </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_PRESCALE_WR >> 0) & 0xFFFFFFFF), ((TIMER0_PRESCALE_WR = (TIMER0_PRESCALE_WR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Register Array Item Address: TIMER0_RELOAD_RELOAD_RELOAD0  -------------------
// SVD Line: 743

unsigned int TIMER0_RELOAD_RELOAD_RELOAD0 __AT (0x40010050);



// --------------------  Register Array Item: TIMER0_RELOAD_RELOAD_RELOAD0  -----------------------
// SVD Line: 743

//  <item> SFDITEM_REG__TIMER0_RELOAD_RELOAD_RELOAD0
//    <name> [0] </name>
//    <i> [Bits 31..0] RW (@ 0x40010050) The Reload Register stores the Value the COUNT Register gets reloaded on a when a condition was met. </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_RELOAD_RELOAD_RELOAD0 >> 0) & 0xFFFFFFFF), ((TIMER0_RELOAD_RELOAD_RELOAD0 = (TIMER0_RELOAD_RELOAD_RELOAD0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Register Array Item Address: TIMER0_RELOAD_RELOAD_RELOAD1  -------------------
// SVD Line: 743

unsigned int TIMER0_RELOAD_RELOAD_RELOAD1 __AT (0x40010054);



// --------------------  Register Array Item: TIMER0_RELOAD_RELOAD_RELOAD1  -----------------------
// SVD Line: 743

//  <item> SFDITEM_REG__TIMER0_RELOAD_RELOAD_RELOAD1
//    <name> [1] </name>
//    <i> [Bits 31..0] RW (@ 0x40010054) The Reload Register stores the Value the COUNT Register gets reloaded on a when a condition was met. </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_RELOAD_RELOAD_RELOAD1 >> 0) & 0xFFFFFFFF), ((TIMER0_RELOAD_RELOAD_RELOAD1 = (TIMER0_RELOAD_RELOAD_RELOAD1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Register Array Item Address: TIMER0_RELOAD_RELOAD_RELOAD2  -------------------
// SVD Line: 743

unsigned int TIMER0_RELOAD_RELOAD_RELOAD2 __AT (0x40010058);



// --------------------  Register Array Item: TIMER0_RELOAD_RELOAD_RELOAD2  -----------------------
// SVD Line: 743

//  <item> SFDITEM_REG__TIMER0_RELOAD_RELOAD_RELOAD2
//    <name> [2] </name>
//    <i> [Bits 31..0] RW (@ 0x40010058) The Reload Register stores the Value the COUNT Register gets reloaded on a when a condition was met. </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_RELOAD_RELOAD_RELOAD2 >> 0) & 0xFFFFFFFF), ((TIMER0_RELOAD_RELOAD_RELOAD2 = (TIMER0_RELOAD_RELOAD_RELOAD2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Register Array Item Address: TIMER0_RELOAD_RELOAD_RELOAD3  -------------------
// SVD Line: 743

unsigned int TIMER0_RELOAD_RELOAD_RELOAD3 __AT (0x4001005C);



// --------------------  Register Array Item: TIMER0_RELOAD_RELOAD_RELOAD3  -----------------------
// SVD Line: 743

//  <item> SFDITEM_REG__TIMER0_RELOAD_RELOAD_RELOAD3
//    <name> [3] </name>
//    <i> [Bits 31..0] RW (@ 0x4001005C) The Reload Register stores the Value the COUNT Register gets reloaded on a when a condition was met. </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_RELOAD_RELOAD_RELOAD3 >> 0) & 0xFFFFFFFF), ((TIMER0_RELOAD_RELOAD_RELOAD3 = (TIMER0_RELOAD_RELOAD_RELOAD3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Array ITree: TIMER0_RELOAD  ------------------------------
// SVD Line: 743

//  <itree> SFDITEM_REG__TIMER0_RELOAD
//    <name> RELOAD </name>
//    <i> The Reload Register stores the Value the COUNT Register gets reloaded on a when a condition was met. </i>
//    <item> SFDITEM_REG__TIMER0_RELOAD_RELOAD_RELOAD0 </item>
//    <item> SFDITEM_REG__TIMER0_RELOAD_RELOAD_RELOAD1 </item>
//    <item> SFDITEM_REG__TIMER0_RELOAD_RELOAD_RELOAD2 </item>
//    <item> SFDITEM_REG__TIMER0_RELOAD_RELOAD_RELOAD3 </item>
//  </itree>
//  


// ---------------------------------  Peripheral View: TIMER0  ------------------------------------
// SVD Line: 66

//  <view> TIMER0
//    <name> TIMER0 </name>
//    <item> SFDITEM_REG__TIMER0_CR </item>
//    <item> SFDITEM_REG__TIMER0_SR </item>
//    <item> SFDITEM_REG__TIMER0_INT </item>
//    <item> SFDITEM_REG__TIMER0_COUNT </item>
//    <item> SFDITEM_REG__TIMER0_MATCH </item>
//    <item> SFDITEM_REG__TIMER0_PRESCALE_RD </item>
//    <item> SFDITEM_REG__TIMER0_PRESCALE_WR </item>
//    <item> SFDITEM_REG__TIMER0_RELOAD </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIMER1_CR  --------------------------------
// SVD Line: 89

unsigned int TIMER1_CR __AT (0x40010100);



// --------------------------------  Field Item: TIMER1_CR_EN  ------------------------------------
// SVD Line: 100

//  <item> SFDITEM_FIELD__TIMER1_CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010100) \nEnable\n0 : Disable = Timer is disabled and does not operate\n1 : Enable = Timer is enabled and can operate </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER1_CR ) </loc>
//      <o.0..0> EN
//        <0=> 0: Disable = Timer is disabled and does not operate
//        <1=> 1: Enable = Timer is enabled and can operate
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIMER1_CR_RST  -----------------------------------
// SVD Line: 120

//  <item> SFDITEM_FIELD__TIMER1_CR_RST
//    <name> RST </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40010100) \nReset Timer\n0 : No_Action = Write as ZERO if necessary\n1 : Reset_Timer = Reset the Timer </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER1_CR ) </loc>
//      <o.1..1> RST
//        <0=> 0: No_Action = Write as ZERO if necessary
//        <1=> 1: Reset_Timer = Reset the Timer
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIMER1_CR_CNT  -----------------------------------
// SVD Line: 140

//  <item> SFDITEM_FIELD__TIMER1_CR_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40010100) \nCounting direction\n0 : Count_UP = Timer Counts UO and wraps, if no STOP condition is set\n1 : Count_DOWN = Timer Counts DOWN and wraps, if no STOP condition is set\n2 : Toggle = Timer Counts up to MAX, then DOWN to ZERO, if no STOP condition is set\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER1_CR ) </loc>
//      <o.3..2> CNT
//        <0=> 0: Count_UP = Timer Counts UO and wraps, if no STOP condition is set
//        <1=> 1: Count_DOWN = Timer Counts DOWN and wraps, if no STOP condition is set
//        <2=> 2: Toggle = Timer Counts up to MAX, then DOWN to ZERO, if no STOP condition is set
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIMER1_CR_MODE  -----------------------------------
// SVD Line: 165

//  <item> SFDITEM_FIELD__TIMER1_CR_MODE
//    <name> MODE </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40010100) \nOperation Mode\n0 : Continous = Timer runs continously\n1 : Single_ZERO_MAX = Timer counts to 0x00 or 0xFFFFFFFF (depending on CNT) and stops\n2 : Single_MATCH = Timer counts to the Value of MATCH Register and stops\n3 : Reload_ZERO_MAX = Timer counts to 0x00 or 0xFFFFFFFF (depending on CNT), loads the RELOAD Value and continues\n4 : Reload_MATCH = Timer counts to the Value of MATCH Register, loads the RELOAD Value and continues\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER1_CR ) </loc>
//      <o.6..4> MODE
//        <0=> 0: Continous = Timer runs continously
//        <1=> 1: Single_ZERO_MAX = Timer counts to 0x00 or 0xFFFFFFFF (depending on CNT) and stops
//        <2=> 2: Single_MATCH = Timer counts to the Value of MATCH Register and stops
//        <3=> 3: Reload_ZERO_MAX = Timer counts to 0x00 or 0xFFFFFFFF (depending on CNT), loads the RELOAD Value and continues
//        <4=> 4: Reload_MATCH = Timer counts to the Value of MATCH Register, loads the RELOAD Value and continues
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIMER1_CR_PSC  -----------------------------------
// SVD Line: 200

//  <item> SFDITEM_FIELD__TIMER1_CR_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010100) \nUse Prescaler\n0 : Disabled = Prescaler is not used\n1 : Enabled = Prescaler is used as divider </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER1_CR ) </loc>
//      <o.7..7> PSC
//        <0=> 0: Disabled = Prescaler is not used
//        <1=> 1: Enabled = Prescaler is used as divider
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER1_CR_CNTSRC  ----------------------------------
// SVD Line: 220

//  <item> SFDITEM_FIELD__TIMER1_CR_CNTSRC
//    <name> CNTSRC </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40010100) \nTimer / Counter Source Divider\n0 : CAP_SRC = Capture Source is used directly\n1 : CAP_SRC_div2 = Capture Source is divided by 2\n2 : CAP_SRC_div4 = Capture Source is divided by 4\n3 : CAP_SRC_div8 = Capture Source is divided by 8\n4 : CAP_SRC_div16 = Capture Source is divided by 16\n5 : CAP_SRC_div32 = Capture Source is divided by 32\n6 : CAP_SRC_div64 = Capture Source is divided by 64\n7 : CAP_SRC_div128 = Capture Source is divided by 128\n8 : CAP_SRC_div256 = Capture Source is divided by 256\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER1_CR ) </loc>
//      <o.11..8> CNTSRC
//        <0=> 0: CAP_SRC = Capture Source is used directly
//        <1=> 1: CAP_SRC_div2 = Capture Source is divided by 2
//        <2=> 2: CAP_SRC_div4 = Capture Source is divided by 4
//        <3=> 3: CAP_SRC_div8 = Capture Source is divided by 8
//        <4=> 4: CAP_SRC_div16 = Capture Source is divided by 16
//        <5=> 5: CAP_SRC_div32 = Capture Source is divided by 32
//        <6=> 6: CAP_SRC_div64 = Capture Source is divided by 64
//        <7=> 7: CAP_SRC_div128 = Capture Source is divided by 128
//        <8=> 8: CAP_SRC_div256 = Capture Source is divided by 256
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER1_CR_CAPSRC  ----------------------------------
// SVD Line: 275

//  <item> SFDITEM_FIELD__TIMER1_CR_CAPSRC
//    <name> CAPSRC </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40010100) \nTimer / Counter Capture Source\n0 : CClk = Core Clock\n1 : GPIOA_0 = GPIO A, PIN 0\n2 : GPIOA_1 = GPIO A, PIN 1\n3 : GPIOA_2 = GPIO A, PIN 2\n4 : GPIOA_3 = GPIO A, PIN 3\n5 : GPIOA_4 = GPIO A, PIN 4\n6 : GPIOA_5 = GPIO A, PIN 5\n7 : GPIOA_6 = GPIO A, PIN 6\n8 : GPIOA_7 = GPIO A, PIN 7\n9 : GPIOB_0 = GPIO B, PIN 0\n10 : GPIOB_1 = GPIO B, PIN 1\n11 : GPIOB_2 = GPIO B, PIN 2\n12 : GPIOB_3 = GPIO B, PIN 3\n13 : GPIOC_0 = GPIO C, PIN 0\n14 : GPIOC_5 = GPIO C, PIN 1\n15 : GPIOC_6 = GPIO C, PIN 2 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER1_CR ) </loc>
//      <o.15..12> CAPSRC
//        <0=> 0: CClk = Core Clock
//        <1=> 1: GPIOA_0 = GPIO A, PIN 0
//        <2=> 2: GPIOA_1 = GPIO A, PIN 1
//        <3=> 3: GPIOA_2 = GPIO A, PIN 2
//        <4=> 4: GPIOA_3 = GPIO A, PIN 3
//        <5=> 5: GPIOA_4 = GPIO A, PIN 4
//        <6=> 6: GPIOA_5 = GPIO A, PIN 5
//        <7=> 7: GPIOA_6 = GPIO A, PIN 6
//        <8=> 8: GPIOA_7 = GPIO A, PIN 7
//        <9=> 9: GPIOB_0 = GPIO B, PIN 0
//        <10=> 10: GPIOB_1 = GPIO B, PIN 1
//        <11=> 11: GPIOB_2 = GPIO B, PIN 2
//        <12=> 12: GPIOB_3 = GPIO B, PIN 3
//        <13=> 13: GPIOC_0 = GPIO C, PIN 0
//        <14=> 14: GPIOC_5 = GPIO C, PIN 1
//        <15=> 15: GPIOC_6 = GPIO C, PIN 2
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER1_CR_CAPEDGE  ---------------------------------
// SVD Line: 365

//  <item> SFDITEM_FIELD__TIMER1_CR_CAPEDGE
//    <name> CAPEDGE </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40010100) \nCapture Edge, select which Edge should result in a counter increment or decrement\n0 : RISING = Only rising edges result in a counter increment or decrement\n1 : FALLING = Only falling edges result in a counter increment or decrement\n2 : BOTH = Rising and falling edges result in a counter increment or decrement\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER1_CR ) </loc>
//      <o.17..16> CAPEDGE
//        <0=> 0: RISING = Only rising edges result in a counter increment or decrement
//        <1=> 1: FALLING = Only falling edges result in a counter increment or decrement
//        <2=> 2: BOTH = Rising and falling edges result in a counter increment or decrement
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER1_CR_TRGEXT  ----------------------------------
// SVD Line: 390

//  <item> SFDITEM_FIELD__TIMER1_CR_TRGEXT
//    <name> TRGEXT </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40010100) \nTriggers an other Peripheral\n0 : NONE = No Trigger is emitted\n1 : DMA1 = DMA Controller 1 is triggered, dependant on MODE\n2 : DMA2 = DMA Controller 2 is triggered, dependant on MODE\n3 : UART = UART is triggered, dependant on MODE </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER1_CR ) </loc>
//      <o.21..20> TRGEXT
//        <0=> 0: NONE = No Trigger is emitted
//        <1=> 1: DMA1 = DMA Controller 1 is triggered, dependant on MODE
//        <2=> 2: DMA2 = DMA Controller 2 is triggered, dependant on MODE
//        <3=> 3: UART = UART is triggered, dependant on MODE
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER1_CR_RELOAD  ----------------------------------
// SVD Line: 420

//  <item> SFDITEM_FIELD__TIMER1_CR_RELOAD
//    <name> RELOAD </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40010100) \nSelect RELOAD Register n to reload Timer on condition\n0 : RELOAD0 = Selects Reload Register number 0\n1 : RELOAD1 = Selects Reload Register number 1\n2 : RELOAD2 = Selects Reload Register number 2\n3 : RELOAD3 = Selects Reload Register number 3 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER1_CR ) </loc>
//      <o.25..24> RELOAD
//        <0=> 0: RELOAD0 = Selects Reload Register number 0
//        <1=> 1: RELOAD1 = Selects Reload Register number 1
//        <2=> 2: RELOAD2 = Selects Reload Register number 2
//        <3=> 3: RELOAD3 = Selects Reload Register number 3
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIMER1_CR_IDR  -----------------------------------
// SVD Line: 450

//  <item> SFDITEM_FIELD__TIMER1_CR_IDR
//    <name> IDR </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40010100) \nSelects, if Reload Register number is incremented, decremented or not modified\n0 : KEEP = Reload Register number does not change automatically\n1 : INCREMENT = Reload Register number is incremented on each match\n2 : DECREMENT = Reload Register number is decremented on each match\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER1_CR ) </loc>
//      <o.27..26> IDR
//        <0=> 0: KEEP = Reload Register number does not change automatically
//        <1=> 1: INCREMENT = Reload Register number is incremented on each match
//        <2=> 2: DECREMENT = Reload Register number is decremented on each match
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: TIMER1_CR_S  ------------------------------------
// SVD Line: 475

//  <item> SFDITEM_FIELD__TIMER1_CR_S
//    <name> S </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40010100) \nStarts and Stops the Timer / Counter\n0 : STOP = Timer / Counter is stopped\n1 : START = Timer / Counter is started </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER1_CR ) </loc>
//      <o.31..31> S
//        <0=> 0: STOP = Timer / Counter is stopped
//        <1=> 1: START = Timer / Counter is started
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: TIMER1_CR  -----------------------------------
// SVD Line: 89

//  <rtree> SFDITEM_REG__TIMER1_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010100) Control Register </i>
//    <loc> ( (unsigned int)((TIMER1_CR >> 0) & 0xFFFFFFFF), ((TIMER1_CR = (TIMER1_CR & ~(0x8F33FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x8F33FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_CR_EN </item>
//    <item> SFDITEM_FIELD__TIMER1_CR_RST </item>
//    <item> SFDITEM_FIELD__TIMER1_CR_CNT </item>
//    <item> SFDITEM_FIELD__TIMER1_CR_MODE </item>
//    <item> SFDITEM_FIELD__TIMER1_CR_PSC </item>
//    <item> SFDITEM_FIELD__TIMER1_CR_CNTSRC </item>
//    <item> SFDITEM_FIELD__TIMER1_CR_CAPSRC </item>
//    <item> SFDITEM_FIELD__TIMER1_CR_CAPEDGE </item>
//    <item> SFDITEM_FIELD__TIMER1_CR_TRGEXT </item>
//    <item> SFDITEM_FIELD__TIMER1_CR_RELOAD </item>
//    <item> SFDITEM_FIELD__TIMER1_CR_IDR </item>
//    <item> SFDITEM_FIELD__TIMER1_CR_S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIMER1_SR  --------------------------------
// SVD Line: 497

unsigned short TIMER1_SR __AT (0x40010104);



// --------------------------------  Field Item: TIMER1_SR_RUN  -----------------------------------
// SVD Line: 508

//  <item> SFDITEM_FIELD__TIMER1_SR_RUN
//    <name> RUN </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40010104) \nShows if Timer is running or not\n0 : Stopped = Timer is not running\n1 : Running = Timer is running </i>
//    <combo> 
//      <loc> ( (unsigned short) TIMER1_SR ) </loc>
//      <o.0..0> RUN
//        <0=> 0: Stopped = Timer is not running
//        <1=> 1: Running = Timer is running
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIMER1_SR_MATCH  ----------------------------------
// SVD Line: 528

//  <item> SFDITEM_FIELD__TIMER1_SR_MATCH
//    <name> MATCH </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40010104) \nShows if the MATCH was hit\n0 : No_Match = The MATCH condition was not hit\n1 : Match_Hit = The MATCH condition was hit </i>
//    <combo> 
//      <loc> ( (unsigned short) TIMER1_SR ) </loc>
//      <o.8..8> MATCH
//        <0=> 0: No_Match = The MATCH condition was not hit
//        <1=> 1: Match_Hit = The MATCH condition was hit
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIMER1_SR_UN  ------------------------------------
// SVD Line: 548

//  <item> SFDITEM_FIELD__TIMER1_SR_UN
//    <name> UN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40010104) \nShows if an underflow occured. This flag is sticky\n0 : No_Underflow = No underflow occured since last clear\n1 : Underflow = A minimum of one underflow occured since last clear </i>
//    <combo> 
//      <loc> ( (unsigned short) TIMER1_SR ) </loc>
//      <o.9..9> UN
//        <0=> 0: No_Underflow = No underflow occured since last clear
//        <1=> 1: Underflow = A minimum of one underflow occured since last clear
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIMER1_SR_OV  ------------------------------------
// SVD Line: 568

//  <item> SFDITEM_FIELD__TIMER1_SR_OV
//    <name> OV </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010104) \nShows if an overflow occured. This flag is sticky\n0 : No_Overflow = No overflow occured since last clear\n1 : Overflow_occured = A minimum of one overflow occured since last clear </i>
//    <combo> 
//      <loc> ( (unsigned short) TIMER1_SR ) </loc>
//      <o.10..10> OV
//        <0=> 0: No_Overflow = No overflow occured since last clear
//        <1=> 1: Overflow_occured = A minimum of one overflow occured since last clear
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIMER1_SR_RST  -----------------------------------
// SVD Line: 588

//  <item> SFDITEM_FIELD__TIMER1_SR_RST
//    <name> RST </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40010104) \nShows if Timer is in RESET state\n0 : Ready = Timer is not in RESET state and can operate\n1 : In_Reset = Timer is in RESET state and can not operate </i>
//    <combo> 
//      <loc> ( (unsigned short) TIMER1_SR ) </loc>
//      <o.12..12> RST
//        <0=> 0: Ready = Timer is not in RESET state and can operate
//        <1=> 1: In_Reset = Timer is in RESET state and can not operate
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER1_SR_RELOAD  ----------------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__TIMER1_SR_RELOAD
//    <name> RELOAD </name>
//    <r> 
//    <i> [Bits 15..14] RO (@ 0x40010104) \nShows the currently active RELOAD Register\n0 : RELOAD0 = Reload Register number 0 is active\n1 : RELOAD1 = Reload Register number 1 is active\n2 : RELOAD2 = Reload Register number 2 is active\n3 : RELOAD3 = Reload Register number 3 is active </i>
//    <combo> 
//      <loc> ( (unsigned short) TIMER1_SR ) </loc>
//      <o.15..14> RELOAD
//        <0=> 0: RELOAD0 = Reload Register number 0 is active
//        <1=> 1: RELOAD1 = Reload Register number 1 is active
//        <2=> 2: RELOAD2 = Reload Register number 2 is active
//        <3=> 3: RELOAD3 = Reload Register number 3 is active
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: TIMER1_SR  -----------------------------------
// SVD Line: 497

//  <rtree> SFDITEM_REG__TIMER1_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40010104) Status Register </i>
//    <loc> ( (unsigned short)((TIMER1_SR >> 0) & 0xFFFF), ((TIMER1_SR = (TIMER1_SR & ~(0x700UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x700) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_SR_RUN </item>
//    <item> SFDITEM_FIELD__TIMER1_SR_MATCH </item>
//    <item> SFDITEM_FIELD__TIMER1_SR_UN </item>
//    <item> SFDITEM_FIELD__TIMER1_SR_OV </item>
//    <item> SFDITEM_FIELD__TIMER1_SR_RST </item>
//    <item> SFDITEM_FIELD__TIMER1_SR_RELOAD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIMER1_INT  -------------------------------
// SVD Line: 640

unsigned short TIMER1_INT __AT (0x40010110);



// --------------------------------  Field Item: TIMER1_INT_EN  -----------------------------------
// SVD Line: 651

//  <item> SFDITEM_FIELD__TIMER1_INT_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010110) \nInterrupt Enable\n0 : Disabled = Timer does not generate Interrupts\n1 : Enable = Timer triggers the TIMERn Interrupt </i>
//    <combo> 
//      <loc> ( (unsigned short) TIMER1_INT ) </loc>
//      <o.0..0> EN
//        <0=> 0: Disabled = Timer does not generate Interrupts
//        <1=> 1: Enable = Timer triggers the TIMERn Interrupt
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIMER1_INT_MODE  ----------------------------------
// SVD Line: 671

//  <item> SFDITEM_FIELD__TIMER1_INT_MODE
//    <name> MODE </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40010110) \nInterrupt Mode, selects on which condition the Timer should generate an Interrupt\n0 : Match = Timer generates an Interrupt when the MATCH condition is hit\n1 : Underflow = Timer generates an Interrupt when it underflows\n2 : Overflow = Timer generates an Interrupt when it overflows\n3 : Reserved - do not use\n4 : Reserved - do not use\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned short) TIMER1_INT ) </loc>
//      <o.6..4> MODE
//        <0=> 0: Match = Timer generates an Interrupt when the MATCH condition is hit
//        <1=> 1: Underflow = Timer generates an Interrupt when it underflows
//        <2=> 2: Overflow = Timer generates an Interrupt when it overflows
//        <3=> 3: 
//        <4=> 4: 
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: TIMER1_INT  -----------------------------------
// SVD Line: 640

//  <rtree> SFDITEM_REG__TIMER1_INT
//    <name> INT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40010110) Interrupt Register </i>
//    <loc> ( (unsigned short)((TIMER1_INT >> 0) & 0xFFFF), ((TIMER1_INT = (TIMER1_INT & ~(0x71UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x71) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_INT_EN </item>
//    <item> SFDITEM_FIELD__TIMER1_INT_MODE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER1_COUNT  ------------------------------
// SVD Line: 698

unsigned int TIMER1_COUNT __AT (0x40010120);



// -------------------------------  Register Item: TIMER1_COUNT  ----------------------------------
// SVD Line: 698

//  <item> SFDITEM_REG__TIMER1_COUNT
//    <name> COUNT </name>
//    <i> [Bits 31..0] RW (@ 0x40010120) The Counter Register reflects the actual Value of the Timer/Counter </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_COUNT >> 0) & 0xFFFFFFFF), ((TIMER1_COUNT = (TIMER1_COUNT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: TIMER1_MATCH  ------------------------------
// SVD Line: 709

unsigned int TIMER1_MATCH __AT (0x40010124);



// -------------------------------  Register Item: TIMER1_MATCH  ----------------------------------
// SVD Line: 709

//  <item> SFDITEM_REG__TIMER1_MATCH
//    <name> MATCH </name>
//    <i> [Bits 31..0] RW (@ 0x40010124) The Match Register stores the compare Value for the MATCH condition </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_MATCH >> 0) & 0xFFFFFFFF), ((TIMER1_MATCH = (TIMER1_MATCH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register Item Address: TIMER1_PRESCALE_RD  ---------------------------
// SVD Line: 720

unsigned int TIMER1_PRESCALE_RD __AT (0x40010128);



// ----------------------------  Register Item: TIMER1_PRESCALE_RD  -------------------------------
// SVD Line: 720

//  <item> SFDITEM_REG__TIMER1_PRESCALE_RD
//    <name> PRESCALE_RD </name>
//    <i> [Bits 31..0] RO (@ 0x40010128) The Prescale Register stores the Value for the prescaler. The cont event gets divided by this value </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_PRESCALE_RD >> 0) & 0xFFFFFFFF), ((TIMER1_PRESCALE_RD = (TIMER1_PRESCALE_RD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register Item Address: TIMER1_PRESCALE_WR  ---------------------------
// SVD Line: 731

unsigned int TIMER1_PRESCALE_WR __AT (0x40010128);



// ----------------------------  Register Item: TIMER1_PRESCALE_WR  -------------------------------
// SVD Line: 731

//  <item> SFDITEM_REG__TIMER1_PRESCALE_WR
//    <name> PRESCALE_WR </name>
//    <i> [Bits 31..0] WO (@ 0x40010128) The Prescale Register stores the Value for the prescaler. The cont event gets divided by this value </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_PRESCALE_WR >> 0) & 0xFFFFFFFF), ((TIMER1_PRESCALE_WR = (TIMER1_PRESCALE_WR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Register Array Item Address: TIMER1_RELOAD_RELOAD_RELOAD0  -------------------
// SVD Line: 743

unsigned int TIMER1_RELOAD_RELOAD_RELOAD0 __AT (0x40010150);



// --------------------  Register Array Item: TIMER1_RELOAD_RELOAD_RELOAD0  -----------------------
// SVD Line: 743

//  <item> SFDITEM_REG__TIMER1_RELOAD_RELOAD_RELOAD0
//    <name> [0] </name>
//    <i> [Bits 31..0] RW (@ 0x40010150) The Reload Register stores the Value the COUNT Register gets reloaded on a when a condition was met. </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_RELOAD_RELOAD_RELOAD0 >> 0) & 0xFFFFFFFF), ((TIMER1_RELOAD_RELOAD_RELOAD0 = (TIMER1_RELOAD_RELOAD_RELOAD0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Register Array Item Address: TIMER1_RELOAD_RELOAD_RELOAD1  -------------------
// SVD Line: 743

unsigned int TIMER1_RELOAD_RELOAD_RELOAD1 __AT (0x40010154);



// --------------------  Register Array Item: TIMER1_RELOAD_RELOAD_RELOAD1  -----------------------
// SVD Line: 743

//  <item> SFDITEM_REG__TIMER1_RELOAD_RELOAD_RELOAD1
//    <name> [1] </name>
//    <i> [Bits 31..0] RW (@ 0x40010154) The Reload Register stores the Value the COUNT Register gets reloaded on a when a condition was met. </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_RELOAD_RELOAD_RELOAD1 >> 0) & 0xFFFFFFFF), ((TIMER1_RELOAD_RELOAD_RELOAD1 = (TIMER1_RELOAD_RELOAD_RELOAD1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Register Array Item Address: TIMER1_RELOAD_RELOAD_RELOAD2  -------------------
// SVD Line: 743

unsigned int TIMER1_RELOAD_RELOAD_RELOAD2 __AT (0x40010158);



// --------------------  Register Array Item: TIMER1_RELOAD_RELOAD_RELOAD2  -----------------------
// SVD Line: 743

//  <item> SFDITEM_REG__TIMER1_RELOAD_RELOAD_RELOAD2
//    <name> [2] </name>
//    <i> [Bits 31..0] RW (@ 0x40010158) The Reload Register stores the Value the COUNT Register gets reloaded on a when a condition was met. </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_RELOAD_RELOAD_RELOAD2 >> 0) & 0xFFFFFFFF), ((TIMER1_RELOAD_RELOAD_RELOAD2 = (TIMER1_RELOAD_RELOAD_RELOAD2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Register Array Item Address: TIMER1_RELOAD_RELOAD_RELOAD3  -------------------
// SVD Line: 743

unsigned int TIMER1_RELOAD_RELOAD_RELOAD3 __AT (0x4001015C);



// --------------------  Register Array Item: TIMER1_RELOAD_RELOAD_RELOAD3  -----------------------
// SVD Line: 743

//  <item> SFDITEM_REG__TIMER1_RELOAD_RELOAD_RELOAD3
//    <name> [3] </name>
//    <i> [Bits 31..0] RW (@ 0x4001015C) The Reload Register stores the Value the COUNT Register gets reloaded on a when a condition was met. </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_RELOAD_RELOAD_RELOAD3 >> 0) & 0xFFFFFFFF), ((TIMER1_RELOAD_RELOAD_RELOAD3 = (TIMER1_RELOAD_RELOAD_RELOAD3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Array ITree: TIMER1_RELOAD  ------------------------------
// SVD Line: 743

//  <itree> SFDITEM_REG__TIMER1_RELOAD
//    <name> RELOAD </name>
//    <i> The Reload Register stores the Value the COUNT Register gets reloaded on a when a condition was met. </i>
//    <item> SFDITEM_REG__TIMER1_RELOAD_RELOAD_RELOAD0 </item>
//    <item> SFDITEM_REG__TIMER1_RELOAD_RELOAD_RELOAD1 </item>
//    <item> SFDITEM_REG__TIMER1_RELOAD_RELOAD_RELOAD2 </item>
//    <item> SFDITEM_REG__TIMER1_RELOAD_RELOAD_RELOAD3 </item>
//  </itree>
//  


// ---------------------------------  Peripheral View: TIMER1  ------------------------------------
// SVD Line: 758

//  <view> TIMER1
//    <name> TIMER1 </name>
//    <item> SFDITEM_REG__TIMER1_CR </item>
//    <item> SFDITEM_REG__TIMER1_SR </item>
//    <item> SFDITEM_REG__TIMER1_INT </item>
//    <item> SFDITEM_REG__TIMER1_COUNT </item>
//    <item> SFDITEM_REG__TIMER1_MATCH </item>
//    <item> SFDITEM_REG__TIMER1_PRESCALE_RD </item>
//    <item> SFDITEM_REG__TIMER1_PRESCALE_WR </item>
//    <item> SFDITEM_REG__TIMER1_RELOAD </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIMER2_CR  --------------------------------
// SVD Line: 89

unsigned int TIMER2_CR __AT (0x40010200);



// --------------------------------  Field Item: TIMER2_CR_EN  ------------------------------------
// SVD Line: 100

//  <item> SFDITEM_FIELD__TIMER2_CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010200) \nEnable\n0 : Disable = Timer is disabled and does not operate\n1 : Enable = Timer is enabled and can operate </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER2_CR ) </loc>
//      <o.0..0> EN
//        <0=> 0: Disable = Timer is disabled and does not operate
//        <1=> 1: Enable = Timer is enabled and can operate
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIMER2_CR_RST  -----------------------------------
// SVD Line: 120

//  <item> SFDITEM_FIELD__TIMER2_CR_RST
//    <name> RST </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40010200) \nReset Timer\n0 : No_Action = Write as ZERO if necessary\n1 : Reset_Timer = Reset the Timer </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER2_CR ) </loc>
//      <o.1..1> RST
//        <0=> 0: No_Action = Write as ZERO if necessary
//        <1=> 1: Reset_Timer = Reset the Timer
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIMER2_CR_CNT  -----------------------------------
// SVD Line: 140

//  <item> SFDITEM_FIELD__TIMER2_CR_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40010200) \nCounting direction\n0 : Count_UP = Timer Counts UO and wraps, if no STOP condition is set\n1 : Count_DOWN = Timer Counts DOWN and wraps, if no STOP condition is set\n2 : Toggle = Timer Counts up to MAX, then DOWN to ZERO, if no STOP condition is set\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER2_CR ) </loc>
//      <o.3..2> CNT
//        <0=> 0: Count_UP = Timer Counts UO and wraps, if no STOP condition is set
//        <1=> 1: Count_DOWN = Timer Counts DOWN and wraps, if no STOP condition is set
//        <2=> 2: Toggle = Timer Counts up to MAX, then DOWN to ZERO, if no STOP condition is set
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIMER2_CR_MODE  -----------------------------------
// SVD Line: 165

//  <item> SFDITEM_FIELD__TIMER2_CR_MODE
//    <name> MODE </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40010200) \nOperation Mode\n0 : Continous = Timer runs continously\n1 : Single_ZERO_MAX = Timer counts to 0x00 or 0xFFFFFFFF (depending on CNT) and stops\n2 : Single_MATCH = Timer counts to the Value of MATCH Register and stops\n3 : Reload_ZERO_MAX = Timer counts to 0x00 or 0xFFFFFFFF (depending on CNT), loads the RELOAD Value and continues\n4 : Reload_MATCH = Timer counts to the Value of MATCH Register, loads the RELOAD Value and continues\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER2_CR ) </loc>
//      <o.6..4> MODE
//        <0=> 0: Continous = Timer runs continously
//        <1=> 1: Single_ZERO_MAX = Timer counts to 0x00 or 0xFFFFFFFF (depending on CNT) and stops
//        <2=> 2: Single_MATCH = Timer counts to the Value of MATCH Register and stops
//        <3=> 3: Reload_ZERO_MAX = Timer counts to 0x00 or 0xFFFFFFFF (depending on CNT), loads the RELOAD Value and continues
//        <4=> 4: Reload_MATCH = Timer counts to the Value of MATCH Register, loads the RELOAD Value and continues
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIMER2_CR_PSC  -----------------------------------
// SVD Line: 200

//  <item> SFDITEM_FIELD__TIMER2_CR_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010200) \nUse Prescaler\n0 : Disabled = Prescaler is not used\n1 : Enabled = Prescaler is used as divider </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER2_CR ) </loc>
//      <o.7..7> PSC
//        <0=> 0: Disabled = Prescaler is not used
//        <1=> 1: Enabled = Prescaler is used as divider
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER2_CR_CNTSRC  ----------------------------------
// SVD Line: 220

//  <item> SFDITEM_FIELD__TIMER2_CR_CNTSRC
//    <name> CNTSRC </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40010200) \nTimer / Counter Source Divider\n0 : CAP_SRC = Capture Source is used directly\n1 : CAP_SRC_div2 = Capture Source is divided by 2\n2 : CAP_SRC_div4 = Capture Source is divided by 4\n3 : CAP_SRC_div8 = Capture Source is divided by 8\n4 : CAP_SRC_div16 = Capture Source is divided by 16\n5 : CAP_SRC_div32 = Capture Source is divided by 32\n6 : CAP_SRC_div64 = Capture Source is divided by 64\n7 : CAP_SRC_div128 = Capture Source is divided by 128\n8 : CAP_SRC_div256 = Capture Source is divided by 256\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER2_CR ) </loc>
//      <o.11..8> CNTSRC
//        <0=> 0: CAP_SRC = Capture Source is used directly
//        <1=> 1: CAP_SRC_div2 = Capture Source is divided by 2
//        <2=> 2: CAP_SRC_div4 = Capture Source is divided by 4
//        <3=> 3: CAP_SRC_div8 = Capture Source is divided by 8
//        <4=> 4: CAP_SRC_div16 = Capture Source is divided by 16
//        <5=> 5: CAP_SRC_div32 = Capture Source is divided by 32
//        <6=> 6: CAP_SRC_div64 = Capture Source is divided by 64
//        <7=> 7: CAP_SRC_div128 = Capture Source is divided by 128
//        <8=> 8: CAP_SRC_div256 = Capture Source is divided by 256
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER2_CR_CAPSRC  ----------------------------------
// SVD Line: 275

//  <item> SFDITEM_FIELD__TIMER2_CR_CAPSRC
//    <name> CAPSRC </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40010200) \nTimer / Counter Capture Source\n0 : CClk = Core Clock\n1 : GPIOA_0 = GPIO A, PIN 0\n2 : GPIOA_1 = GPIO A, PIN 1\n3 : GPIOA_2 = GPIO A, PIN 2\n4 : GPIOA_3 = GPIO A, PIN 3\n5 : GPIOA_4 = GPIO A, PIN 4\n6 : GPIOA_5 = GPIO A, PIN 5\n7 : GPIOA_6 = GPIO A, PIN 6\n8 : GPIOA_7 = GPIO A, PIN 7\n9 : GPIOB_0 = GPIO B, PIN 0\n10 : GPIOB_1 = GPIO B, PIN 1\n11 : GPIOB_2 = GPIO B, PIN 2\n12 : GPIOB_3 = GPIO B, PIN 3\n13 : GPIOC_0 = GPIO C, PIN 0\n14 : GPIOC_5 = GPIO C, PIN 1\n15 : GPIOC_6 = GPIO C, PIN 2 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER2_CR ) </loc>
//      <o.15..12> CAPSRC
//        <0=> 0: CClk = Core Clock
//        <1=> 1: GPIOA_0 = GPIO A, PIN 0
//        <2=> 2: GPIOA_1 = GPIO A, PIN 1
//        <3=> 3: GPIOA_2 = GPIO A, PIN 2
//        <4=> 4: GPIOA_3 = GPIO A, PIN 3
//        <5=> 5: GPIOA_4 = GPIO A, PIN 4
//        <6=> 6: GPIOA_5 = GPIO A, PIN 5
//        <7=> 7: GPIOA_6 = GPIO A, PIN 6
//        <8=> 8: GPIOA_7 = GPIO A, PIN 7
//        <9=> 9: GPIOB_0 = GPIO B, PIN 0
//        <10=> 10: GPIOB_1 = GPIO B, PIN 1
//        <11=> 11: GPIOB_2 = GPIO B, PIN 2
//        <12=> 12: GPIOB_3 = GPIO B, PIN 3
//        <13=> 13: GPIOC_0 = GPIO C, PIN 0
//        <14=> 14: GPIOC_5 = GPIO C, PIN 1
//        <15=> 15: GPIOC_6 = GPIO C, PIN 2
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER2_CR_CAPEDGE  ---------------------------------
// SVD Line: 365

//  <item> SFDITEM_FIELD__TIMER2_CR_CAPEDGE
//    <name> CAPEDGE </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40010200) \nCapture Edge, select which Edge should result in a counter increment or decrement\n0 : RISING = Only rising edges result in a counter increment or decrement\n1 : FALLING = Only falling edges result in a counter increment or decrement\n2 : BOTH = Rising and falling edges result in a counter increment or decrement\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER2_CR ) </loc>
//      <o.17..16> CAPEDGE
//        <0=> 0: RISING = Only rising edges result in a counter increment or decrement
//        <1=> 1: FALLING = Only falling edges result in a counter increment or decrement
//        <2=> 2: BOTH = Rising and falling edges result in a counter increment or decrement
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER2_CR_TRGEXT  ----------------------------------
// SVD Line: 390

//  <item> SFDITEM_FIELD__TIMER2_CR_TRGEXT
//    <name> TRGEXT </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40010200) \nTriggers an other Peripheral\n0 : NONE = No Trigger is emitted\n1 : DMA1 = DMA Controller 1 is triggered, dependant on MODE\n2 : DMA2 = DMA Controller 2 is triggered, dependant on MODE\n3 : UART = UART is triggered, dependant on MODE </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER2_CR ) </loc>
//      <o.21..20> TRGEXT
//        <0=> 0: NONE = No Trigger is emitted
//        <1=> 1: DMA1 = DMA Controller 1 is triggered, dependant on MODE
//        <2=> 2: DMA2 = DMA Controller 2 is triggered, dependant on MODE
//        <3=> 3: UART = UART is triggered, dependant on MODE
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER2_CR_RELOAD  ----------------------------------
// SVD Line: 420

//  <item> SFDITEM_FIELD__TIMER2_CR_RELOAD
//    <name> RELOAD </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40010200) \nSelect RELOAD Register n to reload Timer on condition\n0 : RELOAD0 = Selects Reload Register number 0\n1 : RELOAD1 = Selects Reload Register number 1\n2 : RELOAD2 = Selects Reload Register number 2\n3 : RELOAD3 = Selects Reload Register number 3 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER2_CR ) </loc>
//      <o.25..24> RELOAD
//        <0=> 0: RELOAD0 = Selects Reload Register number 0
//        <1=> 1: RELOAD1 = Selects Reload Register number 1
//        <2=> 2: RELOAD2 = Selects Reload Register number 2
//        <3=> 3: RELOAD3 = Selects Reload Register number 3
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIMER2_CR_IDR  -----------------------------------
// SVD Line: 450

//  <item> SFDITEM_FIELD__TIMER2_CR_IDR
//    <name> IDR </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40010200) \nSelects, if Reload Register number is incremented, decremented or not modified\n0 : KEEP = Reload Register number does not change automatically\n1 : INCREMENT = Reload Register number is incremented on each match\n2 : DECREMENT = Reload Register number is decremented on each match\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER2_CR ) </loc>
//      <o.27..26> IDR
//        <0=> 0: KEEP = Reload Register number does not change automatically
//        <1=> 1: INCREMENT = Reload Register number is incremented on each match
//        <2=> 2: DECREMENT = Reload Register number is decremented on each match
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: TIMER2_CR_S  ------------------------------------
// SVD Line: 475

//  <item> SFDITEM_FIELD__TIMER2_CR_S
//    <name> S </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40010200) \nStarts and Stops the Timer / Counter\n0 : STOP = Timer / Counter is stopped\n1 : START = Timer / Counter is started </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER2_CR ) </loc>
//      <o.31..31> S
//        <0=> 0: STOP = Timer / Counter is stopped
//        <1=> 1: START = Timer / Counter is started
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: TIMER2_CR  -----------------------------------
// SVD Line: 89

//  <rtree> SFDITEM_REG__TIMER2_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010200) Control Register </i>
//    <loc> ( (unsigned int)((TIMER2_CR >> 0) & 0xFFFFFFFF), ((TIMER2_CR = (TIMER2_CR & ~(0x8F33FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x8F33FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER2_CR_EN </item>
//    <item> SFDITEM_FIELD__TIMER2_CR_RST </item>
//    <item> SFDITEM_FIELD__TIMER2_CR_CNT </item>
//    <item> SFDITEM_FIELD__TIMER2_CR_MODE </item>
//    <item> SFDITEM_FIELD__TIMER2_CR_PSC </item>
//    <item> SFDITEM_FIELD__TIMER2_CR_CNTSRC </item>
//    <item> SFDITEM_FIELD__TIMER2_CR_CAPSRC </item>
//    <item> SFDITEM_FIELD__TIMER2_CR_CAPEDGE </item>
//    <item> SFDITEM_FIELD__TIMER2_CR_TRGEXT </item>
//    <item> SFDITEM_FIELD__TIMER2_CR_RELOAD </item>
//    <item> SFDITEM_FIELD__TIMER2_CR_IDR </item>
//    <item> SFDITEM_FIELD__TIMER2_CR_S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIMER2_SR  --------------------------------
// SVD Line: 497

unsigned short TIMER2_SR __AT (0x40010204);



// --------------------------------  Field Item: TIMER2_SR_RUN  -----------------------------------
// SVD Line: 508

//  <item> SFDITEM_FIELD__TIMER2_SR_RUN
//    <name> RUN </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40010204) \nShows if Timer is running or not\n0 : Stopped = Timer is not running\n1 : Running = Timer is running </i>
//    <combo> 
//      <loc> ( (unsigned short) TIMER2_SR ) </loc>
//      <o.0..0> RUN
//        <0=> 0: Stopped = Timer is not running
//        <1=> 1: Running = Timer is running
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIMER2_SR_MATCH  ----------------------------------
// SVD Line: 528

//  <item> SFDITEM_FIELD__TIMER2_SR_MATCH
//    <name> MATCH </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40010204) \nShows if the MATCH was hit\n0 : No_Match = The MATCH condition was not hit\n1 : Match_Hit = The MATCH condition was hit </i>
//    <combo> 
//      <loc> ( (unsigned short) TIMER2_SR ) </loc>
//      <o.8..8> MATCH
//        <0=> 0: No_Match = The MATCH condition was not hit
//        <1=> 1: Match_Hit = The MATCH condition was hit
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIMER2_SR_UN  ------------------------------------
// SVD Line: 548

//  <item> SFDITEM_FIELD__TIMER2_SR_UN
//    <name> UN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40010204) \nShows if an underflow occured. This flag is sticky\n0 : No_Underflow = No underflow occured since last clear\n1 : Underflow = A minimum of one underflow occured since last clear </i>
//    <combo> 
//      <loc> ( (unsigned short) TIMER2_SR ) </loc>
//      <o.9..9> UN
//        <0=> 0: No_Underflow = No underflow occured since last clear
//        <1=> 1: Underflow = A minimum of one underflow occured since last clear
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIMER2_SR_OV  ------------------------------------
// SVD Line: 568

//  <item> SFDITEM_FIELD__TIMER2_SR_OV
//    <name> OV </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010204) \nShows if an overflow occured. This flag is sticky\n0 : No_Overflow = No overflow occured since last clear\n1 : Overflow_occured = A minimum of one overflow occured since last clear </i>
//    <combo> 
//      <loc> ( (unsigned short) TIMER2_SR ) </loc>
//      <o.10..10> OV
//        <0=> 0: No_Overflow = No overflow occured since last clear
//        <1=> 1: Overflow_occured = A minimum of one overflow occured since last clear
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIMER2_SR_RST  -----------------------------------
// SVD Line: 588

//  <item> SFDITEM_FIELD__TIMER2_SR_RST
//    <name> RST </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40010204) \nShows if Timer is in RESET state\n0 : Ready = Timer is not in RESET state and can operate\n1 : In_Reset = Timer is in RESET state and can not operate </i>
//    <combo> 
//      <loc> ( (unsigned short) TIMER2_SR ) </loc>
//      <o.12..12> RST
//        <0=> 0: Ready = Timer is not in RESET state and can operate
//        <1=> 1: In_Reset = Timer is in RESET state and can not operate
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER2_SR_RELOAD  ----------------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__TIMER2_SR_RELOAD
//    <name> RELOAD </name>
//    <r> 
//    <i> [Bits 15..14] RO (@ 0x40010204) \nShows the currently active RELOAD Register\n0 : RELOAD0 = Reload Register number 0 is active\n1 : RELOAD1 = Reload Register number 1 is active\n2 : RELOAD2 = Reload Register number 2 is active\n3 : RELOAD3 = Reload Register number 3 is active </i>
//    <combo> 
//      <loc> ( (unsigned short) TIMER2_SR ) </loc>
//      <o.15..14> RELOAD
//        <0=> 0: RELOAD0 = Reload Register number 0 is active
//        <1=> 1: RELOAD1 = Reload Register number 1 is active
//        <2=> 2: RELOAD2 = Reload Register number 2 is active
//        <3=> 3: RELOAD3 = Reload Register number 3 is active
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: TIMER2_SR  -----------------------------------
// SVD Line: 497

//  <rtree> SFDITEM_REG__TIMER2_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40010204) Status Register </i>
//    <loc> ( (unsigned short)((TIMER2_SR >> 0) & 0xFFFF), ((TIMER2_SR = (TIMER2_SR & ~(0x700UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x700) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER2_SR_RUN </item>
//    <item> SFDITEM_FIELD__TIMER2_SR_MATCH </item>
//    <item> SFDITEM_FIELD__TIMER2_SR_UN </item>
//    <item> SFDITEM_FIELD__TIMER2_SR_OV </item>
//    <item> SFDITEM_FIELD__TIMER2_SR_RST </item>
//    <item> SFDITEM_FIELD__TIMER2_SR_RELOAD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIMER2_INT  -------------------------------
// SVD Line: 640

unsigned short TIMER2_INT __AT (0x40010210);



// --------------------------------  Field Item: TIMER2_INT_EN  -----------------------------------
// SVD Line: 651

//  <item> SFDITEM_FIELD__TIMER2_INT_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010210) \nInterrupt Enable\n0 : Disabled = Timer does not generate Interrupts\n1 : Enable = Timer triggers the TIMERn Interrupt </i>
//    <combo> 
//      <loc> ( (unsigned short) TIMER2_INT ) </loc>
//      <o.0..0> EN
//        <0=> 0: Disabled = Timer does not generate Interrupts
//        <1=> 1: Enable = Timer triggers the TIMERn Interrupt
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIMER2_INT_MODE  ----------------------------------
// SVD Line: 671

//  <item> SFDITEM_FIELD__TIMER2_INT_MODE
//    <name> MODE </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40010210) \nInterrupt Mode, selects on which condition the Timer should generate an Interrupt\n0 : Match = Timer generates an Interrupt when the MATCH condition is hit\n1 : Underflow = Timer generates an Interrupt when it underflows\n2 : Overflow = Timer generates an Interrupt when it overflows\n3 : Reserved - do not use\n4 : Reserved - do not use\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned short) TIMER2_INT ) </loc>
//      <o.6..4> MODE
//        <0=> 0: Match = Timer generates an Interrupt when the MATCH condition is hit
//        <1=> 1: Underflow = Timer generates an Interrupt when it underflows
//        <2=> 2: Overflow = Timer generates an Interrupt when it overflows
//        <3=> 3: 
//        <4=> 4: 
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: TIMER2_INT  -----------------------------------
// SVD Line: 640

//  <rtree> SFDITEM_REG__TIMER2_INT
//    <name> INT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40010210) Interrupt Register </i>
//    <loc> ( (unsigned short)((TIMER2_INT >> 0) & 0xFFFF), ((TIMER2_INT = (TIMER2_INT & ~(0x71UL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x71) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER2_INT_EN </item>
//    <item> SFDITEM_FIELD__TIMER2_INT_MODE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER2_COUNT  ------------------------------
// SVD Line: 698

unsigned int TIMER2_COUNT __AT (0x40010220);



// -------------------------------  Register Item: TIMER2_COUNT  ----------------------------------
// SVD Line: 698

//  <item> SFDITEM_REG__TIMER2_COUNT
//    <name> COUNT </name>
//    <i> [Bits 31..0] RW (@ 0x40010220) The Counter Register reflects the actual Value of the Timer/Counter </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER2_COUNT >> 0) & 0xFFFFFFFF), ((TIMER2_COUNT = (TIMER2_COUNT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: TIMER2_MATCH  ------------------------------
// SVD Line: 709

unsigned int TIMER2_MATCH __AT (0x40010224);



// -------------------------------  Register Item: TIMER2_MATCH  ----------------------------------
// SVD Line: 709

//  <item> SFDITEM_REG__TIMER2_MATCH
//    <name> MATCH </name>
//    <i> [Bits 31..0] RW (@ 0x40010224) The Match Register stores the compare Value for the MATCH condition </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER2_MATCH >> 0) & 0xFFFFFFFF), ((TIMER2_MATCH = (TIMER2_MATCH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register Item Address: TIMER2_PRESCALE_RD  ---------------------------
// SVD Line: 720

unsigned int TIMER2_PRESCALE_RD __AT (0x40010228);



// ----------------------------  Register Item: TIMER2_PRESCALE_RD  -------------------------------
// SVD Line: 720

//  <item> SFDITEM_REG__TIMER2_PRESCALE_RD
//    <name> PRESCALE_RD </name>
//    <i> [Bits 31..0] RO (@ 0x40010228) The Prescale Register stores the Value for the prescaler. The cont event gets divided by this value </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER2_PRESCALE_RD >> 0) & 0xFFFFFFFF), ((TIMER2_PRESCALE_RD = (TIMER2_PRESCALE_RD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register Item Address: TIMER2_PRESCALE_WR  ---------------------------
// SVD Line: 731

unsigned int TIMER2_PRESCALE_WR __AT (0x40010228);



// ----------------------------  Register Item: TIMER2_PRESCALE_WR  -------------------------------
// SVD Line: 731

//  <item> SFDITEM_REG__TIMER2_PRESCALE_WR
//    <name> PRESCALE_WR </name>
//    <i> [Bits 31..0] WO (@ 0x40010228) The Prescale Register stores the Value for the prescaler. The cont event gets divided by this value </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER2_PRESCALE_WR >> 0) & 0xFFFFFFFF), ((TIMER2_PRESCALE_WR = (TIMER2_PRESCALE_WR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Register Array Item Address: TIMER2_RELOAD_RELOAD_RELOAD0  -------------------
// SVD Line: 743

unsigned int TIMER2_RELOAD_RELOAD_RELOAD0 __AT (0x40010250);



// --------------------  Register Array Item: TIMER2_RELOAD_RELOAD_RELOAD0  -----------------------
// SVD Line: 743

//  <item> SFDITEM_REG__TIMER2_RELOAD_RELOAD_RELOAD0
//    <name> [0] </name>
//    <i> [Bits 31..0] RW (@ 0x40010250) The Reload Register stores the Value the COUNT Register gets reloaded on a when a condition was met. </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER2_RELOAD_RELOAD_RELOAD0 >> 0) & 0xFFFFFFFF), ((TIMER2_RELOAD_RELOAD_RELOAD0 = (TIMER2_RELOAD_RELOAD_RELOAD0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Register Array Item Address: TIMER2_RELOAD_RELOAD_RELOAD1  -------------------
// SVD Line: 743

unsigned int TIMER2_RELOAD_RELOAD_RELOAD1 __AT (0x40010254);



// --------------------  Register Array Item: TIMER2_RELOAD_RELOAD_RELOAD1  -----------------------
// SVD Line: 743

//  <item> SFDITEM_REG__TIMER2_RELOAD_RELOAD_RELOAD1
//    <name> [1] </name>
//    <i> [Bits 31..0] RW (@ 0x40010254) The Reload Register stores the Value the COUNT Register gets reloaded on a when a condition was met. </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER2_RELOAD_RELOAD_RELOAD1 >> 0) & 0xFFFFFFFF), ((TIMER2_RELOAD_RELOAD_RELOAD1 = (TIMER2_RELOAD_RELOAD_RELOAD1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Register Array Item Address: TIMER2_RELOAD_RELOAD_RELOAD2  -------------------
// SVD Line: 743

unsigned int TIMER2_RELOAD_RELOAD_RELOAD2 __AT (0x40010258);



// --------------------  Register Array Item: TIMER2_RELOAD_RELOAD_RELOAD2  -----------------------
// SVD Line: 743

//  <item> SFDITEM_REG__TIMER2_RELOAD_RELOAD_RELOAD2
//    <name> [2] </name>
//    <i> [Bits 31..0] RW (@ 0x40010258) The Reload Register stores the Value the COUNT Register gets reloaded on a when a condition was met. </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER2_RELOAD_RELOAD_RELOAD2 >> 0) & 0xFFFFFFFF), ((TIMER2_RELOAD_RELOAD_RELOAD2 = (TIMER2_RELOAD_RELOAD_RELOAD2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Register Array Item Address: TIMER2_RELOAD_RELOAD_RELOAD3  -------------------
// SVD Line: 743

unsigned int TIMER2_RELOAD_RELOAD_RELOAD3 __AT (0x4001025C);



// --------------------  Register Array Item: TIMER2_RELOAD_RELOAD_RELOAD3  -----------------------
// SVD Line: 743

//  <item> SFDITEM_REG__TIMER2_RELOAD_RELOAD_RELOAD3
//    <name> [3] </name>
//    <i> [Bits 31..0] RW (@ 0x4001025C) The Reload Register stores the Value the COUNT Register gets reloaded on a when a condition was met. </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER2_RELOAD_RELOAD_RELOAD3 >> 0) & 0xFFFFFFFF), ((TIMER2_RELOAD_RELOAD_RELOAD3 = (TIMER2_RELOAD_RELOAD_RELOAD3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Array ITree: TIMER2_RELOAD  ------------------------------
// SVD Line: 743

//  <itree> SFDITEM_REG__TIMER2_RELOAD
//    <name> RELOAD </name>
//    <i> The Reload Register stores the Value the COUNT Register gets reloaded on a when a condition was met. </i>
//    <item> SFDITEM_REG__TIMER2_RELOAD_RELOAD_RELOAD0 </item>
//    <item> SFDITEM_REG__TIMER2_RELOAD_RELOAD_RELOAD1 </item>
//    <item> SFDITEM_REG__TIMER2_RELOAD_RELOAD_RELOAD2 </item>
//    <item> SFDITEM_REG__TIMER2_RELOAD_RELOAD_RELOAD3 </item>
//  </itree>
//  


// ---------------------------------  Peripheral View: TIMER2  ------------------------------------
// SVD Line: 769

//  <view> TIMER2
//    <name> TIMER2 </name>
//    <item> SFDITEM_REG__TIMER2_CR </item>
//    <item> SFDITEM_REG__TIMER2_SR </item>
//    <item> SFDITEM_REG__TIMER2_INT </item>
//    <item> SFDITEM_REG__TIMER2_COUNT </item>
//    <item> SFDITEM_REG__TIMER2_MATCH </item>
//    <item> SFDITEM_REG__TIMER2_PRESCALE_RD </item>
//    <item> SFDITEM_REG__TIMER2_PRESCALE_WR </item>
//    <item> SFDITEM_REG__TIMER2_RELOAD </item>
//  </view>
//  


// ---------------------------   IRQ Num definition: ACM32F403KEU7  -------------------------------
// SVD Line: 36



// ------------------------------------------------------------------------------------------------
// -----                              Interrupt Number Definition                             -----
// ------------------------------------------------------------------------------------------------



// ------------------------  ARM Cortex-M33 Specific Interrupt Numbers  ---------------------------

//  <qitem> Reset_IRQ
//    <name> Reset </name>
//    <i> Reset Vector, invoked on Power up and warm reset </i>
//    <loc> 1 </loc>
//  </qitem>
//  
//  <qitem> NonMaskableInt_IRQ
//    <name> NonMaskableInt </name>
//    <i> Non maskable Interrupt, cannot be stopped or preempted </i>
//    <loc> 2 </loc>
//  </qitem>
//  
//  <qitem> HardFault_IRQ
//    <name> HardFault </name>
//    <i> Hard Fault, all classes of Fault </i>
//    <loc> 3 </loc>
//  </qitem>
//  
//  <qitem> MemoryManagement_IRQ
//    <name> MemoryManagement </name>
//    <i> Memory Management, MPU mismatch, including Access Violation and No Match </i>
//    <loc> 4 </loc>
//  </qitem>
//  
//  <qitem> BusFault_IRQ
//    <name> BusFault </name>
//    <i> Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory related Fault </i>
//    <loc> 5 </loc>
//  </qitem>
//  
//  <qitem> UsageFault_IRQ
//    <name> UsageFault </name>
//    <i> Usage Fault, i.e. Undef Instruction, Illegal State Transition </i>
//    <loc> 6 </loc>
//  </qitem>
//  
//  <qitem> SecureFault_IRQ
//    <name> SecureFault </name>
//    <i> Secure Fault Handler </i>
//    <loc> 7 </loc>
//  </qitem>
//  
//  <qitem> SVCall_IRQ
//    <name> SVCall </name>
//    <i> System Service Call via SVC instruction </i>
//    <loc> 11 </loc>
//  </qitem>
//  
//  <qitem> DebugMonitor_IRQ
//    <name> DebugMonitor </name>
//    <i> Debug Monitor </i>
//    <loc> 12 </loc>
//  </qitem>
//  
//  <qitem> PendSV_IRQ
//    <name> PendSV </name>
//    <i> Pendable request for system service </i>
//    <loc> 14 </loc>
//  </qitem>
//  
//  <qitem> SysTick_IRQ
//    <name> SysTick </name>
//    <i> System Tick Timer </i>
//    <loc> 15 </loc>
//  </qitem>
//  


// ------------------------  ACM32F403KEU7 Specific Interrupt Numbers  ----------------------------

//  <qitem> TIMER0_IRQ
//    <name> TIMER0 </name>
//    <i> Timer 0 interrupt </i>
//    <loc> 16 </loc>
//  </qitem>
//  
//  <qitem> TIMER1_IRQ
//    <name> TIMER1 </name>
//    <i> Timer 2 interrupt </i>
//    <loc> 20 </loc>
//  </qitem>
//  
//  <qitem> TIMER2_IRQ
//    <name> TIMER2 </name>
//    <i> Timer 2 interrupt </i>
//    <loc> 22 </loc>
//  </qitem>
//  
//  <irqtable> ACM32F403KEU7_IRQTable
//    <name> ACM32F403KEU7 Interrupt Table </name>
//    <nvicPrioBits> 3 </nvicPrioBits>
//    <qitem> Reset_IRQ </qitem>
//    <qitem> NonMaskableInt_IRQ </qitem>
//    <qitem> HardFault_IRQ </qitem>
//    <qitem> MemoryManagement_IRQ </qitem>
//    <qitem> BusFault_IRQ </qitem>
//    <qitem> UsageFault_IRQ </qitem>
//    <qitem> SecureFault_IRQ </qitem>
//    <qitem> SVCall_IRQ </qitem>
//    <qitem> DebugMonitor_IRQ </qitem>
//    <qitem> PendSV_IRQ </qitem>
//    <qitem> SysTick_IRQ </qitem>
//    <qitem> TIMER0_IRQ </qitem>
//    <qitem> TIMER1_IRQ </qitem>
//    <qitem> TIMER2_IRQ </qitem>
//  </irqtable>


// ----------------------------------   Menu: ACM32F403KEU7  --------------------------------------
// SVD Line: 36



// ----------------------------  Peripheral Menu: 'ACM32F403KEU7'  --------------------------------



// ------------------------------------------------------------------------------------------------
// -----                                       Main Menu                                      -----
// ------------------------------------------------------------------------------------------------

//  <b> TIMER
//    <m> TIMER0 </m>
//    <m> TIMER1 </m>
//    <m> TIMER2 </m>
//  </b>
//  
