# Reading H:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lvds_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying H:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/06_lvds_tx/prj/ip {H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:15:33 on Aug 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/06_lvds_tx/prj/ip" H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_tx.v 
# -- Compiling module lvds_tx
# 
# Top level modules:
# 	lvds_tx
# End time: 18:15:33 on Aug 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/06_lvds_tx/prj/db {H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:15:33 on Aug 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/06_lvds_tx/prj/db" H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx.v 
# -- Compiling module lvds_tx_ddio_out
# -- Compiling module lvds_tx_cmpr
# -- Compiling module lvds_tx_cntr
# -- Compiling module lvds_tx_shift_reg
# -- Compiling module lvds_tx_lvds_tx
# 
# Top level modules:
# 	lvds_tx_lvds_tx
# End time: 18:15:33 on Aug 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/06_lvds_tx/prj/../testbench {H:/FPGA/cyclone source/06_lvds_tx/prj/../testbench/lvds_tx_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:15:33 on Aug 04,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/06_lvds_tx/prj/../testbench" H:/FPGA/cyclone source/06_lvds_tx/prj/../testbench/lvds_tx_tb.v 
# -- Compiling module lvds_tx_tb
# 
# Top level modules:
# 	lvds_tx_tb
# End time: 18:15:33 on Aug 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  lvds_tx_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" lvds_tx_tb 
# Start time: 18:15:33 on Aug 04,2023
# Loading work.lvds_tx_tb
# Loading work.lvds_tx
# Loading altera_mf_ver.altlvds_tx
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# ** Error: (vsim-3033) H:/FPGA/cyclone source/06_lvds_tx/prj/../testbench/lvds_tx_tb.v(20): Instantiation of 'lvds_rx' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /lvds_tx_tb File: H:/FPGA/cyclone source/06_lvds_tx/prj/../testbench/lvds_tx_tb.v
#         Searched libraries:
#             H:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             H:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             H:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             H:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             H:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             H:/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             H:/FPGA/cyclone source/06_lvds_tx/prj/simulation/modelsim/rtl_work
#             H:/FPGA/cyclone source/06_lvds_tx/prj/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./lvds_run_msim_rtl_verilog.do PAUSED at line 13
# End time: 18:18:06 on Aug 04,2023, Elapsed time: 0:02:33
# Errors: 1, Warnings: 0
