

================================================================
== Vivado HLS Report for 'flat'
================================================================
* Date:           Thu Mar  7 11:05:00 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        flat
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     6.508|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  236|  236|  236|  236|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP_1   |  235|  235|        47|          -|          -|     5|    no    |
        | + LOOP_2  |   45|   45|         9|          -|          -|     5|    no    |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    442|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    265|    -|
|Register         |        -|      -|      96|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      96|    707|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln14_1_fu_461_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln14_fu_439_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln15_10_fu_762_p2  |     +    |      0|  0|  14|          10|           3|
    |add_ln15_11_fu_772_p2  |     +    |      0|  0|  14|          10|           3|
    |add_ln15_12_fu_788_p2  |     +    |      0|  0|  14|          10|           3|
    |add_ln15_2_fu_549_p2   |     +    |      0|  0|  14|          10|           1|
    |add_ln15_3_fu_594_p2   |     +    |      0|  0|  14|          10|           1|
    |add_ln15_4_fu_605_p2   |     +    |      0|  0|  14|          10|           2|
    |add_ln15_5_fu_636_p2   |     +    |      0|  0|  14|          10|           2|
    |add_ln15_6_fu_680_p2   |     +    |      0|  0|  14|          10|           1|
    |add_ln15_7_fu_691_p2   |     +    |      0|  0|  14|          10|           2|
    |add_ln15_8_fu_722_p2   |     +    |      0|  0|  14|          10|           2|
    |add_ln15_9_fu_732_p2   |     +    |      0|  0|  14|          10|           3|
    |add_ln15_fu_782_p2     |     +    |      0|  0|  15|           9|           5|
    |c_fu_451_p2            |     +    |      0|  0|  12|           3|           1|
    |i_fu_417_p2            |     +    |      0|  0|  15|           9|           7|
    |r_fu_411_p2            |     +    |      0|  0|  12|           3|           1|
    |icmp_ln6_fu_405_p2     |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln9_fu_445_p2     |   icmp   |      0|  0|   9|           3|           3|
    |or_ln14_10_fu_667_p2   |    or    |      0|  0|  10|          10|           4|
    |or_ln14_11_fu_702_p2   |    or    |      0|  0|  10|          10|           4|
    |or_ln14_12_fu_712_p2   |    or    |      0|  0|  10|          10|           4|
    |or_ln14_13_fu_742_p2   |    or    |      0|  0|  10|          10|           4|
    |or_ln14_14_fu_752_p2   |    or    |      0|  0|  10|          10|           4|
    |or_ln14_1_fu_490_p2    |    or    |      0|  0|  10|          10|           2|
    |or_ln14_2_fu_500_p2    |    or    |      0|  0|  10|          10|           2|
    |or_ln14_3_fu_526_p2    |    or    |      0|  0|  10|          10|           3|
    |or_ln14_4_fu_536_p2    |    or    |      0|  0|  10|          10|           3|
    |or_ln14_5_fu_571_p2    |    or    |      0|  0|  10|          10|           3|
    |or_ln14_6_fu_581_p2    |    or    |      0|  0|  10|          10|           3|
    |or_ln14_7_fu_616_p2    |    or    |      0|  0|  10|          10|           4|
    |or_ln14_8_fu_626_p2    |    or    |      0|  0|  10|          10|           4|
    |or_ln14_9_fu_657_p2    |    or    |      0|  0|  10|          10|           4|
    |or_ln14_fu_479_p2      |    or    |      0|  0|  10|          10|           1|
    |or_ln15_1_fu_560_p2    |    or    |      0|  0|   9|           9|           2|
    |or_ln15_2_fu_646_p2    |    or    |      0|  0|   9|           9|           3|
    |or_ln15_3_fu_798_p2    |    or    |      0|  0|   9|           9|           4|
    |or_ln15_fu_515_p2      |    or    |      0|  0|   9|           9|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 442|         338|         114|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  53|         12|    1|         12|
    |c_0_reg_394            |   9|          2|    3|          6|
    |flat_array_address0    |  44|          9|    9|         81|
    |flat_array_address1    |  44|          9|    9|         81|
    |i_0_reg_371            |   9|          2|    9|         18|
    |i_1_reg_383            |   9|          2|    9|         18|
    |max_pool_out_address0  |  44|          9|    9|         81|
    |max_pool_out_address1  |  44|          9|    9|         81|
    |r_0_reg_360            |   9|          2|    3|          6|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 265|         56|   61|        384|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln14_reg_822     |   6|   0|    6|          0|
    |ap_CS_fsm            |  11|   0|   11|          0|
    |c_0_reg_394          |   3|   0|    3|          0|
    |c_reg_830            |   3|   0|    3|          0|
    |i_0_reg_371          |   9|   0|    9|          0|
    |i_1_reg_383          |   9|   0|    9|          0|
    |i_reg_817            |   9|   0|    9|          0|
    |or_ln15_1_reg_888    |   7|   0|    9|          2|
    |or_ln15_2_reg_918    |   6|   0|    9|          3|
    |or_ln15_reg_873      |   8|   0|    9|          1|
    |r_0_reg_360          |   3|   0|    3|          0|
    |r_reg_812            |   3|   0|    3|          0|
    |tmp_2_reg_835        |   6|   0|   10|          4|
    |zext_ln15_1_reg_903  |   7|   0|   10|          3|
    |zext_ln15_2_reg_933  |   6|   0|   10|          4|
    +---------------------+----+----+-----+-----------+
    |Total                |  96|   0|  113|         17|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_done                | out |    1| ap_ctrl_hs |     flat     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     flat     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     flat     | return value |
|max_pool_out_address0  | out |    9|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_q0        |  in |   32|  ap_memory | max_pool_out |     array    |
|max_pool_out_address1  | out |    9|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce1       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_q1        |  in |   32|  ap_memory | max_pool_out |     array    |
|flat_array_address0    | out |    9|  ap_memory |  flat_array  |     array    |
|flat_array_ce0         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_we0         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_d0          | out |   32|  ap_memory |  flat_array  |     array    |
|flat_array_address1    | out |    9|  ap_memory |  flat_array  |     array    |
|flat_array_ce1         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_we1         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_d1          | out |   32|  ap_memory |  flat_array  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

