{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698343705531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698343705531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 15:08:25 2023 " "Processing started: Thu Oct 26 15:08:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698343705531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343705531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd -c bcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd -c bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343705531 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698343705707 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698343705707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343711353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343711353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "box.bdf 1 1 " "Found 1 design units, including 1 entities, in source file box.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 box " "Found entity 1: box" {  } { { "box.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/box.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343711354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343711354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simpleT.bdf 1 1 " "Found 1 design units, including 1 entities, in source file simpleT.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 simpleT " "Found entity 1: simpleT" {  } { { "simpleT.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/simpleT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343711354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343711354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file my_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 my_mux " "Found entity 1: my_mux" {  } { { "my_mux.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/my_mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343711354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343711354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_bit_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_bit_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_bit_adder " "Found entity 1: full_bit_adder" {  } { { "full_bit_adder.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/full_bit_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343711355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343711355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bit_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4bit_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_adder " "Found entity 1: 4bit_adder" {  } { { "4bit_adder.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/4bit_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343711355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343711355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enable.bdf 1 1 " "Found 1 design units, including 1 entities, in source file enable.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 enable " "Found entity 1: enable" {  } { { "enable.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/enable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343711355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343711355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bit_conditional_not.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4bit_conditional_not.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_conditional_not " "Found entity 1: 4bit_conditional_not" {  } { { "4bit_conditional_not.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/4bit_conditional_not.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343711355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343711355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_d " "Found entity 1: mux_d" {  } { { "mux_d.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/mux_d.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343711356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343711356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1_en.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 1_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1_en " "Found entity 1: 1_en" {  } { { "1_en.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/1_en.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343711356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343711356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_en.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2_en " "Found entity 1: 2_en" {  } { { "2_en.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/2_en.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343711356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343711356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3_en.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 3_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3_en " "Found entity 1: 3_en" {  } { { "3_en.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/3_en.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343711356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343711356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_en.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4_en " "Found entity 1: 4_en" {  } { { "4_en.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/4_en.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343711356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343711356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5_en.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 5_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 5_en " "Found entity 1: 5_en" {  } { { "5_en.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/5_en.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343711357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343711357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7_en.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 7_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 7_en " "Found entity 1: 7_en" {  } { { "7_en.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/7_en.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343711357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343711357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8_en.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8_en " "Found entity 1: 8_en" {  } { { "8_en.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/8_en.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343711357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343711357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "0_en.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 0_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 0_en " "Found entity 1: 0_en" {  } { { "0_en.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/0_en.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343711357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343711357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "off_en.bdf 1 1 " "Found 1 design units, including 1 entities, in source file off_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 off_en " "Found entity 1: off_en" {  } { { "off_en.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/off_en.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343711358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343711358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loader.bdf 1 1 " "Found 1 design units, including 1 entities, in source file loader.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 loader " "Found entity 1: loader" {  } { { "loader.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/loader.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343711358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343711358 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bcd " "Elaborating entity \"bcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698343711410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "box box:inst8 " "Elaborating entity \"box\" for hierarchy \"box:inst8\"" {  } { { "bcd.bdf" "inst8" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 912 3760 3856 1072 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343711431 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Primitive \"NOT\" of instance \"inst\" not used" {  } { { "box.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/box.bdf" { { 96 192 240 128 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1698343711434 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4bit_or.bdf 1 1 " "Using design file 4bit_or.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_or " "Found entity 1: 4bit_or" {  } { { "4bit_or.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/4bit_or.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343711437 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1698343711437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bit_or 4bit_or:inst61 " "Elaborating entity \"4bit_or\" for hierarchy \"4bit_or:inst61\"" {  } { { "bcd.bdf" "inst61" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 912 3496 3672 1104 "inst61" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343711438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2_en 2_en:inst " "Elaborating entity \"2_en\" for hierarchy \"2_en:inst\"" {  } { { "bcd.bdf" "inst" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 912 -576 -448 1040 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343711440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enable 2_en:inst\|enable:inst " "Elaborating entity \"enable\" for hierarchy \"2_en:inst\|enable:inst\"" {  } { { "2_en.bdf" "inst" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/2_en.bdf" { { 352 744 904 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343711441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loader loader:inst7 " "Elaborating entity \"loader\" for hierarchy \"loader:inst7\"" {  } { { "bcd.bdf" "inst7" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 736 -848 -616 896 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343711443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_d mux_d:inst23 " "Elaborating entity \"mux_d\" for hierarchy \"mux_d:inst23\"" {  } { { "bcd.bdf" "inst23" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 736 2544 2776 864 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343711445 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_trimmer.bdf 1 1 " "Using design file clk_trimmer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_trimmer " "Found entity 1: clk_trimmer" {  } { { "clk_trimmer.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/clk_trimmer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343711449 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1698343711449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_trimmer clk_trimmer:inst1 " "Elaborating entity \"clk_trimmer\" for hierarchy \"clk_trimmer:inst1\"" {  } { { "bcd.bdf" "inst1" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 568 -1656 -1480 664 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343711449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simpleT clk_trimmer:inst1\|simpleT:inst41 " "Elaborating entity \"simpleT\" for hierarchy \"clk_trimmer:inst1\|simpleT:inst41\"" {  } { { "clk_trimmer.bdf" "inst41" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/clk_trimmer.bdf" { { 96 -3992 -3824 192 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343711453 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "TFF inst " "Block or symbol \"TFF\" of instance \"inst\" overlaps another block or symbol" {  } { { "simpleT.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/simpleT.bdf" { { 296 288 352 376 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1698343711454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_en 8_en:inst49 " "Elaborating entity \"8_en\" for hierarchy \"8_en:inst49\"" {  } { { "bcd.bdf" "inst49" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 992 -152 -24 1120 "inst49" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343711459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3_en 3_en:inst51 " "Elaborating entity \"3_en\" for hierarchy \"3_en:inst51\"" {  } { { "bcd.bdf" "inst51" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 992 272 400 1120 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343711460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4_en 4_en:inst62 " "Elaborating entity \"4_en\" for hierarchy \"4_en:inst62\"" {  } { { "bcd.bdf" "inst62" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 992 696 824 1120 "inst62" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343711462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5_en 5_en:inst63 " "Elaborating entity \"5_en\" for hierarchy \"5_en:inst63\"" {  } { { "bcd.bdf" "inst63" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 992 1120 1248 1120 "inst63" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343711463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1_en 1_en:inst65 " "Elaborating entity \"1_en\" for hierarchy \"1_en:inst65\"" {  } { { "bcd.bdf" "inst65" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 992 1968 2096 1120 "inst65" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343711465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "0_en 0_en:inst66 " "Elaborating entity \"0_en\" for hierarchy \"0_en:inst66\"" {  } { { "bcd.bdf" "inst66" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 992 2392 2520 1120 "inst66" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343711466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7_en 7_en:inst68 " "Elaborating entity \"7_en\" for hierarchy \"7_en:inst68\"" {  } { { "bcd.bdf" "inst68" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 992 2816 2944 1120 "inst68" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343711467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "off_en off_en:inst69 " "Elaborating entity \"off_en\" for hierarchy \"off_en:inst69\"" {  } { { "bcd.bdf" "inst69" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 992 3328 3472 1120 "inst69" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343711469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o124 " "Found entity 1: altsyncram_o124" {  } { { "db/altsyncram_o124.tdf" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/altsyncram_o124.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343713180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343713180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343713290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343713290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343713332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343713332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343713392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343713392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343713439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343713439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343713470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343713470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343713508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343713508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343713538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343713538 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343714117 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1698343714304 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.10.26.15:08:36 Progress: Loading slddf4920d8/alt_sld_fab_wrapper_hw.tcl " "2023.10.26.15:08:36 Progress: Loading slddf4920d8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343716499 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343717861 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343717960 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343718832 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343718996 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343719162 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343719344 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343719348 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343719349 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1698343720027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf4920d8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf4920d8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slddf4920d8/alt_sld_fab.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/ip/slddf4920d8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343720351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343720351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343720476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343720476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343720476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343720476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343720587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343720587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343720712 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343720712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343720712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343720824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343720824 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "loader.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/loader.bdf" { { 328 472 536 408 "inst" "" } } } } { "loader.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/loader.bdf" { { 216 536 616 280 "inst6" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1698343722483 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1698343722483 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343722623 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 33 35 0 0 2 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 33 of its 35 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1698343724672 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698343724687 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343724687 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "659 " "Implemented 659 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698343724861 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698343724861 ""} { "Info" "ICUT_CUT_TM_LCELLS" "630 " "Implemented 630 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698343724861 ""} { "Info" "ICUT_CUT_TM_RAMS" "1 " "Implemented 1 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1698343724861 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698343724861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1064 " "Peak virtual memory: 1064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698343724870 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 15:08:44 2023 " "Processing ended: Thu Oct 26 15:08:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698343724870 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698343724870 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698343724870 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343724870 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1698343725747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698343725747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 15:08:45 2023 " "Processing started: Thu Oct 26 15:08:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698343725747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698343725747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bcd -c bcd " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bcd -c bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698343725748 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1698343725923 ""}
{ "Info" "0" "" "Project  = bcd" {  } {  } 0 0 "Project  = bcd" 0 0 "Fitter" 0 0 1698343725924 ""}
{ "Info" "0" "" "Revision = bcd" {  } {  } 0 0 "Revision = bcd" 0 0 "Fitter" 0 0 1698343725924 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1698343725983 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1698343725983 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bcd EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"bcd\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698343725991 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698343726066 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698343726066 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698343726389 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1698343726395 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698343726535 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698343726535 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698343726535 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698343726535 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698343726535 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698343726535 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698343726535 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698343726535 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698343726535 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698343726535 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/" { { 0 { 0 ""} 0 1549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698343726546 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/" { { 0 { 0 ""} 0 1551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698343726546 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/" { { 0 { 0 ""} 0 1553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698343726546 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/" { { 0 { 0 ""} 0 1555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698343726546 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/" { { 0 { 0 ""} 0 1557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698343726546 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1698343726546 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698343726551 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1698343726720 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 23 " "No exact pin location assignment(s) for 2 pins of 23 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1698343727428 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698343727663 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698343727663 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1698343727663 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1698343727663 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bcd.sdc " "Synopsys Design Constraints File file not found: 'bcd.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1698343727669 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst41\|inst " "Node: clk_trimmer:inst1\|simpleT:inst41\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mux_d:inst14\|inst clk_trimmer:inst1\|simpleT:inst41\|inst " "Register mux_d:inst14\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst41\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727670 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727670 "|bcd|clk_trimmer:inst1|simpleT:inst41|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst10\|inst " "Node: clk_trimmer:inst1\|simpleT:inst10\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst41\|inst clk_trimmer:inst1\|simpleT:inst10\|inst " "Register clk_trimmer:inst1\|simpleT:inst41\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst10\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727671 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727671 "|bcd|clk_trimmer:inst1|simpleT:inst10|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst22\|inst " "Node: clk_trimmer:inst1\|simpleT:inst22\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst23\|inst clk_trimmer:inst1\|simpleT:inst22\|inst " "Register clk_trimmer:inst1\|simpleT:inst23\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst22\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727671 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727671 "|bcd|clk_trimmer:inst1|simpleT:inst22|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_FPGA " "Node: clk_FPGA was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|inst43 clk_FPGA " "Register clk_trimmer:inst1\|inst43 is being clocked by clk_FPGA" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727671 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727671 "|bcd|clk_FPGA"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst21\|inst " "Node: clk_trimmer:inst1\|simpleT:inst21\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst22\|inst clk_trimmer:inst1\|simpleT:inst21\|inst " "Register clk_trimmer:inst1\|simpleT:inst22\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst21\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727671 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727671 "|bcd|clk_trimmer:inst1|simpleT:inst21|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst20\|inst " "Node: clk_trimmer:inst1\|simpleT:inst20\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst21\|inst clk_trimmer:inst1\|simpleT:inst20\|inst " "Register clk_trimmer:inst1\|simpleT:inst21\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst20\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727671 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727671 "|bcd|clk_trimmer:inst1|simpleT:inst20|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst19\|inst " "Node: clk_trimmer:inst1\|simpleT:inst19\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst20\|inst clk_trimmer:inst1\|simpleT:inst19\|inst " "Register clk_trimmer:inst1\|simpleT:inst20\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst19\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727671 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727671 "|bcd|clk_trimmer:inst1|simpleT:inst19|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst18\|inst " "Node: clk_trimmer:inst1\|simpleT:inst18\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst19\|inst clk_trimmer:inst1\|simpleT:inst18\|inst " "Register clk_trimmer:inst1\|simpleT:inst19\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst18\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727671 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727671 "|bcd|clk_trimmer:inst1|simpleT:inst18|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst17\|inst " "Node: clk_trimmer:inst1\|simpleT:inst17\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst18\|inst clk_trimmer:inst1\|simpleT:inst17\|inst " "Register clk_trimmer:inst1\|simpleT:inst18\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst17\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727671 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727671 "|bcd|clk_trimmer:inst1|simpleT:inst17|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst16\|inst " "Node: clk_trimmer:inst1\|simpleT:inst16\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst17\|inst clk_trimmer:inst1\|simpleT:inst16\|inst " "Register clk_trimmer:inst1\|simpleT:inst17\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst16\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727671 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727671 "|bcd|clk_trimmer:inst1|simpleT:inst16|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst15\|inst " "Node: clk_trimmer:inst1\|simpleT:inst15\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst16\|inst clk_trimmer:inst1\|simpleT:inst15\|inst " "Register clk_trimmer:inst1\|simpleT:inst16\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst15\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727671 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727671 "|bcd|clk_trimmer:inst1|simpleT:inst15|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst14\|inst " "Node: clk_trimmer:inst1\|simpleT:inst14\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst15\|inst clk_trimmer:inst1\|simpleT:inst14\|inst " "Register clk_trimmer:inst1\|simpleT:inst15\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst14\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727671 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727671 "|bcd|clk_trimmer:inst1|simpleT:inst14|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst13\|inst " "Node: clk_trimmer:inst1\|simpleT:inst13\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst14\|inst clk_trimmer:inst1\|simpleT:inst13\|inst " "Register clk_trimmer:inst1\|simpleT:inst14\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst13\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727671 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727671 "|bcd|clk_trimmer:inst1|simpleT:inst13|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst12\|inst " "Node: clk_trimmer:inst1\|simpleT:inst12\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst13\|inst clk_trimmer:inst1\|simpleT:inst12\|inst " "Register clk_trimmer:inst1\|simpleT:inst13\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst12\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727671 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727671 "|bcd|clk_trimmer:inst1|simpleT:inst12|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst11\|inst " "Node: clk_trimmer:inst1\|simpleT:inst11\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst12\|inst clk_trimmer:inst1\|simpleT:inst11\|inst " "Register clk_trimmer:inst1\|simpleT:inst12\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst11\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727671 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727671 "|bcd|clk_trimmer:inst1|simpleT:inst11|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst9\|inst " "Node: clk_trimmer:inst1\|simpleT:inst9\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst10\|inst clk_trimmer:inst1\|simpleT:inst9\|inst " "Register clk_trimmer:inst1\|simpleT:inst10\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst9\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727671 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727671 "|bcd|clk_trimmer:inst1|simpleT:inst9|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst8\|inst " "Node: clk_trimmer:inst1\|simpleT:inst8\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst9\|inst clk_trimmer:inst1\|simpleT:inst8\|inst " "Register clk_trimmer:inst1\|simpleT:inst9\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst8\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727671 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727671 "|bcd|clk_trimmer:inst1|simpleT:inst8|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst7\|inst " "Node: clk_trimmer:inst1\|simpleT:inst7\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst8\|inst clk_trimmer:inst1\|simpleT:inst7\|inst " "Register clk_trimmer:inst1\|simpleT:inst8\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst7\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727671 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727671 "|bcd|clk_trimmer:inst1|simpleT:inst7|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst6\|inst " "Node: clk_trimmer:inst1\|simpleT:inst6\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst7\|inst clk_trimmer:inst1\|simpleT:inst6\|inst " "Register clk_trimmer:inst1\|simpleT:inst7\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst6\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727671 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727671 "|bcd|clk_trimmer:inst1|simpleT:inst6|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst5\|inst " "Node: clk_trimmer:inst1\|simpleT:inst5\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst6\|inst clk_trimmer:inst1\|simpleT:inst5\|inst " "Register clk_trimmer:inst1\|simpleT:inst6\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst5\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727671 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727671 "|bcd|clk_trimmer:inst1|simpleT:inst5|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst4\|inst " "Node: clk_trimmer:inst1\|simpleT:inst4\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst5\|inst clk_trimmer:inst1\|simpleT:inst4\|inst " "Register clk_trimmer:inst1\|simpleT:inst5\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst4\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727671 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727671 "|bcd|clk_trimmer:inst1|simpleT:inst4|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst3\|inst " "Node: clk_trimmer:inst1\|simpleT:inst3\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst4\|inst clk_trimmer:inst1\|simpleT:inst3\|inst " "Register clk_trimmer:inst1\|simpleT:inst4\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst3\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727671 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727671 "|bcd|clk_trimmer:inst1|simpleT:inst3|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst2\|inst " "Node: clk_trimmer:inst1\|simpleT:inst2\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst3\|inst clk_trimmer:inst1\|simpleT:inst2\|inst " "Register clk_trimmer:inst1\|simpleT:inst3\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst2\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727671 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727671 "|bcd|clk_trimmer:inst1|simpleT:inst2|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst1\|inst " "Node: clk_trimmer:inst1\|simpleT:inst1\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst2\|inst clk_trimmer:inst1\|simpleT:inst1\|inst " "Register clk_trimmer:inst1\|simpleT:inst2\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst1\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727671 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727671 "|bcd|clk_trimmer:inst1|simpleT:inst1|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst\|inst " "Node: clk_trimmer:inst1\|simpleT:inst\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst1\|inst clk_trimmer:inst1\|simpleT:inst\|inst " "Register clk_trimmer:inst1\|simpleT:inst1\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727672 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727672 "|bcd|clk_trimmer:inst1|simpleT:inst|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst46\|inst " "Node: clk_trimmer:inst1\|simpleT:inst46\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst\|inst clk_trimmer:inst1\|simpleT:inst46\|inst " "Register clk_trimmer:inst1\|simpleT:inst\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst46\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727672 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727672 "|bcd|clk_trimmer:inst1|simpleT:inst46|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst23\|inst " "Node: clk_trimmer:inst1\|simpleT:inst23\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst24\|inst clk_trimmer:inst1\|simpleT:inst23\|inst " "Register clk_trimmer:inst1\|simpleT:inst24\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst23\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727672 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727672 "|bcd|clk_trimmer:inst1|simpleT:inst23|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed auto_stp_external_clock_0 " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed is being clocked by auto_stp_external_clock_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343727672 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698343727672 "|bcd|auto_stp_external_clock_0"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698343727677 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698343727677 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1698343727677 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1698343727677 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698343727678 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698343727678 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698343727678 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1698343727678 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "auto_stp_external_clock_0~input (placed in PIN AH15 (CLK12, DIFFCLK_7n)) " "Automatically promoted node auto_stp_external_clock_0~input (placed in PIN AH15 (CLK12, DIFFCLK_7n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698343727783 ""}  } { { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/" { { 0 { 0 ""} 0 1540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698343727783 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_FPGA~input (placed in PIN AG15 (CLK13, DIFFCLK_7p)) " "Automatically promoted node clk_FPGA~input (placed in PIN AG15 (CLK13, DIFFCLK_7p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698343727783 ""}  } { { "bcd.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 592 -1824 -1656 608 "clk_FPGA" "" } } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/" { { 0 { 0 ""} 0 1535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698343727783 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698343727783 ""}  } { { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698343727783 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_trimmer:inst1\|simpleT:inst41\|inst  " "Automatically promoted node clk_trimmer:inst1\|simpleT:inst41\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698343727783 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_trimmer:inst1\|simpleT:inst41\|inst~0 " "Destination node clk_trimmer:inst1\|simpleT:inst41\|inst~0" {  } { { "simpleT.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/simpleT.bdf" { { 296 288 352 376 "inst" "" } } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698343727783 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o_clk~output " "Destination node o_clk~output" {  } { { "bcd.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 424 -896 -880 600 "o_clk" "" } } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/" { { 0 { 0 ""} 0 1531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698343727783 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1698343727783 ""}  } { { "simpleT.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/simpleT.bdf" { { 296 288 352 376 "inst" "" } } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698343727783 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_trimmer:inst1\|inst43  " "Automatically promoted node clk_trimmer:inst1\|inst43 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698343727783 ""}  } { { "clk_trimmer.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/clk_trimmer.bdf" { { 672 -3776 -3712 752 "inst43" "" } } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698343727783 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "loader:inst7\|inst6  " "Automatically promoted node loader:inst7\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698343727784 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o_pre~output " "Destination node o_pre~output" {  } { { "bcd.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 1184 -616 -440 1200 "o_pre" "" } } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/" { { 0 { 0 ""} 0 1532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698343727784 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1698343727784 ""}  } { { "loader.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/loader.bdf" { { 216 536 616 280 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698343727784 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698343728011 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698343728012 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698343728012 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698343728015 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698343728017 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698343728020 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698343728020 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698343728022 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698343728056 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1 Block RAM " "Packed 1 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1698343728058 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698343728058 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk " "Node \"clk\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698343728252 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1698343728252 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698343728253 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1698343728269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698343729718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698343729894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698343729935 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698343730575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698343730576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698343730807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1698343733628 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698343733628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1698343733820 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1698343733820 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698343733820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698343733823 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1698343733922 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698343733939 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698343734207 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698343734208 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698343734461 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698343734899 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1698343735392 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/output_files/bcd.fit.smsg " "Generated suppressed messages file /home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/output_files/bcd.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698343735474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 39 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2302 " "Peak virtual memory: 2302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698343735759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 15:08:55 2023 " "Processing ended: Thu Oct 26 15:08:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698343735759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698343735759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698343735759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698343735759 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1698343737199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698343737199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 15:08:57 2023 " "Processing started: Thu Oct 26 15:08:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698343737199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698343737199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bcd -c bcd " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bcd -c bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698343737199 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1698343737442 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1698343740335 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698343740416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "809 " "Peak virtual memory: 809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698343740658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 15:09:00 2023 " "Processing ended: Thu Oct 26 15:09:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698343740658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698343740658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698343740658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698343740658 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1698343740797 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1698343741358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698343741358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 15:09:01 2023 " "Processing started: Thu Oct 26 15:09:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698343741358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1698343741358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bcd -c bcd " "Command: quartus_sta bcd -c bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1698343741358 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1698343741395 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1698343741472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1698343741472 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698343741549 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698343741549 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698343741956 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698343741956 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1698343741956 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1698343741955 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bcd.sdc " "Synopsys Design Constraints File file not found: 'bcd.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1698343741960 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst41\|inst " "Node: clk_trimmer:inst1\|simpleT:inst41\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mux_d:inst14\|inst clk_trimmer:inst1\|simpleT:inst41\|inst " "Register mux_d:inst14\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst41\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741962 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741962 "|bcd|clk_trimmer:inst1|simpleT:inst41|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst10\|inst " "Node: clk_trimmer:inst1\|simpleT:inst10\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst41\|inst clk_trimmer:inst1\|simpleT:inst10\|inst " "Register clk_trimmer:inst1\|simpleT:inst41\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst10\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741962 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741962 "|bcd|clk_trimmer:inst1|simpleT:inst10|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst22\|inst " "Node: clk_trimmer:inst1\|simpleT:inst22\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst23\|inst clk_trimmer:inst1\|simpleT:inst22\|inst " "Register clk_trimmer:inst1\|simpleT:inst23\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst22\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741962 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741962 "|bcd|clk_trimmer:inst1|simpleT:inst22|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_FPGA " "Node: clk_FPGA was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|inst43 clk_FPGA " "Register clk_trimmer:inst1\|inst43 is being clocked by clk_FPGA" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741962 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741962 "|bcd|clk_FPGA"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst21\|inst " "Node: clk_trimmer:inst1\|simpleT:inst21\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst22\|inst clk_trimmer:inst1\|simpleT:inst21\|inst " "Register clk_trimmer:inst1\|simpleT:inst22\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst21\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741962 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741962 "|bcd|clk_trimmer:inst1|simpleT:inst21|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst20\|inst " "Node: clk_trimmer:inst1\|simpleT:inst20\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst21\|inst clk_trimmer:inst1\|simpleT:inst20\|inst " "Register clk_trimmer:inst1\|simpleT:inst21\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst20\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741962 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741962 "|bcd|clk_trimmer:inst1|simpleT:inst20|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst19\|inst " "Node: clk_trimmer:inst1\|simpleT:inst19\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst20\|inst clk_trimmer:inst1\|simpleT:inst19\|inst " "Register clk_trimmer:inst1\|simpleT:inst20\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst19\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741962 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741962 "|bcd|clk_trimmer:inst1|simpleT:inst19|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst18\|inst " "Node: clk_trimmer:inst1\|simpleT:inst18\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst19\|inst clk_trimmer:inst1\|simpleT:inst18\|inst " "Register clk_trimmer:inst1\|simpleT:inst19\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst18\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741962 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741962 "|bcd|clk_trimmer:inst1|simpleT:inst18|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst17\|inst " "Node: clk_trimmer:inst1\|simpleT:inst17\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst18\|inst clk_trimmer:inst1\|simpleT:inst17\|inst " "Register clk_trimmer:inst1\|simpleT:inst18\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst17\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741962 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741962 "|bcd|clk_trimmer:inst1|simpleT:inst17|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst16\|inst " "Node: clk_trimmer:inst1\|simpleT:inst16\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst17\|inst clk_trimmer:inst1\|simpleT:inst16\|inst " "Register clk_trimmer:inst1\|simpleT:inst17\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst16\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741962 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741962 "|bcd|clk_trimmer:inst1|simpleT:inst16|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst15\|inst " "Node: clk_trimmer:inst1\|simpleT:inst15\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst16\|inst clk_trimmer:inst1\|simpleT:inst15\|inst " "Register clk_trimmer:inst1\|simpleT:inst16\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst15\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741963 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741963 "|bcd|clk_trimmer:inst1|simpleT:inst15|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst14\|inst " "Node: clk_trimmer:inst1\|simpleT:inst14\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst15\|inst clk_trimmer:inst1\|simpleT:inst14\|inst " "Register clk_trimmer:inst1\|simpleT:inst15\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst14\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741963 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741963 "|bcd|clk_trimmer:inst1|simpleT:inst14|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst13\|inst " "Node: clk_trimmer:inst1\|simpleT:inst13\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst14\|inst clk_trimmer:inst1\|simpleT:inst13\|inst " "Register clk_trimmer:inst1\|simpleT:inst14\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst13\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741963 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741963 "|bcd|clk_trimmer:inst1|simpleT:inst13|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst12\|inst " "Node: clk_trimmer:inst1\|simpleT:inst12\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst13\|inst clk_trimmer:inst1\|simpleT:inst12\|inst " "Register clk_trimmer:inst1\|simpleT:inst13\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst12\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741963 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741963 "|bcd|clk_trimmer:inst1|simpleT:inst12|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst11\|inst " "Node: clk_trimmer:inst1\|simpleT:inst11\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst12\|inst clk_trimmer:inst1\|simpleT:inst11\|inst " "Register clk_trimmer:inst1\|simpleT:inst12\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst11\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741963 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741963 "|bcd|clk_trimmer:inst1|simpleT:inst11|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst9\|inst " "Node: clk_trimmer:inst1\|simpleT:inst9\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst10\|inst clk_trimmer:inst1\|simpleT:inst9\|inst " "Register clk_trimmer:inst1\|simpleT:inst10\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst9\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741963 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741963 "|bcd|clk_trimmer:inst1|simpleT:inst9|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst8\|inst " "Node: clk_trimmer:inst1\|simpleT:inst8\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst9\|inst clk_trimmer:inst1\|simpleT:inst8\|inst " "Register clk_trimmer:inst1\|simpleT:inst9\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst8\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741963 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741963 "|bcd|clk_trimmer:inst1|simpleT:inst8|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst7\|inst " "Node: clk_trimmer:inst1\|simpleT:inst7\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst8\|inst clk_trimmer:inst1\|simpleT:inst7\|inst " "Register clk_trimmer:inst1\|simpleT:inst8\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst7\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741963 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741963 "|bcd|clk_trimmer:inst1|simpleT:inst7|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst6\|inst " "Node: clk_trimmer:inst1\|simpleT:inst6\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst7\|inst clk_trimmer:inst1\|simpleT:inst6\|inst " "Register clk_trimmer:inst1\|simpleT:inst7\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst6\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741963 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741963 "|bcd|clk_trimmer:inst1|simpleT:inst6|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst5\|inst " "Node: clk_trimmer:inst1\|simpleT:inst5\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst6\|inst clk_trimmer:inst1\|simpleT:inst5\|inst " "Register clk_trimmer:inst1\|simpleT:inst6\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst5\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741963 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741963 "|bcd|clk_trimmer:inst1|simpleT:inst5|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst4\|inst " "Node: clk_trimmer:inst1\|simpleT:inst4\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst5\|inst clk_trimmer:inst1\|simpleT:inst4\|inst " "Register clk_trimmer:inst1\|simpleT:inst5\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst4\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741963 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741963 "|bcd|clk_trimmer:inst1|simpleT:inst4|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst3\|inst " "Node: clk_trimmer:inst1\|simpleT:inst3\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst4\|inst clk_trimmer:inst1\|simpleT:inst3\|inst " "Register clk_trimmer:inst1\|simpleT:inst4\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst3\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741963 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741963 "|bcd|clk_trimmer:inst1|simpleT:inst3|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst2\|inst " "Node: clk_trimmer:inst1\|simpleT:inst2\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst3\|inst clk_trimmer:inst1\|simpleT:inst2\|inst " "Register clk_trimmer:inst1\|simpleT:inst3\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst2\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741963 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741963 "|bcd|clk_trimmer:inst1|simpleT:inst2|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst1\|inst " "Node: clk_trimmer:inst1\|simpleT:inst1\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst2\|inst clk_trimmer:inst1\|simpleT:inst1\|inst " "Register clk_trimmer:inst1\|simpleT:inst2\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst1\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741963 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741963 "|bcd|clk_trimmer:inst1|simpleT:inst1|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst\|inst " "Node: clk_trimmer:inst1\|simpleT:inst\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst1\|inst clk_trimmer:inst1\|simpleT:inst\|inst " "Register clk_trimmer:inst1\|simpleT:inst1\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741963 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741963 "|bcd|clk_trimmer:inst1|simpleT:inst|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst46\|inst " "Node: clk_trimmer:inst1\|simpleT:inst46\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst\|inst clk_trimmer:inst1\|simpleT:inst46\|inst " "Register clk_trimmer:inst1\|simpleT:inst\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst46\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741963 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741963 "|bcd|clk_trimmer:inst1|simpleT:inst46|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst23\|inst " "Node: clk_trimmer:inst1\|simpleT:inst23\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst24\|inst clk_trimmer:inst1\|simpleT:inst23\|inst " "Register clk_trimmer:inst1\|simpleT:inst24\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst23\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741963 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741963 "|bcd|clk_trimmer:inst1|simpleT:inst23|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|run auto_stp_external_clock_0 " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|run is being clocked by auto_stp_external_clock_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343741963 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343741963 "|bcd|auto_stp_external_clock_0"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698343741965 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698343741965 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1698343741965 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1698343741966 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698343741970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.073 " "Worst-case setup slack is 44.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343741984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343741984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.073               0.000 altera_reserved_tck  " "   44.073               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343741984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698343741984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343741987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343741987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343741987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698343741987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.307 " "Worst-case recovery slack is 97.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343741988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343741988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.307               0.000 altera_reserved_tck  " "   97.307               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343741988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698343741988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.001 " "Worst-case removal slack is 1.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343741990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343741990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.001               0.000 altera_reserved_tck  " "    1.001               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343741990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698343741990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.576 " "Worst-case minimum pulse width slack is 49.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343741990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343741990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.576               0.000 altera_reserved_tck  " "   49.576               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343741990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698343741990 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698343742021 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698343742021 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698343742021 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698343742021 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.491 ns " "Worst Case Available Settling Time: 342.491 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698343742021 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698343742021 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698343742021 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698343742024 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698343742046 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698343742329 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst41\|inst " "Node: clk_trimmer:inst1\|simpleT:inst41\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mux_d:inst14\|inst clk_trimmer:inst1\|simpleT:inst41\|inst " "Register mux_d:inst14\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst41\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742367 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742367 "|bcd|clk_trimmer:inst1|simpleT:inst41|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst10\|inst " "Node: clk_trimmer:inst1\|simpleT:inst10\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst41\|inst clk_trimmer:inst1\|simpleT:inst10\|inst " "Register clk_trimmer:inst1\|simpleT:inst41\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst10\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742367 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742367 "|bcd|clk_trimmer:inst1|simpleT:inst10|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst22\|inst " "Node: clk_trimmer:inst1\|simpleT:inst22\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst23\|inst clk_trimmer:inst1\|simpleT:inst22\|inst " "Register clk_trimmer:inst1\|simpleT:inst23\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst22\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742367 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742367 "|bcd|clk_trimmer:inst1|simpleT:inst22|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_FPGA " "Node: clk_FPGA was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|inst43 clk_FPGA " "Register clk_trimmer:inst1\|inst43 is being clocked by clk_FPGA" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742367 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742367 "|bcd|clk_FPGA"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst21\|inst " "Node: clk_trimmer:inst1\|simpleT:inst21\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst22\|inst clk_trimmer:inst1\|simpleT:inst21\|inst " "Register clk_trimmer:inst1\|simpleT:inst22\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst21\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742367 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742367 "|bcd|clk_trimmer:inst1|simpleT:inst21|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst20\|inst " "Node: clk_trimmer:inst1\|simpleT:inst20\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst21\|inst clk_trimmer:inst1\|simpleT:inst20\|inst " "Register clk_trimmer:inst1\|simpleT:inst21\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst20\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742367 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742367 "|bcd|clk_trimmer:inst1|simpleT:inst20|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst19\|inst " "Node: clk_trimmer:inst1\|simpleT:inst19\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst20\|inst clk_trimmer:inst1\|simpleT:inst19\|inst " "Register clk_trimmer:inst1\|simpleT:inst20\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst19\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742367 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742367 "|bcd|clk_trimmer:inst1|simpleT:inst19|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst18\|inst " "Node: clk_trimmer:inst1\|simpleT:inst18\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst19\|inst clk_trimmer:inst1\|simpleT:inst18\|inst " "Register clk_trimmer:inst1\|simpleT:inst19\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst18\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742367 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742367 "|bcd|clk_trimmer:inst1|simpleT:inst18|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst17\|inst " "Node: clk_trimmer:inst1\|simpleT:inst17\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst18\|inst clk_trimmer:inst1\|simpleT:inst17\|inst " "Register clk_trimmer:inst1\|simpleT:inst18\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst17\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742367 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742367 "|bcd|clk_trimmer:inst1|simpleT:inst17|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst16\|inst " "Node: clk_trimmer:inst1\|simpleT:inst16\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst17\|inst clk_trimmer:inst1\|simpleT:inst16\|inst " "Register clk_trimmer:inst1\|simpleT:inst17\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst16\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742367 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742367 "|bcd|clk_trimmer:inst1|simpleT:inst16|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst15\|inst " "Node: clk_trimmer:inst1\|simpleT:inst15\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst16\|inst clk_trimmer:inst1\|simpleT:inst15\|inst " "Register clk_trimmer:inst1\|simpleT:inst16\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst15\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742367 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742367 "|bcd|clk_trimmer:inst1|simpleT:inst15|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst14\|inst " "Node: clk_trimmer:inst1\|simpleT:inst14\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst15\|inst clk_trimmer:inst1\|simpleT:inst14\|inst " "Register clk_trimmer:inst1\|simpleT:inst15\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst14\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742367 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742367 "|bcd|clk_trimmer:inst1|simpleT:inst14|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst13\|inst " "Node: clk_trimmer:inst1\|simpleT:inst13\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst14\|inst clk_trimmer:inst1\|simpleT:inst13\|inst " "Register clk_trimmer:inst1\|simpleT:inst14\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst13\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742368 "|bcd|clk_trimmer:inst1|simpleT:inst13|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst12\|inst " "Node: clk_trimmer:inst1\|simpleT:inst12\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst13\|inst clk_trimmer:inst1\|simpleT:inst12\|inst " "Register clk_trimmer:inst1\|simpleT:inst13\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst12\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742368 "|bcd|clk_trimmer:inst1|simpleT:inst12|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst11\|inst " "Node: clk_trimmer:inst1\|simpleT:inst11\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst12\|inst clk_trimmer:inst1\|simpleT:inst11\|inst " "Register clk_trimmer:inst1\|simpleT:inst12\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst11\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742368 "|bcd|clk_trimmer:inst1|simpleT:inst11|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst9\|inst " "Node: clk_trimmer:inst1\|simpleT:inst9\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst10\|inst clk_trimmer:inst1\|simpleT:inst9\|inst " "Register clk_trimmer:inst1\|simpleT:inst10\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst9\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742368 "|bcd|clk_trimmer:inst1|simpleT:inst9|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst8\|inst " "Node: clk_trimmer:inst1\|simpleT:inst8\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst9\|inst clk_trimmer:inst1\|simpleT:inst8\|inst " "Register clk_trimmer:inst1\|simpleT:inst9\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst8\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742368 "|bcd|clk_trimmer:inst1|simpleT:inst8|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst7\|inst " "Node: clk_trimmer:inst1\|simpleT:inst7\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst8\|inst clk_trimmer:inst1\|simpleT:inst7\|inst " "Register clk_trimmer:inst1\|simpleT:inst8\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst7\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742368 "|bcd|clk_trimmer:inst1|simpleT:inst7|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst6\|inst " "Node: clk_trimmer:inst1\|simpleT:inst6\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst7\|inst clk_trimmer:inst1\|simpleT:inst6\|inst " "Register clk_trimmer:inst1\|simpleT:inst7\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst6\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742368 "|bcd|clk_trimmer:inst1|simpleT:inst6|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst5\|inst " "Node: clk_trimmer:inst1\|simpleT:inst5\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst6\|inst clk_trimmer:inst1\|simpleT:inst5\|inst " "Register clk_trimmer:inst1\|simpleT:inst6\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst5\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742368 "|bcd|clk_trimmer:inst1|simpleT:inst5|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst4\|inst " "Node: clk_trimmer:inst1\|simpleT:inst4\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst5\|inst clk_trimmer:inst1\|simpleT:inst4\|inst " "Register clk_trimmer:inst1\|simpleT:inst5\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst4\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742368 "|bcd|clk_trimmer:inst1|simpleT:inst4|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst3\|inst " "Node: clk_trimmer:inst1\|simpleT:inst3\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst4\|inst clk_trimmer:inst1\|simpleT:inst3\|inst " "Register clk_trimmer:inst1\|simpleT:inst4\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst3\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742368 "|bcd|clk_trimmer:inst1|simpleT:inst3|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst2\|inst " "Node: clk_trimmer:inst1\|simpleT:inst2\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst3\|inst clk_trimmer:inst1\|simpleT:inst2\|inst " "Register clk_trimmer:inst1\|simpleT:inst3\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst2\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742368 "|bcd|clk_trimmer:inst1|simpleT:inst2|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst1\|inst " "Node: clk_trimmer:inst1\|simpleT:inst1\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst2\|inst clk_trimmer:inst1\|simpleT:inst1\|inst " "Register clk_trimmer:inst1\|simpleT:inst2\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst1\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742368 "|bcd|clk_trimmer:inst1|simpleT:inst1|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst\|inst " "Node: clk_trimmer:inst1\|simpleT:inst\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst1\|inst clk_trimmer:inst1\|simpleT:inst\|inst " "Register clk_trimmer:inst1\|simpleT:inst1\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742368 "|bcd|clk_trimmer:inst1|simpleT:inst|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst46\|inst " "Node: clk_trimmer:inst1\|simpleT:inst46\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst\|inst clk_trimmer:inst1\|simpleT:inst46\|inst " "Register clk_trimmer:inst1\|simpleT:inst\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst46\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742368 "|bcd|clk_trimmer:inst1|simpleT:inst46|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst23\|inst " "Node: clk_trimmer:inst1\|simpleT:inst23\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst24\|inst clk_trimmer:inst1\|simpleT:inst23\|inst " "Register clk_trimmer:inst1\|simpleT:inst24\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst23\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742368 "|bcd|clk_trimmer:inst1|simpleT:inst23|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|run auto_stp_external_clock_0 " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|run is being clocked by auto_stp_external_clock_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742368 "|bcd|auto_stp_external_clock_0"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698343742369 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698343742369 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1698343742369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.577 " "Worst-case setup slack is 44.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.577               0.000 altera_reserved_tck  " "   44.577               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698343742375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698343742378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.545 " "Worst-case recovery slack is 97.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.545               0.000 altera_reserved_tck  " "   97.545               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698343742381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.906 " "Worst-case removal slack is 0.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.906               0.000 altera_reserved_tck  " "    0.906               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698343742383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.501 " "Worst-case minimum pulse width slack is 49.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.501               0.000 altera_reserved_tck  " "   49.501               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698343742384 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698343742419 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698343742419 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698343742419 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698343742419 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.238 ns " "Worst Case Available Settling Time: 343.238 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698343742419 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698343742419 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698343742419 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698343742422 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst41\|inst " "Node: clk_trimmer:inst1\|simpleT:inst41\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mux_d:inst14\|inst clk_trimmer:inst1\|simpleT:inst41\|inst " "Register mux_d:inst14\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst41\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742487 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742487 "|bcd|clk_trimmer:inst1|simpleT:inst41|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst10\|inst " "Node: clk_trimmer:inst1\|simpleT:inst10\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst41\|inst clk_trimmer:inst1\|simpleT:inst10\|inst " "Register clk_trimmer:inst1\|simpleT:inst41\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst10\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742487 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742487 "|bcd|clk_trimmer:inst1|simpleT:inst10|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst22\|inst " "Node: clk_trimmer:inst1\|simpleT:inst22\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst23\|inst clk_trimmer:inst1\|simpleT:inst22\|inst " "Register clk_trimmer:inst1\|simpleT:inst23\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst22\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742487 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742487 "|bcd|clk_trimmer:inst1|simpleT:inst22|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_FPGA " "Node: clk_FPGA was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|inst43 clk_FPGA " "Register clk_trimmer:inst1\|inst43 is being clocked by clk_FPGA" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742487 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742487 "|bcd|clk_FPGA"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst21\|inst " "Node: clk_trimmer:inst1\|simpleT:inst21\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst22\|inst clk_trimmer:inst1\|simpleT:inst21\|inst " "Register clk_trimmer:inst1\|simpleT:inst22\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst21\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742487 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742487 "|bcd|clk_trimmer:inst1|simpleT:inst21|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst20\|inst " "Node: clk_trimmer:inst1\|simpleT:inst20\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst21\|inst clk_trimmer:inst1\|simpleT:inst20\|inst " "Register clk_trimmer:inst1\|simpleT:inst21\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst20\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742488 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742488 "|bcd|clk_trimmer:inst1|simpleT:inst20|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst19\|inst " "Node: clk_trimmer:inst1\|simpleT:inst19\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst20\|inst clk_trimmer:inst1\|simpleT:inst19\|inst " "Register clk_trimmer:inst1\|simpleT:inst20\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst19\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742488 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742488 "|bcd|clk_trimmer:inst1|simpleT:inst19|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst18\|inst " "Node: clk_trimmer:inst1\|simpleT:inst18\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst19\|inst clk_trimmer:inst1\|simpleT:inst18\|inst " "Register clk_trimmer:inst1\|simpleT:inst19\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst18\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742488 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742488 "|bcd|clk_trimmer:inst1|simpleT:inst18|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst17\|inst " "Node: clk_trimmer:inst1\|simpleT:inst17\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst18\|inst clk_trimmer:inst1\|simpleT:inst17\|inst " "Register clk_trimmer:inst1\|simpleT:inst18\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst17\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742488 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742488 "|bcd|clk_trimmer:inst1|simpleT:inst17|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst16\|inst " "Node: clk_trimmer:inst1\|simpleT:inst16\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst17\|inst clk_trimmer:inst1\|simpleT:inst16\|inst " "Register clk_trimmer:inst1\|simpleT:inst17\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst16\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742488 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742488 "|bcd|clk_trimmer:inst1|simpleT:inst16|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst15\|inst " "Node: clk_trimmer:inst1\|simpleT:inst15\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst16\|inst clk_trimmer:inst1\|simpleT:inst15\|inst " "Register clk_trimmer:inst1\|simpleT:inst16\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst15\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742488 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742488 "|bcd|clk_trimmer:inst1|simpleT:inst15|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst14\|inst " "Node: clk_trimmer:inst1\|simpleT:inst14\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst15\|inst clk_trimmer:inst1\|simpleT:inst14\|inst " "Register clk_trimmer:inst1\|simpleT:inst15\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst14\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742488 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742488 "|bcd|clk_trimmer:inst1|simpleT:inst14|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst13\|inst " "Node: clk_trimmer:inst1\|simpleT:inst13\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst14\|inst clk_trimmer:inst1\|simpleT:inst13\|inst " "Register clk_trimmer:inst1\|simpleT:inst14\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst13\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742488 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742488 "|bcd|clk_trimmer:inst1|simpleT:inst13|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst12\|inst " "Node: clk_trimmer:inst1\|simpleT:inst12\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst13\|inst clk_trimmer:inst1\|simpleT:inst12\|inst " "Register clk_trimmer:inst1\|simpleT:inst13\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst12\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742488 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742488 "|bcd|clk_trimmer:inst1|simpleT:inst12|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst11\|inst " "Node: clk_trimmer:inst1\|simpleT:inst11\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst12\|inst clk_trimmer:inst1\|simpleT:inst11\|inst " "Register clk_trimmer:inst1\|simpleT:inst12\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst11\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742488 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742488 "|bcd|clk_trimmer:inst1|simpleT:inst11|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst9\|inst " "Node: clk_trimmer:inst1\|simpleT:inst9\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst10\|inst clk_trimmer:inst1\|simpleT:inst9\|inst " "Register clk_trimmer:inst1\|simpleT:inst10\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst9\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742488 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742488 "|bcd|clk_trimmer:inst1|simpleT:inst9|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst8\|inst " "Node: clk_trimmer:inst1\|simpleT:inst8\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst9\|inst clk_trimmer:inst1\|simpleT:inst8\|inst " "Register clk_trimmer:inst1\|simpleT:inst9\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst8\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742488 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742488 "|bcd|clk_trimmer:inst1|simpleT:inst8|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst7\|inst " "Node: clk_trimmer:inst1\|simpleT:inst7\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst8\|inst clk_trimmer:inst1\|simpleT:inst7\|inst " "Register clk_trimmer:inst1\|simpleT:inst8\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst7\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742488 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742488 "|bcd|clk_trimmer:inst1|simpleT:inst7|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst6\|inst " "Node: clk_trimmer:inst1\|simpleT:inst6\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst7\|inst clk_trimmer:inst1\|simpleT:inst6\|inst " "Register clk_trimmer:inst1\|simpleT:inst7\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst6\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742488 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742488 "|bcd|clk_trimmer:inst1|simpleT:inst6|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst5\|inst " "Node: clk_trimmer:inst1\|simpleT:inst5\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst6\|inst clk_trimmer:inst1\|simpleT:inst5\|inst " "Register clk_trimmer:inst1\|simpleT:inst6\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst5\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742488 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742488 "|bcd|clk_trimmer:inst1|simpleT:inst5|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst4\|inst " "Node: clk_trimmer:inst1\|simpleT:inst4\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst5\|inst clk_trimmer:inst1\|simpleT:inst4\|inst " "Register clk_trimmer:inst1\|simpleT:inst5\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst4\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742488 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742488 "|bcd|clk_trimmer:inst1|simpleT:inst4|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst3\|inst " "Node: clk_trimmer:inst1\|simpleT:inst3\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst4\|inst clk_trimmer:inst1\|simpleT:inst3\|inst " "Register clk_trimmer:inst1\|simpleT:inst4\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst3\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742488 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742488 "|bcd|clk_trimmer:inst1|simpleT:inst3|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst2\|inst " "Node: clk_trimmer:inst1\|simpleT:inst2\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst3\|inst clk_trimmer:inst1\|simpleT:inst2\|inst " "Register clk_trimmer:inst1\|simpleT:inst3\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst2\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742488 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742488 "|bcd|clk_trimmer:inst1|simpleT:inst2|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst1\|inst " "Node: clk_trimmer:inst1\|simpleT:inst1\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst2\|inst clk_trimmer:inst1\|simpleT:inst1\|inst " "Register clk_trimmer:inst1\|simpleT:inst2\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst1\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742488 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742488 "|bcd|clk_trimmer:inst1|simpleT:inst1|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst\|inst " "Node: clk_trimmer:inst1\|simpleT:inst\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst1\|inst clk_trimmer:inst1\|simpleT:inst\|inst " "Register clk_trimmer:inst1\|simpleT:inst1\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742488 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742488 "|bcd|clk_trimmer:inst1|simpleT:inst|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst46\|inst " "Node: clk_trimmer:inst1\|simpleT:inst46\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst\|inst clk_trimmer:inst1\|simpleT:inst46\|inst " "Register clk_trimmer:inst1\|simpleT:inst\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst46\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742488 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742488 "|bcd|clk_trimmer:inst1|simpleT:inst46|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_trimmer:inst1\|simpleT:inst23\|inst " "Node: clk_trimmer:inst1\|simpleT:inst23\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_trimmer:inst1\|simpleT:inst24\|inst clk_trimmer:inst1\|simpleT:inst23\|inst " "Register clk_trimmer:inst1\|simpleT:inst24\|inst is being clocked by clk_trimmer:inst1\|simpleT:inst23\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742488 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742488 "|bcd|clk_trimmer:inst1|simpleT:inst23|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|run auto_stp_external_clock_0 " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|run is being clocked by auto_stp_external_clock_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698343742488 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698343742488 "|bcd|auto_stp_external_clock_0"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698343742490 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698343742490 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1698343742490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.188 " "Worst-case setup slack is 47.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.188               0.000 altera_reserved_tck  " "   47.188               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698343742494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 altera_reserved_tck  " "    0.182               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698343742497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.576 " "Worst-case recovery slack is 98.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.576               0.000 altera_reserved_tck  " "   98.576               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698343742499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.488 " "Worst-case removal slack is 0.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 altera_reserved_tck  " "    0.488               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698343742501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.459 " "Worst-case minimum pulse width slack is 49.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.459               0.000 altera_reserved_tck  " "   49.459               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698343742503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698343742503 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698343742534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698343742534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698343742534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698343742534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.586 ns " "Worst Case Available Settling Time: 346.586 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698343742534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698343742534 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698343742534 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698343742799 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698343742800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 95 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "993 " "Peak virtual memory: 993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698343742842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 15:09:02 2023 " "Processing ended: Thu Oct 26 15:09:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698343742842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698343742842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698343742842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698343742842 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1698343743570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698343743570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 15:09:03 2023 " "Processing started: Thu Oct 26 15:09:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698343743570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1698343743570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off bcd -c bcd " "Command: quartus_eda --read_settings_files=off --write_settings_files=off bcd -c bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1698343743570 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1698343743829 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bcd.vo /home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/simulation/modelsim/ simulation " "Generated file bcd.vo in folder \"/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1698343744805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1033 " "Peak virtual memory: 1033 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698343746532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 15:09:06 2023 " "Processing ended: Thu Oct 26 15:09:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698343746532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698343746532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698343746532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1698343746532 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 142 s " "Quartus Prime Full Compilation was successful. 0 errors, 142 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1698343746640 ""}
