Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'addr_out' [C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus_bridge/simple_bus_bridge.srcs/sources_1/new/tb_top.v:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_processor1
Compiling module xil_defaultlib.master_interface
Compiling module xil_defaultlib.master1
Compiling module xil_defaultlib.dual_clock_fifo(DATA_WIDTH=4)
Compiling module xil_defaultlib.dual_clock_fifo
Compiling module xil_defaultlib.slave_bridge_with_fifo
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.slave_interface
Compiling module xil_defaultlib.slave
Compiling module xil_defaultlib.master_bridge
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
