$date
	Sun Jul  9 15:59:53 2023
$end
$version
	GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
$end
$timescale
	1ns
$end
$scope module DCacheWraper $end
$scope module DCache $end
$var wire 1 , io_coreRsp_bits_isWrite $end
$var wire 3 - io_coreRsp_bits_instrId[2:0] $end
$var wire 1 @ memRsp_st1_valid $end
$var wire 1 + io_coreRsp_ready $end
$var wire 1 " clock $end
$var wire 1 * io_coreRsp_valid $end
$var wire 1 $ io_coreReq_ready $end
$var wire 1 2 io_memReq_ready $end
$scope module MshrAccess $end
$var wire 1 ? io_missReq_ready $end
$upscope $end
$var wire 1 # io_coreReq_valid $end
$var wire 1 C coreRsp_st2_valid $end
$scope module MshrAccess $end
$var wire 1 B io_missRspOut_valid $end
$var wire 2 = io_probeOut_st1_probeStatus[1:0] $end
$upscope $end
$var wire 3 ' io_coreReq_bits_opcode[2:0] $end
$scope module MshrAccess $end
$var wire 1 > io_missReq_valid $end
$var wire 3 ; mshrStatus_st1[2:0] $end
$upscope $end
$var wire 1 / io_memRsp_ready $end
$scope module MshrAccess $end
$scope module entryStatus $end
$var wire 1 : io_full $end
$upscope $end
$upscope $end
$var wire 32 0 io_memRsp_bits_d_data_0[31:0] $end
$var wire 4 ( io_coreReq_bits_param[3:0] $end
$scope module MshrAccess $end
$var wire 1 8 subentry_valid_3_0 $end
$var wire 1 < io_probe_valid $end
$var wire 1 A io_missRspIn_valid $end
$var wire 1 7 subentry_valid_2_0 $end
$var wire 1 5 subentry_valid_0_0 $end
$var wire 1 9 primaryMiss $end
$upscope $end
$var wire 3 ) io_coreReq_bits_instrId[2:0] $end
$var wire 7 3 io_memReq_bits_a_source[6:0] $end
$var wire 2 & io_coreReq_bits_setIdx[1:0] $end
$var wire 1 1 io_memReq_valid $end
$var wire 26 % io_coreReq_bits_tag[25:0] $end
$var wire 3 4 io_memReq_bits_a_opcode[2:0] $end
$var wire 1 E coreReq_st1_valid $end
$var wire 1 . io_memRsp_valid $end
$var wire 1 D coreReq_st1_ready $end
$scope module MshrAccess $end
$var wire 1 6 subentry_valid_1_0 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0<
0:
0E
0+
0,
b0 -
b0 4
02
b0 ;
1?
0.
1/
1D
0C
0"
06
b0 0
08
0#
b0 (
01
b0 =
0*
0A
0@
05
0B
07
0>
1$
19
b0 )
b0 &
b0 '
b0 3
$end
#1
1"
#6
0"
1+
12
#11
1"
#16
0"
#21
1"
#26
0"
#31
1"
#36
0"
#41
1"
#46
0"
#51
1"
#56
0"
#61
1"
#66
0"
b1 %
1<
1#
b1 &
b101 )
#71
1"
1E
1>
#76
0"
b110 )
b10 &
#81
1"
b10001 3
b100 4
15
11
#86
0"
b11 &
b111 )
#91
1"
b10110 3
16
#96
b0 )
0"
b10 %
b0 &
#101
1"
b11011 3
17
#106
0"
b1 &
b1 )
#111
1:
0?
b1 ;
1"
0D
18
b11100 3
b1 =
#116
0<
0"
0#
#121
01
1"
b0 4
b0 3
#126
0"
#131
1"
1.
b10100 0
#136
0"
#141
1"
b11000 0
1A
#146
0"
#151
1"
0:
0>
1?
b0 =
b0 ;
b11100 0
05
1@
1B
0E
#156
0"
#161
1"
1C
06
b100000 0
#166
0"
#171
1"
b0 0
07
b101 -
0.
1*
#176
0"
#181
1"
b110 -
0A
08
#186
0"
#191
1"
b111 -
1D
1E
1>
0B
0@
#196
0"
#201
1"
0E
0C
b0 -
b10001 3
11
0>
15
b100 4
09
#206
0"
#211
1"
0*
b0 4
b101 -
01
b0 3
#216
0"
#221
1"
#226
0"
#231
1"
#236
0"
#241
1"
#246
0"
#251
1"
b100100 0
1.
#256
0"
#261
1"
0.
b0 0
1A
#266
0"
#271
1"
0A
19
1@
0D
1B
05
#276
0"
#281
1"
0@
1C
0B
1D
#286
0"
#291
1"
1*
0C
b1 -
#296
0"
#301
1"
b110 -
0*
#306
0"
#311
1"
#316
0"
#321
1"
#326
0"
#331
1"
#336
0"
#341
1"
#346
0"
#351
1"
#356
0"
#361
1"
#366
0"
#371
1"
#376
0"
#381
1"
#386
0"
#391
1"
#396
0"
#401
1"
#406
0"
#411
1"
#416
