#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jun  2 18:11:18 2021
# Process ID: 15104
# Current directory: F:/Desk/Success Vivado/EXP09-15
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14084 F:\Desk\Success Vivado\EXP09-15\OExp05_CPU.xpr
# Log file: F:/Desk/Success Vivado/EXP09-15/vivado.log
# Journal file: F:/Desk/Success Vivado/EXP09-15\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xlinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 893.988 ; gain = 133.918
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xlinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.sim/sim_1/behav/xsim/RV32P2BubbleDEMO.coe'
INFO: [SIM-utils-43] Exported 'F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.sim/sim_1/behav/xsim/RISCV-DEMO9.coe'
INFO: [SIM-utils-43] Exported 'F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.sim/sim_1/behav/xsim/lab7_inst.coe'
INFO: [SIM-utils-43] Exported 'F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.sim/sim_1/behav/xsim/LAB7DIY.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.srcs/sources_1/imports/sources_1/imports/RSDP9/ALU_5359/ALU_5359.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_5359
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.srcs/sources_1/imports/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.srcs/sources_1/imports/sources_1/new/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.srcs/sources_1/new/REG_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.srcs/sources_1/new/REG_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.srcs/sources_1/new/REG_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.srcs/sources_1/new/REG_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.srcs/sources_1/new/RV32IPDP_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32IPDP_C
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.srcs/sources_1/imports/sources_1/imports/RSDP9/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto ff1206c71c6743f9ba5f9aff85fa1e4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sign [F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.srcs/sources_1/new/RV32IPDP_C.v:148]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrc_A [F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.srcs/sources_1/new/RV32IPDP_C.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrc_B [F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.srcs/sources_1/new/RV32IPDP_C.v:171]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.REG_IF_ID
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.REG_ID_EX
Compiling module xil_defaultlib.ALU_5359
Compiling module xil_defaultlib.REG_EX_MEM
Compiling module xil_defaultlib.REG_MEM_WB
Compiling module xil_defaultlib.RV32IPDP_C
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 944.016 ; gain = 31.293
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xlinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.sim/sim_1/behav/xsim/RV32P2BubbleDEMO.coe'
INFO: [SIM-utils-43] Exported 'F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.sim/sim_1/behav/xsim/RISCV-DEMO9.coe'
INFO: [SIM-utils-43] Exported 'F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.sim/sim_1/behav/xsim/lab7_inst.coe'
INFO: [SIM-utils-43] Exported 'F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.sim/sim_1/behav/xsim/LAB7DIY.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.srcs/sources_1/imports/sources_1/imports/RSDP9/ALU_5359/ALU_5359.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_5359
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.srcs/sources_1/imports/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.srcs/sources_1/imports/sources_1/new/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.srcs/sources_1/new/REG_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.srcs/sources_1/new/REG_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.srcs/sources_1/new/REG_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.srcs/sources_1/new/REG_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.srcs/sources_1/new/RV32IPDP_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32IPDP_C
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.srcs/sources_1/imports/sources_1/imports/RSDP9/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto ff1206c71c6743f9ba5f9aff85fa1e4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sign [F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.srcs/sources_1/new/RV32IPDP_C.v:148]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrc_A [F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.srcs/sources_1/new/RV32IPDP_C.v:170]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrc_B [F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.srcs/sources_1/new/RV32IPDP_C.v:171]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.REG_IF_ID
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.REG_ID_EX
Compiling module xil_defaultlib.ALU_5359
Compiling module xil_defaultlib.REG_EX_MEM
Compiling module xil_defaultlib.REG_MEM_WB
Compiling module xil_defaultlib.RV32IPDP_C
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Desk/Success Vivado/EXP09-15/OExp05_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 970.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun  2 20:15:29 2021...
