
Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f38  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b0  08005078  08005078  00015078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08005228  08005228  00015228  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800522c  0800522c  0001522c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000070  20000008  08005230  00020008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000003ec  20000078  080052a0  00020078  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  20000464  080052a0  00020464  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
  9 .debug_info   000155a9  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00002b8d  00000000  00000000  00035651  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001948  00000000  00000000  000381e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00001810  00000000  00000000  00039b28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  000234f8  00000000  00000000  0003b338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001514f  00000000  00000000  0005e830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    000e14aa  00000000  00000000  0007397f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  00154e29  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000072ec  00000000  00000000  00154e7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000078 	.word	0x20000078
 800015c:	00000000 	.word	0x00000000
 8000160:	08005060 	.word	0x08005060

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000007c 	.word	0x2000007c
 800017c:	08005060 	.word	0x08005060

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8000220:	b480      	push	{r7}
 8000222:	b083      	sub	sp, #12
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8000228:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800022c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000230:	f023 0218 	bic.w	r2, r3, #24
 8000234:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	4313      	orrs	r3, r2
 800023c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8000240:	bf00      	nop
 8000242:	370c      	adds	r7, #12
 8000244:	46bd      	mov	sp, r7
 8000246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024a:	4770      	bx	lr

0800024c <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800024c:	b480      	push	{r7}
 800024e:	b085      	sub	sp, #20
 8000250:	af00      	add	r7, sp, #0
 8000252:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000254:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000258:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800025a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	4313      	orrs	r3, r2
 8000262:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000264:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000268:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	4013      	ands	r3, r2
 800026e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000270:	68fb      	ldr	r3, [r7, #12]
}
 8000272:	bf00      	nop
 8000274:	3714      	adds	r7, #20
 8000276:	46bd      	mov	sp, r7
 8000278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800027c:	4770      	bx	lr
	...

08000280 <recieve16Bit>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
_Bool recieve16Bit(uint16_t *read_to){
 8000280:	b580      	push	{r7, lr}
 8000282:	b082      	sub	sp, #8
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]

	if(HAL_SPI_Receive(&hspi1, (uint8_t*)read_to, 2, 10) == HAL_OK) {
 8000288:	230a      	movs	r3, #10
 800028a:	2202      	movs	r2, #2
 800028c:	6879      	ldr	r1, [r7, #4]
 800028e:	4806      	ldr	r0, [pc, #24]	; (80002a8 <recieve16Bit+0x28>)
 8000290:	f002 ff22 	bl	80030d8 <HAL_SPI_Receive>
 8000294:	4603      	mov	r3, r0
 8000296:	2b00      	cmp	r3, #0
 8000298:	d101      	bne.n	800029e <recieve16Bit+0x1e>
		return true;
 800029a:	2301      	movs	r3, #1
 800029c:	e000      	b.n	80002a0 <recieve16Bit+0x20>
	}

	return false;
 800029e:	2300      	movs	r3, #0
}
 80002a0:	4618      	mov	r0, r3
 80002a2:	3708      	adds	r7, #8
 80002a4:	46bd      	mov	sp, r7
 80002a6:	bd80      	pop	{r7, pc}
 80002a8:	20000094 	.word	0x20000094

080002ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b082      	sub	sp, #8
 80002b0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002b2:	f000 fc97 	bl	8000be4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002b6:	f000 f867 	bl	8000388 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80002ba:	f000 f8db 	bl	8000474 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002be:	f000 f9a7 	bl	8000610 <MX_GPIO_Init>
  MX_USB_PCD_Init();
 80002c2:	f000 f97d 	bl	80005c0 <MX_USB_PCD_Init>
  MX_TIM2_Init();
 80002c6:	f000 f92d 	bl	8000524 <MX_TIM2_Init>
  MX_SPI1_Init();
 80002ca:	f000 f8f1 	bl	80004b0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 80002ce:	4825      	ldr	r0, [pc, #148]	; (8000364 <main+0xb8>)
 80002d0:	f003 fc5a 	bl	8003b88 <HAL_TIM_Base_Start>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  uint8_t header;
	  HAL_StatusTypeDef receive_status = HAL_SPI_Receive(&hspi1, &header, 1, 10);
 80002d4:	1db9      	adds	r1, r7, #6
 80002d6:	230a      	movs	r3, #10
 80002d8:	2201      	movs	r2, #1
 80002da:	4823      	ldr	r0, [pc, #140]	; (8000368 <main+0xbc>)
 80002dc:	f002 fefc 	bl	80030d8 <HAL_SPI_Receive>
 80002e0:	4603      	mov	r3, r0
 80002e2:	71fb      	strb	r3, [r7, #7]
	  if(receive_status == HAL_OK) {
 80002e4:	79fb      	ldrb	r3, [r7, #7]
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d133      	bne.n	8000352 <main+0xa6>
		  insides = header;
 80002ea:	79ba      	ldrb	r2, [r7, #6]
 80002ec:	4b1f      	ldr	r3, [pc, #124]	; (800036c <main+0xc0>)
 80002ee:	701a      	strb	r2, [r3, #0]
		  switch((Header)header) {
 80002f0:	79bb      	ldrb	r3, [r7, #6]
 80002f2:	2b03      	cmp	r3, #3
 80002f4:	d020      	beq.n	8000338 <main+0x8c>
 80002f6:	2b03      	cmp	r3, #3
 80002f8:	dcec      	bgt.n	80002d4 <main+0x28>
 80002fa:	2b01      	cmp	r3, #1
 80002fc:	d002      	beq.n	8000304 <main+0x58>
 80002fe:	2b02      	cmp	r3, #2
 8000300:	d00d      	beq.n	800031e <main+0x72>
 8000302:	e02d      	b.n	8000360 <main+0xb4>
		  	  case SLEEP_TIME:
		  		  if(!recieve16Bit(&sleep_time)) {
 8000304:	481a      	ldr	r0, [pc, #104]	; (8000370 <main+0xc4>)
 8000306:	f7ff ffbb 	bl	8000280 <recieve16Bit>
 800030a:	4603      	mov	r3, r0
 800030c:	f083 0301 	eor.w	r3, r3, #1
 8000310:	b2db      	uxtb	r3, r3
 8000312:	2b00      	cmp	r3, #0
 8000314:	d01f      	beq.n	8000356 <main+0xaa>
		  			  printf("ERROR COULD NOT RECIEVE SLEEP TIME");
 8000316:	4817      	ldr	r0, [pc, #92]	; (8000374 <main+0xc8>)
 8000318:	f003 ff14 	bl	8004144 <iprintf>
		  		  	  }
				  break;
 800031c:	e01b      	b.n	8000356 <main+0xaa>
			  case RUN_AMOUNT:
				  if(!recieve16Bit(&max_amount_of_runs)){
 800031e:	4816      	ldr	r0, [pc, #88]	; (8000378 <main+0xcc>)
 8000320:	f7ff ffae 	bl	8000280 <recieve16Bit>
 8000324:	4603      	mov	r3, r0
 8000326:	f083 0301 	eor.w	r3, r3, #1
 800032a:	b2db      	uxtb	r3, r3
 800032c:	2b00      	cmp	r3, #0
 800032e:	d014      	beq.n	800035a <main+0xae>
					  printf("ERROR COULD NOT RECIEVE AMOUNT OF RUNS");
 8000330:	4812      	ldr	r0, [pc, #72]	; (800037c <main+0xd0>)
 8000332:	f003 ff07 	bl	8004144 <iprintf>
				  }

				  break;
 8000336:	e010      	b.n	800035a <main+0xae>
			  case TEST_MODE:
				  if(!recieve16Bit(&test_mode)){
 8000338:	4811      	ldr	r0, [pc, #68]	; (8000380 <main+0xd4>)
 800033a:	f7ff ffa1 	bl	8000280 <recieve16Bit>
 800033e:	4603      	mov	r3, r0
 8000340:	f083 0301 	eor.w	r3, r3, #1
 8000344:	b2db      	uxtb	r3, r3
 8000346:	2b00      	cmp	r3, #0
 8000348:	d009      	beq.n	800035e <main+0xb2>
					  printf("TEST MODE COULD NOT BE RECIEVED");
 800034a:	480e      	ldr	r0, [pc, #56]	; (8000384 <main+0xd8>)
 800034c:	f003 fefa 	bl	8004144 <iprintf>
				  }
				  break;
 8000350:	e005      	b.n	800035e <main+0xb2>
			  }
	  }
 8000352:	bf00      	nop
 8000354:	e7be      	b.n	80002d4 <main+0x28>
				  break;
 8000356:	bf00      	nop
 8000358:	e7bc      	b.n	80002d4 <main+0x28>
				  break;
 800035a:	bf00      	nop
 800035c:	e7ba      	b.n	80002d4 <main+0x28>
				  break;
 800035e:	bf00      	nop
  {
 8000360:	e7b8      	b.n	80002d4 <main+0x28>
 8000362:	bf00      	nop
 8000364:	200000f8 	.word	0x200000f8
 8000368:	20000094 	.word	0x20000094
 800036c:	2000043e 	.word	0x2000043e
 8000370:	20000440 	.word	0x20000440
 8000374:	08005078 	.word	0x08005078
 8000378:	20000442 	.word	0x20000442
 800037c:	0800509c 	.word	0x0800509c
 8000380:	20000444 	.word	0x20000444
 8000384:	080050c4 	.word	0x080050c4

08000388 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	b09a      	sub	sp, #104	; 0x68
 800038c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800038e:	f107 0320 	add.w	r3, r7, #32
 8000392:	2248      	movs	r2, #72	; 0x48
 8000394:	2100      	movs	r1, #0
 8000396:	4618      	mov	r0, r3
 8000398:	f003 fecc 	bl	8004134 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800039c:	1d3b      	adds	r3, r7, #4
 800039e:	2200      	movs	r2, #0
 80003a0:	601a      	str	r2, [r3, #0]
 80003a2:	605a      	str	r2, [r3, #4]
 80003a4:	609a      	str	r2, [r3, #8]
 80003a6:	60da      	str	r2, [r3, #12]
 80003a8:	611a      	str	r2, [r3, #16]
 80003aa:	615a      	str	r2, [r3, #20]
 80003ac:	619a      	str	r2, [r3, #24]

  /** Macro to configure the PLL multiplication factor
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV1);
 80003ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80003b2:	68db      	ldr	r3, [r3, #12]
 80003b4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80003b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80003bc:	60d3      	str	r3, [r2, #12]

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 80003be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80003c2:	68db      	ldr	r3, [r3, #12]
 80003c4:	f023 0303 	bic.w	r3, r3, #3
 80003c8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80003cc:	f043 0301 	orr.w	r3, r3, #1
 80003d0:	60d3      	str	r3, [r2, #12]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80003d2:	f001 f841 	bl	8001458 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80003d6:	2000      	movs	r0, #0
 80003d8:	f7ff ff22 	bl	8000220 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80003dc:	4b24      	ldr	r3, [pc, #144]	; (8000470 <SystemClock_Config+0xe8>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80003e4:	4a22      	ldr	r2, [pc, #136]	; (8000470 <SystemClock_Config+0xe8>)
 80003e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80003ea:	6013      	str	r3, [r2, #0]
 80003ec:	4b20      	ldr	r3, [pc, #128]	; (8000470 <SystemClock_Config+0xe8>)
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80003f4:	603b      	str	r3, [r7, #0]
 80003f6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 80003f8:	2327      	movs	r3, #39	; 0x27
 80003fa:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000400:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000402:	2301      	movs	r3, #1
 8000404:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000406:	f44f 7380 	mov.w	r3, #256	; 0x100
 800040a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800040c:	2301      	movs	r3, #1
 800040e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000410:	2340      	movs	r3, #64	; 0x40
 8000412:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000414:	2300      	movs	r3, #0
 8000416:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000418:	2360      	movs	r3, #96	; 0x60
 800041a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800041c:	2300      	movs	r3, #0
 800041e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000420:	f107 0320 	add.w	r3, r7, #32
 8000424:	4618      	mov	r0, r3
 8000426:	f001 fb93 	bl	8001b50 <HAL_RCC_OscConfig>
 800042a:	4603      	mov	r3, r0
 800042c:	2b00      	cmp	r3, #0
 800042e:	d001      	beq.n	8000434 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000430:	f000 f98a 	bl	8000748 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8000434:	236f      	movs	r3, #111	; 0x6f
 8000436:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000438:	2302      	movs	r3, #2
 800043a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800043c:	2300      	movs	r3, #0
 800043e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000440:	2300      	movs	r3, #0
 8000442:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000444:	2300      	movs	r3, #0
 8000446:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8000448:	2300      	movs	r3, #0
 800044a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 800044c:	2300      	movs	r3, #0
 800044e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000450:	1d3b      	adds	r3, r7, #4
 8000452:	2101      	movs	r1, #1
 8000454:	4618      	mov	r0, r3
 8000456:	f001 feef 	bl	8002238 <HAL_RCC_ClockConfig>
 800045a:	4603      	mov	r3, r0
 800045c:	2b00      	cmp	r3, #0
 800045e:	d001      	beq.n	8000464 <SystemClock_Config+0xdc>
  {
    Error_Handler();
 8000460:	f000 f972 	bl	8000748 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000464:	f002 fc7e 	bl	8002d64 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000468:	bf00      	nop
 800046a:	3768      	adds	r7, #104	; 0x68
 800046c:	46bd      	mov	sp, r7
 800046e:	bd80      	pop	{r7, pc}
 8000470:	58000400 	.word	0x58000400

08000474 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b094      	sub	sp, #80	; 0x50
 8000478:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800047a:	463b      	mov	r3, r7
 800047c:	2250      	movs	r2, #80	; 0x50
 800047e:	2100      	movs	r1, #0
 8000480:	4618      	mov	r0, r3
 8000482:	f003 fe57 	bl	8004134 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 8000486:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800048a:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 800048c:	2300      	movs	r3, #0
 800048e:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 8000490:	2300      	movs	r3, #0
 8000492:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000494:	463b      	mov	r3, r7
 8000496:	4618      	mov	r0, r3
 8000498:	f002 faee 	bl	8002a78 <HAL_RCCEx_PeriphCLKConfig>
 800049c:	4603      	mov	r3, r0
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d001      	beq.n	80004a6 <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 80004a2:	f000 f951 	bl	8000748 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 80004a6:	bf00      	nop
 80004a8:	3750      	adds	r7, #80	; 0x50
 80004aa:	46bd      	mov	sp, r7
 80004ac:	bd80      	pop	{r7, pc}
	...

080004b0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80004b4:	4b19      	ldr	r3, [pc, #100]	; (800051c <MX_SPI1_Init+0x6c>)
 80004b6:	4a1a      	ldr	r2, [pc, #104]	; (8000520 <MX_SPI1_Init+0x70>)
 80004b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 80004ba:	4b18      	ldr	r3, [pc, #96]	; (800051c <MX_SPI1_Init+0x6c>)
 80004bc:	2200      	movs	r2, #0
 80004be:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80004c0:	4b16      	ldr	r3, [pc, #88]	; (800051c <MX_SPI1_Init+0x6c>)
 80004c2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80004c6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80004c8:	4b14      	ldr	r3, [pc, #80]	; (800051c <MX_SPI1_Init+0x6c>)
 80004ca:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80004ce:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80004d0:	4b12      	ldr	r3, [pc, #72]	; (800051c <MX_SPI1_Init+0x6c>)
 80004d2:	2200      	movs	r2, #0
 80004d4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80004d6:	4b11      	ldr	r3, [pc, #68]	; (800051c <MX_SPI1_Init+0x6c>)
 80004d8:	2200      	movs	r2, #0
 80004da:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 80004dc:	4b0f      	ldr	r3, [pc, #60]	; (800051c <MX_SPI1_Init+0x6c>)
 80004de:	2200      	movs	r2, #0
 80004e0:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80004e2:	4b0e      	ldr	r3, [pc, #56]	; (800051c <MX_SPI1_Init+0x6c>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80004e8:	4b0c      	ldr	r3, [pc, #48]	; (800051c <MX_SPI1_Init+0x6c>)
 80004ea:	2200      	movs	r2, #0
 80004ec:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80004ee:	4b0b      	ldr	r3, [pc, #44]	; (800051c <MX_SPI1_Init+0x6c>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80004f4:	4b09      	ldr	r3, [pc, #36]	; (800051c <MX_SPI1_Init+0x6c>)
 80004f6:	2207      	movs	r2, #7
 80004f8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80004fa:	4b08      	ldr	r3, [pc, #32]	; (800051c <MX_SPI1_Init+0x6c>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000500:	4b06      	ldr	r3, [pc, #24]	; (800051c <MX_SPI1_Init+0x6c>)
 8000502:	2200      	movs	r2, #0
 8000504:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000506:	4805      	ldr	r0, [pc, #20]	; (800051c <MX_SPI1_Init+0x6c>)
 8000508:	f002 fd43 	bl	8002f92 <HAL_SPI_Init>
 800050c:	4603      	mov	r3, r0
 800050e:	2b00      	cmp	r3, #0
 8000510:	d001      	beq.n	8000516 <MX_SPI1_Init+0x66>
  {
    Error_Handler();
 8000512:	f000 f919 	bl	8000748 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000516:	bf00      	nop
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	20000094 	.word	0x20000094
 8000520:	40013000 	.word	0x40013000

08000524 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b088      	sub	sp, #32
 8000528:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800052a:	f107 0310 	add.w	r3, r7, #16
 800052e:	2200      	movs	r2, #0
 8000530:	601a      	str	r2, [r3, #0]
 8000532:	605a      	str	r2, [r3, #4]
 8000534:	609a      	str	r2, [r3, #8]
 8000536:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000538:	1d3b      	adds	r3, r7, #4
 800053a:	2200      	movs	r2, #0
 800053c:	601a      	str	r2, [r3, #0]
 800053e:	605a      	str	r2, [r3, #4]
 8000540:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000542:	4b1e      	ldr	r3, [pc, #120]	; (80005bc <MX_TIM2_Init+0x98>)
 8000544:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000548:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32-1;
 800054a:	4b1c      	ldr	r3, [pc, #112]	; (80005bc <MX_TIM2_Init+0x98>)
 800054c:	221f      	movs	r2, #31
 800054e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000550:	4b1a      	ldr	r3, [pc, #104]	; (80005bc <MX_TIM2_Init+0x98>)
 8000552:	2200      	movs	r2, #0
 8000554:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000556:	4b19      	ldr	r3, [pc, #100]	; (80005bc <MX_TIM2_Init+0x98>)
 8000558:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800055c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800055e:	4b17      	ldr	r3, [pc, #92]	; (80005bc <MX_TIM2_Init+0x98>)
 8000560:	2200      	movs	r2, #0
 8000562:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000564:	4b15      	ldr	r3, [pc, #84]	; (80005bc <MX_TIM2_Init+0x98>)
 8000566:	2200      	movs	r2, #0
 8000568:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800056a:	4814      	ldr	r0, [pc, #80]	; (80005bc <MX_TIM2_Init+0x98>)
 800056c:	f003 fab4 	bl	8003ad8 <HAL_TIM_Base_Init>
 8000570:	4603      	mov	r3, r0
 8000572:	2b00      	cmp	r3, #0
 8000574:	d001      	beq.n	800057a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000576:	f000 f8e7 	bl	8000748 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800057a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800057e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000580:	f107 0310 	add.w	r3, r7, #16
 8000584:	4619      	mov	r1, r3
 8000586:	480d      	ldr	r0, [pc, #52]	; (80005bc <MX_TIM2_Init+0x98>)
 8000588:	f003 fb44 	bl	8003c14 <HAL_TIM_ConfigClockSource>
 800058c:	4603      	mov	r3, r0
 800058e:	2b00      	cmp	r3, #0
 8000590:	d001      	beq.n	8000596 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000592:	f000 f8d9 	bl	8000748 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000596:	2300      	movs	r3, #0
 8000598:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800059a:	2300      	movs	r3, #0
 800059c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800059e:	1d3b      	adds	r3, r7, #4
 80005a0:	4619      	mov	r1, r3
 80005a2:	4806      	ldr	r0, [pc, #24]	; (80005bc <MX_TIM2_Init+0x98>)
 80005a4:	f003 fd00 	bl	8003fa8 <HAL_TIMEx_MasterConfigSynchronization>
 80005a8:	4603      	mov	r3, r0
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d001      	beq.n	80005b2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80005ae:	f000 f8cb 	bl	8000748 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80005b2:	bf00      	nop
 80005b4:	3720      	adds	r7, #32
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	200000f8 	.word	0x200000f8

080005c0 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80005c4:	4b10      	ldr	r3, [pc, #64]	; (8000608 <MX_USB_PCD_Init+0x48>)
 80005c6:	4a11      	ldr	r2, [pc, #68]	; (800060c <MX_USB_PCD_Init+0x4c>)
 80005c8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80005ca:	4b0f      	ldr	r3, [pc, #60]	; (8000608 <MX_USB_PCD_Init+0x48>)
 80005cc:	2208      	movs	r2, #8
 80005ce:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80005d0:	4b0d      	ldr	r3, [pc, #52]	; (8000608 <MX_USB_PCD_Init+0x48>)
 80005d2:	2202      	movs	r2, #2
 80005d4:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80005d6:	4b0c      	ldr	r3, [pc, #48]	; (8000608 <MX_USB_PCD_Init+0x48>)
 80005d8:	2202      	movs	r2, #2
 80005da:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 80005dc:	4b0a      	ldr	r3, [pc, #40]	; (8000608 <MX_USB_PCD_Init+0x48>)
 80005de:	2200      	movs	r2, #0
 80005e0:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80005e2:	4b09      	ldr	r3, [pc, #36]	; (8000608 <MX_USB_PCD_Init+0x48>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80005e8:	4b07      	ldr	r3, [pc, #28]	; (8000608 <MX_USB_PCD_Init+0x48>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80005ee:	4b06      	ldr	r3, [pc, #24]	; (8000608 <MX_USB_PCD_Init+0x48>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80005f4:	4804      	ldr	r0, [pc, #16]	; (8000608 <MX_USB_PCD_Init+0x48>)
 80005f6:	f000 fe2b 	bl	8001250 <HAL_PCD_Init>
 80005fa:	4603      	mov	r3, r0
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d001      	beq.n	8000604 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 8000600:	f000 f8a2 	bl	8000748 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8000604:	bf00      	nop
 8000606:	bd80      	pop	{r7, pc}
 8000608:	20000144 	.word	0x20000144
 800060c:	40006800 	.word	0x40006800

08000610 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b086      	sub	sp, #24
 8000614:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000616:	1d3b      	adds	r3, r7, #4
 8000618:	2200      	movs	r2, #0
 800061a:	601a      	str	r2, [r3, #0]
 800061c:	605a      	str	r2, [r3, #4]
 800061e:	609a      	str	r2, [r3, #8]
 8000620:	60da      	str	r2, [r3, #12]
 8000622:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000624:	2004      	movs	r0, #4
 8000626:	f7ff fe11 	bl	800024c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800062a:	2001      	movs	r0, #1
 800062c:	f7ff fe0e 	bl	800024c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000630:	2002      	movs	r0, #2
 8000632:	f7ff fe0b 	bl	800024c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000636:	2008      	movs	r0, #8
 8000638:	f7ff fe08 	bl	800024c <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Interrupter_GPIO_Port, Interrupter_Pin, GPIO_PIN_RESET);
 800063c:	2200      	movs	r2, #0
 800063e:	2102      	movs	r1, #2
 8000640:	4822      	ldr	r0, [pc, #136]	; (80006cc <MX_GPIO_Init+0xbc>)
 8000642:	f000 fdd5 	bl	80011f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|LD1_Pin, GPIO_PIN_RESET);
 8000646:	2200      	movs	r2, #0
 8000648:	2123      	movs	r1, #35	; 0x23
 800064a:	4821      	ldr	r0, [pc, #132]	; (80006d0 <MX_GPIO_Init+0xc0>)
 800064c:	f000 fdd0 	bl	80011f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : TEST_INPUT_Pin */
  GPIO_InitStruct.Pin = TEST_INPUT_Pin;
 8000650:	2301      	movs	r3, #1
 8000652:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000654:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000658:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800065a:	2302      	movs	r3, #2
 800065c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(TEST_INPUT_GPIO_Port, &GPIO_InitStruct);
 800065e:	1d3b      	adds	r3, r7, #4
 8000660:	4619      	mov	r1, r3
 8000662:	481a      	ldr	r0, [pc, #104]	; (80006cc <MX_GPIO_Init+0xbc>)
 8000664:	f000 fc54 	bl	8000f10 <HAL_GPIO_Init>

  /*Configure GPIO pin : Interrupter_Pin */
  GPIO_InitStruct.Pin = Interrupter_Pin;
 8000668:	2302      	movs	r3, #2
 800066a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800066c:	2301      	movs	r3, #1
 800066e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000670:	2302      	movs	r3, #2
 8000672:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000674:	2303      	movs	r3, #3
 8000676:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(Interrupter_GPIO_Port, &GPIO_InitStruct);
 8000678:	1d3b      	adds	r3, r7, #4
 800067a:	4619      	mov	r1, r3
 800067c:	4813      	ldr	r0, [pc, #76]	; (80006cc <MX_GPIO_Init+0xbc>)
 800067e:	f000 fc47 	bl	8000f10 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin LD1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|LD1_Pin;
 8000682:	2323      	movs	r3, #35	; 0x23
 8000684:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000686:	2301      	movs	r3, #1
 8000688:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068a:	2300      	movs	r3, #0
 800068c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800068e:	2300      	movs	r3, #0
 8000690:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000692:	1d3b      	adds	r3, r7, #4
 8000694:	4619      	mov	r1, r3
 8000696:	480e      	ldr	r0, [pc, #56]	; (80006d0 <MX_GPIO_Init+0xc0>)
 8000698:	f000 fc3a 	bl	8000f10 <HAL_GPIO_Init>

  /*Configure GPIO pins : B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 800069c:	2303      	movs	r3, #3
 800069e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006a0:	2300      	movs	r3, #0
 80006a2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a4:	2300      	movs	r3, #0
 80006a6:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006a8:	1d3b      	adds	r3, r7, #4
 80006aa:	4619      	mov	r1, r3
 80006ac:	4809      	ldr	r0, [pc, #36]	; (80006d4 <MX_GPIO_Init+0xc4>)
 80006ae:	f000 fc2f 	bl	8000f10 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80006b2:	2200      	movs	r2, #0
 80006b4:	2100      	movs	r1, #0
 80006b6:	2006      	movs	r0, #6
 80006b8:	f000 fbf5 	bl	8000ea6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80006bc:	2006      	movs	r0, #6
 80006be:	f000 fc0c 	bl	8000eda <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80006c2:	bf00      	nop
 80006c4:	3718      	adds	r7, #24
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	48000800 	.word	0x48000800
 80006d0:	48000400 	.word	0x48000400
 80006d4:	48000c00 	.word	0x48000c00

080006d8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80006d8:	b480      	push	{r7}
 80006da:	b083      	sub	sp, #12
 80006dc:	af00      	add	r7, sp, #0
 80006de:	4603      	mov	r3, r0
 80006e0:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == TEST_INPUT_Pin){
 80006e2:	88fb      	ldrh	r3, [r7, #6]
 80006e4:	2b01      	cmp	r3, #1
 80006e6:	d120      	bne.n	800072a <HAL_GPIO_EXTI_Callback+0x52>
		/*
		 * STOP A TIMER HERE DEPENDING ON THE RUN TYPE
		 */
		// SAVE THE TIME
		//SEND THE TIME TO HANDLER
		if(captures%2 == 0){
 80006e8:	4b13      	ldr	r3, [pc, #76]	; (8000738 <HAL_GPIO_EXTI_Callback+0x60>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	f003 0301 	and.w	r3, r3, #1
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d10a      	bne.n	800070a <HAL_GPIO_EXTI_Callback+0x32>
			timer_val = __HAL_TIM_GET_COUNTER(&htim2);
 80006f4:	4b11      	ldr	r3, [pc, #68]	; (800073c <HAL_GPIO_EXTI_Callback+0x64>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006fa:	4a11      	ldr	r2, [pc, #68]	; (8000740 <HAL_GPIO_EXTI_Callback+0x68>)
 80006fc:	6013      	str	r3, [r2, #0]
			//data_us[runs].startTime = timer_val;
			captures++;
 80006fe:	4b0e      	ldr	r3, [pc, #56]	; (8000738 <HAL_GPIO_EXTI_Callback+0x60>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	3301      	adds	r3, #1
 8000704:	4a0c      	ldr	r2, [pc, #48]	; (8000738 <HAL_GPIO_EXTI_Callback+0x60>)
 8000706:	6013      	str	r3, [r2, #0]
		}


	}

}
 8000708:	e00f      	b.n	800072a <HAL_GPIO_EXTI_Callback+0x52>
			timer_val = __HAL_TIM_GET_COUNTER(&htim2);
 800070a:	4b0c      	ldr	r3, [pc, #48]	; (800073c <HAL_GPIO_EXTI_Callback+0x64>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000710:	4a0b      	ldr	r2, [pc, #44]	; (8000740 <HAL_GPIO_EXTI_Callback+0x68>)
 8000712:	6013      	str	r3, [r2, #0]
			captures++;
 8000714:	4b08      	ldr	r3, [pc, #32]	; (8000738 <HAL_GPIO_EXTI_Callback+0x60>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	3301      	adds	r3, #1
 800071a:	4a07      	ldr	r2, [pc, #28]	; (8000738 <HAL_GPIO_EXTI_Callback+0x60>)
 800071c:	6013      	str	r3, [r2, #0]
			runs++;
 800071e:	4b09      	ldr	r3, [pc, #36]	; (8000744 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000720:	881b      	ldrh	r3, [r3, #0]
 8000722:	3301      	adds	r3, #1
 8000724:	b29a      	uxth	r2, r3
 8000726:	4b07      	ldr	r3, [pc, #28]	; (8000744 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000728:	801a      	strh	r2, [r3, #0]
}
 800072a:	bf00      	nop
 800072c:	370c      	adds	r7, #12
 800072e:	46bd      	mov	sp, r7
 8000730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000734:	4770      	bx	lr
 8000736:	bf00      	nop
 8000738:	20000438 	.word	0x20000438
 800073c:	200000f8 	.word	0x200000f8
 8000740:	20000448 	.word	0x20000448
 8000744:	2000043c 	.word	0x2000043c

08000748 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800074c:	b672      	cpsid	i
}
 800074e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000750:	e7fe      	b.n	8000750 <Error_Handler+0x8>

08000752 <LL_AHB2_GRP1_EnableClock>:
{
 8000752:	b480      	push	{r7}
 8000754:	b085      	sub	sp, #20
 8000756:	af00      	add	r7, sp, #0
 8000758:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800075a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800075e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000760:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	4313      	orrs	r3, r2
 8000768:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800076a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800076e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	4013      	ands	r3, r2
 8000774:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000776:	68fb      	ldr	r3, [r7, #12]
}
 8000778:	bf00      	nop
 800077a:	3714      	adds	r7, #20
 800077c:	46bd      	mov	sp, r7
 800077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000782:	4770      	bx	lr

08000784 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000784:	b480      	push	{r7}
 8000786:	b085      	sub	sp, #20
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800078c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000790:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000792:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	4313      	orrs	r3, r2
 800079a:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800079c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80007a0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	4013      	ands	r3, r2
 80007a6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80007a8:	68fb      	ldr	r3, [r7, #12]
}
 80007aa:	bf00      	nop
 80007ac:	3714      	adds	r7, #20
 80007ae:	46bd      	mov	sp, r7
 80007b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b4:	4770      	bx	lr

080007b6 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80007b6:	b480      	push	{r7}
 80007b8:	b085      	sub	sp, #20
 80007ba:	af00      	add	r7, sp, #0
 80007bc:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80007be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80007c2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80007c4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	4313      	orrs	r3, r2
 80007cc:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80007ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80007d2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	4013      	ands	r3, r2
 80007d8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80007da:	68fb      	ldr	r3, [r7, #12]
}
 80007dc:	bf00      	nop
 80007de:	3714      	adds	r7, #20
 80007e0:	46bd      	mov	sp, r7
 80007e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e6:	4770      	bx	lr

080007e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007ec:	bf00      	nop
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr
	...

080007f8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b088      	sub	sp, #32
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000800:	f107 030c 	add.w	r3, r7, #12
 8000804:	2200      	movs	r2, #0
 8000806:	601a      	str	r2, [r3, #0]
 8000808:	605a      	str	r2, [r3, #4]
 800080a:	609a      	str	r2, [r3, #8]
 800080c:	60da      	str	r2, [r3, #12]
 800080e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	4a0f      	ldr	r2, [pc, #60]	; (8000854 <HAL_SPI_MspInit+0x5c>)
 8000816:	4293      	cmp	r3, r2
 8000818:	d117      	bne.n	800084a <HAL_SPI_MspInit+0x52>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800081a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800081e:	f7ff ffca 	bl	80007b6 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000822:	2001      	movs	r0, #1
 8000824:	f7ff ff95 	bl	8000752 <LL_AHB2_GRP1_EnableClock>
    /**SPI1 GPIO Configuration
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 8000828:	23b0      	movs	r3, #176	; 0xb0
 800082a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800082c:	2302      	movs	r3, #2
 800082e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000830:	2300      	movs	r3, #0
 8000832:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000834:	2300      	movs	r3, #0
 8000836:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000838:	2305      	movs	r3, #5
 800083a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800083c:	f107 030c 	add.w	r3, r7, #12
 8000840:	4619      	mov	r1, r3
 8000842:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000846:	f000 fb63 	bl	8000f10 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800084a:	bf00      	nop
 800084c:	3720      	adds	r7, #32
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	40013000 	.word	0x40013000

08000858 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000868:	d102      	bne.n	8000870 <HAL_TIM_Base_MspInit+0x18>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800086a:	2001      	movs	r0, #1
 800086c:	f7ff ff8a 	bl	8000784 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000870:	bf00      	nop
 8000872:	3708      	adds	r7, #8
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}

08000878 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b09c      	sub	sp, #112	; 0x70
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000880:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000884:	2200      	movs	r2, #0
 8000886:	601a      	str	r2, [r3, #0]
 8000888:	605a      	str	r2, [r3, #4]
 800088a:	609a      	str	r2, [r3, #8]
 800088c:	60da      	str	r2, [r3, #12]
 800088e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000890:	f107 030c 	add.w	r3, r7, #12
 8000894:	2250      	movs	r2, #80	; 0x50
 8000896:	2100      	movs	r1, #0
 8000898:	4618      	mov	r0, r3
 800089a:	f003 fc4b 	bl	8004134 <memset>
  if(hpcd->Instance==USB)
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	4a1f      	ldr	r2, [pc, #124]	; (8000920 <HAL_PCD_MspInit+0xa8>)
 80008a4:	4293      	cmp	r3, r2
 80008a6:	d136      	bne.n	8000916 <HAL_PCD_MspInit+0x9e>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80008a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80008ac:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 80008ae:	2318      	movs	r3, #24
 80008b0:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 80008b2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80008b6:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 80008b8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80008bc:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 80008be:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80008c2:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_USBCLK;
 80008c4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80008c8:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80008ca:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80008ce:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008d0:	f107 030c 	add.w	r3, r7, #12
 80008d4:	4618      	mov	r0, r3
 80008d6:	f002 f8cf 	bl	8002a78 <HAL_RCCEx_PeriphCLKConfig>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d001      	beq.n	80008e4 <HAL_PCD_MspInit+0x6c>
    {
      Error_Handler();
 80008e0:	f7ff ff32 	bl	8000748 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008e4:	2001      	movs	r0, #1
 80008e6:	f7ff ff34 	bl	8000752 <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80008ea:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80008ee:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f0:	2302      	movs	r3, #2
 80008f2:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f4:	2300      	movs	r3, #0
 80008f6:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f8:	2300      	movs	r3, #0
 80008fa:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 80008fc:	230a      	movs	r3, #10
 80008fe:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000900:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000904:	4619      	mov	r1, r3
 8000906:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800090a:	f000 fb01 	bl	8000f10 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800090e:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8000912:	f7ff ff37 	bl	8000784 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8000916:	bf00      	nop
 8000918:	3770      	adds	r7, #112	; 0x70
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	40006800 	.word	0x40006800

08000924 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000928:	e7fe      	b.n	8000928 <NMI_Handler+0x4>

0800092a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800092a:	b480      	push	{r7}
 800092c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800092e:	e7fe      	b.n	800092e <HardFault_Handler+0x4>

08000930 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000934:	e7fe      	b.n	8000934 <MemManage_Handler+0x4>

08000936 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000936:	b480      	push	{r7}
 8000938:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800093a:	e7fe      	b.n	800093a <BusFault_Handler+0x4>

0800093c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000940:	e7fe      	b.n	8000940 <UsageFault_Handler+0x4>

08000942 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000942:	b480      	push	{r7}
 8000944:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000946:	bf00      	nop
 8000948:	46bd      	mov	sp, r7
 800094a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094e:	4770      	bx	lr

08000950 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000954:	bf00      	nop
 8000956:	46bd      	mov	sp, r7
 8000958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095c:	4770      	bx	lr

0800095e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800095e:	b480      	push	{r7}
 8000960:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000962:	bf00      	nop
 8000964:	46bd      	mov	sp, r7
 8000966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096a:	4770      	bx	lr

0800096c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000970:	f000 f992 	bl	8000c98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000974:	bf00      	nop
 8000976:	bd80      	pop	{r7, pc}

08000978 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TEST_INPUT_Pin);
 800097c:	2001      	movs	r0, #1
 800097e:	f000 fc4f 	bl	8001220 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000982:	bf00      	nop
 8000984:	bd80      	pop	{r7, pc}

08000986 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000986:	b580      	push	{r7, lr}
 8000988:	b086      	sub	sp, #24
 800098a:	af00      	add	r7, sp, #0
 800098c:	60f8      	str	r0, [r7, #12]
 800098e:	60b9      	str	r1, [r7, #8]
 8000990:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000992:	2300      	movs	r3, #0
 8000994:	617b      	str	r3, [r7, #20]
 8000996:	e00a      	b.n	80009ae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000998:	f3af 8000 	nop.w
 800099c:	4601      	mov	r1, r0
 800099e:	68bb      	ldr	r3, [r7, #8]
 80009a0:	1c5a      	adds	r2, r3, #1
 80009a2:	60ba      	str	r2, [r7, #8]
 80009a4:	b2ca      	uxtb	r2, r1
 80009a6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009a8:	697b      	ldr	r3, [r7, #20]
 80009aa:	3301      	adds	r3, #1
 80009ac:	617b      	str	r3, [r7, #20]
 80009ae:	697a      	ldr	r2, [r7, #20]
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	429a      	cmp	r2, r3
 80009b4:	dbf0      	blt.n	8000998 <_read+0x12>
  }

  return len;
 80009b6:	687b      	ldr	r3, [r7, #4]
}
 80009b8:	4618      	mov	r0, r3
 80009ba:	3718      	adds	r7, #24
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}

080009c0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b086      	sub	sp, #24
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	60f8      	str	r0, [r7, #12]
 80009c8:	60b9      	str	r1, [r7, #8]
 80009ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009cc:	2300      	movs	r3, #0
 80009ce:	617b      	str	r3, [r7, #20]
 80009d0:	e009      	b.n	80009e6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80009d2:	68bb      	ldr	r3, [r7, #8]
 80009d4:	1c5a      	adds	r2, r3, #1
 80009d6:	60ba      	str	r2, [r7, #8]
 80009d8:	781b      	ldrb	r3, [r3, #0]
 80009da:	4618      	mov	r0, r3
 80009dc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009e0:	697b      	ldr	r3, [r7, #20]
 80009e2:	3301      	adds	r3, #1
 80009e4:	617b      	str	r3, [r7, #20]
 80009e6:	697a      	ldr	r2, [r7, #20]
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	429a      	cmp	r2, r3
 80009ec:	dbf1      	blt.n	80009d2 <_write+0x12>
  }
  return len;
 80009ee:	687b      	ldr	r3, [r7, #4]
}
 80009f0:	4618      	mov	r0, r3
 80009f2:	3718      	adds	r7, #24
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}

080009f8 <_close>:

int _close(int file)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b083      	sub	sp, #12
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a00:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000a04:	4618      	mov	r0, r3
 8000a06:	370c      	adds	r7, #12
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0e:	4770      	bx	lr

08000a10 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a10:	b480      	push	{r7}
 8000a12:	b083      	sub	sp, #12
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
 8000a18:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a20:	605a      	str	r2, [r3, #4]
  return 0;
 8000a22:	2300      	movs	r3, #0
}
 8000a24:	4618      	mov	r0, r3
 8000a26:	370c      	adds	r7, #12
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2e:	4770      	bx	lr

08000a30 <_isatty>:

int _isatty(int file)
{
 8000a30:	b480      	push	{r7}
 8000a32:	b083      	sub	sp, #12
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a38:	2301      	movs	r3, #1
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	370c      	adds	r7, #12
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr

08000a46 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a46:	b480      	push	{r7}
 8000a48:	b085      	sub	sp, #20
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	60f8      	str	r0, [r7, #12]
 8000a4e:	60b9      	str	r1, [r7, #8]
 8000a50:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a52:	2300      	movs	r3, #0
}
 8000a54:	4618      	mov	r0, r3
 8000a56:	3714      	adds	r7, #20
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5e:	4770      	bx	lr

08000a60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b086      	sub	sp, #24
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a68:	4a14      	ldr	r2, [pc, #80]	; (8000abc <_sbrk+0x5c>)
 8000a6a:	4b15      	ldr	r3, [pc, #84]	; (8000ac0 <_sbrk+0x60>)
 8000a6c:	1ad3      	subs	r3, r2, r3
 8000a6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a74:	4b13      	ldr	r3, [pc, #76]	; (8000ac4 <_sbrk+0x64>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d102      	bne.n	8000a82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a7c:	4b11      	ldr	r3, [pc, #68]	; (8000ac4 <_sbrk+0x64>)
 8000a7e:	4a12      	ldr	r2, [pc, #72]	; (8000ac8 <_sbrk+0x68>)
 8000a80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a82:	4b10      	ldr	r3, [pc, #64]	; (8000ac4 <_sbrk+0x64>)
 8000a84:	681a      	ldr	r2, [r3, #0]
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	4413      	add	r3, r2
 8000a8a:	693a      	ldr	r2, [r7, #16]
 8000a8c:	429a      	cmp	r2, r3
 8000a8e:	d207      	bcs.n	8000aa0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a90:	f003 fb26 	bl	80040e0 <__errno>
 8000a94:	4603      	mov	r3, r0
 8000a96:	220c      	movs	r2, #12
 8000a98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a9a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000a9e:	e009      	b.n	8000ab4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000aa0:	4b08      	ldr	r3, [pc, #32]	; (8000ac4 <_sbrk+0x64>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000aa6:	4b07      	ldr	r3, [pc, #28]	; (8000ac4 <_sbrk+0x64>)
 8000aa8:	681a      	ldr	r2, [r3, #0]
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	4413      	add	r3, r2
 8000aae:	4a05      	ldr	r2, [pc, #20]	; (8000ac4 <_sbrk+0x64>)
 8000ab0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ab2:	68fb      	ldr	r3, [r7, #12]
}
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	3718      	adds	r7, #24
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	20030000 	.word	0x20030000
 8000ac0:	00000400 	.word	0x00000400
 8000ac4:	2000044c 	.word	0x2000044c
 8000ac8:	20000468 	.word	0x20000468

08000acc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8000ad0:	4b24      	ldr	r3, [pc, #144]	; (8000b64 <SystemInit+0x98>)
 8000ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ad6:	4a23      	ldr	r2, [pc, #140]	; (8000b64 <SystemInit+0x98>)
 8000ad8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000adc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000ae0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000aea:	f043 0301 	orr.w	r3, r3, #1
 8000aee:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8000af0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000af4:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8000af8:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8000afa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000afe:	681a      	ldr	r2, [r3, #0]
 8000b00:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000b04:	4b18      	ldr	r3, [pc, #96]	; (8000b68 <SystemInit+0x9c>)
 8000b06:	4013      	ands	r3, r2
 8000b08:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8000b0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000b0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000b12:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000b16:	f023 0305 	bic.w	r3, r3, #5
 8000b1a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8000b1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000b22:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000b26:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000b2a:	f023 0301 	bic.w	r3, r3, #1
 8000b2e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8000b32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000b36:	4a0d      	ldr	r2, [pc, #52]	; (8000b6c <SystemInit+0xa0>)
 8000b38:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8000b3a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000b3e:	4a0b      	ldr	r2, [pc, #44]	; (8000b6c <SystemInit+0xa0>)
 8000b40:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000b4c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b50:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000b52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000b56:	2200      	movs	r2, #0
 8000b58:	619a      	str	r2, [r3, #24]
}
 8000b5a:	bf00      	nop
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr
 8000b64:	e000ed00 	.word	0xe000ed00
 8000b68:	faf6fefb 	.word	0xfaf6fefb
 8000b6c:	22041000 	.word	0x22041000

08000b70 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8000b70:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b72:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b74:	3304      	adds	r3, #4

08000b76 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b76:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b78:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8000b7a:	d3f9      	bcc.n	8000b70 <CopyDataInit>
  bx lr
 8000b7c:	4770      	bx	lr

08000b7e <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8000b7e:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8000b80:	3004      	adds	r0, #4

08000b82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8000b82:	4288      	cmp	r0, r1
  bcc FillZerobss
 8000b84:	d3fb      	bcc.n	8000b7e <FillZerobss>
  bx lr
 8000b86:	4770      	bx	lr

08000b88 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b88:	480c      	ldr	r0, [pc, #48]	; (8000bbc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b8a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b8c:	f7ff ff9e 	bl	8000acc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8000b90:	480b      	ldr	r0, [pc, #44]	; (8000bc0 <LoopForever+0x6>)
 8000b92:	490c      	ldr	r1, [pc, #48]	; (8000bc4 <LoopForever+0xa>)
 8000b94:	4a0c      	ldr	r2, [pc, #48]	; (8000bc8 <LoopForever+0xe>)
 8000b96:	2300      	movs	r3, #0
 8000b98:	f7ff ffed 	bl	8000b76 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8000b9c:	480b      	ldr	r0, [pc, #44]	; (8000bcc <LoopForever+0x12>)
 8000b9e:	490c      	ldr	r1, [pc, #48]	; (8000bd0 <LoopForever+0x16>)
 8000ba0:	4a0c      	ldr	r2, [pc, #48]	; (8000bd4 <LoopForever+0x1a>)
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	f7ff ffe7 	bl	8000b76 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8000ba8:	480b      	ldr	r0, [pc, #44]	; (8000bd8 <LoopForever+0x1e>)
 8000baa:	490c      	ldr	r1, [pc, #48]	; (8000bdc <LoopForever+0x22>)
 8000bac:	2300      	movs	r3, #0
 8000bae:	f7ff ffe8 	bl	8000b82 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000bb2:	f003 fa9b 	bl	80040ec <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000bb6:	f7ff fb79 	bl	80002ac <main>

08000bba <LoopForever>:

LoopForever:
  b LoopForever
 8000bba:	e7fe      	b.n	8000bba <LoopForever>
  ldr   r0, =_estack
 8000bbc:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8000bc0:	20000008 	.word	0x20000008
 8000bc4:	20000078 	.word	0x20000078
 8000bc8:	08005230 	.word	0x08005230
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8000bcc:	20030000 	.word	0x20030000
 8000bd0:	20030000 	.word	0x20030000
 8000bd4:	080052a0 	.word	0x080052a0
  INIT_BSS _sbss, _ebss
 8000bd8:	20000078 	.word	0x20000078
 8000bdc:	20000464 	.word	0x20000464

08000be0 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000be0:	e7fe      	b.n	8000be0 <ADC1_IRQHandler>
	...

08000be4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000bea:	2300      	movs	r3, #0
 8000bec:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bee:	4b0c      	ldr	r3, [pc, #48]	; (8000c20 <HAL_Init+0x3c>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	4a0b      	ldr	r2, [pc, #44]	; (8000c20 <HAL_Init+0x3c>)
 8000bf4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bf8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bfa:	2003      	movs	r0, #3
 8000bfc:	f000 f948 	bl	8000e90 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c00:	2000      	movs	r0, #0
 8000c02:	f000 f80f 	bl	8000c24 <HAL_InitTick>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d002      	beq.n	8000c12 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	71fb      	strb	r3, [r7, #7]
 8000c10:	e001      	b.n	8000c16 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c12:	f7ff fde9 	bl	80007e8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c16:	79fb      	ldrb	r3, [r7, #7]
}
 8000c18:	4618      	mov	r0, r3
 8000c1a:	3708      	adds	r7, #8
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	58004000 	.word	0x58004000

08000c24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b084      	sub	sp, #16
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8000c30:	4b17      	ldr	r3, [pc, #92]	; (8000c90 <HAL_InitTick+0x6c>)
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d024      	beq.n	8000c82 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000c38:	f001 fcaa 	bl	8002590 <HAL_RCC_GetHCLKFreq>
 8000c3c:	4602      	mov	r2, r0
 8000c3e:	4b14      	ldr	r3, [pc, #80]	; (8000c90 <HAL_InitTick+0x6c>)
 8000c40:	781b      	ldrb	r3, [r3, #0]
 8000c42:	4619      	mov	r1, r3
 8000c44:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c48:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c50:	4618      	mov	r0, r3
 8000c52:	f000 f950 	bl	8000ef6 <HAL_SYSTICK_Config>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d10f      	bne.n	8000c7c <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2b0f      	cmp	r3, #15
 8000c60:	d809      	bhi.n	8000c76 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c62:	2200      	movs	r2, #0
 8000c64:	6879      	ldr	r1, [r7, #4]
 8000c66:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c6a:	f000 f91c 	bl	8000ea6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c6e:	4a09      	ldr	r2, [pc, #36]	; (8000c94 <HAL_InitTick+0x70>)
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	6013      	str	r3, [r2, #0]
 8000c74:	e007      	b.n	8000c86 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8000c76:	2301      	movs	r3, #1
 8000c78:	73fb      	strb	r3, [r7, #15]
 8000c7a:	e004      	b.n	8000c86 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	73fb      	strb	r3, [r7, #15]
 8000c80:	e001      	b.n	8000c86 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c82:	2301      	movs	r3, #1
 8000c84:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000c86:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	3710      	adds	r7, #16
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	20000010 	.word	0x20000010
 8000c94:	2000000c 	.word	0x2000000c

08000c98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c9c:	4b06      	ldr	r3, [pc, #24]	; (8000cb8 <HAL_IncTick+0x20>)
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	461a      	mov	r2, r3
 8000ca2:	4b06      	ldr	r3, [pc, #24]	; (8000cbc <HAL_IncTick+0x24>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	4413      	add	r3, r2
 8000ca8:	4a04      	ldr	r2, [pc, #16]	; (8000cbc <HAL_IncTick+0x24>)
 8000caa:	6013      	str	r3, [r2, #0]
}
 8000cac:	bf00      	nop
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop
 8000cb8:	20000010 	.word	0x20000010
 8000cbc:	20000450 	.word	0x20000450

08000cc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  return uwTick;
 8000cc4:	4b03      	ldr	r3, [pc, #12]	; (8000cd4 <HAL_GetTick+0x14>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	20000450 	.word	0x20000450

08000cd8 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8000cdc:	4b03      	ldr	r3, [pc, #12]	; (8000cec <HAL_GetTickPrio+0x14>)
 8000cde:	681b      	ldr	r3, [r3, #0]
}
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	2000000c 	.word	0x2000000c

08000cf0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b085      	sub	sp, #20
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	f003 0307 	and.w	r3, r3, #7
 8000cfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d00:	4b0c      	ldr	r3, [pc, #48]	; (8000d34 <__NVIC_SetPriorityGrouping+0x44>)
 8000d02:	68db      	ldr	r3, [r3, #12]
 8000d04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d06:	68ba      	ldr	r2, [r7, #8]
 8000d08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d0c:	4013      	ands	r3, r2
 8000d0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d22:	4a04      	ldr	r2, [pc, #16]	; (8000d34 <__NVIC_SetPriorityGrouping+0x44>)
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	60d3      	str	r3, [r2, #12]
}
 8000d28:	bf00      	nop
 8000d2a:	3714      	adds	r7, #20
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d32:	4770      	bx	lr
 8000d34:	e000ed00 	.word	0xe000ed00

08000d38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d3c:	4b04      	ldr	r3, [pc, #16]	; (8000d50 <__NVIC_GetPriorityGrouping+0x18>)
 8000d3e:	68db      	ldr	r3, [r3, #12]
 8000d40:	0a1b      	lsrs	r3, r3, #8
 8000d42:	f003 0307 	and.w	r3, r3, #7
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4e:	4770      	bx	lr
 8000d50:	e000ed00 	.word	0xe000ed00

08000d54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b083      	sub	sp, #12
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	db0b      	blt.n	8000d7e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d66:	79fb      	ldrb	r3, [r7, #7]
 8000d68:	f003 021f 	and.w	r2, r3, #31
 8000d6c:	4907      	ldr	r1, [pc, #28]	; (8000d8c <__NVIC_EnableIRQ+0x38>)
 8000d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d72:	095b      	lsrs	r3, r3, #5
 8000d74:	2001      	movs	r0, #1
 8000d76:	fa00 f202 	lsl.w	r2, r0, r2
 8000d7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d7e:	bf00      	nop
 8000d80:	370c      	adds	r7, #12
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	e000e100 	.word	0xe000e100

08000d90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b083      	sub	sp, #12
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	4603      	mov	r3, r0
 8000d98:	6039      	str	r1, [r7, #0]
 8000d9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	db0a      	blt.n	8000dba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	b2da      	uxtb	r2, r3
 8000da8:	490c      	ldr	r1, [pc, #48]	; (8000ddc <__NVIC_SetPriority+0x4c>)
 8000daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dae:	0112      	lsls	r2, r2, #4
 8000db0:	b2d2      	uxtb	r2, r2
 8000db2:	440b      	add	r3, r1
 8000db4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000db8:	e00a      	b.n	8000dd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	b2da      	uxtb	r2, r3
 8000dbe:	4908      	ldr	r1, [pc, #32]	; (8000de0 <__NVIC_SetPriority+0x50>)
 8000dc0:	79fb      	ldrb	r3, [r7, #7]
 8000dc2:	f003 030f 	and.w	r3, r3, #15
 8000dc6:	3b04      	subs	r3, #4
 8000dc8:	0112      	lsls	r2, r2, #4
 8000dca:	b2d2      	uxtb	r2, r2
 8000dcc:	440b      	add	r3, r1
 8000dce:	761a      	strb	r2, [r3, #24]
}
 8000dd0:	bf00      	nop
 8000dd2:	370c      	adds	r7, #12
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr
 8000ddc:	e000e100 	.word	0xe000e100
 8000de0:	e000ed00 	.word	0xe000ed00

08000de4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b089      	sub	sp, #36	; 0x24
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	60f8      	str	r0, [r7, #12]
 8000dec:	60b9      	str	r1, [r7, #8]
 8000dee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	f003 0307 	and.w	r3, r3, #7
 8000df6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000df8:	69fb      	ldr	r3, [r7, #28]
 8000dfa:	f1c3 0307 	rsb	r3, r3, #7
 8000dfe:	2b04      	cmp	r3, #4
 8000e00:	bf28      	it	cs
 8000e02:	2304      	movcs	r3, #4
 8000e04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e06:	69fb      	ldr	r3, [r7, #28]
 8000e08:	3304      	adds	r3, #4
 8000e0a:	2b06      	cmp	r3, #6
 8000e0c:	d902      	bls.n	8000e14 <NVIC_EncodePriority+0x30>
 8000e0e:	69fb      	ldr	r3, [r7, #28]
 8000e10:	3b03      	subs	r3, #3
 8000e12:	e000      	b.n	8000e16 <NVIC_EncodePriority+0x32>
 8000e14:	2300      	movs	r3, #0
 8000e16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e18:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e1c:	69bb      	ldr	r3, [r7, #24]
 8000e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e22:	43da      	mvns	r2, r3
 8000e24:	68bb      	ldr	r3, [r7, #8]
 8000e26:	401a      	ands	r2, r3
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e2c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e30:	697b      	ldr	r3, [r7, #20]
 8000e32:	fa01 f303 	lsl.w	r3, r1, r3
 8000e36:	43d9      	mvns	r1, r3
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e3c:	4313      	orrs	r3, r2
         );
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	3724      	adds	r7, #36	; 0x24
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr
	...

08000e4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b082      	sub	sp, #8
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	3b01      	subs	r3, #1
 8000e58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e5c:	d301      	bcc.n	8000e62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e5e:	2301      	movs	r3, #1
 8000e60:	e00f      	b.n	8000e82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e62:	4a0a      	ldr	r2, [pc, #40]	; (8000e8c <SysTick_Config+0x40>)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	3b01      	subs	r3, #1
 8000e68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e6a:	210f      	movs	r1, #15
 8000e6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e70:	f7ff ff8e 	bl	8000d90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e74:	4b05      	ldr	r3, [pc, #20]	; (8000e8c <SysTick_Config+0x40>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e7a:	4b04      	ldr	r3, [pc, #16]	; (8000e8c <SysTick_Config+0x40>)
 8000e7c:	2207      	movs	r2, #7
 8000e7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e80:	2300      	movs	r3, #0
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	3708      	adds	r7, #8
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	e000e010 	.word	0xe000e010

08000e90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e98:	6878      	ldr	r0, [r7, #4]
 8000e9a:	f7ff ff29 	bl	8000cf0 <__NVIC_SetPriorityGrouping>
}
 8000e9e:	bf00      	nop
 8000ea0:	3708      	adds	r7, #8
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}

08000ea6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ea6:	b580      	push	{r7, lr}
 8000ea8:	b086      	sub	sp, #24
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	4603      	mov	r3, r0
 8000eae:	60b9      	str	r1, [r7, #8]
 8000eb0:	607a      	str	r2, [r7, #4]
 8000eb2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000eb4:	f7ff ff40 	bl	8000d38 <__NVIC_GetPriorityGrouping>
 8000eb8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eba:	687a      	ldr	r2, [r7, #4]
 8000ebc:	68b9      	ldr	r1, [r7, #8]
 8000ebe:	6978      	ldr	r0, [r7, #20]
 8000ec0:	f7ff ff90 	bl	8000de4 <NVIC_EncodePriority>
 8000ec4:	4602      	mov	r2, r0
 8000ec6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eca:	4611      	mov	r1, r2
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f7ff ff5f 	bl	8000d90 <__NVIC_SetPriority>
}
 8000ed2:	bf00      	nop
 8000ed4:	3718      	adds	r7, #24
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}

08000eda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000eda:	b580      	push	{r7, lr}
 8000edc:	b082      	sub	sp, #8
 8000ede:	af00      	add	r7, sp, #0
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ee4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f7ff ff33 	bl	8000d54 <__NVIC_EnableIRQ>
}
 8000eee:	bf00      	nop
 8000ef0:	3708      	adds	r7, #8
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}

08000ef6 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ef6:	b580      	push	{r7, lr}
 8000ef8:	b082      	sub	sp, #8
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000efe:	6878      	ldr	r0, [r7, #4]
 8000f00:	f7ff ffa4 	bl	8000e4c <SysTick_Config>
 8000f04:	4603      	mov	r3, r0
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3708      	adds	r7, #8
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
	...

08000f10 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b087      	sub	sp, #28
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f1e:	e14c      	b.n	80011ba <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	2101      	movs	r1, #1
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	fa01 f303 	lsl.w	r3, r1, r3
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	f000 813e 	beq.w	80011b4 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	f003 0303 	and.w	r3, r3, #3
 8000f40:	2b01      	cmp	r3, #1
 8000f42:	d005      	beq.n	8000f50 <HAL_GPIO_Init+0x40>
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	f003 0303 	and.w	r3, r3, #3
 8000f4c:	2b02      	cmp	r3, #2
 8000f4e:	d130      	bne.n	8000fb2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	689b      	ldr	r3, [r3, #8]
 8000f54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	005b      	lsls	r3, r3, #1
 8000f5a:	2203      	movs	r2, #3
 8000f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f60:	43db      	mvns	r3, r3
 8000f62:	693a      	ldr	r2, [r7, #16]
 8000f64:	4013      	ands	r3, r2
 8000f66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	68da      	ldr	r2, [r3, #12]
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	005b      	lsls	r3, r3, #1
 8000f70:	fa02 f303 	lsl.w	r3, r2, r3
 8000f74:	693a      	ldr	r2, [r7, #16]
 8000f76:	4313      	orrs	r3, r2
 8000f78:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	693a      	ldr	r2, [r7, #16]
 8000f7e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f86:	2201      	movs	r2, #1
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8e:	43db      	mvns	r3, r3
 8000f90:	693a      	ldr	r2, [r7, #16]
 8000f92:	4013      	ands	r3, r2
 8000f94:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	091b      	lsrs	r3, r3, #4
 8000f9c:	f003 0201 	and.w	r2, r3, #1
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa6:	693a      	ldr	r2, [r7, #16]
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	693a      	ldr	r2, [r7, #16]
 8000fb0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	f003 0303 	and.w	r3, r3, #3
 8000fba:	2b03      	cmp	r3, #3
 8000fbc:	d017      	beq.n	8000fee <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	68db      	ldr	r3, [r3, #12]
 8000fc2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000fc4:	697b      	ldr	r3, [r7, #20]
 8000fc6:	005b      	lsls	r3, r3, #1
 8000fc8:	2203      	movs	r2, #3
 8000fca:	fa02 f303 	lsl.w	r3, r2, r3
 8000fce:	43db      	mvns	r3, r3
 8000fd0:	693a      	ldr	r2, [r7, #16]
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	689a      	ldr	r2, [r3, #8]
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	005b      	lsls	r3, r3, #1
 8000fde:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe2:	693a      	ldr	r2, [r7, #16]
 8000fe4:	4313      	orrs	r3, r2
 8000fe6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	693a      	ldr	r2, [r7, #16]
 8000fec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	f003 0303 	and.w	r3, r3, #3
 8000ff6:	2b02      	cmp	r3, #2
 8000ff8:	d123      	bne.n	8001042 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	08da      	lsrs	r2, r3, #3
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	3208      	adds	r2, #8
 8001002:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001006:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	f003 0307 	and.w	r3, r3, #7
 800100e:	009b      	lsls	r3, r3, #2
 8001010:	220f      	movs	r2, #15
 8001012:	fa02 f303 	lsl.w	r3, r2, r3
 8001016:	43db      	mvns	r3, r3
 8001018:	693a      	ldr	r2, [r7, #16]
 800101a:	4013      	ands	r3, r2
 800101c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	691a      	ldr	r2, [r3, #16]
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	f003 0307 	and.w	r3, r3, #7
 8001028:	009b      	lsls	r3, r3, #2
 800102a:	fa02 f303 	lsl.w	r3, r2, r3
 800102e:	693a      	ldr	r2, [r7, #16]
 8001030:	4313      	orrs	r3, r2
 8001032:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	08da      	lsrs	r2, r3, #3
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	3208      	adds	r2, #8
 800103c:	6939      	ldr	r1, [r7, #16]
 800103e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	005b      	lsls	r3, r3, #1
 800104c:	2203      	movs	r2, #3
 800104e:	fa02 f303 	lsl.w	r3, r2, r3
 8001052:	43db      	mvns	r3, r3
 8001054:	693a      	ldr	r2, [r7, #16]
 8001056:	4013      	ands	r3, r2
 8001058:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	f003 0203 	and.w	r2, r3, #3
 8001062:	697b      	ldr	r3, [r7, #20]
 8001064:	005b      	lsls	r3, r3, #1
 8001066:	fa02 f303 	lsl.w	r3, r2, r3
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	4313      	orrs	r3, r2
 800106e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	693a      	ldr	r2, [r7, #16]
 8001074:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800107e:	2b00      	cmp	r3, #0
 8001080:	f000 8098 	beq.w	80011b4 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8001084:	4a54      	ldr	r2, [pc, #336]	; (80011d8 <HAL_GPIO_Init+0x2c8>)
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	089b      	lsrs	r3, r3, #2
 800108a:	3302      	adds	r3, #2
 800108c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001090:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	f003 0303 	and.w	r3, r3, #3
 8001098:	009b      	lsls	r3, r3, #2
 800109a:	220f      	movs	r2, #15
 800109c:	fa02 f303 	lsl.w	r3, r2, r3
 80010a0:	43db      	mvns	r3, r3
 80010a2:	693a      	ldr	r2, [r7, #16]
 80010a4:	4013      	ands	r3, r2
 80010a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80010ae:	d019      	beq.n	80010e4 <HAL_GPIO_Init+0x1d4>
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	4a4a      	ldr	r2, [pc, #296]	; (80011dc <HAL_GPIO_Init+0x2cc>)
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d013      	beq.n	80010e0 <HAL_GPIO_Init+0x1d0>
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	4a49      	ldr	r2, [pc, #292]	; (80011e0 <HAL_GPIO_Init+0x2d0>)
 80010bc:	4293      	cmp	r3, r2
 80010be:	d00d      	beq.n	80010dc <HAL_GPIO_Init+0x1cc>
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	4a48      	ldr	r2, [pc, #288]	; (80011e4 <HAL_GPIO_Init+0x2d4>)
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d007      	beq.n	80010d8 <HAL_GPIO_Init+0x1c8>
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	4a47      	ldr	r2, [pc, #284]	; (80011e8 <HAL_GPIO_Init+0x2d8>)
 80010cc:	4293      	cmp	r3, r2
 80010ce:	d101      	bne.n	80010d4 <HAL_GPIO_Init+0x1c4>
 80010d0:	2304      	movs	r3, #4
 80010d2:	e008      	b.n	80010e6 <HAL_GPIO_Init+0x1d6>
 80010d4:	2307      	movs	r3, #7
 80010d6:	e006      	b.n	80010e6 <HAL_GPIO_Init+0x1d6>
 80010d8:	2303      	movs	r3, #3
 80010da:	e004      	b.n	80010e6 <HAL_GPIO_Init+0x1d6>
 80010dc:	2302      	movs	r3, #2
 80010de:	e002      	b.n	80010e6 <HAL_GPIO_Init+0x1d6>
 80010e0:	2301      	movs	r3, #1
 80010e2:	e000      	b.n	80010e6 <HAL_GPIO_Init+0x1d6>
 80010e4:	2300      	movs	r3, #0
 80010e6:	697a      	ldr	r2, [r7, #20]
 80010e8:	f002 0203 	and.w	r2, r2, #3
 80010ec:	0092      	lsls	r2, r2, #2
 80010ee:	4093      	lsls	r3, r2
 80010f0:	693a      	ldr	r2, [r7, #16]
 80010f2:	4313      	orrs	r3, r2
 80010f4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80010f6:	4938      	ldr	r1, [pc, #224]	; (80011d8 <HAL_GPIO_Init+0x2c8>)
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	089b      	lsrs	r3, r3, #2
 80010fc:	3302      	adds	r3, #2
 80010fe:	693a      	ldr	r2, [r7, #16]
 8001100:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001104:	4b39      	ldr	r3, [pc, #228]	; (80011ec <HAL_GPIO_Init+0x2dc>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	43db      	mvns	r3, r3
 800110e:	693a      	ldr	r2, [r7, #16]
 8001110:	4013      	ands	r3, r2
 8001112:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800111c:	2b00      	cmp	r3, #0
 800111e:	d003      	beq.n	8001128 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001120:	693a      	ldr	r2, [r7, #16]
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	4313      	orrs	r3, r2
 8001126:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001128:	4a30      	ldr	r2, [pc, #192]	; (80011ec <HAL_GPIO_Init+0x2dc>)
 800112a:	693b      	ldr	r3, [r7, #16]
 800112c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800112e:	4b2f      	ldr	r3, [pc, #188]	; (80011ec <HAL_GPIO_Init+0x2dc>)
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	43db      	mvns	r3, r3
 8001138:	693a      	ldr	r2, [r7, #16]
 800113a:	4013      	ands	r3, r2
 800113c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001146:	2b00      	cmp	r3, #0
 8001148:	d003      	beq.n	8001152 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800114a:	693a      	ldr	r2, [r7, #16]
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	4313      	orrs	r3, r2
 8001150:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001152:	4a26      	ldr	r2, [pc, #152]	; (80011ec <HAL_GPIO_Init+0x2dc>)
 8001154:	693b      	ldr	r3, [r7, #16]
 8001156:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001158:	4b24      	ldr	r3, [pc, #144]	; (80011ec <HAL_GPIO_Init+0x2dc>)
 800115a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800115e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	43db      	mvns	r3, r3
 8001164:	693a      	ldr	r2, [r7, #16]
 8001166:	4013      	ands	r3, r2
 8001168:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001172:	2b00      	cmp	r3, #0
 8001174:	d003      	beq.n	800117e <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8001176:	693a      	ldr	r2, [r7, #16]
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	4313      	orrs	r3, r2
 800117c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800117e:	4a1b      	ldr	r2, [pc, #108]	; (80011ec <HAL_GPIO_Init+0x2dc>)
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 8001186:	4b19      	ldr	r3, [pc, #100]	; (80011ec <HAL_GPIO_Init+0x2dc>)
 8001188:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800118c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	43db      	mvns	r3, r3
 8001192:	693a      	ldr	r2, [r7, #16]
 8001194:	4013      	ands	r3, r2
 8001196:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d003      	beq.n	80011ac <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80011a4:	693a      	ldr	r2, [r7, #16]
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	4313      	orrs	r3, r2
 80011aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80011ac:	4a0f      	ldr	r2, [pc, #60]	; (80011ec <HAL_GPIO_Init+0x2dc>)
 80011ae:	693b      	ldr	r3, [r7, #16]
 80011b0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	3301      	adds	r3, #1
 80011b8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	681a      	ldr	r2, [r3, #0]
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	fa22 f303 	lsr.w	r3, r2, r3
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	f47f aeab 	bne.w	8000f20 <HAL_GPIO_Init+0x10>
  }
}
 80011ca:	bf00      	nop
 80011cc:	bf00      	nop
 80011ce:	371c      	adds	r7, #28
 80011d0:	46bd      	mov	sp, r7
 80011d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d6:	4770      	bx	lr
 80011d8:	40010000 	.word	0x40010000
 80011dc:	48000400 	.word	0x48000400
 80011e0:	48000800 	.word	0x48000800
 80011e4:	48000c00 	.word	0x48000c00
 80011e8:	48001000 	.word	0x48001000
 80011ec:	58000800 	.word	0x58000800

080011f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
 80011f8:	460b      	mov	r3, r1
 80011fa:	807b      	strh	r3, [r7, #2]
 80011fc:	4613      	mov	r3, r2
 80011fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001200:	787b      	ldrb	r3, [r7, #1]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d003      	beq.n	800120e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001206:	887a      	ldrh	r2, [r7, #2]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800120c:	e002      	b.n	8001214 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800120e:	887a      	ldrh	r2, [r7, #2]
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001214:	bf00      	nop
 8001216:	370c      	adds	r7, #12
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr

08001220 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800122a:	4b08      	ldr	r3, [pc, #32]	; (800124c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800122c:	68da      	ldr	r2, [r3, #12]
 800122e:	88fb      	ldrh	r3, [r7, #6]
 8001230:	4013      	ands	r3, r2
 8001232:	2b00      	cmp	r3, #0
 8001234:	d006      	beq.n	8001244 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001236:	4a05      	ldr	r2, [pc, #20]	; (800124c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001238:	88fb      	ldrh	r3, [r7, #6]
 800123a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800123c:	88fb      	ldrh	r3, [r7, #6]
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff fa4a 	bl	80006d8 <HAL_GPIO_EXTI_Callback>
  }
}
 8001244:	bf00      	nop
 8001246:	3708      	adds	r7, #8
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	58000800 	.word	0x58000800

08001250 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001250:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001252:	b08b      	sub	sp, #44	; 0x2c
 8001254:	af06      	add	r7, sp, #24
 8001256:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d101      	bne.n	8001262 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800125e:	2301      	movs	r3, #1
 8001260:	e0cb      	b.n	80013fa <HAL_PCD_Init+0x1aa>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8001268:	b2db      	uxtb	r3, r3
 800126a:	2b00      	cmp	r3, #0
 800126c:	d106      	bne.n	800127c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2200      	movs	r2, #0
 8001272:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001276:	6878      	ldr	r0, [r7, #4]
 8001278:	f7ff fafe 	bl	8000878 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2203      	movs	r2, #3
 8001280:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4618      	mov	r0, r3
 800128a:	f002 feed 	bl	8004068 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800128e:	2300      	movs	r3, #0
 8001290:	73fb      	strb	r3, [r7, #15]
 8001292:	e040      	b.n	8001316 <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001294:	7bfb      	ldrb	r3, [r7, #15]
 8001296:	6879      	ldr	r1, [r7, #4]
 8001298:	1c5a      	adds	r2, r3, #1
 800129a:	4613      	mov	r3, r2
 800129c:	009b      	lsls	r3, r3, #2
 800129e:	4413      	add	r3, r2
 80012a0:	00db      	lsls	r3, r3, #3
 80012a2:	440b      	add	r3, r1
 80012a4:	3301      	adds	r3, #1
 80012a6:	2201      	movs	r2, #1
 80012a8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80012aa:	7bfb      	ldrb	r3, [r7, #15]
 80012ac:	6879      	ldr	r1, [r7, #4]
 80012ae:	1c5a      	adds	r2, r3, #1
 80012b0:	4613      	mov	r3, r2
 80012b2:	009b      	lsls	r3, r3, #2
 80012b4:	4413      	add	r3, r2
 80012b6:	00db      	lsls	r3, r3, #3
 80012b8:	440b      	add	r3, r1
 80012ba:	7bfa      	ldrb	r2, [r7, #15]
 80012bc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80012be:	7bfb      	ldrb	r3, [r7, #15]
 80012c0:	6879      	ldr	r1, [r7, #4]
 80012c2:	1c5a      	adds	r2, r3, #1
 80012c4:	4613      	mov	r3, r2
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	4413      	add	r3, r2
 80012ca:	00db      	lsls	r3, r3, #3
 80012cc:	440b      	add	r3, r1
 80012ce:	3303      	adds	r3, #3
 80012d0:	2200      	movs	r2, #0
 80012d2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80012d4:	7bfa      	ldrb	r2, [r7, #15]
 80012d6:	6879      	ldr	r1, [r7, #4]
 80012d8:	4613      	mov	r3, r2
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	4413      	add	r3, r2
 80012de:	00db      	lsls	r3, r3, #3
 80012e0:	440b      	add	r3, r1
 80012e2:	3338      	adds	r3, #56	; 0x38
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80012e8:	7bfa      	ldrb	r2, [r7, #15]
 80012ea:	6879      	ldr	r1, [r7, #4]
 80012ec:	4613      	mov	r3, r2
 80012ee:	009b      	lsls	r3, r3, #2
 80012f0:	4413      	add	r3, r2
 80012f2:	00db      	lsls	r3, r3, #3
 80012f4:	440b      	add	r3, r1
 80012f6:	333c      	adds	r3, #60	; 0x3c
 80012f8:	2200      	movs	r2, #0
 80012fa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80012fc:	7bfa      	ldrb	r2, [r7, #15]
 80012fe:	6879      	ldr	r1, [r7, #4]
 8001300:	4613      	mov	r3, r2
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	4413      	add	r3, r2
 8001306:	00db      	lsls	r3, r3, #3
 8001308:	440b      	add	r3, r1
 800130a:	3340      	adds	r3, #64	; 0x40
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001310:	7bfb      	ldrb	r3, [r7, #15]
 8001312:	3301      	adds	r3, #1
 8001314:	73fb      	strb	r3, [r7, #15]
 8001316:	7bfa      	ldrb	r2, [r7, #15]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	429a      	cmp	r2, r3
 800131e:	d3b9      	bcc.n	8001294 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001320:	2300      	movs	r3, #0
 8001322:	73fb      	strb	r3, [r7, #15]
 8001324:	e044      	b.n	80013b0 <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001326:	7bfa      	ldrb	r2, [r7, #15]
 8001328:	6879      	ldr	r1, [r7, #4]
 800132a:	4613      	mov	r3, r2
 800132c:	009b      	lsls	r3, r3, #2
 800132e:	4413      	add	r3, r2
 8001330:	00db      	lsls	r3, r3, #3
 8001332:	440b      	add	r3, r1
 8001334:	f203 1369 	addw	r3, r3, #361	; 0x169
 8001338:	2200      	movs	r2, #0
 800133a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800133c:	7bfa      	ldrb	r2, [r7, #15]
 800133e:	6879      	ldr	r1, [r7, #4]
 8001340:	4613      	mov	r3, r2
 8001342:	009b      	lsls	r3, r3, #2
 8001344:	4413      	add	r3, r2
 8001346:	00db      	lsls	r3, r3, #3
 8001348:	440b      	add	r3, r1
 800134a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800134e:	7bfa      	ldrb	r2, [r7, #15]
 8001350:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001352:	7bfa      	ldrb	r2, [r7, #15]
 8001354:	6879      	ldr	r1, [r7, #4]
 8001356:	4613      	mov	r3, r2
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	4413      	add	r3, r2
 800135c:	00db      	lsls	r3, r3, #3
 800135e:	440b      	add	r3, r1
 8001360:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8001364:	2200      	movs	r2, #0
 8001366:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001368:	7bfa      	ldrb	r2, [r7, #15]
 800136a:	6879      	ldr	r1, [r7, #4]
 800136c:	4613      	mov	r3, r2
 800136e:	009b      	lsls	r3, r3, #2
 8001370:	4413      	add	r3, r2
 8001372:	00db      	lsls	r3, r3, #3
 8001374:	440b      	add	r3, r1
 8001376:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800137a:	2200      	movs	r2, #0
 800137c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800137e:	7bfa      	ldrb	r2, [r7, #15]
 8001380:	6879      	ldr	r1, [r7, #4]
 8001382:	4613      	mov	r3, r2
 8001384:	009b      	lsls	r3, r3, #2
 8001386:	4413      	add	r3, r2
 8001388:	00db      	lsls	r3, r3, #3
 800138a:	440b      	add	r3, r1
 800138c:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8001390:	2200      	movs	r2, #0
 8001392:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001394:	7bfa      	ldrb	r2, [r7, #15]
 8001396:	6879      	ldr	r1, [r7, #4]
 8001398:	4613      	mov	r3, r2
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	4413      	add	r3, r2
 800139e:	00db      	lsls	r3, r3, #3
 80013a0:	440b      	add	r3, r1
 80013a2:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80013a6:	2200      	movs	r2, #0
 80013a8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80013aa:	7bfb      	ldrb	r3, [r7, #15]
 80013ac:	3301      	adds	r3, #1
 80013ae:	73fb      	strb	r3, [r7, #15]
 80013b0:	7bfa      	ldrb	r2, [r7, #15]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	429a      	cmp	r2, r3
 80013b8:	d3b5      	bcc.n	8001326 <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	603b      	str	r3, [r7, #0]
 80013c0:	687e      	ldr	r6, [r7, #4]
 80013c2:	466d      	mov	r5, sp
 80013c4:	f106 0410 	add.w	r4, r6, #16
 80013c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013cc:	6823      	ldr	r3, [r4, #0]
 80013ce:	602b      	str	r3, [r5, #0]
 80013d0:	1d33      	adds	r3, r6, #4
 80013d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013d4:	6838      	ldr	r0, [r7, #0]
 80013d6:	f002 fe62 	bl	800409e <USB_DevInit>

  hpcd->USB_Address = 0U;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	2200      	movs	r2, #0
 80013de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2201      	movs	r2, #1
 80013e6:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	69db      	ldr	r3, [r3, #28]
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d102      	bne.n	80013f8 <HAL_PCD_Init+0x1a8>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80013f2:	6878      	ldr	r0, [r7, #4]
 80013f4:	f000 f805 	bl	8001402 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80013f8:	2300      	movs	r3, #0
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	3714      	adds	r7, #20
 80013fe:	46bd      	mov	sp, r7
 8001400:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001402 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001402:	b480      	push	{r7}
 8001404:	b085      	sub	sp, #20
 8001406:	af00      	add	r7, sp, #0
 8001408:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2201      	movs	r2, #1
 8001414:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
  hpcd->LPM_State = LPM_L0;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	2200      	movs	r2, #0
 800141c:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8001426:	b29b      	uxth	r3, r3
 8001428:	f043 0301 	orr.w	r3, r3, #1
 800142c:	b29a      	uxth	r2, r3
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800143a:	b29b      	uxth	r3, r3
 800143c:	f043 0302 	orr.w	r3, r3, #2
 8001440:	b29a      	uxth	r2, r3
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8001448:	2300      	movs	r3, #0
}
 800144a:	4618      	mov	r0, r3
 800144c:	3714      	adds	r7, #20
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
	...

08001458 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800145c:	4b05      	ldr	r3, [pc, #20]	; (8001474 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4a04      	ldr	r2, [pc, #16]	; (8001474 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001462:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001466:	6013      	str	r3, [r2, #0]
}
 8001468:	bf00      	nop
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr
 8001472:	bf00      	nop
 8001474:	58000400 	.word	0x58000400

08001478 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 800147c:	4b04      	ldr	r3, [pc, #16]	; (8001490 <HAL_PWREx_GetVoltageRange+0x18>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8001484:	4618      	mov	r0, r3
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	58000400 	.word	0x58000400

08001494 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001498:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80014a6:	d101      	bne.n	80014ac <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80014a8:	2301      	movs	r3, #1
 80014aa:	e000      	b.n	80014ae <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80014ac:	2300      	movs	r3, #0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr

080014b8 <LL_RCC_HSE_Enable>:
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80014bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80014c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014ca:	6013      	str	r3, [r2, #0]
}
 80014cc:	bf00      	nop
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr

080014d6 <LL_RCC_HSE_Disable>:
{
 80014d6:	b480      	push	{r7}
 80014d8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80014da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80014e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014e8:	6013      	str	r3, [r2, #0]
}
 80014ea:	bf00      	nop
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr

080014f4 <LL_RCC_HSE_IsReady>:
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80014f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001502:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001506:	d101      	bne.n	800150c <LL_RCC_HSE_IsReady+0x18>
 8001508:	2301      	movs	r3, #1
 800150a:	e000      	b.n	800150e <LL_RCC_HSE_IsReady+0x1a>
 800150c:	2300      	movs	r3, #0
}
 800150e:	4618      	mov	r0, r3
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr

08001518 <LL_RCC_HSI_Enable>:
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800151c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001526:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800152a:	6013      	str	r3, [r2, #0]
}
 800152c:	bf00      	nop
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr

08001536 <LL_RCC_HSI_Disable>:
{
 8001536:	b480      	push	{r7}
 8001538:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800153a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001544:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001548:	6013      	str	r3, [r2, #0]
}
 800154a:	bf00      	nop
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr

08001554 <LL_RCC_HSI_IsReady>:
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001558:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001562:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001566:	d101      	bne.n	800156c <LL_RCC_HSI_IsReady+0x18>
 8001568:	2301      	movs	r3, #1
 800156a:	e000      	b.n	800156e <LL_RCC_HSI_IsReady+0x1a>
 800156c:	2300      	movs	r3, #0
}
 800156e:	4618      	mov	r0, r3
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr

08001578 <LL_RCC_HSI_SetCalibTrimming>:
{
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001580:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	061b      	lsls	r3, r3, #24
 800158e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001592:	4313      	orrs	r3, r2
 8001594:	604b      	str	r3, [r1, #4]
}
 8001596:	bf00      	nop
 8001598:	370c      	adds	r7, #12
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr

080015a2 <LL_RCC_HSI48_Enable>:
{
 80015a2:	b480      	push	{r7}
 80015a4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80015a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80015ae:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80015b2:	f043 0301 	orr.w	r3, r3, #1
 80015b6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 80015ba:	bf00      	nop
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr

080015c4 <LL_RCC_HSI48_Disable>:
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80015c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80015d0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80015d4:	f023 0301 	bic.w	r3, r3, #1
 80015d8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 80015dc:	bf00      	nop
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr

080015e6 <LL_RCC_HSI48_IsReady>:
{
 80015e6:	b480      	push	{r7}
 80015e8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 80015ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80015f2:	f003 0302 	and.w	r3, r3, #2
 80015f6:	2b02      	cmp	r3, #2
 80015f8:	d101      	bne.n	80015fe <LL_RCC_HSI48_IsReady+0x18>
 80015fa:	2301      	movs	r3, #1
 80015fc:	e000      	b.n	8001600 <LL_RCC_HSI48_IsReady+0x1a>
 80015fe:	2300      	movs	r3, #0
}
 8001600:	4618      	mov	r0, r3
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr

0800160a <LL_RCC_LSE_Enable>:
{
 800160a:	b480      	push	{r7}
 800160c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800160e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001612:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001616:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800161a:	f043 0301 	orr.w	r3, r3, #1
 800161e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001622:	bf00      	nop
 8001624:	46bd      	mov	sp, r7
 8001626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162a:	4770      	bx	lr

0800162c <LL_RCC_LSE_Disable>:
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001630:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001634:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001638:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800163c:	f023 0301 	bic.w	r3, r3, #1
 8001640:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001644:	bf00      	nop
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr

0800164e <LL_RCC_LSE_EnableBypass>:
{
 800164e:	b480      	push	{r7}
 8001650:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001652:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001656:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800165a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800165e:	f043 0304 	orr.w	r3, r3, #4
 8001662:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001666:	bf00      	nop
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr

08001670 <LL_RCC_LSE_DisableBypass>:
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001674:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001678:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800167c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001680:	f023 0304 	bic.w	r3, r3, #4
 8001684:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001688:	bf00      	nop
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr

08001692 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8001692:	b480      	push	{r7}
 8001694:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001696:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800169a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800169e:	f003 0302 	and.w	r3, r3, #2
 80016a2:	2b02      	cmp	r3, #2
 80016a4:	d101      	bne.n	80016aa <LL_RCC_LSE_IsReady+0x18>
 80016a6:	2301      	movs	r3, #1
 80016a8:	e000      	b.n	80016ac <LL_RCC_LSE_IsReady+0x1a>
 80016aa:	2300      	movs	r3, #0
}
 80016ac:	4618      	mov	r0, r3
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr

080016b6 <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 80016b6:	b480      	push	{r7}
 80016b8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80016ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016c2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80016c6:	f043 0301 	orr.w	r3, r3, #1
 80016ca:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80016ce:	bf00      	nop
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr

080016d8 <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80016dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016e4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80016e8:	f023 0301 	bic.w	r3, r3, #1
 80016ec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80016f0:	bf00      	nop
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr

080016fa <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 80016fa:	b480      	push	{r7}
 80016fc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80016fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001702:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001706:	f003 0302 	and.w	r3, r3, #2
 800170a:	2b02      	cmp	r3, #2
 800170c:	d101      	bne.n	8001712 <LL_RCC_LSI1_IsReady+0x18>
 800170e:	2301      	movs	r3, #1
 8001710:	e000      	b.n	8001714 <LL_RCC_LSI1_IsReady+0x1a>
 8001712:	2300      	movs	r3, #0
}
 8001714:	4618      	mov	r0, r3
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr

0800171e <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 800171e:	b480      	push	{r7}
 8001720:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001722:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001726:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800172a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800172e:	f043 0304 	orr.w	r3, r3, #4
 8001732:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001736:	bf00      	nop
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr

08001740 <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001744:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001748:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800174c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001750:	f023 0304 	bic.w	r3, r3, #4
 8001754:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001758:	bf00      	nop
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr

08001762 <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 8001762:	b480      	push	{r7}
 8001764:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8001766:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800176a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800176e:	f003 0308 	and.w	r3, r3, #8
 8001772:	2b08      	cmp	r3, #8
 8001774:	d101      	bne.n	800177a <LL_RCC_LSI2_IsReady+0x18>
 8001776:	2301      	movs	r3, #1
 8001778:	e000      	b.n	800177c <LL_RCC_LSI2_IsReady+0x1a>
 800177a:	2300      	movs	r3, #0
}
 800177c:	4618      	mov	r0, r3
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr

08001786 <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 8001786:	b480      	push	{r7}
 8001788:	b083      	sub	sp, #12
 800178a:	af00      	add	r7, sp, #0
 800178c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 800178e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001792:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001796:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	021b      	lsls	r3, r3, #8
 800179e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80017a2:	4313      	orrs	r3, r2
 80017a4:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 80017a8:	bf00      	nop
 80017aa:	370c      	adds	r7, #12
 80017ac:	46bd      	mov	sp, r7
 80017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b2:	4770      	bx	lr

080017b4 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80017b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80017c2:	f043 0301 	orr.w	r3, r3, #1
 80017c6:	6013      	str	r3, [r2, #0]
}
 80017c8:	bf00      	nop
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr

080017d2 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 80017d2:	b480      	push	{r7}
 80017d4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80017d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80017e0:	f023 0301 	bic.w	r3, r3, #1
 80017e4:	6013      	str	r3, [r2, #0]
}
 80017e6:	bf00      	nop
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr

080017f0 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80017f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 0302 	and.w	r3, r3, #2
 80017fe:	2b02      	cmp	r3, #2
 8001800:	d101      	bne.n	8001806 <LL_RCC_MSI_IsReady+0x16>
 8001802:	2301      	movs	r3, #1
 8001804:	e000      	b.n	8001808 <LL_RCC_MSI_IsReady+0x18>
 8001806:	2300      	movs	r3, #0
}
 8001808:	4618      	mov	r0, r3
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr

08001812 <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8001812:	b480      	push	{r7}
 8001814:	b083      	sub	sp, #12
 8001816:	af00      	add	r7, sp, #0
 8001818:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800181a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001824:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	4313      	orrs	r3, r2
 800182c:	600b      	str	r3, [r1, #0]
}
 800182e:	bf00      	nop
 8001830:	370c      	adds	r7, #12
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr

0800183a <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 800183a:	b480      	push	{r7}
 800183c:	b083      	sub	sp, #12
 800183e:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8001840:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800184a:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2bb0      	cmp	r3, #176	; 0xb0
 8001850:	d901      	bls.n	8001856 <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 8001852:	23b0      	movs	r3, #176	; 0xb0
 8001854:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 8001856:	687b      	ldr	r3, [r7, #4]
}
 8001858:	4618      	mov	r0, r3
 800185a:	370c      	adds	r7, #12
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr

08001864 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800186c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	021b      	lsls	r3, r3, #8
 800187a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800187e:	4313      	orrs	r3, r2
 8001880:	604b      	str	r3, [r1, #4]
}
 8001882:	bf00      	nop
 8001884:	370c      	adds	r7, #12
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr

0800188e <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800188e:	b480      	push	{r7}
 8001890:	b083      	sub	sp, #12
 8001892:	af00      	add	r7, sp, #0
 8001894:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001896:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	f023 0203 	bic.w	r2, r3, #3
 80018a0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	4313      	orrs	r3, r2
 80018a8:	608b      	str	r3, [r1, #8]
}
 80018aa:	bf00      	nop
 80018ac:	370c      	adds	r7, #12
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr

080018b6 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80018b6:	b480      	push	{r7}
 80018b8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80018ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	f003 030c 	and.w	r3, r3, #12
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr

080018ce <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80018ce:	b480      	push	{r7}
 80018d0:	b083      	sub	sp, #12
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80018d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018da:	689b      	ldr	r3, [r3, #8]
 80018dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018e0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	4313      	orrs	r3, r2
 80018e8:	608b      	str	r3, [r1, #8]
}
 80018ea:	bf00      	nop
 80018ec:	370c      	adds	r7, #12
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr

080018f6 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80018f6:	b480      	push	{r7}
 80018f8:	b083      	sub	sp, #12
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80018fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001902:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001906:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800190a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	4313      	orrs	r3, r2
 8001912:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8001916:	bf00      	nop
 8001918:	370c      	adds	r7, #12
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr

08001922 <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 8001922:	b480      	push	{r7}
 8001924:	b083      	sub	sp, #12
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800192a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800192e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001932:	f023 020f 	bic.w	r2, r3, #15
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	091b      	lsrs	r3, r3, #4
 800193a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800193e:	4313      	orrs	r3, r2
 8001940:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8001944:	bf00      	nop
 8001946:	370c      	adds	r7, #12
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr

08001950 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001958:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001962:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	4313      	orrs	r3, r2
 800196a:	608b      	str	r3, [r1, #8]
}
 800196c:	bf00      	nop
 800196e:	370c      	adds	r7, #12
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr

08001978 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001980:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800198a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4313      	orrs	r3, r2
 8001992:	608b      	str	r3, [r1, #8]
}
 8001994:	bf00      	nop
 8001996:	370c      	adds	r7, #12
 8001998:	46bd      	mov	sp, r7
 800199a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199e:	4770      	bx	lr

080019a0 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80019a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr

080019b8 <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80019bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019c0:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80019c4:	011b      	lsls	r3, r3, #4
 80019c6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr

080019d4 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80019d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80019e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80019e6:	6013      	str	r3, [r2, #0]
}
 80019e8:	bf00      	nop
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr

080019f2 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80019f2:	b480      	push	{r7}
 80019f4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80019f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a00:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001a04:	6013      	str	r3, [r2, #0]
}
 8001a06:	bf00      	nop
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr

08001a10 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8001a14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a1e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001a22:	d101      	bne.n	8001a28 <LL_RCC_PLL_IsReady+0x18>
 8001a24:	2301      	movs	r3, #1
 8001a26:	e000      	b.n	8001a2a <LL_RCC_PLL_IsReady+0x1a>
 8001a28:	2300      	movs	r3, #0
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr

08001a34 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001a38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a3c:	68db      	ldr	r3, [r3, #12]
 8001a3e:	0a1b      	lsrs	r3, r3, #8
 8001a40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr

08001a4e <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8001a4e:	b480      	push	{r7}
 8001a50:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001a52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a56:	68db      	ldr	r3, [r3, #12]
 8001a58:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr

08001a66 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001a66:	b480      	push	{r7}
 8001a68:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001a6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a6e:	68db      	ldr	r3, [r3, #12]
 8001a70:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr

08001a7e <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001a7e:	b480      	push	{r7}
 8001a80:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001a82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	f003 0303 	and.w	r3, r3, #3
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr

08001a96 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8001a96:	b480      	push	{r7}
 8001a98:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8001a9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a9e:	689b      	ldr	r3, [r3, #8]
 8001aa0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001aa4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001aa8:	d101      	bne.n	8001aae <LL_RCC_IsActiveFlag_HPRE+0x18>
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e000      	b.n	8001ab0 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8001aae:	2300      	movs	r3, #0
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr

08001aba <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8001aba:	b480      	push	{r7}
 8001abc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8001abe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ac2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001ac6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aca:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001ace:	d101      	bne.n	8001ad4 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	e000      	b.n	8001ad6 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8001ad4:	2300      	movs	r3, #0
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ade:	4770      	bx	lr

08001ae0 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8001ae4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ae8:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001aec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001af0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001af4:	d101      	bne.n	8001afa <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8001af6:	2301      	movs	r3, #1
 8001af8:	e000      	b.n	8001afc <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8001afa:	2300      	movs	r3, #0
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr

08001b06 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8001b06:	b480      	push	{r7}
 8001b08:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8001b0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b14:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001b18:	d101      	bne.n	8001b1e <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e000      	b.n	8001b20 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8001b1e:	2300      	movs	r3, #0
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr

08001b2a <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8001b2a:	b480      	push	{r7}
 8001b2c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8001b2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b38:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001b3c:	d101      	bne.n	8001b42 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e000      	b.n	8001b44 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8001b42:	2300      	movs	r3, #0
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
	...

08001b50 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b50:	b590      	push	{r4, r7, lr}
 8001b52:	b08d      	sub	sp, #52	; 0x34
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d101      	bne.n	8001b62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e363      	b.n	800222a <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f003 0320 	and.w	r3, r3, #32
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	f000 808d 	beq.w	8001c8a <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b70:	f7ff fea1 	bl	80018b6 <LL_RCC_GetSysClkSource>
 8001b74:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b76:	f7ff ff82 	bl	8001a7e <LL_RCC_PLL_GetMainSource>
 8001b7a:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001b7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d005      	beq.n	8001b8e <HAL_RCC_OscConfig+0x3e>
 8001b82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b84:	2b0c      	cmp	r3, #12
 8001b86:	d147      	bne.n	8001c18 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8001b88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b8a:	2b01      	cmp	r3, #1
 8001b8c:	d144      	bne.n	8001c18 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	69db      	ldr	r3, [r3, #28]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d101      	bne.n	8001b9a <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e347      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8001b9e:	f7ff fe4c 	bl	800183a <LL_RCC_MSI_GetRange>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	429c      	cmp	r4, r3
 8001ba6:	d914      	bls.n	8001bd2 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bac:	4618      	mov	r0, r3
 8001bae:	f000 fd03 	bl	80025b8 <RCC_SetFlashLatencyFromMSIRange>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	e336      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f7ff fe26 	bl	8001812 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6a1b      	ldr	r3, [r3, #32]
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7ff fe4a 	bl	8001864 <LL_RCC_MSI_SetCalibTrimming>
 8001bd0:	e013      	b.n	8001bfa <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f7ff fe1b 	bl	8001812 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6a1b      	ldr	r3, [r3, #32]
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff fe3f 	bl	8001864 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bea:	4618      	mov	r0, r3
 8001bec:	f000 fce4 	bl	80025b8 <RCC_SetFlashLatencyFromMSIRange>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e317      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001bfa:	f000 fcc9 	bl	8002590 <HAL_RCC_GetHCLKFreq>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	4aa4      	ldr	r2, [pc, #656]	; (8001e94 <HAL_RCC_OscConfig+0x344>)
 8001c02:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001c04:	4ba4      	ldr	r3, [pc, #656]	; (8001e98 <HAL_RCC_OscConfig+0x348>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f7ff f80b 	bl	8000c24 <HAL_InitTick>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d039      	beq.n	8001c88 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8001c14:	2301      	movs	r3, #1
 8001c16:	e308      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	69db      	ldr	r3, [r3, #28]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d01e      	beq.n	8001c5e <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001c20:	f7ff fdc8 	bl	80017b4 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c24:	f7ff f84c 	bl	8000cc0 <HAL_GetTick>
 8001c28:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8001c2a:	e008      	b.n	8001c3e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c2c:	f7ff f848 	bl	8000cc0 <HAL_GetTick>
 8001c30:	4602      	mov	r2, r0
 8001c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c34:	1ad3      	subs	r3, r2, r3
 8001c36:	2b02      	cmp	r3, #2
 8001c38:	d901      	bls.n	8001c3e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	e2f5      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8001c3e:	f7ff fdd7 	bl	80017f0 <LL_RCC_MSI_IsReady>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d0f1      	beq.n	8001c2c <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff fde0 	bl	8001812 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6a1b      	ldr	r3, [r3, #32]
 8001c56:	4618      	mov	r0, r3
 8001c58:	f7ff fe04 	bl	8001864 <LL_RCC_MSI_SetCalibTrimming>
 8001c5c:	e015      	b.n	8001c8a <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001c5e:	f7ff fdb8 	bl	80017d2 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c62:	f7ff f82d 	bl	8000cc0 <HAL_GetTick>
 8001c66:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8001c68:	e008      	b.n	8001c7c <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c6a:	f7ff f829 	bl	8000cc0 <HAL_GetTick>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	2b02      	cmp	r3, #2
 8001c76:	d901      	bls.n	8001c7c <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8001c78:	2303      	movs	r3, #3
 8001c7a:	e2d6      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8001c7c:	f7ff fdb8 	bl	80017f0 <LL_RCC_MSI_IsReady>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d1f1      	bne.n	8001c6a <HAL_RCC_OscConfig+0x11a>
 8001c86:	e000      	b.n	8001c8a <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001c88:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 0301 	and.w	r3, r3, #1
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d047      	beq.n	8001d26 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c96:	f7ff fe0e 	bl	80018b6 <LL_RCC_GetSysClkSource>
 8001c9a:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c9c:	f7ff feef 	bl	8001a7e <LL_RCC_PLL_GetMainSource>
 8001ca0:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001ca2:	6a3b      	ldr	r3, [r7, #32]
 8001ca4:	2b08      	cmp	r3, #8
 8001ca6:	d005      	beq.n	8001cb4 <HAL_RCC_OscConfig+0x164>
 8001ca8:	6a3b      	ldr	r3, [r7, #32]
 8001caa:	2b0c      	cmp	r3, #12
 8001cac:	d108      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	2b03      	cmp	r3, #3
 8001cb2:	d105      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d134      	bne.n	8001d26 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	e2b4      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cc8:	d102      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x180>
 8001cca:	f7ff fbf5 	bl	80014b8 <LL_RCC_HSE_Enable>
 8001cce:	e001      	b.n	8001cd4 <HAL_RCC_OscConfig+0x184>
 8001cd0:	f7ff fc01 	bl	80014d6 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d012      	beq.n	8001d02 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cdc:	f7fe fff0 	bl	8000cc0 <HAL_GetTick>
 8001ce0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8001ce2:	e008      	b.n	8001cf6 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ce4:	f7fe ffec 	bl	8000cc0 <HAL_GetTick>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	2b64      	cmp	r3, #100	; 0x64
 8001cf0:	d901      	bls.n	8001cf6 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	e299      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8001cf6:	f7ff fbfd 	bl	80014f4 <LL_RCC_HSE_IsReady>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d0f1      	beq.n	8001ce4 <HAL_RCC_OscConfig+0x194>
 8001d00:	e011      	b.n	8001d26 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d02:	f7fe ffdd 	bl	8000cc0 <HAL_GetTick>
 8001d06:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8001d08:	e008      	b.n	8001d1c <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d0a:	f7fe ffd9 	bl	8000cc0 <HAL_GetTick>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d12:	1ad3      	subs	r3, r2, r3
 8001d14:	2b64      	cmp	r3, #100	; 0x64
 8001d16:	d901      	bls.n	8001d1c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8001d18:	2303      	movs	r3, #3
 8001d1a:	e286      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8001d1c:	f7ff fbea 	bl	80014f4 <LL_RCC_HSE_IsReady>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d1f1      	bne.n	8001d0a <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f003 0302 	and.w	r3, r3, #2
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d04c      	beq.n	8001dcc <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d32:	f7ff fdc0 	bl	80018b6 <LL_RCC_GetSysClkSource>
 8001d36:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d38:	f7ff fea1 	bl	8001a7e <LL_RCC_PLL_GetMainSource>
 8001d3c:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001d3e:	69bb      	ldr	r3, [r7, #24]
 8001d40:	2b04      	cmp	r3, #4
 8001d42:	d005      	beq.n	8001d50 <HAL_RCC_OscConfig+0x200>
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	2b0c      	cmp	r3, #12
 8001d48:	d10e      	bne.n	8001d68 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	2b02      	cmp	r3, #2
 8001d4e:	d10b      	bne.n	8001d68 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	68db      	ldr	r3, [r3, #12]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d101      	bne.n	8001d5c <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	e266      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	691b      	ldr	r3, [r3, #16]
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7ff fc09 	bl	8001578 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001d66:	e031      	b.n	8001dcc <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d019      	beq.n	8001da4 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d70:	f7ff fbd2 	bl	8001518 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d74:	f7fe ffa4 	bl	8000cc0 <HAL_GetTick>
 8001d78:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8001d7a:	e008      	b.n	8001d8e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d7c:	f7fe ffa0 	bl	8000cc0 <HAL_GetTick>
 8001d80:	4602      	mov	r2, r0
 8001d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	2b02      	cmp	r3, #2
 8001d88:	d901      	bls.n	8001d8e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	e24d      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8001d8e:	f7ff fbe1 	bl	8001554 <LL_RCC_HSI_IsReady>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d0f1      	beq.n	8001d7c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	691b      	ldr	r3, [r3, #16]
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7ff fbeb 	bl	8001578 <LL_RCC_HSI_SetCalibTrimming>
 8001da2:	e013      	b.n	8001dcc <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001da4:	f7ff fbc7 	bl	8001536 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001da8:	f7fe ff8a 	bl	8000cc0 <HAL_GetTick>
 8001dac:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8001dae:	e008      	b.n	8001dc2 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001db0:	f7fe ff86 	bl	8000cc0 <HAL_GetTick>
 8001db4:	4602      	mov	r2, r0
 8001db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	2b02      	cmp	r3, #2
 8001dbc:	d901      	bls.n	8001dc2 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8001dbe:	2303      	movs	r3, #3
 8001dc0:	e233      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8001dc2:	f7ff fbc7 	bl	8001554 <LL_RCC_HSI_IsReady>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d1f1      	bne.n	8001db0 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 0308 	and.w	r3, r3, #8
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d106      	bne.n	8001de6 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	f000 80a3 	beq.w	8001f2c <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	695b      	ldr	r3, [r3, #20]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d076      	beq.n	8001edc <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0310 	and.w	r3, r3, #16
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d046      	beq.n	8001e88 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8001dfa:	f7ff fc7e 	bl	80016fa <LL_RCC_LSI1_IsReady>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d113      	bne.n	8001e2c <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8001e04:	f7ff fc57 	bl	80016b6 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001e08:	f7fe ff5a 	bl	8000cc0 <HAL_GetTick>
 8001e0c:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8001e0e:	e008      	b.n	8001e22 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001e10:	f7fe ff56 	bl	8000cc0 <HAL_GetTick>
 8001e14:	4602      	mov	r2, r0
 8001e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e18:	1ad3      	subs	r3, r2, r3
 8001e1a:	2b02      	cmp	r3, #2
 8001e1c:	d901      	bls.n	8001e22 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	e203      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8001e22:	f7ff fc6a 	bl	80016fa <LL_RCC_LSI1_IsReady>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d0f1      	beq.n	8001e10 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8001e2c:	f7ff fc77 	bl	800171e <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e30:	f7fe ff46 	bl	8000cc0 <HAL_GetTick>
 8001e34:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8001e36:	e008      	b.n	8001e4a <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8001e38:	f7fe ff42 	bl	8000cc0 <HAL_GetTick>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	2b03      	cmp	r3, #3
 8001e44:	d901      	bls.n	8001e4a <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8001e46:	2303      	movs	r3, #3
 8001e48:	e1ef      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8001e4a:	f7ff fc8a 	bl	8001762 <LL_RCC_LSI2_IsReady>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d0f1      	beq.n	8001e38 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	699b      	ldr	r3, [r3, #24]
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7ff fc94 	bl	8001786 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8001e5e:	f7ff fc3b 	bl	80016d8 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e62:	f7fe ff2d 	bl	8000cc0 <HAL_GetTick>
 8001e66:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8001e68:	e008      	b.n	8001e7c <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001e6a:	f7fe ff29 	bl	8000cc0 <HAL_GetTick>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e72:	1ad3      	subs	r3, r2, r3
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	d901      	bls.n	8001e7c <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	e1d6      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8001e7c:	f7ff fc3d 	bl	80016fa <LL_RCC_LSI1_IsReady>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d1f1      	bne.n	8001e6a <HAL_RCC_OscConfig+0x31a>
 8001e86:	e051      	b.n	8001f2c <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8001e88:	f7ff fc15 	bl	80016b6 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e8c:	f7fe ff18 	bl	8000cc0 <HAL_GetTick>
 8001e90:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8001e92:	e00c      	b.n	8001eae <HAL_RCC_OscConfig+0x35e>
 8001e94:	20000008 	.word	0x20000008
 8001e98:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001e9c:	f7fe ff10 	bl	8000cc0 <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e1bd      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8001eae:	f7ff fc24 	bl	80016fa <LL_RCC_LSI1_IsReady>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d0f1      	beq.n	8001e9c <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8001eb8:	f7ff fc42 	bl	8001740 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8001ebc:	e008      	b.n	8001ed0 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8001ebe:	f7fe feff 	bl	8000cc0 <HAL_GetTick>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ec6:	1ad3      	subs	r3, r2, r3
 8001ec8:	2b03      	cmp	r3, #3
 8001eca:	d901      	bls.n	8001ed0 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8001ecc:	2303      	movs	r3, #3
 8001ece:	e1ac      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8001ed0:	f7ff fc47 	bl	8001762 <LL_RCC_LSI2_IsReady>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d1f1      	bne.n	8001ebe <HAL_RCC_OscConfig+0x36e>
 8001eda:	e027      	b.n	8001f2c <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8001edc:	f7ff fc30 	bl	8001740 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ee0:	f7fe feee 	bl	8000cc0 <HAL_GetTick>
 8001ee4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8001ee6:	e008      	b.n	8001efa <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8001ee8:	f7fe feea 	bl	8000cc0 <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	2b03      	cmp	r3, #3
 8001ef4:	d901      	bls.n	8001efa <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	e197      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8001efa:	f7ff fc32 	bl	8001762 <LL_RCC_LSI2_IsReady>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d1f1      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8001f04:	f7ff fbe8 	bl	80016d8 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f08:	f7fe feda 	bl	8000cc0 <HAL_GetTick>
 8001f0c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8001f0e:	e008      	b.n	8001f22 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001f10:	f7fe fed6 	bl	8000cc0 <HAL_GetTick>
 8001f14:	4602      	mov	r2, r0
 8001f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d901      	bls.n	8001f22 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e183      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8001f22:	f7ff fbea 	bl	80016fa <LL_RCC_LSI1_IsReady>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d1f1      	bne.n	8001f10 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 0304 	and.w	r3, r3, #4
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d05b      	beq.n	8001ff0 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f38:	4ba7      	ldr	r3, [pc, #668]	; (80021d8 <HAL_RCC_OscConfig+0x688>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d114      	bne.n	8001f6e <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8001f44:	f7ff fa88 	bl	8001458 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f48:	f7fe feba 	bl	8000cc0 <HAL_GetTick>
 8001f4c:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f4e:	e008      	b.n	8001f62 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f50:	f7fe feb6 	bl	8000cc0 <HAL_GetTick>
 8001f54:	4602      	mov	r2, r0
 8001f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	2b02      	cmp	r3, #2
 8001f5c:	d901      	bls.n	8001f62 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e163      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f62:	4b9d      	ldr	r3, [pc, #628]	; (80021d8 <HAL_RCC_OscConfig+0x688>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d0f0      	beq.n	8001f50 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d102      	bne.n	8001f7c <HAL_RCC_OscConfig+0x42c>
 8001f76:	f7ff fb48 	bl	800160a <LL_RCC_LSE_Enable>
 8001f7a:	e00c      	b.n	8001f96 <HAL_RCC_OscConfig+0x446>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	2b05      	cmp	r3, #5
 8001f82:	d104      	bne.n	8001f8e <HAL_RCC_OscConfig+0x43e>
 8001f84:	f7ff fb63 	bl	800164e <LL_RCC_LSE_EnableBypass>
 8001f88:	f7ff fb3f 	bl	800160a <LL_RCC_LSE_Enable>
 8001f8c:	e003      	b.n	8001f96 <HAL_RCC_OscConfig+0x446>
 8001f8e:	f7ff fb4d 	bl	800162c <LL_RCC_LSE_Disable>
 8001f92:	f7ff fb6d 	bl	8001670 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d014      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f9e:	f7fe fe8f 	bl	8000cc0 <HAL_GetTick>
 8001fa2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8001fa4:	e00a      	b.n	8001fbc <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fa6:	f7fe fe8b 	bl	8000cc0 <HAL_GetTick>
 8001faa:	4602      	mov	r2, r0
 8001fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fae:	1ad3      	subs	r3, r2, r3
 8001fb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d901      	bls.n	8001fbc <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8001fb8:	2303      	movs	r3, #3
 8001fba:	e136      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8001fbc:	f7ff fb69 	bl	8001692 <LL_RCC_LSE_IsReady>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d0ef      	beq.n	8001fa6 <HAL_RCC_OscConfig+0x456>
 8001fc6:	e013      	b.n	8001ff0 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fc8:	f7fe fe7a 	bl	8000cc0 <HAL_GetTick>
 8001fcc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8001fce:	e00a      	b.n	8001fe6 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fd0:	f7fe fe76 	bl	8000cc0 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d901      	bls.n	8001fe6 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	e121      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8001fe6:	f7ff fb54 	bl	8001692 <LL_RCC_LSE_IsReady>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d1ef      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d02c      	beq.n	8002056 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002000:	2b00      	cmp	r3, #0
 8002002:	d014      	beq.n	800202e <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002004:	f7ff facd 	bl	80015a2 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002008:	f7fe fe5a 	bl	8000cc0 <HAL_GetTick>
 800200c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800200e:	e008      	b.n	8002022 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002010:	f7fe fe56 	bl	8000cc0 <HAL_GetTick>
 8002014:	4602      	mov	r2, r0
 8002016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002018:	1ad3      	subs	r3, r2, r3
 800201a:	2b02      	cmp	r3, #2
 800201c:	d901      	bls.n	8002022 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800201e:	2303      	movs	r3, #3
 8002020:	e103      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002022:	f7ff fae0 	bl	80015e6 <LL_RCC_HSI48_IsReady>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d0f1      	beq.n	8002010 <HAL_RCC_OscConfig+0x4c0>
 800202c:	e013      	b.n	8002056 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800202e:	f7ff fac9 	bl	80015c4 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002032:	f7fe fe45 	bl	8000cc0 <HAL_GetTick>
 8002036:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8002038:	e008      	b.n	800204c <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800203a:	f7fe fe41 	bl	8000cc0 <HAL_GetTick>
 800203e:	4602      	mov	r2, r0
 8002040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002042:	1ad3      	subs	r3, r2, r3
 8002044:	2b02      	cmp	r3, #2
 8002046:	d901      	bls.n	800204c <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8002048:	2303      	movs	r3, #3
 800204a:	e0ee      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 800204c:	f7ff facb 	bl	80015e6 <LL_RCC_HSI48_IsReady>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d1f1      	bne.n	800203a <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800205a:	2b00      	cmp	r3, #0
 800205c:	f000 80e4 	beq.w	8002228 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002060:	f7ff fc29 	bl	80018b6 <LL_RCC_GetSysClkSource>
 8002064:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8002066:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002072:	2b02      	cmp	r3, #2
 8002074:	f040 80b4 	bne.w	80021e0 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	f003 0203 	and.w	r2, r3, #3
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002082:	429a      	cmp	r2, r3
 8002084:	d123      	bne.n	80020ce <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002090:	429a      	cmp	r2, r3
 8002092:	d11c      	bne.n	80020ce <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	0a1b      	lsrs	r3, r3, #8
 8002098:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80020a0:	429a      	cmp	r2, r3
 80020a2:	d114      	bne.n	80020ce <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80020ae:	429a      	cmp	r2, r3
 80020b0:	d10d      	bne.n	80020ce <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80020bc:	429a      	cmp	r2, r3
 80020be:	d106      	bne.n	80020ce <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d05d      	beq.n	800218a <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	2b0c      	cmp	r3, #12
 80020d2:	d058      	beq.n	8002186 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80020d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d001      	beq.n	80020e6 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	e0a1      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80020e6:	f7ff fc84 	bl	80019f2 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80020ea:	f7fe fde9 	bl	8000cc0 <HAL_GetTick>
 80020ee:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020f0:	e008      	b.n	8002104 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020f2:	f7fe fde5 	bl	8000cc0 <HAL_GetTick>
 80020f6:	4602      	mov	r2, r0
 80020f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	2b02      	cmp	r3, #2
 80020fe:	d901      	bls.n	8002104 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8002100:	2303      	movs	r3, #3
 8002102:	e092      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002104:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800210e:	2b00      	cmp	r3, #0
 8002110:	d1ef      	bne.n	80020f2 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002112:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002116:	68da      	ldr	r2, [r3, #12]
 8002118:	4b30      	ldr	r3, [pc, #192]	; (80021dc <HAL_RCC_OscConfig+0x68c>)
 800211a:	4013      	ands	r3, r2
 800211c:	687a      	ldr	r2, [r7, #4]
 800211e:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002120:	687a      	ldr	r2, [r7, #4]
 8002122:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002124:	4311      	orrs	r1, r2
 8002126:	687a      	ldr	r2, [r7, #4]
 8002128:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800212a:	0212      	lsls	r2, r2, #8
 800212c:	4311      	orrs	r1, r2
 800212e:	687a      	ldr	r2, [r7, #4]
 8002130:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002132:	4311      	orrs	r1, r2
 8002134:	687a      	ldr	r2, [r7, #4]
 8002136:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002138:	4311      	orrs	r1, r2
 800213a:	687a      	ldr	r2, [r7, #4]
 800213c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800213e:	430a      	orrs	r2, r1
 8002140:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002144:	4313      	orrs	r3, r2
 8002146:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002148:	f7ff fc44 	bl	80019d4 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800214c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002150:	68db      	ldr	r3, [r3, #12]
 8002152:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002156:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800215a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800215c:	f7fe fdb0 	bl	8000cc0 <HAL_GetTick>
 8002160:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002162:	e008      	b.n	8002176 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002164:	f7fe fdac 	bl	8000cc0 <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	2b02      	cmp	r3, #2
 8002170:	d901      	bls.n	8002176 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8002172:	2303      	movs	r3, #3
 8002174:	e059      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002176:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002180:	2b00      	cmp	r3, #0
 8002182:	d0ef      	beq.n	8002164 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002184:	e050      	b.n	8002228 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e04f      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800218a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002194:	2b00      	cmp	r3, #0
 8002196:	d147      	bne.n	8002228 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002198:	f7ff fc1c 	bl	80019d4 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800219c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021a0:	68db      	ldr	r3, [r3, #12]
 80021a2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80021a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021aa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80021ac:	f7fe fd88 	bl	8000cc0 <HAL_GetTick>
 80021b0:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021b2:	e008      	b.n	80021c6 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021b4:	f7fe fd84 	bl	8000cc0 <HAL_GetTick>
 80021b8:	4602      	mov	r2, r0
 80021ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	2b02      	cmp	r3, #2
 80021c0:	d901      	bls.n	80021c6 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 80021c2:	2303      	movs	r3, #3
 80021c4:	e031      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d0ef      	beq.n	80021b4 <HAL_RCC_OscConfig+0x664>
 80021d4:	e028      	b.n	8002228 <HAL_RCC_OscConfig+0x6d8>
 80021d6:	bf00      	nop
 80021d8:	58000400 	.word	0x58000400
 80021dc:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021e0:	693b      	ldr	r3, [r7, #16]
 80021e2:	2b0c      	cmp	r3, #12
 80021e4:	d01e      	beq.n	8002224 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021e6:	f7ff fc04 	bl	80019f2 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021ea:	f7fe fd69 	bl	8000cc0 <HAL_GetTick>
 80021ee:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021f0:	e008      	b.n	8002204 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021f2:	f7fe fd65 	bl	8000cc0 <HAL_GetTick>
 80021f6:	4602      	mov	r2, r0
 80021f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021fa:	1ad3      	subs	r3, r2, r3
 80021fc:	2b02      	cmp	r3, #2
 80021fe:	d901      	bls.n	8002204 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8002200:	2303      	movs	r3, #3
 8002202:	e012      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002204:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800220e:	2b00      	cmp	r3, #0
 8002210:	d1ef      	bne.n	80021f2 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8002212:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002216:	68da      	ldr	r2, [r3, #12]
 8002218:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800221c:	4b05      	ldr	r3, [pc, #20]	; (8002234 <HAL_RCC_OscConfig+0x6e4>)
 800221e:	4013      	ands	r3, r2
 8002220:	60cb      	str	r3, [r1, #12]
 8002222:	e001      	b.n	8002228 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	e000      	b.n	800222a <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8002228:	2300      	movs	r3, #0
}
 800222a:	4618      	mov	r0, r3
 800222c:	3734      	adds	r7, #52	; 0x34
 800222e:	46bd      	mov	sp, r7
 8002230:	bd90      	pop	{r4, r7, pc}
 8002232:	bf00      	nop
 8002234:	eefefffc 	.word	0xeefefffc

08002238 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d101      	bne.n	800224c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002248:	2301      	movs	r3, #1
 800224a:	e12d      	b.n	80024a8 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800224c:	4b98      	ldr	r3, [pc, #608]	; (80024b0 <HAL_RCC_ClockConfig+0x278>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 0307 	and.w	r3, r3, #7
 8002254:	683a      	ldr	r2, [r7, #0]
 8002256:	429a      	cmp	r2, r3
 8002258:	d91b      	bls.n	8002292 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800225a:	4b95      	ldr	r3, [pc, #596]	; (80024b0 <HAL_RCC_ClockConfig+0x278>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f023 0207 	bic.w	r2, r3, #7
 8002262:	4993      	ldr	r1, [pc, #588]	; (80024b0 <HAL_RCC_ClockConfig+0x278>)
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	4313      	orrs	r3, r2
 8002268:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800226a:	f7fe fd29 	bl	8000cc0 <HAL_GetTick>
 800226e:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002270:	e008      	b.n	8002284 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002272:	f7fe fd25 	bl	8000cc0 <HAL_GetTick>
 8002276:	4602      	mov	r2, r0
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	1ad3      	subs	r3, r2, r3
 800227c:	2b02      	cmp	r3, #2
 800227e:	d901      	bls.n	8002284 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8002280:	2303      	movs	r3, #3
 8002282:	e111      	b.n	80024a8 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002284:	4b8a      	ldr	r3, [pc, #552]	; (80024b0 <HAL_RCC_ClockConfig+0x278>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f003 0307 	and.w	r3, r3, #7
 800228c:	683a      	ldr	r2, [r7, #0]
 800228e:	429a      	cmp	r2, r3
 8002290:	d1ef      	bne.n	8002272 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 0302 	and.w	r3, r3, #2
 800229a:	2b00      	cmp	r3, #0
 800229c:	d016      	beq.n	80022cc <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	4618      	mov	r0, r3
 80022a4:	f7ff fb13 	bl	80018ce <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80022a8:	f7fe fd0a 	bl	8000cc0 <HAL_GetTick>
 80022ac:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80022ae:	e008      	b.n	80022c2 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80022b0:	f7fe fd06 	bl	8000cc0 <HAL_GetTick>
 80022b4:	4602      	mov	r2, r0
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	d901      	bls.n	80022c2 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80022be:	2303      	movs	r3, #3
 80022c0:	e0f2      	b.n	80024a8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80022c2:	f7ff fbe8 	bl	8001a96 <LL_RCC_IsActiveFlag_HPRE>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d0f1      	beq.n	80022b0 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f003 0320 	and.w	r3, r3, #32
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d016      	beq.n	8002306 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	695b      	ldr	r3, [r3, #20]
 80022dc:	4618      	mov	r0, r3
 80022de:	f7ff fb0a 	bl	80018f6 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80022e2:	f7fe fced 	bl	8000cc0 <HAL_GetTick>
 80022e6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80022e8:	e008      	b.n	80022fc <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80022ea:	f7fe fce9 	bl	8000cc0 <HAL_GetTick>
 80022ee:	4602      	mov	r2, r0
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	2b02      	cmp	r3, #2
 80022f6:	d901      	bls.n	80022fc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80022f8:	2303      	movs	r3, #3
 80022fa:	e0d5      	b.n	80024a8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80022fc:	f7ff fbdd 	bl	8001aba <LL_RCC_IsActiveFlag_C2HPRE>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d0f1      	beq.n	80022ea <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800230e:	2b00      	cmp	r3, #0
 8002310:	d016      	beq.n	8002340 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	699b      	ldr	r3, [r3, #24]
 8002316:	4618      	mov	r0, r3
 8002318:	f7ff fb03 	bl	8001922 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800231c:	f7fe fcd0 	bl	8000cc0 <HAL_GetTick>
 8002320:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002322:	e008      	b.n	8002336 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002324:	f7fe fccc 	bl	8000cc0 <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	2b02      	cmp	r3, #2
 8002330:	d901      	bls.n	8002336 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8002332:	2303      	movs	r3, #3
 8002334:	e0b8      	b.n	80024a8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002336:	f7ff fbd3 	bl	8001ae0 <LL_RCC_IsActiveFlag_SHDHPRE>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d0f1      	beq.n	8002324 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f003 0304 	and.w	r3, r3, #4
 8002348:	2b00      	cmp	r3, #0
 800234a:	d016      	beq.n	800237a <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	4618      	mov	r0, r3
 8002352:	f7ff fafd 	bl	8001950 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002356:	f7fe fcb3 	bl	8000cc0 <HAL_GetTick>
 800235a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800235c:	e008      	b.n	8002370 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800235e:	f7fe fcaf 	bl	8000cc0 <HAL_GetTick>
 8002362:	4602      	mov	r2, r0
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	1ad3      	subs	r3, r2, r3
 8002368:	2b02      	cmp	r3, #2
 800236a:	d901      	bls.n	8002370 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800236c:	2303      	movs	r3, #3
 800236e:	e09b      	b.n	80024a8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002370:	f7ff fbc9 	bl	8001b06 <LL_RCC_IsActiveFlag_PPRE1>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d0f1      	beq.n	800235e <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0308 	and.w	r3, r3, #8
 8002382:	2b00      	cmp	r3, #0
 8002384:	d017      	beq.n	80023b6 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	691b      	ldr	r3, [r3, #16]
 800238a:	00db      	lsls	r3, r3, #3
 800238c:	4618      	mov	r0, r3
 800238e:	f7ff faf3 	bl	8001978 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002392:	f7fe fc95 	bl	8000cc0 <HAL_GetTick>
 8002396:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002398:	e008      	b.n	80023ac <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800239a:	f7fe fc91 	bl	8000cc0 <HAL_GetTick>
 800239e:	4602      	mov	r2, r0
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	1ad3      	subs	r3, r2, r3
 80023a4:	2b02      	cmp	r3, #2
 80023a6:	d901      	bls.n	80023ac <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 80023a8:	2303      	movs	r3, #3
 80023aa:	e07d      	b.n	80024a8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80023ac:	f7ff fbbd 	bl	8001b2a <LL_RCC_IsActiveFlag_PPRE2>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d0f1      	beq.n	800239a <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 0301 	and.w	r3, r3, #1
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d043      	beq.n	800244a <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	2b02      	cmp	r3, #2
 80023c8:	d106      	bne.n	80023d8 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80023ca:	f7ff f893 	bl	80014f4 <LL_RCC_HSE_IsReady>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d11e      	bne.n	8002412 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e067      	b.n	80024a8 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	2b03      	cmp	r3, #3
 80023de:	d106      	bne.n	80023ee <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80023e0:	f7ff fb16 	bl	8001a10 <LL_RCC_PLL_IsReady>
 80023e4:	4603      	mov	r3, r0
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d113      	bne.n	8002412 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e05c      	b.n	80024a8 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d106      	bne.n	8002404 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80023f6:	f7ff f9fb 	bl	80017f0 <LL_RCC_MSI_IsReady>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d108      	bne.n	8002412 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	e051      	b.n	80024a8 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8002404:	f7ff f8a6 	bl	8001554 <LL_RCC_HSI_IsReady>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d101      	bne.n	8002412 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e04a      	b.n	80024a8 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	4618      	mov	r0, r3
 8002418:	f7ff fa39 	bl	800188e <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800241c:	f7fe fc50 	bl	8000cc0 <HAL_GetTick>
 8002420:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002422:	e00a      	b.n	800243a <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002424:	f7fe fc4c 	bl	8000cc0 <HAL_GetTick>
 8002428:	4602      	mov	r2, r0
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	1ad3      	subs	r3, r2, r3
 800242e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002432:	4293      	cmp	r3, r2
 8002434:	d901      	bls.n	800243a <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8002436:	2303      	movs	r3, #3
 8002438:	e036      	b.n	80024a8 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800243a:	f7ff fa3c 	bl	80018b6 <LL_RCC_GetSysClkSource>
 800243e:	4602      	mov	r2, r0
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	429a      	cmp	r2, r3
 8002448:	d1ec      	bne.n	8002424 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800244a:	4b19      	ldr	r3, [pc, #100]	; (80024b0 <HAL_RCC_ClockConfig+0x278>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f003 0307 	and.w	r3, r3, #7
 8002452:	683a      	ldr	r2, [r7, #0]
 8002454:	429a      	cmp	r2, r3
 8002456:	d21b      	bcs.n	8002490 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002458:	4b15      	ldr	r3, [pc, #84]	; (80024b0 <HAL_RCC_ClockConfig+0x278>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f023 0207 	bic.w	r2, r3, #7
 8002460:	4913      	ldr	r1, [pc, #76]	; (80024b0 <HAL_RCC_ClockConfig+0x278>)
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	4313      	orrs	r3, r2
 8002466:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002468:	f7fe fc2a 	bl	8000cc0 <HAL_GetTick>
 800246c:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800246e:	e008      	b.n	8002482 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002470:	f7fe fc26 	bl	8000cc0 <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	2b02      	cmp	r3, #2
 800247c:	d901      	bls.n	8002482 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800247e:	2303      	movs	r3, #3
 8002480:	e012      	b.n	80024a8 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002482:	4b0b      	ldr	r3, [pc, #44]	; (80024b0 <HAL_RCC_ClockConfig+0x278>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0307 	and.w	r3, r3, #7
 800248a:	683a      	ldr	r2, [r7, #0]
 800248c:	429a      	cmp	r2, r3
 800248e:	d1ef      	bne.n	8002470 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002490:	f000 f87e 	bl	8002590 <HAL_RCC_GetHCLKFreq>
 8002494:	4603      	mov	r3, r0
 8002496:	4a07      	ldr	r2, [pc, #28]	; (80024b4 <HAL_RCC_ClockConfig+0x27c>)
 8002498:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800249a:	f7fe fc1d 	bl	8000cd8 <HAL_GetTickPrio>
 800249e:	4603      	mov	r3, r0
 80024a0:	4618      	mov	r0, r3
 80024a2:	f7fe fbbf 	bl	8000c24 <HAL_InitTick>
 80024a6:	4603      	mov	r3, r0
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3710      	adds	r7, #16
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	58004000 	.word	0x58004000
 80024b4:	20000008 	.word	0x20000008

080024b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024b8:	b590      	push	{r4, r7, lr}
 80024ba:	b085      	sub	sp, #20
 80024bc:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024be:	f7ff f9fa 	bl	80018b6 <LL_RCC_GetSysClkSource>
 80024c2:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d10a      	bne.n	80024e0 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80024ca:	f7ff f9b6 	bl	800183a <LL_RCC_MSI_GetRange>
 80024ce:	4603      	mov	r3, r0
 80024d0:	091b      	lsrs	r3, r3, #4
 80024d2:	f003 030f 	and.w	r3, r3, #15
 80024d6:	4a2b      	ldr	r2, [pc, #172]	; (8002584 <HAL_RCC_GetSysClockFreq+0xcc>)
 80024d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024dc:	60fb      	str	r3, [r7, #12]
 80024de:	e04b      	b.n	8002578 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2b04      	cmp	r3, #4
 80024e4:	d102      	bne.n	80024ec <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80024e6:	4b28      	ldr	r3, [pc, #160]	; (8002588 <HAL_RCC_GetSysClockFreq+0xd0>)
 80024e8:	60fb      	str	r3, [r7, #12]
 80024ea:	e045      	b.n	8002578 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2b08      	cmp	r3, #8
 80024f0:	d10a      	bne.n	8002508 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80024f2:	f7fe ffcf 	bl	8001494 <LL_RCC_HSE_IsEnabledDiv2>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d102      	bne.n	8002502 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80024fc:	4b22      	ldr	r3, [pc, #136]	; (8002588 <HAL_RCC_GetSysClockFreq+0xd0>)
 80024fe:	60fb      	str	r3, [r7, #12]
 8002500:	e03a      	b.n	8002578 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8002502:	4b22      	ldr	r3, [pc, #136]	; (800258c <HAL_RCC_GetSysClockFreq+0xd4>)
 8002504:	60fb      	str	r3, [r7, #12]
 8002506:	e037      	b.n	8002578 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8002508:	f7ff fab9 	bl	8001a7e <LL_RCC_PLL_GetMainSource>
 800250c:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	2b02      	cmp	r3, #2
 8002512:	d003      	beq.n	800251c <HAL_RCC_GetSysClockFreq+0x64>
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	2b03      	cmp	r3, #3
 8002518:	d003      	beq.n	8002522 <HAL_RCC_GetSysClockFreq+0x6a>
 800251a:	e00d      	b.n	8002538 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800251c:	4b1a      	ldr	r3, [pc, #104]	; (8002588 <HAL_RCC_GetSysClockFreq+0xd0>)
 800251e:	60bb      	str	r3, [r7, #8]
        break;
 8002520:	e015      	b.n	800254e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002522:	f7fe ffb7 	bl	8001494 <LL_RCC_HSE_IsEnabledDiv2>
 8002526:	4603      	mov	r3, r0
 8002528:	2b01      	cmp	r3, #1
 800252a:	d102      	bne.n	8002532 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800252c:	4b16      	ldr	r3, [pc, #88]	; (8002588 <HAL_RCC_GetSysClockFreq+0xd0>)
 800252e:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8002530:	e00d      	b.n	800254e <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8002532:	4b16      	ldr	r3, [pc, #88]	; (800258c <HAL_RCC_GetSysClockFreq+0xd4>)
 8002534:	60bb      	str	r3, [r7, #8]
        break;
 8002536:	e00a      	b.n	800254e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8002538:	f7ff f97f 	bl	800183a <LL_RCC_MSI_GetRange>
 800253c:	4603      	mov	r3, r0
 800253e:	091b      	lsrs	r3, r3, #4
 8002540:	f003 030f 	and.w	r3, r3, #15
 8002544:	4a0f      	ldr	r2, [pc, #60]	; (8002584 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002546:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800254a:	60bb      	str	r3, [r7, #8]
        break;
 800254c:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800254e:	f7ff fa71 	bl	8001a34 <LL_RCC_PLL_GetN>
 8002552:	4602      	mov	r2, r0
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	fb03 f402 	mul.w	r4, r3, r2
 800255a:	f7ff fa84 	bl	8001a66 <LL_RCC_PLL_GetDivider>
 800255e:	4603      	mov	r3, r0
 8002560:	091b      	lsrs	r3, r3, #4
 8002562:	3301      	adds	r3, #1
 8002564:	fbb4 f4f3 	udiv	r4, r4, r3
 8002568:	f7ff fa71 	bl	8001a4e <LL_RCC_PLL_GetR>
 800256c:	4603      	mov	r3, r0
 800256e:	0f5b      	lsrs	r3, r3, #29
 8002570:	3301      	adds	r3, #1
 8002572:	fbb4 f3f3 	udiv	r3, r4, r3
 8002576:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8002578:	68fb      	ldr	r3, [r7, #12]
}
 800257a:	4618      	mov	r0, r3
 800257c:	3714      	adds	r7, #20
 800257e:	46bd      	mov	sp, r7
 8002580:	bd90      	pop	{r4, r7, pc}
 8002582:	bf00      	nop
 8002584:	08005150 	.word	0x08005150
 8002588:	00f42400 	.word	0x00f42400
 800258c:	01e84800 	.word	0x01e84800

08002590 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002590:	b598      	push	{r3, r4, r7, lr}
 8002592:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8002594:	f7ff ff90 	bl	80024b8 <HAL_RCC_GetSysClockFreq>
 8002598:	4604      	mov	r4, r0
 800259a:	f7ff fa01 	bl	80019a0 <LL_RCC_GetAHBPrescaler>
 800259e:	4603      	mov	r3, r0
 80025a0:	091b      	lsrs	r3, r3, #4
 80025a2:	f003 030f 	and.w	r3, r3, #15
 80025a6:	4a03      	ldr	r2, [pc, #12]	; (80025b4 <HAL_RCC_GetHCLKFreq+0x24>)
 80025a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025ac:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	bd98      	pop	{r3, r4, r7, pc}
 80025b4:	08005110 	.word	0x08005110

080025b8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80025b8:	b590      	push	{r4, r7, lr}
 80025ba:	b085      	sub	sp, #20
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2bb0      	cmp	r3, #176	; 0xb0
 80025c4:	d903      	bls.n	80025ce <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 80025c6:	4b15      	ldr	r3, [pc, #84]	; (800261c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80025c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025ca:	60fb      	str	r3, [r7, #12]
 80025cc:	e007      	b.n	80025de <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	091b      	lsrs	r3, r3, #4
 80025d2:	f003 030f 	and.w	r3, r3, #15
 80025d6:	4a11      	ldr	r2, [pc, #68]	; (800261c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80025d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025dc:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80025de:	f7ff f9eb 	bl	80019b8 <LL_RCC_GetAHB4Prescaler>
 80025e2:	4603      	mov	r3, r0
 80025e4:	091b      	lsrs	r3, r3, #4
 80025e6:	f003 030f 	and.w	r3, r3, #15
 80025ea:	4a0d      	ldr	r2, [pc, #52]	; (8002620 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 80025ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025f0:	68fa      	ldr	r2, [r7, #12]
 80025f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80025f6:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	4a0a      	ldr	r2, [pc, #40]	; (8002624 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 80025fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002600:	0c9c      	lsrs	r4, r3, #18
 8002602:	f7fe ff39 	bl	8001478 <HAL_PWREx_GetVoltageRange>
 8002606:	4603      	mov	r3, r0
 8002608:	4619      	mov	r1, r3
 800260a:	4620      	mov	r0, r4
 800260c:	f000 f80c 	bl	8002628 <RCC_SetFlashLatency>
 8002610:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8002612:	4618      	mov	r0, r3
 8002614:	3714      	adds	r7, #20
 8002616:	46bd      	mov	sp, r7
 8002618:	bd90      	pop	{r4, r7, pc}
 800261a:	bf00      	nop
 800261c:	08005150 	.word	0x08005150
 8002620:	08005110 	.word	0x08005110
 8002624:	431bde83 	.word	0x431bde83

08002628 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8002628:	b590      	push	{r4, r7, lr}
 800262a:	b093      	sub	sp, #76	; 0x4c
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
 8002630:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8002632:	4b37      	ldr	r3, [pc, #220]	; (8002710 <RCC_SetFlashLatency+0xe8>)
 8002634:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8002638:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800263a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800263e:	4a35      	ldr	r2, [pc, #212]	; (8002714 <RCC_SetFlashLatency+0xec>)
 8002640:	f107 031c 	add.w	r3, r7, #28
 8002644:	ca07      	ldmia	r2, {r0, r1, r2}
 8002646:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800264a:	4b33      	ldr	r3, [pc, #204]	; (8002718 <RCC_SetFlashLatency+0xf0>)
 800264c:	f107 040c 	add.w	r4, r7, #12
 8002650:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002652:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8002656:	2300      	movs	r3, #0
 8002658:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002660:	d11a      	bne.n	8002698 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002662:	2300      	movs	r3, #0
 8002664:	643b      	str	r3, [r7, #64]	; 0x40
 8002666:	e013      	b.n	8002690 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8002668:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	3348      	adds	r3, #72	; 0x48
 800266e:	443b      	add	r3, r7
 8002670:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8002674:	687a      	ldr	r2, [r7, #4]
 8002676:	429a      	cmp	r2, r3
 8002678:	d807      	bhi.n	800268a <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800267a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800267c:	009b      	lsls	r3, r3, #2
 800267e:	3348      	adds	r3, #72	; 0x48
 8002680:	443b      	add	r3, r7
 8002682:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002686:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8002688:	e020      	b.n	80026cc <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800268a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800268c:	3301      	adds	r3, #1
 800268e:	643b      	str	r3, [r7, #64]	; 0x40
 8002690:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002692:	2b03      	cmp	r3, #3
 8002694:	d9e8      	bls.n	8002668 <RCC_SetFlashLatency+0x40>
 8002696:	e019      	b.n	80026cc <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002698:	2300      	movs	r3, #0
 800269a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800269c:	e013      	b.n	80026c6 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800269e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026a0:	009b      	lsls	r3, r3, #2
 80026a2:	3348      	adds	r3, #72	; 0x48
 80026a4:	443b      	add	r3, r7
 80026a6:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80026aa:	687a      	ldr	r2, [r7, #4]
 80026ac:	429a      	cmp	r2, r3
 80026ae:	d807      	bhi.n	80026c0 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80026b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	3348      	adds	r3, #72	; 0x48
 80026b6:	443b      	add	r3, r7
 80026b8:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80026bc:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 80026be:	e005      	b.n	80026cc <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80026c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026c2:	3301      	adds	r3, #1
 80026c4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80026c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026c8:	2b02      	cmp	r3, #2
 80026ca:	d9e8      	bls.n	800269e <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 80026cc:	4b13      	ldr	r3, [pc, #76]	; (800271c <RCC_SetFlashLatency+0xf4>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f023 0207 	bic.w	r2, r3, #7
 80026d4:	4911      	ldr	r1, [pc, #68]	; (800271c <RCC_SetFlashLatency+0xf4>)
 80026d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026d8:	4313      	orrs	r3, r2
 80026da:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80026dc:	f7fe faf0 	bl	8000cc0 <HAL_GetTick>
 80026e0:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80026e2:	e008      	b.n	80026f6 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80026e4:	f7fe faec 	bl	8000cc0 <HAL_GetTick>
 80026e8:	4602      	mov	r2, r0
 80026ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	2b02      	cmp	r3, #2
 80026f0:	d901      	bls.n	80026f6 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e007      	b.n	8002706 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80026f6:	4b09      	ldr	r3, [pc, #36]	; (800271c <RCC_SetFlashLatency+0xf4>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 0307 	and.w	r3, r3, #7
 80026fe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002700:	429a      	cmp	r2, r3
 8002702:	d1ef      	bne.n	80026e4 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8002704:	2300      	movs	r3, #0
}
 8002706:	4618      	mov	r0, r3
 8002708:	374c      	adds	r7, #76	; 0x4c
 800270a:	46bd      	mov	sp, r7
 800270c:	bd90      	pop	{r4, r7, pc}
 800270e:	bf00      	nop
 8002710:	080050e4 	.word	0x080050e4
 8002714:	080050f4 	.word	0x080050f4
 8002718:	08005100 	.word	0x08005100
 800271c:	58004000 	.word	0x58004000

08002720 <LL_RCC_LSE_IsEnabled>:
{
 8002720:	b480      	push	{r7}
 8002722:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8002724:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002728:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800272c:	f003 0301 	and.w	r3, r3, #1
 8002730:	2b01      	cmp	r3, #1
 8002732:	d101      	bne.n	8002738 <LL_RCC_LSE_IsEnabled+0x18>
 8002734:	2301      	movs	r3, #1
 8002736:	e000      	b.n	800273a <LL_RCC_LSE_IsEnabled+0x1a>
 8002738:	2300      	movs	r3, #0
}
 800273a:	4618      	mov	r0, r3
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr

08002744 <LL_RCC_LSE_IsReady>:
{
 8002744:	b480      	push	{r7}
 8002746:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002748:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800274c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002750:	f003 0302 	and.w	r3, r3, #2
 8002754:	2b02      	cmp	r3, #2
 8002756:	d101      	bne.n	800275c <LL_RCC_LSE_IsReady+0x18>
 8002758:	2301      	movs	r3, #1
 800275a:	e000      	b.n	800275e <LL_RCC_LSE_IsReady+0x1a>
 800275c:	2300      	movs	r3, #0
}
 800275e:	4618      	mov	r0, r3
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr

08002768 <LL_RCC_MSI_EnablePLLMode>:
{
 8002768:	b480      	push	{r7}
 800276a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 800276c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002776:	f043 0304 	orr.w	r3, r3, #4
 800277a:	6013      	str	r3, [r2, #0]
}
 800277c:	bf00      	nop
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr

08002786 <LL_RCC_SetRFWKPClockSource>:
{
 8002786:	b480      	push	{r7}
 8002788:	b083      	sub	sp, #12
 800278a:	af00      	add	r7, sp, #0
 800278c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800278e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002792:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002796:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800279a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4313      	orrs	r3, r2
 80027a2:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 80027a6:	bf00      	nop
 80027a8:	370c      	adds	r7, #12
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr

080027b2 <LL_RCC_SetSMPSClockSource>:
{
 80027b2:	b480      	push	{r7}
 80027b4:	b083      	sub	sp, #12
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 80027ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c0:	f023 0203 	bic.w	r2, r3, #3
 80027c4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	624b      	str	r3, [r1, #36]	; 0x24
}
 80027ce:	bf00      	nop
 80027d0:	370c      	adds	r7, #12
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr

080027da <LL_RCC_SetSMPSPrescaler>:
{
 80027da:	b480      	push	{r7}
 80027dc:	b083      	sub	sp, #12
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 80027e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80027ec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	624b      	str	r3, [r1, #36]	; 0x24
}
 80027f6:	bf00      	nop
 80027f8:	370c      	adds	r7, #12
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr

08002802 <LL_RCC_SetUSARTClockSource>:
{
 8002802:	b480      	push	{r7}
 8002804:	b083      	sub	sp, #12
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800280a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800280e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002812:	f023 0203 	bic.w	r2, r3, #3
 8002816:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4313      	orrs	r3, r2
 800281e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002822:	bf00      	nop
 8002824:	370c      	adds	r7, #12
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr

0800282e <LL_RCC_SetLPUARTClockSource>:
{
 800282e:	b480      	push	{r7}
 8002830:	b083      	sub	sp, #12
 8002832:	af00      	add	r7, sp, #0
 8002834:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8002836:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800283a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800283e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002842:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	4313      	orrs	r3, r2
 800284a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800284e:	bf00      	nop
 8002850:	370c      	adds	r7, #12
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr

0800285a <LL_RCC_SetI2CClockSource>:
{
 800285a:	b480      	push	{r7}
 800285c:	b083      	sub	sp, #12
 800285e:	af00      	add	r7, sp, #0
 8002860:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8002862:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002866:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	091b      	lsrs	r3, r3, #4
 800286e:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8002872:	43db      	mvns	r3, r3
 8002874:	401a      	ands	r2, r3
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	011b      	lsls	r3, r3, #4
 800287a:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800287e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002882:	4313      	orrs	r3, r2
 8002884:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002888:	bf00      	nop
 800288a:	370c      	adds	r7, #12
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr

08002894 <LL_RCC_SetLPTIMClockSource>:
{
 8002894:	b480      	push	{r7}
 8002896:	b083      	sub	sp, #12
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800289c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028a0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	0c1b      	lsrs	r3, r3, #16
 80028a8:	041b      	lsls	r3, r3, #16
 80028aa:	43db      	mvns	r3, r3
 80028ac:	401a      	ands	r2, r3
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	041b      	lsls	r3, r3, #16
 80028b2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80028b6:	4313      	orrs	r3, r2
 80028b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80028bc:	bf00      	nop
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr

080028c8 <LL_RCC_SetSAIClockSource>:
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 80028d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028d8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80028dc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	4313      	orrs	r3, r2
 80028e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80028e8:	bf00      	nop
 80028ea:	370c      	adds	r7, #12
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr

080028f4 <LL_RCC_SetRNGClockSource>:
{
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80028fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002900:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002904:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8002908:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	4313      	orrs	r3, r2
 8002910:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002914:	bf00      	nop
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr

08002920 <LL_RCC_SetCLK48ClockSource>:
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8002928:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800292c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002930:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002934:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	4313      	orrs	r3, r2
 800293c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002940:	bf00      	nop
 8002942:	370c      	adds	r7, #12
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr

0800294c <LL_RCC_SetUSBClockSource>:
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	f7ff ffe3 	bl	8002920 <LL_RCC_SetCLK48ClockSource>
}
 800295a:	bf00      	nop
 800295c:	3708      	adds	r7, #8
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}

08002962 <LL_RCC_SetADCClockSource>:
{
 8002962:	b480      	push	{r7}
 8002964:	b083      	sub	sp, #12
 8002966:	af00      	add	r7, sp, #0
 8002968:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800296a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800296e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002972:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002976:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	4313      	orrs	r3, r2
 800297e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002982:	bf00      	nop
 8002984:	370c      	adds	r7, #12
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr

0800298e <LL_RCC_SetRTCClockSource>:
{
 800298e:	b480      	push	{r7}
 8002990:	b083      	sub	sp, #12
 8002992:	af00      	add	r7, sp, #0
 8002994:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8002996:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800299a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800299e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80029a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	4313      	orrs	r3, r2
 80029aa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80029ae:	bf00      	nop
 80029b0:	370c      	adds	r7, #12
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr

080029ba <LL_RCC_GetRTCClockSource>:
{
 80029ba:	b480      	push	{r7}
 80029bc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80029be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	46bd      	mov	sp, r7
 80029ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d2:	4770      	bx	lr

080029d4 <LL_RCC_ForceBackupDomainReset>:
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80029d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029e0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80029e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80029ec:	bf00      	nop
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr

080029f6 <LL_RCC_ReleaseBackupDomainReset>:
{
 80029f6:	b480      	push	{r7}
 80029f8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80029fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a02:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a0a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002a0e:	bf00      	nop
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr

08002a18 <LL_RCC_PLLSAI1_Enable>:
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002a1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a26:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002a2a:	6013      	str	r3, [r2, #0]
}
 8002a2c:	bf00      	nop
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr

08002a36 <LL_RCC_PLLSAI1_Disable>:
{
 8002a36:	b480      	push	{r7}
 8002a38:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002a3a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a44:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002a48:	6013      	str	r3, [r2, #0]
}
 8002a4a:	bf00      	nop
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr

08002a54 <LL_RCC_PLLSAI1_IsReady>:
{
 8002a54:	b480      	push	{r7}
 8002a56:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8002a58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002a62:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a66:	d101      	bne.n	8002a6c <LL_RCC_PLLSAI1_IsReady+0x18>
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e000      	b.n	8002a6e <LL_RCC_PLLSAI1_IsReady+0x1a>
 8002a6c:	2300      	movs	r3, #0
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr

08002a78 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b088      	sub	sp, #32
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8002a80:	2300      	movs	r3, #0
 8002a82:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8002a84:	2300      	movs	r3, #0
 8002a86:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d034      	beq.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a98:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002a9c:	d021      	beq.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8002a9e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002aa2:	d81b      	bhi.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002aa4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002aa8:	d01d      	beq.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8002aaa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002aae:	d815      	bhi.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d00b      	beq.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0x54>
 8002ab4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ab8:	d110      	bne.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8002aba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002abe:	68db      	ldr	r3, [r3, #12]
 8002ac0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002ac4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ac8:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8002aca:	e00d      	b.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	3304      	adds	r3, #4
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f000 f94d 	bl	8002d70 <RCCEx_PLLSAI1_ConfigNP>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8002ada:	e005      	b.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	77fb      	strb	r3, [r7, #31]
        break;
 8002ae0:	e002      	b.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8002ae2:	bf00      	nop
 8002ae4:	e000      	b.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8002ae6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ae8:	7ffb      	ldrb	r3, [r7, #31]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d105      	bne.n	8002afa <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af2:	4618      	mov	r0, r3
 8002af4:	f7ff fee8 	bl	80028c8 <LL_RCC_SetSAIClockSource>
 8002af8:	e001      	b.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002afa:	7ffb      	ldrb	r3, [r7, #31]
 8002afc:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d046      	beq.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8002b0a:	f7ff ff56 	bl	80029ba <LL_RCC_GetRTCClockSource>
 8002b0e:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b14:	69ba      	ldr	r2, [r7, #24]
 8002b16:	429a      	cmp	r2, r3
 8002b18:	d03c      	beq.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002b1a:	f7fe fc9d 	bl	8001458 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8002b1e:	69bb      	ldr	r3, [r7, #24]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d105      	bne.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f7ff ff30 	bl	800298e <LL_RCC_SetRTCClockSource>
 8002b2e:	e02e      	b.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8002b30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b38:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8002b3a:	f7ff ff4b 	bl	80029d4 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8002b3e:	f7ff ff5a 	bl	80029f6 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8002b50:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8002b5a:	f7ff fde1 	bl	8002720 <LL_RCC_LSE_IsEnabled>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	d114      	bne.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002b64:	f7fe f8ac 	bl	8000cc0 <HAL_GetTick>
 8002b68:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8002b6a:	e00b      	b.n	8002b84 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b6c:	f7fe f8a8 	bl	8000cc0 <HAL_GetTick>
 8002b70:	4602      	mov	r2, r0
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d902      	bls.n	8002b84 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8002b7e:	2303      	movs	r3, #3
 8002b80:	77fb      	strb	r3, [r7, #31]
              break;
 8002b82:	e004      	b.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8002b84:	f7ff fdde 	bl	8002744 <LL_RCC_LSE_IsReady>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d1ee      	bne.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8002b8e:	7ffb      	ldrb	r3, [r7, #31]
 8002b90:	77bb      	strb	r3, [r7, #30]
 8002b92:	e001      	b.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b94:	7ffb      	ldrb	r3, [r7, #31]
 8002b96:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 0301 	and.w	r3, r3, #1
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d004      	beq.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	699b      	ldr	r3, [r3, #24]
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f7ff fe2a 	bl	8002802 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 0302 	and.w	r3, r3, #2
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d004      	beq.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	69db      	ldr	r3, [r3, #28]
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f7ff fe35 	bl	800282e <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0310 	and.w	r3, r3, #16
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d004      	beq.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f7ff fe5d 	bl	8002894 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 0320 	and.w	r3, r3, #32
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d004      	beq.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7ff fe52 	bl	8002894 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f003 0304 	and.w	r3, r3, #4
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d004      	beq.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6a1b      	ldr	r3, [r3, #32]
 8002c00:	4618      	mov	r0, r3
 8002c02:	f7ff fe2a 	bl	800285a <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 0308 	and.w	r3, r3, #8
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d004      	beq.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7ff fe1f 	bl	800285a <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d022      	beq.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7ff fe8d 	bl	800294c <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c36:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002c3a:	d107      	bne.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8002c3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c40:	68db      	ldr	r3, [r3, #12]
 8002c42:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002c46:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c4a:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c50:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002c54:	d10b      	bne.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	3304      	adds	r3, #4
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f000 f8e3 	bl	8002e26 <RCCEx_PLLSAI1_ConfigNQ>
 8002c60:	4603      	mov	r3, r0
 8002c62:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8002c64:	7ffb      	ldrb	r3, [r7, #31]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d001      	beq.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8002c6a:	7ffb      	ldrb	r3, [r7, #31]
 8002c6c:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d02b      	beq.n	8002cd2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c82:	d008      	beq.n	8002c96 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c88:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002c8c:	d003      	beq.n	8002c96 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d105      	bne.n	8002ca2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f7ff fe2a 	bl	80028f4 <LL_RCC_SetRNGClockSource>
 8002ca0:	e00a      	b.n	8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x240>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ca6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002caa:	60fb      	str	r3, [r7, #12]
 8002cac:	2000      	movs	r0, #0
 8002cae:	f7ff fe21 	bl	80028f4 <LL_RCC_SetRNGClockSource>
 8002cb2:	68f8      	ldr	r0, [r7, #12]
 8002cb4:	f7ff fe34 	bl	8002920 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cbc:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8002cc0:	d107      	bne.n	8002cd2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8002cc2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cc6:	68db      	ldr	r3, [r3, #12]
 8002cc8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002ccc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cd0:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d022      	beq.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f7ff fe3d 	bl	8002962 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002cf0:	d107      	bne.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002cf2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cf6:	68db      	ldr	r3, [r3, #12]
 8002cf8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002cfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d00:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d06:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002d0a:	d10b      	bne.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	3304      	adds	r3, #4
 8002d10:	4618      	mov	r0, r3
 8002d12:	f000 f8e3 	bl	8002edc <RCCEx_PLLSAI1_ConfigNR>
 8002d16:	4603      	mov	r3, r0
 8002d18:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8002d1a:	7ffb      	ldrb	r3, [r7, #31]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d001      	beq.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8002d20:	7ffb      	ldrb	r3, [r7, #31]
 8002d22:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d004      	beq.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d34:	4618      	mov	r0, r3
 8002d36:	f7ff fd26 	bl	8002786 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d009      	beq.n	8002d5a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f7ff fd45 	bl	80027da <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7ff fd2c 	bl	80027b2 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8002d5a:	7fbb      	ldrb	r3, [r7, #30]
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	3720      	adds	r7, #32
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}

08002d64 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with @ref HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	af00      	add	r7, sp, #0
  LL_RCC_MSI_EnablePLLMode() ;
 8002d68:	f7ff fcfe 	bl	8002768 <LL_RCC_MSI_EnablePLLMode>
}
 8002d6c:	bf00      	nop
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b084      	sub	sp, #16
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8002d7c:	f7ff fe5b 	bl	8002a36 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002d80:	f7fd ff9e 	bl	8000cc0 <HAL_GetTick>
 8002d84:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8002d86:	e009      	b.n	8002d9c <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002d88:	f7fd ff9a 	bl	8000cc0 <HAL_GetTick>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	2b02      	cmp	r3, #2
 8002d94:	d902      	bls.n	8002d9c <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8002d96:	2303      	movs	r3, #3
 8002d98:	73fb      	strb	r3, [r7, #15]
      break;
 8002d9a:	e004      	b.n	8002da6 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8002d9c:	f7ff fe5a 	bl	8002a54 <LL_RCC_PLLSAI1_IsReady>
 8002da0:	4603      	mov	r3, r0
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d1f0      	bne.n	8002d88 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8002da6:	7bfb      	ldrb	r3, [r7, #15]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d137      	bne.n	8002e1c <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8002dac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002db0:	691b      	ldr	r3, [r3, #16]
 8002db2:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	021b      	lsls	r3, r3, #8
 8002dbc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8002dc4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002dc8:	691b      	ldr	r3, [r3, #16]
 8002dca:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8002dda:	f7ff fe1d 	bl	8002a18 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002dde:	f7fd ff6f 	bl	8000cc0 <HAL_GetTick>
 8002de2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8002de4:	e009      	b.n	8002dfa <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002de6:	f7fd ff6b 	bl	8000cc0 <HAL_GetTick>
 8002dea:	4602      	mov	r2, r0
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	2b02      	cmp	r3, #2
 8002df2:	d902      	bls.n	8002dfa <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8002df4:	2303      	movs	r3, #3
 8002df6:	73fb      	strb	r3, [r7, #15]
        break;
 8002df8:	e004      	b.n	8002e04 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8002dfa:	f7ff fe2b 	bl	8002a54 <LL_RCC_PLLSAI1_IsReady>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d1f0      	bne.n	8002de6 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8002e04:	7bfb      	ldrb	r3, [r7, #15]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d108      	bne.n	8002e1c <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8002e0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e0e:	691a      	ldr	r2, [r3, #16]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	691b      	ldr	r3, [r3, #16]
 8002e14:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8002e1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3710      	adds	r7, #16
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}

08002e26 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8002e26:	b580      	push	{r7, lr}
 8002e28:	b084      	sub	sp, #16
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8002e32:	f7ff fe00 	bl	8002a36 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002e36:	f7fd ff43 	bl	8000cc0 <HAL_GetTick>
 8002e3a:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8002e3c:	e009      	b.n	8002e52 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002e3e:	f7fd ff3f 	bl	8000cc0 <HAL_GetTick>
 8002e42:	4602      	mov	r2, r0
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d902      	bls.n	8002e52 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	73fb      	strb	r3, [r7, #15]
      break;
 8002e50:	e004      	b.n	8002e5c <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8002e52:	f7ff fdff 	bl	8002a54 <LL_RCC_PLLSAI1_IsReady>
 8002e56:	4603      	mov	r3, r0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d1f0      	bne.n	8002e3e <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8002e5c:	7bfb      	ldrb	r3, [r7, #15]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d137      	bne.n	8002ed2 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8002e62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e66:	691b      	ldr	r3, [r3, #16]
 8002e68:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	021b      	lsls	r3, r3, #8
 8002e72:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e76:	4313      	orrs	r3, r2
 8002e78:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8002e7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e7e:	691b      	ldr	r3, [r3, #16]
 8002e80:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8002e90:	f7ff fdc2 	bl	8002a18 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e94:	f7fd ff14 	bl	8000cc0 <HAL_GetTick>
 8002e98:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8002e9a:	e009      	b.n	8002eb0 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002e9c:	f7fd ff10 	bl	8000cc0 <HAL_GetTick>
 8002ea0:	4602      	mov	r2, r0
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	1ad3      	subs	r3, r2, r3
 8002ea6:	2b02      	cmp	r3, #2
 8002ea8:	d902      	bls.n	8002eb0 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8002eaa:	2303      	movs	r3, #3
 8002eac:	73fb      	strb	r3, [r7, #15]
        break;
 8002eae:	e004      	b.n	8002eba <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8002eb0:	f7ff fdd0 	bl	8002a54 <LL_RCC_PLLSAI1_IsReady>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d1f0      	bne.n	8002e9c <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8002eba:	7bfb      	ldrb	r3, [r7, #15]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d108      	bne.n	8002ed2 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8002ec0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ec4:	691a      	ldr	r2, [r3, #16]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	691b      	ldr	r3, [r3, #16]
 8002eca:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8002ed2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3710      	adds	r7, #16
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}

08002edc <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8002ee8:	f7ff fda5 	bl	8002a36 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002eec:	f7fd fee8 	bl	8000cc0 <HAL_GetTick>
 8002ef0:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8002ef2:	e009      	b.n	8002f08 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002ef4:	f7fd fee4 	bl	8000cc0 <HAL_GetTick>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	2b02      	cmp	r3, #2
 8002f00:	d902      	bls.n	8002f08 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	73fb      	strb	r3, [r7, #15]
      break;
 8002f06:	e004      	b.n	8002f12 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8002f08:	f7ff fda4 	bl	8002a54 <LL_RCC_PLLSAI1_IsReady>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d1f0      	bne.n	8002ef4 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8002f12:	7bfb      	ldrb	r3, [r7, #15]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d137      	bne.n	8002f88 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8002f18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f1c:	691b      	ldr	r3, [r3, #16]
 8002f1e:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	021b      	lsls	r3, r3, #8
 8002f28:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8002f30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f34:	691b      	ldr	r3, [r3, #16]
 8002f36:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	68db      	ldr	r3, [r3, #12]
 8002f3e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002f42:	4313      	orrs	r3, r2
 8002f44:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8002f46:	f7ff fd67 	bl	8002a18 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f4a:	f7fd feb9 	bl	8000cc0 <HAL_GetTick>
 8002f4e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8002f50:	e009      	b.n	8002f66 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002f52:	f7fd feb5 	bl	8000cc0 <HAL_GetTick>
 8002f56:	4602      	mov	r2, r0
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	1ad3      	subs	r3, r2, r3
 8002f5c:	2b02      	cmp	r3, #2
 8002f5e:	d902      	bls.n	8002f66 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8002f60:	2303      	movs	r3, #3
 8002f62:	73fb      	strb	r3, [r7, #15]
        break;
 8002f64:	e004      	b.n	8002f70 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8002f66:	f7ff fd75 	bl	8002a54 <LL_RCC_PLLSAI1_IsReady>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	d1f0      	bne.n	8002f52 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8002f70:	7bfb      	ldrb	r3, [r7, #15]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d108      	bne.n	8002f88 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8002f76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f7a:	691a      	ldr	r2, [r3, #16]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	691b      	ldr	r3, [r3, #16]
 8002f80:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002f84:	4313      	orrs	r3, r2
 8002f86:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8002f88:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	3710      	adds	r7, #16
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}

08002f92 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002f92:	b580      	push	{r7, lr}
 8002f94:	b084      	sub	sp, #16
 8002f96:	af00      	add	r7, sp, #0
 8002f98:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d101      	bne.n	8002fa4 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e095      	b.n	80030d0 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d108      	bne.n	8002fbe <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002fb4:	d009      	beq.n	8002fca <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	61da      	str	r2, [r3, #28]
 8002fbc:	e005      	b.n	8002fca <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d106      	bne.n	8002fea <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002fe4:	6878      	ldr	r0, [r7, #4]
 8002fe6:	f7fd fc07 	bl	80007f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2202      	movs	r2, #2
 8002fee:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	681a      	ldr	r2, [r3, #0]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003000:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800300a:	d902      	bls.n	8003012 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800300c:	2300      	movs	r3, #0
 800300e:	60fb      	str	r3, [r7, #12]
 8003010:	e002      	b.n	8003018 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003012:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003016:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003020:	d007      	beq.n	8003032 <HAL_SPI_Init+0xa0>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	68db      	ldr	r3, [r3, #12]
 8003026:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800302a:	d002      	beq.n	8003032 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2200      	movs	r2, #0
 8003030:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003042:	431a      	orrs	r2, r3
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	691b      	ldr	r3, [r3, #16]
 8003048:	f003 0302 	and.w	r3, r3, #2
 800304c:	431a      	orrs	r2, r3
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	695b      	ldr	r3, [r3, #20]
 8003052:	f003 0301 	and.w	r3, r3, #1
 8003056:	431a      	orrs	r2, r3
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	699b      	ldr	r3, [r3, #24]
 800305c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003060:	431a      	orrs	r2, r3
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	69db      	ldr	r3, [r3, #28]
 8003066:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800306a:	431a      	orrs	r2, r3
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6a1b      	ldr	r3, [r3, #32]
 8003070:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003074:	ea42 0103 	orr.w	r1, r2, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800307c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	430a      	orrs	r2, r1
 8003086:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	699b      	ldr	r3, [r3, #24]
 800308c:	0c1b      	lsrs	r3, r3, #16
 800308e:	f003 0204 	and.w	r2, r3, #4
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003096:	f003 0310 	and.w	r3, r3, #16
 800309a:	431a      	orrs	r2, r3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030a0:	f003 0308 	and.w	r3, r3, #8
 80030a4:	431a      	orrs	r2, r3
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	68db      	ldr	r3, [r3, #12]
 80030aa:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80030ae:	ea42 0103 	orr.w	r1, r2, r3
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	430a      	orrs	r2, r1
 80030be:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2200      	movs	r2, #0
 80030c4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2201      	movs	r2, #1
 80030ca:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80030ce:	2300      	movs	r3, #0
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	3710      	adds	r7, #16
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}

080030d8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b088      	sub	sp, #32
 80030dc:	af02      	add	r7, sp, #8
 80030de:	60f8      	str	r0, [r7, #12]
 80030e0:	60b9      	str	r1, [r7, #8]
 80030e2:	603b      	str	r3, [r7, #0]
 80030e4:	4613      	mov	r3, r2
 80030e6:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80030e8:	2300      	movs	r3, #0
 80030ea:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80030f4:	d112      	bne.n	800311c <HAL_SPI_Receive+0x44>
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d10e      	bne.n	800311c <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2204      	movs	r2, #4
 8003102:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003106:	88fa      	ldrh	r2, [r7, #6]
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	9300      	str	r3, [sp, #0]
 800310c:	4613      	mov	r3, r2
 800310e:	68ba      	ldr	r2, [r7, #8]
 8003110:	68b9      	ldr	r1, [r7, #8]
 8003112:	68f8      	ldr	r0, [r7, #12]
 8003114:	f000 f910 	bl	8003338 <HAL_SPI_TransmitReceive>
 8003118:	4603      	mov	r3, r0
 800311a:	e109      	b.n	8003330 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003122:	2b01      	cmp	r3, #1
 8003124:	d101      	bne.n	800312a <HAL_SPI_Receive+0x52>
 8003126:	2302      	movs	r3, #2
 8003128:	e102      	b.n	8003330 <HAL_SPI_Receive+0x258>
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2201      	movs	r2, #1
 800312e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003132:	f7fd fdc5 	bl	8000cc0 <HAL_GetTick>
 8003136:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800313e:	b2db      	uxtb	r3, r3
 8003140:	2b01      	cmp	r3, #1
 8003142:	d002      	beq.n	800314a <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8003144:	2302      	movs	r3, #2
 8003146:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003148:	e0e9      	b.n	800331e <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d002      	beq.n	8003156 <HAL_SPI_Receive+0x7e>
 8003150:	88fb      	ldrh	r3, [r7, #6]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d102      	bne.n	800315c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	75fb      	strb	r3, [r7, #23]
    goto error;
 800315a:	e0e0      	b.n	800331e <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2204      	movs	r2, #4
 8003160:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2200      	movs	r2, #0
 8003168:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	68ba      	ldr	r2, [r7, #8]
 800316e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	88fa      	ldrh	r2, [r7, #6]
 8003174:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	88fa      	ldrh	r2, [r7, #6]
 800317c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2200      	movs	r2, #0
 8003184:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2200      	movs	r2, #0
 800318a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2200      	movs	r2, #0
 8003190:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2200      	movs	r2, #0
 8003196:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2200      	movs	r2, #0
 800319c:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	68db      	ldr	r3, [r3, #12]
 80031a2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80031a6:	d908      	bls.n	80031ba <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	685a      	ldr	r2, [r3, #4]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80031b6:	605a      	str	r2, [r3, #4]
 80031b8:	e007      	b.n	80031ca <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	685a      	ldr	r2, [r3, #4]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80031c8:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80031d2:	d10f      	bne.n	80031f4 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80031e2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80031f2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031fe:	2b40      	cmp	r3, #64	; 0x40
 8003200:	d007      	beq.n	8003212 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003210:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	68db      	ldr	r3, [r3, #12]
 8003216:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800321a:	d867      	bhi.n	80032ec <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800321c:	e030      	b.n	8003280 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	f003 0301 	and.w	r3, r3, #1
 8003228:	2b01      	cmp	r3, #1
 800322a:	d117      	bne.n	800325c <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f103 020c 	add.w	r2, r3, #12
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003238:	7812      	ldrb	r2, [r2, #0]
 800323a:	b2d2      	uxtb	r2, r2
 800323c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003242:	1c5a      	adds	r2, r3, #1
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800324e:	b29b      	uxth	r3, r3
 8003250:	3b01      	subs	r3, #1
 8003252:	b29a      	uxth	r2, r3
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800325a:	e011      	b.n	8003280 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800325c:	f7fd fd30 	bl	8000cc0 <HAL_GetTick>
 8003260:	4602      	mov	r2, r0
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	1ad3      	subs	r3, r2, r3
 8003266:	683a      	ldr	r2, [r7, #0]
 8003268:	429a      	cmp	r2, r3
 800326a:	d803      	bhi.n	8003274 <HAL_SPI_Receive+0x19c>
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003272:	d102      	bne.n	800327a <HAL_SPI_Receive+0x1a2>
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d102      	bne.n	8003280 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800327e:	e04e      	b.n	800331e <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003286:	b29b      	uxth	r3, r3
 8003288:	2b00      	cmp	r3, #0
 800328a:	d1c8      	bne.n	800321e <HAL_SPI_Receive+0x146>
 800328c:	e034      	b.n	80032f8 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	f003 0301 	and.w	r3, r3, #1
 8003298:	2b01      	cmp	r3, #1
 800329a:	d115      	bne.n	80032c8 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	68da      	ldr	r2, [r3, #12]
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a6:	b292      	uxth	r2, r2
 80032a8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ae:	1c9a      	adds	r2, r3, #2
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80032ba:	b29b      	uxth	r3, r3
 80032bc:	3b01      	subs	r3, #1
 80032be:	b29a      	uxth	r2, r3
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80032c6:	e011      	b.n	80032ec <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80032c8:	f7fd fcfa 	bl	8000cc0 <HAL_GetTick>
 80032cc:	4602      	mov	r2, r0
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	1ad3      	subs	r3, r2, r3
 80032d2:	683a      	ldr	r2, [r7, #0]
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d803      	bhi.n	80032e0 <HAL_SPI_Receive+0x208>
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80032de:	d102      	bne.n	80032e6 <HAL_SPI_Receive+0x20e>
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d102      	bne.n	80032ec <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 80032e6:	2303      	movs	r3, #3
 80032e8:	75fb      	strb	r3, [r7, #23]
          goto error;
 80032ea:	e018      	b.n	800331e <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d1ca      	bne.n	800328e <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80032f8:	693a      	ldr	r2, [r7, #16]
 80032fa:	6839      	ldr	r1, [r7, #0]
 80032fc:	68f8      	ldr	r0, [r7, #12]
 80032fe:	f000 fb4d 	bl	800399c <SPI_EndRxTransaction>
 8003302:	4603      	mov	r3, r0
 8003304:	2b00      	cmp	r3, #0
 8003306:	d002      	beq.n	800330e <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	2220      	movs	r2, #32
 800330c:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003312:	2b00      	cmp	r3, #0
 8003314:	d002      	beq.n	800331c <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	75fb      	strb	r3, [r7, #23]
 800331a:	e000      	b.n	800331e <HAL_SPI_Receive+0x246>
  }

error :
 800331c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2201      	movs	r2, #1
 8003322:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2200      	movs	r2, #0
 800332a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800332e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003330:	4618      	mov	r0, r3
 8003332:	3718      	adds	r7, #24
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}

08003338 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b08a      	sub	sp, #40	; 0x28
 800333c:	af00      	add	r7, sp, #0
 800333e:	60f8      	str	r0, [r7, #12]
 8003340:	60b9      	str	r1, [r7, #8]
 8003342:	607a      	str	r2, [r7, #4]
 8003344:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003346:	2301      	movs	r3, #1
 8003348:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800334a:	2300      	movs	r3, #0
 800334c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003356:	2b01      	cmp	r3, #1
 8003358:	d101      	bne.n	800335e <HAL_SPI_TransmitReceive+0x26>
 800335a:	2302      	movs	r3, #2
 800335c:	e1fb      	b.n	8003756 <HAL_SPI_TransmitReceive+0x41e>
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2201      	movs	r2, #1
 8003362:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003366:	f7fd fcab 	bl	8000cc0 <HAL_GetTick>
 800336a:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003372:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800337a:	887b      	ldrh	r3, [r7, #2]
 800337c:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800337e:	887b      	ldrh	r3, [r7, #2]
 8003380:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003382:	7efb      	ldrb	r3, [r7, #27]
 8003384:	2b01      	cmp	r3, #1
 8003386:	d00e      	beq.n	80033a6 <HAL_SPI_TransmitReceive+0x6e>
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800338e:	d106      	bne.n	800339e <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d102      	bne.n	800339e <HAL_SPI_TransmitReceive+0x66>
 8003398:	7efb      	ldrb	r3, [r7, #27]
 800339a:	2b04      	cmp	r3, #4
 800339c:	d003      	beq.n	80033a6 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800339e:	2302      	movs	r3, #2
 80033a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80033a4:	e1cd      	b.n	8003742 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d005      	beq.n	80033b8 <HAL_SPI_TransmitReceive+0x80>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d002      	beq.n	80033b8 <HAL_SPI_TransmitReceive+0x80>
 80033b2:	887b      	ldrh	r3, [r7, #2]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d103      	bne.n	80033c0 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80033be:	e1c0      	b.n	8003742 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80033c6:	b2db      	uxtb	r3, r3
 80033c8:	2b04      	cmp	r3, #4
 80033ca:	d003      	beq.n	80033d4 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2205      	movs	r2, #5
 80033d0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	2200      	movs	r2, #0
 80033d8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	687a      	ldr	r2, [r7, #4]
 80033de:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	887a      	ldrh	r2, [r7, #2]
 80033e4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	887a      	ldrh	r2, [r7, #2]
 80033ec:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	68ba      	ldr	r2, [r7, #8]
 80033f4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	887a      	ldrh	r2, [r7, #2]
 80033fa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	887a      	ldrh	r2, [r7, #2]
 8003400:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	2200      	movs	r2, #0
 8003406:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2200      	movs	r2, #0
 800340c:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	68db      	ldr	r3, [r3, #12]
 8003412:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003416:	d802      	bhi.n	800341e <HAL_SPI_TransmitReceive+0xe6>
 8003418:	8a3b      	ldrh	r3, [r7, #16]
 800341a:	2b01      	cmp	r3, #1
 800341c:	d908      	bls.n	8003430 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	685a      	ldr	r2, [r3, #4]
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800342c:	605a      	str	r2, [r3, #4]
 800342e:	e007      	b.n	8003440 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	685a      	ldr	r2, [r3, #4]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800343e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800344a:	2b40      	cmp	r3, #64	; 0x40
 800344c:	d007      	beq.n	800345e <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800345c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	68db      	ldr	r3, [r3, #12]
 8003462:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003466:	d97c      	bls.n	8003562 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d002      	beq.n	8003476 <HAL_SPI_TransmitReceive+0x13e>
 8003470:	8a7b      	ldrh	r3, [r7, #18]
 8003472:	2b01      	cmp	r3, #1
 8003474:	d169      	bne.n	800354a <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800347a:	881a      	ldrh	r2, [r3, #0]
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003486:	1c9a      	adds	r2, r3, #2
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003490:	b29b      	uxth	r3, r3
 8003492:	3b01      	subs	r3, #1
 8003494:	b29a      	uxth	r2, r3
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800349a:	e056      	b.n	800354a <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	f003 0302 	and.w	r3, r3, #2
 80034a6:	2b02      	cmp	r3, #2
 80034a8:	d11b      	bne.n	80034e2 <HAL_SPI_TransmitReceive+0x1aa>
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d016      	beq.n	80034e2 <HAL_SPI_TransmitReceive+0x1aa>
 80034b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d113      	bne.n	80034e2 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034be:	881a      	ldrh	r2, [r3, #0]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034ca:	1c9a      	adds	r2, r3, #2
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034d4:	b29b      	uxth	r3, r3
 80034d6:	3b01      	subs	r3, #1
 80034d8:	b29a      	uxth	r2, r3
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80034de:	2300      	movs	r3, #0
 80034e0:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	f003 0301 	and.w	r3, r3, #1
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d11c      	bne.n	800352a <HAL_SPI_TransmitReceive+0x1f2>
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d016      	beq.n	800352a <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	68da      	ldr	r2, [r3, #12]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003506:	b292      	uxth	r2, r2
 8003508:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350e:	1c9a      	adds	r2, r3, #2
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800351a:	b29b      	uxth	r3, r3
 800351c:	3b01      	subs	r3, #1
 800351e:	b29a      	uxth	r2, r3
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003526:	2301      	movs	r3, #1
 8003528:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800352a:	f7fd fbc9 	bl	8000cc0 <HAL_GetTick>
 800352e:	4602      	mov	r2, r0
 8003530:	69fb      	ldr	r3, [r7, #28]
 8003532:	1ad3      	subs	r3, r2, r3
 8003534:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003536:	429a      	cmp	r2, r3
 8003538:	d807      	bhi.n	800354a <HAL_SPI_TransmitReceive+0x212>
 800353a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800353c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003540:	d003      	beq.n	800354a <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8003542:	2303      	movs	r3, #3
 8003544:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003548:	e0fb      	b.n	8003742 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800354e:	b29b      	uxth	r3, r3
 8003550:	2b00      	cmp	r3, #0
 8003552:	d1a3      	bne.n	800349c <HAL_SPI_TransmitReceive+0x164>
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800355a:	b29b      	uxth	r3, r3
 800355c:	2b00      	cmp	r3, #0
 800355e:	d19d      	bne.n	800349c <HAL_SPI_TransmitReceive+0x164>
 8003560:	e0df      	b.n	8003722 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d003      	beq.n	8003572 <HAL_SPI_TransmitReceive+0x23a>
 800356a:	8a7b      	ldrh	r3, [r7, #18]
 800356c:	2b01      	cmp	r3, #1
 800356e:	f040 80cb 	bne.w	8003708 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003576:	b29b      	uxth	r3, r3
 8003578:	2b01      	cmp	r3, #1
 800357a:	d912      	bls.n	80035a2 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003580:	881a      	ldrh	r2, [r3, #0]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800358c:	1c9a      	adds	r2, r3, #2
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003596:	b29b      	uxth	r3, r3
 8003598:	3b02      	subs	r3, #2
 800359a:	b29a      	uxth	r2, r3
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	87da      	strh	r2, [r3, #62]	; 0x3e
 80035a0:	e0b2      	b.n	8003708 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	330c      	adds	r3, #12
 80035ac:	7812      	ldrb	r2, [r2, #0]
 80035ae:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035b4:	1c5a      	adds	r2, r3, #1
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035be:	b29b      	uxth	r3, r3
 80035c0:	3b01      	subs	r3, #1
 80035c2:	b29a      	uxth	r2, r3
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80035c8:	e09e      	b.n	8003708 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	f003 0302 	and.w	r3, r3, #2
 80035d4:	2b02      	cmp	r3, #2
 80035d6:	d134      	bne.n	8003642 <HAL_SPI_TransmitReceive+0x30a>
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035dc:	b29b      	uxth	r3, r3
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d02f      	beq.n	8003642 <HAL_SPI_TransmitReceive+0x30a>
 80035e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d12c      	bne.n	8003642 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035ec:	b29b      	uxth	r3, r3
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d912      	bls.n	8003618 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035f6:	881a      	ldrh	r2, [r3, #0]
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003602:	1c9a      	adds	r2, r3, #2
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800360c:	b29b      	uxth	r3, r3
 800360e:	3b02      	subs	r3, #2
 8003610:	b29a      	uxth	r2, r3
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003616:	e012      	b.n	800363e <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	330c      	adds	r3, #12
 8003622:	7812      	ldrb	r2, [r2, #0]
 8003624:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800362a:	1c5a      	adds	r2, r3, #1
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003634:	b29b      	uxth	r3, r3
 8003636:	3b01      	subs	r3, #1
 8003638:	b29a      	uxth	r2, r3
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800363e:	2300      	movs	r3, #0
 8003640:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	689b      	ldr	r3, [r3, #8]
 8003648:	f003 0301 	and.w	r3, r3, #1
 800364c:	2b01      	cmp	r3, #1
 800364e:	d148      	bne.n	80036e2 <HAL_SPI_TransmitReceive+0x3aa>
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003656:	b29b      	uxth	r3, r3
 8003658:	2b00      	cmp	r3, #0
 800365a:	d042      	beq.n	80036e2 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003662:	b29b      	uxth	r3, r3
 8003664:	2b01      	cmp	r3, #1
 8003666:	d923      	bls.n	80036b0 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	68da      	ldr	r2, [r3, #12]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003672:	b292      	uxth	r2, r2
 8003674:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367a:	1c9a      	adds	r2, r3, #2
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003686:	b29b      	uxth	r3, r3
 8003688:	3b02      	subs	r3, #2
 800368a:	b29a      	uxth	r2, r3
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003698:	b29b      	uxth	r3, r3
 800369a:	2b01      	cmp	r3, #1
 800369c:	d81f      	bhi.n	80036de <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	685a      	ldr	r2, [r3, #4]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80036ac:	605a      	str	r2, [r3, #4]
 80036ae:	e016      	b.n	80036de <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f103 020c 	add.w	r2, r3, #12
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036bc:	7812      	ldrb	r2, [r2, #0]
 80036be:	b2d2      	uxtb	r2, r2
 80036c0:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c6:	1c5a      	adds	r2, r3, #1
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80036d2:	b29b      	uxth	r3, r3
 80036d4:	3b01      	subs	r3, #1
 80036d6:	b29a      	uxth	r2, r3
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80036de:	2301      	movs	r3, #1
 80036e0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80036e2:	f7fd faed 	bl	8000cc0 <HAL_GetTick>
 80036e6:	4602      	mov	r2, r0
 80036e8:	69fb      	ldr	r3, [r7, #28]
 80036ea:	1ad3      	subs	r3, r2, r3
 80036ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80036ee:	429a      	cmp	r2, r3
 80036f0:	d803      	bhi.n	80036fa <HAL_SPI_TransmitReceive+0x3c2>
 80036f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80036f8:	d102      	bne.n	8003700 <HAL_SPI_TransmitReceive+0x3c8>
 80036fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d103      	bne.n	8003708 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8003700:	2303      	movs	r3, #3
 8003702:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003706:	e01c      	b.n	8003742 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800370c:	b29b      	uxth	r3, r3
 800370e:	2b00      	cmp	r3, #0
 8003710:	f47f af5b 	bne.w	80035ca <HAL_SPI_TransmitReceive+0x292>
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800371a:	b29b      	uxth	r3, r3
 800371c:	2b00      	cmp	r3, #0
 800371e:	f47f af54 	bne.w	80035ca <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003722:	69fa      	ldr	r2, [r7, #28]
 8003724:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003726:	68f8      	ldr	r0, [r7, #12]
 8003728:	f000 f990 	bl	8003a4c <SPI_EndRxTxTransaction>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d006      	beq.n	8003740 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2220      	movs	r2, #32
 800373c:	661a      	str	r2, [r3, #96]	; 0x60
 800373e:	e000      	b.n	8003742 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8003740:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2201      	movs	r2, #1
 8003746:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2200      	movs	r2, #0
 800374e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003752:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8003756:	4618      	mov	r0, r3
 8003758:	3728      	adds	r7, #40	; 0x28
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
	...

08003760 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b088      	sub	sp, #32
 8003764:	af00      	add	r7, sp, #0
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	60b9      	str	r1, [r7, #8]
 800376a:	603b      	str	r3, [r7, #0]
 800376c:	4613      	mov	r3, r2
 800376e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003770:	f7fd faa6 	bl	8000cc0 <HAL_GetTick>
 8003774:	4602      	mov	r2, r0
 8003776:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003778:	1a9b      	subs	r3, r3, r2
 800377a:	683a      	ldr	r2, [r7, #0]
 800377c:	4413      	add	r3, r2
 800377e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003780:	f7fd fa9e 	bl	8000cc0 <HAL_GetTick>
 8003784:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003786:	4b39      	ldr	r3, [pc, #228]	; (800386c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	015b      	lsls	r3, r3, #5
 800378c:	0d1b      	lsrs	r3, r3, #20
 800378e:	69fa      	ldr	r2, [r7, #28]
 8003790:	fb02 f303 	mul.w	r3, r2, r3
 8003794:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003796:	e054      	b.n	8003842 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800379e:	d050      	beq.n	8003842 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80037a0:	f7fd fa8e 	bl	8000cc0 <HAL_GetTick>
 80037a4:	4602      	mov	r2, r0
 80037a6:	69bb      	ldr	r3, [r7, #24]
 80037a8:	1ad3      	subs	r3, r2, r3
 80037aa:	69fa      	ldr	r2, [r7, #28]
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d902      	bls.n	80037b6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d13d      	bne.n	8003832 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	685a      	ldr	r2, [r3, #4]
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80037c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80037ce:	d111      	bne.n	80037f4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037d8:	d004      	beq.n	80037e4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037e2:	d107      	bne.n	80037f4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037fc:	d10f      	bne.n	800381e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800380c:	601a      	str	r2, [r3, #0]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800381c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2201      	movs	r2, #1
 8003822:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2200      	movs	r2, #0
 800382a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800382e:	2303      	movs	r3, #3
 8003830:	e017      	b.n	8003862 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d101      	bne.n	800383c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003838:	2300      	movs	r3, #0
 800383a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	3b01      	subs	r3, #1
 8003840:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	689a      	ldr	r2, [r3, #8]
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	4013      	ands	r3, r2
 800384c:	68ba      	ldr	r2, [r7, #8]
 800384e:	429a      	cmp	r2, r3
 8003850:	bf0c      	ite	eq
 8003852:	2301      	moveq	r3, #1
 8003854:	2300      	movne	r3, #0
 8003856:	b2db      	uxtb	r3, r3
 8003858:	461a      	mov	r2, r3
 800385a:	79fb      	ldrb	r3, [r7, #7]
 800385c:	429a      	cmp	r2, r3
 800385e:	d19b      	bne.n	8003798 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003860:	2300      	movs	r3, #0
}
 8003862:	4618      	mov	r0, r3
 8003864:	3720      	adds	r7, #32
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	20000008 	.word	0x20000008

08003870 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b08a      	sub	sp, #40	; 0x28
 8003874:	af00      	add	r7, sp, #0
 8003876:	60f8      	str	r0, [r7, #12]
 8003878:	60b9      	str	r1, [r7, #8]
 800387a:	607a      	str	r2, [r7, #4]
 800387c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800387e:	2300      	movs	r3, #0
 8003880:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003882:	f7fd fa1d 	bl	8000cc0 <HAL_GetTick>
 8003886:	4602      	mov	r2, r0
 8003888:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800388a:	1a9b      	subs	r3, r3, r2
 800388c:	683a      	ldr	r2, [r7, #0]
 800388e:	4413      	add	r3, r2
 8003890:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003892:	f7fd fa15 	bl	8000cc0 <HAL_GetTick>
 8003896:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	330c      	adds	r3, #12
 800389e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80038a0:	4b3d      	ldr	r3, [pc, #244]	; (8003998 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	4613      	mov	r3, r2
 80038a6:	009b      	lsls	r3, r3, #2
 80038a8:	4413      	add	r3, r2
 80038aa:	00da      	lsls	r2, r3, #3
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	0d1b      	lsrs	r3, r3, #20
 80038b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038b2:	fb02 f303 	mul.w	r3, r2, r3
 80038b6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80038b8:	e060      	b.n	800397c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80038c0:	d107      	bne.n	80038d2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d104      	bne.n	80038d2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	781b      	ldrb	r3, [r3, #0]
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80038d0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80038d8:	d050      	beq.n	800397c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80038da:	f7fd f9f1 	bl	8000cc0 <HAL_GetTick>
 80038de:	4602      	mov	r2, r0
 80038e0:	6a3b      	ldr	r3, [r7, #32]
 80038e2:	1ad3      	subs	r3, r2, r3
 80038e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038e6:	429a      	cmp	r2, r3
 80038e8:	d902      	bls.n	80038f0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80038ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d13d      	bne.n	800396c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	685a      	ldr	r2, [r3, #4]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80038fe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003908:	d111      	bne.n	800392e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003912:	d004      	beq.n	800391e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800391c:	d107      	bne.n	800392e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800392c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003932:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003936:	d10f      	bne.n	8003958 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003946:	601a      	str	r2, [r3, #0]
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003956:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2201      	movs	r2, #1
 800395c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2200      	movs	r2, #0
 8003964:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003968:	2303      	movs	r3, #3
 800396a:	e010      	b.n	800398e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800396c:	69bb      	ldr	r3, [r7, #24]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d101      	bne.n	8003976 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003972:	2300      	movs	r3, #0
 8003974:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8003976:	69bb      	ldr	r3, [r7, #24]
 8003978:	3b01      	subs	r3, #1
 800397a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	689a      	ldr	r2, [r3, #8]
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	4013      	ands	r3, r2
 8003986:	687a      	ldr	r2, [r7, #4]
 8003988:	429a      	cmp	r2, r3
 800398a:	d196      	bne.n	80038ba <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800398c:	2300      	movs	r3, #0
}
 800398e:	4618      	mov	r0, r3
 8003990:	3728      	adds	r7, #40	; 0x28
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}
 8003996:	bf00      	nop
 8003998:	20000008 	.word	0x20000008

0800399c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b086      	sub	sp, #24
 80039a0:	af02      	add	r7, sp, #8
 80039a2:	60f8      	str	r0, [r7, #12]
 80039a4:	60b9      	str	r1, [r7, #8]
 80039a6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80039b0:	d111      	bne.n	80039d6 <SPI_EndRxTransaction+0x3a>
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039ba:	d004      	beq.n	80039c6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039c4:	d107      	bne.n	80039d6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039d4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	9300      	str	r3, [sp, #0]
 80039da:	68bb      	ldr	r3, [r7, #8]
 80039dc:	2200      	movs	r2, #0
 80039de:	2180      	movs	r1, #128	; 0x80
 80039e0:	68f8      	ldr	r0, [r7, #12]
 80039e2:	f7ff febd 	bl	8003760 <SPI_WaitFlagStateUntilTimeout>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d007      	beq.n	80039fc <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039f0:	f043 0220 	orr.w	r2, r3, #32
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80039f8:	2303      	movs	r3, #3
 80039fa:	e023      	b.n	8003a44 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a04:	d11d      	bne.n	8003a42 <SPI_EndRxTransaction+0xa6>
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a0e:	d004      	beq.n	8003a1a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a18:	d113      	bne.n	8003a42 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	9300      	str	r3, [sp, #0]
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	2200      	movs	r2, #0
 8003a22:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003a26:	68f8      	ldr	r0, [r7, #12]
 8003a28:	f7ff ff22 	bl	8003870 <SPI_WaitFifoStateUntilTimeout>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d007      	beq.n	8003a42 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a36:	f043 0220 	orr.w	r2, r3, #32
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e000      	b.n	8003a44 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8003a42:	2300      	movs	r3, #0
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	3710      	adds	r7, #16
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}

08003a4c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b086      	sub	sp, #24
 8003a50:	af02      	add	r7, sp, #8
 8003a52:	60f8      	str	r0, [r7, #12]
 8003a54:	60b9      	str	r1, [r7, #8]
 8003a56:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	9300      	str	r3, [sp, #0]
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003a64:	68f8      	ldr	r0, [r7, #12]
 8003a66:	f7ff ff03 	bl	8003870 <SPI_WaitFifoStateUntilTimeout>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d007      	beq.n	8003a80 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a74:	f043 0220 	orr.w	r2, r3, #32
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003a7c:	2303      	movs	r3, #3
 8003a7e:	e027      	b.n	8003ad0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	9300      	str	r3, [sp, #0]
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	2200      	movs	r2, #0
 8003a88:	2180      	movs	r1, #128	; 0x80
 8003a8a:	68f8      	ldr	r0, [r7, #12]
 8003a8c:	f7ff fe68 	bl	8003760 <SPI_WaitFlagStateUntilTimeout>
 8003a90:	4603      	mov	r3, r0
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d007      	beq.n	8003aa6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a9a:	f043 0220 	orr.w	r2, r3, #32
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003aa2:	2303      	movs	r3, #3
 8003aa4:	e014      	b.n	8003ad0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	9300      	str	r3, [sp, #0]
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	2200      	movs	r2, #0
 8003aae:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003ab2:	68f8      	ldr	r0, [r7, #12]
 8003ab4:	f7ff fedc 	bl	8003870 <SPI_WaitFifoStateUntilTimeout>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d007      	beq.n	8003ace <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ac2:	f043 0220 	orr.w	r2, r3, #32
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e000      	b.n	8003ad0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003ace:	2300      	movs	r3, #0
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3710      	adds	r7, #16
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}

08003ad8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b082      	sub	sp, #8
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d101      	bne.n	8003aea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e049      	b.n	8003b7e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d106      	bne.n	8003b04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f7fc feaa 	bl	8000858 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2202      	movs	r2, #2
 8003b08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	3304      	adds	r3, #4
 8003b14:	4619      	mov	r1, r3
 8003b16:	4610      	mov	r0, r2
 8003b18:	f000 f946 	bl	8003da8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2201      	movs	r2, #1
 8003b20:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2201      	movs	r2, #1
 8003b40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2201      	movs	r2, #1
 8003b50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2201      	movs	r2, #1
 8003b58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2201      	movs	r2, #1
 8003b68:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2201      	movs	r2, #1
 8003b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003b7c:	2300      	movs	r3, #0
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	3708      	adds	r7, #8
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}
	...

08003b88 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b085      	sub	sp, #20
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d001      	beq.n	8003ba0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e02e      	b.n	8003bfe <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2202      	movs	r2, #2
 8003ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a17      	ldr	r2, [pc, #92]	; (8003c0c <HAL_TIM_Base_Start+0x84>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d004      	beq.n	8003bbc <HAL_TIM_Base_Start+0x34>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bba:	d115      	bne.n	8003be8 <HAL_TIM_Base_Start+0x60>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	689a      	ldr	r2, [r3, #8]
 8003bc2:	4b13      	ldr	r3, [pc, #76]	; (8003c10 <HAL_TIM_Base_Start+0x88>)
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2b06      	cmp	r3, #6
 8003bcc:	d015      	beq.n	8003bfa <HAL_TIM_Base_Start+0x72>
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bd4:	d011      	beq.n	8003bfa <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f042 0201 	orr.w	r2, r2, #1
 8003be4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003be6:	e008      	b.n	8003bfa <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f042 0201 	orr.w	r2, r2, #1
 8003bf6:	601a      	str	r2, [r3, #0]
 8003bf8:	e000      	b.n	8003bfc <HAL_TIM_Base_Start+0x74>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bfa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003bfc:	2300      	movs	r3, #0
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3714      	adds	r7, #20
 8003c02:	46bd      	mov	sp, r7
 8003c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c08:	4770      	bx	lr
 8003c0a:	bf00      	nop
 8003c0c:	40012c00 	.word	0x40012c00
 8003c10:	00010007 	.word	0x00010007

08003c14 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b084      	sub	sp, #16
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	d101      	bne.n	8003c30 <HAL_TIM_ConfigClockSource+0x1c>
 8003c2c:	2302      	movs	r3, #2
 8003c2e:	e0b6      	b.n	8003d9e <HAL_TIM_ConfigClockSource+0x18a>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2201      	movs	r2, #1
 8003c34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2202      	movs	r2, #2
 8003c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8003c4e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003c52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003c5a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	68ba      	ldr	r2, [r7, #8]
 8003c62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c6c:	d03e      	beq.n	8003cec <HAL_TIM_ConfigClockSource+0xd8>
 8003c6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c72:	f200 8087 	bhi.w	8003d84 <HAL_TIM_ConfigClockSource+0x170>
 8003c76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c7a:	f000 8086 	beq.w	8003d8a <HAL_TIM_ConfigClockSource+0x176>
 8003c7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c82:	d87f      	bhi.n	8003d84 <HAL_TIM_ConfigClockSource+0x170>
 8003c84:	2b70      	cmp	r3, #112	; 0x70
 8003c86:	d01a      	beq.n	8003cbe <HAL_TIM_ConfigClockSource+0xaa>
 8003c88:	2b70      	cmp	r3, #112	; 0x70
 8003c8a:	d87b      	bhi.n	8003d84 <HAL_TIM_ConfigClockSource+0x170>
 8003c8c:	2b60      	cmp	r3, #96	; 0x60
 8003c8e:	d050      	beq.n	8003d32 <HAL_TIM_ConfigClockSource+0x11e>
 8003c90:	2b60      	cmp	r3, #96	; 0x60
 8003c92:	d877      	bhi.n	8003d84 <HAL_TIM_ConfigClockSource+0x170>
 8003c94:	2b50      	cmp	r3, #80	; 0x50
 8003c96:	d03c      	beq.n	8003d12 <HAL_TIM_ConfigClockSource+0xfe>
 8003c98:	2b50      	cmp	r3, #80	; 0x50
 8003c9a:	d873      	bhi.n	8003d84 <HAL_TIM_ConfigClockSource+0x170>
 8003c9c:	2b40      	cmp	r3, #64	; 0x40
 8003c9e:	d058      	beq.n	8003d52 <HAL_TIM_ConfigClockSource+0x13e>
 8003ca0:	2b40      	cmp	r3, #64	; 0x40
 8003ca2:	d86f      	bhi.n	8003d84 <HAL_TIM_ConfigClockSource+0x170>
 8003ca4:	2b30      	cmp	r3, #48	; 0x30
 8003ca6:	d064      	beq.n	8003d72 <HAL_TIM_ConfigClockSource+0x15e>
 8003ca8:	2b30      	cmp	r3, #48	; 0x30
 8003caa:	d86b      	bhi.n	8003d84 <HAL_TIM_ConfigClockSource+0x170>
 8003cac:	2b20      	cmp	r3, #32
 8003cae:	d060      	beq.n	8003d72 <HAL_TIM_ConfigClockSource+0x15e>
 8003cb0:	2b20      	cmp	r3, #32
 8003cb2:	d867      	bhi.n	8003d84 <HAL_TIM_ConfigClockSource+0x170>
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d05c      	beq.n	8003d72 <HAL_TIM_ConfigClockSource+0x15e>
 8003cb8:	2b10      	cmp	r3, #16
 8003cba:	d05a      	beq.n	8003d72 <HAL_TIM_ConfigClockSource+0x15e>
 8003cbc:	e062      	b.n	8003d84 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6818      	ldr	r0, [r3, #0]
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	6899      	ldr	r1, [r3, #8]
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	685a      	ldr	r2, [r3, #4]
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	68db      	ldr	r3, [r3, #12]
 8003cce:	f000 f94b 	bl	8003f68 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003ce0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	68ba      	ldr	r2, [r7, #8]
 8003ce8:	609a      	str	r2, [r3, #8]
      break;
 8003cea:	e04f      	b.n	8003d8c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6818      	ldr	r0, [r3, #0]
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	6899      	ldr	r1, [r3, #8]
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	685a      	ldr	r2, [r3, #4]
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	68db      	ldr	r3, [r3, #12]
 8003cfc:	f000 f934 	bl	8003f68 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	689a      	ldr	r2, [r3, #8]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d0e:	609a      	str	r2, [r3, #8]
      break;
 8003d10:	e03c      	b.n	8003d8c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6818      	ldr	r0, [r3, #0]
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	6859      	ldr	r1, [r3, #4]
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	68db      	ldr	r3, [r3, #12]
 8003d1e:	461a      	mov	r2, r3
 8003d20:	f000 f8a6 	bl	8003e70 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	2150      	movs	r1, #80	; 0x50
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f000 f8ff 	bl	8003f2e <TIM_ITRx_SetConfig>
      break;
 8003d30:	e02c      	b.n	8003d8c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6818      	ldr	r0, [r3, #0]
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	6859      	ldr	r1, [r3, #4]
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	68db      	ldr	r3, [r3, #12]
 8003d3e:	461a      	mov	r2, r3
 8003d40:	f000 f8c5 	bl	8003ece <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	2160      	movs	r1, #96	; 0x60
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f000 f8ef 	bl	8003f2e <TIM_ITRx_SetConfig>
      break;
 8003d50:	e01c      	b.n	8003d8c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6818      	ldr	r0, [r3, #0]
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	6859      	ldr	r1, [r3, #4]
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	68db      	ldr	r3, [r3, #12]
 8003d5e:	461a      	mov	r2, r3
 8003d60:	f000 f886 	bl	8003e70 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	2140      	movs	r1, #64	; 0x40
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f000 f8df 	bl	8003f2e <TIM_ITRx_SetConfig>
      break;
 8003d70:	e00c      	b.n	8003d8c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4619      	mov	r1, r3
 8003d7c:	4610      	mov	r0, r2
 8003d7e:	f000 f8d6 	bl	8003f2e <TIM_ITRx_SetConfig>
      break;
 8003d82:	e003      	b.n	8003d8c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003d84:	2301      	movs	r3, #1
 8003d86:	73fb      	strb	r3, [r7, #15]
      break;
 8003d88:	e000      	b.n	8003d8c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003d8a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2201      	movs	r2, #1
 8003d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2200      	movs	r2, #0
 8003d98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003d9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3710      	adds	r7, #16
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
	...

08003da8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b085      	sub	sp, #20
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
 8003db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	4a2a      	ldr	r2, [pc, #168]	; (8003e64 <TIM_Base_SetConfig+0xbc>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d003      	beq.n	8003dc8 <TIM_Base_SetConfig+0x20>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dc6:	d108      	bne.n	8003dda <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	68fa      	ldr	r2, [r7, #12]
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4a21      	ldr	r2, [pc, #132]	; (8003e64 <TIM_Base_SetConfig+0xbc>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d00b      	beq.n	8003dfa <TIM_Base_SetConfig+0x52>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003de8:	d007      	beq.n	8003dfa <TIM_Base_SetConfig+0x52>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	4a1e      	ldr	r2, [pc, #120]	; (8003e68 <TIM_Base_SetConfig+0xc0>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d003      	beq.n	8003dfa <TIM_Base_SetConfig+0x52>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	4a1d      	ldr	r2, [pc, #116]	; (8003e6c <TIM_Base_SetConfig+0xc4>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d108      	bne.n	8003e0c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	68db      	ldr	r3, [r3, #12]
 8003e06:	68fa      	ldr	r2, [r7, #12]
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	695b      	ldr	r3, [r3, #20]
 8003e16:	4313      	orrs	r3, r2
 8003e18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	68fa      	ldr	r2, [r7, #12]
 8003e1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	689a      	ldr	r2, [r3, #8]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	4a0c      	ldr	r2, [pc, #48]	; (8003e64 <TIM_Base_SetConfig+0xbc>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d007      	beq.n	8003e48 <TIM_Base_SetConfig+0xa0>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	4a0b      	ldr	r2, [pc, #44]	; (8003e68 <TIM_Base_SetConfig+0xc0>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d003      	beq.n	8003e48 <TIM_Base_SetConfig+0xa0>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4a0a      	ldr	r2, [pc, #40]	; (8003e6c <TIM_Base_SetConfig+0xc4>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d103      	bne.n	8003e50 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	691a      	ldr	r2, [r3, #16]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2201      	movs	r2, #1
 8003e54:	615a      	str	r2, [r3, #20]
}
 8003e56:	bf00      	nop
 8003e58:	3714      	adds	r7, #20
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e60:	4770      	bx	lr
 8003e62:	bf00      	nop
 8003e64:	40012c00 	.word	0x40012c00
 8003e68:	40014400 	.word	0x40014400
 8003e6c:	40014800 	.word	0x40014800

08003e70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b087      	sub	sp, #28
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	60b9      	str	r1, [r7, #8]
 8003e7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6a1b      	ldr	r3, [r3, #32]
 8003e80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	6a1b      	ldr	r3, [r3, #32]
 8003e86:	f023 0201 	bic.w	r2, r3, #1
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	699b      	ldr	r3, [r3, #24]
 8003e92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e94:	693b      	ldr	r3, [r7, #16]
 8003e96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	011b      	lsls	r3, r3, #4
 8003ea0:	693a      	ldr	r2, [r7, #16]
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	f023 030a 	bic.w	r3, r3, #10
 8003eac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003eae:	697a      	ldr	r2, [r7, #20]
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	693a      	ldr	r2, [r7, #16]
 8003eba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	697a      	ldr	r2, [r7, #20]
 8003ec0:	621a      	str	r2, [r3, #32]
}
 8003ec2:	bf00      	nop
 8003ec4:	371c      	adds	r7, #28
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr

08003ece <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ece:	b480      	push	{r7}
 8003ed0:	b087      	sub	sp, #28
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	60f8      	str	r0, [r7, #12]
 8003ed6:	60b9      	str	r1, [r7, #8]
 8003ed8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	6a1b      	ldr	r3, [r3, #32]
 8003ede:	f023 0210 	bic.w	r2, r3, #16
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	699b      	ldr	r3, [r3, #24]
 8003eea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6a1b      	ldr	r3, [r3, #32]
 8003ef0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003ef8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	031b      	lsls	r3, r3, #12
 8003efe:	697a      	ldr	r2, [r7, #20]
 8003f00:	4313      	orrs	r3, r2
 8003f02:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003f0a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	011b      	lsls	r3, r3, #4
 8003f10:	693a      	ldr	r2, [r7, #16]
 8003f12:	4313      	orrs	r3, r2
 8003f14:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	697a      	ldr	r2, [r7, #20]
 8003f1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	693a      	ldr	r2, [r7, #16]
 8003f20:	621a      	str	r2, [r3, #32]
}
 8003f22:	bf00      	nop
 8003f24:	371c      	adds	r7, #28
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr

08003f2e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003f2e:	b480      	push	{r7}
 8003f30:	b085      	sub	sp, #20
 8003f32:	af00      	add	r7, sp, #0
 8003f34:	6078      	str	r0, [r7, #4]
 8003f36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003f44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f48:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f4a:	683a      	ldr	r2, [r7, #0]
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	f043 0307 	orr.w	r3, r3, #7
 8003f54:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	68fa      	ldr	r2, [r7, #12]
 8003f5a:	609a      	str	r2, [r3, #8]
}
 8003f5c:	bf00      	nop
 8003f5e:	3714      	adds	r7, #20
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr

08003f68 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b087      	sub	sp, #28
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	60f8      	str	r0, [r7, #12]
 8003f70:	60b9      	str	r1, [r7, #8]
 8003f72:	607a      	str	r2, [r7, #4]
 8003f74:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	689b      	ldr	r3, [r3, #8]
 8003f7a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f82:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	021a      	lsls	r2, r3, #8
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	431a      	orrs	r2, r3
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	697a      	ldr	r2, [r7, #20]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	697a      	ldr	r2, [r7, #20]
 8003f9a:	609a      	str	r2, [r3, #8]
}
 8003f9c:	bf00      	nop
 8003f9e:	371c      	adds	r7, #28
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa6:	4770      	bx	lr

08003fa8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b085      	sub	sp, #20
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
 8003fb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d101      	bne.n	8003fc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003fbc:	2302      	movs	r3, #2
 8003fbe:	e04a      	b.n	8004056 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2202      	movs	r2, #2
 8003fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a1f      	ldr	r2, [pc, #124]	; (8004064 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d108      	bne.n	8003ffc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003ff0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	68fa      	ldr	r2, [r7, #12]
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004002:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	68fa      	ldr	r2, [r7, #12]
 800400a:	4313      	orrs	r3, r2
 800400c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	68fa      	ldr	r2, [r7, #12]
 8004014:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a12      	ldr	r2, [pc, #72]	; (8004064 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d004      	beq.n	800402a <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004028:	d10c      	bne.n	8004044 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004030:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	68ba      	ldr	r2, [r7, #8]
 8004038:	4313      	orrs	r3, r2
 800403a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	68ba      	ldr	r2, [r7, #8]
 8004042:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2201      	movs	r2, #1
 8004048:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2200      	movs	r2, #0
 8004050:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004054:	2300      	movs	r3, #0
}
 8004056:	4618      	mov	r0, r3
 8004058:	3714      	adds	r7, #20
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr
 8004062:	bf00      	nop
 8004064:	40012c00 	.word	0x40012c00

08004068 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004068:	b480      	push	{r7}
 800406a:	b085      	sub	sp, #20
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004070:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8004074:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800407c:	b29a      	uxth	r2, r3
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	b29b      	uxth	r3, r3
 8004082:	43db      	mvns	r3, r3
 8004084:	b29b      	uxth	r3, r3
 8004086:	4013      	ands	r3, r2
 8004088:	b29a      	uxth	r2, r3
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004090:	2300      	movs	r3, #0
}
 8004092:	4618      	mov	r0, r3
 8004094:	3714      	adds	r7, #20
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr

0800409e <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800409e:	b084      	sub	sp, #16
 80040a0:	b480      	push	{r7}
 80040a2:	b083      	sub	sp, #12
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
 80040a8:	f107 0014 	add.w	r0, r7, #20
 80040ac:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2200      	movs	r2, #0
 80040c4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2200      	movs	r2, #0
 80040cc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80040d0:	2300      	movs	r3, #0
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	370c      	adds	r7, #12
 80040d6:	46bd      	mov	sp, r7
 80040d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040dc:	b004      	add	sp, #16
 80040de:	4770      	bx	lr

080040e0 <__errno>:
 80040e0:	4b01      	ldr	r3, [pc, #4]	; (80040e8 <__errno+0x8>)
 80040e2:	6818      	ldr	r0, [r3, #0]
 80040e4:	4770      	bx	lr
 80040e6:	bf00      	nop
 80040e8:	20000014 	.word	0x20000014

080040ec <__libc_init_array>:
 80040ec:	b570      	push	{r4, r5, r6, lr}
 80040ee:	4d0d      	ldr	r5, [pc, #52]	; (8004124 <__libc_init_array+0x38>)
 80040f0:	4c0d      	ldr	r4, [pc, #52]	; (8004128 <__libc_init_array+0x3c>)
 80040f2:	1b64      	subs	r4, r4, r5
 80040f4:	10a4      	asrs	r4, r4, #2
 80040f6:	2600      	movs	r6, #0
 80040f8:	42a6      	cmp	r6, r4
 80040fa:	d109      	bne.n	8004110 <__libc_init_array+0x24>
 80040fc:	4d0b      	ldr	r5, [pc, #44]	; (800412c <__libc_init_array+0x40>)
 80040fe:	4c0c      	ldr	r4, [pc, #48]	; (8004130 <__libc_init_array+0x44>)
 8004100:	f000 ffae 	bl	8005060 <_init>
 8004104:	1b64      	subs	r4, r4, r5
 8004106:	10a4      	asrs	r4, r4, #2
 8004108:	2600      	movs	r6, #0
 800410a:	42a6      	cmp	r6, r4
 800410c:	d105      	bne.n	800411a <__libc_init_array+0x2e>
 800410e:	bd70      	pop	{r4, r5, r6, pc}
 8004110:	f855 3b04 	ldr.w	r3, [r5], #4
 8004114:	4798      	blx	r3
 8004116:	3601      	adds	r6, #1
 8004118:	e7ee      	b.n	80040f8 <__libc_init_array+0xc>
 800411a:	f855 3b04 	ldr.w	r3, [r5], #4
 800411e:	4798      	blx	r3
 8004120:	3601      	adds	r6, #1
 8004122:	e7f2      	b.n	800410a <__libc_init_array+0x1e>
 8004124:	08005228 	.word	0x08005228
 8004128:	08005228 	.word	0x08005228
 800412c:	08005228 	.word	0x08005228
 8004130:	0800522c 	.word	0x0800522c

08004134 <memset>:
 8004134:	4402      	add	r2, r0
 8004136:	4603      	mov	r3, r0
 8004138:	4293      	cmp	r3, r2
 800413a:	d100      	bne.n	800413e <memset+0xa>
 800413c:	4770      	bx	lr
 800413e:	f803 1b01 	strb.w	r1, [r3], #1
 8004142:	e7f9      	b.n	8004138 <memset+0x4>

08004144 <iprintf>:
 8004144:	b40f      	push	{r0, r1, r2, r3}
 8004146:	4b0a      	ldr	r3, [pc, #40]	; (8004170 <iprintf+0x2c>)
 8004148:	b513      	push	{r0, r1, r4, lr}
 800414a:	681c      	ldr	r4, [r3, #0]
 800414c:	b124      	cbz	r4, 8004158 <iprintf+0x14>
 800414e:	69a3      	ldr	r3, [r4, #24]
 8004150:	b913      	cbnz	r3, 8004158 <iprintf+0x14>
 8004152:	4620      	mov	r0, r4
 8004154:	f000 f866 	bl	8004224 <__sinit>
 8004158:	ab05      	add	r3, sp, #20
 800415a:	9a04      	ldr	r2, [sp, #16]
 800415c:	68a1      	ldr	r1, [r4, #8]
 800415e:	9301      	str	r3, [sp, #4]
 8004160:	4620      	mov	r0, r4
 8004162:	f000 f9bd 	bl	80044e0 <_vfiprintf_r>
 8004166:	b002      	add	sp, #8
 8004168:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800416c:	b004      	add	sp, #16
 800416e:	4770      	bx	lr
 8004170:	20000014 	.word	0x20000014

08004174 <std>:
 8004174:	2300      	movs	r3, #0
 8004176:	b510      	push	{r4, lr}
 8004178:	4604      	mov	r4, r0
 800417a:	e9c0 3300 	strd	r3, r3, [r0]
 800417e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004182:	6083      	str	r3, [r0, #8]
 8004184:	8181      	strh	r1, [r0, #12]
 8004186:	6643      	str	r3, [r0, #100]	; 0x64
 8004188:	81c2      	strh	r2, [r0, #14]
 800418a:	6183      	str	r3, [r0, #24]
 800418c:	4619      	mov	r1, r3
 800418e:	2208      	movs	r2, #8
 8004190:	305c      	adds	r0, #92	; 0x5c
 8004192:	f7ff ffcf 	bl	8004134 <memset>
 8004196:	4b05      	ldr	r3, [pc, #20]	; (80041ac <std+0x38>)
 8004198:	6263      	str	r3, [r4, #36]	; 0x24
 800419a:	4b05      	ldr	r3, [pc, #20]	; (80041b0 <std+0x3c>)
 800419c:	62a3      	str	r3, [r4, #40]	; 0x28
 800419e:	4b05      	ldr	r3, [pc, #20]	; (80041b4 <std+0x40>)
 80041a0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80041a2:	4b05      	ldr	r3, [pc, #20]	; (80041b8 <std+0x44>)
 80041a4:	6224      	str	r4, [r4, #32]
 80041a6:	6323      	str	r3, [r4, #48]	; 0x30
 80041a8:	bd10      	pop	{r4, pc}
 80041aa:	bf00      	nop
 80041ac:	08004a89 	.word	0x08004a89
 80041b0:	08004aab 	.word	0x08004aab
 80041b4:	08004ae3 	.word	0x08004ae3
 80041b8:	08004b07 	.word	0x08004b07

080041bc <_cleanup_r>:
 80041bc:	4901      	ldr	r1, [pc, #4]	; (80041c4 <_cleanup_r+0x8>)
 80041be:	f000 b8af 	b.w	8004320 <_fwalk_reent>
 80041c2:	bf00      	nop
 80041c4:	08004de1 	.word	0x08004de1

080041c8 <__sfmoreglue>:
 80041c8:	b570      	push	{r4, r5, r6, lr}
 80041ca:	2268      	movs	r2, #104	; 0x68
 80041cc:	1e4d      	subs	r5, r1, #1
 80041ce:	4355      	muls	r5, r2
 80041d0:	460e      	mov	r6, r1
 80041d2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80041d6:	f000 f8e5 	bl	80043a4 <_malloc_r>
 80041da:	4604      	mov	r4, r0
 80041dc:	b140      	cbz	r0, 80041f0 <__sfmoreglue+0x28>
 80041de:	2100      	movs	r1, #0
 80041e0:	e9c0 1600 	strd	r1, r6, [r0]
 80041e4:	300c      	adds	r0, #12
 80041e6:	60a0      	str	r0, [r4, #8]
 80041e8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80041ec:	f7ff ffa2 	bl	8004134 <memset>
 80041f0:	4620      	mov	r0, r4
 80041f2:	bd70      	pop	{r4, r5, r6, pc}

080041f4 <__sfp_lock_acquire>:
 80041f4:	4801      	ldr	r0, [pc, #4]	; (80041fc <__sfp_lock_acquire+0x8>)
 80041f6:	f000 b8b3 	b.w	8004360 <__retarget_lock_acquire_recursive>
 80041fa:	bf00      	nop
 80041fc:	20000455 	.word	0x20000455

08004200 <__sfp_lock_release>:
 8004200:	4801      	ldr	r0, [pc, #4]	; (8004208 <__sfp_lock_release+0x8>)
 8004202:	f000 b8ae 	b.w	8004362 <__retarget_lock_release_recursive>
 8004206:	bf00      	nop
 8004208:	20000455 	.word	0x20000455

0800420c <__sinit_lock_acquire>:
 800420c:	4801      	ldr	r0, [pc, #4]	; (8004214 <__sinit_lock_acquire+0x8>)
 800420e:	f000 b8a7 	b.w	8004360 <__retarget_lock_acquire_recursive>
 8004212:	bf00      	nop
 8004214:	20000456 	.word	0x20000456

08004218 <__sinit_lock_release>:
 8004218:	4801      	ldr	r0, [pc, #4]	; (8004220 <__sinit_lock_release+0x8>)
 800421a:	f000 b8a2 	b.w	8004362 <__retarget_lock_release_recursive>
 800421e:	bf00      	nop
 8004220:	20000456 	.word	0x20000456

08004224 <__sinit>:
 8004224:	b510      	push	{r4, lr}
 8004226:	4604      	mov	r4, r0
 8004228:	f7ff fff0 	bl	800420c <__sinit_lock_acquire>
 800422c:	69a3      	ldr	r3, [r4, #24]
 800422e:	b11b      	cbz	r3, 8004238 <__sinit+0x14>
 8004230:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004234:	f7ff bff0 	b.w	8004218 <__sinit_lock_release>
 8004238:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800423c:	6523      	str	r3, [r4, #80]	; 0x50
 800423e:	4b13      	ldr	r3, [pc, #76]	; (800428c <__sinit+0x68>)
 8004240:	4a13      	ldr	r2, [pc, #76]	; (8004290 <__sinit+0x6c>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	62a2      	str	r2, [r4, #40]	; 0x28
 8004246:	42a3      	cmp	r3, r4
 8004248:	bf04      	itt	eq
 800424a:	2301      	moveq	r3, #1
 800424c:	61a3      	streq	r3, [r4, #24]
 800424e:	4620      	mov	r0, r4
 8004250:	f000 f820 	bl	8004294 <__sfp>
 8004254:	6060      	str	r0, [r4, #4]
 8004256:	4620      	mov	r0, r4
 8004258:	f000 f81c 	bl	8004294 <__sfp>
 800425c:	60a0      	str	r0, [r4, #8]
 800425e:	4620      	mov	r0, r4
 8004260:	f000 f818 	bl	8004294 <__sfp>
 8004264:	2200      	movs	r2, #0
 8004266:	60e0      	str	r0, [r4, #12]
 8004268:	2104      	movs	r1, #4
 800426a:	6860      	ldr	r0, [r4, #4]
 800426c:	f7ff ff82 	bl	8004174 <std>
 8004270:	68a0      	ldr	r0, [r4, #8]
 8004272:	2201      	movs	r2, #1
 8004274:	2109      	movs	r1, #9
 8004276:	f7ff ff7d 	bl	8004174 <std>
 800427a:	68e0      	ldr	r0, [r4, #12]
 800427c:	2202      	movs	r2, #2
 800427e:	2112      	movs	r1, #18
 8004280:	f7ff ff78 	bl	8004174 <std>
 8004284:	2301      	movs	r3, #1
 8004286:	61a3      	str	r3, [r4, #24]
 8004288:	e7d2      	b.n	8004230 <__sinit+0xc>
 800428a:	bf00      	nop
 800428c:	08005190 	.word	0x08005190
 8004290:	080041bd 	.word	0x080041bd

08004294 <__sfp>:
 8004294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004296:	4607      	mov	r7, r0
 8004298:	f7ff ffac 	bl	80041f4 <__sfp_lock_acquire>
 800429c:	4b1e      	ldr	r3, [pc, #120]	; (8004318 <__sfp+0x84>)
 800429e:	681e      	ldr	r6, [r3, #0]
 80042a0:	69b3      	ldr	r3, [r6, #24]
 80042a2:	b913      	cbnz	r3, 80042aa <__sfp+0x16>
 80042a4:	4630      	mov	r0, r6
 80042a6:	f7ff ffbd 	bl	8004224 <__sinit>
 80042aa:	3648      	adds	r6, #72	; 0x48
 80042ac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80042b0:	3b01      	subs	r3, #1
 80042b2:	d503      	bpl.n	80042bc <__sfp+0x28>
 80042b4:	6833      	ldr	r3, [r6, #0]
 80042b6:	b30b      	cbz	r3, 80042fc <__sfp+0x68>
 80042b8:	6836      	ldr	r6, [r6, #0]
 80042ba:	e7f7      	b.n	80042ac <__sfp+0x18>
 80042bc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80042c0:	b9d5      	cbnz	r5, 80042f8 <__sfp+0x64>
 80042c2:	4b16      	ldr	r3, [pc, #88]	; (800431c <__sfp+0x88>)
 80042c4:	60e3      	str	r3, [r4, #12]
 80042c6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80042ca:	6665      	str	r5, [r4, #100]	; 0x64
 80042cc:	f000 f847 	bl	800435e <__retarget_lock_init_recursive>
 80042d0:	f7ff ff96 	bl	8004200 <__sfp_lock_release>
 80042d4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80042d8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80042dc:	6025      	str	r5, [r4, #0]
 80042de:	61a5      	str	r5, [r4, #24]
 80042e0:	2208      	movs	r2, #8
 80042e2:	4629      	mov	r1, r5
 80042e4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80042e8:	f7ff ff24 	bl	8004134 <memset>
 80042ec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80042f0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80042f4:	4620      	mov	r0, r4
 80042f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80042f8:	3468      	adds	r4, #104	; 0x68
 80042fa:	e7d9      	b.n	80042b0 <__sfp+0x1c>
 80042fc:	2104      	movs	r1, #4
 80042fe:	4638      	mov	r0, r7
 8004300:	f7ff ff62 	bl	80041c8 <__sfmoreglue>
 8004304:	4604      	mov	r4, r0
 8004306:	6030      	str	r0, [r6, #0]
 8004308:	2800      	cmp	r0, #0
 800430a:	d1d5      	bne.n	80042b8 <__sfp+0x24>
 800430c:	f7ff ff78 	bl	8004200 <__sfp_lock_release>
 8004310:	230c      	movs	r3, #12
 8004312:	603b      	str	r3, [r7, #0]
 8004314:	e7ee      	b.n	80042f4 <__sfp+0x60>
 8004316:	bf00      	nop
 8004318:	08005190 	.word	0x08005190
 800431c:	ffff0001 	.word	0xffff0001

08004320 <_fwalk_reent>:
 8004320:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004324:	4606      	mov	r6, r0
 8004326:	4688      	mov	r8, r1
 8004328:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800432c:	2700      	movs	r7, #0
 800432e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004332:	f1b9 0901 	subs.w	r9, r9, #1
 8004336:	d505      	bpl.n	8004344 <_fwalk_reent+0x24>
 8004338:	6824      	ldr	r4, [r4, #0]
 800433a:	2c00      	cmp	r4, #0
 800433c:	d1f7      	bne.n	800432e <_fwalk_reent+0xe>
 800433e:	4638      	mov	r0, r7
 8004340:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004344:	89ab      	ldrh	r3, [r5, #12]
 8004346:	2b01      	cmp	r3, #1
 8004348:	d907      	bls.n	800435a <_fwalk_reent+0x3a>
 800434a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800434e:	3301      	adds	r3, #1
 8004350:	d003      	beq.n	800435a <_fwalk_reent+0x3a>
 8004352:	4629      	mov	r1, r5
 8004354:	4630      	mov	r0, r6
 8004356:	47c0      	blx	r8
 8004358:	4307      	orrs	r7, r0
 800435a:	3568      	adds	r5, #104	; 0x68
 800435c:	e7e9      	b.n	8004332 <_fwalk_reent+0x12>

0800435e <__retarget_lock_init_recursive>:
 800435e:	4770      	bx	lr

08004360 <__retarget_lock_acquire_recursive>:
 8004360:	4770      	bx	lr

08004362 <__retarget_lock_release_recursive>:
 8004362:	4770      	bx	lr

08004364 <sbrk_aligned>:
 8004364:	b570      	push	{r4, r5, r6, lr}
 8004366:	4e0e      	ldr	r6, [pc, #56]	; (80043a0 <sbrk_aligned+0x3c>)
 8004368:	460c      	mov	r4, r1
 800436a:	6831      	ldr	r1, [r6, #0]
 800436c:	4605      	mov	r5, r0
 800436e:	b911      	cbnz	r1, 8004376 <sbrk_aligned+0x12>
 8004370:	f000 fb7a 	bl	8004a68 <_sbrk_r>
 8004374:	6030      	str	r0, [r6, #0]
 8004376:	4621      	mov	r1, r4
 8004378:	4628      	mov	r0, r5
 800437a:	f000 fb75 	bl	8004a68 <_sbrk_r>
 800437e:	1c43      	adds	r3, r0, #1
 8004380:	d00a      	beq.n	8004398 <sbrk_aligned+0x34>
 8004382:	1cc4      	adds	r4, r0, #3
 8004384:	f024 0403 	bic.w	r4, r4, #3
 8004388:	42a0      	cmp	r0, r4
 800438a:	d007      	beq.n	800439c <sbrk_aligned+0x38>
 800438c:	1a21      	subs	r1, r4, r0
 800438e:	4628      	mov	r0, r5
 8004390:	f000 fb6a 	bl	8004a68 <_sbrk_r>
 8004394:	3001      	adds	r0, #1
 8004396:	d101      	bne.n	800439c <sbrk_aligned+0x38>
 8004398:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800439c:	4620      	mov	r0, r4
 800439e:	bd70      	pop	{r4, r5, r6, pc}
 80043a0:	2000045c 	.word	0x2000045c

080043a4 <_malloc_r>:
 80043a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043a8:	1ccd      	adds	r5, r1, #3
 80043aa:	f025 0503 	bic.w	r5, r5, #3
 80043ae:	3508      	adds	r5, #8
 80043b0:	2d0c      	cmp	r5, #12
 80043b2:	bf38      	it	cc
 80043b4:	250c      	movcc	r5, #12
 80043b6:	2d00      	cmp	r5, #0
 80043b8:	4607      	mov	r7, r0
 80043ba:	db01      	blt.n	80043c0 <_malloc_r+0x1c>
 80043bc:	42a9      	cmp	r1, r5
 80043be:	d905      	bls.n	80043cc <_malloc_r+0x28>
 80043c0:	230c      	movs	r3, #12
 80043c2:	603b      	str	r3, [r7, #0]
 80043c4:	2600      	movs	r6, #0
 80043c6:	4630      	mov	r0, r6
 80043c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043cc:	4e2e      	ldr	r6, [pc, #184]	; (8004488 <_malloc_r+0xe4>)
 80043ce:	f000 fdbb 	bl	8004f48 <__malloc_lock>
 80043d2:	6833      	ldr	r3, [r6, #0]
 80043d4:	461c      	mov	r4, r3
 80043d6:	bb34      	cbnz	r4, 8004426 <_malloc_r+0x82>
 80043d8:	4629      	mov	r1, r5
 80043da:	4638      	mov	r0, r7
 80043dc:	f7ff ffc2 	bl	8004364 <sbrk_aligned>
 80043e0:	1c43      	adds	r3, r0, #1
 80043e2:	4604      	mov	r4, r0
 80043e4:	d14d      	bne.n	8004482 <_malloc_r+0xde>
 80043e6:	6834      	ldr	r4, [r6, #0]
 80043e8:	4626      	mov	r6, r4
 80043ea:	2e00      	cmp	r6, #0
 80043ec:	d140      	bne.n	8004470 <_malloc_r+0xcc>
 80043ee:	6823      	ldr	r3, [r4, #0]
 80043f0:	4631      	mov	r1, r6
 80043f2:	4638      	mov	r0, r7
 80043f4:	eb04 0803 	add.w	r8, r4, r3
 80043f8:	f000 fb36 	bl	8004a68 <_sbrk_r>
 80043fc:	4580      	cmp	r8, r0
 80043fe:	d13a      	bne.n	8004476 <_malloc_r+0xd2>
 8004400:	6821      	ldr	r1, [r4, #0]
 8004402:	3503      	adds	r5, #3
 8004404:	1a6d      	subs	r5, r5, r1
 8004406:	f025 0503 	bic.w	r5, r5, #3
 800440a:	3508      	adds	r5, #8
 800440c:	2d0c      	cmp	r5, #12
 800440e:	bf38      	it	cc
 8004410:	250c      	movcc	r5, #12
 8004412:	4629      	mov	r1, r5
 8004414:	4638      	mov	r0, r7
 8004416:	f7ff ffa5 	bl	8004364 <sbrk_aligned>
 800441a:	3001      	adds	r0, #1
 800441c:	d02b      	beq.n	8004476 <_malloc_r+0xd2>
 800441e:	6823      	ldr	r3, [r4, #0]
 8004420:	442b      	add	r3, r5
 8004422:	6023      	str	r3, [r4, #0]
 8004424:	e00e      	b.n	8004444 <_malloc_r+0xa0>
 8004426:	6822      	ldr	r2, [r4, #0]
 8004428:	1b52      	subs	r2, r2, r5
 800442a:	d41e      	bmi.n	800446a <_malloc_r+0xc6>
 800442c:	2a0b      	cmp	r2, #11
 800442e:	d916      	bls.n	800445e <_malloc_r+0xba>
 8004430:	1961      	adds	r1, r4, r5
 8004432:	42a3      	cmp	r3, r4
 8004434:	6025      	str	r5, [r4, #0]
 8004436:	bf18      	it	ne
 8004438:	6059      	strne	r1, [r3, #4]
 800443a:	6863      	ldr	r3, [r4, #4]
 800443c:	bf08      	it	eq
 800443e:	6031      	streq	r1, [r6, #0]
 8004440:	5162      	str	r2, [r4, r5]
 8004442:	604b      	str	r3, [r1, #4]
 8004444:	4638      	mov	r0, r7
 8004446:	f104 060b 	add.w	r6, r4, #11
 800444a:	f000 fd83 	bl	8004f54 <__malloc_unlock>
 800444e:	f026 0607 	bic.w	r6, r6, #7
 8004452:	1d23      	adds	r3, r4, #4
 8004454:	1af2      	subs	r2, r6, r3
 8004456:	d0b6      	beq.n	80043c6 <_malloc_r+0x22>
 8004458:	1b9b      	subs	r3, r3, r6
 800445a:	50a3      	str	r3, [r4, r2]
 800445c:	e7b3      	b.n	80043c6 <_malloc_r+0x22>
 800445e:	6862      	ldr	r2, [r4, #4]
 8004460:	42a3      	cmp	r3, r4
 8004462:	bf0c      	ite	eq
 8004464:	6032      	streq	r2, [r6, #0]
 8004466:	605a      	strne	r2, [r3, #4]
 8004468:	e7ec      	b.n	8004444 <_malloc_r+0xa0>
 800446a:	4623      	mov	r3, r4
 800446c:	6864      	ldr	r4, [r4, #4]
 800446e:	e7b2      	b.n	80043d6 <_malloc_r+0x32>
 8004470:	4634      	mov	r4, r6
 8004472:	6876      	ldr	r6, [r6, #4]
 8004474:	e7b9      	b.n	80043ea <_malloc_r+0x46>
 8004476:	230c      	movs	r3, #12
 8004478:	603b      	str	r3, [r7, #0]
 800447a:	4638      	mov	r0, r7
 800447c:	f000 fd6a 	bl	8004f54 <__malloc_unlock>
 8004480:	e7a1      	b.n	80043c6 <_malloc_r+0x22>
 8004482:	6025      	str	r5, [r4, #0]
 8004484:	e7de      	b.n	8004444 <_malloc_r+0xa0>
 8004486:	bf00      	nop
 8004488:	20000458 	.word	0x20000458

0800448c <__sfputc_r>:
 800448c:	6893      	ldr	r3, [r2, #8]
 800448e:	3b01      	subs	r3, #1
 8004490:	2b00      	cmp	r3, #0
 8004492:	b410      	push	{r4}
 8004494:	6093      	str	r3, [r2, #8]
 8004496:	da08      	bge.n	80044aa <__sfputc_r+0x1e>
 8004498:	6994      	ldr	r4, [r2, #24]
 800449a:	42a3      	cmp	r3, r4
 800449c:	db01      	blt.n	80044a2 <__sfputc_r+0x16>
 800449e:	290a      	cmp	r1, #10
 80044a0:	d103      	bne.n	80044aa <__sfputc_r+0x1e>
 80044a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80044a6:	f000 bb33 	b.w	8004b10 <__swbuf_r>
 80044aa:	6813      	ldr	r3, [r2, #0]
 80044ac:	1c58      	adds	r0, r3, #1
 80044ae:	6010      	str	r0, [r2, #0]
 80044b0:	7019      	strb	r1, [r3, #0]
 80044b2:	4608      	mov	r0, r1
 80044b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80044b8:	4770      	bx	lr

080044ba <__sfputs_r>:
 80044ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044bc:	4606      	mov	r6, r0
 80044be:	460f      	mov	r7, r1
 80044c0:	4614      	mov	r4, r2
 80044c2:	18d5      	adds	r5, r2, r3
 80044c4:	42ac      	cmp	r4, r5
 80044c6:	d101      	bne.n	80044cc <__sfputs_r+0x12>
 80044c8:	2000      	movs	r0, #0
 80044ca:	e007      	b.n	80044dc <__sfputs_r+0x22>
 80044cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80044d0:	463a      	mov	r2, r7
 80044d2:	4630      	mov	r0, r6
 80044d4:	f7ff ffda 	bl	800448c <__sfputc_r>
 80044d8:	1c43      	adds	r3, r0, #1
 80044da:	d1f3      	bne.n	80044c4 <__sfputs_r+0xa>
 80044dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080044e0 <_vfiprintf_r>:
 80044e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044e4:	460d      	mov	r5, r1
 80044e6:	b09d      	sub	sp, #116	; 0x74
 80044e8:	4614      	mov	r4, r2
 80044ea:	4698      	mov	r8, r3
 80044ec:	4606      	mov	r6, r0
 80044ee:	b118      	cbz	r0, 80044f8 <_vfiprintf_r+0x18>
 80044f0:	6983      	ldr	r3, [r0, #24]
 80044f2:	b90b      	cbnz	r3, 80044f8 <_vfiprintf_r+0x18>
 80044f4:	f7ff fe96 	bl	8004224 <__sinit>
 80044f8:	4b89      	ldr	r3, [pc, #548]	; (8004720 <_vfiprintf_r+0x240>)
 80044fa:	429d      	cmp	r5, r3
 80044fc:	d11b      	bne.n	8004536 <_vfiprintf_r+0x56>
 80044fe:	6875      	ldr	r5, [r6, #4]
 8004500:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004502:	07d9      	lsls	r1, r3, #31
 8004504:	d405      	bmi.n	8004512 <_vfiprintf_r+0x32>
 8004506:	89ab      	ldrh	r3, [r5, #12]
 8004508:	059a      	lsls	r2, r3, #22
 800450a:	d402      	bmi.n	8004512 <_vfiprintf_r+0x32>
 800450c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800450e:	f7ff ff27 	bl	8004360 <__retarget_lock_acquire_recursive>
 8004512:	89ab      	ldrh	r3, [r5, #12]
 8004514:	071b      	lsls	r3, r3, #28
 8004516:	d501      	bpl.n	800451c <_vfiprintf_r+0x3c>
 8004518:	692b      	ldr	r3, [r5, #16]
 800451a:	b9eb      	cbnz	r3, 8004558 <_vfiprintf_r+0x78>
 800451c:	4629      	mov	r1, r5
 800451e:	4630      	mov	r0, r6
 8004520:	f000 fb5a 	bl	8004bd8 <__swsetup_r>
 8004524:	b1c0      	cbz	r0, 8004558 <_vfiprintf_r+0x78>
 8004526:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004528:	07dc      	lsls	r4, r3, #31
 800452a:	d50e      	bpl.n	800454a <_vfiprintf_r+0x6a>
 800452c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004530:	b01d      	add	sp, #116	; 0x74
 8004532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004536:	4b7b      	ldr	r3, [pc, #492]	; (8004724 <_vfiprintf_r+0x244>)
 8004538:	429d      	cmp	r5, r3
 800453a:	d101      	bne.n	8004540 <_vfiprintf_r+0x60>
 800453c:	68b5      	ldr	r5, [r6, #8]
 800453e:	e7df      	b.n	8004500 <_vfiprintf_r+0x20>
 8004540:	4b79      	ldr	r3, [pc, #484]	; (8004728 <_vfiprintf_r+0x248>)
 8004542:	429d      	cmp	r5, r3
 8004544:	bf08      	it	eq
 8004546:	68f5      	ldreq	r5, [r6, #12]
 8004548:	e7da      	b.n	8004500 <_vfiprintf_r+0x20>
 800454a:	89ab      	ldrh	r3, [r5, #12]
 800454c:	0598      	lsls	r0, r3, #22
 800454e:	d4ed      	bmi.n	800452c <_vfiprintf_r+0x4c>
 8004550:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004552:	f7ff ff06 	bl	8004362 <__retarget_lock_release_recursive>
 8004556:	e7e9      	b.n	800452c <_vfiprintf_r+0x4c>
 8004558:	2300      	movs	r3, #0
 800455a:	9309      	str	r3, [sp, #36]	; 0x24
 800455c:	2320      	movs	r3, #32
 800455e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004562:	f8cd 800c 	str.w	r8, [sp, #12]
 8004566:	2330      	movs	r3, #48	; 0x30
 8004568:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800472c <_vfiprintf_r+0x24c>
 800456c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004570:	f04f 0901 	mov.w	r9, #1
 8004574:	4623      	mov	r3, r4
 8004576:	469a      	mov	sl, r3
 8004578:	f813 2b01 	ldrb.w	r2, [r3], #1
 800457c:	b10a      	cbz	r2, 8004582 <_vfiprintf_r+0xa2>
 800457e:	2a25      	cmp	r2, #37	; 0x25
 8004580:	d1f9      	bne.n	8004576 <_vfiprintf_r+0x96>
 8004582:	ebba 0b04 	subs.w	fp, sl, r4
 8004586:	d00b      	beq.n	80045a0 <_vfiprintf_r+0xc0>
 8004588:	465b      	mov	r3, fp
 800458a:	4622      	mov	r2, r4
 800458c:	4629      	mov	r1, r5
 800458e:	4630      	mov	r0, r6
 8004590:	f7ff ff93 	bl	80044ba <__sfputs_r>
 8004594:	3001      	adds	r0, #1
 8004596:	f000 80aa 	beq.w	80046ee <_vfiprintf_r+0x20e>
 800459a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800459c:	445a      	add	r2, fp
 800459e:	9209      	str	r2, [sp, #36]	; 0x24
 80045a0:	f89a 3000 	ldrb.w	r3, [sl]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	f000 80a2 	beq.w	80046ee <_vfiprintf_r+0x20e>
 80045aa:	2300      	movs	r3, #0
 80045ac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80045b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80045b4:	f10a 0a01 	add.w	sl, sl, #1
 80045b8:	9304      	str	r3, [sp, #16]
 80045ba:	9307      	str	r3, [sp, #28]
 80045bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80045c0:	931a      	str	r3, [sp, #104]	; 0x68
 80045c2:	4654      	mov	r4, sl
 80045c4:	2205      	movs	r2, #5
 80045c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045ca:	4858      	ldr	r0, [pc, #352]	; (800472c <_vfiprintf_r+0x24c>)
 80045cc:	f7fb fdd8 	bl	8000180 <memchr>
 80045d0:	9a04      	ldr	r2, [sp, #16]
 80045d2:	b9d8      	cbnz	r0, 800460c <_vfiprintf_r+0x12c>
 80045d4:	06d1      	lsls	r1, r2, #27
 80045d6:	bf44      	itt	mi
 80045d8:	2320      	movmi	r3, #32
 80045da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80045de:	0713      	lsls	r3, r2, #28
 80045e0:	bf44      	itt	mi
 80045e2:	232b      	movmi	r3, #43	; 0x2b
 80045e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80045e8:	f89a 3000 	ldrb.w	r3, [sl]
 80045ec:	2b2a      	cmp	r3, #42	; 0x2a
 80045ee:	d015      	beq.n	800461c <_vfiprintf_r+0x13c>
 80045f0:	9a07      	ldr	r2, [sp, #28]
 80045f2:	4654      	mov	r4, sl
 80045f4:	2000      	movs	r0, #0
 80045f6:	f04f 0c0a 	mov.w	ip, #10
 80045fa:	4621      	mov	r1, r4
 80045fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004600:	3b30      	subs	r3, #48	; 0x30
 8004602:	2b09      	cmp	r3, #9
 8004604:	d94e      	bls.n	80046a4 <_vfiprintf_r+0x1c4>
 8004606:	b1b0      	cbz	r0, 8004636 <_vfiprintf_r+0x156>
 8004608:	9207      	str	r2, [sp, #28]
 800460a:	e014      	b.n	8004636 <_vfiprintf_r+0x156>
 800460c:	eba0 0308 	sub.w	r3, r0, r8
 8004610:	fa09 f303 	lsl.w	r3, r9, r3
 8004614:	4313      	orrs	r3, r2
 8004616:	9304      	str	r3, [sp, #16]
 8004618:	46a2      	mov	sl, r4
 800461a:	e7d2      	b.n	80045c2 <_vfiprintf_r+0xe2>
 800461c:	9b03      	ldr	r3, [sp, #12]
 800461e:	1d19      	adds	r1, r3, #4
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	9103      	str	r1, [sp, #12]
 8004624:	2b00      	cmp	r3, #0
 8004626:	bfbb      	ittet	lt
 8004628:	425b      	neglt	r3, r3
 800462a:	f042 0202 	orrlt.w	r2, r2, #2
 800462e:	9307      	strge	r3, [sp, #28]
 8004630:	9307      	strlt	r3, [sp, #28]
 8004632:	bfb8      	it	lt
 8004634:	9204      	strlt	r2, [sp, #16]
 8004636:	7823      	ldrb	r3, [r4, #0]
 8004638:	2b2e      	cmp	r3, #46	; 0x2e
 800463a:	d10c      	bne.n	8004656 <_vfiprintf_r+0x176>
 800463c:	7863      	ldrb	r3, [r4, #1]
 800463e:	2b2a      	cmp	r3, #42	; 0x2a
 8004640:	d135      	bne.n	80046ae <_vfiprintf_r+0x1ce>
 8004642:	9b03      	ldr	r3, [sp, #12]
 8004644:	1d1a      	adds	r2, r3, #4
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	9203      	str	r2, [sp, #12]
 800464a:	2b00      	cmp	r3, #0
 800464c:	bfb8      	it	lt
 800464e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004652:	3402      	adds	r4, #2
 8004654:	9305      	str	r3, [sp, #20]
 8004656:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800473c <_vfiprintf_r+0x25c>
 800465a:	7821      	ldrb	r1, [r4, #0]
 800465c:	2203      	movs	r2, #3
 800465e:	4650      	mov	r0, sl
 8004660:	f7fb fd8e 	bl	8000180 <memchr>
 8004664:	b140      	cbz	r0, 8004678 <_vfiprintf_r+0x198>
 8004666:	2340      	movs	r3, #64	; 0x40
 8004668:	eba0 000a 	sub.w	r0, r0, sl
 800466c:	fa03 f000 	lsl.w	r0, r3, r0
 8004670:	9b04      	ldr	r3, [sp, #16]
 8004672:	4303      	orrs	r3, r0
 8004674:	3401      	adds	r4, #1
 8004676:	9304      	str	r3, [sp, #16]
 8004678:	f814 1b01 	ldrb.w	r1, [r4], #1
 800467c:	482c      	ldr	r0, [pc, #176]	; (8004730 <_vfiprintf_r+0x250>)
 800467e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004682:	2206      	movs	r2, #6
 8004684:	f7fb fd7c 	bl	8000180 <memchr>
 8004688:	2800      	cmp	r0, #0
 800468a:	d03f      	beq.n	800470c <_vfiprintf_r+0x22c>
 800468c:	4b29      	ldr	r3, [pc, #164]	; (8004734 <_vfiprintf_r+0x254>)
 800468e:	bb1b      	cbnz	r3, 80046d8 <_vfiprintf_r+0x1f8>
 8004690:	9b03      	ldr	r3, [sp, #12]
 8004692:	3307      	adds	r3, #7
 8004694:	f023 0307 	bic.w	r3, r3, #7
 8004698:	3308      	adds	r3, #8
 800469a:	9303      	str	r3, [sp, #12]
 800469c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800469e:	443b      	add	r3, r7
 80046a0:	9309      	str	r3, [sp, #36]	; 0x24
 80046a2:	e767      	b.n	8004574 <_vfiprintf_r+0x94>
 80046a4:	fb0c 3202 	mla	r2, ip, r2, r3
 80046a8:	460c      	mov	r4, r1
 80046aa:	2001      	movs	r0, #1
 80046ac:	e7a5      	b.n	80045fa <_vfiprintf_r+0x11a>
 80046ae:	2300      	movs	r3, #0
 80046b0:	3401      	adds	r4, #1
 80046b2:	9305      	str	r3, [sp, #20]
 80046b4:	4619      	mov	r1, r3
 80046b6:	f04f 0c0a 	mov.w	ip, #10
 80046ba:	4620      	mov	r0, r4
 80046bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80046c0:	3a30      	subs	r2, #48	; 0x30
 80046c2:	2a09      	cmp	r2, #9
 80046c4:	d903      	bls.n	80046ce <_vfiprintf_r+0x1ee>
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d0c5      	beq.n	8004656 <_vfiprintf_r+0x176>
 80046ca:	9105      	str	r1, [sp, #20]
 80046cc:	e7c3      	b.n	8004656 <_vfiprintf_r+0x176>
 80046ce:	fb0c 2101 	mla	r1, ip, r1, r2
 80046d2:	4604      	mov	r4, r0
 80046d4:	2301      	movs	r3, #1
 80046d6:	e7f0      	b.n	80046ba <_vfiprintf_r+0x1da>
 80046d8:	ab03      	add	r3, sp, #12
 80046da:	9300      	str	r3, [sp, #0]
 80046dc:	462a      	mov	r2, r5
 80046de:	4b16      	ldr	r3, [pc, #88]	; (8004738 <_vfiprintf_r+0x258>)
 80046e0:	a904      	add	r1, sp, #16
 80046e2:	4630      	mov	r0, r6
 80046e4:	f3af 8000 	nop.w
 80046e8:	4607      	mov	r7, r0
 80046ea:	1c78      	adds	r0, r7, #1
 80046ec:	d1d6      	bne.n	800469c <_vfiprintf_r+0x1bc>
 80046ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80046f0:	07d9      	lsls	r1, r3, #31
 80046f2:	d405      	bmi.n	8004700 <_vfiprintf_r+0x220>
 80046f4:	89ab      	ldrh	r3, [r5, #12]
 80046f6:	059a      	lsls	r2, r3, #22
 80046f8:	d402      	bmi.n	8004700 <_vfiprintf_r+0x220>
 80046fa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80046fc:	f7ff fe31 	bl	8004362 <__retarget_lock_release_recursive>
 8004700:	89ab      	ldrh	r3, [r5, #12]
 8004702:	065b      	lsls	r3, r3, #25
 8004704:	f53f af12 	bmi.w	800452c <_vfiprintf_r+0x4c>
 8004708:	9809      	ldr	r0, [sp, #36]	; 0x24
 800470a:	e711      	b.n	8004530 <_vfiprintf_r+0x50>
 800470c:	ab03      	add	r3, sp, #12
 800470e:	9300      	str	r3, [sp, #0]
 8004710:	462a      	mov	r2, r5
 8004712:	4b09      	ldr	r3, [pc, #36]	; (8004738 <_vfiprintf_r+0x258>)
 8004714:	a904      	add	r1, sp, #16
 8004716:	4630      	mov	r0, r6
 8004718:	f000 f880 	bl	800481c <_printf_i>
 800471c:	e7e4      	b.n	80046e8 <_vfiprintf_r+0x208>
 800471e:	bf00      	nop
 8004720:	080051b4 	.word	0x080051b4
 8004724:	080051d4 	.word	0x080051d4
 8004728:	08005194 	.word	0x08005194
 800472c:	080051f4 	.word	0x080051f4
 8004730:	080051fe 	.word	0x080051fe
 8004734:	00000000 	.word	0x00000000
 8004738:	080044bb 	.word	0x080044bb
 800473c:	080051fa 	.word	0x080051fa

08004740 <_printf_common>:
 8004740:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004744:	4616      	mov	r6, r2
 8004746:	4699      	mov	r9, r3
 8004748:	688a      	ldr	r2, [r1, #8]
 800474a:	690b      	ldr	r3, [r1, #16]
 800474c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004750:	4293      	cmp	r3, r2
 8004752:	bfb8      	it	lt
 8004754:	4613      	movlt	r3, r2
 8004756:	6033      	str	r3, [r6, #0]
 8004758:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800475c:	4607      	mov	r7, r0
 800475e:	460c      	mov	r4, r1
 8004760:	b10a      	cbz	r2, 8004766 <_printf_common+0x26>
 8004762:	3301      	adds	r3, #1
 8004764:	6033      	str	r3, [r6, #0]
 8004766:	6823      	ldr	r3, [r4, #0]
 8004768:	0699      	lsls	r1, r3, #26
 800476a:	bf42      	ittt	mi
 800476c:	6833      	ldrmi	r3, [r6, #0]
 800476e:	3302      	addmi	r3, #2
 8004770:	6033      	strmi	r3, [r6, #0]
 8004772:	6825      	ldr	r5, [r4, #0]
 8004774:	f015 0506 	ands.w	r5, r5, #6
 8004778:	d106      	bne.n	8004788 <_printf_common+0x48>
 800477a:	f104 0a19 	add.w	sl, r4, #25
 800477e:	68e3      	ldr	r3, [r4, #12]
 8004780:	6832      	ldr	r2, [r6, #0]
 8004782:	1a9b      	subs	r3, r3, r2
 8004784:	42ab      	cmp	r3, r5
 8004786:	dc26      	bgt.n	80047d6 <_printf_common+0x96>
 8004788:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800478c:	1e13      	subs	r3, r2, #0
 800478e:	6822      	ldr	r2, [r4, #0]
 8004790:	bf18      	it	ne
 8004792:	2301      	movne	r3, #1
 8004794:	0692      	lsls	r2, r2, #26
 8004796:	d42b      	bmi.n	80047f0 <_printf_common+0xb0>
 8004798:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800479c:	4649      	mov	r1, r9
 800479e:	4638      	mov	r0, r7
 80047a0:	47c0      	blx	r8
 80047a2:	3001      	adds	r0, #1
 80047a4:	d01e      	beq.n	80047e4 <_printf_common+0xa4>
 80047a6:	6823      	ldr	r3, [r4, #0]
 80047a8:	68e5      	ldr	r5, [r4, #12]
 80047aa:	6832      	ldr	r2, [r6, #0]
 80047ac:	f003 0306 	and.w	r3, r3, #6
 80047b0:	2b04      	cmp	r3, #4
 80047b2:	bf08      	it	eq
 80047b4:	1aad      	subeq	r5, r5, r2
 80047b6:	68a3      	ldr	r3, [r4, #8]
 80047b8:	6922      	ldr	r2, [r4, #16]
 80047ba:	bf0c      	ite	eq
 80047bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80047c0:	2500      	movne	r5, #0
 80047c2:	4293      	cmp	r3, r2
 80047c4:	bfc4      	itt	gt
 80047c6:	1a9b      	subgt	r3, r3, r2
 80047c8:	18ed      	addgt	r5, r5, r3
 80047ca:	2600      	movs	r6, #0
 80047cc:	341a      	adds	r4, #26
 80047ce:	42b5      	cmp	r5, r6
 80047d0:	d11a      	bne.n	8004808 <_printf_common+0xc8>
 80047d2:	2000      	movs	r0, #0
 80047d4:	e008      	b.n	80047e8 <_printf_common+0xa8>
 80047d6:	2301      	movs	r3, #1
 80047d8:	4652      	mov	r2, sl
 80047da:	4649      	mov	r1, r9
 80047dc:	4638      	mov	r0, r7
 80047de:	47c0      	blx	r8
 80047e0:	3001      	adds	r0, #1
 80047e2:	d103      	bne.n	80047ec <_printf_common+0xac>
 80047e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80047e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047ec:	3501      	adds	r5, #1
 80047ee:	e7c6      	b.n	800477e <_printf_common+0x3e>
 80047f0:	18e1      	adds	r1, r4, r3
 80047f2:	1c5a      	adds	r2, r3, #1
 80047f4:	2030      	movs	r0, #48	; 0x30
 80047f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80047fa:	4422      	add	r2, r4
 80047fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004800:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004804:	3302      	adds	r3, #2
 8004806:	e7c7      	b.n	8004798 <_printf_common+0x58>
 8004808:	2301      	movs	r3, #1
 800480a:	4622      	mov	r2, r4
 800480c:	4649      	mov	r1, r9
 800480e:	4638      	mov	r0, r7
 8004810:	47c0      	blx	r8
 8004812:	3001      	adds	r0, #1
 8004814:	d0e6      	beq.n	80047e4 <_printf_common+0xa4>
 8004816:	3601      	adds	r6, #1
 8004818:	e7d9      	b.n	80047ce <_printf_common+0x8e>
	...

0800481c <_printf_i>:
 800481c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004820:	7e0f      	ldrb	r7, [r1, #24]
 8004822:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004824:	2f78      	cmp	r7, #120	; 0x78
 8004826:	4691      	mov	r9, r2
 8004828:	4680      	mov	r8, r0
 800482a:	460c      	mov	r4, r1
 800482c:	469a      	mov	sl, r3
 800482e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004832:	d807      	bhi.n	8004844 <_printf_i+0x28>
 8004834:	2f62      	cmp	r7, #98	; 0x62
 8004836:	d80a      	bhi.n	800484e <_printf_i+0x32>
 8004838:	2f00      	cmp	r7, #0
 800483a:	f000 80d8 	beq.w	80049ee <_printf_i+0x1d2>
 800483e:	2f58      	cmp	r7, #88	; 0x58
 8004840:	f000 80a3 	beq.w	800498a <_printf_i+0x16e>
 8004844:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004848:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800484c:	e03a      	b.n	80048c4 <_printf_i+0xa8>
 800484e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004852:	2b15      	cmp	r3, #21
 8004854:	d8f6      	bhi.n	8004844 <_printf_i+0x28>
 8004856:	a101      	add	r1, pc, #4	; (adr r1, 800485c <_printf_i+0x40>)
 8004858:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800485c:	080048b5 	.word	0x080048b5
 8004860:	080048c9 	.word	0x080048c9
 8004864:	08004845 	.word	0x08004845
 8004868:	08004845 	.word	0x08004845
 800486c:	08004845 	.word	0x08004845
 8004870:	08004845 	.word	0x08004845
 8004874:	080048c9 	.word	0x080048c9
 8004878:	08004845 	.word	0x08004845
 800487c:	08004845 	.word	0x08004845
 8004880:	08004845 	.word	0x08004845
 8004884:	08004845 	.word	0x08004845
 8004888:	080049d5 	.word	0x080049d5
 800488c:	080048f9 	.word	0x080048f9
 8004890:	080049b7 	.word	0x080049b7
 8004894:	08004845 	.word	0x08004845
 8004898:	08004845 	.word	0x08004845
 800489c:	080049f7 	.word	0x080049f7
 80048a0:	08004845 	.word	0x08004845
 80048a4:	080048f9 	.word	0x080048f9
 80048a8:	08004845 	.word	0x08004845
 80048ac:	08004845 	.word	0x08004845
 80048b0:	080049bf 	.word	0x080049bf
 80048b4:	682b      	ldr	r3, [r5, #0]
 80048b6:	1d1a      	adds	r2, r3, #4
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	602a      	str	r2, [r5, #0]
 80048bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80048c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80048c4:	2301      	movs	r3, #1
 80048c6:	e0a3      	b.n	8004a10 <_printf_i+0x1f4>
 80048c8:	6820      	ldr	r0, [r4, #0]
 80048ca:	6829      	ldr	r1, [r5, #0]
 80048cc:	0606      	lsls	r6, r0, #24
 80048ce:	f101 0304 	add.w	r3, r1, #4
 80048d2:	d50a      	bpl.n	80048ea <_printf_i+0xce>
 80048d4:	680e      	ldr	r6, [r1, #0]
 80048d6:	602b      	str	r3, [r5, #0]
 80048d8:	2e00      	cmp	r6, #0
 80048da:	da03      	bge.n	80048e4 <_printf_i+0xc8>
 80048dc:	232d      	movs	r3, #45	; 0x2d
 80048de:	4276      	negs	r6, r6
 80048e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80048e4:	485e      	ldr	r0, [pc, #376]	; (8004a60 <_printf_i+0x244>)
 80048e6:	230a      	movs	r3, #10
 80048e8:	e019      	b.n	800491e <_printf_i+0x102>
 80048ea:	680e      	ldr	r6, [r1, #0]
 80048ec:	602b      	str	r3, [r5, #0]
 80048ee:	f010 0f40 	tst.w	r0, #64	; 0x40
 80048f2:	bf18      	it	ne
 80048f4:	b236      	sxthne	r6, r6
 80048f6:	e7ef      	b.n	80048d8 <_printf_i+0xbc>
 80048f8:	682b      	ldr	r3, [r5, #0]
 80048fa:	6820      	ldr	r0, [r4, #0]
 80048fc:	1d19      	adds	r1, r3, #4
 80048fe:	6029      	str	r1, [r5, #0]
 8004900:	0601      	lsls	r1, r0, #24
 8004902:	d501      	bpl.n	8004908 <_printf_i+0xec>
 8004904:	681e      	ldr	r6, [r3, #0]
 8004906:	e002      	b.n	800490e <_printf_i+0xf2>
 8004908:	0646      	lsls	r6, r0, #25
 800490a:	d5fb      	bpl.n	8004904 <_printf_i+0xe8>
 800490c:	881e      	ldrh	r6, [r3, #0]
 800490e:	4854      	ldr	r0, [pc, #336]	; (8004a60 <_printf_i+0x244>)
 8004910:	2f6f      	cmp	r7, #111	; 0x6f
 8004912:	bf0c      	ite	eq
 8004914:	2308      	moveq	r3, #8
 8004916:	230a      	movne	r3, #10
 8004918:	2100      	movs	r1, #0
 800491a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800491e:	6865      	ldr	r5, [r4, #4]
 8004920:	60a5      	str	r5, [r4, #8]
 8004922:	2d00      	cmp	r5, #0
 8004924:	bfa2      	ittt	ge
 8004926:	6821      	ldrge	r1, [r4, #0]
 8004928:	f021 0104 	bicge.w	r1, r1, #4
 800492c:	6021      	strge	r1, [r4, #0]
 800492e:	b90e      	cbnz	r6, 8004934 <_printf_i+0x118>
 8004930:	2d00      	cmp	r5, #0
 8004932:	d04d      	beq.n	80049d0 <_printf_i+0x1b4>
 8004934:	4615      	mov	r5, r2
 8004936:	fbb6 f1f3 	udiv	r1, r6, r3
 800493a:	fb03 6711 	mls	r7, r3, r1, r6
 800493e:	5dc7      	ldrb	r7, [r0, r7]
 8004940:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004944:	4637      	mov	r7, r6
 8004946:	42bb      	cmp	r3, r7
 8004948:	460e      	mov	r6, r1
 800494a:	d9f4      	bls.n	8004936 <_printf_i+0x11a>
 800494c:	2b08      	cmp	r3, #8
 800494e:	d10b      	bne.n	8004968 <_printf_i+0x14c>
 8004950:	6823      	ldr	r3, [r4, #0]
 8004952:	07de      	lsls	r6, r3, #31
 8004954:	d508      	bpl.n	8004968 <_printf_i+0x14c>
 8004956:	6923      	ldr	r3, [r4, #16]
 8004958:	6861      	ldr	r1, [r4, #4]
 800495a:	4299      	cmp	r1, r3
 800495c:	bfde      	ittt	le
 800495e:	2330      	movle	r3, #48	; 0x30
 8004960:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004964:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004968:	1b52      	subs	r2, r2, r5
 800496a:	6122      	str	r2, [r4, #16]
 800496c:	f8cd a000 	str.w	sl, [sp]
 8004970:	464b      	mov	r3, r9
 8004972:	aa03      	add	r2, sp, #12
 8004974:	4621      	mov	r1, r4
 8004976:	4640      	mov	r0, r8
 8004978:	f7ff fee2 	bl	8004740 <_printf_common>
 800497c:	3001      	adds	r0, #1
 800497e:	d14c      	bne.n	8004a1a <_printf_i+0x1fe>
 8004980:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004984:	b004      	add	sp, #16
 8004986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800498a:	4835      	ldr	r0, [pc, #212]	; (8004a60 <_printf_i+0x244>)
 800498c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004990:	6829      	ldr	r1, [r5, #0]
 8004992:	6823      	ldr	r3, [r4, #0]
 8004994:	f851 6b04 	ldr.w	r6, [r1], #4
 8004998:	6029      	str	r1, [r5, #0]
 800499a:	061d      	lsls	r5, r3, #24
 800499c:	d514      	bpl.n	80049c8 <_printf_i+0x1ac>
 800499e:	07df      	lsls	r7, r3, #31
 80049a0:	bf44      	itt	mi
 80049a2:	f043 0320 	orrmi.w	r3, r3, #32
 80049a6:	6023      	strmi	r3, [r4, #0]
 80049a8:	b91e      	cbnz	r6, 80049b2 <_printf_i+0x196>
 80049aa:	6823      	ldr	r3, [r4, #0]
 80049ac:	f023 0320 	bic.w	r3, r3, #32
 80049b0:	6023      	str	r3, [r4, #0]
 80049b2:	2310      	movs	r3, #16
 80049b4:	e7b0      	b.n	8004918 <_printf_i+0xfc>
 80049b6:	6823      	ldr	r3, [r4, #0]
 80049b8:	f043 0320 	orr.w	r3, r3, #32
 80049bc:	6023      	str	r3, [r4, #0]
 80049be:	2378      	movs	r3, #120	; 0x78
 80049c0:	4828      	ldr	r0, [pc, #160]	; (8004a64 <_printf_i+0x248>)
 80049c2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80049c6:	e7e3      	b.n	8004990 <_printf_i+0x174>
 80049c8:	0659      	lsls	r1, r3, #25
 80049ca:	bf48      	it	mi
 80049cc:	b2b6      	uxthmi	r6, r6
 80049ce:	e7e6      	b.n	800499e <_printf_i+0x182>
 80049d0:	4615      	mov	r5, r2
 80049d2:	e7bb      	b.n	800494c <_printf_i+0x130>
 80049d4:	682b      	ldr	r3, [r5, #0]
 80049d6:	6826      	ldr	r6, [r4, #0]
 80049d8:	6961      	ldr	r1, [r4, #20]
 80049da:	1d18      	adds	r0, r3, #4
 80049dc:	6028      	str	r0, [r5, #0]
 80049de:	0635      	lsls	r5, r6, #24
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	d501      	bpl.n	80049e8 <_printf_i+0x1cc>
 80049e4:	6019      	str	r1, [r3, #0]
 80049e6:	e002      	b.n	80049ee <_printf_i+0x1d2>
 80049e8:	0670      	lsls	r0, r6, #25
 80049ea:	d5fb      	bpl.n	80049e4 <_printf_i+0x1c8>
 80049ec:	8019      	strh	r1, [r3, #0]
 80049ee:	2300      	movs	r3, #0
 80049f0:	6123      	str	r3, [r4, #16]
 80049f2:	4615      	mov	r5, r2
 80049f4:	e7ba      	b.n	800496c <_printf_i+0x150>
 80049f6:	682b      	ldr	r3, [r5, #0]
 80049f8:	1d1a      	adds	r2, r3, #4
 80049fa:	602a      	str	r2, [r5, #0]
 80049fc:	681d      	ldr	r5, [r3, #0]
 80049fe:	6862      	ldr	r2, [r4, #4]
 8004a00:	2100      	movs	r1, #0
 8004a02:	4628      	mov	r0, r5
 8004a04:	f7fb fbbc 	bl	8000180 <memchr>
 8004a08:	b108      	cbz	r0, 8004a0e <_printf_i+0x1f2>
 8004a0a:	1b40      	subs	r0, r0, r5
 8004a0c:	6060      	str	r0, [r4, #4]
 8004a0e:	6863      	ldr	r3, [r4, #4]
 8004a10:	6123      	str	r3, [r4, #16]
 8004a12:	2300      	movs	r3, #0
 8004a14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a18:	e7a8      	b.n	800496c <_printf_i+0x150>
 8004a1a:	6923      	ldr	r3, [r4, #16]
 8004a1c:	462a      	mov	r2, r5
 8004a1e:	4649      	mov	r1, r9
 8004a20:	4640      	mov	r0, r8
 8004a22:	47d0      	blx	sl
 8004a24:	3001      	adds	r0, #1
 8004a26:	d0ab      	beq.n	8004980 <_printf_i+0x164>
 8004a28:	6823      	ldr	r3, [r4, #0]
 8004a2a:	079b      	lsls	r3, r3, #30
 8004a2c:	d413      	bmi.n	8004a56 <_printf_i+0x23a>
 8004a2e:	68e0      	ldr	r0, [r4, #12]
 8004a30:	9b03      	ldr	r3, [sp, #12]
 8004a32:	4298      	cmp	r0, r3
 8004a34:	bfb8      	it	lt
 8004a36:	4618      	movlt	r0, r3
 8004a38:	e7a4      	b.n	8004984 <_printf_i+0x168>
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	4632      	mov	r2, r6
 8004a3e:	4649      	mov	r1, r9
 8004a40:	4640      	mov	r0, r8
 8004a42:	47d0      	blx	sl
 8004a44:	3001      	adds	r0, #1
 8004a46:	d09b      	beq.n	8004980 <_printf_i+0x164>
 8004a48:	3501      	adds	r5, #1
 8004a4a:	68e3      	ldr	r3, [r4, #12]
 8004a4c:	9903      	ldr	r1, [sp, #12]
 8004a4e:	1a5b      	subs	r3, r3, r1
 8004a50:	42ab      	cmp	r3, r5
 8004a52:	dcf2      	bgt.n	8004a3a <_printf_i+0x21e>
 8004a54:	e7eb      	b.n	8004a2e <_printf_i+0x212>
 8004a56:	2500      	movs	r5, #0
 8004a58:	f104 0619 	add.w	r6, r4, #25
 8004a5c:	e7f5      	b.n	8004a4a <_printf_i+0x22e>
 8004a5e:	bf00      	nop
 8004a60:	08005205 	.word	0x08005205
 8004a64:	08005216 	.word	0x08005216

08004a68 <_sbrk_r>:
 8004a68:	b538      	push	{r3, r4, r5, lr}
 8004a6a:	4d06      	ldr	r5, [pc, #24]	; (8004a84 <_sbrk_r+0x1c>)
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	4604      	mov	r4, r0
 8004a70:	4608      	mov	r0, r1
 8004a72:	602b      	str	r3, [r5, #0]
 8004a74:	f7fb fff4 	bl	8000a60 <_sbrk>
 8004a78:	1c43      	adds	r3, r0, #1
 8004a7a:	d102      	bne.n	8004a82 <_sbrk_r+0x1a>
 8004a7c:	682b      	ldr	r3, [r5, #0]
 8004a7e:	b103      	cbz	r3, 8004a82 <_sbrk_r+0x1a>
 8004a80:	6023      	str	r3, [r4, #0]
 8004a82:	bd38      	pop	{r3, r4, r5, pc}
 8004a84:	20000460 	.word	0x20000460

08004a88 <__sread>:
 8004a88:	b510      	push	{r4, lr}
 8004a8a:	460c      	mov	r4, r1
 8004a8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a90:	f000 fab2 	bl	8004ff8 <_read_r>
 8004a94:	2800      	cmp	r0, #0
 8004a96:	bfab      	itete	ge
 8004a98:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004a9a:	89a3      	ldrhlt	r3, [r4, #12]
 8004a9c:	181b      	addge	r3, r3, r0
 8004a9e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004aa2:	bfac      	ite	ge
 8004aa4:	6563      	strge	r3, [r4, #84]	; 0x54
 8004aa6:	81a3      	strhlt	r3, [r4, #12]
 8004aa8:	bd10      	pop	{r4, pc}

08004aaa <__swrite>:
 8004aaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004aae:	461f      	mov	r7, r3
 8004ab0:	898b      	ldrh	r3, [r1, #12]
 8004ab2:	05db      	lsls	r3, r3, #23
 8004ab4:	4605      	mov	r5, r0
 8004ab6:	460c      	mov	r4, r1
 8004ab8:	4616      	mov	r6, r2
 8004aba:	d505      	bpl.n	8004ac8 <__swrite+0x1e>
 8004abc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ac0:	2302      	movs	r3, #2
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f000 f9c8 	bl	8004e58 <_lseek_r>
 8004ac8:	89a3      	ldrh	r3, [r4, #12]
 8004aca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ace:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ad2:	81a3      	strh	r3, [r4, #12]
 8004ad4:	4632      	mov	r2, r6
 8004ad6:	463b      	mov	r3, r7
 8004ad8:	4628      	mov	r0, r5
 8004ada:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ade:	f000 b869 	b.w	8004bb4 <_write_r>

08004ae2 <__sseek>:
 8004ae2:	b510      	push	{r4, lr}
 8004ae4:	460c      	mov	r4, r1
 8004ae6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004aea:	f000 f9b5 	bl	8004e58 <_lseek_r>
 8004aee:	1c43      	adds	r3, r0, #1
 8004af0:	89a3      	ldrh	r3, [r4, #12]
 8004af2:	bf15      	itete	ne
 8004af4:	6560      	strne	r0, [r4, #84]	; 0x54
 8004af6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004afa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004afe:	81a3      	strheq	r3, [r4, #12]
 8004b00:	bf18      	it	ne
 8004b02:	81a3      	strhne	r3, [r4, #12]
 8004b04:	bd10      	pop	{r4, pc}

08004b06 <__sclose>:
 8004b06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b0a:	f000 b8d3 	b.w	8004cb4 <_close_r>
	...

08004b10 <__swbuf_r>:
 8004b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b12:	460e      	mov	r6, r1
 8004b14:	4614      	mov	r4, r2
 8004b16:	4605      	mov	r5, r0
 8004b18:	b118      	cbz	r0, 8004b22 <__swbuf_r+0x12>
 8004b1a:	6983      	ldr	r3, [r0, #24]
 8004b1c:	b90b      	cbnz	r3, 8004b22 <__swbuf_r+0x12>
 8004b1e:	f7ff fb81 	bl	8004224 <__sinit>
 8004b22:	4b21      	ldr	r3, [pc, #132]	; (8004ba8 <__swbuf_r+0x98>)
 8004b24:	429c      	cmp	r4, r3
 8004b26:	d12b      	bne.n	8004b80 <__swbuf_r+0x70>
 8004b28:	686c      	ldr	r4, [r5, #4]
 8004b2a:	69a3      	ldr	r3, [r4, #24]
 8004b2c:	60a3      	str	r3, [r4, #8]
 8004b2e:	89a3      	ldrh	r3, [r4, #12]
 8004b30:	071a      	lsls	r2, r3, #28
 8004b32:	d52f      	bpl.n	8004b94 <__swbuf_r+0x84>
 8004b34:	6923      	ldr	r3, [r4, #16]
 8004b36:	b36b      	cbz	r3, 8004b94 <__swbuf_r+0x84>
 8004b38:	6923      	ldr	r3, [r4, #16]
 8004b3a:	6820      	ldr	r0, [r4, #0]
 8004b3c:	1ac0      	subs	r0, r0, r3
 8004b3e:	6963      	ldr	r3, [r4, #20]
 8004b40:	b2f6      	uxtb	r6, r6
 8004b42:	4283      	cmp	r3, r0
 8004b44:	4637      	mov	r7, r6
 8004b46:	dc04      	bgt.n	8004b52 <__swbuf_r+0x42>
 8004b48:	4621      	mov	r1, r4
 8004b4a:	4628      	mov	r0, r5
 8004b4c:	f000 f948 	bl	8004de0 <_fflush_r>
 8004b50:	bb30      	cbnz	r0, 8004ba0 <__swbuf_r+0x90>
 8004b52:	68a3      	ldr	r3, [r4, #8]
 8004b54:	3b01      	subs	r3, #1
 8004b56:	60a3      	str	r3, [r4, #8]
 8004b58:	6823      	ldr	r3, [r4, #0]
 8004b5a:	1c5a      	adds	r2, r3, #1
 8004b5c:	6022      	str	r2, [r4, #0]
 8004b5e:	701e      	strb	r6, [r3, #0]
 8004b60:	6963      	ldr	r3, [r4, #20]
 8004b62:	3001      	adds	r0, #1
 8004b64:	4283      	cmp	r3, r0
 8004b66:	d004      	beq.n	8004b72 <__swbuf_r+0x62>
 8004b68:	89a3      	ldrh	r3, [r4, #12]
 8004b6a:	07db      	lsls	r3, r3, #31
 8004b6c:	d506      	bpl.n	8004b7c <__swbuf_r+0x6c>
 8004b6e:	2e0a      	cmp	r6, #10
 8004b70:	d104      	bne.n	8004b7c <__swbuf_r+0x6c>
 8004b72:	4621      	mov	r1, r4
 8004b74:	4628      	mov	r0, r5
 8004b76:	f000 f933 	bl	8004de0 <_fflush_r>
 8004b7a:	b988      	cbnz	r0, 8004ba0 <__swbuf_r+0x90>
 8004b7c:	4638      	mov	r0, r7
 8004b7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b80:	4b0a      	ldr	r3, [pc, #40]	; (8004bac <__swbuf_r+0x9c>)
 8004b82:	429c      	cmp	r4, r3
 8004b84:	d101      	bne.n	8004b8a <__swbuf_r+0x7a>
 8004b86:	68ac      	ldr	r4, [r5, #8]
 8004b88:	e7cf      	b.n	8004b2a <__swbuf_r+0x1a>
 8004b8a:	4b09      	ldr	r3, [pc, #36]	; (8004bb0 <__swbuf_r+0xa0>)
 8004b8c:	429c      	cmp	r4, r3
 8004b8e:	bf08      	it	eq
 8004b90:	68ec      	ldreq	r4, [r5, #12]
 8004b92:	e7ca      	b.n	8004b2a <__swbuf_r+0x1a>
 8004b94:	4621      	mov	r1, r4
 8004b96:	4628      	mov	r0, r5
 8004b98:	f000 f81e 	bl	8004bd8 <__swsetup_r>
 8004b9c:	2800      	cmp	r0, #0
 8004b9e:	d0cb      	beq.n	8004b38 <__swbuf_r+0x28>
 8004ba0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004ba4:	e7ea      	b.n	8004b7c <__swbuf_r+0x6c>
 8004ba6:	bf00      	nop
 8004ba8:	080051b4 	.word	0x080051b4
 8004bac:	080051d4 	.word	0x080051d4
 8004bb0:	08005194 	.word	0x08005194

08004bb4 <_write_r>:
 8004bb4:	b538      	push	{r3, r4, r5, lr}
 8004bb6:	4d07      	ldr	r5, [pc, #28]	; (8004bd4 <_write_r+0x20>)
 8004bb8:	4604      	mov	r4, r0
 8004bba:	4608      	mov	r0, r1
 8004bbc:	4611      	mov	r1, r2
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	602a      	str	r2, [r5, #0]
 8004bc2:	461a      	mov	r2, r3
 8004bc4:	f7fb fefc 	bl	80009c0 <_write>
 8004bc8:	1c43      	adds	r3, r0, #1
 8004bca:	d102      	bne.n	8004bd2 <_write_r+0x1e>
 8004bcc:	682b      	ldr	r3, [r5, #0]
 8004bce:	b103      	cbz	r3, 8004bd2 <_write_r+0x1e>
 8004bd0:	6023      	str	r3, [r4, #0]
 8004bd2:	bd38      	pop	{r3, r4, r5, pc}
 8004bd4:	20000460 	.word	0x20000460

08004bd8 <__swsetup_r>:
 8004bd8:	4b32      	ldr	r3, [pc, #200]	; (8004ca4 <__swsetup_r+0xcc>)
 8004bda:	b570      	push	{r4, r5, r6, lr}
 8004bdc:	681d      	ldr	r5, [r3, #0]
 8004bde:	4606      	mov	r6, r0
 8004be0:	460c      	mov	r4, r1
 8004be2:	b125      	cbz	r5, 8004bee <__swsetup_r+0x16>
 8004be4:	69ab      	ldr	r3, [r5, #24]
 8004be6:	b913      	cbnz	r3, 8004bee <__swsetup_r+0x16>
 8004be8:	4628      	mov	r0, r5
 8004bea:	f7ff fb1b 	bl	8004224 <__sinit>
 8004bee:	4b2e      	ldr	r3, [pc, #184]	; (8004ca8 <__swsetup_r+0xd0>)
 8004bf0:	429c      	cmp	r4, r3
 8004bf2:	d10f      	bne.n	8004c14 <__swsetup_r+0x3c>
 8004bf4:	686c      	ldr	r4, [r5, #4]
 8004bf6:	89a3      	ldrh	r3, [r4, #12]
 8004bf8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004bfc:	0719      	lsls	r1, r3, #28
 8004bfe:	d42c      	bmi.n	8004c5a <__swsetup_r+0x82>
 8004c00:	06dd      	lsls	r5, r3, #27
 8004c02:	d411      	bmi.n	8004c28 <__swsetup_r+0x50>
 8004c04:	2309      	movs	r3, #9
 8004c06:	6033      	str	r3, [r6, #0]
 8004c08:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004c0c:	81a3      	strh	r3, [r4, #12]
 8004c0e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004c12:	e03e      	b.n	8004c92 <__swsetup_r+0xba>
 8004c14:	4b25      	ldr	r3, [pc, #148]	; (8004cac <__swsetup_r+0xd4>)
 8004c16:	429c      	cmp	r4, r3
 8004c18:	d101      	bne.n	8004c1e <__swsetup_r+0x46>
 8004c1a:	68ac      	ldr	r4, [r5, #8]
 8004c1c:	e7eb      	b.n	8004bf6 <__swsetup_r+0x1e>
 8004c1e:	4b24      	ldr	r3, [pc, #144]	; (8004cb0 <__swsetup_r+0xd8>)
 8004c20:	429c      	cmp	r4, r3
 8004c22:	bf08      	it	eq
 8004c24:	68ec      	ldreq	r4, [r5, #12]
 8004c26:	e7e6      	b.n	8004bf6 <__swsetup_r+0x1e>
 8004c28:	0758      	lsls	r0, r3, #29
 8004c2a:	d512      	bpl.n	8004c52 <__swsetup_r+0x7a>
 8004c2c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004c2e:	b141      	cbz	r1, 8004c42 <__swsetup_r+0x6a>
 8004c30:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004c34:	4299      	cmp	r1, r3
 8004c36:	d002      	beq.n	8004c3e <__swsetup_r+0x66>
 8004c38:	4630      	mov	r0, r6
 8004c3a:	f000 f991 	bl	8004f60 <_free_r>
 8004c3e:	2300      	movs	r3, #0
 8004c40:	6363      	str	r3, [r4, #52]	; 0x34
 8004c42:	89a3      	ldrh	r3, [r4, #12]
 8004c44:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004c48:	81a3      	strh	r3, [r4, #12]
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	6063      	str	r3, [r4, #4]
 8004c4e:	6923      	ldr	r3, [r4, #16]
 8004c50:	6023      	str	r3, [r4, #0]
 8004c52:	89a3      	ldrh	r3, [r4, #12]
 8004c54:	f043 0308 	orr.w	r3, r3, #8
 8004c58:	81a3      	strh	r3, [r4, #12]
 8004c5a:	6923      	ldr	r3, [r4, #16]
 8004c5c:	b94b      	cbnz	r3, 8004c72 <__swsetup_r+0x9a>
 8004c5e:	89a3      	ldrh	r3, [r4, #12]
 8004c60:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004c64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c68:	d003      	beq.n	8004c72 <__swsetup_r+0x9a>
 8004c6a:	4621      	mov	r1, r4
 8004c6c:	4630      	mov	r0, r6
 8004c6e:	f000 f92b 	bl	8004ec8 <__smakebuf_r>
 8004c72:	89a0      	ldrh	r0, [r4, #12]
 8004c74:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004c78:	f010 0301 	ands.w	r3, r0, #1
 8004c7c:	d00a      	beq.n	8004c94 <__swsetup_r+0xbc>
 8004c7e:	2300      	movs	r3, #0
 8004c80:	60a3      	str	r3, [r4, #8]
 8004c82:	6963      	ldr	r3, [r4, #20]
 8004c84:	425b      	negs	r3, r3
 8004c86:	61a3      	str	r3, [r4, #24]
 8004c88:	6923      	ldr	r3, [r4, #16]
 8004c8a:	b943      	cbnz	r3, 8004c9e <__swsetup_r+0xc6>
 8004c8c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004c90:	d1ba      	bne.n	8004c08 <__swsetup_r+0x30>
 8004c92:	bd70      	pop	{r4, r5, r6, pc}
 8004c94:	0781      	lsls	r1, r0, #30
 8004c96:	bf58      	it	pl
 8004c98:	6963      	ldrpl	r3, [r4, #20]
 8004c9a:	60a3      	str	r3, [r4, #8]
 8004c9c:	e7f4      	b.n	8004c88 <__swsetup_r+0xb0>
 8004c9e:	2000      	movs	r0, #0
 8004ca0:	e7f7      	b.n	8004c92 <__swsetup_r+0xba>
 8004ca2:	bf00      	nop
 8004ca4:	20000014 	.word	0x20000014
 8004ca8:	080051b4 	.word	0x080051b4
 8004cac:	080051d4 	.word	0x080051d4
 8004cb0:	08005194 	.word	0x08005194

08004cb4 <_close_r>:
 8004cb4:	b538      	push	{r3, r4, r5, lr}
 8004cb6:	4d06      	ldr	r5, [pc, #24]	; (8004cd0 <_close_r+0x1c>)
 8004cb8:	2300      	movs	r3, #0
 8004cba:	4604      	mov	r4, r0
 8004cbc:	4608      	mov	r0, r1
 8004cbe:	602b      	str	r3, [r5, #0]
 8004cc0:	f7fb fe9a 	bl	80009f8 <_close>
 8004cc4:	1c43      	adds	r3, r0, #1
 8004cc6:	d102      	bne.n	8004cce <_close_r+0x1a>
 8004cc8:	682b      	ldr	r3, [r5, #0]
 8004cca:	b103      	cbz	r3, 8004cce <_close_r+0x1a>
 8004ccc:	6023      	str	r3, [r4, #0]
 8004cce:	bd38      	pop	{r3, r4, r5, pc}
 8004cd0:	20000460 	.word	0x20000460

08004cd4 <__sflush_r>:
 8004cd4:	898a      	ldrh	r2, [r1, #12]
 8004cd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cda:	4605      	mov	r5, r0
 8004cdc:	0710      	lsls	r0, r2, #28
 8004cde:	460c      	mov	r4, r1
 8004ce0:	d458      	bmi.n	8004d94 <__sflush_r+0xc0>
 8004ce2:	684b      	ldr	r3, [r1, #4]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	dc05      	bgt.n	8004cf4 <__sflush_r+0x20>
 8004ce8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	dc02      	bgt.n	8004cf4 <__sflush_r+0x20>
 8004cee:	2000      	movs	r0, #0
 8004cf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004cf4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004cf6:	2e00      	cmp	r6, #0
 8004cf8:	d0f9      	beq.n	8004cee <__sflush_r+0x1a>
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004d00:	682f      	ldr	r7, [r5, #0]
 8004d02:	602b      	str	r3, [r5, #0]
 8004d04:	d032      	beq.n	8004d6c <__sflush_r+0x98>
 8004d06:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004d08:	89a3      	ldrh	r3, [r4, #12]
 8004d0a:	075a      	lsls	r2, r3, #29
 8004d0c:	d505      	bpl.n	8004d1a <__sflush_r+0x46>
 8004d0e:	6863      	ldr	r3, [r4, #4]
 8004d10:	1ac0      	subs	r0, r0, r3
 8004d12:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004d14:	b10b      	cbz	r3, 8004d1a <__sflush_r+0x46>
 8004d16:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004d18:	1ac0      	subs	r0, r0, r3
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004d20:	6a21      	ldr	r1, [r4, #32]
 8004d22:	4628      	mov	r0, r5
 8004d24:	47b0      	blx	r6
 8004d26:	1c43      	adds	r3, r0, #1
 8004d28:	89a3      	ldrh	r3, [r4, #12]
 8004d2a:	d106      	bne.n	8004d3a <__sflush_r+0x66>
 8004d2c:	6829      	ldr	r1, [r5, #0]
 8004d2e:	291d      	cmp	r1, #29
 8004d30:	d82c      	bhi.n	8004d8c <__sflush_r+0xb8>
 8004d32:	4a2a      	ldr	r2, [pc, #168]	; (8004ddc <__sflush_r+0x108>)
 8004d34:	40ca      	lsrs	r2, r1
 8004d36:	07d6      	lsls	r6, r2, #31
 8004d38:	d528      	bpl.n	8004d8c <__sflush_r+0xb8>
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	6062      	str	r2, [r4, #4]
 8004d3e:	04d9      	lsls	r1, r3, #19
 8004d40:	6922      	ldr	r2, [r4, #16]
 8004d42:	6022      	str	r2, [r4, #0]
 8004d44:	d504      	bpl.n	8004d50 <__sflush_r+0x7c>
 8004d46:	1c42      	adds	r2, r0, #1
 8004d48:	d101      	bne.n	8004d4e <__sflush_r+0x7a>
 8004d4a:	682b      	ldr	r3, [r5, #0]
 8004d4c:	b903      	cbnz	r3, 8004d50 <__sflush_r+0x7c>
 8004d4e:	6560      	str	r0, [r4, #84]	; 0x54
 8004d50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004d52:	602f      	str	r7, [r5, #0]
 8004d54:	2900      	cmp	r1, #0
 8004d56:	d0ca      	beq.n	8004cee <__sflush_r+0x1a>
 8004d58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004d5c:	4299      	cmp	r1, r3
 8004d5e:	d002      	beq.n	8004d66 <__sflush_r+0x92>
 8004d60:	4628      	mov	r0, r5
 8004d62:	f000 f8fd 	bl	8004f60 <_free_r>
 8004d66:	2000      	movs	r0, #0
 8004d68:	6360      	str	r0, [r4, #52]	; 0x34
 8004d6a:	e7c1      	b.n	8004cf0 <__sflush_r+0x1c>
 8004d6c:	6a21      	ldr	r1, [r4, #32]
 8004d6e:	2301      	movs	r3, #1
 8004d70:	4628      	mov	r0, r5
 8004d72:	47b0      	blx	r6
 8004d74:	1c41      	adds	r1, r0, #1
 8004d76:	d1c7      	bne.n	8004d08 <__sflush_r+0x34>
 8004d78:	682b      	ldr	r3, [r5, #0]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d0c4      	beq.n	8004d08 <__sflush_r+0x34>
 8004d7e:	2b1d      	cmp	r3, #29
 8004d80:	d001      	beq.n	8004d86 <__sflush_r+0xb2>
 8004d82:	2b16      	cmp	r3, #22
 8004d84:	d101      	bne.n	8004d8a <__sflush_r+0xb6>
 8004d86:	602f      	str	r7, [r5, #0]
 8004d88:	e7b1      	b.n	8004cee <__sflush_r+0x1a>
 8004d8a:	89a3      	ldrh	r3, [r4, #12]
 8004d8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d90:	81a3      	strh	r3, [r4, #12]
 8004d92:	e7ad      	b.n	8004cf0 <__sflush_r+0x1c>
 8004d94:	690f      	ldr	r7, [r1, #16]
 8004d96:	2f00      	cmp	r7, #0
 8004d98:	d0a9      	beq.n	8004cee <__sflush_r+0x1a>
 8004d9a:	0793      	lsls	r3, r2, #30
 8004d9c:	680e      	ldr	r6, [r1, #0]
 8004d9e:	bf08      	it	eq
 8004da0:	694b      	ldreq	r3, [r1, #20]
 8004da2:	600f      	str	r7, [r1, #0]
 8004da4:	bf18      	it	ne
 8004da6:	2300      	movne	r3, #0
 8004da8:	eba6 0807 	sub.w	r8, r6, r7
 8004dac:	608b      	str	r3, [r1, #8]
 8004dae:	f1b8 0f00 	cmp.w	r8, #0
 8004db2:	dd9c      	ble.n	8004cee <__sflush_r+0x1a>
 8004db4:	6a21      	ldr	r1, [r4, #32]
 8004db6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004db8:	4643      	mov	r3, r8
 8004dba:	463a      	mov	r2, r7
 8004dbc:	4628      	mov	r0, r5
 8004dbe:	47b0      	blx	r6
 8004dc0:	2800      	cmp	r0, #0
 8004dc2:	dc06      	bgt.n	8004dd2 <__sflush_r+0xfe>
 8004dc4:	89a3      	ldrh	r3, [r4, #12]
 8004dc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004dca:	81a3      	strh	r3, [r4, #12]
 8004dcc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004dd0:	e78e      	b.n	8004cf0 <__sflush_r+0x1c>
 8004dd2:	4407      	add	r7, r0
 8004dd4:	eba8 0800 	sub.w	r8, r8, r0
 8004dd8:	e7e9      	b.n	8004dae <__sflush_r+0xda>
 8004dda:	bf00      	nop
 8004ddc:	20400001 	.word	0x20400001

08004de0 <_fflush_r>:
 8004de0:	b538      	push	{r3, r4, r5, lr}
 8004de2:	690b      	ldr	r3, [r1, #16]
 8004de4:	4605      	mov	r5, r0
 8004de6:	460c      	mov	r4, r1
 8004de8:	b913      	cbnz	r3, 8004df0 <_fflush_r+0x10>
 8004dea:	2500      	movs	r5, #0
 8004dec:	4628      	mov	r0, r5
 8004dee:	bd38      	pop	{r3, r4, r5, pc}
 8004df0:	b118      	cbz	r0, 8004dfa <_fflush_r+0x1a>
 8004df2:	6983      	ldr	r3, [r0, #24]
 8004df4:	b90b      	cbnz	r3, 8004dfa <_fflush_r+0x1a>
 8004df6:	f7ff fa15 	bl	8004224 <__sinit>
 8004dfa:	4b14      	ldr	r3, [pc, #80]	; (8004e4c <_fflush_r+0x6c>)
 8004dfc:	429c      	cmp	r4, r3
 8004dfe:	d11b      	bne.n	8004e38 <_fflush_r+0x58>
 8004e00:	686c      	ldr	r4, [r5, #4]
 8004e02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d0ef      	beq.n	8004dea <_fflush_r+0xa>
 8004e0a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004e0c:	07d0      	lsls	r0, r2, #31
 8004e0e:	d404      	bmi.n	8004e1a <_fflush_r+0x3a>
 8004e10:	0599      	lsls	r1, r3, #22
 8004e12:	d402      	bmi.n	8004e1a <_fflush_r+0x3a>
 8004e14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004e16:	f7ff faa3 	bl	8004360 <__retarget_lock_acquire_recursive>
 8004e1a:	4628      	mov	r0, r5
 8004e1c:	4621      	mov	r1, r4
 8004e1e:	f7ff ff59 	bl	8004cd4 <__sflush_r>
 8004e22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004e24:	07da      	lsls	r2, r3, #31
 8004e26:	4605      	mov	r5, r0
 8004e28:	d4e0      	bmi.n	8004dec <_fflush_r+0xc>
 8004e2a:	89a3      	ldrh	r3, [r4, #12]
 8004e2c:	059b      	lsls	r3, r3, #22
 8004e2e:	d4dd      	bmi.n	8004dec <_fflush_r+0xc>
 8004e30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004e32:	f7ff fa96 	bl	8004362 <__retarget_lock_release_recursive>
 8004e36:	e7d9      	b.n	8004dec <_fflush_r+0xc>
 8004e38:	4b05      	ldr	r3, [pc, #20]	; (8004e50 <_fflush_r+0x70>)
 8004e3a:	429c      	cmp	r4, r3
 8004e3c:	d101      	bne.n	8004e42 <_fflush_r+0x62>
 8004e3e:	68ac      	ldr	r4, [r5, #8]
 8004e40:	e7df      	b.n	8004e02 <_fflush_r+0x22>
 8004e42:	4b04      	ldr	r3, [pc, #16]	; (8004e54 <_fflush_r+0x74>)
 8004e44:	429c      	cmp	r4, r3
 8004e46:	bf08      	it	eq
 8004e48:	68ec      	ldreq	r4, [r5, #12]
 8004e4a:	e7da      	b.n	8004e02 <_fflush_r+0x22>
 8004e4c:	080051b4 	.word	0x080051b4
 8004e50:	080051d4 	.word	0x080051d4
 8004e54:	08005194 	.word	0x08005194

08004e58 <_lseek_r>:
 8004e58:	b538      	push	{r3, r4, r5, lr}
 8004e5a:	4d07      	ldr	r5, [pc, #28]	; (8004e78 <_lseek_r+0x20>)
 8004e5c:	4604      	mov	r4, r0
 8004e5e:	4608      	mov	r0, r1
 8004e60:	4611      	mov	r1, r2
 8004e62:	2200      	movs	r2, #0
 8004e64:	602a      	str	r2, [r5, #0]
 8004e66:	461a      	mov	r2, r3
 8004e68:	f7fb fded 	bl	8000a46 <_lseek>
 8004e6c:	1c43      	adds	r3, r0, #1
 8004e6e:	d102      	bne.n	8004e76 <_lseek_r+0x1e>
 8004e70:	682b      	ldr	r3, [r5, #0]
 8004e72:	b103      	cbz	r3, 8004e76 <_lseek_r+0x1e>
 8004e74:	6023      	str	r3, [r4, #0]
 8004e76:	bd38      	pop	{r3, r4, r5, pc}
 8004e78:	20000460 	.word	0x20000460

08004e7c <__swhatbuf_r>:
 8004e7c:	b570      	push	{r4, r5, r6, lr}
 8004e7e:	460e      	mov	r6, r1
 8004e80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e84:	2900      	cmp	r1, #0
 8004e86:	b096      	sub	sp, #88	; 0x58
 8004e88:	4614      	mov	r4, r2
 8004e8a:	461d      	mov	r5, r3
 8004e8c:	da08      	bge.n	8004ea0 <__swhatbuf_r+0x24>
 8004e8e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004e92:	2200      	movs	r2, #0
 8004e94:	602a      	str	r2, [r5, #0]
 8004e96:	061a      	lsls	r2, r3, #24
 8004e98:	d410      	bmi.n	8004ebc <__swhatbuf_r+0x40>
 8004e9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e9e:	e00e      	b.n	8004ebe <__swhatbuf_r+0x42>
 8004ea0:	466a      	mov	r2, sp
 8004ea2:	f000 f8bb 	bl	800501c <_fstat_r>
 8004ea6:	2800      	cmp	r0, #0
 8004ea8:	dbf1      	blt.n	8004e8e <__swhatbuf_r+0x12>
 8004eaa:	9a01      	ldr	r2, [sp, #4]
 8004eac:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004eb0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004eb4:	425a      	negs	r2, r3
 8004eb6:	415a      	adcs	r2, r3
 8004eb8:	602a      	str	r2, [r5, #0]
 8004eba:	e7ee      	b.n	8004e9a <__swhatbuf_r+0x1e>
 8004ebc:	2340      	movs	r3, #64	; 0x40
 8004ebe:	2000      	movs	r0, #0
 8004ec0:	6023      	str	r3, [r4, #0]
 8004ec2:	b016      	add	sp, #88	; 0x58
 8004ec4:	bd70      	pop	{r4, r5, r6, pc}
	...

08004ec8 <__smakebuf_r>:
 8004ec8:	898b      	ldrh	r3, [r1, #12]
 8004eca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004ecc:	079d      	lsls	r5, r3, #30
 8004ece:	4606      	mov	r6, r0
 8004ed0:	460c      	mov	r4, r1
 8004ed2:	d507      	bpl.n	8004ee4 <__smakebuf_r+0x1c>
 8004ed4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004ed8:	6023      	str	r3, [r4, #0]
 8004eda:	6123      	str	r3, [r4, #16]
 8004edc:	2301      	movs	r3, #1
 8004ede:	6163      	str	r3, [r4, #20]
 8004ee0:	b002      	add	sp, #8
 8004ee2:	bd70      	pop	{r4, r5, r6, pc}
 8004ee4:	ab01      	add	r3, sp, #4
 8004ee6:	466a      	mov	r2, sp
 8004ee8:	f7ff ffc8 	bl	8004e7c <__swhatbuf_r>
 8004eec:	9900      	ldr	r1, [sp, #0]
 8004eee:	4605      	mov	r5, r0
 8004ef0:	4630      	mov	r0, r6
 8004ef2:	f7ff fa57 	bl	80043a4 <_malloc_r>
 8004ef6:	b948      	cbnz	r0, 8004f0c <__smakebuf_r+0x44>
 8004ef8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004efc:	059a      	lsls	r2, r3, #22
 8004efe:	d4ef      	bmi.n	8004ee0 <__smakebuf_r+0x18>
 8004f00:	f023 0303 	bic.w	r3, r3, #3
 8004f04:	f043 0302 	orr.w	r3, r3, #2
 8004f08:	81a3      	strh	r3, [r4, #12]
 8004f0a:	e7e3      	b.n	8004ed4 <__smakebuf_r+0xc>
 8004f0c:	4b0d      	ldr	r3, [pc, #52]	; (8004f44 <__smakebuf_r+0x7c>)
 8004f0e:	62b3      	str	r3, [r6, #40]	; 0x28
 8004f10:	89a3      	ldrh	r3, [r4, #12]
 8004f12:	6020      	str	r0, [r4, #0]
 8004f14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f18:	81a3      	strh	r3, [r4, #12]
 8004f1a:	9b00      	ldr	r3, [sp, #0]
 8004f1c:	6163      	str	r3, [r4, #20]
 8004f1e:	9b01      	ldr	r3, [sp, #4]
 8004f20:	6120      	str	r0, [r4, #16]
 8004f22:	b15b      	cbz	r3, 8004f3c <__smakebuf_r+0x74>
 8004f24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f28:	4630      	mov	r0, r6
 8004f2a:	f000 f889 	bl	8005040 <_isatty_r>
 8004f2e:	b128      	cbz	r0, 8004f3c <__smakebuf_r+0x74>
 8004f30:	89a3      	ldrh	r3, [r4, #12]
 8004f32:	f023 0303 	bic.w	r3, r3, #3
 8004f36:	f043 0301 	orr.w	r3, r3, #1
 8004f3a:	81a3      	strh	r3, [r4, #12]
 8004f3c:	89a0      	ldrh	r0, [r4, #12]
 8004f3e:	4305      	orrs	r5, r0
 8004f40:	81a5      	strh	r5, [r4, #12]
 8004f42:	e7cd      	b.n	8004ee0 <__smakebuf_r+0x18>
 8004f44:	080041bd 	.word	0x080041bd

08004f48 <__malloc_lock>:
 8004f48:	4801      	ldr	r0, [pc, #4]	; (8004f50 <__malloc_lock+0x8>)
 8004f4a:	f7ff ba09 	b.w	8004360 <__retarget_lock_acquire_recursive>
 8004f4e:	bf00      	nop
 8004f50:	20000454 	.word	0x20000454

08004f54 <__malloc_unlock>:
 8004f54:	4801      	ldr	r0, [pc, #4]	; (8004f5c <__malloc_unlock+0x8>)
 8004f56:	f7ff ba04 	b.w	8004362 <__retarget_lock_release_recursive>
 8004f5a:	bf00      	nop
 8004f5c:	20000454 	.word	0x20000454

08004f60 <_free_r>:
 8004f60:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004f62:	2900      	cmp	r1, #0
 8004f64:	d044      	beq.n	8004ff0 <_free_r+0x90>
 8004f66:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f6a:	9001      	str	r0, [sp, #4]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	f1a1 0404 	sub.w	r4, r1, #4
 8004f72:	bfb8      	it	lt
 8004f74:	18e4      	addlt	r4, r4, r3
 8004f76:	f7ff ffe7 	bl	8004f48 <__malloc_lock>
 8004f7a:	4a1e      	ldr	r2, [pc, #120]	; (8004ff4 <_free_r+0x94>)
 8004f7c:	9801      	ldr	r0, [sp, #4]
 8004f7e:	6813      	ldr	r3, [r2, #0]
 8004f80:	b933      	cbnz	r3, 8004f90 <_free_r+0x30>
 8004f82:	6063      	str	r3, [r4, #4]
 8004f84:	6014      	str	r4, [r2, #0]
 8004f86:	b003      	add	sp, #12
 8004f88:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004f8c:	f7ff bfe2 	b.w	8004f54 <__malloc_unlock>
 8004f90:	42a3      	cmp	r3, r4
 8004f92:	d908      	bls.n	8004fa6 <_free_r+0x46>
 8004f94:	6825      	ldr	r5, [r4, #0]
 8004f96:	1961      	adds	r1, r4, r5
 8004f98:	428b      	cmp	r3, r1
 8004f9a:	bf01      	itttt	eq
 8004f9c:	6819      	ldreq	r1, [r3, #0]
 8004f9e:	685b      	ldreq	r3, [r3, #4]
 8004fa0:	1949      	addeq	r1, r1, r5
 8004fa2:	6021      	streq	r1, [r4, #0]
 8004fa4:	e7ed      	b.n	8004f82 <_free_r+0x22>
 8004fa6:	461a      	mov	r2, r3
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	b10b      	cbz	r3, 8004fb0 <_free_r+0x50>
 8004fac:	42a3      	cmp	r3, r4
 8004fae:	d9fa      	bls.n	8004fa6 <_free_r+0x46>
 8004fb0:	6811      	ldr	r1, [r2, #0]
 8004fb2:	1855      	adds	r5, r2, r1
 8004fb4:	42a5      	cmp	r5, r4
 8004fb6:	d10b      	bne.n	8004fd0 <_free_r+0x70>
 8004fb8:	6824      	ldr	r4, [r4, #0]
 8004fba:	4421      	add	r1, r4
 8004fbc:	1854      	adds	r4, r2, r1
 8004fbe:	42a3      	cmp	r3, r4
 8004fc0:	6011      	str	r1, [r2, #0]
 8004fc2:	d1e0      	bne.n	8004f86 <_free_r+0x26>
 8004fc4:	681c      	ldr	r4, [r3, #0]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	6053      	str	r3, [r2, #4]
 8004fca:	4421      	add	r1, r4
 8004fcc:	6011      	str	r1, [r2, #0]
 8004fce:	e7da      	b.n	8004f86 <_free_r+0x26>
 8004fd0:	d902      	bls.n	8004fd8 <_free_r+0x78>
 8004fd2:	230c      	movs	r3, #12
 8004fd4:	6003      	str	r3, [r0, #0]
 8004fd6:	e7d6      	b.n	8004f86 <_free_r+0x26>
 8004fd8:	6825      	ldr	r5, [r4, #0]
 8004fda:	1961      	adds	r1, r4, r5
 8004fdc:	428b      	cmp	r3, r1
 8004fde:	bf04      	itt	eq
 8004fe0:	6819      	ldreq	r1, [r3, #0]
 8004fe2:	685b      	ldreq	r3, [r3, #4]
 8004fe4:	6063      	str	r3, [r4, #4]
 8004fe6:	bf04      	itt	eq
 8004fe8:	1949      	addeq	r1, r1, r5
 8004fea:	6021      	streq	r1, [r4, #0]
 8004fec:	6054      	str	r4, [r2, #4]
 8004fee:	e7ca      	b.n	8004f86 <_free_r+0x26>
 8004ff0:	b003      	add	sp, #12
 8004ff2:	bd30      	pop	{r4, r5, pc}
 8004ff4:	20000458 	.word	0x20000458

08004ff8 <_read_r>:
 8004ff8:	b538      	push	{r3, r4, r5, lr}
 8004ffa:	4d07      	ldr	r5, [pc, #28]	; (8005018 <_read_r+0x20>)
 8004ffc:	4604      	mov	r4, r0
 8004ffe:	4608      	mov	r0, r1
 8005000:	4611      	mov	r1, r2
 8005002:	2200      	movs	r2, #0
 8005004:	602a      	str	r2, [r5, #0]
 8005006:	461a      	mov	r2, r3
 8005008:	f7fb fcbd 	bl	8000986 <_read>
 800500c:	1c43      	adds	r3, r0, #1
 800500e:	d102      	bne.n	8005016 <_read_r+0x1e>
 8005010:	682b      	ldr	r3, [r5, #0]
 8005012:	b103      	cbz	r3, 8005016 <_read_r+0x1e>
 8005014:	6023      	str	r3, [r4, #0]
 8005016:	bd38      	pop	{r3, r4, r5, pc}
 8005018:	20000460 	.word	0x20000460

0800501c <_fstat_r>:
 800501c:	b538      	push	{r3, r4, r5, lr}
 800501e:	4d07      	ldr	r5, [pc, #28]	; (800503c <_fstat_r+0x20>)
 8005020:	2300      	movs	r3, #0
 8005022:	4604      	mov	r4, r0
 8005024:	4608      	mov	r0, r1
 8005026:	4611      	mov	r1, r2
 8005028:	602b      	str	r3, [r5, #0]
 800502a:	f7fb fcf1 	bl	8000a10 <_fstat>
 800502e:	1c43      	adds	r3, r0, #1
 8005030:	d102      	bne.n	8005038 <_fstat_r+0x1c>
 8005032:	682b      	ldr	r3, [r5, #0]
 8005034:	b103      	cbz	r3, 8005038 <_fstat_r+0x1c>
 8005036:	6023      	str	r3, [r4, #0]
 8005038:	bd38      	pop	{r3, r4, r5, pc}
 800503a:	bf00      	nop
 800503c:	20000460 	.word	0x20000460

08005040 <_isatty_r>:
 8005040:	b538      	push	{r3, r4, r5, lr}
 8005042:	4d06      	ldr	r5, [pc, #24]	; (800505c <_isatty_r+0x1c>)
 8005044:	2300      	movs	r3, #0
 8005046:	4604      	mov	r4, r0
 8005048:	4608      	mov	r0, r1
 800504a:	602b      	str	r3, [r5, #0]
 800504c:	f7fb fcf0 	bl	8000a30 <_isatty>
 8005050:	1c43      	adds	r3, r0, #1
 8005052:	d102      	bne.n	800505a <_isatty_r+0x1a>
 8005054:	682b      	ldr	r3, [r5, #0]
 8005056:	b103      	cbz	r3, 800505a <_isatty_r+0x1a>
 8005058:	6023      	str	r3, [r4, #0]
 800505a:	bd38      	pop	{r3, r4, r5, pc}
 800505c:	20000460 	.word	0x20000460

08005060 <_init>:
 8005060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005062:	bf00      	nop
 8005064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005066:	bc08      	pop	{r3}
 8005068:	469e      	mov	lr, r3
 800506a:	4770      	bx	lr

0800506c <_fini>:
 800506c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800506e:	bf00      	nop
 8005070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005072:	bc08      	pop	{r3}
 8005074:	469e      	mov	lr, r3
 8005076:	4770      	bx	lr
