// ----------------------------------------------------------------------------
// LegUp High-Level Synthesis Tool Version 7.5 (http://legupcomputing.com)
// Copyright (c) 2015-2019 LegUp Computing Inc. All Rights Reserved.
// For technical issues, please contact: support@legupcomputing.com
// For general inquiries, please contact: info@legupcomputing.com
// Date: Fri May  8 16:34:51 2020
// ----------------------------------------------------------------------------
`define MEMORY_CONTROLLER_ADDR_SIZE 32
`define MEMORY_CONTROLLER_DATA_SIZE 64
// Number of RAM elements: 12
`define MEMORY_CONTROLLER_TAG_SIZE 9
// This directory contains the memory initialization files generated by LegUp.
// This relative path is used by ModelSim and FPGA synthesis tool.
`define MEM_INIT_DIR "../mem_init/"
// @main.opcX1 = private unnamed_addr constant [62 x i32] [i32 0, i32 -1, i32 0, i32 1, i32 0, i32 -1, i32 1, i32 1, i32 -1, i32 0, i32 2, i32 0, i32 -2, i32 -1, i32 1, i32 1, i32 -1, i32 -2, i32 2, i32 ...
`define TAG_g_main_opcX1 `MEMORY_CONTROLLER_TAG_SIZE'd2
`define TAG_g_main_opcX1_a {`TAG_g_main_opcX1, 23'd0}
// @main.opcX2 = private unnamed_addr constant [62 x i32] [i32 0, i32 0, i32 1, i32 0, i32 -1, i32 -1, i32 1, i32 1, i32 -1, i32 0, i32 2, i32 0, i32 -2, i32 -1, i32 1, i32 1, i32 -1, i32 -2, i32 2, i32 ...
`define TAG_g_main_opcX2 `MEMORY_CONTROLLER_TAG_SIZE'd3
`define TAG_g_main_opcX2_a {`TAG_g_main_opcX2, 23'd0}
// @main.opcX3 = private unnamed_addr constant [62 x i32] [i32 0, i32 -1, i32 1, i32 0, i32 -1, i32 -1, i32 1, i32 1, i32 -1, i32 0, i32 2, i32 0, i32 -2, i32 -1, i32 1, i32 1, i32 -1, i32 -2, i32 2, i32...
`define TAG_g_main_opcX3 `MEMORY_CONTROLLER_TAG_SIZE'd4
`define TAG_g_main_opcX3_a {`TAG_g_main_opcX3, 23'd0}
// @main.opcY0 = private unnamed_addr constant [62 x i32] [i32 0, i32 1, i32 0, i32 -1, i32 0, i32 1, i32 1, i32 -1, i32 -1, i32 2, i32 0, i32 -2, i32 0, i32 2, i32 2, i32 -2, i32 -2, i32 1, i32 1, i32 -...
`define TAG_g_main_opcY0 `MEMORY_CONTROLLER_TAG_SIZE'd2
`define TAG_g_main_opcY0_a {`TAG_g_main_opcY0, 23'd0}
// @main.opcY1 = private unnamed_addr constant [62 x i32] [i32 0, i32 0, i32 1, i32 0, i32 -1, i32 1, i32 1, i32 -1, i32 -1, i32 2, i32 0, i32 -2, i32 0, i32 2, i32 2, i32 -2, i32 -2, i32 1, i32 1, i32 -...
`define TAG_g_main_opcY1 `MEMORY_CONTROLLER_TAG_SIZE'd3
`define TAG_g_main_opcY1_a {`TAG_g_main_opcY1, 23'd0}
// @main.opcY2 = private unnamed_addr constant [62 x i32] [i32 0, i32 -1, i32 0, i32 1, i32 0, i32 1, i32 1, i32 -1, i32 -1, i32 2, i32 0, i32 -2, i32 0, i32 2, i32 2, i32 -2, i32 -2, i32 1, i32 1, i32 -...
`define TAG_g_main_opcY2 `MEMORY_CONTROLLER_TAG_SIZE'd4
`define TAG_g_main_opcY2_a {`TAG_g_main_opcY2, 23'd0}
// @main.opcY3 = private unnamed_addr constant [62 x i32] [i32 0, i32 0, i32 0, i32 -1, i32 1, i32 1, i32 1, i32 -1, i32 -1, i32 2, i32 0, i32 -2, i32 0, i32 2, i32 2, i32 -2, i32 -2, i32 1, i32 1, i32 -...
`define TAG_g_main_opcY3 `MEMORY_CONTROLLER_TAG_SIZE'd5
`define TAG_g_main_opcY3_a {`TAG_g_main_opcY3, 23'd0}

`timescale 1 ns / 1 ns
module top
(
	clk,
	reset,
	start,
	finish,
	return_val
);

input  clk;
input  reset;
input  start;
output reg  finish;
output reg [31:0] return_val;
reg  main_inst_clk;
reg  main_inst_reset;
reg  main_inst_start;
wire  main_inst_finish;
wire [31:0] main_inst_return_val;
wire  main_inst_memory_controller_1_write_enable_a;
wire [63:0] main_inst_memory_controller_1_in_a;
wire  main_inst_memory_controller_1_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_inst_memory_controller_1_address_a;
wire [1:0] main_inst_memory_controller_1_size_a;
reg [63:0] main_inst_memory_controller_1_out_a;
wire  main_inst_memory_controller_1_write_enable_b;
wire [63:0] main_inst_memory_controller_1_in_b;
wire  main_inst_memory_controller_1_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_inst_memory_controller_1_address_b;
wire [1:0] main_inst_memory_controller_1_size_b;
reg [63:0] main_inst_memory_controller_1_out_b;
wire  main_inst_memory_controller_0_write_enable_a;
wire [63:0] main_inst_memory_controller_0_in_a;
wire  main_inst_memory_controller_0_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_inst_memory_controller_0_address_a;
wire [1:0] main_inst_memory_controller_0_size_a;
reg [63:0] main_inst_memory_controller_0_out_a;
wire  main_inst_memory_controller_0_write_enable_b;
wire [63:0] main_inst_memory_controller_0_in_b;
wire  main_inst_memory_controller_0_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_inst_memory_controller_0_address_b;
wire [1:0] main_inst_memory_controller_0_size_b;
reg [63:0] main_inst_memory_controller_0_out_b;
reg  main_inst_finish_reg;
reg [31:0] main_inst_return_val_reg;
reg  memory_controller_1_inst_clk;
wire  memory_controller_1_inst_memory_controller_waitrequest;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_1_inst_memory_controller_address_a;
reg  memory_controller_1_inst_memory_controller_enable_a;
reg [1:0] memory_controller_1_inst_memory_controller_size_a;
reg  memory_controller_1_inst_memory_controller_write_enable_a;
reg [63:0] memory_controller_1_inst_memory_controller_in_a;
wire [63:0] memory_controller_1_inst_memory_controller_out_reg_a;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_1_inst_memory_controller_address_b;
reg  memory_controller_1_inst_memory_controller_enable_b;
reg [1:0] memory_controller_1_inst_memory_controller_size_b;
reg  memory_controller_1_inst_memory_controller_write_enable_b;
reg [63:0] memory_controller_1_inst_memory_controller_in_b;
wire [63:0] memory_controller_1_inst_memory_controller_out_reg_b;
reg  memory_controller_0_inst_clk;
wire  memory_controller_0_inst_memory_controller_waitrequest;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_0_inst_memory_controller_address_a;
reg  memory_controller_0_inst_memory_controller_enable_a;
reg [1:0] memory_controller_0_inst_memory_controller_size_a;
reg  memory_controller_0_inst_memory_controller_write_enable_a;
reg [63:0] memory_controller_0_inst_memory_controller_in_a;
wire [63:0] memory_controller_0_inst_memory_controller_out_reg_a;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_0_inst_memory_controller_address_b;
reg  memory_controller_0_inst_memory_controller_enable_b;
reg [1:0] memory_controller_0_inst_memory_controller_size_b;
reg  memory_controller_0_inst_memory_controller_write_enable_b;
reg [63:0] memory_controller_0_inst_memory_controller_in_b;
wire [63:0] memory_controller_0_inst_memory_controller_out_reg_b;


main main_inst (
	.clk (main_inst_clk),
	.reset (main_inst_reset),
	.start (main_inst_start),
	.finish (main_inst_finish),
	.return_val (main_inst_return_val),
	.memory_controller_1_write_enable_a (main_inst_memory_controller_1_write_enable_a),
	.memory_controller_1_in_a (main_inst_memory_controller_1_in_a),
	.memory_controller_1_enable_a (main_inst_memory_controller_1_enable_a),
	.memory_controller_1_address_a (main_inst_memory_controller_1_address_a),
	.memory_controller_1_size_a (main_inst_memory_controller_1_size_a),
	.memory_controller_1_out_a (main_inst_memory_controller_1_out_a),
	.memory_controller_1_write_enable_b (main_inst_memory_controller_1_write_enable_b),
	.memory_controller_1_in_b (main_inst_memory_controller_1_in_b),
	.memory_controller_1_enable_b (main_inst_memory_controller_1_enable_b),
	.memory_controller_1_address_b (main_inst_memory_controller_1_address_b),
	.memory_controller_1_size_b (main_inst_memory_controller_1_size_b),
	.memory_controller_1_out_b (main_inst_memory_controller_1_out_b),
	.memory_controller_0_write_enable_a (main_inst_memory_controller_0_write_enable_a),
	.memory_controller_0_in_a (main_inst_memory_controller_0_in_a),
	.memory_controller_0_enable_a (main_inst_memory_controller_0_enable_a),
	.memory_controller_0_address_a (main_inst_memory_controller_0_address_a),
	.memory_controller_0_size_a (main_inst_memory_controller_0_size_a),
	.memory_controller_0_out_a (main_inst_memory_controller_0_out_a),
	.memory_controller_0_write_enable_b (main_inst_memory_controller_0_write_enable_b),
	.memory_controller_0_in_b (main_inst_memory_controller_0_in_b),
	.memory_controller_0_enable_b (main_inst_memory_controller_0_enable_b),
	.memory_controller_0_address_b (main_inst_memory_controller_0_address_b),
	.memory_controller_0_size_b (main_inst_memory_controller_0_size_b),
	.memory_controller_0_out_b (main_inst_memory_controller_0_out_b)
);



memory_controller_1 memory_controller_1_inst (
	.clk (memory_controller_1_inst_clk),
	.memory_controller_waitrequest (memory_controller_1_inst_memory_controller_waitrequest),
	.memory_controller_address_a (memory_controller_1_inst_memory_controller_address_a),
	.memory_controller_enable_a (memory_controller_1_inst_memory_controller_enable_a),
	.memory_controller_size_a (memory_controller_1_inst_memory_controller_size_a),
	.memory_controller_write_enable_a (memory_controller_1_inst_memory_controller_write_enable_a),
	.memory_controller_in_a (memory_controller_1_inst_memory_controller_in_a),
	.memory_controller_out_reg_a (memory_controller_1_inst_memory_controller_out_reg_a),
	.memory_controller_address_b (memory_controller_1_inst_memory_controller_address_b),
	.memory_controller_enable_b (memory_controller_1_inst_memory_controller_enable_b),
	.memory_controller_size_b (memory_controller_1_inst_memory_controller_size_b),
	.memory_controller_write_enable_b (memory_controller_1_inst_memory_controller_write_enable_b),
	.memory_controller_in_b (memory_controller_1_inst_memory_controller_in_b),
	.memory_controller_out_reg_b (memory_controller_1_inst_memory_controller_out_reg_b)
);



memory_controller_0 memory_controller_0_inst (
	.clk (memory_controller_0_inst_clk),
	.memory_controller_waitrequest (memory_controller_0_inst_memory_controller_waitrequest),
	.memory_controller_address_a (memory_controller_0_inst_memory_controller_address_a),
	.memory_controller_enable_a (memory_controller_0_inst_memory_controller_enable_a),
	.memory_controller_size_a (memory_controller_0_inst_memory_controller_size_a),
	.memory_controller_write_enable_a (memory_controller_0_inst_memory_controller_write_enable_a),
	.memory_controller_in_a (memory_controller_0_inst_memory_controller_in_a),
	.memory_controller_out_reg_a (memory_controller_0_inst_memory_controller_out_reg_a),
	.memory_controller_address_b (memory_controller_0_inst_memory_controller_address_b),
	.memory_controller_enable_b (memory_controller_0_inst_memory_controller_enable_b),
	.memory_controller_size_b (memory_controller_0_inst_memory_controller_size_b),
	.memory_controller_write_enable_b (memory_controller_0_inst_memory_controller_write_enable_b),
	.memory_controller_in_b (memory_controller_0_inst_memory_controller_in_b),
	.memory_controller_out_reg_b (memory_controller_0_inst_memory_controller_out_reg_b)
);



always @(*) begin
	main_inst_clk = clk;
end
always @(*) begin
	main_inst_reset = reset;
end
always @(*) begin
	main_inst_start = start;
end
always @(*) begin
	main_inst_memory_controller_1_out_a = memory_controller_1_inst_memory_controller_out_reg_a;
end
always @(*) begin
	main_inst_memory_controller_1_out_b = memory_controller_1_inst_memory_controller_out_reg_b;
end
always @(*) begin
	main_inst_memory_controller_0_out_a = memory_controller_0_inst_memory_controller_out_reg_a;
end
always @(*) begin
	main_inst_memory_controller_0_out_b = memory_controller_0_inst_memory_controller_out_reg_b;
end
always @(posedge clk) begin
	if ((reset | main_inst_start)) begin
		main_inst_finish_reg <= 1'd0;
	end
	if (main_inst_finish) begin
		main_inst_finish_reg <= 1'd1;
	end
end
always @(posedge clk) begin
	if ((reset | main_inst_start)) begin
		main_inst_return_val_reg <= 0;
	end
	if (main_inst_finish) begin
		main_inst_return_val_reg <= main_inst_return_val;
	end
end
always @(*) begin
	memory_controller_1_inst_clk = clk;
end
assign memory_controller_1_inst_memory_controller_waitrequest = 1'd0;
always @(*) begin
	memory_controller_1_inst_memory_controller_address_a = main_inst_memory_controller_1_address_a;
end
always @(*) begin
	memory_controller_1_inst_memory_controller_enable_a = main_inst_memory_controller_1_enable_a;
end
always @(*) begin
	memory_controller_1_inst_memory_controller_size_a = main_inst_memory_controller_1_size_a;
end
always @(*) begin
	memory_controller_1_inst_memory_controller_write_enable_a = main_inst_memory_controller_1_write_enable_a;
end
always @(*) begin
	memory_controller_1_inst_memory_controller_in_a = main_inst_memory_controller_1_in_a;
end
always @(*) begin
	memory_controller_1_inst_memory_controller_address_b = main_inst_memory_controller_1_address_b;
end
always @(*) begin
	memory_controller_1_inst_memory_controller_enable_b = main_inst_memory_controller_1_enable_b;
end
always @(*) begin
	memory_controller_1_inst_memory_controller_size_b = main_inst_memory_controller_1_size_b;
end
always @(*) begin
	memory_controller_1_inst_memory_controller_write_enable_b = main_inst_memory_controller_1_write_enable_b;
end
always @(*) begin
	memory_controller_1_inst_memory_controller_in_b = main_inst_memory_controller_1_in_b;
end
always @(*) begin
	memory_controller_0_inst_clk = clk;
end
assign memory_controller_0_inst_memory_controller_waitrequest = 1'd0;
always @(*) begin
	memory_controller_0_inst_memory_controller_address_a = main_inst_memory_controller_0_address_a;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_enable_a = main_inst_memory_controller_0_enable_a;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_size_a = main_inst_memory_controller_0_size_a;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_write_enable_a = main_inst_memory_controller_0_write_enable_a;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_in_a = main_inst_memory_controller_0_in_a;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_address_b = main_inst_memory_controller_0_address_b;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_enable_b = main_inst_memory_controller_0_enable_b;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_size_b = main_inst_memory_controller_0_size_b;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_write_enable_b = main_inst_memory_controller_0_write_enable_b;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_in_b = main_inst_memory_controller_0_in_b;
end
always @(*) begin
	finish = main_inst_finish;
end
always @(*) begin
	return_val = main_inst_return_val;
end

endmodule
`timescale 1 ns / 1 ns
module memory_controller_0
(
	clk,
	memory_controller_address_a,
	memory_controller_address_b,
	memory_controller_enable_a,
	memory_controller_enable_b,
	memory_controller_write_enable_a,
	memory_controller_write_enable_b,
	memory_controller_in_a,
	memory_controller_in_b,
	memory_controller_size_a,
	memory_controller_size_b,
	memory_controller_waitrequest,
	memory_controller_out_reg_a,
	memory_controller_out_reg_b
);

parameter latency = 2;

parameter ram_latency = latency-1;

integer j;

input clk;
input memory_controller_waitrequest;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
input memory_controller_enable_a;
input memory_controller_write_enable_a;
input [64-1:0] memory_controller_in_a;
input [1:0] memory_controller_size_a;
output reg [64-1:0] memory_controller_out_reg_a;
reg [64-1:0] memory_controller_out_prev_a;
reg [64-1:0] memory_controller_out_a;

reg memory_controller_enable_reg_a;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
input memory_controller_enable_b;
input memory_controller_write_enable_b;
input [64-1:0] memory_controller_in_b;
input [1:0] memory_controller_size_b;
output reg [64-1:0] memory_controller_out_reg_b;
reg [64-1:0] memory_controller_out_prev_b;
reg [64-1:0] memory_controller_out_b;

reg memory_controller_enable_reg_b;

reg [5:0] main_opcY0_address_a;
reg [5:0] main_opcY0_address_b;
reg main_opcY0_write_enable_a;
reg main_opcY0_write_enable_b;
reg [31:0] main_opcY0_in_a;
reg [31:0] main_opcY0_in_b;
wire [31:0] main_opcY0_out_a;
wire [31:0] main_opcY0_out_b;

// @main.opcY0 = private unnamed_addr constant [62 x i32] [i32 0, i32 1, i32 0, i32 -1, i32 0, i32 1, i32 1, i32 -1, i32 -1, i32 2, i32 0, i32 -2, i32 0, i32 2, i32 2, i32 -2, i32 -2, i32 1, i32 1, i32 -...
rom_dual_port main_opcY0 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( main_opcY0_address_a ),
	.q_a( main_opcY0_out_a ),
	.address_b( main_opcY0_address_b ),
	.q_b( main_opcY0_out_b )
);
defparam main_opcY0.width_a = 32;
defparam main_opcY0.widthad_a = 6;
defparam main_opcY0.numwords_a = 62;
defparam main_opcY0.width_b = 32;
defparam main_opcY0.widthad_b = 6;
defparam main_opcY0.numwords_b = 62;
defparam main_opcY0.latency = ram_latency;
defparam main_opcY0.init_file = {`MEM_INIT_DIR, "main_opcY0.mif"};

reg [5:0] main_opcY1_address_a;
reg [5:0] main_opcY1_address_b;
reg main_opcY1_write_enable_a;
reg main_opcY1_write_enable_b;
reg [31:0] main_opcY1_in_a;
reg [31:0] main_opcY1_in_b;
wire [31:0] main_opcY1_out_a;
wire [31:0] main_opcY1_out_b;

// @main.opcY1 = private unnamed_addr constant [62 x i32] [i32 0, i32 0, i32 1, i32 0, i32 -1, i32 1, i32 1, i32 -1, i32 -1, i32 2, i32 0, i32 -2, i32 0, i32 2, i32 2, i32 -2, i32 -2, i32 1, i32 1, i32 -...
rom_dual_port main_opcY1 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( main_opcY1_address_a ),
	.q_a( main_opcY1_out_a ),
	.address_b( main_opcY1_address_b ),
	.q_b( main_opcY1_out_b )
);
defparam main_opcY1.width_a = 32;
defparam main_opcY1.widthad_a = 6;
defparam main_opcY1.numwords_a = 62;
defparam main_opcY1.width_b = 32;
defparam main_opcY1.widthad_b = 6;
defparam main_opcY1.numwords_b = 62;
defparam main_opcY1.latency = ram_latency;
defparam main_opcY1.init_file = {`MEM_INIT_DIR, "main_opcY1.mif"};

reg [5:0] main_opcY2_address_a;
reg [5:0] main_opcY2_address_b;
reg main_opcY2_write_enable_a;
reg main_opcY2_write_enable_b;
reg [31:0] main_opcY2_in_a;
reg [31:0] main_opcY2_in_b;
wire [31:0] main_opcY2_out_a;
wire [31:0] main_opcY2_out_b;

// @main.opcY2 = private unnamed_addr constant [62 x i32] [i32 0, i32 -1, i32 0, i32 1, i32 0, i32 1, i32 1, i32 -1, i32 -1, i32 2, i32 0, i32 -2, i32 0, i32 2, i32 2, i32 -2, i32 -2, i32 1, i32 1, i32 -...
rom_dual_port main_opcY2 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( main_opcY2_address_a ),
	.q_a( main_opcY2_out_a ),
	.address_b( main_opcY2_address_b ),
	.q_b( main_opcY2_out_b )
);
defparam main_opcY2.width_a = 32;
defparam main_opcY2.widthad_a = 6;
defparam main_opcY2.numwords_a = 62;
defparam main_opcY2.width_b = 32;
defparam main_opcY2.widthad_b = 6;
defparam main_opcY2.numwords_b = 62;
defparam main_opcY2.latency = ram_latency;
defparam main_opcY2.init_file = {`MEM_INIT_DIR, "main_opcY2.mif"};

reg [5:0] main_opcY3_address_a;
reg [5:0] main_opcY3_address_b;
reg main_opcY3_write_enable_a;
reg main_opcY3_write_enable_b;
reg [31:0] main_opcY3_in_a;
reg [31:0] main_opcY3_in_b;
wire [31:0] main_opcY3_out_a;
wire [31:0] main_opcY3_out_b;

// @main.opcY3 = private unnamed_addr constant [62 x i32] [i32 0, i32 0, i32 0, i32 -1, i32 1, i32 1, i32 1, i32 -1, i32 -1, i32 2, i32 0, i32 -2, i32 0, i32 2, i32 2, i32 -2, i32 -2, i32 1, i32 1, i32 -...
rom_dual_port main_opcY3 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( main_opcY3_address_a ),
	.q_a( main_opcY3_out_a ),
	.address_b( main_opcY3_address_b ),
	.q_b( main_opcY3_out_b )
);
defparam main_opcY3.width_a = 32;
defparam main_opcY3.widthad_a = 6;
defparam main_opcY3.numwords_a = 62;
defparam main_opcY3.width_b = 32;
defparam main_opcY3.widthad_b = 6;
defparam main_opcY3.numwords_b = 62;
defparam main_opcY3.latency = ram_latency;
defparam main_opcY3.init_file = {`MEM_INIT_DIR, "main_opcY3.mif"};
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_a;
assign tag_a = memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
reg [2:0] prevAddr_a;
reg [1:0] prevSize_a;
reg [2:0] prevSize_a_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_a <= memory_controller_address_a[2:0];
	prevSize_a <= memory_controller_size_a;
end
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_b;
assign tag_b = memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
reg [2:0] prevAddr_b;
reg [1:0] prevSize_b;
reg [2:0] prevSize_b_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_b <= memory_controller_address_b[2:0];
	prevSize_b <= memory_controller_size_b;
end

reg [2:0] select_not_struct_a;

wire select_main_opcY0_a;
assign select_main_opcY0_a = (tag_a == `TAG_g_main_opcY0);
reg [ram_latency:0] select_main_opcY0_reg_a;
wire [31:0] memory_controller_main_opcY0_out_a;
assign memory_controller_main_opcY0_out_a = {32{ select_main_opcY0_reg_a[ram_latency]}} & main_opcY0_out_a;

wire select_main_opcY1_a;
assign select_main_opcY1_a = (tag_a == `TAG_g_main_opcY1);
reg [ram_latency:0] select_main_opcY1_reg_a;
wire [31:0] memory_controller_main_opcY1_out_a;
assign memory_controller_main_opcY1_out_a = {32{ select_main_opcY1_reg_a[ram_latency]}} & main_opcY1_out_a;

wire select_main_opcY2_a;
assign select_main_opcY2_a = (tag_a == `TAG_g_main_opcY2);
reg [ram_latency:0] select_main_opcY2_reg_a;
wire [31:0] memory_controller_main_opcY2_out_a;
assign memory_controller_main_opcY2_out_a = {32{ select_main_opcY2_reg_a[ram_latency]}} & main_opcY2_out_a;

wire select_main_opcY3_a;
assign select_main_opcY3_a = (tag_a == `TAG_g_main_opcY3);
reg [ram_latency:0] select_main_opcY3_reg_a;
wire [31:0] memory_controller_main_opcY3_out_a;
assign memory_controller_main_opcY3_out_a = {32{ select_main_opcY3_reg_a[ram_latency]}} & main_opcY3_out_a;

always @(*)
begin
main_opcY0_address_a = memory_controller_address_a [6-1+2:2] & {6{select_main_opcY0_a}};
main_opcY0_write_enable_a = memory_controller_write_enable_a & select_main_opcY0_a;
main_opcY0_in_a [32-1:0] = memory_controller_in_a[32-1:0];

main_opcY1_address_a = memory_controller_address_a [6-1+2:2] & {6{select_main_opcY1_a}};
main_opcY1_write_enable_a = memory_controller_write_enable_a & select_main_opcY1_a;
main_opcY1_in_a [32-1:0] = memory_controller_in_a[32-1:0];

main_opcY2_address_a = memory_controller_address_a [6-1+2:2] & {6{select_main_opcY2_a}};
main_opcY2_write_enable_a = memory_controller_write_enable_a & select_main_opcY2_a;
main_opcY2_in_a [32-1:0] = memory_controller_in_a[32-1:0];

main_opcY3_address_a = memory_controller_address_a [6-1+2:2] & {6{select_main_opcY3_a}};
main_opcY3_write_enable_a = memory_controller_write_enable_a & select_main_opcY3_a;
main_opcY3_in_a [32-1:0] = memory_controller_in_a[32-1:0];

end
always @(*)
begin
select_not_struct_a [2:0] = 3'b0 | {2{select_main_opcY0_reg_a[ram_latency]}} | {2{select_main_opcY1_reg_a[ram_latency]}} | {2{select_main_opcY2_reg_a[ram_latency]}} | {2{select_main_opcY3_reg_a[ram_latency]}};
memory_controller_out_prev_a = memory_controller_out_reg_a & { 64{!memory_controller_enable_reg_a}};
memory_controller_out_a = 1'b0 | memory_controller_out_prev_a | memory_controller_main_opcY0_out_a | memory_controller_main_opcY1_out_a | memory_controller_main_opcY2_out_a | memory_controller_main_opcY3_out_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_a <= memory_controller_out_a;
memory_controller_enable_reg_a <= memory_controller_enable_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_main_opcY0_reg_a[j+1] <= select_main_opcY0_reg_a[j];
select_main_opcY1_reg_a[j+1] <= select_main_opcY1_reg_a[j];
select_main_opcY2_reg_a[j+1] <= select_main_opcY2_reg_a[j];
select_main_opcY3_reg_a[j+1] <= select_main_opcY3_reg_a[j];
end
always @(*)
begin
select_main_opcY0_reg_a[0] <= select_main_opcY0_a;
select_main_opcY1_reg_a[0] <= select_main_opcY1_a;
select_main_opcY2_reg_a[0] <= select_main_opcY2_a;
select_main_opcY3_reg_a[0] <= select_main_opcY3_a;
end

reg [2:0] select_not_struct_b;

wire select_main_opcY0_b;
assign select_main_opcY0_b = (tag_b == `TAG_g_main_opcY0);
reg [ram_latency:0] select_main_opcY0_reg_b;
wire [31:0] memory_controller_main_opcY0_out_b;
assign memory_controller_main_opcY0_out_b = {32{ select_main_opcY0_reg_b[ram_latency]}} & main_opcY0_out_b;

wire select_main_opcY1_b;
assign select_main_opcY1_b = (tag_b == `TAG_g_main_opcY1);
reg [ram_latency:0] select_main_opcY1_reg_b;
wire [31:0] memory_controller_main_opcY1_out_b;
assign memory_controller_main_opcY1_out_b = {32{ select_main_opcY1_reg_b[ram_latency]}} & main_opcY1_out_b;

wire select_main_opcY2_b;
assign select_main_opcY2_b = (tag_b == `TAG_g_main_opcY2);
reg [ram_latency:0] select_main_opcY2_reg_b;
wire [31:0] memory_controller_main_opcY2_out_b;
assign memory_controller_main_opcY2_out_b = {32{ select_main_opcY2_reg_b[ram_latency]}} & main_opcY2_out_b;

wire select_main_opcY3_b;
assign select_main_opcY3_b = (tag_b == `TAG_g_main_opcY3);
reg [ram_latency:0] select_main_opcY3_reg_b;
wire [31:0] memory_controller_main_opcY3_out_b;
assign memory_controller_main_opcY3_out_b = {32{ select_main_opcY3_reg_b[ram_latency]}} & main_opcY3_out_b;

always @(*)
begin
main_opcY0_address_b = memory_controller_address_b [6-1+2:2] & {6{select_main_opcY0_b}};
main_opcY0_write_enable_b = memory_controller_write_enable_b & select_main_opcY0_b;
main_opcY0_in_b [32-1:0] = memory_controller_in_b[32-1:0];

main_opcY1_address_b = memory_controller_address_b [6-1+2:2] & {6{select_main_opcY1_b}};
main_opcY1_write_enable_b = memory_controller_write_enable_b & select_main_opcY1_b;
main_opcY1_in_b [32-1:0] = memory_controller_in_b[32-1:0];

main_opcY2_address_b = memory_controller_address_b [6-1+2:2] & {6{select_main_opcY2_b}};
main_opcY2_write_enable_b = memory_controller_write_enable_b & select_main_opcY2_b;
main_opcY2_in_b [32-1:0] = memory_controller_in_b[32-1:0];

main_opcY3_address_b = memory_controller_address_b [6-1+2:2] & {6{select_main_opcY3_b}};
main_opcY3_write_enable_b = memory_controller_write_enable_b & select_main_opcY3_b;
main_opcY3_in_b [32-1:0] = memory_controller_in_b[32-1:0];

end
always @(*)
begin
select_not_struct_b [2:0] = 3'b0 | {2{select_main_opcY0_reg_b[ram_latency]}} | {2{select_main_opcY1_reg_b[ram_latency]}} | {2{select_main_opcY2_reg_b[ram_latency]}} | {2{select_main_opcY3_reg_b[ram_latency]}};
memory_controller_out_prev_b = memory_controller_out_reg_b & { 64{!memory_controller_enable_reg_b}};
memory_controller_out_b = 1'b0 | memory_controller_out_prev_b | memory_controller_main_opcY0_out_b | memory_controller_main_opcY1_out_b | memory_controller_main_opcY2_out_b | memory_controller_main_opcY3_out_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_b <= memory_controller_out_b;
memory_controller_enable_reg_b <= memory_controller_enable_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_main_opcY0_reg_b[j+1] <= select_main_opcY0_reg_b[j];
select_main_opcY1_reg_b[j+1] <= select_main_opcY1_reg_b[j];
select_main_opcY2_reg_b[j+1] <= select_main_opcY2_reg_b[j];
select_main_opcY3_reg_b[j+1] <= select_main_opcY3_reg_b[j];
end
always @(*)
begin
select_main_opcY0_reg_b[0] <= select_main_opcY0_b;
select_main_opcY1_reg_b[0] <= select_main_opcY1_b;
select_main_opcY2_reg_b[0] <= select_main_opcY2_b;
select_main_opcY3_reg_b[0] <= select_main_opcY3_b;
end

endmodule 

`timescale 1 ns / 1 ns
module memory_controller_1
(
	clk,
	memory_controller_address_a,
	memory_controller_address_b,
	memory_controller_enable_a,
	memory_controller_enable_b,
	memory_controller_write_enable_a,
	memory_controller_write_enable_b,
	memory_controller_in_a,
	memory_controller_in_b,
	memory_controller_size_a,
	memory_controller_size_b,
	memory_controller_waitrequest,
	memory_controller_out_reg_a,
	memory_controller_out_reg_b
);

parameter latency = 2;

parameter ram_latency = latency-1;

integer j;

input clk;
input memory_controller_waitrequest;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
input memory_controller_enable_a;
input memory_controller_write_enable_a;
input [64-1:0] memory_controller_in_a;
input [1:0] memory_controller_size_a;
output reg [64-1:0] memory_controller_out_reg_a;
reg [64-1:0] memory_controller_out_prev_a;
reg [64-1:0] memory_controller_out_a;

reg memory_controller_enable_reg_a;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
input memory_controller_enable_b;
input memory_controller_write_enable_b;
input [64-1:0] memory_controller_in_b;
input [1:0] memory_controller_size_b;
output reg [64-1:0] memory_controller_out_reg_b;
reg [64-1:0] memory_controller_out_prev_b;
reg [64-1:0] memory_controller_out_b;

reg memory_controller_enable_reg_b;

reg [5:0] main_opcX1_address_a;
reg [5:0] main_opcX1_address_b;
reg main_opcX1_write_enable_a;
reg main_opcX1_write_enable_b;
reg [31:0] main_opcX1_in_a;
reg [31:0] main_opcX1_in_b;
wire [31:0] main_opcX1_out_a;
wire [31:0] main_opcX1_out_b;

// @main.opcX1 = private unnamed_addr constant [62 x i32] [i32 0, i32 -1, i32 0, i32 1, i32 0, i32 -1, i32 1, i32 1, i32 -1, i32 0, i32 2, i32 0, i32 -2, i32 -1, i32 1, i32 1, i32 -1, i32 -2, i32 2, i32 ...
rom_dual_port main_opcX1 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( main_opcX1_address_a ),
	.q_a( main_opcX1_out_a ),
	.address_b( main_opcX1_address_b ),
	.q_b( main_opcX1_out_b )
);
defparam main_opcX1.width_a = 32;
defparam main_opcX1.widthad_a = 6;
defparam main_opcX1.numwords_a = 62;
defparam main_opcX1.width_b = 32;
defparam main_opcX1.widthad_b = 6;
defparam main_opcX1.numwords_b = 62;
defparam main_opcX1.latency = ram_latency;
defparam main_opcX1.init_file = {`MEM_INIT_DIR, "main_opcX1.mif"};

reg [5:0] main_opcX2_address_a;
reg [5:0] main_opcX2_address_b;
reg main_opcX2_write_enable_a;
reg main_opcX2_write_enable_b;
reg [31:0] main_opcX2_in_a;
reg [31:0] main_opcX2_in_b;
wire [31:0] main_opcX2_out_a;
wire [31:0] main_opcX2_out_b;

// @main.opcX2 = private unnamed_addr constant [62 x i32] [i32 0, i32 0, i32 1, i32 0, i32 -1, i32 -1, i32 1, i32 1, i32 -1, i32 0, i32 2, i32 0, i32 -2, i32 -1, i32 1, i32 1, i32 -1, i32 -2, i32 2, i32 ...
rom_dual_port main_opcX2 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( main_opcX2_address_a ),
	.q_a( main_opcX2_out_a ),
	.address_b( main_opcX2_address_b ),
	.q_b( main_opcX2_out_b )
);
defparam main_opcX2.width_a = 32;
defparam main_opcX2.widthad_a = 6;
defparam main_opcX2.numwords_a = 62;
defparam main_opcX2.width_b = 32;
defparam main_opcX2.widthad_b = 6;
defparam main_opcX2.numwords_b = 62;
defparam main_opcX2.latency = ram_latency;
defparam main_opcX2.init_file = {`MEM_INIT_DIR, "main_opcX2.mif"};

reg [5:0] main_opcX3_address_a;
reg [5:0] main_opcX3_address_b;
reg main_opcX3_write_enable_a;
reg main_opcX3_write_enable_b;
reg [31:0] main_opcX3_in_a;
reg [31:0] main_opcX3_in_b;
wire [31:0] main_opcX3_out_a;
wire [31:0] main_opcX3_out_b;

// @main.opcX3 = private unnamed_addr constant [62 x i32] [i32 0, i32 -1, i32 1, i32 0, i32 -1, i32 -1, i32 1, i32 1, i32 -1, i32 0, i32 2, i32 0, i32 -2, i32 -1, i32 1, i32 1, i32 -1, i32 -2, i32 2, i32...
rom_dual_port main_opcX3 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( main_opcX3_address_a ),
	.q_a( main_opcX3_out_a ),
	.address_b( main_opcX3_address_b ),
	.q_b( main_opcX3_out_b )
);
defparam main_opcX3.width_a = 32;
defparam main_opcX3.widthad_a = 6;
defparam main_opcX3.numwords_a = 62;
defparam main_opcX3.width_b = 32;
defparam main_opcX3.widthad_b = 6;
defparam main_opcX3.numwords_b = 62;
defparam main_opcX3.latency = ram_latency;
defparam main_opcX3.init_file = {`MEM_INIT_DIR, "main_opcX3.mif"};
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_a;
assign tag_a = memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
reg [2:0] prevAddr_a;
reg [1:0] prevSize_a;
reg [2:0] prevSize_a_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_a <= memory_controller_address_a[2:0];
	prevSize_a <= memory_controller_size_a;
end
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_b;
assign tag_b = memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
reg [2:0] prevAddr_b;
reg [1:0] prevSize_b;
reg [2:0] prevSize_b_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_b <= memory_controller_address_b[2:0];
	prevSize_b <= memory_controller_size_b;
end

reg [2:0] select_not_struct_a;

wire select_main_opcX1_a;
assign select_main_opcX1_a = (tag_a == `TAG_g_main_opcX1);
reg [ram_latency:0] select_main_opcX1_reg_a;
wire [31:0] memory_controller_main_opcX1_out_a;
assign memory_controller_main_opcX1_out_a = {32{ select_main_opcX1_reg_a[ram_latency]}} & main_opcX1_out_a;

wire select_main_opcX2_a;
assign select_main_opcX2_a = (tag_a == `TAG_g_main_opcX2);
reg [ram_latency:0] select_main_opcX2_reg_a;
wire [31:0] memory_controller_main_opcX2_out_a;
assign memory_controller_main_opcX2_out_a = {32{ select_main_opcX2_reg_a[ram_latency]}} & main_opcX2_out_a;

wire select_main_opcX3_a;
assign select_main_opcX3_a = (tag_a == `TAG_g_main_opcX3);
reg [ram_latency:0] select_main_opcX3_reg_a;
wire [31:0] memory_controller_main_opcX3_out_a;
assign memory_controller_main_opcX3_out_a = {32{ select_main_opcX3_reg_a[ram_latency]}} & main_opcX3_out_a;

always @(*)
begin
main_opcX1_address_a = memory_controller_address_a [6-1+2:2] & {6{select_main_opcX1_a}};
main_opcX1_write_enable_a = memory_controller_write_enable_a & select_main_opcX1_a;
main_opcX1_in_a [32-1:0] = memory_controller_in_a[32-1:0];

main_opcX2_address_a = memory_controller_address_a [6-1+2:2] & {6{select_main_opcX2_a}};
main_opcX2_write_enable_a = memory_controller_write_enable_a & select_main_opcX2_a;
main_opcX2_in_a [32-1:0] = memory_controller_in_a[32-1:0];

main_opcX3_address_a = memory_controller_address_a [6-1+2:2] & {6{select_main_opcX3_a}};
main_opcX3_write_enable_a = memory_controller_write_enable_a & select_main_opcX3_a;
main_opcX3_in_a [32-1:0] = memory_controller_in_a[32-1:0];

end
always @(*)
begin
select_not_struct_a [2:0] = 3'b0 | {2{select_main_opcX1_reg_a[ram_latency]}} | {2{select_main_opcX2_reg_a[ram_latency]}} | {2{select_main_opcX3_reg_a[ram_latency]}};
memory_controller_out_prev_a = memory_controller_out_reg_a & { 64{!memory_controller_enable_reg_a}};
memory_controller_out_a = 1'b0 | memory_controller_out_prev_a | memory_controller_main_opcX1_out_a | memory_controller_main_opcX2_out_a | memory_controller_main_opcX3_out_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_a <= memory_controller_out_a;
memory_controller_enable_reg_a <= memory_controller_enable_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_main_opcX1_reg_a[j+1] <= select_main_opcX1_reg_a[j];
select_main_opcX2_reg_a[j+1] <= select_main_opcX2_reg_a[j];
select_main_opcX3_reg_a[j+1] <= select_main_opcX3_reg_a[j];
end
always @(*)
begin
select_main_opcX1_reg_a[0] <= select_main_opcX1_a;
select_main_opcX2_reg_a[0] <= select_main_opcX2_a;
select_main_opcX3_reg_a[0] <= select_main_opcX3_a;
end

reg [2:0] select_not_struct_b;

wire select_main_opcX1_b;
assign select_main_opcX1_b = (tag_b == `TAG_g_main_opcX1);
reg [ram_latency:0] select_main_opcX1_reg_b;
wire [31:0] memory_controller_main_opcX1_out_b;
assign memory_controller_main_opcX1_out_b = {32{ select_main_opcX1_reg_b[ram_latency]}} & main_opcX1_out_b;

wire select_main_opcX2_b;
assign select_main_opcX2_b = (tag_b == `TAG_g_main_opcX2);
reg [ram_latency:0] select_main_opcX2_reg_b;
wire [31:0] memory_controller_main_opcX2_out_b;
assign memory_controller_main_opcX2_out_b = {32{ select_main_opcX2_reg_b[ram_latency]}} & main_opcX2_out_b;

wire select_main_opcX3_b;
assign select_main_opcX3_b = (tag_b == `TAG_g_main_opcX3);
reg [ram_latency:0] select_main_opcX3_reg_b;
wire [31:0] memory_controller_main_opcX3_out_b;
assign memory_controller_main_opcX3_out_b = {32{ select_main_opcX3_reg_b[ram_latency]}} & main_opcX3_out_b;

always @(*)
begin
main_opcX1_address_b = memory_controller_address_b [6-1+2:2] & {6{select_main_opcX1_b}};
main_opcX1_write_enable_b = memory_controller_write_enable_b & select_main_opcX1_b;
main_opcX1_in_b [32-1:0] = memory_controller_in_b[32-1:0];

main_opcX2_address_b = memory_controller_address_b [6-1+2:2] & {6{select_main_opcX2_b}};
main_opcX2_write_enable_b = memory_controller_write_enable_b & select_main_opcX2_b;
main_opcX2_in_b [32-1:0] = memory_controller_in_b[32-1:0];

main_opcX3_address_b = memory_controller_address_b [6-1+2:2] & {6{select_main_opcX3_b}};
main_opcX3_write_enable_b = memory_controller_write_enable_b & select_main_opcX3_b;
main_opcX3_in_b [32-1:0] = memory_controller_in_b[32-1:0];

end
always @(*)
begin
select_not_struct_b [2:0] = 3'b0 | {2{select_main_opcX1_reg_b[ram_latency]}} | {2{select_main_opcX2_reg_b[ram_latency]}} | {2{select_main_opcX3_reg_b[ram_latency]}};
memory_controller_out_prev_b = memory_controller_out_reg_b & { 64{!memory_controller_enable_reg_b}};
memory_controller_out_b = 1'b0 | memory_controller_out_prev_b | memory_controller_main_opcX1_out_b | memory_controller_main_opcX2_out_b | memory_controller_main_opcX3_out_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_b <= memory_controller_out_b;
memory_controller_enable_reg_b <= memory_controller_enable_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_main_opcX1_reg_b[j+1] <= select_main_opcX1_reg_b[j];
select_main_opcX2_reg_b[j+1] <= select_main_opcX2_reg_b[j];
select_main_opcX3_reg_b[j+1] <= select_main_opcX3_reg_b[j];
end
always @(*)
begin
select_main_opcX1_reg_b[0] <= select_main_opcX1_b;
select_main_opcX2_reg_b[0] <= select_main_opcX2_b;
select_main_opcX3_reg_b[0] <= select_main_opcX3_b;
end

endmodule 

`timescale 1 ns / 1 ns
module main
(
	clk,
	reset,
	start,
	finish,
	return_val,
	memory_controller_1_write_enable_a,
	memory_controller_1_in_a,
	memory_controller_1_enable_a,
	memory_controller_1_address_a,
	memory_controller_1_size_a,
	memory_controller_1_out_a,
	memory_controller_1_write_enable_b,
	memory_controller_1_in_b,
	memory_controller_1_enable_b,
	memory_controller_1_address_b,
	memory_controller_1_size_b,
	memory_controller_1_out_b,
	memory_controller_0_write_enable_a,
	memory_controller_0_in_a,
	memory_controller_0_enable_a,
	memory_controller_0_address_a,
	memory_controller_0_size_a,
	memory_controller_0_out_a,
	memory_controller_0_write_enable_b,
	memory_controller_0_in_b,
	memory_controller_0_enable_b,
	memory_controller_0_address_b,
	memory_controller_0_size_b,
	memory_controller_0_out_b
);

parameter [8:0] LEGUP_0 = 9'd0;
parameter [8:0] LEGUP_F_main_BB_entry_1 = 9'd1;
parameter [8:0] LEGUP_F_main_BB_NodeBlock9_2 = 9'd2;
parameter [8:0] LEGUP_F_main_BB_NodeBlock7_3 = 9'd3;
parameter [8:0] LEGUP_F_main_BB_NodeBlock5_4 = 9'd4;
parameter [8:0] LEGUP_F_main_BB_LeafBlock3_5 = 9'd5;
parameter [8:0] LEGUP_F_main_BB_NodeBlock9_backedge_6 = 9'd6;
parameter [8:0] LEGUP_F_main_BB_for_cond423_preheader_preheader_7 = 9'd7;
parameter [8:0] LEGUP_F_main_BB_NodeBlock1_8 = 9'd8;
parameter [8:0] LEGUP_F_main_BB_NodeBlock_9 = 9'd9;
parameter [8:0] LEGUP_F_main_BB_LeafBlock_10 = 9'd10;
parameter [8:0] LEGUP_F_main_BB_sw_bb_11 = 9'd11;
parameter [8:0] LEGUP_F_main_BB_sw_bb_12 = 9'd12;
parameter [8:0] LEGUP_F_main_BB_sw_bb_13 = 9'd13;
parameter [8:0] LEGUP_F_main_BB_sw_bb_14 = 9'd14;
parameter [8:0] LEGUP_F_main_BB_sw_bb_15 = 9'd15;
parameter [8:0] LEGUP_F_main_BB_sw_bb_16 = 9'd16;
parameter [8:0] LEGUP_F_main_BB_sw_bb_17 = 9'd17;
parameter [8:0] LEGUP_F_main_BB_sw_bb_18 = 9'd18;
parameter [8:0] LEGUP_F_main_BB_sw_bb_19 = 9'd19;
parameter [8:0] LEGUP_F_main_BB_sw_bb_20 = 9'd20;
parameter [8:0] LEGUP_F_main_BB_sw_bb_21 = 9'd21;
parameter [8:0] LEGUP_F_main_BB_sw_bb_22 = 9'd22;
parameter [8:0] LEGUP_F_main_BB_sw_bb_23 = 9'd23;
parameter [8:0] LEGUP_F_main_BB_sw_bb_24 = 9'd24;
parameter [8:0] LEGUP_F_main_BB_sw_bb_25 = 9'd25;
parameter [8:0] LEGUP_F_main_BB_sw_bb_26 = 9'd26;
parameter [8:0] LEGUP_F_main_BB_sw_bb_27 = 9'd27;
parameter [8:0] LEGUP_F_main_BB_sw_bb_28 = 9'd28;
parameter [8:0] LEGUP_F_main_BB_sw_bb_29 = 9'd29;
parameter [8:0] LEGUP_F_main_BB_sw_bb_30 = 9'd30;
parameter [8:0] LEGUP_F_main_BB_sw_bb_31 = 9'd31;
parameter [8:0] LEGUP_F_main_BB_sw_bb_32 = 9'd32;
parameter [8:0] LEGUP_F_main_BB_sw_bb_33 = 9'd33;
parameter [8:0] LEGUP_F_main_BB_sw_bb_34 = 9'd34;
parameter [8:0] LEGUP_F_main_BB_sw_bb_35 = 9'd35;
parameter [8:0] LEGUP_F_main_BB_sw_bb_36 = 9'd36;
parameter [8:0] LEGUP_F_main_BB_sw_bb_37 = 9'd37;
parameter [8:0] LEGUP_F_main_BB_sw_bb_38 = 9'd38;
parameter [8:0] LEGUP_F_main_BB_sw_bb_39 = 9'd39;
parameter [8:0] LEGUP_F_main_BB_sw_bb_40 = 9'd40;
parameter [8:0] LEGUP_F_main_BB_sw_bb_41 = 9'd41;
parameter [8:0] LEGUP_F_main_BB_sw_bb_42 = 9'd42;
parameter [8:0] LEGUP_F_main_BB_sw_bb_43 = 9'd43;
parameter [8:0] LEGUP_F_main_BB_sw_bb_44 = 9'd44;
parameter [8:0] LEGUP_F_main_BB_sw_bb_45 = 9'd45;
parameter [8:0] LEGUP_F_main_BB_sw_bb_46 = 9'd46;
parameter [8:0] LEGUP_F_main_BB_sw_bb_47 = 9'd47;
parameter [8:0] LEGUP_F_main_BB_sw_bb_48 = 9'd48;
parameter [8:0] LEGUP_F_main_BB_sw_bb_49 = 9'd49;
parameter [8:0] LEGUP_F_main_BB_sw_bb_50 = 9'd50;
parameter [8:0] LEGUP_F_main_BB_sw_bb_51 = 9'd51;
parameter [8:0] LEGUP_F_main_BB_sw_bb_52 = 9'd52;
parameter [8:0] LEGUP_F_main_BB_sw_bb_53 = 9'd53;
parameter [8:0] LEGUP_F_main_BB_for_cond171_preheader_54 = 9'd54;
parameter [8:0] LEGUP_F_main_BB_for_cond171_preheader_55 = 9'd55;
parameter [8:0] LEGUP_F_main_BB_for_cond171_preheader_56 = 9'd56;
parameter [8:0] LEGUP_F_main_BB_for_cond171_preheader_57 = 9'd57;
parameter [8:0] LEGUP_F_main_BB_for_cond171_preheader_58 = 9'd58;
parameter [8:0] LEGUP_F_main_BB_for_cond171_preheader_59 = 9'd59;
parameter [8:0] LEGUP_F_main_BB_for_cond171_preheader_60 = 9'd60;
parameter [8:0] LEGUP_F_main_BB_for_body181_preheader_61 = 9'd61;
parameter [8:0] LEGUP_F_main_BB_for_body181_62 = 9'd62;
parameter [8:0] LEGUP_F_main_BB_for_body181_63 = 9'd63;
parameter [8:0] LEGUP_F_main_BB_for_end186_64 = 9'd64;
parameter [8:0] LEGUP_F_main_BB_for_end186_65 = 9'd65;
parameter [8:0] LEGUP_F_main_BB_for_end186_66 = 9'd66;
parameter [8:0] LEGUP_F_main_BB_for_end186_67 = 9'd67;
parameter [8:0] LEGUP_F_main_BB_for_end186_68 = 9'd68;
parameter [8:0] LEGUP_F_main_BB_for_end186_69 = 9'd69;
parameter [8:0] LEGUP_F_main_BB_for_end186_70 = 9'd70;
parameter [8:0] LEGUP_F_main_BB_for_end186_71 = 9'd71;
parameter [8:0] LEGUP_F_main_BB_for_end186_72 = 9'd72;
parameter [8:0] LEGUP_F_main_BB_for_end186_73 = 9'd73;
parameter [8:0] LEGUP_F_main_BB_for_end186_74 = 9'd74;
parameter [8:0] LEGUP_F_main_BB_for_end186_75 = 9'd75;
parameter [8:0] LEGUP_F_main_BB_for_end186_76 = 9'd76;
parameter [8:0] LEGUP_F_main_BB_for_end186_77 = 9'd77;
parameter [8:0] LEGUP_F_main_BB_for_end186_78 = 9'd78;
parameter [8:0] LEGUP_F_main_BB_for_end186_79 = 9'd79;
parameter [8:0] LEGUP_F_main_BB_for_end186_80 = 9'd80;
parameter [8:0] LEGUP_F_main_BB_for_end186_81 = 9'd81;
parameter [8:0] LEGUP_F_main_BB_for_end186_82 = 9'd82;
parameter [8:0] LEGUP_F_main_BB_for_end186_83 = 9'd83;
parameter [8:0] LEGUP_F_main_BB_for_end186_84 = 9'd84;
parameter [8:0] LEGUP_F_main_BB_for_end186_85 = 9'd85;
parameter [8:0] LEGUP_F_main_BB_for_end186_86 = 9'd86;
parameter [8:0] LEGUP_F_main_BB_for_end186_87 = 9'd87;
parameter [8:0] LEGUP_F_main_BB_for_end186_88 = 9'd88;
parameter [8:0] LEGUP_F_main_BB_for_end186_89 = 9'd89;
parameter [8:0] LEGUP_F_main_BB_for_end186_90 = 9'd90;
parameter [8:0] LEGUP_F_main_BB_for_end186_91 = 9'd91;
parameter [8:0] LEGUP_F_main_BB_for_end186_92 = 9'd92;
parameter [8:0] LEGUP_F_main_BB_for_end186_93 = 9'd93;
parameter [8:0] LEGUP_F_main_BB_for_end186_94 = 9'd94;
parameter [8:0] LEGUP_F_main_BB_for_end186_95 = 9'd95;
parameter [8:0] LEGUP_F_main_BB_for_end186_96 = 9'd96;
parameter [8:0] LEGUP_F_main_BB_for_end186_97 = 9'd97;
parameter [8:0] LEGUP_F_main_BB_for_end186_98 = 9'd98;
parameter [8:0] LEGUP_F_main_BB_for_end186_99 = 9'd99;
parameter [8:0] LEGUP_F_main_BB_sw_bb197_100 = 9'd100;
parameter [8:0] LEGUP_F_main_BB_if_end_101 = 9'd101;
parameter [8:0] LEGUP_F_main_BB_if_end_102 = 9'd102;
parameter [8:0] LEGUP_F_main_BB_if_end_103 = 9'd103;
parameter [8:0] LEGUP_F_main_BB_sw_bb208_104 = 9'd104;
parameter [8:0] LEGUP_F_main_BB_if_end211_105 = 9'd105;
parameter [8:0] LEGUP_F_main_BB_if_end211_106 = 9'd106;
parameter [8:0] LEGUP_F_main_BB_if_end211_107 = 9'd107;
parameter [8:0] LEGUP_F_main_BB_if_end211_108 = 9'd108;
parameter [8:0] LEGUP_F_main_BB_if_end211_109 = 9'd109;
parameter [8:0] LEGUP_F_main_BB_if_end211_110 = 9'd110;
parameter [8:0] LEGUP_F_main_BB_if_end211_111 = 9'd111;
parameter [8:0] LEGUP_F_main_BB_if_end211_112 = 9'd112;
parameter [8:0] LEGUP_F_main_BB_if_end211_113 = 9'd113;
parameter [8:0] LEGUP_F_main_BB_if_end211_114 = 9'd114;
parameter [8:0] LEGUP_F_main_BB_if_end211_115 = 9'd115;
parameter [8:0] LEGUP_F_main_BB_if_end211_116 = 9'd116;
parameter [8:0] LEGUP_F_main_BB_if_end211_117 = 9'd117;
parameter [8:0] LEGUP_F_main_BB_if_end211_118 = 9'd118;
parameter [8:0] LEGUP_F_main_BB_if_end211_119 = 9'd119;
parameter [8:0] LEGUP_F_main_BB_if_end211_120 = 9'd120;
parameter [8:0] LEGUP_F_main_BB_if_end211_121 = 9'd121;
parameter [8:0] LEGUP_F_main_BB_if_end211_122 = 9'd122;
parameter [8:0] LEGUP_F_main_BB_if_end211_123 = 9'd123;
parameter [8:0] LEGUP_F_main_BB_if_end211_124 = 9'd124;
parameter [8:0] LEGUP_F_main_BB_if_end211_125 = 9'd125;
parameter [8:0] LEGUP_F_main_BB_if_end211_126 = 9'd126;
parameter [8:0] LEGUP_F_main_BB_if_end211_127 = 9'd127;
parameter [8:0] LEGUP_F_main_BB_if_end211_128 = 9'd128;
parameter [8:0] LEGUP_F_main_BB_if_end211_129 = 9'd129;
parameter [8:0] LEGUP_F_main_BB_if_end211_130 = 9'd130;
parameter [8:0] LEGUP_F_main_BB_if_end211_131 = 9'd131;
parameter [8:0] LEGUP_F_main_BB_if_end211_132 = 9'd132;
parameter [8:0] LEGUP_F_main_BB_if_end211_133 = 9'd133;
parameter [8:0] LEGUP_F_main_BB_if_end211_134 = 9'd134;
parameter [8:0] LEGUP_F_main_BB_if_end211_135 = 9'd135;
parameter [8:0] LEGUP_F_main_BB_if_end211_136 = 9'd136;
parameter [8:0] LEGUP_F_main_BB_if_end211_137 = 9'd137;
parameter [8:0] LEGUP_F_main_BB_if_then216_138 = 9'd138;
parameter [8:0] LEGUP_F_main_BB_if_then218_139 = 9'd139;
parameter [8:0] LEGUP_F_main_BB_if_then218_140 = 9'd140;
parameter [8:0] LEGUP_F_main_BB_if_then218_141 = 9'd141;
parameter [8:0] LEGUP_F_main_BB_if_then218_142 = 9'd142;
parameter [8:0] LEGUP_F_main_BB_if_then218_143 = 9'd143;
parameter [8:0] LEGUP_F_main_BB_if_then218_144 = 9'd144;
parameter [8:0] LEGUP_F_main_BB_if_then218_145 = 9'd145;
parameter [8:0] LEGUP_F_main_BB_if_then218_146 = 9'd146;
parameter [8:0] LEGUP_F_main_BB_if_then218_147 = 9'd147;
parameter [8:0] LEGUP_F_main_BB_if_then218_148 = 9'd148;
parameter [8:0] LEGUP_F_main_BB_if_then218_149 = 9'd149;
parameter [8:0] LEGUP_F_main_BB_if_then218_150 = 9'd150;
parameter [8:0] LEGUP_F_main_BB_if_then218_151 = 9'd151;
parameter [8:0] LEGUP_F_main_BB_if_then218_152 = 9'd152;
parameter [8:0] LEGUP_F_main_BB_if_then218_153 = 9'd153;
parameter [8:0] LEGUP_F_main_BB_if_then218_154 = 9'd154;
parameter [8:0] LEGUP_F_main_BB_if_then218_155 = 9'd155;
parameter [8:0] LEGUP_F_main_BB_if_then218_156 = 9'd156;
parameter [8:0] LEGUP_F_main_BB_if_then218_157 = 9'd157;
parameter [8:0] LEGUP_F_main_BB_if_then218_158 = 9'd158;
parameter [8:0] LEGUP_F_main_BB_if_then218_159 = 9'd159;
parameter [8:0] LEGUP_F_main_BB_if_then218_160 = 9'd160;
parameter [8:0] LEGUP_F_main_BB_if_then218_161 = 9'd161;
parameter [8:0] LEGUP_F_main_BB_if_then218_162 = 9'd162;
parameter [8:0] LEGUP_F_main_BB_if_then218_163 = 9'd163;
parameter [8:0] LEGUP_F_main_BB_if_then218_164 = 9'd164;
parameter [8:0] LEGUP_F_main_BB_if_then218_165 = 9'd165;
parameter [8:0] LEGUP_F_main_BB_if_then218_166 = 9'd166;
parameter [8:0] LEGUP_F_main_BB_if_then218_167 = 9'd167;
parameter [8:0] LEGUP_F_main_BB_if_then218_168 = 9'd168;
parameter [8:0] LEGUP_F_main_BB_if_then218_169 = 9'd169;
parameter [8:0] LEGUP_F_main_BB_if_then218_170 = 9'd170;
parameter [8:0] LEGUP_F_main_BB_if_then218_171 = 9'd171;
parameter [8:0] LEGUP_F_main_BB_if_then218_172 = 9'd172;
parameter [8:0] LEGUP_F_main_BB_if_else229_173 = 9'd173;
parameter [8:0] LEGUP_F_main_BB_if_then231_174 = 9'd174;
parameter [8:0] LEGUP_F_main_BB_if_then231_175 = 9'd175;
parameter [8:0] LEGUP_F_main_BB_if_then231_176 = 9'd176;
parameter [8:0] LEGUP_F_main_BB_if_then231_177 = 9'd177;
parameter [8:0] LEGUP_F_main_BB_if_then231_178 = 9'd178;
parameter [8:0] LEGUP_F_main_BB_if_then231_179 = 9'd179;
parameter [8:0] LEGUP_F_main_BB_if_then231_180 = 9'd180;
parameter [8:0] LEGUP_F_main_BB_if_then231_181 = 9'd181;
parameter [8:0] LEGUP_F_main_BB_if_then231_182 = 9'd182;
parameter [8:0] LEGUP_F_main_BB_if_then231_183 = 9'd183;
parameter [8:0] LEGUP_F_main_BB_if_then231_184 = 9'd184;
parameter [8:0] LEGUP_F_main_BB_if_then231_185 = 9'd185;
parameter [8:0] LEGUP_F_main_BB_if_then231_186 = 9'd186;
parameter [8:0] LEGUP_F_main_BB_if_then231_187 = 9'd187;
parameter [8:0] LEGUP_F_main_BB_if_then231_188 = 9'd188;
parameter [8:0] LEGUP_F_main_BB_if_then231_189 = 9'd189;
parameter [8:0] LEGUP_F_main_BB_if_then231_190 = 9'd190;
parameter [8:0] LEGUP_F_main_BB_if_then231_191 = 9'd191;
parameter [8:0] LEGUP_F_main_BB_if_then231_192 = 9'd192;
parameter [8:0] LEGUP_F_main_BB_if_then231_193 = 9'd193;
parameter [8:0] LEGUP_F_main_BB_if_then231_194 = 9'd194;
parameter [8:0] LEGUP_F_main_BB_if_then231_195 = 9'd195;
parameter [8:0] LEGUP_F_main_BB_if_then231_196 = 9'd196;
parameter [8:0] LEGUP_F_main_BB_if_then231_197 = 9'd197;
parameter [8:0] LEGUP_F_main_BB_if_then231_198 = 9'd198;
parameter [8:0] LEGUP_F_main_BB_if_then231_199 = 9'd199;
parameter [8:0] LEGUP_F_main_BB_if_then231_200 = 9'd200;
parameter [8:0] LEGUP_F_main_BB_if_then231_201 = 9'd201;
parameter [8:0] LEGUP_F_main_BB_if_then231_202 = 9'd202;
parameter [8:0] LEGUP_F_main_BB_if_then231_203 = 9'd203;
parameter [8:0] LEGUP_F_main_BB_if_then231_204 = 9'd204;
parameter [8:0] LEGUP_F_main_BB_if_then231_205 = 9'd205;
parameter [8:0] LEGUP_F_main_BB_if_then231_206 = 9'd206;
parameter [8:0] LEGUP_F_main_BB_if_then231_207 = 9'd207;
parameter [8:0] LEGUP_F_main_BB_if_else242_208 = 9'd208;
parameter [8:0] LEGUP_F_main_BB_if_else242_209 = 9'd209;
parameter [8:0] LEGUP_F_main_BB_if_else242_210 = 9'd210;
parameter [8:0] LEGUP_F_main_BB_if_else242_211 = 9'd211;
parameter [8:0] LEGUP_F_main_BB_if_else242_212 = 9'd212;
parameter [8:0] LEGUP_F_main_BB_if_else242_213 = 9'd213;
parameter [8:0] LEGUP_F_main_BB_if_else242_214 = 9'd214;
parameter [8:0] LEGUP_F_main_BB_if_else242_215 = 9'd215;
parameter [8:0] LEGUP_F_main_BB_if_else242_216 = 9'd216;
parameter [8:0] LEGUP_F_main_BB_if_else242_217 = 9'd217;
parameter [8:0] LEGUP_F_main_BB_if_else242_218 = 9'd218;
parameter [8:0] LEGUP_F_main_BB_if_else242_219 = 9'd219;
parameter [8:0] LEGUP_F_main_BB_if_else242_220 = 9'd220;
parameter [8:0] LEGUP_F_main_BB_if_else242_221 = 9'd221;
parameter [8:0] LEGUP_F_main_BB_if_else242_222 = 9'd222;
parameter [8:0] LEGUP_F_main_BB_if_else242_223 = 9'd223;
parameter [8:0] LEGUP_F_main_BB_if_else242_224 = 9'd224;
parameter [8:0] LEGUP_F_main_BB_if_else242_225 = 9'd225;
parameter [8:0] LEGUP_F_main_BB_if_else242_226 = 9'd226;
parameter [8:0] LEGUP_F_main_BB_if_else242_227 = 9'd227;
parameter [8:0] LEGUP_F_main_BB_if_else242_228 = 9'd228;
parameter [8:0] LEGUP_F_main_BB_if_else242_229 = 9'd229;
parameter [8:0] LEGUP_F_main_BB_if_else242_230 = 9'd230;
parameter [8:0] LEGUP_F_main_BB_if_else242_231 = 9'd231;
parameter [8:0] LEGUP_F_main_BB_if_else242_232 = 9'd232;
parameter [8:0] LEGUP_F_main_BB_if_else242_233 = 9'd233;
parameter [8:0] LEGUP_F_main_BB_if_else242_234 = 9'd234;
parameter [8:0] LEGUP_F_main_BB_if_else242_235 = 9'd235;
parameter [8:0] LEGUP_F_main_BB_if_else242_236 = 9'd236;
parameter [8:0] LEGUP_F_main_BB_if_else242_237 = 9'd237;
parameter [8:0] LEGUP_F_main_BB_if_else242_238 = 9'd238;
parameter [8:0] LEGUP_F_main_BB_if_else242_239 = 9'd239;
parameter [8:0] LEGUP_F_main_BB_if_else242_240 = 9'd240;
parameter [8:0] LEGUP_F_main_BB_if_then244_241 = 9'd241;
parameter [8:0] LEGUP_F_main_BB_if_then244_242 = 9'd242;
parameter [8:0] LEGUP_F_main_BB_if_then244_243 = 9'd243;
parameter [8:0] LEGUP_F_main_BB_if_then244_244 = 9'd244;
parameter [8:0] LEGUP_F_main_BB_if_then244_245 = 9'd245;
parameter [8:0] LEGUP_F_main_BB_if_then244_246 = 9'd246;
parameter [8:0] LEGUP_F_main_BB_if_then244_247 = 9'd247;
parameter [8:0] LEGUP_F_main_BB_if_then244_248 = 9'd248;
parameter [8:0] LEGUP_F_main_BB_if_then244_249 = 9'd249;
parameter [8:0] LEGUP_F_main_BB_if_then244_250 = 9'd250;
parameter [8:0] LEGUP_F_main_BB_if_then244_251 = 9'd251;
parameter [8:0] LEGUP_F_main_BB_if_then244_252 = 9'd252;
parameter [8:0] LEGUP_F_main_BB_if_then244_253 = 9'd253;
parameter [8:0] LEGUP_F_main_BB_if_then244_254 = 9'd254;
parameter [8:0] LEGUP_F_main_BB_if_then244_255 = 9'd255;
parameter [8:0] LEGUP_F_main_BB_if_then244_256 = 9'd256;
parameter [8:0] LEGUP_F_main_BB_if_then244_257 = 9'd257;
parameter [8:0] LEGUP_F_main_BB_if_then244_258 = 9'd258;
parameter [8:0] LEGUP_F_main_BB_if_then244_259 = 9'd259;
parameter [8:0] LEGUP_F_main_BB_if_then244_260 = 9'd260;
parameter [8:0] LEGUP_F_main_BB_if_then244_261 = 9'd261;
parameter [8:0] LEGUP_F_main_BB_if_then244_262 = 9'd262;
parameter [8:0] LEGUP_F_main_BB_if_then244_263 = 9'd263;
parameter [8:0] LEGUP_F_main_BB_if_then244_264 = 9'd264;
parameter [8:0] LEGUP_F_main_BB_if_then244_265 = 9'd265;
parameter [8:0] LEGUP_F_main_BB_if_then244_266 = 9'd266;
parameter [8:0] LEGUP_F_main_BB_if_then244_267 = 9'd267;
parameter [8:0] LEGUP_F_main_BB_if_then244_268 = 9'd268;
parameter [8:0] LEGUP_F_main_BB_if_then244_269 = 9'd269;
parameter [8:0] LEGUP_F_main_BB_if_then244_270 = 9'd270;
parameter [8:0] LEGUP_F_main_BB_if_then244_271 = 9'd271;
parameter [8:0] LEGUP_F_main_BB_if_then244_272 = 9'd272;
parameter [8:0] LEGUP_F_main_BB_if_then244_273 = 9'd273;
parameter [8:0] LEGUP_F_main_BB_if_else255_274 = 9'd274;
parameter [8:0] LEGUP_F_main_BB_if_else255_275 = 9'd275;
parameter [8:0] LEGUP_F_main_BB_if_else255_276 = 9'd276;
parameter [8:0] LEGUP_F_main_BB_if_else255_277 = 9'd277;
parameter [8:0] LEGUP_F_main_BB_if_else255_278 = 9'd278;
parameter [8:0] LEGUP_F_main_BB_if_else255_279 = 9'd279;
parameter [8:0] LEGUP_F_main_BB_if_else255_280 = 9'd280;
parameter [8:0] LEGUP_F_main_BB_if_else255_281 = 9'd281;
parameter [8:0] LEGUP_F_main_BB_if_else255_282 = 9'd282;
parameter [8:0] LEGUP_F_main_BB_if_else255_283 = 9'd283;
parameter [8:0] LEGUP_F_main_BB_if_else255_284 = 9'd284;
parameter [8:0] LEGUP_F_main_BB_if_else255_285 = 9'd285;
parameter [8:0] LEGUP_F_main_BB_if_else255_286 = 9'd286;
parameter [8:0] LEGUP_F_main_BB_if_else255_287 = 9'd287;
parameter [8:0] LEGUP_F_main_BB_if_else255_288 = 9'd288;
parameter [8:0] LEGUP_F_main_BB_if_else255_289 = 9'd289;
parameter [8:0] LEGUP_F_main_BB_if_else255_290 = 9'd290;
parameter [8:0] LEGUP_F_main_BB_if_else255_291 = 9'd291;
parameter [8:0] LEGUP_F_main_BB_if_else255_292 = 9'd292;
parameter [8:0] LEGUP_F_main_BB_if_else255_293 = 9'd293;
parameter [8:0] LEGUP_F_main_BB_if_else255_294 = 9'd294;
parameter [8:0] LEGUP_F_main_BB_if_else255_295 = 9'd295;
parameter [8:0] LEGUP_F_main_BB_if_else255_296 = 9'd296;
parameter [8:0] LEGUP_F_main_BB_if_else255_297 = 9'd297;
parameter [8:0] LEGUP_F_main_BB_if_else255_298 = 9'd298;
parameter [8:0] LEGUP_F_main_BB_if_else255_299 = 9'd299;
parameter [8:0] LEGUP_F_main_BB_if_else255_300 = 9'd300;
parameter [8:0] LEGUP_F_main_BB_if_else255_301 = 9'd301;
parameter [8:0] LEGUP_F_main_BB_if_else255_302 = 9'd302;
parameter [8:0] LEGUP_F_main_BB_if_else255_303 = 9'd303;
parameter [8:0] LEGUP_F_main_BB_if_else255_304 = 9'd304;
parameter [8:0] LEGUP_F_main_BB_if_else255_305 = 9'd305;
parameter [8:0] LEGUP_F_main_BB_if_else255_306 = 9'd306;
parameter [8:0] LEGUP_F_main_BB_if_else269_307 = 9'd307;
parameter [8:0] LEGUP_F_main_BB_if_then271_308 = 9'd308;
parameter [8:0] LEGUP_F_main_BB_if_then271_309 = 9'd309;
parameter [8:0] LEGUP_F_main_BB_if_then271_310 = 9'd310;
parameter [8:0] LEGUP_F_main_BB_NodeBlock16_311 = 9'd311;
parameter [8:0] LEGUP_F_main_BB_LeafBlock14_312 = 9'd312;
parameter [8:0] LEGUP_F_main_BB_LeafBlock12_313 = 9'd313;
parameter [8:0] LEGUP_F_main_BB_if_then278_314 = 9'd314;
parameter [8:0] LEGUP_F_main_BB_if_then278_315 = 9'd315;
parameter [8:0] LEGUP_F_main_BB_if_then278_316 = 9'd316;
parameter [8:0] LEGUP_F_main_BB_if_then285_317 = 9'd317;
parameter [8:0] LEGUP_F_main_BB_if_then285_318 = 9'd318;
parameter [8:0] LEGUP_F_main_BB_if_then285_319 = 9'd319;
parameter [8:0] LEGUP_F_main_BB_if_else290_320 = 9'd320;
parameter [8:0] LEGUP_F_main_BB_if_else290_321 = 9'd321;
parameter [8:0] LEGUP_F_main_BB_if_else290_322 = 9'd322;
parameter [8:0] LEGUP_F_main_BB_if_end298_323 = 9'd323;
parameter [8:0] LEGUP_F_main_BB_if_end298_324 = 9'd324;
parameter [8:0] LEGUP_F_main_BB_if_end298_325 = 9'd325;
parameter [8:0] LEGUP_F_main_BB_if_then310_326 = 9'd326;
parameter [8:0] LEGUP_F_main_BB_if_then310_327 = 9'd327;
parameter [8:0] LEGUP_F_main_BB_if_else315_328 = 9'd328;
parameter [8:0] LEGUP_F_main_BB_if_then317_329 = 9'd329;
parameter [8:0] LEGUP_F_main_BB_if_end320_330 = 9'd330;
parameter [8:0] LEGUP_F_main_BB_sw_bb325_331 = 9'd331;
parameter [8:0] LEGUP_F_main_BB_if_then327_332 = 9'd332;
parameter [8:0] LEGUP_F_main_BB_if_end329_333 = 9'd333;
parameter [8:0] LEGUP_F_main_BB_if_end329_334 = 9'd334;
parameter [8:0] LEGUP_F_main_BB_if_end329_335 = 9'd335;
parameter [8:0] LEGUP_F_main_BB_if_end329_336 = 9'd336;
parameter [8:0] LEGUP_F_main_BB_if_end329_337 = 9'd337;
parameter [8:0] LEGUP_F_main_BB_if_end329_338 = 9'd338;
parameter [8:0] LEGUP_F_main_BB_if_end329_339 = 9'd339;
parameter [8:0] LEGUP_F_main_BB_if_end329_340 = 9'd340;
parameter [8:0] LEGUP_F_main_BB_if_end329_341 = 9'd341;
parameter [8:0] LEGUP_F_main_BB_if_end329_342 = 9'd342;
parameter [8:0] LEGUP_F_main_BB_if_end329_343 = 9'd343;
parameter [8:0] LEGUP_F_main_BB_if_end329_344 = 9'd344;
parameter [8:0] LEGUP_F_main_BB_if_end329_345 = 9'd345;
parameter [8:0] LEGUP_F_main_BB_if_end329_346 = 9'd346;
parameter [8:0] LEGUP_F_main_BB_if_end329_347 = 9'd347;
parameter [8:0] LEGUP_F_main_BB_if_end329_348 = 9'd348;
parameter [8:0] LEGUP_F_main_BB_if_end329_349 = 9'd349;
parameter [8:0] LEGUP_F_main_BB_if_end329_350 = 9'd350;
parameter [8:0] LEGUP_F_main_BB_if_end329_351 = 9'd351;
parameter [8:0] LEGUP_F_main_BB_if_end329_352 = 9'd352;
parameter [8:0] LEGUP_F_main_BB_if_end329_353 = 9'd353;
parameter [8:0] LEGUP_F_main_BB_if_end329_354 = 9'd354;
parameter [8:0] LEGUP_F_main_BB_if_end329_355 = 9'd355;
parameter [8:0] LEGUP_F_main_BB_if_end329_356 = 9'd356;
parameter [8:0] LEGUP_F_main_BB_if_end329_357 = 9'd357;
parameter [8:0] LEGUP_F_main_BB_if_end329_358 = 9'd358;
parameter [8:0] LEGUP_F_main_BB_if_end329_359 = 9'd359;
parameter [8:0] LEGUP_F_main_BB_if_end329_360 = 9'd360;
parameter [8:0] LEGUP_F_main_BB_if_end329_361 = 9'd361;
parameter [8:0] LEGUP_F_main_BB_if_end329_362 = 9'd362;
parameter [8:0] LEGUP_F_main_BB_if_end329_363 = 9'd363;
parameter [8:0] LEGUP_F_main_BB_if_end329_364 = 9'd364;
parameter [8:0] LEGUP_F_main_BB_if_end329_365 = 9'd365;
parameter [8:0] LEGUP_F_main_BB_NodeBlock23_366 = 9'd366;
parameter [8:0] LEGUP_F_main_BB_LeafBlock21_367 = 9'd367;
parameter [8:0] LEGUP_F_main_BB_LeafBlock19_368 = 9'd368;
parameter [8:0] LEGUP_F_main_BB_if_then334_369 = 9'd369;
parameter [8:0] LEGUP_F_main_BB_if_then341_370 = 9'd370;
parameter [8:0] LEGUP_F_main_BB_if_then348_371 = 9'd371;
parameter [8:0] LEGUP_F_main_BB_if_else353_372 = 9'd372;
parameter [8:0] LEGUP_F_main_BB_if_end360_373 = 9'd373;
parameter [8:0] LEGUP_F_main_BB_if_end360_374 = 9'd374;
parameter [8:0] LEGUP_F_main_BB_if_end360_375 = 9'd375;
parameter [8:0] LEGUP_F_main_BB_if_end360_376 = 9'd376;
parameter [8:0] LEGUP_F_main_BB_if_end360_377 = 9'd377;
parameter [8:0] LEGUP_F_main_BB_if_end360_378 = 9'd378;
parameter [8:0] LEGUP_F_main_BB_if_then373_379 = 9'd379;
parameter [8:0] LEGUP_F_main_BB_if_then373_380 = 9'd380;
parameter [8:0] LEGUP_F_main_BB_if_else379_381 = 9'd381;
parameter [8:0] LEGUP_F_main_BB_if_then381_382 = 9'd382;
parameter [8:0] LEGUP_F_main_BB_sw_bb390_383 = 9'd383;
parameter [8:0] LEGUP_F_main_BB_if_end393_384 = 9'd384;
parameter [8:0] LEGUP_F_main_BB_if_end393_385 = 9'd385;
parameter [8:0] LEGUP_F_main_BB_if_end393_386 = 9'd386;
parameter [8:0] LEGUP_F_main_BB_if_end393_387 = 9'd387;
parameter [8:0] LEGUP_F_main_BB_if_end393_388 = 9'd388;
parameter [8:0] LEGUP_F_main_BB_if_end393_389 = 9'd389;
parameter [8:0] LEGUP_F_main_BB_if_end393_390 = 9'd390;
parameter [8:0] LEGUP_F_main_BB_if_end393_391 = 9'd391;
parameter [8:0] LEGUP_F_main_BB_if_end393_392 = 9'd392;
parameter [8:0] LEGUP_F_main_BB_if_end393_393 = 9'd393;
parameter [8:0] LEGUP_F_main_BB_if_end393_394 = 9'd394;
parameter [8:0] LEGUP_F_main_BB_if_end393_395 = 9'd395;
parameter [8:0] LEGUP_F_main_BB_if_end393_396 = 9'd396;
parameter [8:0] LEGUP_F_main_BB_if_end393_397 = 9'd397;
parameter [8:0] LEGUP_F_main_BB_if_end393_398 = 9'd398;
parameter [8:0] LEGUP_F_main_BB_if_end393_399 = 9'd399;
parameter [8:0] LEGUP_F_main_BB_if_end393_400 = 9'd400;
parameter [8:0] LEGUP_F_main_BB_if_end393_401 = 9'd401;
parameter [8:0] LEGUP_F_main_BB_if_end393_402 = 9'd402;
parameter [8:0] LEGUP_F_main_BB_if_end393_403 = 9'd403;
parameter [8:0] LEGUP_F_main_BB_if_end393_404 = 9'd404;
parameter [8:0] LEGUP_F_main_BB_if_end393_405 = 9'd405;
parameter [8:0] LEGUP_F_main_BB_if_end393_406 = 9'd406;
parameter [8:0] LEGUP_F_main_BB_if_end393_407 = 9'd407;
parameter [8:0] LEGUP_F_main_BB_if_end393_408 = 9'd408;
parameter [8:0] LEGUP_F_main_BB_if_end393_409 = 9'd409;
parameter [8:0] LEGUP_F_main_BB_if_end393_410 = 9'd410;
parameter [8:0] LEGUP_F_main_BB_if_end393_411 = 9'd411;
parameter [8:0] LEGUP_F_main_BB_if_end393_412 = 9'd412;
parameter [8:0] LEGUP_F_main_BB_if_end393_413 = 9'd413;
parameter [8:0] LEGUP_F_main_BB_if_end393_414 = 9'd414;
parameter [8:0] LEGUP_F_main_BB_if_end393_415 = 9'd415;
parameter [8:0] LEGUP_F_main_BB_if_end393_416 = 9'd416;
parameter [8:0] LEGUP_F_main_BB_if_end393_417 = 9'd417;
parameter [8:0] LEGUP_F_main_BB_if_end393_418 = 9'd418;
parameter [8:0] LEGUP_F_main_BB_if_end393_419 = 9'd419;
parameter [8:0] LEGUP_F_main_BB_if_end393_420 = 9'd420;
parameter [8:0] LEGUP_F_main_BB_for_cond423_preheader_421 = 9'd421;
parameter [8:0] LEGUP_F_main_BB_for_cond423_preheader_422 = 9'd422;
parameter [8:0] LEGUP_F_main_BB_for_cond423_preheader_423 = 9'd423;
parameter [8:0] LEGUP_F_main_BB_for_cond423_preheader_424 = 9'd424;
parameter [8:0] LEGUP_F_main_BB_for_cond423_preheader_425 = 9'd425;
parameter [8:0] LEGUP_F_main_BB_for_cond423_preheader_426 = 9'd426;
parameter [8:0] LEGUP_F_main_BB_for_cond423_preheader_427 = 9'd427;
parameter [8:0] LEGUP_F_main_BB_for_end435_428 = 9'd428;
parameter [8:0] LEGUP_F_main_BB_cleanup_429 = 9'd429;

input  clk;
input  reset;
input  start;
output reg  finish;
output reg [31:0] return_val;
output  memory_controller_1_write_enable_a;
output [63:0] memory_controller_1_in_a;
output reg  memory_controller_1_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_1_address_a;
output reg [1:0] memory_controller_1_size_a;
input [63:0] memory_controller_1_out_a;
output  memory_controller_1_write_enable_b;
output [63:0] memory_controller_1_in_b;
output  memory_controller_1_enable_b;
output [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_1_address_b;
output [1:0] memory_controller_1_size_b;
input [63:0] memory_controller_1_out_b;
output  memory_controller_0_write_enable_a;
output [63:0] memory_controller_0_in_a;
output reg  memory_controller_0_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_0_address_a;
output reg [1:0] memory_controller_0_size_a;
input [63:0] memory_controller_0_out_a;
output  memory_controller_0_write_enable_b;
output [63:0] memory_controller_0_in_b;
output  memory_controller_0_enable_b;
output [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_0_address_b;
output [1:0] memory_controller_0_size_b;
input [63:0] memory_controller_0_out_b;
reg [8:0] cur_state/* synthesis syn_encoding="onehot" */;
reg [8:0] next_state;
wire  fsm_stall;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_vla1618_sub;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_vla1618_sub_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_vla617_sub;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_vla617_sub_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx6;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx6_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx7;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx7_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx8;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx8_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx9;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx9_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx10;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx10_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx11;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx11_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx12;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx12_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx13;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx13_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx14;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx14_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx15;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx15_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx16;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx16_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx17;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx17_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx18;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx18_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx19;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx19_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx20;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx20_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx21;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx21_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx22;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx22_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx23;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx23_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx24;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx24_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx25;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx25_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx26;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx26_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx27;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx27_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx28;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx28_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx29;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx29_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx30;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx30_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx31;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx31_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx32;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx32_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx33;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx33_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx34;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx34_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx35;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx35_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx36;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx36_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx37;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx37_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx38;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx38_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx39;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx39_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx40;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx40_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx41;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx41_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx42;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx42_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx43;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx43_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx44;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx44_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx45;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx45_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx46;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx46_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx47;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx47_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx48;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx48_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx49;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx49_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx50;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx50_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx51;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx51_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx52;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx52_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx53;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx53_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx54;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx54_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx55;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx55_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx56;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx56_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx57;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx57_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx58;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx58_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx59;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx59_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx60;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx60_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx61;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx61_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx62;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx62_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx63;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx63_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx64;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx64_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx65;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx65_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx66;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx66_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx67;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx67_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx68;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx68_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx69;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx69_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx70;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx70_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx71;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx71_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx72;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx72_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx73;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx73_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx74;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx74_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx75;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx75_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx76;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx76_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx77;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx77_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx78;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx78_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx79;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx79_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx80;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx80_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx81;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx81_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx82;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx82_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx83;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx83_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx84;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx84_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx85;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx85_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx86;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx86_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx87;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx87_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx88;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx88_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx89;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx89_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx90;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx90_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx91;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx91_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx92;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx92_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx93;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx93_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx94;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx94_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx95;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx95_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx96;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx96_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx97;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx97_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx98;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx98_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx99;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx99_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx100;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx100_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx101;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx101_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx102;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx102_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx103;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx103_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx104;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx104_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx105;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx105_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx106;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx106_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx107;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx107_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx108;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx108_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx109;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx109_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx110;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx110_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx111;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx111_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx112;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx112_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx113;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx113_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx114;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx114_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx115;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx115_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx116;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx116_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx117;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx117_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx118;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx118_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx119;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx119_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx120;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx120_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx121;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx121_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx122;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx122_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx123;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx123_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx124;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx124_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx125;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx125_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx126;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx126_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx127;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx127_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx128;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx128_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx129;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx129_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx130;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx130_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx131;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx131_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx132;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx132_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx133;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx133_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx134;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx134_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx135;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx135_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx136;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx136_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx137;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx137_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx138;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx138_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx139;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx139_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx140;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx140_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx141;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx141_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx142;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx142_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx143;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx143_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx144;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx144_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx145;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx145_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx146;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx146_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx147;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx147_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx148;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx148_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx149;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx149_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx150;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx150_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx151;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx151_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx152;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx152_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx153;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx153_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx154;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx154_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx155;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx155_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx156;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx156_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx157;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx157_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx158;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx158_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx159;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx159_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx160;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx160_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx161;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx161_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx162;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx162_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx163;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx163_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx164;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx164_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx165;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx165_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx166;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx166_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx167;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx167_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx168;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx168_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx169;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_entry_arrayidx169_reg;
reg [31:0] main_NodeBlock9_state_0;
reg [31:0] main_NodeBlock9_state_0_reg;
reg [31:0] main_NodeBlock9_i_0;
reg [31:0] main_NodeBlock9_i_0_reg;
reg [31:0] main_NodeBlock9_j_0;
reg [31:0] main_NodeBlock9_j_0_reg;
reg [31:0] main_NodeBlock9_a_0;
reg [31:0] main_NodeBlock9_a_0_reg;
reg [31:0] main_NodeBlock9_b_0;
reg [31:0] main_NodeBlock9_b_0_reg;
reg [31:0] main_NodeBlock9_pos_a_X_0;
reg [31:0] main_NodeBlock9_pos_a_X_0_reg;
reg [31:0] main_NodeBlock9_pos_a_Y_0;
reg [31:0] main_NodeBlock9_pos_a_Y_0_reg;
reg [31:0] main_NodeBlock9_pos_b_X_0;
reg [31:0] main_NodeBlock9_pos_b_X_0_reg;
reg [31:0] main_NodeBlock9_pos_b_Y_0;
reg [31:0] main_NodeBlock9_pos_b_Y_0_reg;
reg [31:0] main_NodeBlock9_sum_mesh_0;
reg [31:0] main_NodeBlock9_sum_mesh_0_reg;
reg [31:0] main_NodeBlock9_sum_1hop_0;
reg [31:0] main_NodeBlock9_sum_1hop_0_reg;
reg [31:0] main_NodeBlock9_seed_0;
reg [31:0] main_NodeBlock9_seed_0_reg;
reg  main_NodeBlock9_Pivot10;
reg  main_NodeBlock7_Pivot8;
reg  main_NodeBlock5_Pivot6;
reg  main_LeafBlock3_SwitchLeaf4;
reg [31:0] main_NodeBlock9_backedge_state_0_be;
reg [31:0] main_NodeBlock9_backedge_state_0_be_reg;
reg [31:0] main_NodeBlock9_backedge_i_0_be;
reg [31:0] main_NodeBlock9_backedge_i_0_be_reg;
reg [31:0] main_NodeBlock9_backedge_j_0_be;
reg [31:0] main_NodeBlock9_backedge_j_0_be_reg;
reg [31:0] main_NodeBlock9_backedge_a_0_be;
reg [31:0] main_NodeBlock9_backedge_a_0_be_reg;
reg [31:0] main_NodeBlock9_backedge_b_0_be;
reg [31:0] main_NodeBlock9_backedge_b_0_be_reg;
reg [31:0] main_NodeBlock9_backedge_pos_a_X_0_be;
reg [31:0] main_NodeBlock9_backedge_pos_a_X_0_be_reg;
reg [31:0] main_NodeBlock9_backedge_pos_a_Y_0_be;
reg [31:0] main_NodeBlock9_backedge_pos_a_Y_0_be_reg;
reg [31:0] main_NodeBlock9_backedge_pos_b_X_0_be;
reg [31:0] main_NodeBlock9_backedge_pos_b_X_0_be_reg;
reg [31:0] main_NodeBlock9_backedge_pos_b_Y_0_be;
reg [31:0] main_NodeBlock9_backedge_pos_b_Y_0_be_reg;
reg [31:0] main_NodeBlock9_backedge_sum_mesh_0_be;
reg [31:0] main_NodeBlock9_backedge_sum_mesh_0_be_reg;
reg [31:0] main_NodeBlock9_backedge_sum_1hop_0_be;
reg [31:0] main_NodeBlock9_backedge_sum_1hop_0_be_reg;
reg [31:0] main_NodeBlock9_backedge_seed_0_be;
reg [31:0] main_NodeBlock9_backedge_seed_0_be_reg;
reg  main_NodeBlock1_Pivot2;
reg  main_NodeBlock_Pivot;
reg  main_LeafBlock_SwitchLeaf;
reg [31:0] main_for_cond171_preheader_i_1635;
reg [31:0] main_for_cond171_preheader_i_1635_reg;
reg [28:0] main_for_cond171_preheader_bit_select9;
reg [31:0] main_for_cond171_preheader_bit_concat10;
reg [31:0] main_for_cond171_preheader_sr_add;
reg [31:0] main_for_cond171_preheader_sr_add_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond171_preheader_arrayidx175;
reg [31:0] main_for_cond171_preheader_0;
reg [31:0] main_for_cond171_preheader_0_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond171_preheader_arrayidx175_1;
reg [31:0] main_for_cond171_preheader_1;
reg [31:0] main_for_cond171_preheader_1_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond171_preheader_arrayidx175_2;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond171_preheader_arrayidx175_2_reg;
reg [31:0] main_for_cond171_preheader_2;
reg [31:0] main_for_cond171_preheader_2_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond171_preheader_arrayidx175_3;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond171_preheader_arrayidx175_3_reg;
reg [31:0] main_for_cond171_preheader_3;
reg [31:0] main_for_cond171_preheader_3_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond171_preheader_arrayidx175_4;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond171_preheader_arrayidx175_4_reg;
reg [31:0] main_for_cond171_preheader_4;
reg [31:0] main_for_cond171_preheader_4_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond171_preheader_arrayidx175_5;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond171_preheader_arrayidx175_5_reg;
reg [31:0] main_for_cond171_preheader_5;
reg [31:0] main_for_cond171_preheader_5_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond171_preheader_arrayidx175_6;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond171_preheader_arrayidx175_6_reg;
reg [31:0] main_for_cond171_preheader_6;
reg [31:0] main_for_cond171_preheader_6_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond171_preheader_arrayidx175_7;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond171_preheader_arrayidx175_7_reg;
reg [31:0] main_for_cond171_preheader_7;
reg [31:0] main_for_cond171_preheader_7_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond171_preheader_arrayidx175_8;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond171_preheader_arrayidx175_8_reg;
reg [31:0] main_for_cond171_preheader_8;
reg [31:0] main_for_cond171_preheader_8_reg;
reg  main_for_cond171_preheader_exitcond5;
reg  main_for_cond171_preheader_exitcond5_reg;
reg [31:0] main_for_body181_i_2636;
reg [31:0] main_for_body181_i_2636_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body181_arrayidx182;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body181_arrayidx183;
reg [31:0] main_for_body181_9;
reg [31:0] main_for_body181_9_reg;
reg  main_for_body181_exitcond6;
reg  main_for_body181_exitcond6_reg;
reg [31:0] main_for_end186_10;
reg [31:0] main_for_end186_10_reg;
reg [31:0] main_for_end186_sub_i;
reg [31:0] main_for_end186_xor2_i;
reg [4:0] main_for_end186_rem;
reg [28:0] main_for_end186_bit_select7;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_end186_arrayidx188;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_end186_arrayidx188_reg;
reg [31:0] main_for_end186_xor2_i16;
reg [31:0] main_for_end186_xor2_i16_reg;
reg [4:0] main_for_end186_rem190;
reg [4:0] main_for_end186_rem190_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_end186_arrayidx191;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_end186_arrayidx191_reg;
reg [31:0] main_for_end186_add192;
reg [31:0] main_for_end186_add192_reg;
reg [31:0] main_for_end186_bit_concat8;
reg [31:0] main_for_end186_sr_add8;
reg [31:0] main_for_end186_sr_add8_reg;
reg [31:0] main_for_end186_arrayidx195_sum;
reg [31:0] main_for_end186_arrayidx195_sum_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_end186_arrayidx196;
reg  main_sw_bb197_cmp198;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end_arrayidx199;
reg [31:0] main_if_end_11;
reg [31:0] main_if_end_11_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end_arrayidx200;
reg [31:0] main_if_end_12;
reg [31:0] main_if_end_12_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end_arrayidx201;
reg [31:0] main_if_end_13;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end_arrayidx202;
reg [31:0] main_if_end_14;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end_arrayidx203;
reg [31:0] main_if_end_15;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end_arrayidx204;
reg [31:0] main_if_end_16;
reg  main_if_end_cmp205;
reg [1:0] main_if_end_1;
reg [1:0] main_if_end_1_reg;
reg  main_sw_bb208_cmp209;
reg [31:0] main_if_end211_sub_i14;
reg [31:0] main_if_end211_xor2_i15;
reg [4:0] main_if_end211_rem213;
reg [3:0] main_if_end211_rem213_reg;
reg [31:0] main_if_end211_add214;
reg [31:0] main_if_end211_add214_reg;
reg  main_if_end211_cmp215;
reg  main_if_end211_cmp215_reg;
reg  main_if_end211_cmp217;
reg  main_if_end211_cmp217_reg;
reg [31:0] main_if_then218_xor2_i13;
reg [4:0] main_if_then218_rem220;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then218_arrayidx221;
reg [31:0] main_if_then218_17;
reg [31:0] main_if_then218_17_reg;
reg [31:0] main_if_then218_add222;
reg [31:0] main_if_then218_add222_reg;
reg [31:0] main_if_then218_xor2_i12;
reg [31:0] main_if_then218_xor2_i12_reg;
reg [4:0] main_if_then218_rem225;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then218_arrayidx226;
reg [31:0] main_if_then218_18;
reg [31:0] main_if_then218_18_reg;
reg [31:0] main_if_then218_add227;
reg [31:0] main_if_then218_add228;
reg [31:0] main_if_then218_add228_reg;
reg  main_if_else229_cmp230;
reg [31:0] main_if_then231_xor2_i10;
reg [4:0] main_if_then231_rem233;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then231_arrayidx234;
reg [31:0] main_if_then231_19;
reg [31:0] main_if_then231_19_reg;
reg [31:0] main_if_then231_add235;
reg [31:0] main_if_then231_add235_reg;
reg [31:0] main_if_then231_xor2_i9;
reg [31:0] main_if_then231_xor2_i9_reg;
reg [4:0] main_if_then231_rem238;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then231_arrayidx239;
reg [31:0] main_if_then231_20;
reg [31:0] main_if_then231_20_reg;
reg [31:0] main_if_then231_add240;
reg [31:0] main_if_then231_add241;
reg [31:0] main_if_then231_add241_reg;
reg  main_if_else242_cmp243;
reg  main_if_else242_cmp243_reg;
reg [31:0] main_if_else242_xor2_i7;
reg [4:0] main_if_else242_rem246;
reg [4:0] main_if_else242_rem246_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then244_arrayidx247;
reg [31:0] main_if_then244_21;
reg [31:0] main_if_then244_add248;
reg [31:0] main_if_then244_add248_reg;
reg [31:0] main_if_then244_xor2_i6;
reg [4:0] main_if_then244_rem251;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then244_arrayidx252;
reg [31:0] main_if_then244_22;
reg [31:0] main_if_then244_22_reg;
reg [31:0] main_if_then244_add253;
reg [31:0] main_if_then244_add254;
reg [31:0] main_if_then244_add254_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_else255_arrayidx258;
reg [31:0] main_if_else255_23;
reg [31:0] main_if_else255_add259;
reg [31:0] main_if_else255_add259_reg;
reg [31:0] main_if_else255_xor2_i4;
reg [4:0] main_if_else255_rem262;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_else255_arrayidx263;
reg [31:0] main_if_else255_24;
reg [31:0] main_if_else255_24_reg;
reg [31:0] main_if_else255_add264;
reg [31:0] main_if_else255_add265;
reg [31:0] main_if_else255_add265_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then271_arrayidx272;
reg [31:0] main_if_then271_25;
reg [31:0] main_if_then271_add273;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then271_arrayidx274;
reg [31:0] main_if_then271_26;
reg [31:0] main_if_then271_add275;
reg  main_NodeBlock16_Pivot17;
reg  main_LeafBlock14_SwitchLeaf15;
reg  main_LeafBlock12_SwitchLeaf13;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then278_arrayidx279;
reg [31:0] main_if_then278_27;
reg [31:0] main_if_then278_add280;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then278_arrayidx281;
reg [31:0] main_if_then278_28;
reg [31:0] main_if_then278_add282;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then285_arrayidx286;
reg [31:0] main_if_then285_29;
reg [31:0] main_if_then285_add287;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then285_arrayidx288;
reg [31:0] main_if_then285_30;
reg [31:0] main_if_then285_add289;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_else290_arrayidx291;
reg [31:0] main_if_else290_31;
reg [31:0] main_if_else290_add292;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_else290_arrayidx293;
reg [31:0] main_if_else290_32;
reg [31:0] main_if_else290_add294;
reg [31:0] main_if_end298_xi_0;
reg [31:0] main_if_end298_xi_0_reg;
reg [31:0] main_if_end298_xj_0;
reg [31:0] main_if_end298_xj_0_reg;
reg [31:0] main_if_end298_seed_1;
reg [31:0] main_if_end298_seed_1_reg;
reg [28:0] main_if_end298_bit_select5;
reg [31:0] main_if_end298_inc299;
reg [31:0] main_if_end298_inc299_reg;
reg [31:0] main_if_end298_bit_concat6;
reg [31:0] main_if_end298_sr_add10;
reg [31:0] main_if_end298_arrayidx300_sum;
reg [31:0] main_if_end298_arrayidx300_sum_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end298_arrayidx301;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end298_arrayidx301_reg;
reg [31:0] main_if_end298_33;
reg  main_if_end298_cmp302;
reg  main_if_end298_34;
reg  main_if_end298_34_reg;
reg  main_if_end298_or_cond;
reg  main_if_end298_35;
reg  main_if_end298_35_reg;
reg  main_if_end298_or_cond623;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then310_arrayidx313;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then310_arrayidx314;
reg  main_if_else315_cmp316;
reg [31:0] main_if_end320_pos_a_X_1;
reg [31:0] main_if_end320_pos_a_X_1_reg;
reg [31:0] main_if_end320_pos_a_Y_1;
reg [31:0] main_if_end320_pos_a_Y_1_reg;
reg  main_if_end320_cmp321;
reg [1:0] main_if_end320_624;
reg [31:0] main_if_end320_inc299_1;
reg  main_sw_bb325_cmp326;
reg [31:0] main_if_then327_inc328;
reg [31:0] main_if_end329_sub_i1;
reg [31:0] main_if_end329_xor2_i2;
reg [4:0] main_if_end329_rem331;
reg [3:0] main_if_end329_rem331_reg;
reg [31:0] main_if_end329_add332;
reg [31:0] main_if_end329_add332_reg;
reg  main_if_end329_Pivot26;
reg  main_NodeBlock23_Pivot24;
reg  main_LeafBlock21_SwitchLeaf22;
reg  main_LeafBlock19_SwitchLeaf20;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then334_arrayidx335;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then334_arrayidx337;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then341_arrayidx342;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then341_arrayidx344;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then348_arrayidx349;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then348_arrayidx351;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_else353_arrayidx354;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_else353_arrayidx356;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end360_pn_in;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end360_pn_in_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end360_pn622_in;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end360_pn622_in_reg;
reg [31:0] main_if_end360_pn622;
reg [31:0] main_if_end360_pn;
reg [31:0] main_if_end360_xj_1;
reg [31:0] main_if_end360_xj_1_reg;
reg [31:0] main_if_end360_xi_1;
reg [31:0] main_if_end360_xi_1_reg;
reg [28:0] main_if_end360_bit_select3;
reg [31:0] main_if_end360_bit_concat4;
reg [31:0] main_if_end360_sr_add12;
reg [31:0] main_if_end360_sr_add12_reg;
reg [31:0] main_if_end360_arrayidx362_sum;
reg [31:0] main_if_end360_arrayidx362_sum_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end360_arrayidx363;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end360_arrayidx363_reg;
reg [31:0] main_if_end360_36;
reg  main_if_end360_cmp364;
reg  main_if_end360_37;
reg  main_if_end360_37_reg;
reg  main_if_end360_or_cond625;
reg  main_if_end360_38;
reg  main_if_end360_38_reg;
reg  main_if_end360_or_cond626;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then373_arrayidx376;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then373_arrayidx377;
reg [31:0] main_if_then373_inc378;
reg [31:0] main_if_then373_inc378_reg;
reg [31:0] main_if_else379_inc361;
reg  main_if_else379_cmp380;
reg  main_sw_bb390_cmp391;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end393_arrayidx394;
reg [31:0] main_if_end393_39;
reg [31:0] main_if_end393_39_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end393_arrayidx395;
reg [31:0] main_if_end393_40;
reg [31:0] main_if_end393_40_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end393_arrayidx396;
reg [31:0] main_if_end393_41;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end393_arrayidx397;
reg [31:0] main_if_end393_42;
reg [31:0] main_if_end393_sub;
reg [31:0] main_if_end393_sub_reg;
reg  main_if_end393_bit_select2;
reg  main_if_end393_bit_select2_reg;
reg [31:0] main_if_end393_mul;
reg [31:0] main_if_end393_mul_reg;
reg [31:0] main_if_end393_mul_sub;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end393_arrayidx401;
reg [31:0] main_if_end393_43;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end393_arrayidx402;
reg [31:0] main_if_end393_44;
reg [31:0] main_if_end393_sub403;
reg [31:0] main_if_end393_sub403_reg;
reg  main_if_end393_bit_select1;
reg  main_if_end393_bit_select1_reg;
reg [31:0] main_if_end393_mul406;
reg [31:0] main_if_end393_mul406_reg;
reg [31:0] main_if_end393_diff_pos_y_0;
reg [31:0] main_if_end393_diff_pos_y_0_reg;
reg [31:0] main_if_end393_add408;
reg [31:0] main_if_end393_add408_reg;
reg [31:0] main_if_end393_newEarly_add410;
reg [31:0] main_if_end393_newEarly_add410_reg;
reg [31:0] main_if_end393_newCurOp_add410;
reg [31:0] main_if_end393_newCurOp_add410_reg;
reg [30:0] main_if_end393_div;
reg [4:0] main_if_end393_rem411;
reg [4:0] main_if_end393_rem411_reg;
reg [30:0] main_if_end393_div413;
reg [4:0] main_if_end393_rem414;
reg [31:0] main_if_end393_add415;
reg [31:0] main_if_end393_add415_reg;
reg [31:0] main_if_end393_newEarly_add416;
reg [31:0] main_if_end393_newEarly_add416_reg;
reg [31:0] main_if_end393_newEarly_sub417;
reg [31:0] main_if_end393_newEarly_add418;
reg [31:0] main_if_end393_newCurOp_add418;
reg [31:0] main_if_end393_inc419;
reg [31:0] main_if_end393_inc419_reg;
reg [3:0] main_for_cond423_preheader_i_3633;
reg [3:0] main_for_cond423_preheader_i_3633_reg;
reg [28:0] main_for_cond423_preheader_bit_select;
reg [31:0] main_for_cond423_preheader_bit_concat;
reg [31:0] main_for_cond423_preheader_sr_add14;
reg [31:0] main_for_cond423_preheader_sr_add14_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond423_preheader_arrayidx427;
reg [31:0] main_for_cond423_preheader_45;
reg [31:0] main_for_cond423_preheader_45_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond423_preheader_arrayidx427_1;
reg [31:0] main_for_cond423_preheader_46;
reg [31:0] main_for_cond423_preheader_46_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond423_preheader_arrayidx427_2;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond423_preheader_arrayidx427_2_reg;
reg [31:0] main_for_cond423_preheader_47;
reg [31:0] main_for_cond423_preheader_47_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond423_preheader_arrayidx427_3;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond423_preheader_arrayidx427_3_reg;
reg [31:0] main_for_cond423_preheader_48;
reg [31:0] main_for_cond423_preheader_48_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond423_preheader_arrayidx427_4;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond423_preheader_arrayidx427_4_reg;
reg [31:0] main_for_cond423_preheader_49;
reg [31:0] main_for_cond423_preheader_49_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond423_preheader_arrayidx427_5;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond423_preheader_arrayidx427_5_reg;
reg [31:0] main_for_cond423_preheader_50;
reg [31:0] main_for_cond423_preheader_50_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond423_preheader_arrayidx427_6;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond423_preheader_arrayidx427_6_reg;
reg [31:0] main_for_cond423_preheader_51;
reg [31:0] main_for_cond423_preheader_51_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond423_preheader_arrayidx427_7;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond423_preheader_arrayidx427_7_reg;
reg [31:0] main_for_cond423_preheader_52;
reg [31:0] main_for_cond423_preheader_52_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond423_preheader_arrayidx427_8;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond423_preheader_arrayidx427_8_reg;
reg [31:0] main_for_cond423_preheader_53;
reg [31:0] main_for_cond423_preheader_54;
reg [31:0] main_for_cond423_preheader_55;
reg [31:0] main_for_cond423_preheader_56;
reg [31:0] main_for_cond423_preheader_57;
reg [31:0] main_for_cond423_preheader_58;
reg [31:0] main_for_cond423_preheader_59;
reg [31:0] main_for_cond423_preheader_60;
reg [31:0] main_for_cond423_preheader_61;
reg [4:0] main_for_cond423_preheader_62;
reg [4:0] main_for_cond423_preheader_62_reg;
reg  main_for_cond423_preheader_exitcond;
reg  main_for_cond423_preheader_exitcond_reg;
reg  main_cleanup_retval_0;
reg  main_cleanup_retval_0_reg;
reg [6:0] main_entry_vla617_address_a;
reg  main_entry_vla617_write_enable_a;
reg [31:0] main_entry_vla617_in_a;
wire [31:0] main_entry_vla617_out_a;
reg [6:0] main_entry_vla617_address_b;
reg  main_entry_vla617_write_enable_b;
reg [31:0] main_entry_vla617_in_b;
wire [31:0] main_entry_vla617_out_b;
reg [6:0] main_entry_vla1618_address_a;
reg  main_entry_vla1618_write_enable_a;
reg [31:0] main_entry_vla1618_in_a;
wire [31:0] main_entry_vla1618_out_a;
reg [6:0] main_entry_vla1618_address_b;
reg  main_entry_vla1618_write_enable_b;
reg [31:0] main_entry_vla1618_in_b;
wire [31:0] main_entry_vla1618_out_b;
reg [6:0] main_entry_vla2619_address_a;
reg  main_entry_vla2619_write_enable_a;
reg [31:0] main_entry_vla2619_in_a;
wire [31:0] main_entry_vla2619_out_a;
reg [6:0] main_entry_vla2619_address_b;
reg  main_entry_vla2619_write_enable_b;
reg [31:0] main_entry_vla2619_in_b;
wire [31:0] main_entry_vla2619_out_b;
reg [6:0] main_entry_vla3620_address_a;
reg  main_entry_vla3620_write_enable_a;
reg [31:0] main_entry_vla3620_in_a;
wire [31:0] main_entry_vla3620_out_a;
reg [6:0] main_entry_vla3620_address_b;
reg  main_entry_vla3620_write_enable_b;
reg [31:0] main_entry_vla3620_in_b;
wire [31:0] main_entry_vla3620_out_b;
reg [6:0] main_entry_vla4621_address_a;
reg  main_entry_vla4621_write_enable_a;
reg [31:0] main_entry_vla4621_in_a;
wire [31:0] main_entry_vla4621_out_a;
reg [6:0] main_entry_vla4621_address_b;
reg  main_entry_vla4621_write_enable_b;
reg [31:0] main_entry_vla4621_in_b;
wire [31:0] main_entry_vla4621_out_b;
reg [31:0] main_signed_divide_32_0_op0;
reg [3:0] main_signed_divide_32_0_op1;
reg  main_signed_divide_32_0_inst_clock;
reg  main_signed_divide_32_0_inst_aclr;
reg  main_signed_divide_32_0_inst_clken;
reg [31:0] main_signed_divide_32_0_inst_numer;
reg [3:0] main_signed_divide_32_0_inst_denom;
wire [31:0] main_signed_divide_32_0_inst_quotient;
wire [3:0] main_signed_divide_32_0_inst_remain;
reg [31:0] divide_main_if_end393_div_temp_out;
reg  divide_main_if_end393_div_en;
reg [30:0] divide_main_if_end393_div_out;
reg [30:0] main_signed_divide_32_0;
reg [31:0] main_signed_modulus_32_0_op0;
reg [5:0] main_signed_modulus_32_0_op1;
reg  main_signed_modulus_32_0_inst_clock;
reg  main_signed_modulus_32_0_inst_aclr;
reg  main_signed_modulus_32_0_inst_clken;
reg [31:0] main_signed_modulus_32_0_inst_numer;
reg [5:0] main_signed_modulus_32_0_inst_denom;
wire [31:0] main_signed_modulus_32_0_inst_quotient;
wire [5:0] main_signed_modulus_32_0_inst_remain;
reg [5:0] divide_main_if_end393_rem411_temp_out;
reg  divide_main_if_end393_rem411_en;
reg [4:0] divide_main_if_end393_rem411_out;
reg [4:0] main_signed_modulus_32_0;
wire [3:0] main_NodeBlock9_Pivot10_op1_temp;
wire [4:0] main_NodeBlock7_Pivot8_op1_temp;
wire [4:0] main_NodeBlock5_Pivot6_op1_temp;
wire [2:0] main_NodeBlock1_Pivot2_op1_temp;
wire [3:0] main_NodeBlock_Pivot_op1_temp;
wire [2:0] main_for_cond171_preheader_bit_concat10_bit_select_operand_2;
reg [28:0] main_for_end186_rem_width_extended;
wire [2:0] main_for_end186_bit_concat8_bit_select_operand_2;
wire [3:0] main_NodeBlock16_Pivot17_op1_temp;
wire [2:0] main_if_end298_bit_concat6_bit_select_operand_2;
wire [7:0] main_if_else315_cmp316_op1_temp;
wire [2:0] main_if_end329_Pivot26_op1_temp;
wire [3:0] main_NodeBlock23_Pivot24_op1_temp;
wire [2:0] main_if_end360_bit_concat4_bit_select_operand_2;
wire [7:0] main_if_else379_cmp380_op1_temp;
reg [28:0] main_for_cond423_preheader_i_3633_reg_width_extended;
wire [2:0] main_for_cond423_preheader_bit_concat_bit_select_operand_2;

/*   %div = sdiv i32 %mul.sub, 2, !dbg !443, !MSB !252, !LSB !67, !extendFrom !444*/
lpm_divide main_signed_divide_32_0_inst (
	.clock (main_signed_divide_32_0_inst_clock),
	.aclr (main_signed_divide_32_0_inst_aclr),
	.clken (main_signed_divide_32_0_inst_clken),
	.numer (main_signed_divide_32_0_inst_numer),
	.denom (main_signed_divide_32_0_inst_denom),
	.quotient (main_signed_divide_32_0_inst_quotient),
	.remain (main_signed_divide_32_0_inst_remain)
);

defparam
	main_signed_divide_32_0_inst.lpm_widthn = 32,
	main_signed_divide_32_0_inst.lpm_widthd = 4,
	main_signed_divide_32_0_inst.lpm_drepresentation = "SIGNED",
	main_signed_divide_32_0_inst.lpm_nrepresentation = "SIGNED",
	main_signed_divide_32_0_inst.lpm_hint = "LPM_REMAINDERPOSITIVE=FALSE",
	main_signed_divide_32_0_inst.lpm_pipeline = 32;

/*   %rem411 = srem i32 %mul.sub, 2, !dbg !443, !MSB !445, !LSB !67, !extendFrom !445*/
lpm_divide main_signed_modulus_32_0_inst (
	.clock (main_signed_modulus_32_0_inst_clock),
	.aclr (main_signed_modulus_32_0_inst_aclr),
	.clken (main_signed_modulus_32_0_inst_clken),
	.numer (main_signed_modulus_32_0_inst_numer),
	.denom (main_signed_modulus_32_0_inst_denom),
	.quotient (main_signed_modulus_32_0_inst_quotient),
	.remain (main_signed_modulus_32_0_inst_remain)
);

defparam
	main_signed_modulus_32_0_inst.lpm_widthn = 32,
	main_signed_modulus_32_0_inst.lpm_widthd = 6,
	main_signed_modulus_32_0_inst.lpm_drepresentation = "SIGNED",
	main_signed_modulus_32_0_inst.lpm_nrepresentation = "SIGNED",
	main_signed_modulus_32_0_inst.lpm_hint = "LPM_REMAINDERPOSITIVE=FALSE",
	main_signed_modulus_32_0_inst.lpm_pipeline = 32;



//   %vla617 = alloca [83 x i32], align 4, !dbg !65, !MSB !66, !LSB !67, !extendFrom !66
ram_dual_port main_entry_vla617 (
	.clk( clk ),
	.clken( !fsm_stall ),
	.address_a( main_entry_vla617_address_a ),
	.wren_a( main_entry_vla617_write_enable_a ),
	.data_a( main_entry_vla617_in_a ),
	.byteena_a( {4{1'b1}} ),
	.q_a( main_entry_vla617_out_a ),
	.address_b( main_entry_vla617_address_b ),
	.wren_b( main_entry_vla617_write_enable_b ),
	.data_b( main_entry_vla617_in_b ),
	.byteena_b( {4{1'b1}} ),
	.q_b( main_entry_vla617_out_b )
);
defparam main_entry_vla617.width_a = 32;
defparam main_entry_vla617.widthad_a = 7;
defparam main_entry_vla617.width_be_a = 4;
defparam main_entry_vla617.numwords_a = 83;
defparam main_entry_vla617.width_b = 32;
defparam main_entry_vla617.widthad_b = 7;
defparam main_entry_vla617.width_be_b = 4;
defparam main_entry_vla617.numwords_b = 83;
defparam main_entry_vla617.latency = 1;


//   %vla1618 = alloca [83 x i32], align 4, !dbg !65, !MSB !66, !LSB !67, !extendFrom !66
ram_dual_port main_entry_vla1618 (
	.clk( clk ),
	.clken( !fsm_stall ),
	.address_a( main_entry_vla1618_address_a ),
	.wren_a( main_entry_vla1618_write_enable_a ),
	.data_a( main_entry_vla1618_in_a ),
	.byteena_a( {4{1'b1}} ),
	.q_a( main_entry_vla1618_out_a ),
	.address_b( main_entry_vla1618_address_b ),
	.wren_b( main_entry_vla1618_write_enable_b ),
	.data_b( main_entry_vla1618_in_b ),
	.byteena_b( {4{1'b1}} ),
	.q_b( main_entry_vla1618_out_b )
);
defparam main_entry_vla1618.width_a = 32;
defparam main_entry_vla1618.widthad_a = 7;
defparam main_entry_vla1618.width_be_a = 4;
defparam main_entry_vla1618.numwords_a = 83;
defparam main_entry_vla1618.width_b = 32;
defparam main_entry_vla1618.widthad_b = 7;
defparam main_entry_vla1618.width_be_b = 4;
defparam main_entry_vla1618.numwords_b = 83;
defparam main_entry_vla1618.latency = 1;


//   %vla2619 = alloca [68 x i32], align 4, !dbg !68, !MSB !66, !LSB !67, !extendFrom !66
ram_dual_port main_entry_vla2619 (
	.clk( clk ),
	.clken( !fsm_stall ),
	.address_a( main_entry_vla2619_address_a ),
	.wren_a( main_entry_vla2619_write_enable_a ),
	.data_a( main_entry_vla2619_in_a ),
	.byteena_a( {4{1'b1}} ),
	.q_a( main_entry_vla2619_out_a ),
	.address_b( main_entry_vla2619_address_b ),
	.wren_b( main_entry_vla2619_write_enable_b ),
	.data_b( main_entry_vla2619_in_b ),
	.byteena_b( {4{1'b1}} ),
	.q_b( main_entry_vla2619_out_b )
);
defparam main_entry_vla2619.width_a = 32;
defparam main_entry_vla2619.widthad_a = 7;
defparam main_entry_vla2619.width_be_a = 4;
defparam main_entry_vla2619.numwords_a = 68;
defparam main_entry_vla2619.width_b = 32;
defparam main_entry_vla2619.widthad_b = 7;
defparam main_entry_vla2619.width_be_b = 4;
defparam main_entry_vla2619.numwords_b = 68;
defparam main_entry_vla2619.latency = 1;


//   %vla3620 = alloca [68 x i32], align 4, !dbg !68, !MSB !66, !LSB !67, !extendFrom !66
ram_dual_port main_entry_vla3620 (
	.clk( clk ),
	.clken( !fsm_stall ),
	.address_a( main_entry_vla3620_address_a ),
	.wren_a( main_entry_vla3620_write_enable_a ),
	.data_a( main_entry_vla3620_in_a ),
	.byteena_a( {4{1'b1}} ),
	.q_a( main_entry_vla3620_out_a ),
	.address_b( main_entry_vla3620_address_b ),
	.wren_b( main_entry_vla3620_write_enable_b ),
	.data_b( main_entry_vla3620_in_b ),
	.byteena_b( {4{1'b1}} ),
	.q_b( main_entry_vla3620_out_b )
);
defparam main_entry_vla3620.width_a = 32;
defparam main_entry_vla3620.widthad_a = 7;
defparam main_entry_vla3620.width_be_a = 4;
defparam main_entry_vla3620.numwords_a = 68;
defparam main_entry_vla3620.width_b = 32;
defparam main_entry_vla3620.widthad_b = 7;
defparam main_entry_vla3620.width_be_b = 4;
defparam main_entry_vla3620.numwords_b = 68;
defparam main_entry_vla3620.latency = 1;


//   %vla4621 = alloca [81 x i32], align 4, !dbg !69, !MSB !66, !LSB !67, !extendFrom !66
ram_dual_port main_entry_vla4621 (
	.clk( clk ),
	.clken( !fsm_stall ),
	.address_a( main_entry_vla4621_address_a ),
	.wren_a( main_entry_vla4621_write_enable_a ),
	.data_a( main_entry_vla4621_in_a ),
	.byteena_a( {4{1'b1}} ),
	.q_a( main_entry_vla4621_out_a ),
	.address_b( main_entry_vla4621_address_b ),
	.wren_b( main_entry_vla4621_write_enable_b ),
	.data_b( main_entry_vla4621_in_b ),
	.byteena_b( {4{1'b1}} ),
	.q_b( main_entry_vla4621_out_b )
);
defparam main_entry_vla4621.width_a = 32;
defparam main_entry_vla4621.widthad_a = 7;
defparam main_entry_vla4621.width_be_a = 4;
defparam main_entry_vla4621.numwords_a = 81;
defparam main_entry_vla4621.width_b = 32;
defparam main_entry_vla4621.widthad_b = 7;
defparam main_entry_vla4621.width_be_b = 4;
defparam main_entry_vla4621.numwords_b = 81;
defparam main_entry_vla4621.latency = 1;

/* Unsynthesizable Statements */
/* synthesis translate_off */
always @(posedge clk)
	if (!fsm_stall) begin
	if ((cur_state == LEGUP_F_main_BB_if_then317_329)) begin
		$write("No solution\n");
	end
	if ((cur_state == LEGUP_F_main_BB_if_then381_382)) begin
		$write("No solution\n");
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_423)) begin
		$write("%3d ", $signed(main_for_cond423_preheader_53));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_for_cond423_preheader_53) === 1'bX) finish <= 0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_423)) begin
		$write("%3d ", $signed(main_for_cond423_preheader_54));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_for_cond423_preheader_54) === 1'bX) finish <= 0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_424)) begin
		$write("%3d ", $signed(main_for_cond423_preheader_55));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_for_cond423_preheader_55) === 1'bX) finish <= 0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_424)) begin
		$write("%3d ", $signed(main_for_cond423_preheader_56));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_for_cond423_preheader_56) === 1'bX) finish <= 0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_425)) begin
		$write("%3d ", $signed(main_for_cond423_preheader_57));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_for_cond423_preheader_57) === 1'bX) finish <= 0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_425)) begin
		$write("%3d ", $signed(main_for_cond423_preheader_58));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_for_cond423_preheader_58) === 1'bX) finish <= 0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_426)) begin
		$write("%3d ", $signed(main_for_cond423_preheader_59));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_for_cond423_preheader_59) === 1'bX) finish <= 0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_426)) begin
		$write("%3d ", $signed(main_for_cond423_preheader_60));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_for_cond423_preheader_60) === 1'bX) finish <= 0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_427)) begin
		$write("%3d ", $signed(main_for_cond423_preheader_61));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_for_cond423_preheader_61) === 1'bX) finish <= 0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_427)) begin
		$write("\n");
	end
	if ((cur_state == LEGUP_F_main_BB_for_end435_428)) begin
		$write("\nEvaluation = %d\nEvaluation 1-hop = %d\n", $signed(main_NodeBlock9_sum_mesh_0_reg), $signed(main_NodeBlock9_sum_1hop_0_reg));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_NodeBlock9_sum_mesh_0_reg) === 1'bX) finish <= 0;
		if (reset == 1'b0 && ^(main_NodeBlock9_sum_1hop_0_reg) === 1'bX) finish <= 0;
	end
end
/* synthesis translate_on */
always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (!fsm_stall)
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  /* synthesis parallel_case */
LEGUP_0:
	if ((fsm_stall == 1'd0) && (start == 1'd1))
		next_state = LEGUP_F_main_BB_entry_1;
LEGUP_F_main_BB_LeafBlock12_313:
	if ((fsm_stall == 1'd0) && (main_LeafBlock12_SwitchLeaf13 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then278_314;
	else if ((fsm_stall == 1'd0) && (main_LeafBlock12_SwitchLeaf13 == 1'd0))
		next_state = LEGUP_F_main_BB_if_else290_320;
LEGUP_F_main_BB_LeafBlock14_312:
	if ((fsm_stall == 1'd0) && (main_LeafBlock14_SwitchLeaf15 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then285_317;
	else if ((fsm_stall == 1'd0) && (main_LeafBlock14_SwitchLeaf15 == 1'd0))
		next_state = LEGUP_F_main_BB_if_else290_320;
LEGUP_F_main_BB_LeafBlock19_368:
	if ((fsm_stall == 1'd0) && (main_LeafBlock19_SwitchLeaf20 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then334_369;
	else if ((fsm_stall == 1'd0) && (main_LeafBlock19_SwitchLeaf20 == 1'd0))
		next_state = LEGUP_F_main_BB_if_else353_372;
LEGUP_F_main_BB_LeafBlock21_367:
	if ((fsm_stall == 1'd0) && (main_LeafBlock21_SwitchLeaf22 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then348_371;
	else if ((fsm_stall == 1'd0) && (main_LeafBlock21_SwitchLeaf22 == 1'd0))
		next_state = LEGUP_F_main_BB_if_else353_372;
LEGUP_F_main_BB_LeafBlock3_5:
	if ((fsm_stall == 1'd0) && (main_LeafBlock3_SwitchLeaf4 == 1'd1))
		next_state = LEGUP_F_main_BB_for_cond423_preheader_preheader_7;
	else if ((fsm_stall == 1'd0) && (main_LeafBlock3_SwitchLeaf4 == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_6;
LEGUP_F_main_BB_LeafBlock_10:
	if ((fsm_stall == 1'd0) && (main_LeafBlock_SwitchLeaf == 1'd1))
		next_state = LEGUP_F_main_BB_sw_bb_11;
	else if ((fsm_stall == 1'd0) && (main_LeafBlock_SwitchLeaf == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_6;
LEGUP_F_main_BB_NodeBlock16_311:
	if ((fsm_stall == 1'd0) && (main_NodeBlock16_Pivot17 == 1'd1))
		next_state = LEGUP_F_main_BB_LeafBlock12_313;
	else if ((fsm_stall == 1'd0) && (main_NodeBlock16_Pivot17 == 1'd0))
		next_state = LEGUP_F_main_BB_LeafBlock14_312;
LEGUP_F_main_BB_NodeBlock1_8:
	if ((fsm_stall == 1'd0) && (main_NodeBlock1_Pivot2 == 1'd1))
		next_state = LEGUP_F_main_BB_LeafBlock_10;
	else if ((fsm_stall == 1'd0) && (main_NodeBlock1_Pivot2 == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock_9;
LEGUP_F_main_BB_NodeBlock23_366:
	if ((fsm_stall == 1'd0) && (main_NodeBlock23_Pivot24 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then341_370;
	else if ((fsm_stall == 1'd0) && (main_NodeBlock23_Pivot24 == 1'd0))
		next_state = LEGUP_F_main_BB_LeafBlock21_367;
LEGUP_F_main_BB_NodeBlock5_4:
	if ((fsm_stall == 1'd0) && (main_NodeBlock5_Pivot6 == 1'd1))
		next_state = LEGUP_F_main_BB_sw_bb390_383;
	else if ((fsm_stall == 1'd0) && (main_NodeBlock5_Pivot6 == 1'd0))
		next_state = LEGUP_F_main_BB_LeafBlock3_5;
LEGUP_F_main_BB_NodeBlock7_3:
	if ((fsm_stall == 1'd0) && (main_NodeBlock7_Pivot8 == 1'd1))
		next_state = LEGUP_F_main_BB_sw_bb325_331;
	else if ((fsm_stall == 1'd0) && (main_NodeBlock7_Pivot8 == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock5_4;
LEGUP_F_main_BB_NodeBlock9_2:
	if ((fsm_stall == 1'd0) && (main_NodeBlock9_Pivot10 == 1'd1))
		next_state = LEGUP_F_main_BB_NodeBlock1_8;
	else if ((fsm_stall == 1'd0) && (main_NodeBlock9_Pivot10 == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock7_3;
LEGUP_F_main_BB_NodeBlock9_backedge_6:
		next_state = LEGUP_F_main_BB_NodeBlock9_2;
LEGUP_F_main_BB_NodeBlock_9:
	if ((fsm_stall == 1'd0) && (main_NodeBlock_Pivot == 1'd1))
		next_state = LEGUP_F_main_BB_sw_bb197_100;
	else if ((fsm_stall == 1'd0) && (main_NodeBlock_Pivot == 1'd0))
		next_state = LEGUP_F_main_BB_sw_bb208_104;
LEGUP_F_main_BB_cleanup_429:
		next_state = LEGUP_0;
LEGUP_F_main_BB_entry_1:
		next_state = LEGUP_F_main_BB_NodeBlock9_2;
LEGUP_F_main_BB_for_body181_62:
		next_state = LEGUP_F_main_BB_for_body181_63;
LEGUP_F_main_BB_for_body181_63:
	if ((fsm_stall == 1'd0) && (main_for_body181_exitcond6_reg == 1'd1))
		next_state = LEGUP_F_main_BB_for_end186_64;
	else if ((fsm_stall == 1'd0) && (main_for_body181_exitcond6_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_body181_62;
LEGUP_F_main_BB_for_body181_preheader_61:
		next_state = LEGUP_F_main_BB_for_body181_62;
LEGUP_F_main_BB_for_cond171_preheader_54:
		next_state = LEGUP_F_main_BB_for_cond171_preheader_55;
LEGUP_F_main_BB_for_cond171_preheader_55:
		next_state = LEGUP_F_main_BB_for_cond171_preheader_56;
LEGUP_F_main_BB_for_cond171_preheader_56:
		next_state = LEGUP_F_main_BB_for_cond171_preheader_57;
LEGUP_F_main_BB_for_cond171_preheader_57:
		next_state = LEGUP_F_main_BB_for_cond171_preheader_58;
LEGUP_F_main_BB_for_cond171_preheader_58:
		next_state = LEGUP_F_main_BB_for_cond171_preheader_59;
LEGUP_F_main_BB_for_cond171_preheader_59:
		next_state = LEGUP_F_main_BB_for_cond171_preheader_60;
LEGUP_F_main_BB_for_cond171_preheader_60:
	if ((fsm_stall == 1'd0) && (main_for_cond171_preheader_exitcond5_reg == 1'd1))
		next_state = LEGUP_F_main_BB_for_body181_preheader_61;
	else if ((fsm_stall == 1'd0) && (main_for_cond171_preheader_exitcond5_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_cond171_preheader_54;
LEGUP_F_main_BB_for_cond423_preheader_421:
		next_state = LEGUP_F_main_BB_for_cond423_preheader_422;
LEGUP_F_main_BB_for_cond423_preheader_422:
		next_state = LEGUP_F_main_BB_for_cond423_preheader_423;
LEGUP_F_main_BB_for_cond423_preheader_423:
		next_state = LEGUP_F_main_BB_for_cond423_preheader_424;
LEGUP_F_main_BB_for_cond423_preheader_424:
		next_state = LEGUP_F_main_BB_for_cond423_preheader_425;
LEGUP_F_main_BB_for_cond423_preheader_425:
		next_state = LEGUP_F_main_BB_for_cond423_preheader_426;
LEGUP_F_main_BB_for_cond423_preheader_426:
		next_state = LEGUP_F_main_BB_for_cond423_preheader_427;
LEGUP_F_main_BB_for_cond423_preheader_427:
	if ((fsm_stall == 1'd0) && (main_for_cond423_preheader_exitcond_reg == 1'd1))
		next_state = LEGUP_F_main_BB_for_end435_428;
	else if ((fsm_stall == 1'd0) && (main_for_cond423_preheader_exitcond_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_cond423_preheader_421;
LEGUP_F_main_BB_for_cond423_preheader_preheader_7:
		next_state = LEGUP_F_main_BB_for_cond423_preheader_421;
LEGUP_F_main_BB_for_end186_64:
		next_state = LEGUP_F_main_BB_for_end186_65;
LEGUP_F_main_BB_for_end186_65:
		next_state = LEGUP_F_main_BB_for_end186_66;
LEGUP_F_main_BB_for_end186_66:
		next_state = LEGUP_F_main_BB_for_end186_67;
LEGUP_F_main_BB_for_end186_67:
		next_state = LEGUP_F_main_BB_for_end186_68;
LEGUP_F_main_BB_for_end186_68:
		next_state = LEGUP_F_main_BB_for_end186_69;
LEGUP_F_main_BB_for_end186_69:
		next_state = LEGUP_F_main_BB_for_end186_70;
LEGUP_F_main_BB_for_end186_70:
		next_state = LEGUP_F_main_BB_for_end186_71;
LEGUP_F_main_BB_for_end186_71:
		next_state = LEGUP_F_main_BB_for_end186_72;
LEGUP_F_main_BB_for_end186_72:
		next_state = LEGUP_F_main_BB_for_end186_73;
LEGUP_F_main_BB_for_end186_73:
		next_state = LEGUP_F_main_BB_for_end186_74;
LEGUP_F_main_BB_for_end186_74:
		next_state = LEGUP_F_main_BB_for_end186_75;
LEGUP_F_main_BB_for_end186_75:
		next_state = LEGUP_F_main_BB_for_end186_76;
LEGUP_F_main_BB_for_end186_76:
		next_state = LEGUP_F_main_BB_for_end186_77;
LEGUP_F_main_BB_for_end186_77:
		next_state = LEGUP_F_main_BB_for_end186_78;
LEGUP_F_main_BB_for_end186_78:
		next_state = LEGUP_F_main_BB_for_end186_79;
LEGUP_F_main_BB_for_end186_79:
		next_state = LEGUP_F_main_BB_for_end186_80;
LEGUP_F_main_BB_for_end186_80:
		next_state = LEGUP_F_main_BB_for_end186_81;
LEGUP_F_main_BB_for_end186_81:
		next_state = LEGUP_F_main_BB_for_end186_82;
LEGUP_F_main_BB_for_end186_82:
		next_state = LEGUP_F_main_BB_for_end186_83;
LEGUP_F_main_BB_for_end186_83:
		next_state = LEGUP_F_main_BB_for_end186_84;
LEGUP_F_main_BB_for_end186_84:
		next_state = LEGUP_F_main_BB_for_end186_85;
LEGUP_F_main_BB_for_end186_85:
		next_state = LEGUP_F_main_BB_for_end186_86;
LEGUP_F_main_BB_for_end186_86:
		next_state = LEGUP_F_main_BB_for_end186_87;
LEGUP_F_main_BB_for_end186_87:
		next_state = LEGUP_F_main_BB_for_end186_88;
LEGUP_F_main_BB_for_end186_88:
		next_state = LEGUP_F_main_BB_for_end186_89;
LEGUP_F_main_BB_for_end186_89:
		next_state = LEGUP_F_main_BB_for_end186_90;
LEGUP_F_main_BB_for_end186_90:
		next_state = LEGUP_F_main_BB_for_end186_91;
LEGUP_F_main_BB_for_end186_91:
		next_state = LEGUP_F_main_BB_for_end186_92;
LEGUP_F_main_BB_for_end186_92:
		next_state = LEGUP_F_main_BB_for_end186_93;
LEGUP_F_main_BB_for_end186_93:
		next_state = LEGUP_F_main_BB_for_end186_94;
LEGUP_F_main_BB_for_end186_94:
		next_state = LEGUP_F_main_BB_for_end186_95;
LEGUP_F_main_BB_for_end186_95:
		next_state = LEGUP_F_main_BB_for_end186_96;
LEGUP_F_main_BB_for_end186_96:
		next_state = LEGUP_F_main_BB_for_end186_97;
LEGUP_F_main_BB_for_end186_97:
		next_state = LEGUP_F_main_BB_for_end186_98;
LEGUP_F_main_BB_for_end186_98:
		next_state = LEGUP_F_main_BB_for_end186_99;
LEGUP_F_main_BB_for_end186_99:
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_6;
LEGUP_F_main_BB_for_end435_428:
		next_state = LEGUP_F_main_BB_cleanup_429;
LEGUP_F_main_BB_if_else229_173:
	if ((fsm_stall == 1'd0) && (main_if_else229_cmp230 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then231_174;
	else if ((fsm_stall == 1'd0) && (main_if_else229_cmp230 == 1'd0))
		next_state = LEGUP_F_main_BB_if_else242_208;
LEGUP_F_main_BB_if_else242_208:
		next_state = LEGUP_F_main_BB_if_else242_209;
LEGUP_F_main_BB_if_else242_209:
		next_state = LEGUP_F_main_BB_if_else242_210;
LEGUP_F_main_BB_if_else242_210:
		next_state = LEGUP_F_main_BB_if_else242_211;
LEGUP_F_main_BB_if_else242_211:
		next_state = LEGUP_F_main_BB_if_else242_212;
LEGUP_F_main_BB_if_else242_212:
		next_state = LEGUP_F_main_BB_if_else242_213;
LEGUP_F_main_BB_if_else242_213:
		next_state = LEGUP_F_main_BB_if_else242_214;
LEGUP_F_main_BB_if_else242_214:
		next_state = LEGUP_F_main_BB_if_else242_215;
LEGUP_F_main_BB_if_else242_215:
		next_state = LEGUP_F_main_BB_if_else242_216;
LEGUP_F_main_BB_if_else242_216:
		next_state = LEGUP_F_main_BB_if_else242_217;
LEGUP_F_main_BB_if_else242_217:
		next_state = LEGUP_F_main_BB_if_else242_218;
LEGUP_F_main_BB_if_else242_218:
		next_state = LEGUP_F_main_BB_if_else242_219;
LEGUP_F_main_BB_if_else242_219:
		next_state = LEGUP_F_main_BB_if_else242_220;
LEGUP_F_main_BB_if_else242_220:
		next_state = LEGUP_F_main_BB_if_else242_221;
LEGUP_F_main_BB_if_else242_221:
		next_state = LEGUP_F_main_BB_if_else242_222;
LEGUP_F_main_BB_if_else242_222:
		next_state = LEGUP_F_main_BB_if_else242_223;
LEGUP_F_main_BB_if_else242_223:
		next_state = LEGUP_F_main_BB_if_else242_224;
LEGUP_F_main_BB_if_else242_224:
		next_state = LEGUP_F_main_BB_if_else242_225;
LEGUP_F_main_BB_if_else242_225:
		next_state = LEGUP_F_main_BB_if_else242_226;
LEGUP_F_main_BB_if_else242_226:
		next_state = LEGUP_F_main_BB_if_else242_227;
LEGUP_F_main_BB_if_else242_227:
		next_state = LEGUP_F_main_BB_if_else242_228;
LEGUP_F_main_BB_if_else242_228:
		next_state = LEGUP_F_main_BB_if_else242_229;
LEGUP_F_main_BB_if_else242_229:
		next_state = LEGUP_F_main_BB_if_else242_230;
LEGUP_F_main_BB_if_else242_230:
		next_state = LEGUP_F_main_BB_if_else242_231;
LEGUP_F_main_BB_if_else242_231:
		next_state = LEGUP_F_main_BB_if_else242_232;
LEGUP_F_main_BB_if_else242_232:
		next_state = LEGUP_F_main_BB_if_else242_233;
LEGUP_F_main_BB_if_else242_233:
		next_state = LEGUP_F_main_BB_if_else242_234;
LEGUP_F_main_BB_if_else242_234:
		next_state = LEGUP_F_main_BB_if_else242_235;
LEGUP_F_main_BB_if_else242_235:
		next_state = LEGUP_F_main_BB_if_else242_236;
LEGUP_F_main_BB_if_else242_236:
		next_state = LEGUP_F_main_BB_if_else242_237;
LEGUP_F_main_BB_if_else242_237:
		next_state = LEGUP_F_main_BB_if_else242_238;
LEGUP_F_main_BB_if_else242_238:
		next_state = LEGUP_F_main_BB_if_else242_239;
LEGUP_F_main_BB_if_else242_239:
		next_state = LEGUP_F_main_BB_if_else242_240;
LEGUP_F_main_BB_if_else242_240:
	if ((fsm_stall == 1'd0) && (main_if_else242_cmp243_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_then244_241;
	else if ((fsm_stall == 1'd0) && (main_if_else242_cmp243_reg == 1'd0))
		next_state = LEGUP_F_main_BB_if_else255_274;
LEGUP_F_main_BB_if_else255_274:
		next_state = LEGUP_F_main_BB_if_else255_275;
LEGUP_F_main_BB_if_else255_275:
		next_state = LEGUP_F_main_BB_if_else255_276;
LEGUP_F_main_BB_if_else255_276:
		next_state = LEGUP_F_main_BB_if_else255_277;
LEGUP_F_main_BB_if_else255_277:
		next_state = LEGUP_F_main_BB_if_else255_278;
LEGUP_F_main_BB_if_else255_278:
		next_state = LEGUP_F_main_BB_if_else255_279;
LEGUP_F_main_BB_if_else255_279:
		next_state = LEGUP_F_main_BB_if_else255_280;
LEGUP_F_main_BB_if_else255_280:
		next_state = LEGUP_F_main_BB_if_else255_281;
LEGUP_F_main_BB_if_else255_281:
		next_state = LEGUP_F_main_BB_if_else255_282;
LEGUP_F_main_BB_if_else255_282:
		next_state = LEGUP_F_main_BB_if_else255_283;
LEGUP_F_main_BB_if_else255_283:
		next_state = LEGUP_F_main_BB_if_else255_284;
LEGUP_F_main_BB_if_else255_284:
		next_state = LEGUP_F_main_BB_if_else255_285;
LEGUP_F_main_BB_if_else255_285:
		next_state = LEGUP_F_main_BB_if_else255_286;
LEGUP_F_main_BB_if_else255_286:
		next_state = LEGUP_F_main_BB_if_else255_287;
LEGUP_F_main_BB_if_else255_287:
		next_state = LEGUP_F_main_BB_if_else255_288;
LEGUP_F_main_BB_if_else255_288:
		next_state = LEGUP_F_main_BB_if_else255_289;
LEGUP_F_main_BB_if_else255_289:
		next_state = LEGUP_F_main_BB_if_else255_290;
LEGUP_F_main_BB_if_else255_290:
		next_state = LEGUP_F_main_BB_if_else255_291;
LEGUP_F_main_BB_if_else255_291:
		next_state = LEGUP_F_main_BB_if_else255_292;
LEGUP_F_main_BB_if_else255_292:
		next_state = LEGUP_F_main_BB_if_else255_293;
LEGUP_F_main_BB_if_else255_293:
		next_state = LEGUP_F_main_BB_if_else255_294;
LEGUP_F_main_BB_if_else255_294:
		next_state = LEGUP_F_main_BB_if_else255_295;
LEGUP_F_main_BB_if_else255_295:
		next_state = LEGUP_F_main_BB_if_else255_296;
LEGUP_F_main_BB_if_else255_296:
		next_state = LEGUP_F_main_BB_if_else255_297;
LEGUP_F_main_BB_if_else255_297:
		next_state = LEGUP_F_main_BB_if_else255_298;
LEGUP_F_main_BB_if_else255_298:
		next_state = LEGUP_F_main_BB_if_else255_299;
LEGUP_F_main_BB_if_else255_299:
		next_state = LEGUP_F_main_BB_if_else255_300;
LEGUP_F_main_BB_if_else255_300:
		next_state = LEGUP_F_main_BB_if_else255_301;
LEGUP_F_main_BB_if_else255_301:
		next_state = LEGUP_F_main_BB_if_else255_302;
LEGUP_F_main_BB_if_else255_302:
		next_state = LEGUP_F_main_BB_if_else255_303;
LEGUP_F_main_BB_if_else255_303:
		next_state = LEGUP_F_main_BB_if_else255_304;
LEGUP_F_main_BB_if_else255_304:
		next_state = LEGUP_F_main_BB_if_else255_305;
LEGUP_F_main_BB_if_else255_305:
		next_state = LEGUP_F_main_BB_if_else255_306;
LEGUP_F_main_BB_if_else255_306:
		next_state = LEGUP_F_main_BB_if_end298_323;
LEGUP_F_main_BB_if_else269_307:
	if ((fsm_stall == 1'd0) && (main_if_end211_cmp217_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_then271_308;
	else if ((fsm_stall == 1'd0) && (main_if_end211_cmp217_reg == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock16_311;
LEGUP_F_main_BB_if_else290_320:
		next_state = LEGUP_F_main_BB_if_else290_321;
LEGUP_F_main_BB_if_else290_321:
		next_state = LEGUP_F_main_BB_if_else290_322;
LEGUP_F_main_BB_if_else290_322:
		next_state = LEGUP_F_main_BB_if_end298_323;
LEGUP_F_main_BB_if_else315_328:
	if ((fsm_stall == 1'd0) && (main_if_else315_cmp316 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then317_329;
	else if ((fsm_stall == 1'd0) && (main_if_else315_cmp316 == 1'd0))
		next_state = LEGUP_F_main_BB_if_end320_330;
LEGUP_F_main_BB_if_else353_372:
		next_state = LEGUP_F_main_BB_if_end360_373;
LEGUP_F_main_BB_if_else379_381:
	if ((fsm_stall == 1'd0) && (main_if_else379_cmp380 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then381_382;
	else if ((fsm_stall == 1'd0) && (main_if_else379_cmp380 == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_6;
LEGUP_F_main_BB_if_end211_105:
		next_state = LEGUP_F_main_BB_if_end211_106;
LEGUP_F_main_BB_if_end211_106:
		next_state = LEGUP_F_main_BB_if_end211_107;
LEGUP_F_main_BB_if_end211_107:
		next_state = LEGUP_F_main_BB_if_end211_108;
LEGUP_F_main_BB_if_end211_108:
		next_state = LEGUP_F_main_BB_if_end211_109;
LEGUP_F_main_BB_if_end211_109:
		next_state = LEGUP_F_main_BB_if_end211_110;
LEGUP_F_main_BB_if_end211_110:
		next_state = LEGUP_F_main_BB_if_end211_111;
LEGUP_F_main_BB_if_end211_111:
		next_state = LEGUP_F_main_BB_if_end211_112;
LEGUP_F_main_BB_if_end211_112:
		next_state = LEGUP_F_main_BB_if_end211_113;
LEGUP_F_main_BB_if_end211_113:
		next_state = LEGUP_F_main_BB_if_end211_114;
LEGUP_F_main_BB_if_end211_114:
		next_state = LEGUP_F_main_BB_if_end211_115;
LEGUP_F_main_BB_if_end211_115:
		next_state = LEGUP_F_main_BB_if_end211_116;
LEGUP_F_main_BB_if_end211_116:
		next_state = LEGUP_F_main_BB_if_end211_117;
LEGUP_F_main_BB_if_end211_117:
		next_state = LEGUP_F_main_BB_if_end211_118;
LEGUP_F_main_BB_if_end211_118:
		next_state = LEGUP_F_main_BB_if_end211_119;
LEGUP_F_main_BB_if_end211_119:
		next_state = LEGUP_F_main_BB_if_end211_120;
LEGUP_F_main_BB_if_end211_120:
		next_state = LEGUP_F_main_BB_if_end211_121;
LEGUP_F_main_BB_if_end211_121:
		next_state = LEGUP_F_main_BB_if_end211_122;
LEGUP_F_main_BB_if_end211_122:
		next_state = LEGUP_F_main_BB_if_end211_123;
LEGUP_F_main_BB_if_end211_123:
		next_state = LEGUP_F_main_BB_if_end211_124;
LEGUP_F_main_BB_if_end211_124:
		next_state = LEGUP_F_main_BB_if_end211_125;
LEGUP_F_main_BB_if_end211_125:
		next_state = LEGUP_F_main_BB_if_end211_126;
LEGUP_F_main_BB_if_end211_126:
		next_state = LEGUP_F_main_BB_if_end211_127;
LEGUP_F_main_BB_if_end211_127:
		next_state = LEGUP_F_main_BB_if_end211_128;
LEGUP_F_main_BB_if_end211_128:
		next_state = LEGUP_F_main_BB_if_end211_129;
LEGUP_F_main_BB_if_end211_129:
		next_state = LEGUP_F_main_BB_if_end211_130;
LEGUP_F_main_BB_if_end211_130:
		next_state = LEGUP_F_main_BB_if_end211_131;
LEGUP_F_main_BB_if_end211_131:
		next_state = LEGUP_F_main_BB_if_end211_132;
LEGUP_F_main_BB_if_end211_132:
		next_state = LEGUP_F_main_BB_if_end211_133;
LEGUP_F_main_BB_if_end211_133:
		next_state = LEGUP_F_main_BB_if_end211_134;
LEGUP_F_main_BB_if_end211_134:
		next_state = LEGUP_F_main_BB_if_end211_135;
LEGUP_F_main_BB_if_end211_135:
		next_state = LEGUP_F_main_BB_if_end211_136;
LEGUP_F_main_BB_if_end211_136:
		next_state = LEGUP_F_main_BB_if_end211_137;
LEGUP_F_main_BB_if_end211_137:
	if ((fsm_stall == 1'd0) && (main_if_end211_cmp215_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_then216_138;
	else if ((fsm_stall == 1'd0) && (main_if_end211_cmp215_reg == 1'd0))
		next_state = LEGUP_F_main_BB_if_else269_307;
LEGUP_F_main_BB_if_end298_323:
		next_state = LEGUP_F_main_BB_if_end298_324;
LEGUP_F_main_BB_if_end298_324:
		next_state = LEGUP_F_main_BB_if_end298_325;
LEGUP_F_main_BB_if_end298_325:
	if ((fsm_stall == 1'd0) && (main_if_end298_or_cond623 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then310_326;
	else if ((fsm_stall == 1'd0) && (main_if_end298_or_cond623 == 1'd0))
		next_state = LEGUP_F_main_BB_if_else315_328;
LEGUP_F_main_BB_if_end320_330:
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_6;
LEGUP_F_main_BB_if_end329_333:
		next_state = LEGUP_F_main_BB_if_end329_334;
LEGUP_F_main_BB_if_end329_334:
		next_state = LEGUP_F_main_BB_if_end329_335;
LEGUP_F_main_BB_if_end329_335:
		next_state = LEGUP_F_main_BB_if_end329_336;
LEGUP_F_main_BB_if_end329_336:
		next_state = LEGUP_F_main_BB_if_end329_337;
LEGUP_F_main_BB_if_end329_337:
		next_state = LEGUP_F_main_BB_if_end329_338;
LEGUP_F_main_BB_if_end329_338:
		next_state = LEGUP_F_main_BB_if_end329_339;
LEGUP_F_main_BB_if_end329_339:
		next_state = LEGUP_F_main_BB_if_end329_340;
LEGUP_F_main_BB_if_end329_340:
		next_state = LEGUP_F_main_BB_if_end329_341;
LEGUP_F_main_BB_if_end329_341:
		next_state = LEGUP_F_main_BB_if_end329_342;
LEGUP_F_main_BB_if_end329_342:
		next_state = LEGUP_F_main_BB_if_end329_343;
LEGUP_F_main_BB_if_end329_343:
		next_state = LEGUP_F_main_BB_if_end329_344;
LEGUP_F_main_BB_if_end329_344:
		next_state = LEGUP_F_main_BB_if_end329_345;
LEGUP_F_main_BB_if_end329_345:
		next_state = LEGUP_F_main_BB_if_end329_346;
LEGUP_F_main_BB_if_end329_346:
		next_state = LEGUP_F_main_BB_if_end329_347;
LEGUP_F_main_BB_if_end329_347:
		next_state = LEGUP_F_main_BB_if_end329_348;
LEGUP_F_main_BB_if_end329_348:
		next_state = LEGUP_F_main_BB_if_end329_349;
LEGUP_F_main_BB_if_end329_349:
		next_state = LEGUP_F_main_BB_if_end329_350;
LEGUP_F_main_BB_if_end329_350:
		next_state = LEGUP_F_main_BB_if_end329_351;
LEGUP_F_main_BB_if_end329_351:
		next_state = LEGUP_F_main_BB_if_end329_352;
LEGUP_F_main_BB_if_end329_352:
		next_state = LEGUP_F_main_BB_if_end329_353;
LEGUP_F_main_BB_if_end329_353:
		next_state = LEGUP_F_main_BB_if_end329_354;
LEGUP_F_main_BB_if_end329_354:
		next_state = LEGUP_F_main_BB_if_end329_355;
LEGUP_F_main_BB_if_end329_355:
		next_state = LEGUP_F_main_BB_if_end329_356;
LEGUP_F_main_BB_if_end329_356:
		next_state = LEGUP_F_main_BB_if_end329_357;
LEGUP_F_main_BB_if_end329_357:
		next_state = LEGUP_F_main_BB_if_end329_358;
LEGUP_F_main_BB_if_end329_358:
		next_state = LEGUP_F_main_BB_if_end329_359;
LEGUP_F_main_BB_if_end329_359:
		next_state = LEGUP_F_main_BB_if_end329_360;
LEGUP_F_main_BB_if_end329_360:
		next_state = LEGUP_F_main_BB_if_end329_361;
LEGUP_F_main_BB_if_end329_361:
		next_state = LEGUP_F_main_BB_if_end329_362;
LEGUP_F_main_BB_if_end329_362:
		next_state = LEGUP_F_main_BB_if_end329_363;
LEGUP_F_main_BB_if_end329_363:
		next_state = LEGUP_F_main_BB_if_end329_364;
LEGUP_F_main_BB_if_end329_364:
		next_state = LEGUP_F_main_BB_if_end329_365;
LEGUP_F_main_BB_if_end329_365:
	if ((fsm_stall == 1'd0) && (main_if_end329_Pivot26 == 1'd1))
		next_state = LEGUP_F_main_BB_LeafBlock19_368;
	else if ((fsm_stall == 1'd0) && (main_if_end329_Pivot26 == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock23_366;
LEGUP_F_main_BB_if_end360_373:
		next_state = LEGUP_F_main_BB_if_end360_374;
LEGUP_F_main_BB_if_end360_374:
		next_state = LEGUP_F_main_BB_if_end360_375;
LEGUP_F_main_BB_if_end360_375:
		next_state = LEGUP_F_main_BB_if_end360_376;
LEGUP_F_main_BB_if_end360_376:
		next_state = LEGUP_F_main_BB_if_end360_377;
LEGUP_F_main_BB_if_end360_377:
		next_state = LEGUP_F_main_BB_if_end360_378;
LEGUP_F_main_BB_if_end360_378:
	if ((fsm_stall == 1'd0) && (main_if_end360_or_cond626 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then373_379;
	else if ((fsm_stall == 1'd0) && (main_if_end360_or_cond626 == 1'd0))
		next_state = LEGUP_F_main_BB_if_else379_381;
LEGUP_F_main_BB_if_end393_384:
		next_state = LEGUP_F_main_BB_if_end393_385;
LEGUP_F_main_BB_if_end393_385:
		next_state = LEGUP_F_main_BB_if_end393_386;
LEGUP_F_main_BB_if_end393_386:
		next_state = LEGUP_F_main_BB_if_end393_387;
LEGUP_F_main_BB_if_end393_387:
		next_state = LEGUP_F_main_BB_if_end393_388;
LEGUP_F_main_BB_if_end393_388:
		next_state = LEGUP_F_main_BB_if_end393_389;
LEGUP_F_main_BB_if_end393_389:
		next_state = LEGUP_F_main_BB_if_end393_390;
LEGUP_F_main_BB_if_end393_390:
		next_state = LEGUP_F_main_BB_if_end393_391;
LEGUP_F_main_BB_if_end393_391:
		next_state = LEGUP_F_main_BB_if_end393_392;
LEGUP_F_main_BB_if_end393_392:
		next_state = LEGUP_F_main_BB_if_end393_393;
LEGUP_F_main_BB_if_end393_393:
		next_state = LEGUP_F_main_BB_if_end393_394;
LEGUP_F_main_BB_if_end393_394:
		next_state = LEGUP_F_main_BB_if_end393_395;
LEGUP_F_main_BB_if_end393_395:
		next_state = LEGUP_F_main_BB_if_end393_396;
LEGUP_F_main_BB_if_end393_396:
		next_state = LEGUP_F_main_BB_if_end393_397;
LEGUP_F_main_BB_if_end393_397:
		next_state = LEGUP_F_main_BB_if_end393_398;
LEGUP_F_main_BB_if_end393_398:
		next_state = LEGUP_F_main_BB_if_end393_399;
LEGUP_F_main_BB_if_end393_399:
		next_state = LEGUP_F_main_BB_if_end393_400;
LEGUP_F_main_BB_if_end393_400:
		next_state = LEGUP_F_main_BB_if_end393_401;
LEGUP_F_main_BB_if_end393_401:
		next_state = LEGUP_F_main_BB_if_end393_402;
LEGUP_F_main_BB_if_end393_402:
		next_state = LEGUP_F_main_BB_if_end393_403;
LEGUP_F_main_BB_if_end393_403:
		next_state = LEGUP_F_main_BB_if_end393_404;
LEGUP_F_main_BB_if_end393_404:
		next_state = LEGUP_F_main_BB_if_end393_405;
LEGUP_F_main_BB_if_end393_405:
		next_state = LEGUP_F_main_BB_if_end393_406;
LEGUP_F_main_BB_if_end393_406:
		next_state = LEGUP_F_main_BB_if_end393_407;
LEGUP_F_main_BB_if_end393_407:
		next_state = LEGUP_F_main_BB_if_end393_408;
LEGUP_F_main_BB_if_end393_408:
		next_state = LEGUP_F_main_BB_if_end393_409;
LEGUP_F_main_BB_if_end393_409:
		next_state = LEGUP_F_main_BB_if_end393_410;
LEGUP_F_main_BB_if_end393_410:
		next_state = LEGUP_F_main_BB_if_end393_411;
LEGUP_F_main_BB_if_end393_411:
		next_state = LEGUP_F_main_BB_if_end393_412;
LEGUP_F_main_BB_if_end393_412:
		next_state = LEGUP_F_main_BB_if_end393_413;
LEGUP_F_main_BB_if_end393_413:
		next_state = LEGUP_F_main_BB_if_end393_414;
LEGUP_F_main_BB_if_end393_414:
		next_state = LEGUP_F_main_BB_if_end393_415;
LEGUP_F_main_BB_if_end393_415:
		next_state = LEGUP_F_main_BB_if_end393_416;
LEGUP_F_main_BB_if_end393_416:
		next_state = LEGUP_F_main_BB_if_end393_417;
LEGUP_F_main_BB_if_end393_417:
		next_state = LEGUP_F_main_BB_if_end393_418;
LEGUP_F_main_BB_if_end393_418:
		next_state = LEGUP_F_main_BB_if_end393_419;
LEGUP_F_main_BB_if_end393_419:
		next_state = LEGUP_F_main_BB_if_end393_420;
LEGUP_F_main_BB_if_end393_420:
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_6;
LEGUP_F_main_BB_if_end_101:
		next_state = LEGUP_F_main_BB_if_end_102;
LEGUP_F_main_BB_if_end_102:
		next_state = LEGUP_F_main_BB_if_end_103;
LEGUP_F_main_BB_if_end_103:
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_6;
LEGUP_F_main_BB_if_then216_138:
	if ((fsm_stall == 1'd0) && (main_if_end211_cmp217_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_then218_139;
	else if ((fsm_stall == 1'd0) && (main_if_end211_cmp217_reg == 1'd0))
		next_state = LEGUP_F_main_BB_if_else229_173;
LEGUP_F_main_BB_if_then218_139:
		next_state = LEGUP_F_main_BB_if_then218_140;
LEGUP_F_main_BB_if_then218_140:
		next_state = LEGUP_F_main_BB_if_then218_141;
LEGUP_F_main_BB_if_then218_141:
		next_state = LEGUP_F_main_BB_if_then218_142;
LEGUP_F_main_BB_if_then218_142:
		next_state = LEGUP_F_main_BB_if_then218_143;
LEGUP_F_main_BB_if_then218_143:
		next_state = LEGUP_F_main_BB_if_then218_144;
LEGUP_F_main_BB_if_then218_144:
		next_state = LEGUP_F_main_BB_if_then218_145;
LEGUP_F_main_BB_if_then218_145:
		next_state = LEGUP_F_main_BB_if_then218_146;
LEGUP_F_main_BB_if_then218_146:
		next_state = LEGUP_F_main_BB_if_then218_147;
LEGUP_F_main_BB_if_then218_147:
		next_state = LEGUP_F_main_BB_if_then218_148;
LEGUP_F_main_BB_if_then218_148:
		next_state = LEGUP_F_main_BB_if_then218_149;
LEGUP_F_main_BB_if_then218_149:
		next_state = LEGUP_F_main_BB_if_then218_150;
LEGUP_F_main_BB_if_then218_150:
		next_state = LEGUP_F_main_BB_if_then218_151;
LEGUP_F_main_BB_if_then218_151:
		next_state = LEGUP_F_main_BB_if_then218_152;
LEGUP_F_main_BB_if_then218_152:
		next_state = LEGUP_F_main_BB_if_then218_153;
LEGUP_F_main_BB_if_then218_153:
		next_state = LEGUP_F_main_BB_if_then218_154;
LEGUP_F_main_BB_if_then218_154:
		next_state = LEGUP_F_main_BB_if_then218_155;
LEGUP_F_main_BB_if_then218_155:
		next_state = LEGUP_F_main_BB_if_then218_156;
LEGUP_F_main_BB_if_then218_156:
		next_state = LEGUP_F_main_BB_if_then218_157;
LEGUP_F_main_BB_if_then218_157:
		next_state = LEGUP_F_main_BB_if_then218_158;
LEGUP_F_main_BB_if_then218_158:
		next_state = LEGUP_F_main_BB_if_then218_159;
LEGUP_F_main_BB_if_then218_159:
		next_state = LEGUP_F_main_BB_if_then218_160;
LEGUP_F_main_BB_if_then218_160:
		next_state = LEGUP_F_main_BB_if_then218_161;
LEGUP_F_main_BB_if_then218_161:
		next_state = LEGUP_F_main_BB_if_then218_162;
LEGUP_F_main_BB_if_then218_162:
		next_state = LEGUP_F_main_BB_if_then218_163;
LEGUP_F_main_BB_if_then218_163:
		next_state = LEGUP_F_main_BB_if_then218_164;
LEGUP_F_main_BB_if_then218_164:
		next_state = LEGUP_F_main_BB_if_then218_165;
LEGUP_F_main_BB_if_then218_165:
		next_state = LEGUP_F_main_BB_if_then218_166;
LEGUP_F_main_BB_if_then218_166:
		next_state = LEGUP_F_main_BB_if_then218_167;
LEGUP_F_main_BB_if_then218_167:
		next_state = LEGUP_F_main_BB_if_then218_168;
LEGUP_F_main_BB_if_then218_168:
		next_state = LEGUP_F_main_BB_if_then218_169;
LEGUP_F_main_BB_if_then218_169:
		next_state = LEGUP_F_main_BB_if_then218_170;
LEGUP_F_main_BB_if_then218_170:
		next_state = LEGUP_F_main_BB_if_then218_171;
LEGUP_F_main_BB_if_then218_171:
		next_state = LEGUP_F_main_BB_if_then218_172;
LEGUP_F_main_BB_if_then218_172:
		next_state = LEGUP_F_main_BB_if_end298_323;
LEGUP_F_main_BB_if_then231_174:
		next_state = LEGUP_F_main_BB_if_then231_175;
LEGUP_F_main_BB_if_then231_175:
		next_state = LEGUP_F_main_BB_if_then231_176;
LEGUP_F_main_BB_if_then231_176:
		next_state = LEGUP_F_main_BB_if_then231_177;
LEGUP_F_main_BB_if_then231_177:
		next_state = LEGUP_F_main_BB_if_then231_178;
LEGUP_F_main_BB_if_then231_178:
		next_state = LEGUP_F_main_BB_if_then231_179;
LEGUP_F_main_BB_if_then231_179:
		next_state = LEGUP_F_main_BB_if_then231_180;
LEGUP_F_main_BB_if_then231_180:
		next_state = LEGUP_F_main_BB_if_then231_181;
LEGUP_F_main_BB_if_then231_181:
		next_state = LEGUP_F_main_BB_if_then231_182;
LEGUP_F_main_BB_if_then231_182:
		next_state = LEGUP_F_main_BB_if_then231_183;
LEGUP_F_main_BB_if_then231_183:
		next_state = LEGUP_F_main_BB_if_then231_184;
LEGUP_F_main_BB_if_then231_184:
		next_state = LEGUP_F_main_BB_if_then231_185;
LEGUP_F_main_BB_if_then231_185:
		next_state = LEGUP_F_main_BB_if_then231_186;
LEGUP_F_main_BB_if_then231_186:
		next_state = LEGUP_F_main_BB_if_then231_187;
LEGUP_F_main_BB_if_then231_187:
		next_state = LEGUP_F_main_BB_if_then231_188;
LEGUP_F_main_BB_if_then231_188:
		next_state = LEGUP_F_main_BB_if_then231_189;
LEGUP_F_main_BB_if_then231_189:
		next_state = LEGUP_F_main_BB_if_then231_190;
LEGUP_F_main_BB_if_then231_190:
		next_state = LEGUP_F_main_BB_if_then231_191;
LEGUP_F_main_BB_if_then231_191:
		next_state = LEGUP_F_main_BB_if_then231_192;
LEGUP_F_main_BB_if_then231_192:
		next_state = LEGUP_F_main_BB_if_then231_193;
LEGUP_F_main_BB_if_then231_193:
		next_state = LEGUP_F_main_BB_if_then231_194;
LEGUP_F_main_BB_if_then231_194:
		next_state = LEGUP_F_main_BB_if_then231_195;
LEGUP_F_main_BB_if_then231_195:
		next_state = LEGUP_F_main_BB_if_then231_196;
LEGUP_F_main_BB_if_then231_196:
		next_state = LEGUP_F_main_BB_if_then231_197;
LEGUP_F_main_BB_if_then231_197:
		next_state = LEGUP_F_main_BB_if_then231_198;
LEGUP_F_main_BB_if_then231_198:
		next_state = LEGUP_F_main_BB_if_then231_199;
LEGUP_F_main_BB_if_then231_199:
		next_state = LEGUP_F_main_BB_if_then231_200;
LEGUP_F_main_BB_if_then231_200:
		next_state = LEGUP_F_main_BB_if_then231_201;
LEGUP_F_main_BB_if_then231_201:
		next_state = LEGUP_F_main_BB_if_then231_202;
LEGUP_F_main_BB_if_then231_202:
		next_state = LEGUP_F_main_BB_if_then231_203;
LEGUP_F_main_BB_if_then231_203:
		next_state = LEGUP_F_main_BB_if_then231_204;
LEGUP_F_main_BB_if_then231_204:
		next_state = LEGUP_F_main_BB_if_then231_205;
LEGUP_F_main_BB_if_then231_205:
		next_state = LEGUP_F_main_BB_if_then231_206;
LEGUP_F_main_BB_if_then231_206:
		next_state = LEGUP_F_main_BB_if_then231_207;
LEGUP_F_main_BB_if_then231_207:
		next_state = LEGUP_F_main_BB_if_end298_323;
LEGUP_F_main_BB_if_then244_241:
		next_state = LEGUP_F_main_BB_if_then244_242;
LEGUP_F_main_BB_if_then244_242:
		next_state = LEGUP_F_main_BB_if_then244_243;
LEGUP_F_main_BB_if_then244_243:
		next_state = LEGUP_F_main_BB_if_then244_244;
LEGUP_F_main_BB_if_then244_244:
		next_state = LEGUP_F_main_BB_if_then244_245;
LEGUP_F_main_BB_if_then244_245:
		next_state = LEGUP_F_main_BB_if_then244_246;
LEGUP_F_main_BB_if_then244_246:
		next_state = LEGUP_F_main_BB_if_then244_247;
LEGUP_F_main_BB_if_then244_247:
		next_state = LEGUP_F_main_BB_if_then244_248;
LEGUP_F_main_BB_if_then244_248:
		next_state = LEGUP_F_main_BB_if_then244_249;
LEGUP_F_main_BB_if_then244_249:
		next_state = LEGUP_F_main_BB_if_then244_250;
LEGUP_F_main_BB_if_then244_250:
		next_state = LEGUP_F_main_BB_if_then244_251;
LEGUP_F_main_BB_if_then244_251:
		next_state = LEGUP_F_main_BB_if_then244_252;
LEGUP_F_main_BB_if_then244_252:
		next_state = LEGUP_F_main_BB_if_then244_253;
LEGUP_F_main_BB_if_then244_253:
		next_state = LEGUP_F_main_BB_if_then244_254;
LEGUP_F_main_BB_if_then244_254:
		next_state = LEGUP_F_main_BB_if_then244_255;
LEGUP_F_main_BB_if_then244_255:
		next_state = LEGUP_F_main_BB_if_then244_256;
LEGUP_F_main_BB_if_then244_256:
		next_state = LEGUP_F_main_BB_if_then244_257;
LEGUP_F_main_BB_if_then244_257:
		next_state = LEGUP_F_main_BB_if_then244_258;
LEGUP_F_main_BB_if_then244_258:
		next_state = LEGUP_F_main_BB_if_then244_259;
LEGUP_F_main_BB_if_then244_259:
		next_state = LEGUP_F_main_BB_if_then244_260;
LEGUP_F_main_BB_if_then244_260:
		next_state = LEGUP_F_main_BB_if_then244_261;
LEGUP_F_main_BB_if_then244_261:
		next_state = LEGUP_F_main_BB_if_then244_262;
LEGUP_F_main_BB_if_then244_262:
		next_state = LEGUP_F_main_BB_if_then244_263;
LEGUP_F_main_BB_if_then244_263:
		next_state = LEGUP_F_main_BB_if_then244_264;
LEGUP_F_main_BB_if_then244_264:
		next_state = LEGUP_F_main_BB_if_then244_265;
LEGUP_F_main_BB_if_then244_265:
		next_state = LEGUP_F_main_BB_if_then244_266;
LEGUP_F_main_BB_if_then244_266:
		next_state = LEGUP_F_main_BB_if_then244_267;
LEGUP_F_main_BB_if_then244_267:
		next_state = LEGUP_F_main_BB_if_then244_268;
LEGUP_F_main_BB_if_then244_268:
		next_state = LEGUP_F_main_BB_if_then244_269;
LEGUP_F_main_BB_if_then244_269:
		next_state = LEGUP_F_main_BB_if_then244_270;
LEGUP_F_main_BB_if_then244_270:
		next_state = LEGUP_F_main_BB_if_then244_271;
LEGUP_F_main_BB_if_then244_271:
		next_state = LEGUP_F_main_BB_if_then244_272;
LEGUP_F_main_BB_if_then244_272:
		next_state = LEGUP_F_main_BB_if_then244_273;
LEGUP_F_main_BB_if_then244_273:
		next_state = LEGUP_F_main_BB_if_end298_323;
LEGUP_F_main_BB_if_then271_308:
		next_state = LEGUP_F_main_BB_if_then271_309;
LEGUP_F_main_BB_if_then271_309:
		next_state = LEGUP_F_main_BB_if_then271_310;
LEGUP_F_main_BB_if_then271_310:
		next_state = LEGUP_F_main_BB_if_end298_323;
LEGUP_F_main_BB_if_then278_314:
		next_state = LEGUP_F_main_BB_if_then278_315;
LEGUP_F_main_BB_if_then278_315:
		next_state = LEGUP_F_main_BB_if_then278_316;
LEGUP_F_main_BB_if_then278_316:
		next_state = LEGUP_F_main_BB_if_end298_323;
LEGUP_F_main_BB_if_then285_317:
		next_state = LEGUP_F_main_BB_if_then285_318;
LEGUP_F_main_BB_if_then285_318:
		next_state = LEGUP_F_main_BB_if_then285_319;
LEGUP_F_main_BB_if_then285_319:
		next_state = LEGUP_F_main_BB_if_end298_323;
LEGUP_F_main_BB_if_then310_326:
		next_state = LEGUP_F_main_BB_if_then310_327;
LEGUP_F_main_BB_if_then310_327:
		next_state = LEGUP_F_main_BB_if_end320_330;
LEGUP_F_main_BB_if_then317_329:
		next_state = LEGUP_F_main_BB_cleanup_429;
LEGUP_F_main_BB_if_then327_332:
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_6;
LEGUP_F_main_BB_if_then334_369:
		next_state = LEGUP_F_main_BB_if_end360_373;
LEGUP_F_main_BB_if_then341_370:
		next_state = LEGUP_F_main_BB_if_end360_373;
LEGUP_F_main_BB_if_then348_371:
		next_state = LEGUP_F_main_BB_if_end360_373;
LEGUP_F_main_BB_if_then373_379:
		next_state = LEGUP_F_main_BB_if_then373_380;
LEGUP_F_main_BB_if_then373_380:
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_6;
LEGUP_F_main_BB_if_then381_382:
		next_state = LEGUP_F_main_BB_cleanup_429;
LEGUP_F_main_BB_sw_bb197_100:
	if ((fsm_stall == 1'd0) && (main_sw_bb197_cmp198 == 1'd1))
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_6;
	else if ((fsm_stall == 1'd0) && (main_sw_bb197_cmp198 == 1'd0))
		next_state = LEGUP_F_main_BB_if_end_101;
LEGUP_F_main_BB_sw_bb208_104:
	if ((fsm_stall == 1'd0) && (main_sw_bb208_cmp209 == 1'd1))
		next_state = LEGUP_F_main_BB_if_end211_105;
	else if ((fsm_stall == 1'd0) && (main_sw_bb208_cmp209 == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_6;
LEGUP_F_main_BB_sw_bb325_331:
	if ((fsm_stall == 1'd0) && (main_sw_bb325_cmp326 == 1'd1))
		next_state = LEGUP_F_main_BB_if_end329_333;
	else if ((fsm_stall == 1'd0) && (main_sw_bb325_cmp326 == 1'd0))
		next_state = LEGUP_F_main_BB_if_then327_332;
LEGUP_F_main_BB_sw_bb390_383:
	if ((fsm_stall == 1'd0) && (main_sw_bb390_cmp391 == 1'd1))
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_6;
	else if ((fsm_stall == 1'd0) && (main_sw_bb390_cmp391 == 1'd0))
		next_state = LEGUP_F_main_BB_if_end393_384;
LEGUP_F_main_BB_sw_bb_11:
		next_state = LEGUP_F_main_BB_sw_bb_12;
LEGUP_F_main_BB_sw_bb_12:
		next_state = LEGUP_F_main_BB_sw_bb_13;
LEGUP_F_main_BB_sw_bb_13:
		next_state = LEGUP_F_main_BB_sw_bb_14;
LEGUP_F_main_BB_sw_bb_14:
		next_state = LEGUP_F_main_BB_sw_bb_15;
LEGUP_F_main_BB_sw_bb_15:
		next_state = LEGUP_F_main_BB_sw_bb_16;
LEGUP_F_main_BB_sw_bb_16:
		next_state = LEGUP_F_main_BB_sw_bb_17;
LEGUP_F_main_BB_sw_bb_17:
		next_state = LEGUP_F_main_BB_sw_bb_18;
LEGUP_F_main_BB_sw_bb_18:
		next_state = LEGUP_F_main_BB_sw_bb_19;
LEGUP_F_main_BB_sw_bb_19:
		next_state = LEGUP_F_main_BB_sw_bb_20;
LEGUP_F_main_BB_sw_bb_20:
		next_state = LEGUP_F_main_BB_sw_bb_21;
LEGUP_F_main_BB_sw_bb_21:
		next_state = LEGUP_F_main_BB_sw_bb_22;
LEGUP_F_main_BB_sw_bb_22:
		next_state = LEGUP_F_main_BB_sw_bb_23;
LEGUP_F_main_BB_sw_bb_23:
		next_state = LEGUP_F_main_BB_sw_bb_24;
LEGUP_F_main_BB_sw_bb_24:
		next_state = LEGUP_F_main_BB_sw_bb_25;
LEGUP_F_main_BB_sw_bb_25:
		next_state = LEGUP_F_main_BB_sw_bb_26;
LEGUP_F_main_BB_sw_bb_26:
		next_state = LEGUP_F_main_BB_sw_bb_27;
LEGUP_F_main_BB_sw_bb_27:
		next_state = LEGUP_F_main_BB_sw_bb_28;
LEGUP_F_main_BB_sw_bb_28:
		next_state = LEGUP_F_main_BB_sw_bb_29;
LEGUP_F_main_BB_sw_bb_29:
		next_state = LEGUP_F_main_BB_sw_bb_30;
LEGUP_F_main_BB_sw_bb_30:
		next_state = LEGUP_F_main_BB_sw_bb_31;
LEGUP_F_main_BB_sw_bb_31:
		next_state = LEGUP_F_main_BB_sw_bb_32;
LEGUP_F_main_BB_sw_bb_32:
		next_state = LEGUP_F_main_BB_sw_bb_33;
LEGUP_F_main_BB_sw_bb_33:
		next_state = LEGUP_F_main_BB_sw_bb_34;
LEGUP_F_main_BB_sw_bb_34:
		next_state = LEGUP_F_main_BB_sw_bb_35;
LEGUP_F_main_BB_sw_bb_35:
		next_state = LEGUP_F_main_BB_sw_bb_36;
LEGUP_F_main_BB_sw_bb_36:
		next_state = LEGUP_F_main_BB_sw_bb_37;
LEGUP_F_main_BB_sw_bb_37:
		next_state = LEGUP_F_main_BB_sw_bb_38;
LEGUP_F_main_BB_sw_bb_38:
		next_state = LEGUP_F_main_BB_sw_bb_39;
LEGUP_F_main_BB_sw_bb_39:
		next_state = LEGUP_F_main_BB_sw_bb_40;
LEGUP_F_main_BB_sw_bb_40:
		next_state = LEGUP_F_main_BB_sw_bb_41;
LEGUP_F_main_BB_sw_bb_41:
		next_state = LEGUP_F_main_BB_sw_bb_42;
LEGUP_F_main_BB_sw_bb_42:
		next_state = LEGUP_F_main_BB_sw_bb_43;
LEGUP_F_main_BB_sw_bb_43:
		next_state = LEGUP_F_main_BB_sw_bb_44;
LEGUP_F_main_BB_sw_bb_44:
		next_state = LEGUP_F_main_BB_sw_bb_45;
LEGUP_F_main_BB_sw_bb_45:
		next_state = LEGUP_F_main_BB_sw_bb_46;
LEGUP_F_main_BB_sw_bb_46:
		next_state = LEGUP_F_main_BB_sw_bb_47;
LEGUP_F_main_BB_sw_bb_47:
		next_state = LEGUP_F_main_BB_sw_bb_48;
LEGUP_F_main_BB_sw_bb_48:
		next_state = LEGUP_F_main_BB_sw_bb_49;
LEGUP_F_main_BB_sw_bb_49:
		next_state = LEGUP_F_main_BB_sw_bb_50;
LEGUP_F_main_BB_sw_bb_50:
		next_state = LEGUP_F_main_BB_sw_bb_51;
LEGUP_F_main_BB_sw_bb_51:
		next_state = LEGUP_F_main_BB_sw_bb_52;
LEGUP_F_main_BB_sw_bb_52:
		next_state = LEGUP_F_main_BB_sw_bb_53;
LEGUP_F_main_BB_sw_bb_53:
		next_state = LEGUP_F_main_BB_for_cond171_preheader_54;
default:
	next_state = cur_state;
endcase

end
assign fsm_stall = 1'd0;
assign main_entry_vla1618_sub = 1'd0;
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_vla1618_sub_reg <= main_entry_vla1618_sub;
	end
end
assign main_entry_vla617_sub = 1'd0;
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_vla617_sub_reg <= main_entry_vla617_sub;
	end
end
assign main_entry_arrayidx6 = (1'd0 + (4 * 32'd1));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx6_reg <= main_entry_arrayidx6;
	end
end
assign main_entry_arrayidx7 = (1'd0 + (4 * 32'd1));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx7_reg <= main_entry_arrayidx7;
	end
end
assign main_entry_arrayidx8 = (1'd0 + (4 * 32'd2));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx8_reg <= main_entry_arrayidx8;
	end
end
assign main_entry_arrayidx9 = (1'd0 + (4 * 32'd2));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx9_reg <= main_entry_arrayidx9;
	end
end
assign main_entry_arrayidx10 = (1'd0 + (4 * 32'd3));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx10_reg <= main_entry_arrayidx10;
	end
end
assign main_entry_arrayidx11 = (1'd0 + (4 * 32'd3));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx11_reg <= main_entry_arrayidx11;
	end
end
assign main_entry_arrayidx12 = (1'd0 + (4 * 32'd4));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx12_reg <= main_entry_arrayidx12;
	end
end
assign main_entry_arrayidx13 = (1'd0 + (4 * 32'd4));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx13_reg <= main_entry_arrayidx13;
	end
end
assign main_entry_arrayidx14 = (1'd0 + (4 * 32'd5));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx14_reg <= main_entry_arrayidx14;
	end
end
assign main_entry_arrayidx15 = (1'd0 + (4 * 32'd5));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx15_reg <= main_entry_arrayidx15;
	end
end
assign main_entry_arrayidx16 = (1'd0 + (4 * 32'd6));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx16_reg <= main_entry_arrayidx16;
	end
end
assign main_entry_arrayidx17 = (1'd0 + (4 * 32'd6));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx17_reg <= main_entry_arrayidx17;
	end
end
assign main_entry_arrayidx18 = (1'd0 + (4 * 32'd7));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx18_reg <= main_entry_arrayidx18;
	end
end
assign main_entry_arrayidx19 = (1'd0 + (4 * 32'd7));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx19_reg <= main_entry_arrayidx19;
	end
end
assign main_entry_arrayidx20 = (1'd0 + (4 * 32'd8));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx20_reg <= main_entry_arrayidx20;
	end
end
assign main_entry_arrayidx21 = (1'd0 + (4 * 32'd8));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx21_reg <= main_entry_arrayidx21;
	end
end
assign main_entry_arrayidx22 = (1'd0 + (4 * 32'd9));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx22_reg <= main_entry_arrayidx22;
	end
end
assign main_entry_arrayidx23 = (1'd0 + (4 * 32'd9));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx23_reg <= main_entry_arrayidx23;
	end
end
assign main_entry_arrayidx24 = (1'd0 + (4 * 32'd10));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx24_reg <= main_entry_arrayidx24;
	end
end
assign main_entry_arrayidx25 = (1'd0 + (4 * 32'd10));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx25_reg <= main_entry_arrayidx25;
	end
end
assign main_entry_arrayidx26 = (1'd0 + (4 * 32'd11));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx26_reg <= main_entry_arrayidx26;
	end
end
assign main_entry_arrayidx27 = (1'd0 + (4 * 32'd11));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx27_reg <= main_entry_arrayidx27;
	end
end
assign main_entry_arrayidx28 = (1'd0 + (4 * 32'd12));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx28_reg <= main_entry_arrayidx28;
	end
end
assign main_entry_arrayidx29 = (1'd0 + (4 * 32'd12));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx29_reg <= main_entry_arrayidx29;
	end
end
assign main_entry_arrayidx30 = (1'd0 + (4 * 32'd13));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx30_reg <= main_entry_arrayidx30;
	end
end
assign main_entry_arrayidx31 = (1'd0 + (4 * 32'd13));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx31_reg <= main_entry_arrayidx31;
	end
end
assign main_entry_arrayidx32 = (1'd0 + (4 * 32'd14));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx32_reg <= main_entry_arrayidx32;
	end
end
assign main_entry_arrayidx33 = (1'd0 + (4 * 32'd14));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx33_reg <= main_entry_arrayidx33;
	end
end
assign main_entry_arrayidx34 = (1'd0 + (4 * 32'd15));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx34_reg <= main_entry_arrayidx34;
	end
end
assign main_entry_arrayidx35 = (1'd0 + (4 * 32'd15));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx35_reg <= main_entry_arrayidx35;
	end
end
assign main_entry_arrayidx36 = (1'd0 + (4 * 32'd16));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx36_reg <= main_entry_arrayidx36;
	end
end
assign main_entry_arrayidx37 = (1'd0 + (4 * 32'd16));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx37_reg <= main_entry_arrayidx37;
	end
end
assign main_entry_arrayidx38 = (1'd0 + (4 * 32'd17));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx38_reg <= main_entry_arrayidx38;
	end
end
assign main_entry_arrayidx39 = (1'd0 + (4 * 32'd17));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx39_reg <= main_entry_arrayidx39;
	end
end
assign main_entry_arrayidx40 = (1'd0 + (4 * 32'd18));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx40_reg <= main_entry_arrayidx40;
	end
end
assign main_entry_arrayidx41 = (1'd0 + (4 * 32'd18));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx41_reg <= main_entry_arrayidx41;
	end
end
assign main_entry_arrayidx42 = (1'd0 + (4 * 32'd19));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx42_reg <= main_entry_arrayidx42;
	end
end
assign main_entry_arrayidx43 = (1'd0 + (4 * 32'd19));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx43_reg <= main_entry_arrayidx43;
	end
end
assign main_entry_arrayidx44 = (1'd0 + (4 * 32'd20));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx44_reg <= main_entry_arrayidx44;
	end
end
assign main_entry_arrayidx45 = (1'd0 + (4 * 32'd20));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx45_reg <= main_entry_arrayidx45;
	end
end
assign main_entry_arrayidx46 = (1'd0 + (4 * 32'd21));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx46_reg <= main_entry_arrayidx46;
	end
end
assign main_entry_arrayidx47 = (1'd0 + (4 * 32'd21));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx47_reg <= main_entry_arrayidx47;
	end
end
assign main_entry_arrayidx48 = (1'd0 + (4 * 32'd22));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx48_reg <= main_entry_arrayidx48;
	end
end
assign main_entry_arrayidx49 = (1'd0 + (4 * 32'd22));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx49_reg <= main_entry_arrayidx49;
	end
end
assign main_entry_arrayidx50 = (1'd0 + (4 * 32'd23));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx50_reg <= main_entry_arrayidx50;
	end
end
assign main_entry_arrayidx51 = (1'd0 + (4 * 32'd23));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx51_reg <= main_entry_arrayidx51;
	end
end
assign main_entry_arrayidx52 = (1'd0 + (4 * 32'd24));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx52_reg <= main_entry_arrayidx52;
	end
end
assign main_entry_arrayidx53 = (1'd0 + (4 * 32'd24));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx53_reg <= main_entry_arrayidx53;
	end
end
assign main_entry_arrayidx54 = (1'd0 + (4 * 32'd25));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx54_reg <= main_entry_arrayidx54;
	end
end
assign main_entry_arrayidx55 = (1'd0 + (4 * 32'd25));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx55_reg <= main_entry_arrayidx55;
	end
end
assign main_entry_arrayidx56 = (1'd0 + (4 * 32'd26));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx56_reg <= main_entry_arrayidx56;
	end
end
assign main_entry_arrayidx57 = (1'd0 + (4 * 32'd26));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx57_reg <= main_entry_arrayidx57;
	end
end
assign main_entry_arrayidx58 = (1'd0 + (4 * 32'd27));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx58_reg <= main_entry_arrayidx58;
	end
end
assign main_entry_arrayidx59 = (1'd0 + (4 * 32'd27));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx59_reg <= main_entry_arrayidx59;
	end
end
assign main_entry_arrayidx60 = (1'd0 + (4 * 32'd28));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx60_reg <= main_entry_arrayidx60;
	end
end
assign main_entry_arrayidx61 = (1'd0 + (4 * 32'd28));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx61_reg <= main_entry_arrayidx61;
	end
end
assign main_entry_arrayidx62 = (1'd0 + (4 * 32'd29));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx62_reg <= main_entry_arrayidx62;
	end
end
assign main_entry_arrayidx63 = (1'd0 + (4 * 32'd29));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx63_reg <= main_entry_arrayidx63;
	end
end
assign main_entry_arrayidx64 = (1'd0 + (4 * 32'd30));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx64_reg <= main_entry_arrayidx64;
	end
end
assign main_entry_arrayidx65 = (1'd0 + (4 * 32'd30));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx65_reg <= main_entry_arrayidx65;
	end
end
assign main_entry_arrayidx66 = (1'd0 + (4 * 32'd31));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx66_reg <= main_entry_arrayidx66;
	end
end
assign main_entry_arrayidx67 = (1'd0 + (4 * 32'd31));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx67_reg <= main_entry_arrayidx67;
	end
end
assign main_entry_arrayidx68 = (1'd0 + (4 * 32'd32));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx68_reg <= main_entry_arrayidx68;
	end
end
assign main_entry_arrayidx69 = (1'd0 + (4 * 32'd32));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx69_reg <= main_entry_arrayidx69;
	end
end
assign main_entry_arrayidx70 = (1'd0 + (4 * 32'd33));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx70_reg <= main_entry_arrayidx70;
	end
end
assign main_entry_arrayidx71 = (1'd0 + (4 * 32'd33));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx71_reg <= main_entry_arrayidx71;
	end
end
assign main_entry_arrayidx72 = (1'd0 + (4 * 32'd34));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx72_reg <= main_entry_arrayidx72;
	end
end
assign main_entry_arrayidx73 = (1'd0 + (4 * 32'd34));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx73_reg <= main_entry_arrayidx73;
	end
end
assign main_entry_arrayidx74 = (1'd0 + (4 * 32'd35));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx74_reg <= main_entry_arrayidx74;
	end
end
assign main_entry_arrayidx75 = (1'd0 + (4 * 32'd35));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx75_reg <= main_entry_arrayidx75;
	end
end
assign main_entry_arrayidx76 = (1'd0 + (4 * 32'd36));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx76_reg <= main_entry_arrayidx76;
	end
end
assign main_entry_arrayidx77 = (1'd0 + (4 * 32'd36));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx77_reg <= main_entry_arrayidx77;
	end
end
assign main_entry_arrayidx78 = (1'd0 + (4 * 32'd37));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx78_reg <= main_entry_arrayidx78;
	end
end
assign main_entry_arrayidx79 = (1'd0 + (4 * 32'd37));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx79_reg <= main_entry_arrayidx79;
	end
end
assign main_entry_arrayidx80 = (1'd0 + (4 * 32'd38));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx80_reg <= main_entry_arrayidx80;
	end
end
assign main_entry_arrayidx81 = (1'd0 + (4 * 32'd38));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx81_reg <= main_entry_arrayidx81;
	end
end
assign main_entry_arrayidx82 = (1'd0 + (4 * 32'd39));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx82_reg <= main_entry_arrayidx82;
	end
end
assign main_entry_arrayidx83 = (1'd0 + (4 * 32'd39));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx83_reg <= main_entry_arrayidx83;
	end
end
assign main_entry_arrayidx84 = (1'd0 + (4 * 32'd40));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx84_reg <= main_entry_arrayidx84;
	end
end
assign main_entry_arrayidx85 = (1'd0 + (4 * 32'd40));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx85_reg <= main_entry_arrayidx85;
	end
end
assign main_entry_arrayidx86 = (1'd0 + (4 * 32'd41));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx86_reg <= main_entry_arrayidx86;
	end
end
assign main_entry_arrayidx87 = (1'd0 + (4 * 32'd41));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx87_reg <= main_entry_arrayidx87;
	end
end
assign main_entry_arrayidx88 = (1'd0 + (4 * 32'd42));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx88_reg <= main_entry_arrayidx88;
	end
end
assign main_entry_arrayidx89 = (1'd0 + (4 * 32'd42));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx89_reg <= main_entry_arrayidx89;
	end
end
assign main_entry_arrayidx90 = (1'd0 + (4 * 32'd43));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx90_reg <= main_entry_arrayidx90;
	end
end
assign main_entry_arrayidx91 = (1'd0 + (4 * 32'd43));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx91_reg <= main_entry_arrayidx91;
	end
end
assign main_entry_arrayidx92 = (1'd0 + (4 * 32'd44));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx92_reg <= main_entry_arrayidx92;
	end
end
assign main_entry_arrayidx93 = (1'd0 + (4 * 32'd44));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx93_reg <= main_entry_arrayidx93;
	end
end
assign main_entry_arrayidx94 = (1'd0 + (4 * 32'd45));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx94_reg <= main_entry_arrayidx94;
	end
end
assign main_entry_arrayidx95 = (1'd0 + (4 * 32'd45));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx95_reg <= main_entry_arrayidx95;
	end
end
assign main_entry_arrayidx96 = (1'd0 + (4 * 32'd46));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx96_reg <= main_entry_arrayidx96;
	end
end
assign main_entry_arrayidx97 = (1'd0 + (4 * 32'd46));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx97_reg <= main_entry_arrayidx97;
	end
end
assign main_entry_arrayidx98 = (1'd0 + (4 * 32'd47));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx98_reg <= main_entry_arrayidx98;
	end
end
assign main_entry_arrayidx99 = (1'd0 + (4 * 32'd47));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx99_reg <= main_entry_arrayidx99;
	end
end
assign main_entry_arrayidx100 = (1'd0 + (4 * 32'd48));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx100_reg <= main_entry_arrayidx100;
	end
end
assign main_entry_arrayidx101 = (1'd0 + (4 * 32'd48));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx101_reg <= main_entry_arrayidx101;
	end
end
assign main_entry_arrayidx102 = (1'd0 + (4 * 32'd49));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx102_reg <= main_entry_arrayidx102;
	end
end
assign main_entry_arrayidx103 = (1'd0 + (4 * 32'd49));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx103_reg <= main_entry_arrayidx103;
	end
end
assign main_entry_arrayidx104 = (1'd0 + (4 * 32'd50));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx104_reg <= main_entry_arrayidx104;
	end
end
assign main_entry_arrayidx105 = (1'd0 + (4 * 32'd50));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx105_reg <= main_entry_arrayidx105;
	end
end
assign main_entry_arrayidx106 = (1'd0 + (4 * 32'd51));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx106_reg <= main_entry_arrayidx106;
	end
end
assign main_entry_arrayidx107 = (1'd0 + (4 * 32'd51));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx107_reg <= main_entry_arrayidx107;
	end
end
assign main_entry_arrayidx108 = (1'd0 + (4 * 32'd52));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx108_reg <= main_entry_arrayidx108;
	end
end
assign main_entry_arrayidx109 = (1'd0 + (4 * 32'd52));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx109_reg <= main_entry_arrayidx109;
	end
end
assign main_entry_arrayidx110 = (1'd0 + (4 * 32'd53));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx110_reg <= main_entry_arrayidx110;
	end
end
assign main_entry_arrayidx111 = (1'd0 + (4 * 32'd53));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx111_reg <= main_entry_arrayidx111;
	end
end
assign main_entry_arrayidx112 = (1'd0 + (4 * 32'd54));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx112_reg <= main_entry_arrayidx112;
	end
end
assign main_entry_arrayidx113 = (1'd0 + (4 * 32'd54));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx113_reg <= main_entry_arrayidx113;
	end
end
assign main_entry_arrayidx114 = (1'd0 + (4 * 32'd55));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx114_reg <= main_entry_arrayidx114;
	end
end
assign main_entry_arrayidx115 = (1'd0 + (4 * 32'd55));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx115_reg <= main_entry_arrayidx115;
	end
end
assign main_entry_arrayidx116 = (1'd0 + (4 * 32'd56));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx116_reg <= main_entry_arrayidx116;
	end
end
assign main_entry_arrayidx117 = (1'd0 + (4 * 32'd56));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx117_reg <= main_entry_arrayidx117;
	end
end
assign main_entry_arrayidx118 = (1'd0 + (4 * 32'd57));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx118_reg <= main_entry_arrayidx118;
	end
end
assign main_entry_arrayidx119 = (1'd0 + (4 * 32'd57));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx119_reg <= main_entry_arrayidx119;
	end
end
assign main_entry_arrayidx120 = (1'd0 + (4 * 32'd58));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx120_reg <= main_entry_arrayidx120;
	end
end
assign main_entry_arrayidx121 = (1'd0 + (4 * 32'd58));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx121_reg <= main_entry_arrayidx121;
	end
end
assign main_entry_arrayidx122 = (1'd0 + (4 * 32'd59));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx122_reg <= main_entry_arrayidx122;
	end
end
assign main_entry_arrayidx123 = (1'd0 + (4 * 32'd59));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx123_reg <= main_entry_arrayidx123;
	end
end
assign main_entry_arrayidx124 = (1'd0 + (4 * 32'd60));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx124_reg <= main_entry_arrayidx124;
	end
end
assign main_entry_arrayidx125 = (1'd0 + (4 * 32'd60));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx125_reg <= main_entry_arrayidx125;
	end
end
assign main_entry_arrayidx126 = (1'd0 + (4 * 32'd61));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx126_reg <= main_entry_arrayidx126;
	end
end
assign main_entry_arrayidx127 = (1'd0 + (4 * 32'd61));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx127_reg <= main_entry_arrayidx127;
	end
end
assign main_entry_arrayidx128 = (1'd0 + (4 * 32'd62));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx128_reg <= main_entry_arrayidx128;
	end
end
assign main_entry_arrayidx129 = (1'd0 + (4 * 32'd62));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx129_reg <= main_entry_arrayidx129;
	end
end
assign main_entry_arrayidx130 = (1'd0 + (4 * 32'd63));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx130_reg <= main_entry_arrayidx130;
	end
end
assign main_entry_arrayidx131 = (1'd0 + (4 * 32'd63));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx131_reg <= main_entry_arrayidx131;
	end
end
assign main_entry_arrayidx132 = (1'd0 + (4 * 32'd64));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx132_reg <= main_entry_arrayidx132;
	end
end
assign main_entry_arrayidx133 = (1'd0 + (4 * 32'd64));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx133_reg <= main_entry_arrayidx133;
	end
end
assign main_entry_arrayidx134 = (1'd0 + (4 * 32'd65));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx134_reg <= main_entry_arrayidx134;
	end
end
assign main_entry_arrayidx135 = (1'd0 + (4 * 32'd65));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx135_reg <= main_entry_arrayidx135;
	end
end
assign main_entry_arrayidx136 = (1'd0 + (4 * 32'd66));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx136_reg <= main_entry_arrayidx136;
	end
end
assign main_entry_arrayidx137 = (1'd0 + (4 * 32'd66));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx137_reg <= main_entry_arrayidx137;
	end
end
assign main_entry_arrayidx138 = (1'd0 + (4 * 32'd67));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx138_reg <= main_entry_arrayidx138;
	end
end
assign main_entry_arrayidx139 = (1'd0 + (4 * 32'd67));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx139_reg <= main_entry_arrayidx139;
	end
end
assign main_entry_arrayidx140 = (1'd0 + (4 * 32'd68));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx140_reg <= main_entry_arrayidx140;
	end
end
assign main_entry_arrayidx141 = (1'd0 + (4 * 32'd68));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx141_reg <= main_entry_arrayidx141;
	end
end
assign main_entry_arrayidx142 = (1'd0 + (4 * 32'd69));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx142_reg <= main_entry_arrayidx142;
	end
end
assign main_entry_arrayidx143 = (1'd0 + (4 * 32'd69));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx143_reg <= main_entry_arrayidx143;
	end
end
assign main_entry_arrayidx144 = (1'd0 + (4 * 32'd70));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx144_reg <= main_entry_arrayidx144;
	end
end
assign main_entry_arrayidx145 = (1'd0 + (4 * 32'd70));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx145_reg <= main_entry_arrayidx145;
	end
end
assign main_entry_arrayidx146 = (1'd0 + (4 * 32'd71));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx146_reg <= main_entry_arrayidx146;
	end
end
assign main_entry_arrayidx147 = (1'd0 + (4 * 32'd71));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx147_reg <= main_entry_arrayidx147;
	end
end
assign main_entry_arrayidx148 = (1'd0 + (4 * 32'd72));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx148_reg <= main_entry_arrayidx148;
	end
end
assign main_entry_arrayidx149 = (1'd0 + (4 * 32'd72));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx149_reg <= main_entry_arrayidx149;
	end
end
assign main_entry_arrayidx150 = (1'd0 + (4 * 32'd73));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx150_reg <= main_entry_arrayidx150;
	end
end
assign main_entry_arrayidx151 = (1'd0 + (4 * 32'd73));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx151_reg <= main_entry_arrayidx151;
	end
end
assign main_entry_arrayidx152 = (1'd0 + (4 * 32'd74));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx152_reg <= main_entry_arrayidx152;
	end
end
assign main_entry_arrayidx153 = (1'd0 + (4 * 32'd74));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx153_reg <= main_entry_arrayidx153;
	end
end
assign main_entry_arrayidx154 = (1'd0 + (4 * 32'd75));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx154_reg <= main_entry_arrayidx154;
	end
end
assign main_entry_arrayidx155 = (1'd0 + (4 * 32'd75));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx155_reg <= main_entry_arrayidx155;
	end
end
assign main_entry_arrayidx156 = (1'd0 + (4 * 32'd76));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx156_reg <= main_entry_arrayidx156;
	end
end
assign main_entry_arrayidx157 = (1'd0 + (4 * 32'd76));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx157_reg <= main_entry_arrayidx157;
	end
end
assign main_entry_arrayidx158 = (1'd0 + (4 * 32'd77));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx158_reg <= main_entry_arrayidx158;
	end
end
assign main_entry_arrayidx159 = (1'd0 + (4 * 32'd77));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx159_reg <= main_entry_arrayidx159;
	end
end
assign main_entry_arrayidx160 = (1'd0 + (4 * 32'd78));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx160_reg <= main_entry_arrayidx160;
	end
end
assign main_entry_arrayidx161 = (1'd0 + (4 * 32'd78));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx161_reg <= main_entry_arrayidx161;
	end
end
assign main_entry_arrayidx162 = (1'd0 + (4 * 32'd79));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx162_reg <= main_entry_arrayidx162;
	end
end
assign main_entry_arrayidx163 = (1'd0 + (4 * 32'd79));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx163_reg <= main_entry_arrayidx163;
	end
end
assign main_entry_arrayidx164 = (1'd0 + (4 * 32'd80));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx164_reg <= main_entry_arrayidx164;
	end
end
assign main_entry_arrayidx165 = (1'd0 + (4 * 32'd80));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx165_reg <= main_entry_arrayidx165;
	end
end
assign main_entry_arrayidx166 = (1'd0 + (4 * 32'd81));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx166_reg <= main_entry_arrayidx166;
	end
end
assign main_entry_arrayidx167 = (1'd0 + (4 * 32'd81));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx167_reg <= main_entry_arrayidx167;
	end
end
assign main_entry_arrayidx168 = (1'd0 + (4 * 32'd82));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx168_reg <= main_entry_arrayidx168;
	end
end
assign main_entry_arrayidx169 = (1'd0 + (4 * 32'd82));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_entry_1)) begin
		main_entry_arrayidx169_reg <= main_entry_arrayidx169;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_state_0 = 32'd0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_state_0 = main_NodeBlock9_backedge_state_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_state_0_reg <= main_NodeBlock9_state_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_state_0_reg <= main_NodeBlock9_state_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_i_0 = 0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_i_0 = main_NodeBlock9_backedge_i_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_i_0_reg <= main_NodeBlock9_i_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_i_0_reg <= main_NodeBlock9_i_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_j_0 = 0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_j_0 = main_NodeBlock9_backedge_j_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_j_0_reg <= main_NodeBlock9_j_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_j_0_reg <= main_NodeBlock9_j_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_a_0 = 0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_a_0 = main_NodeBlock9_backedge_a_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_a_0_reg <= main_NodeBlock9_a_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_a_0_reg <= main_NodeBlock9_a_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_b_0 = 0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_b_0 = main_NodeBlock9_backedge_b_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_b_0_reg <= main_NodeBlock9_b_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_b_0_reg <= main_NodeBlock9_b_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_a_X_0 = 0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_pos_a_X_0 = main_NodeBlock9_backedge_pos_a_X_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_a_X_0_reg <= main_NodeBlock9_pos_a_X_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_a_X_0_reg <= main_NodeBlock9_pos_a_X_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_a_Y_0 = 0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_pos_a_Y_0 = main_NodeBlock9_backedge_pos_a_Y_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_a_Y_0_reg <= main_NodeBlock9_pos_a_Y_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_a_Y_0_reg <= main_NodeBlock9_pos_a_Y_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_b_X_0 = 0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_pos_b_X_0 = main_NodeBlock9_backedge_pos_b_X_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_b_X_0_reg <= main_NodeBlock9_pos_b_X_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_b_X_0_reg <= main_NodeBlock9_pos_b_X_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_b_Y_0 = 0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_pos_b_Y_0 = main_NodeBlock9_backedge_pos_b_Y_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_b_Y_0_reg <= main_NodeBlock9_pos_b_Y_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_b_Y_0_reg <= main_NodeBlock9_pos_b_Y_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_sum_mesh_0 = 32'd0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_sum_mesh_0 = main_NodeBlock9_backedge_sum_mesh_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_sum_mesh_0_reg <= main_NodeBlock9_sum_mesh_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_sum_mesh_0_reg <= main_NodeBlock9_sum_mesh_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_sum_1hop_0 = 32'd0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_sum_1hop_0 = main_NodeBlock9_backedge_sum_1hop_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_sum_1hop_0_reg <= main_NodeBlock9_sum_1hop_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_sum_1hop_0_reg <= main_NodeBlock9_sum_1hop_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_seed_0 = 32'd257532867;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_seed_0 = main_NodeBlock9_backedge_seed_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_seed_0_reg <= main_NodeBlock9_seed_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_6) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_seed_0_reg <= main_NodeBlock9_seed_0;
	end
end
always @(*) begin
		main_NodeBlock9_Pivot10 = ($signed(main_NodeBlock9_state_0_reg) < $signed({28'd0,main_NodeBlock9_Pivot10_op1_temp}));
end
always @(*) begin
		main_NodeBlock7_Pivot8 = ($signed(main_NodeBlock9_state_0_reg) < $signed({27'd0,main_NodeBlock7_Pivot8_op1_temp}));
end
always @(*) begin
		main_NodeBlock5_Pivot6 = ($signed(main_NodeBlock9_state_0_reg) < $signed({27'd0,main_NodeBlock5_Pivot6_op1_temp}));
end
always @(*) begin
		main_LeafBlock3_SwitchLeaf4 = (main_NodeBlock9_state_0_reg == 32'd5);
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be = main_NodeBlock9_state_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be = main_NodeBlock9_state_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_for_end186_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be = 32'd1;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb197_100) & (fsm_stall == 1'd0)) & (main_sw_bb197_cmp198 == 1'd1))) begin
		main_NodeBlock9_backedge_state_0_be = 32'd4;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_103) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be = {30'd0,main_if_end_1_reg};
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb208_104) & (fsm_stall == 1'd0)) & (main_sw_bb208_cmp209 == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be = 32'd3;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end320_330) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be = {30'd0,main_if_end320_624};
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then327_332) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be = 32'd1;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then373_380) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be = 32'd1;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else379_381) & (fsm_stall == 1'd0)) & (main_if_else379_cmp380 == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be = 32'd3;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb390_383) & (fsm_stall == 1'd0)) & (main_sw_bb390_cmp391 == 1'd1))) begin
		main_NodeBlock9_backedge_state_0_be = 32'd5;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end393_420) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_state_0_be = 32'd4;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_for_end186_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb197_100) & (fsm_stall == 1'd0)) & (main_sw_bb197_cmp198 == 1'd1))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_103) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb208_104) & (fsm_stall == 1'd0)) & (main_sw_bb208_cmp209 == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end320_330) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then327_332) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then373_380) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else379_381) & (fsm_stall == 1'd0)) & (main_if_else379_cmp380 == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb390_383) & (fsm_stall == 1'd0)) & (main_sw_bb390_cmp391 == 1'd1))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end393_420) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be = main_NodeBlock9_i_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be = main_NodeBlock9_i_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_for_end186_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be = 32'd0;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb197_100) & (fsm_stall == 1'd0)) & (main_sw_bb197_cmp198 == 1'd1))) begin
		main_NodeBlock9_backedge_i_0_be = 32'd0;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_103) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be = main_NodeBlock9_i_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb208_104) & (fsm_stall == 1'd0)) & (main_sw_bb208_cmp209 == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be = main_NodeBlock9_i_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end320_330) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be = main_NodeBlock9_i_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then327_332) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be = main_if_then327_inc328;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then373_380) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be = main_if_then373_inc378_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else379_381) & (fsm_stall == 1'd0)) & (main_if_else379_cmp380 == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be = main_NodeBlock9_i_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb390_383) & (fsm_stall == 1'd0)) & (main_sw_bb390_cmp391 == 1'd1))) begin
		main_NodeBlock9_backedge_i_0_be = 32'd83;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end393_420) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_i_0_be = main_if_end393_inc419_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_for_end186_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb197_100) & (fsm_stall == 1'd0)) & (main_sw_bb197_cmp198 == 1'd1))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_103) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb208_104) & (fsm_stall == 1'd0)) & (main_sw_bb208_cmp209 == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end320_330) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then327_332) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then373_380) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else379_381) & (fsm_stall == 1'd0)) & (main_if_else379_cmp380 == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb390_383) & (fsm_stall == 1'd0)) & (main_sw_bb390_cmp391 == 1'd1))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end393_420) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be = main_NodeBlock9_j_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be = main_NodeBlock9_j_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_for_end186_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be = 32'd0;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb197_100) & (fsm_stall == 1'd0)) & (main_sw_bb197_cmp198 == 1'd1))) begin
		main_NodeBlock9_backedge_j_0_be = main_NodeBlock9_j_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_103) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be = main_NodeBlock9_j_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb208_104) & (fsm_stall == 1'd0)) & (main_sw_bb208_cmp209 == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be = 32'd0;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end320_330) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be = main_if_end320_inc299_1;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then327_332) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be = 32'd0;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then373_380) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be = 32'd0;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else379_381) & (fsm_stall == 1'd0)) & (main_if_else379_cmp380 == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be = main_if_else379_inc361;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb390_383) & (fsm_stall == 1'd0)) & (main_sw_bb390_cmp391 == 1'd1))) begin
		main_NodeBlock9_backedge_j_0_be = main_NodeBlock9_j_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end393_420) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_j_0_be = main_NodeBlock9_j_0_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_for_end186_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb197_100) & (fsm_stall == 1'd0)) & (main_sw_bb197_cmp198 == 1'd1))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_103) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb208_104) & (fsm_stall == 1'd0)) & (main_sw_bb208_cmp209 == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end320_330) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then327_332) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then373_380) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else379_381) & (fsm_stall == 1'd0)) & (main_if_else379_cmp380 == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb390_383) & (fsm_stall == 1'd0)) & (main_sw_bb390_cmp391 == 1'd1))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end393_420) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be = main_NodeBlock9_a_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be = main_NodeBlock9_a_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_for_end186_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be = main_for_end186_10_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb197_100) & (fsm_stall == 1'd0)) & (main_sw_bb197_cmp198 == 1'd1))) begin
		main_NodeBlock9_backedge_a_0_be = main_NodeBlock9_a_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_103) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be = main_if_end_11_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb208_104) & (fsm_stall == 1'd0)) & (main_sw_bb208_cmp209 == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be = main_NodeBlock9_a_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end320_330) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be = main_NodeBlock9_a_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then327_332) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be = main_NodeBlock9_a_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then373_380) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be = main_NodeBlock9_a_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else379_381) & (fsm_stall == 1'd0)) & (main_if_else379_cmp380 == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be = main_NodeBlock9_a_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb390_383) & (fsm_stall == 1'd0)) & (main_sw_bb390_cmp391 == 1'd1))) begin
		main_NodeBlock9_backedge_a_0_be = main_NodeBlock9_a_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end393_420) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_a_0_be = main_if_end393_39_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_for_end186_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb197_100) & (fsm_stall == 1'd0)) & (main_sw_bb197_cmp198 == 1'd1))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_103) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb208_104) & (fsm_stall == 1'd0)) & (main_sw_bb208_cmp209 == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end320_330) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then327_332) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then373_380) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else379_381) & (fsm_stall == 1'd0)) & (main_if_else379_cmp380 == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb390_383) & (fsm_stall == 1'd0)) & (main_sw_bb390_cmp391 == 1'd1))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end393_420) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_for_end186_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb197_100) & (fsm_stall == 1'd0)) & (main_sw_bb197_cmp198 == 1'd1))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_103) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be = main_if_end_12_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb208_104) & (fsm_stall == 1'd0)) & (main_sw_bb208_cmp209 == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end320_330) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then327_332) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then373_380) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else379_381) & (fsm_stall == 1'd0)) & (main_if_else379_cmp380 == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb390_383) & (fsm_stall == 1'd0)) & (main_sw_bb390_cmp391 == 1'd1))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end393_420) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_b_0_be = main_if_end393_40_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_for_end186_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb197_100) & (fsm_stall == 1'd0)) & (main_sw_bb197_cmp198 == 1'd1))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_103) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb208_104) & (fsm_stall == 1'd0)) & (main_sw_bb208_cmp209 == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end320_330) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then327_332) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then373_380) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else379_381) & (fsm_stall == 1'd0)) & (main_if_else379_cmp380 == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb390_383) & (fsm_stall == 1'd0)) & (main_sw_bb390_cmp391 == 1'd1))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end393_420) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_for_end186_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb197_100) & (fsm_stall == 1'd0)) & (main_sw_bb197_cmp198 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_103) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_if_end_13;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb208_104) & (fsm_stall == 1'd0)) & (main_sw_bb208_cmp209 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end320_330) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_if_end320_pos_a_X_1_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then327_332) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then373_380) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else379_381) & (fsm_stall == 1'd0)) & (main_if_else379_cmp380 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb390_383) & (fsm_stall == 1'd0)) & (main_sw_bb390_cmp391 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end393_420) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_for_end186_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb197_100) & (fsm_stall == 1'd0)) & (main_sw_bb197_cmp198 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_103) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb208_104) & (fsm_stall == 1'd0)) & (main_sw_bb208_cmp209 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end320_330) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then327_332) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then373_380) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else379_381) & (fsm_stall == 1'd0)) & (main_if_else379_cmp380 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb390_383) & (fsm_stall == 1'd0)) & (main_sw_bb390_cmp391 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end393_420) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_for_end186_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb197_100) & (fsm_stall == 1'd0)) & (main_sw_bb197_cmp198 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_103) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_if_end_14;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb208_104) & (fsm_stall == 1'd0)) & (main_sw_bb208_cmp209 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end320_330) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_if_end320_pos_a_Y_1_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then327_332) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then373_380) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else379_381) & (fsm_stall == 1'd0)) & (main_if_else379_cmp380 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb390_383) & (fsm_stall == 1'd0)) & (main_sw_bb390_cmp391 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end393_420) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_for_end186_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb197_100) & (fsm_stall == 1'd0)) & (main_sw_bb197_cmp198 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_103) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb208_104) & (fsm_stall == 1'd0)) & (main_sw_bb208_cmp209 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end320_330) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then327_332) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then373_380) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else379_381) & (fsm_stall == 1'd0)) & (main_if_else379_cmp380 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb390_383) & (fsm_stall == 1'd0)) & (main_sw_bb390_cmp391 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end393_420) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_NodeBlock9_pos_b_X_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_NodeBlock9_pos_b_X_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_for_end186_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_NodeBlock9_pos_b_X_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb197_100) & (fsm_stall == 1'd0)) & (main_sw_bb197_cmp198 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_NodeBlock9_pos_b_X_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_103) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_if_end_15;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb208_104) & (fsm_stall == 1'd0)) & (main_sw_bb208_cmp209 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_NodeBlock9_pos_b_X_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end320_330) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_NodeBlock9_pos_b_X_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then327_332) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_NodeBlock9_pos_b_X_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then373_380) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_if_end360_xi_1_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else379_381) & (fsm_stall == 1'd0)) & (main_if_else379_cmp380 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = -32'd1;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb390_383) & (fsm_stall == 1'd0)) & (main_sw_bb390_cmp391 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_NodeBlock9_pos_b_X_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end393_420) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_NodeBlock9_pos_b_X_0_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_for_end186_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb197_100) & (fsm_stall == 1'd0)) & (main_sw_bb197_cmp198 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_103) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb208_104) & (fsm_stall == 1'd0)) & (main_sw_bb208_cmp209 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end320_330) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then327_332) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then373_380) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else379_381) & (fsm_stall == 1'd0)) & (main_if_else379_cmp380 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb390_383) & (fsm_stall == 1'd0)) & (main_sw_bb390_cmp391 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end393_420) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_for_end186_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb197_100) & (fsm_stall == 1'd0)) & (main_sw_bb197_cmp198 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_103) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_if_end_16;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb208_104) & (fsm_stall == 1'd0)) & (main_sw_bb208_cmp209 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end320_330) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then327_332) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then373_380) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_if_end360_xj_1_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else379_381) & (fsm_stall == 1'd0)) & (main_if_else379_cmp380 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb390_383) & (fsm_stall == 1'd0)) & (main_sw_bb390_cmp391 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end393_420) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_for_end186_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb197_100) & (fsm_stall == 1'd0)) & (main_sw_bb197_cmp198 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_103) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb208_104) & (fsm_stall == 1'd0)) & (main_sw_bb208_cmp209 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end320_330) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then327_332) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then373_380) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else379_381) & (fsm_stall == 1'd0)) & (main_if_else379_cmp380 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb390_383) & (fsm_stall == 1'd0)) & (main_sw_bb390_cmp391 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end393_420) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_for_end186_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb197_100) & (fsm_stall == 1'd0)) & (main_sw_bb197_cmp198 == 1'd1))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_103) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb208_104) & (fsm_stall == 1'd0)) & (main_sw_bb208_cmp209 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end320_330) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then327_332) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then373_380) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else379_381) & (fsm_stall == 1'd0)) & (main_if_else379_cmp380 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb390_383) & (fsm_stall == 1'd0)) & (main_sw_bb390_cmp391 == 1'd1))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end393_420) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_if_end393_newCurOp_add410_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_for_end186_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb197_100) & (fsm_stall == 1'd0)) & (main_sw_bb197_cmp198 == 1'd1))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_103) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb208_104) & (fsm_stall == 1'd0)) & (main_sw_bb208_cmp209 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end320_330) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then327_332) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then373_380) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else379_381) & (fsm_stall == 1'd0)) & (main_if_else379_cmp380 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb390_383) & (fsm_stall == 1'd0)) & (main_sw_bb390_cmp391 == 1'd1))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end393_420) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_for_end186_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb197_100) & (fsm_stall == 1'd0)) & (main_sw_bb197_cmp198 == 1'd1))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_103) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb208_104) & (fsm_stall == 1'd0)) & (main_sw_bb208_cmp209 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end320_330) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then327_332) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then373_380) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else379_381) & (fsm_stall == 1'd0)) & (main_if_else379_cmp380 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb390_383) & (fsm_stall == 1'd0)) & (main_sw_bb390_cmp391 == 1'd1))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end393_420) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_if_end393_newCurOp_add418;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_for_end186_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb197_100) & (fsm_stall == 1'd0)) & (main_sw_bb197_cmp198 == 1'd1))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_103) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb208_104) & (fsm_stall == 1'd0)) & (main_sw_bb208_cmp209 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end320_330) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then327_332) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then373_380) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else379_381) & (fsm_stall == 1'd0)) & (main_if_else379_cmp380 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb390_383) & (fsm_stall == 1'd0)) & (main_sw_bb390_cmp391 == 1'd1))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end393_420) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be = main_NodeBlock9_seed_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be = main_NodeBlock9_seed_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_for_end186_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be = main_for_end186_add192_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb197_100) & (fsm_stall == 1'd0)) & (main_sw_bb197_cmp198 == 1'd1))) begin
		main_NodeBlock9_backedge_seed_0_be = main_NodeBlock9_seed_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_103) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be = main_NodeBlock9_seed_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb208_104) & (fsm_stall == 1'd0)) & (main_sw_bb208_cmp209 == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be = main_NodeBlock9_seed_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end320_330) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be = main_if_end298_seed_1_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then327_332) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be = main_NodeBlock9_seed_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then373_380) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be = main_if_end329_add332_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else379_381) & (fsm_stall == 1'd0)) & (main_if_else379_cmp380 == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be = main_if_end329_add332_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb390_383) & (fsm_stall == 1'd0)) & (main_sw_bb390_cmp391 == 1'd1))) begin
		main_NodeBlock9_backedge_seed_0_be = main_NodeBlock9_seed_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end393_420) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_seed_0_be = main_NodeBlock9_seed_0_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_5) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be_reg <= main_NodeBlock9_backedge_seed_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_10) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be_reg <= main_NodeBlock9_backedge_seed_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_for_end186_99) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be_reg <= main_NodeBlock9_backedge_seed_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb197_100) & (fsm_stall == 1'd0)) & (main_sw_bb197_cmp198 == 1'd1))) begin
		main_NodeBlock9_backedge_seed_0_be_reg <= main_NodeBlock9_backedge_seed_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_103) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be_reg <= main_NodeBlock9_backedge_seed_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb208_104) & (fsm_stall == 1'd0)) & (main_sw_bb208_cmp209 == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be_reg <= main_NodeBlock9_backedge_seed_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end320_330) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be_reg <= main_NodeBlock9_backedge_seed_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then327_332) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be_reg <= main_NodeBlock9_backedge_seed_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then373_380) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be_reg <= main_NodeBlock9_backedge_seed_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else379_381) & (fsm_stall == 1'd0)) & (main_if_else379_cmp380 == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be_reg <= main_NodeBlock9_backedge_seed_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb390_383) & (fsm_stall == 1'd0)) & (main_sw_bb390_cmp391 == 1'd1))) begin
		main_NodeBlock9_backedge_seed_0_be_reg <= main_NodeBlock9_backedge_seed_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end393_420) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_seed_0_be_reg <= main_NodeBlock9_backedge_seed_0_be;
	end
end
always @(*) begin
		main_NodeBlock1_Pivot2 = ($signed(main_NodeBlock9_state_0_reg) < $signed({29'd0,main_NodeBlock1_Pivot2_op1_temp}));
end
always @(*) begin
		main_NodeBlock_Pivot = ($signed(main_NodeBlock9_state_0_reg) < $signed({28'd0,main_NodeBlock_Pivot_op1_temp}));
end
always @(*) begin
		main_LeafBlock_SwitchLeaf = (main_NodeBlock9_state_0_reg == 32'd0);
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_sw_bb_53) & (fsm_stall == 1'd0))) begin
		main_for_cond171_preheader_i_1635 = 32'd0;
	end
	else /* if ((((cur_state == LEGUP_F_main_BB_for_cond171_preheader_60) & (fsm_stall == 1'd0)) & (main_for_cond171_preheader_exitcond5_reg == 1'd0))) */ begin
		main_for_cond171_preheader_i_1635 = main_for_cond171_preheader_8_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_sw_bb_53) & (fsm_stall == 1'd0))) begin
		main_for_cond171_preheader_i_1635_reg <= main_for_cond171_preheader_i_1635;
	end
	if ((((cur_state == LEGUP_F_main_BB_for_cond171_preheader_60) & (fsm_stall == 1'd0)) & (main_for_cond171_preheader_exitcond5_reg == 1'd0))) begin
		main_for_cond171_preheader_i_1635_reg <= main_for_cond171_preheader_i_1635;
	end
end
always @(*) begin
		main_for_cond171_preheader_bit_select9 = main_for_cond171_preheader_i_1635_reg[28:0];
end
always @(*) begin
		main_for_cond171_preheader_bit_concat10 = {main_for_cond171_preheader_bit_select9[28:0], main_for_cond171_preheader_bit_concat10_bit_select_operand_2[2:0]};
end
always @(*) begin
		main_for_cond171_preheader_sr_add = (main_for_cond171_preheader_i_1635_reg + main_for_cond171_preheader_bit_concat10);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_54)) begin
		main_for_cond171_preheader_sr_add_reg <= main_for_cond171_preheader_sr_add;
	end
end
always @(*) begin
		main_for_cond171_preheader_arrayidx175 = (1'd0 + (4 * main_for_cond171_preheader_sr_add_reg));
end
always @(*) begin
		main_for_cond171_preheader_0 = (main_for_cond171_preheader_sr_add + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_54)) begin
		main_for_cond171_preheader_0_reg <= main_for_cond171_preheader_0;
	end
end
always @(*) begin
		main_for_cond171_preheader_arrayidx175_1 = (1'd0 + (4 * main_for_cond171_preheader_0_reg));
end
always @(*) begin
		main_for_cond171_preheader_1 = (main_for_cond171_preheader_sr_add + 32'd2);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_54)) begin
		main_for_cond171_preheader_1_reg <= main_for_cond171_preheader_1;
	end
end
always @(*) begin
		main_for_cond171_preheader_arrayidx175_2 = (1'd0 + (4 * main_for_cond171_preheader_1_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_55)) begin
		main_for_cond171_preheader_arrayidx175_2_reg <= main_for_cond171_preheader_arrayidx175_2;
	end
end
always @(*) begin
		main_for_cond171_preheader_2 = (main_for_cond171_preheader_sr_add + 32'd3);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_54)) begin
		main_for_cond171_preheader_2_reg <= main_for_cond171_preheader_2;
	end
end
always @(*) begin
		main_for_cond171_preheader_arrayidx175_3 = (1'd0 + (4 * main_for_cond171_preheader_2_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_55)) begin
		main_for_cond171_preheader_arrayidx175_3_reg <= main_for_cond171_preheader_arrayidx175_3;
	end
end
always @(*) begin
		main_for_cond171_preheader_3 = (main_for_cond171_preheader_sr_add + 32'd4);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_54)) begin
		main_for_cond171_preheader_3_reg <= main_for_cond171_preheader_3;
	end
end
always @(*) begin
		main_for_cond171_preheader_arrayidx175_4 = (1'd0 + (4 * main_for_cond171_preheader_3_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_55)) begin
		main_for_cond171_preheader_arrayidx175_4_reg <= main_for_cond171_preheader_arrayidx175_4;
	end
end
always @(*) begin
		main_for_cond171_preheader_4 = (main_for_cond171_preheader_sr_add + 32'd5);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_54)) begin
		main_for_cond171_preheader_4_reg <= main_for_cond171_preheader_4;
	end
end
always @(*) begin
		main_for_cond171_preheader_arrayidx175_5 = (1'd0 + (4 * main_for_cond171_preheader_4_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_55)) begin
		main_for_cond171_preheader_arrayidx175_5_reg <= main_for_cond171_preheader_arrayidx175_5;
	end
end
always @(*) begin
		main_for_cond171_preheader_5 = (main_for_cond171_preheader_sr_add + 32'd6);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_54)) begin
		main_for_cond171_preheader_5_reg <= main_for_cond171_preheader_5;
	end
end
always @(*) begin
		main_for_cond171_preheader_arrayidx175_6 = (1'd0 + (4 * main_for_cond171_preheader_5_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_55)) begin
		main_for_cond171_preheader_arrayidx175_6_reg <= main_for_cond171_preheader_arrayidx175_6;
	end
end
always @(*) begin
		main_for_cond171_preheader_6 = (main_for_cond171_preheader_sr_add + 32'd7);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_54)) begin
		main_for_cond171_preheader_6_reg <= main_for_cond171_preheader_6;
	end
end
always @(*) begin
		main_for_cond171_preheader_arrayidx175_7 = (1'd0 + (4 * main_for_cond171_preheader_6_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_55)) begin
		main_for_cond171_preheader_arrayidx175_7_reg <= main_for_cond171_preheader_arrayidx175_7;
	end
end
always @(*) begin
		main_for_cond171_preheader_7 = (main_for_cond171_preheader_sr_add + 32'd8);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_54)) begin
		main_for_cond171_preheader_7_reg <= main_for_cond171_preheader_7;
	end
end
always @(*) begin
		main_for_cond171_preheader_arrayidx175_8 = (1'd0 + (4 * main_for_cond171_preheader_7_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_55)) begin
		main_for_cond171_preheader_arrayidx175_8_reg <= main_for_cond171_preheader_arrayidx175_8;
	end
end
always @(*) begin
		main_for_cond171_preheader_8 = (main_for_cond171_preheader_i_1635_reg + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_54)) begin
		main_for_cond171_preheader_8_reg <= main_for_cond171_preheader_8;
	end
end
always @(*) begin
		main_for_cond171_preheader_exitcond5 = (main_for_cond171_preheader_8 == 32'd9);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_54)) begin
		main_for_cond171_preheader_exitcond5_reg <= main_for_cond171_preheader_exitcond5;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_for_body181_preheader_61) & (fsm_stall == 1'd0))) begin
		main_for_body181_i_2636 = 32'd0;
	end
	else /* if ((((cur_state == LEGUP_F_main_BB_for_body181_63) & (fsm_stall == 1'd0)) & (main_for_body181_exitcond6_reg == 1'd0))) */ begin
		main_for_body181_i_2636 = main_for_body181_9_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_for_body181_preheader_61) & (fsm_stall == 1'd0))) begin
		main_for_body181_i_2636_reg <= main_for_body181_i_2636;
	end
	if ((((cur_state == LEGUP_F_main_BB_for_body181_63) & (fsm_stall == 1'd0)) & (main_for_body181_exitcond6_reg == 1'd0))) begin
		main_for_body181_i_2636_reg <= main_for_body181_i_2636;
	end
end
always @(*) begin
		main_for_body181_arrayidx182 = (1'd0 + (4 * main_for_body181_i_2636_reg));
end
always @(*) begin
		main_for_body181_arrayidx183 = (1'd0 + (4 * main_for_body181_i_2636_reg));
end
always @(*) begin
		main_for_body181_9 = (main_for_body181_i_2636_reg + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body181_62)) begin
		main_for_body181_9_reg <= main_for_body181_9;
	end
end
always @(*) begin
		main_for_body181_exitcond6 = (main_for_body181_9 == 32'd68);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body181_62)) begin
		main_for_body181_exitcond6_reg <= main_for_body181_exitcond6;
	end
end
always @(*) begin
		main_for_end186_10 = main_entry_vla617_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_end186_65)) begin
		main_for_end186_10_reg <= main_for_end186_10;
	end
end
always @(*) begin
		main_for_end186_sub_i = (main_NodeBlock9_seed_0_reg + $signed(-32'd1));
end
always @(*) begin
		main_for_end186_xor2_i = (main_for_end186_sub_i ^ 32'd1);
end
always @(*) begin
	main_for_end186_rem = main_signed_modulus_32_0;
end
always @(*) begin
		main_for_end186_bit_select7 = main_for_end186_rem_width_extended[28:0];
end
always @(*) begin
		main_for_end186_arrayidx188 = (1'd0 + (4 * main_for_end186_10));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_end186_65)) begin
		main_for_end186_arrayidx188_reg <= main_for_end186_arrayidx188;
	end
end
always @(*) begin
		main_for_end186_xor2_i16 = (main_NodeBlock9_seed_0_reg ^ 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_end186_64)) begin
		main_for_end186_xor2_i16_reg <= main_for_end186_xor2_i16;
	end
end
always @(*) begin
	main_for_end186_rem190 = main_signed_modulus_32_0;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_end186_97)) begin
		main_for_end186_rem190_reg <= main_for_end186_rem190;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else242_240)) begin
		main_for_end186_rem190_reg <= main_if_else242_rem246;
	end
end
always @(*) begin
		main_for_end186_arrayidx191 = (1'd0 + (4 * main_for_end186_10));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_end186_65)) begin
		main_for_end186_arrayidx191_reg <= main_for_end186_arrayidx191;
	end
end
always @(*) begin
		main_for_end186_add192 = (main_NodeBlock9_seed_0_reg + 32'd2);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_end186_64)) begin
		main_for_end186_add192_reg <= main_for_end186_add192;
	end
end
always @(*) begin
		main_for_end186_bit_concat8 = {main_for_end186_bit_select7[28:0], main_for_end186_bit_concat8_bit_select_operand_2[2:0]};
end
always @(*) begin
		main_for_end186_sr_add8 = ($signed({{27{main_for_end186_rem[4]}},main_for_end186_rem}) + main_for_end186_bit_concat8);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_end186_96)) begin
		main_for_end186_sr_add8_reg <= main_for_end186_sr_add8;
	end
end
always @(*) begin
		main_for_end186_arrayidx195_sum = (main_for_end186_sr_add8_reg + $signed({{27{main_for_end186_rem190[4]}},main_for_end186_rem190}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_end186_97)) begin
		main_for_end186_arrayidx195_sum_reg <= main_for_end186_arrayidx195_sum;
	end
end
always @(*) begin
		main_for_end186_arrayidx196 = (1'd0 + (4 * main_for_end186_arrayidx195_sum_reg));
end
always @(*) begin
		main_sw_bb197_cmp198 = (main_NodeBlock9_i_0_reg == 32'd83);
end
always @(*) begin
		main_if_end_arrayidx199 = (1'd0 + (4 * main_NodeBlock9_i_0_reg));
end
always @(*) begin
		main_if_end_11 = main_entry_vla617_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end_102)) begin
		main_if_end_11_reg <= main_if_end_11;
	end
end
always @(*) begin
		main_if_end_arrayidx200 = (1'd0 + (4 * main_NodeBlock9_i_0_reg));
end
always @(*) begin
		main_if_end_12 = main_entry_vla1618_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end_102)) begin
		main_if_end_12_reg <= main_if_end_12;
	end
end
always @(*) begin
		main_if_end_arrayidx201 = (1'd0 + (4 * main_if_end_11));
end
always @(*) begin
		main_if_end_13 = main_entry_vla2619_out_a;
end
always @(*) begin
		main_if_end_arrayidx202 = (1'd0 + (4 * main_if_end_11));
end
always @(*) begin
		main_if_end_14 = main_entry_vla3620_out_a;
end
always @(*) begin
		main_if_end_arrayidx203 = (1'd0 + (4 * main_if_end_12));
end
always @(*) begin
		main_if_end_15 = main_entry_vla2619_out_b;
end
always @(*) begin
		main_if_end_arrayidx204 = (1'd0 + (4 * main_if_end_12));
end
always @(*) begin
		main_if_end_16 = main_entry_vla3620_out_b;
end
always @(*) begin
		main_if_end_cmp205 = (main_NodeBlock9_i_0_reg == 32'd0);
end
always @(*) begin
		main_if_end_1 = (main_if_end_cmp205 ? 32'd3 : 32'd2);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end_101)) begin
		main_if_end_1_reg <= main_if_end_1;
	end
end
always @(*) begin
		main_sw_bb208_cmp209 = (main_NodeBlock9_pos_a_X_0_reg == $signed(-32'd1));
end
always @(*) begin
		main_if_end211_sub_i14 = (main_NodeBlock9_seed_0_reg + $signed(-32'd1));
end
always @(*) begin
		main_if_end211_xor2_i15 = (main_if_end211_sub_i14 ^ 32'd1);
end
always @(*) begin
	main_if_end211_rem213 = main_signed_modulus_32_0;
end
always @(*) begin
	main_if_end211_rem213_reg = main_if_end393_rem411_reg;
end
always @(*) begin
		main_if_end211_add214 = (main_NodeBlock9_seed_0_reg + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end211_105)) begin
		main_if_end211_add214_reg <= main_if_end211_add214;
	end
end
always @(*) begin
		main_if_end211_cmp215 = (main_NodeBlock9_pos_b_X_0_reg == $signed(-32'd1));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end211_105)) begin
		main_if_end211_cmp215_reg <= main_if_end211_cmp215;
	end
end
always @(*) begin
		main_if_end211_cmp217 = ($signed(main_if_end211_rem213) == 32'd0);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end211_137)) begin
		main_if_end211_cmp217_reg <= main_if_end211_cmp217;
	end
end
always @(*) begin
		main_if_then218_xor2_i13 = (main_NodeBlock9_seed_0_reg ^ 32'd1);
end
always @(*) begin
	main_if_then218_rem220 = main_signed_modulus_32_0;
end
always @(*) begin
		main_if_then218_arrayidx221 = (`TAG_g_main_opcX2_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then218_17 = memory_controller_1_out_a[31:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then218_141)) begin
		main_if_then218_17_reg <= main_if_then218_17;
	end
end
always @(*) begin
		main_if_then218_add222 = (main_if_then218_17_reg + $signed({{27{main_if_then218_rem220[4]}},main_if_then218_rem220}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then218_171)) begin
		main_if_then218_add222_reg <= main_if_then218_add222;
	end
end
always @(*) begin
		main_if_then218_xor2_i12 = (main_if_end211_add214_reg ^ 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then218_139)) begin
		main_if_then218_xor2_i12_reg <= main_if_then218_xor2_i12;
	end
end
always @(*) begin
	main_if_then218_rem225 = main_signed_modulus_32_0;
end
always @(*) begin
		main_if_then218_arrayidx226 = (`TAG_g_main_opcY0_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then218_18 = memory_controller_0_out_a[31:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then218_141)) begin
		main_if_then218_18_reg <= main_if_then218_18;
	end
end
always @(*) begin
		main_if_then218_add227 = (main_if_then218_18_reg + $signed({{27{main_if_then218_rem225[4]}},main_if_then218_rem225}));
end
always @(*) begin
		main_if_then218_add228 = (main_NodeBlock9_seed_0_reg + 32'd3);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then218_139)) begin
		main_if_then218_add228_reg <= main_if_then218_add228;
	end
end
always @(*) begin
		main_if_else229_cmp230 = ($signed(main_if_end211_rem213_reg) == 32'd1);
end
always @(*) begin
		main_if_then231_xor2_i10 = (main_NodeBlock9_seed_0_reg ^ 32'd1);
end
always @(*) begin
	main_if_then231_rem233 = main_signed_modulus_32_0;
end
always @(*) begin
		main_if_then231_arrayidx234 = (`TAG_g_main_opcX1_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then231_19 = memory_controller_1_out_a[31:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then231_176)) begin
		main_if_then231_19_reg <= main_if_then231_19;
	end
end
always @(*) begin
		main_if_then231_add235 = (main_if_then231_19_reg + $signed({{27{main_if_then231_rem233[4]}},main_if_then231_rem233}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then231_206)) begin
		main_if_then231_add235_reg <= main_if_then231_add235;
	end
end
always @(*) begin
		main_if_then231_xor2_i9 = (main_if_end211_add214_reg ^ 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then231_174)) begin
		main_if_then231_xor2_i9_reg <= main_if_then231_xor2_i9;
	end
end
always @(*) begin
	main_if_then231_rem238 = main_signed_modulus_32_0;
end
always @(*) begin
		main_if_then231_arrayidx239 = (`TAG_g_main_opcY1_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then231_20 = memory_controller_0_out_a[31:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then231_176)) begin
		main_if_then231_20_reg <= main_if_then231_20;
	end
end
always @(*) begin
		main_if_then231_add240 = (main_if_then231_20_reg + $signed({{27{main_if_then231_rem238[4]}},main_if_then231_rem238}));
end
always @(*) begin
		main_if_then231_add241 = (main_NodeBlock9_seed_0_reg + 32'd3);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then231_174)) begin
		main_if_then231_add241_reg <= main_if_then231_add241;
	end
end
always @(*) begin
		main_if_else242_cmp243 = ($signed(main_if_end211_rem213_reg) == 32'd2);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_else242_208)) begin
		main_if_else242_cmp243_reg <= main_if_else242_cmp243;
	end
end
always @(*) begin
		main_if_else242_xor2_i7 = (main_NodeBlock9_seed_0_reg ^ 32'd1);
end
always @(*) begin
	main_if_else242_rem246 = main_signed_modulus_32_0;
end
always @(*) begin
	main_if_else242_rem246_reg = main_for_end186_rem190_reg;
end
always @(*) begin
		main_if_then244_arrayidx247 = (`TAG_g_main_opcX2_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then244_21 = memory_controller_1_out_a[31:0];
end
always @(*) begin
		main_if_then244_add248 = (main_if_then244_21 + $signed({{27{main_if_else242_rem246_reg[4]}},main_if_else242_rem246_reg}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then244_243)) begin
		main_if_then244_add248_reg <= main_if_then244_add248;
	end
end
always @(*) begin
		main_if_then244_xor2_i6 = (main_if_end211_add214_reg ^ 32'd1);
end
always @(*) begin
	main_if_then244_rem251 = main_signed_modulus_32_0;
end
always @(*) begin
		main_if_then244_arrayidx252 = (`TAG_g_main_opcY2_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then244_22 = memory_controller_0_out_a[31:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then244_243)) begin
		main_if_then244_22_reg <= main_if_then244_22;
	end
end
always @(*) begin
		main_if_then244_add253 = (main_if_then244_22_reg + $signed({{27{main_if_then244_rem251[4]}},main_if_then244_rem251}));
end
always @(*) begin
		main_if_then244_add254 = (main_NodeBlock9_seed_0_reg + 32'd3);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then244_241)) begin
		main_if_then244_add254_reg <= main_if_then244_add254;
	end
end
always @(*) begin
		main_if_else255_arrayidx258 = (`TAG_g_main_opcX3_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_else255_23 = memory_controller_1_out_a[31:0];
end
always @(*) begin
		main_if_else255_add259 = (main_if_else255_23 + $signed({{27{main_if_else242_rem246_reg[4]}},main_if_else242_rem246_reg}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_else255_276)) begin
		main_if_else255_add259_reg <= main_if_else255_add259;
	end
end
always @(*) begin
		main_if_else255_xor2_i4 = (main_if_end211_add214_reg ^ 32'd1);
end
always @(*) begin
	main_if_else255_rem262 = main_signed_modulus_32_0;
end
always @(*) begin
		main_if_else255_arrayidx263 = (`TAG_g_main_opcY3_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_else255_24 = memory_controller_0_out_a[31:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_else255_276)) begin
		main_if_else255_24_reg <= main_if_else255_24;
	end
end
always @(*) begin
		main_if_else255_add264 = (main_if_else255_24_reg + $signed({{27{main_if_else255_rem262[4]}},main_if_else255_rem262}));
end
always @(*) begin
		main_if_else255_add265 = (main_NodeBlock9_seed_0_reg + 32'd3);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_else255_274)) begin
		main_if_else255_add265_reg <= main_if_else255_add265;
	end
end
always @(*) begin
		main_if_then271_arrayidx272 = (`TAG_g_main_opcX2_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then271_25 = memory_controller_1_out_a[31:0];
end
always @(*) begin
		main_if_then271_add273 = (main_if_then271_25 + main_NodeBlock9_pos_b_X_0_reg);
end
always @(*) begin
		main_if_then271_arrayidx274 = (`TAG_g_main_opcY0_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then271_26 = memory_controller_0_out_a[31:0];
end
always @(*) begin
		main_if_then271_add275 = (main_if_then271_26 + main_NodeBlock9_pos_b_Y_0_reg);
end
always @(*) begin
		main_NodeBlock16_Pivot17 = ($signed($signed({{28{main_if_end211_rem213_reg[3]}},main_if_end211_rem213_reg})) < $signed({28'd0,main_NodeBlock16_Pivot17_op1_temp}));
end
always @(*) begin
		main_LeafBlock14_SwitchLeaf15 = ($signed(main_if_end211_rem213_reg) == 32'd2);
end
always @(*) begin
		main_LeafBlock12_SwitchLeaf13 = ($signed(main_if_end211_rem213_reg) == 32'd1);
end
always @(*) begin
		main_if_then278_arrayidx279 = (`TAG_g_main_opcX1_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then278_27 = memory_controller_1_out_a[31:0];
end
always @(*) begin
		main_if_then278_add280 = (main_if_then278_27 + main_NodeBlock9_pos_b_X_0_reg);
end
always @(*) begin
		main_if_then278_arrayidx281 = (`TAG_g_main_opcY1_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then278_28 = memory_controller_0_out_a[31:0];
end
always @(*) begin
		main_if_then278_add282 = (main_if_then278_28 + main_NodeBlock9_pos_b_Y_0_reg);
end
always @(*) begin
		main_if_then285_arrayidx286 = (`TAG_g_main_opcX2_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then285_29 = memory_controller_1_out_a[31:0];
end
always @(*) begin
		main_if_then285_add287 = (main_if_then285_29 + main_NodeBlock9_pos_b_X_0_reg);
end
always @(*) begin
		main_if_then285_arrayidx288 = (`TAG_g_main_opcY2_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then285_30 = memory_controller_0_out_a[31:0];
end
always @(*) begin
		main_if_then285_add289 = (main_if_then285_30 + main_NodeBlock9_pos_b_Y_0_reg);
end
always @(*) begin
		main_if_else290_arrayidx291 = (`TAG_g_main_opcX3_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_else290_31 = memory_controller_1_out_a[31:0];
end
always @(*) begin
		main_if_else290_add292 = (main_if_else290_31 + main_NodeBlock9_pos_b_X_0_reg);
end
always @(*) begin
		main_if_else290_arrayidx293 = (`TAG_g_main_opcY3_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_else290_32 = memory_controller_0_out_a[31:0];
end
always @(*) begin
		main_if_else290_add294 = (main_if_else290_32 + main_NodeBlock9_pos_b_Y_0_reg);
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_then218_172) & (fsm_stall == 1'd0))) begin
		main_if_end298_xi_0 = main_if_then218_add222_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then231_207) & (fsm_stall == 1'd0))) begin
		main_if_end298_xi_0 = main_if_then231_add235_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then244_273) & (fsm_stall == 1'd0))) begin
		main_if_end298_xi_0 = main_if_then244_add248_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_else255_306) & (fsm_stall == 1'd0))) begin
		main_if_end298_xi_0 = main_if_else255_add259_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then271_310) & (fsm_stall == 1'd0))) begin
		main_if_end298_xi_0 = main_if_then271_add273;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then278_316) & (fsm_stall == 1'd0))) begin
		main_if_end298_xi_0 = main_if_then278_add280;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then285_319) & (fsm_stall == 1'd0))) begin
		main_if_end298_xi_0 = main_if_then285_add287;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_else290_322) & (fsm_stall == 1'd0))) */ begin
		main_if_end298_xi_0 = main_if_else290_add292;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_then218_172) & (fsm_stall == 1'd0))) begin
		main_if_end298_xi_0_reg <= main_if_end298_xi_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then231_207) & (fsm_stall == 1'd0))) begin
		main_if_end298_xi_0_reg <= main_if_end298_xi_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then244_273) & (fsm_stall == 1'd0))) begin
		main_if_end298_xi_0_reg <= main_if_end298_xi_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_else255_306) & (fsm_stall == 1'd0))) begin
		main_if_end298_xi_0_reg <= main_if_end298_xi_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then271_310) & (fsm_stall == 1'd0))) begin
		main_if_end298_xi_0_reg <= main_if_end298_xi_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then278_316) & (fsm_stall == 1'd0))) begin
		main_if_end298_xi_0_reg <= main_if_end298_xi_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then285_319) & (fsm_stall == 1'd0))) begin
		main_if_end298_xi_0_reg <= main_if_end298_xi_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_else290_322) & (fsm_stall == 1'd0))) begin
		main_if_end298_xi_0_reg <= main_if_end298_xi_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_then218_172) & (fsm_stall == 1'd0))) begin
		main_if_end298_xj_0 = main_if_then218_add227;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then231_207) & (fsm_stall == 1'd0))) begin
		main_if_end298_xj_0 = main_if_then231_add240;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then244_273) & (fsm_stall == 1'd0))) begin
		main_if_end298_xj_0 = main_if_then244_add253;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_else255_306) & (fsm_stall == 1'd0))) begin
		main_if_end298_xj_0 = main_if_else255_add264;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then271_310) & (fsm_stall == 1'd0))) begin
		main_if_end298_xj_0 = main_if_then271_add275;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then278_316) & (fsm_stall == 1'd0))) begin
		main_if_end298_xj_0 = main_if_then278_add282;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then285_319) & (fsm_stall == 1'd0))) begin
		main_if_end298_xj_0 = main_if_then285_add289;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_else290_322) & (fsm_stall == 1'd0))) */ begin
		main_if_end298_xj_0 = main_if_else290_add294;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_then218_172) & (fsm_stall == 1'd0))) begin
		main_if_end298_xj_0_reg <= main_if_end298_xj_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then231_207) & (fsm_stall == 1'd0))) begin
		main_if_end298_xj_0_reg <= main_if_end298_xj_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then244_273) & (fsm_stall == 1'd0))) begin
		main_if_end298_xj_0_reg <= main_if_end298_xj_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_else255_306) & (fsm_stall == 1'd0))) begin
		main_if_end298_xj_0_reg <= main_if_end298_xj_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then271_310) & (fsm_stall == 1'd0))) begin
		main_if_end298_xj_0_reg <= main_if_end298_xj_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then278_316) & (fsm_stall == 1'd0))) begin
		main_if_end298_xj_0_reg <= main_if_end298_xj_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then285_319) & (fsm_stall == 1'd0))) begin
		main_if_end298_xj_0_reg <= main_if_end298_xj_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_else290_322) & (fsm_stall == 1'd0))) begin
		main_if_end298_xj_0_reg <= main_if_end298_xj_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_then218_172) & (fsm_stall == 1'd0))) begin
		main_if_end298_seed_1 = main_if_then218_add228_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then231_207) & (fsm_stall == 1'd0))) begin
		main_if_end298_seed_1 = main_if_then231_add241_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then244_273) & (fsm_stall == 1'd0))) begin
		main_if_end298_seed_1 = main_if_then244_add254_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_else255_306) & (fsm_stall == 1'd0))) begin
		main_if_end298_seed_1 = main_if_else255_add265_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then271_310) & (fsm_stall == 1'd0))) begin
		main_if_end298_seed_1 = main_if_end211_add214_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then278_316) & (fsm_stall == 1'd0))) begin
		main_if_end298_seed_1 = main_if_end211_add214_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then285_319) & (fsm_stall == 1'd0))) begin
		main_if_end298_seed_1 = main_if_end211_add214_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_else290_322) & (fsm_stall == 1'd0))) */ begin
		main_if_end298_seed_1 = main_if_end211_add214_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_then218_172) & (fsm_stall == 1'd0))) begin
		main_if_end298_seed_1_reg <= main_if_end298_seed_1;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then231_207) & (fsm_stall == 1'd0))) begin
		main_if_end298_seed_1_reg <= main_if_end298_seed_1;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then244_273) & (fsm_stall == 1'd0))) begin
		main_if_end298_seed_1_reg <= main_if_end298_seed_1;
	end
	if (((cur_state == LEGUP_F_main_BB_if_else255_306) & (fsm_stall == 1'd0))) begin
		main_if_end298_seed_1_reg <= main_if_end298_seed_1;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then271_310) & (fsm_stall == 1'd0))) begin
		main_if_end298_seed_1_reg <= main_if_end298_seed_1;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then278_316) & (fsm_stall == 1'd0))) begin
		main_if_end298_seed_1_reg <= main_if_end298_seed_1;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then285_319) & (fsm_stall == 1'd0))) begin
		main_if_end298_seed_1_reg <= main_if_end298_seed_1;
	end
	if (((cur_state == LEGUP_F_main_BB_if_else290_322) & (fsm_stall == 1'd0))) begin
		main_if_end298_seed_1_reg <= main_if_end298_seed_1;
	end
end
always @(*) begin
		main_if_end298_bit_select5 = main_if_end298_xi_0_reg[28:0];
end
always @(*) begin
		main_if_end298_inc299 = (main_NodeBlock9_j_0_reg + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end298_323)) begin
		main_if_end298_inc299_reg <= main_if_end298_inc299;
	end
end
always @(*) begin
		main_if_end298_bit_concat6 = {main_if_end298_bit_select5[28:0], main_if_end298_bit_concat6_bit_select_operand_2[2:0]};
end
always @(*) begin
		main_if_end298_sr_add10 = (main_if_end298_xi_0_reg + main_if_end298_bit_concat6);
end
always @(*) begin
		main_if_end298_arrayidx300_sum = (main_if_end298_sr_add10 + main_if_end298_xj_0_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end298_323)) begin
		main_if_end298_arrayidx300_sum_reg <= main_if_end298_arrayidx300_sum;
	end
end
always @(*) begin
		main_if_end298_arrayidx301 = (1'd0 + (4 * main_if_end298_arrayidx300_sum_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end298_324)) begin
		main_if_end298_arrayidx301_reg <= main_if_end298_arrayidx301;
	end
end
always @(*) begin
		main_if_end298_33 = main_entry_vla4621_out_a;
end
always @(*) begin
		main_if_end298_cmp302 = (main_if_end298_33 == $signed(-32'd1));
end
always @(*) begin
		main_if_end298_34 = (main_if_end298_xi_0_reg < 32'd9);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end298_323)) begin
		main_if_end298_34_reg <= main_if_end298_34;
	end
end
always @(*) begin
		main_if_end298_or_cond = (main_if_end298_cmp302 & main_if_end298_34_reg);
end
always @(*) begin
		main_if_end298_35 = (main_if_end298_xj_0_reg < 32'd9);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end298_323)) begin
		main_if_end298_35_reg <= main_if_end298_35;
	end
end
always @(*) begin
		main_if_end298_or_cond623 = (main_if_end298_or_cond & main_if_end298_35_reg);
end
always @(*) begin
		main_if_then310_arrayidx313 = (1'd0 + (4 * main_NodeBlock9_a_0_reg));
end
always @(*) begin
		main_if_then310_arrayidx314 = (1'd0 + (4 * main_NodeBlock9_a_0_reg));
end
always @(*) begin
		main_if_else315_cmp316 = ($signed(main_NodeBlock9_j_0_reg) > $signed({24'd0,main_if_else315_cmp316_op1_temp}));
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_then310_327) & (fsm_stall == 1'd0))) begin
		main_if_end320_pos_a_X_1 = main_if_end298_xi_0_reg;
	end
	else /* if ((((cur_state == LEGUP_F_main_BB_if_else315_328) & (fsm_stall == 1'd0)) & (main_if_else315_cmp316 == 1'd0))) */ begin
		main_if_end320_pos_a_X_1 = -32'd1;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_then310_327) & (fsm_stall == 1'd0))) begin
		main_if_end320_pos_a_X_1_reg <= main_if_end320_pos_a_X_1;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else315_328) & (fsm_stall == 1'd0)) & (main_if_else315_cmp316 == 1'd0))) begin
		main_if_end320_pos_a_X_1_reg <= main_if_end320_pos_a_X_1;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_then310_327) & (fsm_stall == 1'd0))) begin
		main_if_end320_pos_a_Y_1 = main_if_end298_xj_0_reg;
	end
	else /* if ((((cur_state == LEGUP_F_main_BB_if_else315_328) & (fsm_stall == 1'd0)) & (main_if_else315_cmp316 == 1'd0))) */ begin
		main_if_end320_pos_a_Y_1 = main_NodeBlock9_pos_a_Y_0_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_then310_327) & (fsm_stall == 1'd0))) begin
		main_if_end320_pos_a_Y_1_reg <= main_if_end320_pos_a_Y_1;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else315_328) & (fsm_stall == 1'd0)) & (main_if_else315_cmp316 == 1'd0))) begin
		main_if_end320_pos_a_Y_1_reg <= main_if_end320_pos_a_Y_1;
	end
end
always @(*) begin
		main_if_end320_cmp321 = (main_if_end320_pos_a_X_1_reg == $signed(-32'd1));
end
always @(*) begin
		main_if_end320_624 = (main_if_end320_cmp321 ? 32'd2 : 32'd3);
end
always @(*) begin
		main_if_end320_inc299_1 = (main_if_end320_cmp321 ? main_if_end298_inc299_reg : 32'd0);
end
always @(*) begin
		main_sw_bb325_cmp326 = (main_NodeBlock9_pos_b_X_0_reg == $signed(-32'd1));
end
always @(*) begin
		main_if_then327_inc328 = (main_NodeBlock9_i_0_reg + 32'd1);
end
always @(*) begin
		main_if_end329_sub_i1 = (main_NodeBlock9_seed_0_reg + $signed(-32'd1));
end
always @(*) begin
		main_if_end329_xor2_i2 = (main_if_end329_sub_i1 ^ 32'd1);
end
always @(*) begin
	main_if_end329_rem331 = main_signed_modulus_32_0;
end
always @(*) begin
	main_if_end329_rem331_reg = main_if_end393_rem411_reg;
end
always @(*) begin
		main_if_end329_add332 = (main_NodeBlock9_seed_0_reg + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end329_333)) begin
		main_if_end329_add332_reg <= main_if_end329_add332;
	end
end
always @(*) begin
		main_if_end329_Pivot26 = ($signed($signed({{27{main_if_end329_rem331[4]}},main_if_end329_rem331})) < $signed({29'd0,main_if_end329_Pivot26_op1_temp}));
end
always @(*) begin
		main_NodeBlock23_Pivot24 = ($signed($signed({{28{main_if_end329_rem331_reg[3]}},main_if_end329_rem331_reg})) < $signed({28'd0,main_NodeBlock23_Pivot24_op1_temp}));
end
always @(*) begin
		main_LeafBlock21_SwitchLeaf22 = ($signed(main_if_end329_rem331_reg) == 32'd2);
end
always @(*) begin
		main_LeafBlock19_SwitchLeaf20 = ($signed(main_if_end329_rem331_reg) == 32'd0);
end
always @(*) begin
		main_if_then334_arrayidx335 = (`TAG_g_main_opcX2_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then334_arrayidx337 = (`TAG_g_main_opcY0_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then341_arrayidx342 = (`TAG_g_main_opcX1_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then341_arrayidx344 = (`TAG_g_main_opcY1_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then348_arrayidx349 = (`TAG_g_main_opcX2_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then348_arrayidx351 = (`TAG_g_main_opcY2_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_else353_arrayidx354 = (`TAG_g_main_opcX3_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_else353_arrayidx356 = (`TAG_g_main_opcY3_a + (4 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_then334_369) & (fsm_stall == 1'd0))) begin
		main_if_end360_pn_in = main_if_then334_arrayidx335;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then341_370) & (fsm_stall == 1'd0))) begin
		main_if_end360_pn_in = main_if_then341_arrayidx342;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then348_371) & (fsm_stall == 1'd0))) begin
		main_if_end360_pn_in = main_if_then348_arrayidx349;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_else353_372) & (fsm_stall == 1'd0))) */ begin
		main_if_end360_pn_in = main_if_else353_arrayidx354;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_then334_369) & (fsm_stall == 1'd0))) begin
		main_if_end360_pn_in_reg <= main_if_end360_pn_in;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then341_370) & (fsm_stall == 1'd0))) begin
		main_if_end360_pn_in_reg <= main_if_end360_pn_in;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then348_371) & (fsm_stall == 1'd0))) begin
		main_if_end360_pn_in_reg <= main_if_end360_pn_in;
	end
	if (((cur_state == LEGUP_F_main_BB_if_else353_372) & (fsm_stall == 1'd0))) begin
		main_if_end360_pn_in_reg <= main_if_end360_pn_in;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_then334_369) & (fsm_stall == 1'd0))) begin
		main_if_end360_pn622_in = main_if_then334_arrayidx337;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then341_370) & (fsm_stall == 1'd0))) begin
		main_if_end360_pn622_in = main_if_then341_arrayidx344;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then348_371) & (fsm_stall == 1'd0))) begin
		main_if_end360_pn622_in = main_if_then348_arrayidx351;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_else353_372) & (fsm_stall == 1'd0))) */ begin
		main_if_end360_pn622_in = main_if_else353_arrayidx356;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_then334_369) & (fsm_stall == 1'd0))) begin
		main_if_end360_pn622_in_reg <= main_if_end360_pn622_in;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then341_370) & (fsm_stall == 1'd0))) begin
		main_if_end360_pn622_in_reg <= main_if_end360_pn622_in;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then348_371) & (fsm_stall == 1'd0))) begin
		main_if_end360_pn622_in_reg <= main_if_end360_pn622_in;
	end
	if (((cur_state == LEGUP_F_main_BB_if_else353_372) & (fsm_stall == 1'd0))) begin
		main_if_end360_pn622_in_reg <= main_if_end360_pn622_in;
	end
end
always @(*) begin
		main_if_end360_pn622 = memory_controller_0_out_a[31:0];
end
always @(*) begin
		main_if_end360_pn = memory_controller_1_out_a[31:0];
end
always @(*) begin
		main_if_end360_xj_1 = (main_if_end360_pn622 + main_NodeBlock9_pos_a_Y_0_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end360_375)) begin
		main_if_end360_xj_1_reg <= main_if_end360_xj_1;
	end
end
always @(*) begin
		main_if_end360_xi_1 = (main_if_end360_pn + main_NodeBlock9_pos_a_X_0_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end360_375)) begin
		main_if_end360_xi_1_reg <= main_if_end360_xi_1;
	end
end
always @(*) begin
		main_if_end360_bit_select3 = main_if_end360_xi_1[28:0];
end
always @(*) begin
		main_if_end360_bit_concat4 = {main_if_end360_bit_select3[28:0], main_if_end360_bit_concat4_bit_select_operand_2[2:0]};
end
always @(*) begin
		main_if_end360_sr_add12 = (main_if_end360_xi_1 + main_if_end360_bit_concat4);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end360_375)) begin
		main_if_end360_sr_add12_reg <= main_if_end360_sr_add12;
	end
end
always @(*) begin
		main_if_end360_arrayidx362_sum = (main_if_end360_sr_add12_reg + main_if_end360_xj_1_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end360_376)) begin
		main_if_end360_arrayidx362_sum_reg <= main_if_end360_arrayidx362_sum;
	end
end
always @(*) begin
		main_if_end360_arrayidx363 = (1'd0 + (4 * main_if_end360_arrayidx362_sum_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end360_377)) begin
		main_if_end360_arrayidx363_reg <= main_if_end360_arrayidx363;
	end
end
always @(*) begin
		main_if_end360_36 = main_entry_vla4621_out_b;
end
always @(*) begin
		main_if_end360_cmp364 = (main_if_end360_36 == $signed(-32'd1));
end
always @(*) begin
		main_if_end360_37 = (main_if_end360_xi_1 < 32'd9);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end360_375)) begin
		main_if_end360_37_reg <= main_if_end360_37;
	end
end
always @(*) begin
		main_if_end360_or_cond625 = (main_if_end360_cmp364 & main_if_end360_37_reg);
end
always @(*) begin
		main_if_end360_38 = (main_if_end360_xj_1 < 32'd9);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end360_375)) begin
		main_if_end360_38_reg <= main_if_end360_38;
	end
end
always @(*) begin
		main_if_end360_or_cond626 = (main_if_end360_or_cond625 & main_if_end360_38_reg);
end
always @(*) begin
		main_if_then373_arrayidx376 = (1'd0 + (4 * main_NodeBlock9_b_0_reg));
end
always @(*) begin
		main_if_then373_arrayidx377 = (1'd0 + (4 * main_NodeBlock9_b_0_reg));
end
always @(*) begin
		main_if_then373_inc378 = (main_NodeBlock9_i_0_reg + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then373_379)) begin
		main_if_then373_inc378_reg <= main_if_then373_inc378;
	end
end
always @(*) begin
		main_if_else379_inc361 = (main_NodeBlock9_j_0_reg + 32'd1);
end
always @(*) begin
		main_if_else379_cmp380 = ($signed(main_NodeBlock9_j_0_reg) > $signed({24'd0,main_if_else379_cmp380_op1_temp}));
end
always @(*) begin
		main_sw_bb390_cmp391 = (main_NodeBlock9_i_0_reg == 32'd83);
end
always @(*) begin
		main_if_end393_arrayidx394 = (1'd0 + (4 * main_NodeBlock9_i_0_reg));
end
always @(*) begin
		main_if_end393_39 = main_entry_vla617_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end393_385)) begin
		main_if_end393_39_reg <= main_if_end393_39;
	end
end
always @(*) begin
		main_if_end393_arrayidx395 = (1'd0 + (4 * main_NodeBlock9_i_0_reg));
end
always @(*) begin
		main_if_end393_40 = main_entry_vla1618_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end393_385)) begin
		main_if_end393_40_reg <= main_if_end393_40;
	end
end
always @(*) begin
		main_if_end393_arrayidx396 = (1'd0 + (4 * main_if_end393_39));
end
always @(*) begin
		main_if_end393_41 = main_entry_vla2619_out_a;
end
always @(*) begin
		main_if_end393_arrayidx397 = (1'd0 + (4 * main_if_end393_40));
end
always @(*) begin
		main_if_end393_42 = main_entry_vla2619_out_b;
end
always @(*) begin
		main_if_end393_sub = (main_if_end393_41 - main_if_end393_42);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end393_386)) begin
		main_if_end393_sub_reg <= main_if_end393_sub;
	end
end
always @(*) begin
		main_if_end393_bit_select2 = main_if_end393_sub[31];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end393_386)) begin
		main_if_end393_bit_select2_reg <= main_if_end393_bit_select2;
	end
end
always @(*) begin
		main_if_end393_mul = (32'd0 - main_if_end393_sub);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end393_386)) begin
		main_if_end393_mul_reg <= main_if_end393_mul;
	end
end
always @(*) begin
		main_if_end393_mul_sub = (main_if_end393_bit_select2_reg ? main_if_end393_mul_reg : main_if_end393_sub_reg);
end
always @(*) begin
		main_if_end393_arrayidx401 = (1'd0 + (4 * main_if_end393_39));
end
always @(*) begin
		main_if_end393_43 = main_entry_vla3620_out_a;
end
always @(*) begin
		main_if_end393_arrayidx402 = (1'd0 + (4 * main_if_end393_40));
end
always @(*) begin
		main_if_end393_44 = main_entry_vla3620_out_b;
end
always @(*) begin
		main_if_end393_sub403 = (main_if_end393_43 - main_if_end393_44);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end393_386)) begin
		main_if_end393_sub403_reg <= main_if_end393_sub403;
	end
end
always @(*) begin
		main_if_end393_bit_select1 = main_if_end393_sub403[31];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end393_386)) begin
		main_if_end393_bit_select1_reg <= main_if_end393_bit_select1;
	end
end
always @(*) begin
		main_if_end393_mul406 = (32'd0 - main_if_end393_sub403);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end393_386)) begin
		main_if_end393_mul406_reg <= main_if_end393_mul406;
	end
end
always @(*) begin
		main_if_end393_diff_pos_y_0 = (main_if_end393_bit_select1_reg ? main_if_end393_mul406_reg : main_if_end393_sub403_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end393_387)) begin
		main_if_end393_diff_pos_y_0_reg <= main_if_end393_diff_pos_y_0;
	end
end
always @(*) begin
		main_if_end393_add408 = (main_NodeBlock9_sum_mesh_0_reg + $signed(-32'd1));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end393_384)) begin
		main_if_end393_add408_reg <= main_if_end393_add408;
	end
end
always @(*) begin
		main_if_end393_newEarly_add410 = (main_if_end393_mul_sub + main_if_end393_diff_pos_y_0);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end393_387)) begin
		main_if_end393_newEarly_add410_reg <= main_if_end393_newEarly_add410;
	end
end
always @(*) begin
		main_if_end393_newCurOp_add410 = (main_if_end393_add408_reg + main_if_end393_newEarly_add410_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end393_388)) begin
		main_if_end393_newCurOp_add410_reg <= main_if_end393_newCurOp_add410;
	end
end
always @(*) begin
	main_if_end393_div = main_signed_divide_32_0;
end
always @(*) begin
	main_if_end393_rem411 = main_signed_modulus_32_0;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end393_419)) begin
		main_if_end393_rem411_reg <= main_if_end393_rem411;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end393_420)) begin
		main_if_end393_rem411_reg <= main_if_end393_rem414;
	end
	if ((cur_state == LEGUP_F_main_BB_for_end186_96)) begin
		main_if_end393_rem411_reg <= main_for_end186_rem;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end211_137)) begin
		main_if_end393_rem411_reg <= main_if_end211_rem213;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then218_171)) begin
		main_if_end393_rem411_reg <= main_if_then218_rem220;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then218_172)) begin
		main_if_end393_rem411_reg <= main_if_then218_rem225;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then231_206)) begin
		main_if_end393_rem411_reg <= main_if_then231_rem233;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then231_207)) begin
		main_if_end393_rem411_reg <= main_if_then231_rem238;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then244_273)) begin
		main_if_end393_rem411_reg <= main_if_then244_rem251;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else255_306)) begin
		main_if_end393_rem411_reg <= main_if_else255_rem262;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end329_365)) begin
		main_if_end393_rem411_reg <= main_if_end329_rem331;
	end
end
always @(*) begin
	main_if_end393_div413 = main_signed_divide_32_0;
end
always @(*) begin
	main_if_end393_rem414 = main_signed_modulus_32_0;
end
always @(*) begin
		main_if_end393_add415 = (main_NodeBlock9_sum_1hop_0_reg + $signed(-32'd1));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end393_384)) begin
		main_if_end393_add415_reg <= main_if_end393_add415;
	end
end
always @(*) begin
		main_if_end393_newEarly_add416 = ($signed({{1{main_if_end393_div[30]}},main_if_end393_div}) + $signed({{27{main_if_end393_rem411[4]}},main_if_end393_rem411}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end393_419)) begin
		main_if_end393_newEarly_add416_reg <= main_if_end393_newEarly_add416;
	end
end
always @(*) begin
		main_if_end393_newEarly_sub417 = (main_if_end393_add415_reg + $signed({{1{main_if_end393_div413[30]}},main_if_end393_div413}));
end
always @(*) begin
		main_if_end393_newEarly_add418 = (main_if_end393_newEarly_add416_reg + $signed({{27{main_if_end393_rem414[4]}},main_if_end393_rem414}));
end
always @(*) begin
		main_if_end393_newCurOp_add418 = (main_if_end393_newEarly_sub417 + main_if_end393_newEarly_add418);
end
always @(*) begin
		main_if_end393_inc419 = (main_NodeBlock9_i_0_reg + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end393_384)) begin
		main_if_end393_inc419_reg <= main_if_end393_inc419;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_for_cond423_preheader_preheader_7) & (fsm_stall == 1'd0))) begin
		main_for_cond423_preheader_i_3633 = 32'd0;
	end
	else /* if ((((cur_state == LEGUP_F_main_BB_for_cond423_preheader_427) & (fsm_stall == 1'd0)) & (main_for_cond423_preheader_exitcond_reg == 1'd0))) */ begin
		main_for_cond423_preheader_i_3633 = main_for_cond423_preheader_62_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_for_cond423_preheader_preheader_7) & (fsm_stall == 1'd0))) begin
		main_for_cond423_preheader_i_3633_reg <= main_for_cond423_preheader_i_3633;
	end
	if ((((cur_state == LEGUP_F_main_BB_for_cond423_preheader_427) & (fsm_stall == 1'd0)) & (main_for_cond423_preheader_exitcond_reg == 1'd0))) begin
		main_for_cond423_preheader_i_3633_reg <= main_for_cond423_preheader_i_3633;
	end
end
always @(*) begin
		main_for_cond423_preheader_bit_select = main_for_cond423_preheader_i_3633_reg_width_extended[28:0];
end
always @(*) begin
		main_for_cond423_preheader_bit_concat = {main_for_cond423_preheader_bit_select[28:0], main_for_cond423_preheader_bit_concat_bit_select_operand_2[2:0]};
end
always @(*) begin
		main_for_cond423_preheader_sr_add14 = ({28'd0,main_for_cond423_preheader_i_3633_reg} + main_for_cond423_preheader_bit_concat);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_421)) begin
		main_for_cond423_preheader_sr_add14_reg <= main_for_cond423_preheader_sr_add14;
	end
end
always @(*) begin
		main_for_cond423_preheader_arrayidx427 = (1'd0 + (4 * main_for_cond423_preheader_sr_add14_reg));
end
always @(*) begin
		main_for_cond423_preheader_45 = (main_for_cond423_preheader_sr_add14 + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_421)) begin
		main_for_cond423_preheader_45_reg <= main_for_cond423_preheader_45;
	end
end
always @(*) begin
		main_for_cond423_preheader_arrayidx427_1 = (1'd0 + (4 * main_for_cond423_preheader_45_reg));
end
always @(*) begin
		main_for_cond423_preheader_46 = (main_for_cond423_preheader_sr_add14 + 32'd2);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_421)) begin
		main_for_cond423_preheader_46_reg <= main_for_cond423_preheader_46;
	end
end
always @(*) begin
		main_for_cond423_preheader_arrayidx427_2 = (1'd0 + (4 * main_for_cond423_preheader_46_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_422)) begin
		main_for_cond423_preheader_arrayidx427_2_reg <= main_for_cond423_preheader_arrayidx427_2;
	end
end
always @(*) begin
		main_for_cond423_preheader_47 = (main_for_cond423_preheader_sr_add14 + 32'd3);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_421)) begin
		main_for_cond423_preheader_47_reg <= main_for_cond423_preheader_47;
	end
end
always @(*) begin
		main_for_cond423_preheader_arrayidx427_3 = (1'd0 + (4 * main_for_cond423_preheader_47_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_422)) begin
		main_for_cond423_preheader_arrayidx427_3_reg <= main_for_cond423_preheader_arrayidx427_3;
	end
end
always @(*) begin
		main_for_cond423_preheader_48 = (main_for_cond423_preheader_sr_add14 + 32'd4);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_421)) begin
		main_for_cond423_preheader_48_reg <= main_for_cond423_preheader_48;
	end
end
always @(*) begin
		main_for_cond423_preheader_arrayidx427_4 = (1'd0 + (4 * main_for_cond423_preheader_48_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_422)) begin
		main_for_cond423_preheader_arrayidx427_4_reg <= main_for_cond423_preheader_arrayidx427_4;
	end
end
always @(*) begin
		main_for_cond423_preheader_49 = (main_for_cond423_preheader_sr_add14 + 32'd5);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_421)) begin
		main_for_cond423_preheader_49_reg <= main_for_cond423_preheader_49;
	end
end
always @(*) begin
		main_for_cond423_preheader_arrayidx427_5 = (1'd0 + (4 * main_for_cond423_preheader_49_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_422)) begin
		main_for_cond423_preheader_arrayidx427_5_reg <= main_for_cond423_preheader_arrayidx427_5;
	end
end
always @(*) begin
		main_for_cond423_preheader_50 = (main_for_cond423_preheader_sr_add14 + 32'd6);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_421)) begin
		main_for_cond423_preheader_50_reg <= main_for_cond423_preheader_50;
	end
end
always @(*) begin
		main_for_cond423_preheader_arrayidx427_6 = (1'd0 + (4 * main_for_cond423_preheader_50_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_422)) begin
		main_for_cond423_preheader_arrayidx427_6_reg <= main_for_cond423_preheader_arrayidx427_6;
	end
end
always @(*) begin
		main_for_cond423_preheader_51 = (main_for_cond423_preheader_sr_add14 + 32'd7);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_421)) begin
		main_for_cond423_preheader_51_reg <= main_for_cond423_preheader_51;
	end
end
always @(*) begin
		main_for_cond423_preheader_arrayidx427_7 = (1'd0 + (4 * main_for_cond423_preheader_51_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_422)) begin
		main_for_cond423_preheader_arrayidx427_7_reg <= main_for_cond423_preheader_arrayidx427_7;
	end
end
always @(*) begin
		main_for_cond423_preheader_52 = (main_for_cond423_preheader_sr_add14 + 32'd8);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_421)) begin
		main_for_cond423_preheader_52_reg <= main_for_cond423_preheader_52;
	end
end
always @(*) begin
		main_for_cond423_preheader_arrayidx427_8 = (1'd0 + (4 * main_for_cond423_preheader_52_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_422)) begin
		main_for_cond423_preheader_arrayidx427_8_reg <= main_for_cond423_preheader_arrayidx427_8;
	end
end
always @(*) begin
		main_for_cond423_preheader_53 = main_entry_vla4621_out_a;
end
always @(*) begin
		main_for_cond423_preheader_54 = main_entry_vla4621_out_b;
end
always @(*) begin
		main_for_cond423_preheader_55 = main_entry_vla4621_out_a;
end
always @(*) begin
		main_for_cond423_preheader_56 = main_entry_vla4621_out_b;
end
always @(*) begin
		main_for_cond423_preheader_57 = main_entry_vla4621_out_a;
end
always @(*) begin
		main_for_cond423_preheader_58 = main_entry_vla4621_out_b;
end
always @(*) begin
		main_for_cond423_preheader_59 = main_entry_vla4621_out_a;
end
always @(*) begin
		main_for_cond423_preheader_60 = main_entry_vla4621_out_b;
end
always @(*) begin
		main_for_cond423_preheader_61 = main_entry_vla4621_out_a;
end
always @(*) begin
		main_for_cond423_preheader_62 = ({1'd0,main_for_cond423_preheader_i_3633_reg} + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_421)) begin
		main_for_cond423_preheader_62_reg <= main_for_cond423_preheader_62;
	end
end
always @(*) begin
		main_for_cond423_preheader_exitcond = (main_for_cond423_preheader_62 == 32'd9);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_421)) begin
		main_for_cond423_preheader_exitcond_reg <= main_for_cond423_preheader_exitcond;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_then317_329) & (fsm_stall == 1'd0))) begin
		main_cleanup_retval_0 = 32'd0;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then381_382) & (fsm_stall == 1'd0))) begin
		main_cleanup_retval_0 = 32'd0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_for_end435_428) & (fsm_stall == 1'd0))) */ begin
		main_cleanup_retval_0 = 32'd1;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_then317_329) & (fsm_stall == 1'd0))) begin
		main_cleanup_retval_0_reg <= main_cleanup_retval_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then381_382) & (fsm_stall == 1'd0))) begin
		main_cleanup_retval_0_reg <= main_cleanup_retval_0;
	end
	if (((cur_state == LEGUP_F_main_BB_for_end435_428) & (fsm_stall == 1'd0))) begin
		main_cleanup_retval_0_reg <= main_cleanup_retval_0;
	end
end
always @(*) begin
	main_entry_vla617_address_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_11)) begin
		main_entry_vla617_address_a = (main_entry_vla617_sub_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_12)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx8_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_13)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx12_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_14)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx16_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx20_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx24_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx28_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx32_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx36_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx40_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx44_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx48_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx52_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx56_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx60_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx64_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx68_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx72_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx76_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx80_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx84_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx88_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx92_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_34)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx96_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_35)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx100_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_36)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx104_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_37)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx108_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_38)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx112_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_39)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx116_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_40)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx120_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_41)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx124_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_42)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx128_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_43)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx132_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_44)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx136_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_45)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx140_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_46)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx144_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_47)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx148_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_48)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx152_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_49)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx156_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_50)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx160_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_51)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx164_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_52)) begin
		main_entry_vla617_address_a = (main_entry_arrayidx168_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_end186_64)) begin
		main_entry_vla617_address_a = (main_entry_vla617_sub_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end393_384)) begin
		main_entry_vla617_address_a = (main_if_end393_arrayidx394 >>> 3'd2);
	end
end
always @(*) begin
	main_entry_vla617_write_enable_a = 'd0;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_11)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_12)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_13)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_14)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_34)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_35)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_36)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_37)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_38)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_39)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_40)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_41)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_42)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_43)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_44)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_45)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_46)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_47)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_48)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_49)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_50)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_51)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_52)) begin
		main_entry_vla617_write_enable_a = 1'd1;
	end
end
always @(*) begin
	main_entry_vla617_in_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_11)) begin
		main_entry_vla617_in_a = 32'd67;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_12)) begin
		main_entry_vla617_in_a = 32'd66;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_13)) begin
		main_entry_vla617_in_a = 32'd63;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_14)) begin
		main_entry_vla617_in_a = 32'd56;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla617_in_a = 32'd47;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla617_in_a = 32'd31;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla617_in_a = 32'd20;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla617_in_a = 32'd13;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla617_in_a = 32'd64;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla617_in_a = 32'd58;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla617_in_a = 32'd49;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla617_in_a = 32'd34;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla617_in_a = 32'd14;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla617_in_a = 32'd61;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla617_in_a = 32'd59;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla617_in_a = 32'd51;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla617_in_a = 32'd38;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla617_in_a = 32'd29;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla617_in_a = 32'd18;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla617_in_a = 32'd57;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla617_in_a = 32'd53;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla617_in_a = 32'd50;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla617_in_a = 32'd46;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_34)) begin
		main_entry_vla617_in_a = 32'd30;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_35)) begin
		main_entry_vla617_in_a = 32'd23;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_36)) begin
		main_entry_vla617_in_a = 32'd43;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_37)) begin
		main_entry_vla617_in_a = 32'd36;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_38)) begin
		main_entry_vla617_in_a = 32'd15;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_39)) begin
		main_entry_vla617_in_a = 32'd35;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_40)) begin
		main_entry_vla617_in_a = 32'd32;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_41)) begin
		main_entry_vla617_in_a = 32'd9;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_42)) begin
		main_entry_vla617_in_a = 32'd26;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_43)) begin
		main_entry_vla617_in_a = 32'd5;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_44)) begin
		main_entry_vla617_in_a = 32'd48;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_45)) begin
		main_entry_vla617_in_a = 32'd44;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_46)) begin
		main_entry_vla617_in_a = 32'd33;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_47)) begin
		main_entry_vla617_in_a = 32'd12;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_48)) begin
		main_entry_vla617_in_a = 32'd37;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_49)) begin
		main_entry_vla617_in_a = 32'd28;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_50)) begin
		main_entry_vla617_in_a = 32'd10;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_51)) begin
		main_entry_vla617_in_a = 32'd16;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_52)) begin
		main_entry_vla617_in_a = 32'd7;
	end
end
always @(*) begin
	main_entry_vla617_address_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_11)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx6_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_12)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx10_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_13)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx14_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_14)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx18_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx22_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx26_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx30_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx34_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx38_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx42_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx46_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx50_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx54_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx58_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx62_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx66_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx70_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx74_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx78_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx82_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx86_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx90_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx94_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_34)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx98_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_35)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx102_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_36)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx106_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_37)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx110_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_38)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx114_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_39)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx118_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_40)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx122_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_41)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx126_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_42)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx130_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_43)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx134_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_44)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx138_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_45)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx142_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_46)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx146_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_47)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx150_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_48)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx154_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_49)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx158_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_50)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx162_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_51)) begin
		main_entry_vla617_address_b = (main_entry_arrayidx166_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end_101)) begin
		main_entry_vla617_address_b = (main_if_end_arrayidx199 >>> 3'd2);
	end
end
always @(*) begin
	main_entry_vla617_write_enable_b = 'd0;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_11)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_12)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_13)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_14)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_34)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_35)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_36)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_37)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_38)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_39)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_40)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_41)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_42)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_43)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_44)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_45)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_46)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_47)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_48)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_49)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_50)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_51)) begin
		main_entry_vla617_write_enable_b = 1'd1;
	end
end
always @(*) begin
	main_entry_vla617_in_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_11)) begin
		main_entry_vla617_in_b = 32'd66;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_12)) begin
		main_entry_vla617_in_b = 32'd65;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_13)) begin
		main_entry_vla617_in_b = 32'd60;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_14)) begin
		main_entry_vla617_in_b = 32'd52;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla617_in_b = 32'd40;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla617_in_b = 32'd20;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla617_in_b = 32'd8;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla617_in_b = 32'd64;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla617_in_b = 32'd62;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla617_in_b = 32'd54;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla617_in_b = 32'd42;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla617_in_b = 32'd25;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla617_in_b = 32'd3;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla617_in_b = 32'd61;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla617_in_b = 32'd55;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla617_in_b = 32'd45;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla617_in_b = 32'd29;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla617_in_b = 32'd19;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla617_in_b = 32'd6;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla617_in_b = 32'd57;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla617_in_b = 32'd53;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla617_in_b = 32'd50;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla617_in_b = 32'd39;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_34)) begin
		main_entry_vla617_in_b = 32'd30;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_35)) begin
		main_entry_vla617_in_b = 32'd11;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_36)) begin
		main_entry_vla617_in_b = 32'd43;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_37)) begin
		main_entry_vla617_in_b = 32'd27;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_38)) begin
		main_entry_vla617_in_b = 32'd4;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_39)) begin
		main_entry_vla617_in_b = 32'd35;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_40)) begin
		main_entry_vla617_in_b = 32'd21;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_41)) begin
		main_entry_vla617_in_b = 32'd26;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_42)) begin
		main_entry_vla617_in_b = 32'd17;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_43)) begin
		main_entry_vla617_in_b = 32'd48;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_44)) begin
		main_entry_vla617_in_b = 32'd44;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_45)) begin
		main_entry_vla617_in_b = 32'd41;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_46)) begin
		main_entry_vla617_in_b = 32'd24;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_47)) begin
		main_entry_vla617_in_b = 32'd37;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_48)) begin
		main_entry_vla617_in_b = 32'd28;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_49)) begin
		main_entry_vla617_in_b = 32'd22;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_50)) begin
		main_entry_vla617_in_b = 32'd16;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_51)) begin
		main_entry_vla617_in_b = 32'd7;
	end
end
always @(*) begin
	main_entry_vla1618_address_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_11)) begin
		main_entry_vla1618_address_a = (main_entry_vla1618_sub_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_12)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx9_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_13)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx13_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_14)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx17_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx21_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx25_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx29_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx33_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx37_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx41_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx45_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx49_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx53_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx57_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx61_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx65_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx69_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx73_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx77_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx81_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx85_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx89_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx93_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_34)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx97_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_35)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx101_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_36)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx105_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_37)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx109_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_38)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx113_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_39)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx117_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_40)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx121_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_41)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx125_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_42)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx129_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_43)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx133_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_44)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx137_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_45)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx141_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_46)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx145_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_47)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx149_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_48)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx153_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_49)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx157_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_50)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx161_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_51)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx165_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_52)) begin
		main_entry_vla1618_address_a = (main_entry_arrayidx169_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end393_384)) begin
		main_entry_vla1618_address_a = (main_if_end393_arrayidx395 >>> 3'd2);
	end
end
always @(*) begin
	main_entry_vla1618_write_enable_a = 'd0;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_11)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_12)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_13)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_14)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_34)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_35)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_36)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_37)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_38)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_39)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_40)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_41)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_42)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_43)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_44)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_45)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_46)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_47)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_48)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_49)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_50)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_51)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_52)) begin
		main_entry_vla1618_write_enable_a = 1'd1;
	end
end
always @(*) begin
	main_entry_vla1618_in_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_11)) begin
		main_entry_vla1618_in_a = 32'd66;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_12)) begin
		main_entry_vla1618_in_a = 32'd65;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_13)) begin
		main_entry_vla1618_in_a = 32'd60;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_14)) begin
		main_entry_vla1618_in_a = 32'd52;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla1618_in_a = 32'd40;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla1618_in_a = 32'd20;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla1618_in_a = 32'd8;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla1618_in_a = 32'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla1618_in_a = 32'd62;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla1618_in_a = 32'd54;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla1618_in_a = 32'd42;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla1618_in_a = 32'd25;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla1618_in_a = 32'd3;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla1618_in_a = 32'd57;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla1618_in_a = 32'd55;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla1618_in_a = 32'd45;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla1618_in_a = 32'd29;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla1618_in_a = 32'd19;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla1618_in_a = 32'd6;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla1618_in_a = 32'd53;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla1618_in_a = 32'd48;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla1618_in_a = 32'd46;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla1618_in_a = 32'd39;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_34)) begin
		main_entry_vla1618_in_a = 32'd19;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_35)) begin
		main_entry_vla1618_in_a = 32'd11;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_36)) begin
		main_entry_vla1618_in_a = 32'd35;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_37)) begin
		main_entry_vla1618_in_a = 32'd27;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_38)) begin
		main_entry_vla1618_in_a = 32'd4;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_39)) begin
		main_entry_vla1618_in_a = 32'd32;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_40)) begin
		main_entry_vla1618_in_a = 32'd21;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_41)) begin
		main_entry_vla1618_in_a = 32'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_42)) begin
		main_entry_vla1618_in_a = 32'd15;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_43)) begin
		main_entry_vla1618_in_a = 32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_44)) begin
		main_entry_vla1618_in_a = 32'd42;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_45)) begin
		main_entry_vla1618_in_a = 32'd41;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_46)) begin
		main_entry_vla1618_in_a = 32'd24;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_47)) begin
		main_entry_vla1618_in_a = 32'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_48)) begin
		main_entry_vla1618_in_a = 32'd27;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_49)) begin
		main_entry_vla1618_in_a = 32'd22;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_50)) begin
		main_entry_vla1618_in_a = 32'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_51)) begin
		main_entry_vla1618_in_a = 32'd4;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_52)) begin
		main_entry_vla1618_in_a = 32'd1;
	end
end
always @(*) begin
	main_entry_vla1618_address_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_11)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx7_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_12)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx11_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_13)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx15_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_14)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx19_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx23_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx27_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx31_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx35_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx39_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx43_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx47_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx51_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx55_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx59_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx63_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx67_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx71_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx75_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx79_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx83_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx87_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx91_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx95_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_34)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx99_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_35)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx103_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_36)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx107_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_37)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx111_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_38)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx115_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_39)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx119_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_40)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx123_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_41)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx127_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_42)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx131_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_43)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx135_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_44)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx139_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_45)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx143_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_46)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx147_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_47)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx151_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_48)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx155_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_49)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx159_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_50)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx163_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_51)) begin
		main_entry_vla1618_address_b = (main_entry_arrayidx167_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end_101)) begin
		main_entry_vla1618_address_b = (main_if_end_arrayidx200 >>> 3'd2);
	end
end
always @(*) begin
	main_entry_vla1618_write_enable_b = 'd0;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_11)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_12)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_13)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_14)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_34)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_35)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_36)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_37)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_38)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_39)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_40)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_41)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_42)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_43)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_44)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_45)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_46)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_47)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_48)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_49)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_50)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_51)) begin
		main_entry_vla1618_write_enable_b = 1'd1;
	end
end
always @(*) begin
	main_entry_vla1618_in_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_11)) begin
		main_entry_vla1618_in_b = 32'd64;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_12)) begin
		main_entry_vla1618_in_b = 32'd63;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_13)) begin
		main_entry_vla1618_in_b = 32'd56;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_14)) begin
		main_entry_vla1618_in_b = 32'd47;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla1618_in_b = 32'd31;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla1618_in_b = 32'd13;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla1618_in_b = 32'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla1618_in_b = 32'd61;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla1618_in_b = 32'd58;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla1618_in_b = 32'd49;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla1618_in_b = 32'd34;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla1618_in_b = 32'd14;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla1618_in_b = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla1618_in_b = 32'd59;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla1618_in_b = 32'd51;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla1618_in_b = 32'd38;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla1618_in_b = 32'd18;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla1618_in_b = 32'd8;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla1618_in_b = 32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla1618_in_b = 32'd54;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla1618_in_b = 32'd50;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla1618_in_b = 32'd43;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla1618_in_b = 32'd30;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_34)) begin
		main_entry_vla1618_in_b = 32'd23;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_35)) begin
		main_entry_vla1618_in_b = 32'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_36)) begin
		main_entry_vla1618_in_b = 32'd36;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_37)) begin
		main_entry_vla1618_in_b = 32'd15;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_38)) begin
		main_entry_vla1618_in_b = 32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_39)) begin
		main_entry_vla1618_in_b = 32'd26;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_40)) begin
		main_entry_vla1618_in_b = 32'd9;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_41)) begin
		main_entry_vla1618_in_b = 32'd17;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_42)) begin
		main_entry_vla1618_in_b = 32'd5;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_43)) begin
		main_entry_vla1618_in_b = 32'd44;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_44)) begin
		main_entry_vla1618_in_b = 32'd37;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_45)) begin
		main_entry_vla1618_in_b = 32'd33;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_46)) begin
		main_entry_vla1618_in_b = 32'd12;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_47)) begin
		main_entry_vla1618_in_b = 32'd28;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_48)) begin
		main_entry_vla1618_in_b = 32'd16;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_49)) begin
		main_entry_vla1618_in_b = 32'd10;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_50)) begin
		main_entry_vla1618_in_b = 32'd7;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_51)) begin
		main_entry_vla1618_in_b = 32'd2;
	end
end
always @(*) begin
	main_entry_vla2619_address_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_for_body181_62)) begin
		main_entry_vla2619_address_a = (main_for_body181_arrayidx182 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_end186_96)) begin
		main_entry_vla2619_address_a = (main_for_end186_arrayidx188_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end_102)) begin
		main_entry_vla2619_address_a = (main_if_end_arrayidx201 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end393_385)) begin
		main_entry_vla2619_address_a = (main_if_end393_arrayidx396 >>> 3'd2);
	end
end
always @(*) begin
	main_entry_vla2619_write_enable_a = 'd0;
	if ((cur_state == LEGUP_F_main_BB_for_body181_62)) begin
		main_entry_vla2619_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_end186_96)) begin
		main_entry_vla2619_write_enable_a = 1'd1;
	end
end
always @(*) begin
	main_entry_vla2619_in_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_for_body181_62)) begin
		main_entry_vla2619_in_a = -32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_end186_96)) begin
		main_entry_vla2619_in_a = {{27{main_for_end186_rem[4]}},main_for_end186_rem};
	end
end
always @(*) begin
	main_entry_vla2619_address_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_if_end_102)) begin
		main_entry_vla2619_address_b = (main_if_end_arrayidx203 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_then310_326)) begin
		main_entry_vla2619_address_b = (main_if_then310_arrayidx313 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_then373_379)) begin
		main_entry_vla2619_address_b = (main_if_then373_arrayidx376 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end393_385)) begin
		main_entry_vla2619_address_b = (main_if_end393_arrayidx397 >>> 3'd2);
	end
end
always @(*) begin
	main_entry_vla2619_write_enable_b = 'd0;
	if ((cur_state == LEGUP_F_main_BB_if_then310_326)) begin
		main_entry_vla2619_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then373_379)) begin
		main_entry_vla2619_write_enable_b = 1'd1;
	end
end
always @(*) begin
	main_entry_vla2619_in_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_if_then310_326)) begin
		main_entry_vla2619_in_b = main_if_end298_xi_0_reg;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then373_379)) begin
		main_entry_vla2619_in_b = main_if_end360_xi_1_reg;
	end
end
always @(*) begin
	main_entry_vla3620_address_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_for_body181_62)) begin
		main_entry_vla3620_address_a = (main_for_body181_arrayidx183 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_end186_97)) begin
		main_entry_vla3620_address_a = (main_for_end186_arrayidx191_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end_102)) begin
		main_entry_vla3620_address_a = (main_if_end_arrayidx202 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end393_385)) begin
		main_entry_vla3620_address_a = (main_if_end393_arrayidx401 >>> 3'd2);
	end
end
always @(*) begin
	main_entry_vla3620_write_enable_a = 'd0;
	if ((cur_state == LEGUP_F_main_BB_for_body181_62)) begin
		main_entry_vla3620_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_end186_97)) begin
		main_entry_vla3620_write_enable_a = 1'd1;
	end
end
always @(*) begin
	main_entry_vla3620_in_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_for_body181_62)) begin
		main_entry_vla3620_in_a = -32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_end186_97)) begin
		main_entry_vla3620_in_a = {{27{main_for_end186_rem190[4]}},main_for_end186_rem190};
	end
end
always @(*) begin
	main_entry_vla3620_address_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_if_end_102)) begin
		main_entry_vla3620_address_b = (main_if_end_arrayidx204 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_then310_326)) begin
		main_entry_vla3620_address_b = (main_if_then310_arrayidx314 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_then373_379)) begin
		main_entry_vla3620_address_b = (main_if_then373_arrayidx377 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end393_385)) begin
		main_entry_vla3620_address_b = (main_if_end393_arrayidx402 >>> 3'd2);
	end
end
always @(*) begin
	main_entry_vla3620_write_enable_b = 'd0;
	if ((cur_state == LEGUP_F_main_BB_if_then310_326)) begin
		main_entry_vla3620_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then373_379)) begin
		main_entry_vla3620_write_enable_b = 1'd1;
	end
end
always @(*) begin
	main_entry_vla3620_in_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_if_then310_326)) begin
		main_entry_vla3620_in_b = main_if_end298_xj_0_reg;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then373_379)) begin
		main_entry_vla3620_in_b = main_if_end360_xj_1_reg;
	end
end
always @(*) begin
	main_entry_vla4621_address_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_55)) begin
		main_entry_vla4621_address_a = (main_for_cond171_preheader_arrayidx175 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_56)) begin
		main_entry_vla4621_address_a = (main_for_cond171_preheader_arrayidx175_2_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_57)) begin
		main_entry_vla4621_address_a = (main_for_cond171_preheader_arrayidx175_4_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_58)) begin
		main_entry_vla4621_address_a = (main_for_cond171_preheader_arrayidx175_6_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_59)) begin
		main_entry_vla4621_address_a = (main_for_cond171_preheader_arrayidx175_8_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end298_324)) begin
		main_entry_vla4621_address_a = (main_if_end298_arrayidx301 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_then310_326)) begin
		main_entry_vla4621_address_a = (main_if_end298_arrayidx301_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_422)) begin
		main_entry_vla4621_address_a = (main_for_cond423_preheader_arrayidx427 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_423)) begin
		main_entry_vla4621_address_a = (main_for_cond423_preheader_arrayidx427_2_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_424)) begin
		main_entry_vla4621_address_a = (main_for_cond423_preheader_arrayidx427_4_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_425)) begin
		main_entry_vla4621_address_a = (main_for_cond423_preheader_arrayidx427_6_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_426)) begin
		main_entry_vla4621_address_a = (main_for_cond423_preheader_arrayidx427_8_reg >>> 3'd2);
	end
end
always @(*) begin
	main_entry_vla4621_write_enable_a = 'd0;
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_55)) begin
		main_entry_vla4621_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_56)) begin
		main_entry_vla4621_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_57)) begin
		main_entry_vla4621_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_58)) begin
		main_entry_vla4621_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_59)) begin
		main_entry_vla4621_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then310_326)) begin
		main_entry_vla4621_write_enable_a = 1'd1;
	end
end
always @(*) begin
	main_entry_vla4621_in_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_55)) begin
		main_entry_vla4621_in_a = -32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_56)) begin
		main_entry_vla4621_in_a = -32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_57)) begin
		main_entry_vla4621_in_a = -32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_58)) begin
		main_entry_vla4621_in_a = -32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_59)) begin
		main_entry_vla4621_in_a = -32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then310_326)) begin
		main_entry_vla4621_in_a = main_NodeBlock9_a_0_reg;
	end
end
always @(*) begin
	main_entry_vla4621_address_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_55)) begin
		main_entry_vla4621_address_b = (main_for_cond171_preheader_arrayidx175_1 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_56)) begin
		main_entry_vla4621_address_b = (main_for_cond171_preheader_arrayidx175_3_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_57)) begin
		main_entry_vla4621_address_b = (main_for_cond171_preheader_arrayidx175_5_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_58)) begin
		main_entry_vla4621_address_b = (main_for_cond171_preheader_arrayidx175_7_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_end186_98)) begin
		main_entry_vla4621_address_b = (main_for_end186_arrayidx196 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end360_377)) begin
		main_entry_vla4621_address_b = (main_if_end360_arrayidx363 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_then373_379)) begin
		main_entry_vla4621_address_b = (main_if_end360_arrayidx363_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_422)) begin
		main_entry_vla4621_address_b = (main_for_cond423_preheader_arrayidx427_1 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_423)) begin
		main_entry_vla4621_address_b = (main_for_cond423_preheader_arrayidx427_3_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_424)) begin
		main_entry_vla4621_address_b = (main_for_cond423_preheader_arrayidx427_5_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond423_preheader_425)) begin
		main_entry_vla4621_address_b = (main_for_cond423_preheader_arrayidx427_7_reg >>> 3'd2);
	end
end
always @(*) begin
	main_entry_vla4621_write_enable_b = 'd0;
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_55)) begin
		main_entry_vla4621_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_56)) begin
		main_entry_vla4621_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_57)) begin
		main_entry_vla4621_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_58)) begin
		main_entry_vla4621_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_end186_98)) begin
		main_entry_vla4621_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then373_379)) begin
		main_entry_vla4621_write_enable_b = 1'd1;
	end
end
always @(*) begin
	main_entry_vla4621_in_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_55)) begin
		main_entry_vla4621_in_b = -32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_56)) begin
		main_entry_vla4621_in_b = -32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_57)) begin
		main_entry_vla4621_in_b = -32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond171_preheader_58)) begin
		main_entry_vla4621_in_b = -32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_end186_98)) begin
		main_entry_vla4621_in_b = main_for_end186_10_reg;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then373_379)) begin
		main_entry_vla4621_in_b = main_NodeBlock9_b_0_reg;
	end
end
always @(*) begin
	if ((cur_state == LEGUP_F_main_BB_if_end393_387)) begin
		main_signed_divide_32_0_op0 = main_if_end393_mul_sub;
	end
	else /* if ((cur_state == LEGUP_F_main_BB_if_end393_388)) */ begin
		main_signed_divide_32_0_op0 = main_if_end393_diff_pos_y_0_reg;
	end
end
always @(*) begin
	if ((cur_state == LEGUP_F_main_BB_if_end393_387)) begin
		main_signed_divide_32_0_op1 = 32'd2;
	end
	else /* if ((cur_state == LEGUP_F_main_BB_if_end393_388)) */ begin
		main_signed_divide_32_0_op1 = 32'd2;
	end
end
always @(*) begin
	main_signed_divide_32_0_inst_clock = clk;
end
always @(*) begin
	main_signed_divide_32_0_inst_aclr = reset;
end
always @(*) begin
	main_signed_divide_32_0_inst_clken = divide_main_if_end393_div_en;
end
always @(*) begin
	main_signed_divide_32_0_inst_numer = main_signed_divide_32_0_op0;
end
always @(*) begin
	main_signed_divide_32_0_inst_denom = main_signed_divide_32_0_op1;
end
always @(*) begin
	divide_main_if_end393_div_temp_out = main_signed_divide_32_0_inst_quotient;
end
always @(*) begin
	divide_main_if_end393_div_en = ~(fsm_stall);
end
always @(*) begin
	divide_main_if_end393_div_out = divide_main_if_end393_div_temp_out;
end
always @(*) begin
	main_signed_divide_32_0 = divide_main_if_end393_div_out;
end
always @(*) begin
	if ((cur_state == LEGUP_F_main_BB_for_end186_64)) begin
		main_signed_modulus_32_0_op0 = main_for_end186_xor2_i;
	end
	else if ((cur_state == LEGUP_F_main_BB_for_end186_65)) begin
		main_signed_modulus_32_0_op0 = main_for_end186_xor2_i16_reg;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_end211_105)) begin
		main_signed_modulus_32_0_op0 = main_if_end211_xor2_i15;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_then218_139)) begin
		main_signed_modulus_32_0_op0 = main_if_then218_xor2_i13;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_then218_140)) begin
		main_signed_modulus_32_0_op0 = main_if_then218_xor2_i12_reg;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_then231_174)) begin
		main_signed_modulus_32_0_op0 = main_if_then231_xor2_i10;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_then231_175)) begin
		main_signed_modulus_32_0_op0 = main_if_then231_xor2_i9_reg;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_else242_208)) begin
		main_signed_modulus_32_0_op0 = main_if_else242_xor2_i7;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_then244_241)) begin
		main_signed_modulus_32_0_op0 = main_if_then244_xor2_i6;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_else255_274)) begin
		main_signed_modulus_32_0_op0 = main_if_else255_xor2_i4;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_end329_333)) begin
		main_signed_modulus_32_0_op0 = main_if_end329_xor2_i2;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_end393_387)) begin
		main_signed_modulus_32_0_op0 = main_if_end393_mul_sub;
	end
	else /* if ((cur_state == LEGUP_F_main_BB_if_end393_388)) */ begin
		main_signed_modulus_32_0_op0 = main_if_end393_diff_pos_y_0_reg;
	end
end
always @(*) begin
	if ((cur_state == LEGUP_F_main_BB_for_end186_64)) begin
		main_signed_modulus_32_0_op1 = 32'd9;
	end
	else if ((cur_state == LEGUP_F_main_BB_for_end186_65)) begin
		main_signed_modulus_32_0_op1 = 32'd9;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_end211_105)) begin
		main_signed_modulus_32_0_op1 = 32'd4;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_then218_139)) begin
		main_signed_modulus_32_0_op1 = 32'd9;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_then218_140)) begin
		main_signed_modulus_32_0_op1 = 32'd9;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_then231_174)) begin
		main_signed_modulus_32_0_op1 = 32'd9;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_then231_175)) begin
		main_signed_modulus_32_0_op1 = 32'd9;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_else242_208)) begin
		main_signed_modulus_32_0_op1 = 32'd9;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_then244_241)) begin
		main_signed_modulus_32_0_op1 = 32'd9;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_else255_274)) begin
		main_signed_modulus_32_0_op1 = 32'd9;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_end329_333)) begin
		main_signed_modulus_32_0_op1 = 32'd4;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_end393_387)) begin
		main_signed_modulus_32_0_op1 = 32'd2;
	end
	else /* if ((cur_state == LEGUP_F_main_BB_if_end393_388)) */ begin
		main_signed_modulus_32_0_op1 = 32'd2;
	end
end
always @(*) begin
	main_signed_modulus_32_0_inst_clock = clk;
end
always @(*) begin
	main_signed_modulus_32_0_inst_aclr = reset;
end
always @(*) begin
	main_signed_modulus_32_0_inst_clken = divide_main_if_end393_rem411_en;
end
always @(*) begin
	main_signed_modulus_32_0_inst_numer = main_signed_modulus_32_0_op0;
end
always @(*) begin
	main_signed_modulus_32_0_inst_denom = main_signed_modulus_32_0_op1;
end
always @(*) begin
	divide_main_if_end393_rem411_temp_out = main_signed_modulus_32_0_inst_remain;
end
always @(*) begin
	divide_main_if_end393_rem411_en = ~(fsm_stall);
end
always @(*) begin
	divide_main_if_end393_rem411_out = divide_main_if_end393_rem411_temp_out;
end
always @(*) begin
	main_signed_modulus_32_0 = divide_main_if_end393_rem411_out;
end
assign main_NodeBlock9_Pivot10_op1_temp = 32'd3;
assign main_NodeBlock7_Pivot8_op1_temp = 32'd4;
assign main_NodeBlock5_Pivot6_op1_temp = 32'd5;
assign main_NodeBlock1_Pivot2_op1_temp = 32'd1;
assign main_NodeBlock_Pivot_op1_temp = 32'd2;
assign main_for_cond171_preheader_bit_concat10_bit_select_operand_2 = 3'd0;
always @(*) begin
	main_for_end186_rem_width_extended = {{24{main_for_end186_rem[4]}},main_for_end186_rem};
end
assign main_for_end186_bit_concat8_bit_select_operand_2 = 3'd0;
assign main_NodeBlock16_Pivot17_op1_temp = 32'd2;
assign main_if_end298_bit_concat6_bit_select_operand_2 = 3'd0;
assign main_if_else315_cmp316_op1_temp = 32'd60;
assign main_if_end329_Pivot26_op1_temp = 32'd1;
assign main_NodeBlock23_Pivot24_op1_temp = 32'd2;
assign main_if_end360_bit_concat4_bit_select_operand_2 = 3'd0;
assign main_if_else379_cmp380_op1_temp = 32'd60;
always @(*) begin
	main_for_cond423_preheader_i_3633_reg_width_extended = {25'd0,main_for_cond423_preheader_i_3633_reg};
end
assign main_for_cond423_preheader_bit_concat_bit_select_operand_2 = 3'd0;
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_cleanup_429)) begin
		finish <= (fsm_stall == 1'd0);
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 0;
	end
	if ((cur_state == LEGUP_F_main_BB_cleanup_429)) begin
		return_val <= main_cleanup_retval_0_reg;
	end
end
assign memory_controller_1_write_enable_a = 1'd0;
assign memory_controller_1_in_a = 64'd0;
always @(*) begin
	memory_controller_1_enable_a = 1'd0;
	if ((cur_state == LEGUP_F_main_BB_if_then218_139)) begin
		memory_controller_1_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then231_174)) begin
		memory_controller_1_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then244_241)) begin
		memory_controller_1_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else255_274)) begin
		memory_controller_1_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then271_308)) begin
		memory_controller_1_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then278_314)) begin
		memory_controller_1_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then285_317)) begin
		memory_controller_1_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else290_320)) begin
		memory_controller_1_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end360_373)) begin
		memory_controller_1_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_1_address_a = 0;
	if ((cur_state == LEGUP_F_main_BB_if_then218_139)) begin
		memory_controller_1_address_a = main_if_then218_arrayidx221;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then231_174)) begin
		memory_controller_1_address_a = main_if_then231_arrayidx234;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then244_241)) begin
		memory_controller_1_address_a = main_if_then244_arrayidx247;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else255_274)) begin
		memory_controller_1_address_a = main_if_else255_arrayidx258;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then271_308)) begin
		memory_controller_1_address_a = main_if_then271_arrayidx272;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then278_314)) begin
		memory_controller_1_address_a = main_if_then278_arrayidx279;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then285_317)) begin
		memory_controller_1_address_a = main_if_then285_arrayidx286;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else290_320)) begin
		memory_controller_1_address_a = main_if_else290_arrayidx291;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end360_373)) begin
		memory_controller_1_address_a = main_if_end360_pn_in_reg;
	end
end
always @(*) begin
	memory_controller_1_size_a = 2'd0;
	if ((cur_state == LEGUP_F_main_BB_if_then218_139)) begin
		memory_controller_1_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then231_174)) begin
		memory_controller_1_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then244_241)) begin
		memory_controller_1_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else255_274)) begin
		memory_controller_1_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then271_308)) begin
		memory_controller_1_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then278_314)) begin
		memory_controller_1_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then285_317)) begin
		memory_controller_1_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else290_320)) begin
		memory_controller_1_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end360_373)) begin
		memory_controller_1_size_a = 2'd2;
	end
end
assign memory_controller_1_write_enable_b = 1'd0;
assign memory_controller_1_in_b = 64'd0;
assign memory_controller_1_enable_b = 1'd0;
assign memory_controller_1_address_b = 0;
assign memory_controller_1_size_b = 2'd0;
assign memory_controller_0_write_enable_a = 1'd0;
assign memory_controller_0_in_a = 64'd0;
always @(*) begin
	memory_controller_0_enable_a = 1'd0;
	if ((cur_state == LEGUP_F_main_BB_if_then218_139)) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then231_174)) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then244_241)) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else255_274)) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then271_308)) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then278_314)) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then285_317)) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else290_320)) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end360_373)) begin
		memory_controller_0_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_0_address_a = 0;
	if ((cur_state == LEGUP_F_main_BB_if_then218_139)) begin
		memory_controller_0_address_a = main_if_then218_arrayidx226;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then231_174)) begin
		memory_controller_0_address_a = main_if_then231_arrayidx239;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then244_241)) begin
		memory_controller_0_address_a = main_if_then244_arrayidx252;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else255_274)) begin
		memory_controller_0_address_a = main_if_else255_arrayidx263;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then271_308)) begin
		memory_controller_0_address_a = main_if_then271_arrayidx274;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then278_314)) begin
		memory_controller_0_address_a = main_if_then278_arrayidx281;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then285_317)) begin
		memory_controller_0_address_a = main_if_then285_arrayidx288;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else290_320)) begin
		memory_controller_0_address_a = main_if_else290_arrayidx293;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end360_373)) begin
		memory_controller_0_address_a = main_if_end360_pn622_in_reg;
	end
end
always @(*) begin
	memory_controller_0_size_a = 2'd0;
	if ((cur_state == LEGUP_F_main_BB_if_then218_139)) begin
		memory_controller_0_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then231_174)) begin
		memory_controller_0_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then244_241)) begin
		memory_controller_0_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else255_274)) begin
		memory_controller_0_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then271_308)) begin
		memory_controller_0_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then278_314)) begin
		memory_controller_0_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then285_317)) begin
		memory_controller_0_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else290_320)) begin
		memory_controller_0_size_a = 2'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end360_373)) begin
		memory_controller_0_size_a = 2'd2;
	end
end
assign memory_controller_0_write_enable_b = 1'd0;
assign memory_controller_0_in_b = 64'd0;
assign memory_controller_0_enable_b = 1'd0;
assign memory_controller_0_address_b = 0;
assign memory_controller_0_size_b = 2'd0;

endmodule
module ram_dual_port
(
	clk,
	clken,
	address_a,
	address_b,
	wren_a,
	data_a,
	byteena_a,
	wren_b,
	data_b,
	byteena_b,
	q_b,
	q_a
);

parameter  width_a = 1'd0;
parameter  widthad_a = 1'd0;
parameter  numwords_a = 1'd0;
parameter  width_b = 1'd0;
parameter  widthad_b = 1'd0;
parameter  numwords_b = 1'd0;
parameter  latency = 1;
parameter  init_file = "UNUSED";
parameter  width_be_a = 1'd0;
parameter  width_be_b = 1'd0;
localparam output_registered = (latency == 1)? "UNREGISTERED" : "CLOCK0";
input  clk;
input  clken;
input [(widthad_a-1):0] address_a;
output wire [(width_a-1):0] q_a;
wire [(width_a-1):0] q_a_wire;
input [(widthad_b-1):0] address_b;
output wire [(width_b-1):0] q_b;
wire [(width_b-1):0] q_b_wire;
input  wren_a;
input [(width_a-1):0] data_a;
input [width_be_a-1:0] byteena_a;
input  wren_b;
input [(width_b-1):0] data_b;
input [width_be_b-1:0] byteena_b;
reg  clk_wire;

altsyncram altsyncram_component (
	.address_a (address_a),
    .clock0 (clk_wire),
    .clock1 (1'd1),
    .clocken0 (clken),
    .clocken1 (1'd1),
    .clocken2 (1'd1),
    .clocken3 (1'd1),
    .aclr0 (1'd0),
    .aclr1 (1'd0),
    .addressstall_a (1'd0),
    .eccstatus (),
    .rden_a (clken),
    .q_a (q_a),
	.address_b (address_b),
    .addressstall_b (1'd0),
    .rden_b (clken),
    .q_b (q_b),
    .wren_a (wren_a),
    .data_a (data_a),
    .wren_b (wren_b),
    .data_b (data_b),
    .byteena_b (byteena_b),
    .byteena_a (byteena_a)
);
defparam
    altsyncram_component.width_byteena_a = width_be_a,
    altsyncram_component.width_byteena_b = width_be_b,
    altsyncram_component.operation_mode = "BIDIR_DUAL_PORT",
    altsyncram_component.read_during_write_mode_mixed_ports = "OLD_DATA",
    altsyncram_component.init_file = init_file,
    altsyncram_component.lpm_hint = "ENABLE_RUNTIME_MOD=NO",
    altsyncram_component.lpm_type = "altsyncram",
    altsyncram_component.power_up_uninitialized = "FALSE",
    altsyncram_component.intended_device_family = "Arria10",
    altsyncram_component.clock_enable_input_b = "BYPASS",
    altsyncram_component.clock_enable_output_b = "BYPASS",
    altsyncram_component.outdata_aclr_b = "NONE",
    altsyncram_component.outdata_reg_b = output_registered,
    altsyncram_component.numwords_b = numwords_b,
    altsyncram_component.widthad_b = widthad_b,
    altsyncram_component.width_b = width_b,
    altsyncram_component.address_reg_b = "CLOCK0",
    altsyncram_component.byteena_reg_b = "CLOCK0",
    altsyncram_component.indata_reg_b = "CLOCK0",
    altsyncram_component.wrcontrol_wraddress_reg_b = "CLOCK0",
    altsyncram_component.clock_enable_input_a = "BYPASS",
    altsyncram_component.clock_enable_output_a = "BYPASS",
    altsyncram_component.outdata_aclr_a = "NONE",
    altsyncram_component.outdata_reg_a = output_registered,
    altsyncram_component.numwords_a = numwords_a,
    altsyncram_component.widthad_a = widthad_a,
    altsyncram_component.width_a = width_a;

always @(*) begin
	clk_wire = clk;
end


endmodule
module rom_dual_port
(
	clk,
	clken,
	address_a,
	q_a,
	address_b,
	q_b
);

parameter  width_a = 1'd0;
parameter  widthad_a = 1'd0;
parameter  numwords_a = 1'd0;
parameter  width_b = 1'd0;
parameter  widthad_b = 1'd0;
parameter  numwords_b = 1'd0;
parameter  init_file = {`MEM_INIT_DIR, "UNUSED.mif"};
parameter  latency = 1;

input  clk;
input  clken;
input [(widthad_a-1):0] address_a;
output wire [(width_a-1):0] q_a;
reg [(width_a-1):0] q_a_wire;
input [(widthad_b-1):0] address_b;
output wire [(width_b-1):0] q_b;
reg [(width_b-1):0] q_b_wire;

(* ram_init_file = init_file *) reg [width_a-1:0] ram [numwords_a-1:0];

integer i;
/* synthesis translate_off */
ALTERA_MF_MEMORY_INITIALIZATION mem ();
reg [8*256:1] ram_ver_file;
initial begin
	if (init_file == {`MEM_INIT_DIR, "UNUSED.mif"})
    begin
		for (i = 0; i < numwords_a; i = i + 1)
			ram[i] = 0;
    end
	else
    begin
        // modelsim can't read .mif files directly. So use Altera function to
        // convert them to .ver files
        mem.convert_to_ver_file(init_file, width_a, ram_ver_file);
        $readmemh(ram_ver_file, ram);
    end
end
/* synthesis translate_on */

localparam input_latency = ((latency - 1) >> 1);
localparam output_latency = (latency - 1) - input_latency;
integer j;

reg [(widthad_a-1):0] address_a_reg[input_latency:0];
reg [(widthad_b-1):0] address_b_reg[input_latency:0];

always @(*)
begin
  address_a_reg[0] = address_a;
  address_b_reg[0] = address_b;
end

always @(posedge clk)
if (clken)
begin
   for (j = 0; j < input_latency; j=j+1)
   begin
       address_a_reg[j+1] <= address_a_reg[j];
       address_b_reg[j+1] <= address_b_reg[j];
   end
end

always @ (posedge clk)
if (clken)
begin
    q_a_wire <= ram[address_a_reg[input_latency]];
end

always @ (posedge clk)
if (clken)
begin
    q_b_wire <= ram[address_b_reg[input_latency]];
end


reg [(width_a-1):0] q_a_reg[output_latency:0];

always @(*)
begin
   q_a_reg[0] <= q_a_wire;
end

always @(posedge clk)
if (clken)
begin
   for (j = 0; j < output_latency; j=j+1)
   begin
       q_a_reg[j+1] <= q_a_reg[j];
   end
end

assign q_a = q_a_reg[output_latency];
reg [(width_b-1):0] q_b_reg[output_latency:0];

always @(*)
begin
   q_b_reg[0] <= q_b_wire;
end

always @(posedge clk)
if (clken)
begin
   for (j = 0; j < output_latency; j=j+1)
   begin
       q_b_reg[j+1] <= q_b_reg[j];
   end
end

assign q_b = q_b_reg[output_latency];

endmodule
`timescale 1 ns / 1 ns
module main_tb
(
);

reg  clk;
reg  reset;
reg  start;
wire [31:0] return_val;
wire  finish;


top top_inst (
	.clk (clk),
	.reset (reset),
	.start (start),
	.finish (finish),
	.return_val (return_val)
);




initial 
    clk = 0;
always @(clk)
    clk <= #10 ~clk;

initial begin
//$monitor("At t=%t clk=%b %b %b %b %d", $time, clk, reset, start, finish, return_val);
reset <= 1;
@(negedge clk);
reset <= 0;
start <= 1;
@(negedge clk);
start <= 0;
end

always@(posedge clk) begin
    if (finish == 1) begin
        $display("At t=%t clk=%b finish=%b return_val=%d", $time, clk, finish, return_val);
        $display("Cycles: %d", ($time-50)/20);
        $finish;
    end
end


endmodule
