$date
  Wed Nov 29 17:24:23 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module testbench_demux_1x8 $end
$var reg 1 ! i_tb $end
$var reg 3 " s_tb[2:0] $end
$var reg 8 # o_tb[7:0] $end
$scope module uut $end
$var reg 1 $ i $end
$var reg 3 % s[2:0] $end
$var reg 8 & o[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
b000 "
b00000001 #
1$
b000 %
b00000001 &
#10000000
b010 "
b00000100 #
b010 %
b00000100 &
#20000000
0!
b110 "
b00000000 #
0$
b110 %
b00000000 &
#30000000
