Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  3 02:56:11 2024
| Host         : TRON running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file audio_read_playback_top_timing_summary_routed.rpt -pb audio_read_playback_top_timing_summary_routed.pb -rpx audio_read_playback_top_timing_summary_routed.rpx -warn_on_violation
| Design       : audio_read_playback_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                88          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (88)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (187)
5. checking no_input_delay (2)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (88)
-------------------------
 There are 88 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (187)
--------------------------------------------------
 There are 187 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.177        0.000                      0                  434        0.189        0.000                      0                  434        3.000        0.000                       0                   207  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       13.177        0.000                      0                  434        0.189        0.000                      0                  434        9.500        0.000                       0                   203  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.177ns  (required time - arrival time)
  Source:                 SD_card/m_sdcard/state_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/addr_v_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 0.994ns (16.605%)  route 4.992ns (83.395%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 21.515 - 20.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.635     1.635    SD_card/m_sdcard/clk_out1
    SLICE_X5Y44          FDRE                                         r  SD_card/m_sdcard/state_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419     2.054 f  SD_card/m_sdcard/state_v_reg[2]/Q
                         net (fo=109, routed)         1.283     3.338    SD_card/m_sdcard/state_v_reg_n_0_[2]
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.299     3.637 r  SD_card/m_sdcard/bitCnt_v[7]_i_8/O
                         net (fo=5, routed)           1.033     4.670    SD_card/m_sdcard/bitCnt_v[7]_i_8_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I4_O)        0.124     4.794 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=18, routed)          1.723     6.517    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.152     6.669 r  SD_card/m_sdcard/addr_v[25]_i_1/O
                         net (fo=20, routed)          0.953     7.622    SD_card/m_sdcard/addr_v[25]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.515    21.515    SD_card/m_sdcard/clk_out1
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[15]/C
                         clock pessimism              0.093    21.608    
                         clock uncertainty           -0.084    21.525    
    SLICE_X6Y40          FDRE (Setup_fdre_C_R)       -0.726    20.799    SD_card/m_sdcard/addr_v_reg[15]
  -------------------------------------------------------------------
                         required time                         20.799    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                 13.177    

Slack (MET) :             13.177ns  (required time - arrival time)
  Source:                 SD_card/m_sdcard/state_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/addr_v_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 0.994ns (16.605%)  route 4.992ns (83.395%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 21.515 - 20.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.635     1.635    SD_card/m_sdcard/clk_out1
    SLICE_X5Y44          FDRE                                         r  SD_card/m_sdcard/state_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419     2.054 f  SD_card/m_sdcard/state_v_reg[2]/Q
                         net (fo=109, routed)         1.283     3.338    SD_card/m_sdcard/state_v_reg_n_0_[2]
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.299     3.637 r  SD_card/m_sdcard/bitCnt_v[7]_i_8/O
                         net (fo=5, routed)           1.033     4.670    SD_card/m_sdcard/bitCnt_v[7]_i_8_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I4_O)        0.124     4.794 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=18, routed)          1.723     6.517    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.152     6.669 r  SD_card/m_sdcard/addr_v[25]_i_1/O
                         net (fo=20, routed)          0.953     7.622    SD_card/m_sdcard/addr_v[25]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.515    21.515    SD_card/m_sdcard/clk_out1
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[21]/C
                         clock pessimism              0.093    21.608    
                         clock uncertainty           -0.084    21.525    
    SLICE_X6Y40          FDRE (Setup_fdre_C_R)       -0.726    20.799    SD_card/m_sdcard/addr_v_reg[21]
  -------------------------------------------------------------------
                         required time                         20.799    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                 13.177    

Slack (MET) :             13.177ns  (required time - arrival time)
  Source:                 SD_card/m_sdcard/state_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/addr_v_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 0.994ns (16.605%)  route 4.992ns (83.395%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 21.515 - 20.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.635     1.635    SD_card/m_sdcard/clk_out1
    SLICE_X5Y44          FDRE                                         r  SD_card/m_sdcard/state_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419     2.054 f  SD_card/m_sdcard/state_v_reg[2]/Q
                         net (fo=109, routed)         1.283     3.338    SD_card/m_sdcard/state_v_reg_n_0_[2]
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.299     3.637 r  SD_card/m_sdcard/bitCnt_v[7]_i_8/O
                         net (fo=5, routed)           1.033     4.670    SD_card/m_sdcard/bitCnt_v[7]_i_8_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I4_O)        0.124     4.794 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=18, routed)          1.723     6.517    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.152     6.669 r  SD_card/m_sdcard/addr_v[25]_i_1/O
                         net (fo=20, routed)          0.953     7.622    SD_card/m_sdcard/addr_v[25]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.515    21.515    SD_card/m_sdcard/clk_out1
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[24]/C
                         clock pessimism              0.093    21.608    
                         clock uncertainty           -0.084    21.525    
    SLICE_X6Y40          FDRE (Setup_fdre_C_R)       -0.726    20.799    SD_card/m_sdcard/addr_v_reg[24]
  -------------------------------------------------------------------
                         required time                         20.799    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                 13.177    

Slack (MET) :             13.177ns  (required time - arrival time)
  Source:                 SD_card/m_sdcard/state_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/addr_v_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 0.994ns (16.605%)  route 4.992ns (83.395%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 21.515 - 20.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.635     1.635    SD_card/m_sdcard/clk_out1
    SLICE_X5Y44          FDRE                                         r  SD_card/m_sdcard/state_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419     2.054 f  SD_card/m_sdcard/state_v_reg[2]/Q
                         net (fo=109, routed)         1.283     3.338    SD_card/m_sdcard/state_v_reg_n_0_[2]
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.299     3.637 r  SD_card/m_sdcard/bitCnt_v[7]_i_8/O
                         net (fo=5, routed)           1.033     4.670    SD_card/m_sdcard/bitCnt_v[7]_i_8_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I4_O)        0.124     4.794 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=18, routed)          1.723     6.517    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.152     6.669 r  SD_card/m_sdcard/addr_v[25]_i_1/O
                         net (fo=20, routed)          0.953     7.622    SD_card/m_sdcard/addr_v[25]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.515    21.515    SD_card/m_sdcard/clk_out1
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[25]/C
                         clock pessimism              0.093    21.608    
                         clock uncertainty           -0.084    21.525    
    SLICE_X6Y40          FDRE (Setup_fdre_C_R)       -0.726    20.799    SD_card/m_sdcard/addr_v_reg[25]
  -------------------------------------------------------------------
                         required time                         20.799    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                 13.177    

Slack (MET) :             13.177ns  (required time - arrival time)
  Source:                 SD_card/m_sdcard/state_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/addr_v_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 0.994ns (16.605%)  route 4.992ns (83.395%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 21.515 - 20.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.635     1.635    SD_card/m_sdcard/clk_out1
    SLICE_X5Y44          FDRE                                         r  SD_card/m_sdcard/state_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419     2.054 f  SD_card/m_sdcard/state_v_reg[2]/Q
                         net (fo=109, routed)         1.283     3.338    SD_card/m_sdcard/state_v_reg_n_0_[2]
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.299     3.637 r  SD_card/m_sdcard/bitCnt_v[7]_i_8/O
                         net (fo=5, routed)           1.033     4.670    SD_card/m_sdcard/bitCnt_v[7]_i_8_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I4_O)        0.124     4.794 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=18, routed)          1.723     6.517    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.152     6.669 r  SD_card/m_sdcard/addr_v[25]_i_1/O
                         net (fo=20, routed)          0.953     7.622    SD_card/m_sdcard/addr_v[25]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.515    21.515    SD_card/m_sdcard/clk_out1
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[2]/C
                         clock pessimism              0.093    21.608    
                         clock uncertainty           -0.084    21.525    
    SLICE_X6Y40          FDRE (Setup_fdre_C_R)       -0.726    20.799    SD_card/m_sdcard/addr_v_reg[2]
  -------------------------------------------------------------------
                         required time                         20.799    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                 13.177    

Slack (MET) :             13.177ns  (required time - arrival time)
  Source:                 SD_card/m_sdcard/state_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/addr_v_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 0.994ns (16.605%)  route 4.992ns (83.395%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 21.515 - 20.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.635     1.635    SD_card/m_sdcard/clk_out1
    SLICE_X5Y44          FDRE                                         r  SD_card/m_sdcard/state_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419     2.054 f  SD_card/m_sdcard/state_v_reg[2]/Q
                         net (fo=109, routed)         1.283     3.338    SD_card/m_sdcard/state_v_reg_n_0_[2]
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.299     3.637 r  SD_card/m_sdcard/bitCnt_v[7]_i_8/O
                         net (fo=5, routed)           1.033     4.670    SD_card/m_sdcard/bitCnt_v[7]_i_8_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I4_O)        0.124     4.794 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=18, routed)          1.723     6.517    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.152     6.669 r  SD_card/m_sdcard/addr_v[25]_i_1/O
                         net (fo=20, routed)          0.953     7.622    SD_card/m_sdcard/addr_v[25]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.515    21.515    SD_card/m_sdcard/clk_out1
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[4]/C
                         clock pessimism              0.093    21.608    
                         clock uncertainty           -0.084    21.525    
    SLICE_X6Y40          FDRE (Setup_fdre_C_R)       -0.726    20.799    SD_card/m_sdcard/addr_v_reg[4]
  -------------------------------------------------------------------
                         required time                         20.799    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                 13.177    

Slack (MET) :             13.177ns  (required time - arrival time)
  Source:                 SD_card/m_sdcard/state_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/addr_v_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 0.994ns (16.605%)  route 4.992ns (83.395%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 21.515 - 20.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.635     1.635    SD_card/m_sdcard/clk_out1
    SLICE_X5Y44          FDRE                                         r  SD_card/m_sdcard/state_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419     2.054 f  SD_card/m_sdcard/state_v_reg[2]/Q
                         net (fo=109, routed)         1.283     3.338    SD_card/m_sdcard/state_v_reg_n_0_[2]
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.299     3.637 r  SD_card/m_sdcard/bitCnt_v[7]_i_8/O
                         net (fo=5, routed)           1.033     4.670    SD_card/m_sdcard/bitCnt_v[7]_i_8_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I4_O)        0.124     4.794 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=18, routed)          1.723     6.517    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.152     6.669 r  SD_card/m_sdcard/addr_v[25]_i_1/O
                         net (fo=20, routed)          0.953     7.622    SD_card/m_sdcard/addr_v[25]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.515    21.515    SD_card/m_sdcard/clk_out1
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[6]/C
                         clock pessimism              0.093    21.608    
                         clock uncertainty           -0.084    21.525    
    SLICE_X6Y40          FDRE (Setup_fdre_C_R)       -0.726    20.799    SD_card/m_sdcard/addr_v_reg[6]
  -------------------------------------------------------------------
                         required time                         20.799    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                 13.177    

Slack (MET) :             13.525ns  (required time - arrival time)
  Source:                 SD_card/m_sdcard/state_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/addr_v_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 0.994ns (17.339%)  route 4.739ns (82.661%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 21.514 - 20.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.635     1.635    SD_card/m_sdcard/clk_out1
    SLICE_X5Y44          FDRE                                         r  SD_card/m_sdcard/state_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419     2.054 f  SD_card/m_sdcard/state_v_reg[2]/Q
                         net (fo=109, routed)         1.283     3.338    SD_card/m_sdcard/state_v_reg_n_0_[2]
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.299     3.637 r  SD_card/m_sdcard/bitCnt_v[7]_i_8/O
                         net (fo=5, routed)           1.033     4.670    SD_card/m_sdcard/bitCnt_v[7]_i_8_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I4_O)        0.124     4.794 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=18, routed)          1.723     6.517    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.152     6.669 r  SD_card/m_sdcard/addr_v[25]_i_1/O
                         net (fo=20, routed)          0.699     7.368    SD_card/m_sdcard/addr_v[25]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.514    21.514    SD_card/m_sdcard/clk_out1
    SLICE_X5Y38          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[11]/C
                         clock pessimism              0.093    21.607    
                         clock uncertainty           -0.084    21.524    
    SLICE_X5Y38          FDRE (Setup_fdre_C_R)       -0.631    20.893    SD_card/m_sdcard/addr_v_reg[11]
  -------------------------------------------------------------------
                         required time                         20.893    
                         arrival time                          -7.368    
  -------------------------------------------------------------------
                         slack                                 13.525    

Slack (MET) :             13.525ns  (required time - arrival time)
  Source:                 SD_card/m_sdcard/state_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/addr_v_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 0.994ns (17.339%)  route 4.739ns (82.661%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 21.514 - 20.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.635     1.635    SD_card/m_sdcard/clk_out1
    SLICE_X5Y44          FDRE                                         r  SD_card/m_sdcard/state_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419     2.054 f  SD_card/m_sdcard/state_v_reg[2]/Q
                         net (fo=109, routed)         1.283     3.338    SD_card/m_sdcard/state_v_reg_n_0_[2]
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.299     3.637 r  SD_card/m_sdcard/bitCnt_v[7]_i_8/O
                         net (fo=5, routed)           1.033     4.670    SD_card/m_sdcard/bitCnt_v[7]_i_8_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I4_O)        0.124     4.794 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=18, routed)          1.723     6.517    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.152     6.669 r  SD_card/m_sdcard/addr_v[25]_i_1/O
                         net (fo=20, routed)          0.699     7.368    SD_card/m_sdcard/addr_v[25]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.514    21.514    SD_card/m_sdcard/clk_out1
    SLICE_X5Y38          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[12]/C
                         clock pessimism              0.093    21.607    
                         clock uncertainty           -0.084    21.524    
    SLICE_X5Y38          FDRE (Setup_fdre_C_R)       -0.631    20.893    SD_card/m_sdcard/addr_v_reg[12]
  -------------------------------------------------------------------
                         required time                         20.893    
                         arrival time                          -7.368    
  -------------------------------------------------------------------
                         slack                                 13.525    

Slack (MET) :             13.525ns  (required time - arrival time)
  Source:                 SD_card/m_sdcard/state_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/addr_v_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 0.994ns (17.339%)  route 4.739ns (82.661%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 21.514 - 20.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.635     1.635    SD_card/m_sdcard/clk_out1
    SLICE_X5Y44          FDRE                                         r  SD_card/m_sdcard/state_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419     2.054 f  SD_card/m_sdcard/state_v_reg[2]/Q
                         net (fo=109, routed)         1.283     3.338    SD_card/m_sdcard/state_v_reg_n_0_[2]
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.299     3.637 r  SD_card/m_sdcard/bitCnt_v[7]_i_8/O
                         net (fo=5, routed)           1.033     4.670    SD_card/m_sdcard/bitCnt_v[7]_i_8_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I4_O)        0.124     4.794 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=18, routed)          1.723     6.517    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.152     6.669 r  SD_card/m_sdcard/addr_v[25]_i_1/O
                         net (fo=20, routed)          0.699     7.368    SD_card/m_sdcard/addr_v[25]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.514    21.514    SD_card/m_sdcard/clk_out1
    SLICE_X5Y38          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[17]/C
                         clock pessimism              0.093    21.607    
                         clock uncertainty           -0.084    21.524    
    SLICE_X5Y38          FDRE (Setup_fdre_C_R)       -0.631    20.893    SD_card/m_sdcard/addr_v_reg[17]
  -------------------------------------------------------------------
                         required time                         20.893    
                         arrival time                          -7.368    
  -------------------------------------------------------------------
                         slack                                 13.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 SD_card/m_sdcard/byteCnt_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/byteCnt_v_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.157%)  route 0.134ns (41.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.594     0.594    SD_card/m_sdcard/clk_out1
    SLICE_X5Y47          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  SD_card/m_sdcard/byteCnt_v_reg[0]/Q
                         net (fo=20, routed)          0.134     0.868    SD_card/m_sdcard/byteCnt_v[0]
    SLICE_X3Y47          LUT6 (Prop_lut6_I5_O)        0.045     0.913 r  SD_card/m_sdcard/byteCnt_v[4]_i_1/O
                         net (fo=1, routed)           0.000     0.913    SD_card/m_sdcard/byteCnt_v[4]_i_1_n_0
    SLICE_X3Y47          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.867     0.867    SD_card/m_sdcard/clk_out1
    SLICE_X3Y47          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[4]/C
                         clock pessimism             -0.234     0.633    
    SLICE_X3Y47          FDRE (Hold_fdre_C_D)         0.092     0.725    SD_card/m_sdcard/byteCnt_v_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 SD_card/m_sdcard/tx_v_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/tx_v_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.209ns (64.824%)  route 0.113ns (35.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.591     0.591    SD_card/m_sdcard/clk_out1
    SLICE_X6Y38          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     0.755 r  SD_card/m_sdcard/tx_v_reg[25]/Q
                         net (fo=1, routed)           0.113     0.868    SD_card/m_sdcard/tx_v_reg_n_0_[25]
    SLICE_X3Y38          LUT6 (Prop_lut6_I0_O)        0.045     0.913 r  SD_card/m_sdcard/tx_v[26]_i_1/O
                         net (fo=1, routed)           0.000     0.913    SD_card/m_sdcard/tx_v[26]_i_1_n_0
    SLICE_X3Y38          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.864     0.864    SD_card/m_sdcard/clk_out1
    SLICE_X3Y38          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[26]/C
                         clock pessimism             -0.234     0.630    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.091     0.721    SD_card/m_sdcard/tx_v_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 SD_card/m_sdcard/tx_v_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/tx_v_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.593     0.593    SD_card/m_sdcard/clk_out1
    SLICE_X4Y45          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.128     0.721 r  SD_card/m_sdcard/tx_v_reg[42]/Q
                         net (fo=1, routed)           0.062     0.782    SD_card/m_sdcard/tx_v_reg_n_0_[42]
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.099     0.881 r  SD_card/m_sdcard/tx_v[43]_i_2/O
                         net (fo=1, routed)           0.000     0.881    SD_card/m_sdcard/tx_v[43]_i_2_n_0
    SLICE_X4Y45          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.864     0.864    SD_card/m_sdcard/clk_out1
    SLICE_X4Y45          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[43]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X4Y45          FDRE (Hold_fdre_C_D)         0.091     0.684    SD_card/m_sdcard/tx_v_reg[43]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 SD_card/m_sdcard/byteCnt_v_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/byteCnt_v_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.214%)  route 0.130ns (40.786%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.594     0.594    SD_card/m_sdcard/clk_out1
    SLICE_X5Y48          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  SD_card/m_sdcard/byteCnt_v_reg[6]/Q
                         net (fo=5, routed)           0.130     0.865    SD_card/m_sdcard/byteCnt_v[6]
    SLICE_X4Y48          LUT5 (Prop_lut5_I3_O)        0.048     0.913 r  SD_card/m_sdcard/byteCnt_v[8]_i_1/O
                         net (fo=1, routed)           0.000     0.913    SD_card/m_sdcard/byteCnt_v[8]_i_1_n_0
    SLICE_X4Y48          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.865     0.865    SD_card/m_sdcard/clk_out1
    SLICE_X4Y48          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[8]/C
                         clock pessimism             -0.258     0.607    
    SLICE_X4Y48          FDRE (Hold_fdre_C_D)         0.107     0.714    SD_card/m_sdcard/byteCnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 SD_card/FSM_onehot_state_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/FSM_onehot_state_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.566     0.566    SD_card/clk_out1
    SLICE_X8Y44          FDRE                                         r  SD_card/FSM_onehot_state_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.148     0.714 r  SD_card/FSM_onehot_state_r_reg[2]/Q
                         net (fo=2, routed)           0.075     0.788    SD_card/FSM_onehot_state_r_reg_n_0_[2]
    SLICE_X8Y44          LUT3 (Prop_lut3_I0_O)        0.098     0.886 r  SD_card/FSM_onehot_state_r[3]_i_1/O
                         net (fo=1, routed)           0.000     0.886    SD_card/state_x[3]
    SLICE_X8Y44          FDRE                                         r  SD_card/FSM_onehot_state_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.836     0.836    SD_card/clk_out1
    SLICE_X8Y44          FDRE                                         r  SD_card/FSM_onehot_state_r_reg[3]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X8Y44          FDRE (Hold_fdre_C_D)         0.120     0.686    SD_card/FSM_onehot_state_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 SD_card/m_sdcard/data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/data_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.567     0.567    SD_card/m_sdcard/clk_out1
    SLICE_X8Y47          FDRE                                         r  SD_card/m_sdcard/data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164     0.731 r  SD_card/m_sdcard/data_o_reg[2]/Q
                         net (fo=2, routed)           0.122     0.853    SD_card/in7[10]
    SLICE_X8Y48          FDRE                                         r  SD_card/data_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.837     0.837    SD_card/clk_out1
    SLICE_X8Y48          FDRE                                         r  SD_card/data_r_reg[10]/C
                         clock pessimism             -0.254     0.583    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.059     0.642    SD_card/data_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 SD_card/m_sdcard/sclkPhaseTimer_v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/sclkPhaseTimer_v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.052%)  route 0.152ns (44.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.592     0.592    SD_card/m_sdcard/clk_out1
    SLICE_X3Y37          FDRE                                         r  SD_card/m_sdcard/sclkPhaseTimer_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  SD_card/m_sdcard/sclkPhaseTimer_v_reg[3]/Q
                         net (fo=5, routed)           0.152     0.884    SD_card/m_sdcard/sclkPhaseTimer_v_reg[3]
    SLICE_X5Y37          LUT6 (Prop_lut6_I4_O)        0.045     0.929 r  SD_card/m_sdcard/sclkPhaseTimer_v[5]_i_2/O
                         net (fo=1, routed)           0.000     0.929    SD_card/m_sdcard/p_0_in__0[5]
    SLICE_X5Y37          FDRE                                         r  SD_card/m_sdcard/sclkPhaseTimer_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.860     0.860    SD_card/m_sdcard/clk_out1
    SLICE_X5Y37          FDRE                                         r  SD_card/m_sdcard/sclkPhaseTimer_v_reg[5]/C
                         clock pessimism             -0.234     0.626    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.092     0.718    SD_card/m_sdcard/sclkPhaseTimer_v_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 SD_card/m_sdcard/byteCnt_v_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/byteCnt_v_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.827%)  route 0.130ns (41.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.594     0.594    SD_card/m_sdcard/clk_out1
    SLICE_X5Y48          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  SD_card/m_sdcard/byteCnt_v_reg[6]/Q
                         net (fo=5, routed)           0.130     0.865    SD_card/m_sdcard/byteCnt_v[6]
    SLICE_X4Y48          LUT4 (Prop_lut4_I2_O)        0.045     0.910 r  SD_card/m_sdcard/byteCnt_v[7]_i_1/O
                         net (fo=1, routed)           0.000     0.910    SD_card/m_sdcard/byteCnt_v[7]_i_1_n_0
    SLICE_X4Y48          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.865     0.865    SD_card/m_sdcard/clk_out1
    SLICE_X4Y48          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[7]/C
                         clock pessimism             -0.258     0.607    
    SLICE_X4Y48          FDRE (Hold_fdre_C_D)         0.091     0.698    SD_card/m_sdcard/byteCnt_v_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 SD_card/m_sdcard/data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/data_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.092%)  route 0.128ns (43.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.567     0.567    SD_card/m_sdcard/clk_out1
    SLICE_X8Y47          FDRE                                         r  SD_card/m_sdcard/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164     0.731 r  SD_card/m_sdcard/data_o_reg[3]/Q
                         net (fo=2, routed)           0.128     0.859    SD_card/in7[11]
    SLICE_X8Y49          FDRE                                         r  SD_card/data_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.837     0.837    SD_card/clk_out1
    SLICE_X8Y49          FDRE                                         r  SD_card/data_r_reg[3]/C
                         clock pessimism             -0.254     0.583    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.063     0.646    SD_card/data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 SD_card/m_sdcard/sclkPhaseTimer_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/sclkPhaseTimer_v_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.701%)  route 0.154ns (45.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.592     0.592    SD_card/m_sdcard/clk_out1
    SLICE_X3Y37          FDRE                                         r  SD_card/m_sdcard/sclkPhaseTimer_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  SD_card/m_sdcard/sclkPhaseTimer_v_reg[1]/Q
                         net (fo=6, routed)           0.154     0.887    SD_card/m_sdcard/sclkPhaseTimer_v_reg[1]
    SLICE_X5Y37          LUT6 (Prop_lut6_I2_O)        0.045     0.932 r  SD_card/m_sdcard/sclkPhaseTimer_v[0]_i_1/O
                         net (fo=1, routed)           0.000     0.932    SD_card/m_sdcard/p_0_in__0[0]
    SLICE_X5Y37          FDRE                                         r  SD_card/m_sdcard/sclkPhaseTimer_v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.860     0.860    SD_card/m_sdcard/clk_out1
    SLICE_X5Y37          FDRE                                         r  SD_card/m_sdcard/sclkPhaseTimer_v_reg[0]/C
                         clock pessimism             -0.234     0.626    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.092     0.718    SD_card/m_sdcard/sclkPhaseTimer_v_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X9Y45      SD_card/FSM_onehot_state_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y45      SD_card/FSM_onehot_state_r_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y44      SD_card/FSM_onehot_state_r_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y44      SD_card/FSM_onehot_state_r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y45      SD_card/FSM_onehot_state_r_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y44      SD_card/FSM_onehot_state_r_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y44      SD_card/FSM_onehot_state_r_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y44      SD_card/FSM_onehot_state_r_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X9Y45      SD_card/FSM_onehot_state_r_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X9Y45      SD_card/FSM_onehot_state_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y45      SD_card/FSM_onehot_state_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y45      SD_card/FSM_onehot_state_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y44      SD_card/FSM_onehot_state_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y44      SD_card/FSM_onehot_state_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y44      SD_card/FSM_onehot_state_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y44      SD_card/FSM_onehot_state_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y45      SD_card/FSM_onehot_state_r_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y45      SD_card/FSM_onehot_state_r_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X9Y45      SD_card/FSM_onehot_state_r_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X9Y45      SD_card/FSM_onehot_state_r_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y45      SD_card/FSM_onehot_state_r_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y45      SD_card/FSM_onehot_state_r_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y44      SD_card/FSM_onehot_state_r_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y44      SD_card/FSM_onehot_state_r_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y44      SD_card/FSM_onehot_state_r_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y44      SD_card/FSM_onehot_state_r_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y45      SD_card/FSM_onehot_state_r_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y45      SD_card/FSM_onehot_state_r_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           209 Endpoints
Min Delay           209 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.931ns  (logic 3.547ns (29.726%)  route 8.384ns (70.274%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_sync[0]/q_reg/Q
                         net (fo=123, routed)         3.873     4.391    SD_card/state_v_reg[0]
    SLICE_X9Y47          LUT6 (Prop_lut6_I5_O)        0.124     4.515 r  SD_card/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.511     9.026    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    11.931 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.931    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.918ns  (logic 3.548ns (32.493%)  route 7.370ns (67.507%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_sync[0]/q_reg/Q
                         net (fo=123, routed)         2.844     3.362    SD_card/state_v_reg[0]
    SLICE_X11Y40         LUT4 (Prop_lut4_I0_O)        0.124     3.486 r  SD_card/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.526     8.012    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    10.918 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.918    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.662ns  (logic 3.557ns (33.358%)  route 7.105ns (66.642%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_sync[0]/q_reg/Q
                         net (fo=123, routed)         2.842     3.360    SD_card/state_v_reg[0]
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.484 r  SD_card/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.263     7.747    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    10.662 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.662    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_gridA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.609ns  (logic 3.783ns (35.663%)  route 6.826ns (64.337%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_sync[0]/q_reg/Q
                         net (fo=123, routed)         2.783     3.301    HexA/counter_reg[0]_0
    SLICE_X10Y50         LUT3 (Prop_lut3_I1_O)        0.150     3.451 r  HexA/hex_gridA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.042     7.494    hex_gridA_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         3.115    10.609 r  hex_gridA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.609    hex_gridA[2]
    C3                                                                r  hex_gridA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.550ns  (logic 3.556ns (33.709%)  route 6.994ns (66.291%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_sync[0]/q_reg/Q
                         net (fo=123, routed)         2.674     3.192    SD_card/state_v_reg[0]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.124     3.316 r  SD_card/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.320     7.636    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    10.550 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.550    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.502ns  (logic 3.558ns (33.876%)  route 6.944ns (66.124%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_sync[0]/q_reg/Q
                         net (fo=123, routed)         2.521     3.039    SD_card/state_v_reg[0]
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124     3.163 r  SD_card/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.424     7.586    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    10.502 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.502    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.383ns  (logic 3.551ns (34.199%)  route 6.832ns (65.801%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_sync[0]/q_reg/Q
                         net (fo=123, routed)         2.666     3.184    SD_card/state_v_reg[0]
    SLICE_X10Y49         LUT4 (Prop_lut4_I0_O)        0.124     3.308 r  SD_card/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.166     7.474    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    10.383 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.383    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.373ns  (logic 3.559ns (34.314%)  route 6.814ns (65.686%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_sync[0]/q_reg/Q
                         net (fo=123, routed)         2.668     3.186    SD_card/state_v_reg[0]
    SLICE_X10Y49         LUT5 (Prop_lut5_I4_O)        0.124     3.310 r  SD_card/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.145     7.456    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    10.373 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.373    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.286ns  (logic 3.542ns (34.431%)  route 6.744ns (65.569%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_sync[0]/q_reg/Q
                         net (fo=123, routed)         2.999     3.517    SD_card/state_v_reg[0]
    SLICE_X11Y38         LUT5 (Prop_lut5_I2_O)        0.124     3.641 r  SD_card/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.746     7.386    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    10.286 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.286    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexB/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.256ns  (logic 3.788ns (36.928%)  route 6.469ns (63.072%))
  Logic Levels:           5  (FDRE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE                         0.000     0.000 r  HexB/counter_reg[15]/C
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  HexB/counter_reg[15]/Q
                         net (fo=23, routed)          1.399     1.917    SD_card/p_0_in[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     2.041 f  SD_card/hex_segB_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.655     2.696    SD_card/hex_segB_OBUF[3]_inst_i_7_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     2.820 r  SD_card/hex_segB_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.824     3.645    SD_card/hex_segB_OBUF[3]_inst_i_2_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.124     3.769 r  SD_card/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.590     7.359    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    10.256 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.256    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 old_clk2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            take_sample_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  old_clk2_reg/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  old_clk2_reg/Q
                         net (fo=1, routed)           0.054     0.182    button_sync[0]/old_clk2
    SLICE_X5Y36          LUT3 (Prop_lut3_I2_O)        0.099     0.281 r  button_sync[0]/take_sample_i_1/O
                         net (fo=1, routed)           0.000     0.281    button_sync_n_2_[0]
    SLICE_X5Y36          FDRE                                         r  take_sample_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            old_clk2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.141ns (41.398%)  route 0.200ns (58.602%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE                         0.000     0.000 r  clk2_reg/C
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk2_reg/Q
                         net (fo=3, routed)           0.200     0.341    clk2
    SLICE_X5Y36          FDRE                                         r  old_clk2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/ff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_sync[0]/ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.164ns (47.484%)  route 0.181ns (52.516%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  button_sync[0]/ff1_reg/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  button_sync[0]/ff1_reg/Q
                         net (fo=3, routed)           0.181     0.345    button_sync[0]/ff1
    SLICE_X64Y45         FDRE                                         r  button_sync[0]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE                         0.000     0.000 r  clk2_reg/C
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk2_reg/Q
                         net (fo=3, routed)           0.168     0.309    clk2
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  clk2_i_1/O
                         net (fo=1, routed)           0.000     0.354    clk2_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  clk2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HexA/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE                         0.000     0.000 r  HexA/counter_reg[11]/C
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  HexA/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    HexA/counter_reg_n_0_[11]
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  HexA/counter_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.357    HexA/counter_reg[8]_i_1__1_n_4
    SLICE_X7Y47          FDRE                                         r  HexA/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HexA/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE                         0.000     0.000 r  HexA/counter_reg[3]/C
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  HexA/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    HexA/counter_reg_n_0_[3]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  HexA/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    HexA/counter_reg[0]_i_1_n_4
    SLICE_X7Y45          FDRE                                         r  HexA/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HexA/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE                         0.000     0.000 r  HexA/counter_reg[7]/C
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  HexA/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    HexA/counter_reg_n_0_[7]
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  HexA/counter_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.357    HexA/counter_reg[4]_i_1__1_n_4
    SLICE_X7Y46          FDRE                                         r  HexA/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_sync[0]/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE                         0.000     0.000 r  button_sync[0]/counter_reg[11]/C
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button_sync[0]/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    button_sync[0]/counter_reg_n_0_[11]
    SLICE_X65Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  button_sync[0]/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    button_sync[0]/counter_reg[8]_i_1_n_4
    SLICE_X65Y51         FDRE                                         r  button_sync[0]/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_sync[0]/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE                         0.000     0.000 r  button_sync[0]/counter_reg[3]/C
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button_sync[0]/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    button_sync[0]/counter_reg_n_0_[3]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  button_sync[0]/counter_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     0.357    button_sync[0]/counter_reg[0]_i_3_n_4
    SLICE_X65Y49         FDRE                                         r  button_sync[0]/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_sync[0]/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE                         0.000     0.000 r  button_sync[0]/counter_reg[7]/C
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button_sync[0]/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    button_sync[0]/counter_reg_n_0_[7]
    SLICE_X65Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  button_sync[0]/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    button_sync[0]/counter_reg[4]_i_1_n_4
    SLICE_X65Y50         FDRE                                         r  button_sync[0]/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.622ns  (logic 4.224ns (39.771%)  route 6.397ns (60.229%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.567     1.567    SD_card/clk_out1
    SLICE_X8Y40          FDRE                                         r  SD_card/ram_addr_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  SD_card/ram_addr_r_reg[13]/Q
                         net (fo=12, routed)          1.338     3.424    SD_card/ram_address[13]
    SLICE_X10Y38         LUT4 (Prop_lut4_I0_O)        0.148     3.572 f  SD_card/hex_segB_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.469     4.041    SD_card/hex_segB_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.328     4.369 f  SD_card/hex_segB_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.916     5.285    SD_card/hex_segB_OBUF[2]_inst_i_2_n_0
    SLICE_X11Y41         LUT4 (Prop_lut4_I0_O)        0.150     5.435 r  SD_card/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.674     9.109    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.080    12.189 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.189    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.508ns  (logic 4.026ns (38.308%)  route 6.483ns (61.692%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.567     1.567    SD_card/clk_out1
    SLICE_X8Y40          FDRE                                         r  SD_card/ram_addr_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  SD_card/ram_addr_r_reg[14]/Q
                         net (fo=12, routed)          0.881     2.967    SD_card/ram_address[14]
    SLICE_X9Y40          LUT4 (Prop_lut4_I1_O)        0.152     3.119 r  SD_card/hex_segB_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.433     3.552    SD_card/hex_segB_OBUF[6]_inst_i_4_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.326     3.878 r  SD_card/hex_segB_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.642     4.520    SD_card/hex_segB_OBUF[6]_inst_i_2_n_0
    SLICE_X11Y40         LUT4 (Prop_lut4_I1_O)        0.124     4.644 r  SD_card/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.526     9.170    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    12.076 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.076    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/data_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.423ns  (logic 3.682ns (35.322%)  route 6.741ns (64.678%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.570     1.570    SD_card/clk_out1
    SLICE_X8Y49          FDRE                                         r  SD_card/data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     2.088 r  SD_card/data_r_reg[0]/Q
                         net (fo=7, routed)           1.516     3.604    SD_card/ram_data[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I3_O)        0.124     3.728 r  SD_card/hex_segA_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.802     4.530    SD_card/hex_segA_OBUF[4]_inst_i_4_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.124     4.654 r  SD_card/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.424     9.078    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    11.993 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.993    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.364ns  (logic 3.788ns (36.543%)  route 6.577ns (63.457%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.566     1.566    SD_card/clk_out1
    SLICE_X8Y38          FDRE                                         r  SD_card/ram_addr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     2.084 r  SD_card/ram_addr_r_reg[7]/Q
                         net (fo=12, routed)          1.507     3.592    SD_card/ram_address[7]
    SLICE_X10Y40         LUT6 (Prop_lut6_I5_O)        0.124     3.716 f  SD_card/hex_segB_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.655     4.371    SD_card/hex_segB_OBUF[3]_inst_i_7_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.495 r  SD_card/hex_segB_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.824     5.319    SD_card/hex_segB_OBUF[3]_inst_i_2_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.124     5.443 r  SD_card/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.590     9.033    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    11.931 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.931    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.328ns  (logic 3.790ns (36.693%)  route 6.538ns (63.307%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.567     1.567    SD_card/clk_out1
    SLICE_X8Y40          FDRE                                         r  SD_card/ram_addr_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  SD_card/ram_addr_r_reg[13]/Q
                         net (fo=12, routed)          1.338     3.424    SD_card/ram_address[13]
    SLICE_X10Y38         LUT4 (Prop_lut4_I0_O)        0.124     3.548 f  SD_card/hex_segB_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.796     4.344    SD_card/hex_segB_OBUF[1]_inst_i_5_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.124     4.468 f  SD_card/hex_segB_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.658     5.126    SD_card/hex_segB_OBUF[1]_inst_i_2_n_0
    SLICE_X11Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.250 r  SD_card/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.746     8.996    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    11.895 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.895    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/data_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.037ns  (logic 3.848ns (38.340%)  route 6.189ns (61.660%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.570     1.570    SD_card/clk_out1
    SLICE_X9Y47          FDRE                                         r  SD_card/data_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456     2.026 r  SD_card/data_r_reg[14]/Q
                         net (fo=7, routed)           1.275     3.301    SD_card/ram_data[14]
    SLICE_X9Y47          LUT5 (Prop_lut5_I3_O)        0.152     3.453 f  SD_card/hex_segA_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.594     4.047    SD_card/hex_segA_OBUF[6]_inst_i_3_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I1_O)        0.326     4.373 r  SD_card/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.320     8.693    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    11.608 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.608    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/data_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.908ns  (logic 3.799ns (38.342%)  route 6.109ns (61.658%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.570     1.570    SD_card/clk_out1
    SLICE_X8Y48          FDRE                                         r  SD_card/data_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.518     2.088 r  SD_card/data_r_reg[9]/Q
                         net (fo=7, routed)           0.861     2.950    SD_card/ram_data[9]
    SLICE_X9Y49          LUT4 (Prop_lut4_I2_O)        0.124     3.074 r  SD_card/hex_segA_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.263     3.337    SD_card/hex_segA_OBUF[2]_inst_i_5_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I5_O)        0.124     3.461 r  SD_card/hex_segA_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.819     4.279    SD_card/hex_segA_OBUF[2]_inst_i_3_n_0
    SLICE_X10Y49         LUT4 (Prop_lut4_I3_O)        0.124     4.403 r  SD_card/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.166     8.570    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    11.479 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.479    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/data_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.900ns  (logic 3.899ns (39.382%)  route 6.001ns (60.618%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.570     1.570    SD_card/clk_out1
    SLICE_X10Y47         FDRE                                         r  SD_card/data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518     2.088 r  SD_card/data_r_reg[5]/Q
                         net (fo=7, routed)           0.893     2.981    SD_card/ram_data[5]
    SLICE_X10Y48         LUT5 (Prop_lut5_I3_O)        0.148     3.129 r  SD_card/hex_segA_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.597     3.726    SD_card/hex_segA_OBUF[5]_inst_i_3_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I1_O)        0.328     4.054 r  SD_card/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.511     8.565    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    11.470 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.470    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/data_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.853ns  (logic 3.971ns (40.307%)  route 5.881ns (59.693%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.570     1.570    SD_card/clk_out1
    SLICE_X9Y47          FDRE                                         r  SD_card/data_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456     2.026 r  SD_card/data_r_reg[12]/Q
                         net (fo=7, routed)           0.976     3.003    SD_card/ram_data[12]
    SLICE_X10Y47         LUT4 (Prop_lut4_I0_O)        0.146     3.149 f  SD_card/hex_segA_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.165     3.314    SD_card/hex_segA_OBUF[1]_inst_i_5_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.328     3.642 f  SD_card/hex_segA_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.594     4.236    SD_card/hex_segA_OBUF[1]_inst_i_2_n_0
    SLICE_X10Y49         LUT5 (Prop_lut5_I0_O)        0.124     4.360 r  SD_card/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.145     8.506    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    11.423 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.423    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/data_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.805ns  (logic 3.612ns (36.834%)  route 6.194ns (63.166%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.570     1.570    SD_card/clk_out1
    SLICE_X9Y47          FDRE                                         r  SD_card/data_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456     2.026 r  SD_card/data_r_reg[15]/Q
                         net (fo=7, routed)           1.000     3.027    SD_card/ram_data[15]
    SLICE_X10Y47         LUT6 (Prop_lut6_I4_O)        0.124     3.151 f  SD_card/hex_segA_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.667     3.818    SD_card/hex_segA_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y48         LUT5 (Prop_lut5_I0_O)        0.124     3.942 r  SD_card/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.526     8.468    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    11.376 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.376    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SD_card/m_sdcard/cs_bo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 1.349ns (73.372%)  route 0.489ns (26.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.595     0.595    SD_card/m_sdcard/clk_out1
    SLICE_X3Y44          FDRE                                         r  SD_card/m_sdcard/cs_bo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  SD_card/m_sdcard/cs_bo_reg/Q
                         net (fo=1, routed)           0.489     1.225    SD_CS_OBUF
    N18                  OBUF (Prop_obuf_I_O)         1.208     2.433 r  SD_CS_OBUF_inst/O
                         net (fo=0)                   0.000     2.433    SD_CS
    N18                                                               r  SD_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/m_sdcard/mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_DI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.340ns (72.694%)  route 0.503ns (27.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.595     0.595    SD_card/m_sdcard/clk_out1
    SLICE_X1Y43          FDRE                                         r  SD_card/m_sdcard/mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  SD_card/m_sdcard/mosi_o_reg/Q
                         net (fo=1, routed)           0.503     1.239    SD_DI_OBUF
    P17                  OBUF (Prop_obuf_I_O)         1.199     2.438 r  SD_DI_OBUF_inst/O
                         net (fo=0)                   0.000     2.438    SD_DI
    P17                                                               r  SD_DI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/m_sdcard/sclk_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.365ns (69.663%)  route 0.594ns (30.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.595     0.595    SD_card/m_sdcard/clk_out1
    SLICE_X2Y43          FDRE                                         r  SD_card/m_sdcard/sclk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     0.759 r  SD_card/m_sdcard/sclk_r_reg/Q
                         net (fo=22, routed)          0.594     1.353    SD_CLK_OBUF
    P18                  OBUF (Prop_obuf_I_O)         1.201     2.554 r  SD_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     2.554    SD_CLK
    P18                                                               r  SD_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.712ns  (logic 1.419ns (52.329%)  route 1.293ns (47.671%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.564     0.564    SD_card/clk_out1
    SLICE_X8Y39          FDRE                                         r  SD_card/ram_addr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.164     0.728 r  SD_card/ram_addr_r_reg[9]/Q
                         net (fo=13, routed)          0.162     0.890    SD_card/ram_address[9]
    SLICE_X11Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.935 r  SD_card/hex_segB_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.106     1.041    SD_card/hex_segB_OBUF[5]_inst_i_5_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I4_O)        0.045     1.086 r  SD_card/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.024     2.110    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         1.165     3.276 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.276    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.971ns  (logic 1.416ns (47.640%)  route 1.556ns (52.360%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.564     0.564    SD_card/clk_out1
    SLICE_X8Y39          FDRE                                         r  SD_card/ram_addr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.164     0.728 r  SD_card/ram_addr_r_reg[11]/Q
                         net (fo=12, routed)          0.151     0.879    SD_card/ram_address[11]
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.045     0.924 r  SD_card/hex_segB_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.109     1.033    SD_card/hex_segB_OBUF[3]_inst_i_6_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.045     1.078 r  SD_card/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.295     2.373    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         1.162     3.535 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.535    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.003ns  (logic 1.418ns (47.212%)  route 1.585ns (52.788%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.564     0.564    SD_card/clk_out1
    SLICE_X8Y39          FDRE                                         r  SD_card/ram_addr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.164     0.728 r  SD_card/ram_addr_r_reg[11]/Q
                         net (fo=12, routed)          0.214     0.941    SD_card/ram_address[11]
    SLICE_X11Y38         LUT6 (Prop_lut6_I3_O)        0.045     0.986 r  SD_card/hex_segB_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.052     1.038    SD_card/hex_segB_OBUF[1]_inst_i_4_n_0
    SLICE_X11Y38         LUT5 (Prop_lut5_I4_O)        0.045     1.083 r  SD_card/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.320     2.403    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         1.164     3.566 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.566    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.018ns  (logic 1.436ns (47.597%)  route 1.581ns (52.403%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.564     0.564    SD_card/clk_out1
    SLICE_X8Y38          FDRE                                         r  SD_card/ram_addr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164     0.728 r  SD_card/ram_addr_r_reg[6]/Q
                         net (fo=12, routed)          0.152     0.880    SD_card/ram_address[6]
    SLICE_X9Y40          LUT6 (Prop_lut6_I2_O)        0.045     0.925 f  SD_card/hex_segB_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.052     0.976    SD_card/hex_segB_OBUF[0]_inst_i_2_n_0
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.045     1.021 r  SD_card/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.377     2.399    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.182     3.581 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.581    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.124ns  (logic 1.418ns (45.383%)  route 1.706ns (54.617%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.567     0.567    SD_card/clk_out1
    SLICE_X10Y47         FDRE                                         r  SD_card/data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  SD_card/data_r_reg[7]/Q
                         net (fo=7, routed)           0.138     0.869    SD_card/ram_data[7]
    SLICE_X10Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.914 f  SD_card/hex_segA_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.111     1.026    SD_card/hex_segA_OBUF[0]_inst_i_2_n_0
    SLICE_X9Y48          LUT5 (Prop_lut5_I0_O)        0.045     1.071 r  SD_card/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.456     2.527    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         1.164     3.691 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.691    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.251ns  (logic 1.456ns (44.782%)  route 1.795ns (55.218%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.564     0.564    SD_card/clk_out1
    SLICE_X8Y38          FDRE                                         r  SD_card/ram_addr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164     0.728 f  SD_card/ram_addr_r_reg[4]/Q
                         net (fo=12, routed)          0.146     0.874    SD_card/ram_address[4]
    SLICE_X10Y38         LUT6 (Prop_lut6_I3_O)        0.045     0.919 f  SD_card/hex_segB_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.301     1.220    SD_card/hex_segB_OBUF[2]_inst_i_2_n_0
    SLICE_X11Y41         LUT4 (Prop_lut4_I0_O)        0.042     1.262 r  SD_card/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.348     2.610    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.205     3.814 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.814    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/data_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.306ns  (logic 1.435ns (43.415%)  route 1.871ns (56.585%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.567     0.567    SD_card/clk_out1
    SLICE_X8Y48          FDRE                                         r  SD_card/data_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164     0.731 r  SD_card/data_r_reg[8]/Q
                         net (fo=7, routed)           0.168     0.899    SD_card/ram_data[8]
    SLICE_X9Y49          LUT6 (Prop_lut6_I4_O)        0.045     0.944 r  SD_card/hex_segA_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.144     1.088    SD_card/hex_segA_OBUF[1]_inst_i_4_n_0
    SLICE_X10Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.133 r  SD_card/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.558     2.691    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.181     3.872 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.872    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.575     6.575    clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.000 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.549     0.549    clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           281 Endpoints
Min Delay           281 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/m_sdcard/addr_v_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 0.794ns (13.628%)  route 5.032ns (86.372%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  button_sync[0]/q_reg/Q
                         net (fo=123, routed)         2.356     2.874    SD_card/m_sdcard/state_v_reg[0]_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     2.998 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=18, routed)          1.723     4.721    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.152     4.873 r  SD_card/m_sdcard/addr_v[25]_i_1/O
                         net (fo=20, routed)          0.953     5.826    SD_card/m_sdcard/addr_v[25]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.515     1.515    SD_card/m_sdcard/clk_out1
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[15]/C

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/m_sdcard/addr_v_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 0.794ns (13.628%)  route 5.032ns (86.372%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  button_sync[0]/q_reg/Q
                         net (fo=123, routed)         2.356     2.874    SD_card/m_sdcard/state_v_reg[0]_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     2.998 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=18, routed)          1.723     4.721    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.152     4.873 r  SD_card/m_sdcard/addr_v[25]_i_1/O
                         net (fo=20, routed)          0.953     5.826    SD_card/m_sdcard/addr_v[25]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.515     1.515    SD_card/m_sdcard/clk_out1
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[21]/C

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/m_sdcard/addr_v_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 0.794ns (13.628%)  route 5.032ns (86.372%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  button_sync[0]/q_reg/Q
                         net (fo=123, routed)         2.356     2.874    SD_card/m_sdcard/state_v_reg[0]_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     2.998 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=18, routed)          1.723     4.721    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.152     4.873 r  SD_card/m_sdcard/addr_v[25]_i_1/O
                         net (fo=20, routed)          0.953     5.826    SD_card/m_sdcard/addr_v[25]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.515     1.515    SD_card/m_sdcard/clk_out1
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[24]/C

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/m_sdcard/addr_v_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 0.794ns (13.628%)  route 5.032ns (86.372%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  button_sync[0]/q_reg/Q
                         net (fo=123, routed)         2.356     2.874    SD_card/m_sdcard/state_v_reg[0]_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     2.998 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=18, routed)          1.723     4.721    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.152     4.873 r  SD_card/m_sdcard/addr_v[25]_i_1/O
                         net (fo=20, routed)          0.953     5.826    SD_card/m_sdcard/addr_v[25]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.515     1.515    SD_card/m_sdcard/clk_out1
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[25]/C

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/m_sdcard/addr_v_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 0.794ns (13.628%)  route 5.032ns (86.372%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  button_sync[0]/q_reg/Q
                         net (fo=123, routed)         2.356     2.874    SD_card/m_sdcard/state_v_reg[0]_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     2.998 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=18, routed)          1.723     4.721    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.152     4.873 r  SD_card/m_sdcard/addr_v[25]_i_1/O
                         net (fo=20, routed)          0.953     5.826    SD_card/m_sdcard/addr_v[25]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.515     1.515    SD_card/m_sdcard/clk_out1
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[2]/C

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/m_sdcard/addr_v_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 0.794ns (13.628%)  route 5.032ns (86.372%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  button_sync[0]/q_reg/Q
                         net (fo=123, routed)         2.356     2.874    SD_card/m_sdcard/state_v_reg[0]_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     2.998 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=18, routed)          1.723     4.721    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.152     4.873 r  SD_card/m_sdcard/addr_v[25]_i_1/O
                         net (fo=20, routed)          0.953     5.826    SD_card/m_sdcard/addr_v[25]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.515     1.515    SD_card/m_sdcard/clk_out1
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[4]/C

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/m_sdcard/addr_v_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 0.794ns (13.628%)  route 5.032ns (86.372%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  button_sync[0]/q_reg/Q
                         net (fo=123, routed)         2.356     2.874    SD_card/m_sdcard/state_v_reg[0]_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     2.998 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=18, routed)          1.723     4.721    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.152     4.873 r  SD_card/m_sdcard/addr_v[25]_i_1/O
                         net (fo=20, routed)          0.953     5.826    SD_card/m_sdcard/addr_v[25]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.515     1.515    SD_card/m_sdcard/clk_out1
    SLICE_X6Y40          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[6]/C

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/m_sdcard/bitCnt_v_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.770ns  (logic 0.890ns (15.426%)  route 4.880ns (84.574%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  button_sync[0]/q_reg/Q
                         net (fo=123, routed)         2.356     2.874    SD_card/m_sdcard/state_v_reg[0]_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     2.998 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=18, routed)          1.397     4.395    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.124     4.519 r  SD_card/m_sdcard/bitCnt_v[7]_i_3/O
                         net (fo=1, routed)           0.469     4.989    SD_card/m_sdcard/bitCnt_v[7]_i_3_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  SD_card/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.657     5.770    SD_card/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X0Y43          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.519     1.519    SD_card/m_sdcard/clk_out1
    SLICE_X0Y43          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[4]/C

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/m_sdcard/bitCnt_v_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.770ns  (logic 0.890ns (15.426%)  route 4.880ns (84.574%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  button_sync[0]/q_reg/Q
                         net (fo=123, routed)         2.356     2.874    SD_card/m_sdcard/state_v_reg[0]_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     2.998 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=18, routed)          1.397     4.395    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.124     4.519 r  SD_card/m_sdcard/bitCnt_v[7]_i_3/O
                         net (fo=1, routed)           0.469     4.989    SD_card/m_sdcard/bitCnt_v[7]_i_3_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  SD_card/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.657     5.770    SD_card/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X0Y43          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.519     1.519    SD_card/m_sdcard/clk_out1
    SLICE_X0Y43          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[5]/C

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/m_sdcard/bitCnt_v_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.699ns  (logic 0.890ns (15.616%)  route 4.809ns (84.384%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  button_sync[0]/q_reg/Q
                         net (fo=123, routed)         2.356     2.874    SD_card/m_sdcard/state_v_reg[0]_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     2.998 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=18, routed)          1.397     4.395    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.124     4.519 r  SD_card/m_sdcard/bitCnt_v[7]_i_3/O
                         net (fo=1, routed)           0.469     4.989    SD_card/m_sdcard/bitCnt_v[7]_i_3_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  SD_card/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.587     5.699    SD_card/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X0Y44          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.519     1.519    SD_card/m_sdcard/clk_out1
    SLICE_X0Y44          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.256%)  route 0.550ns (74.744%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=1, routed)           0.343     0.484    SD_card/take_sample
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.045     0.529 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=26, routed)          0.208     0.736    SD_card/ram_addr_x
    SLICE_X8Y37          FDRE                                         r  SD_card/ram_addr_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.832     0.832    SD_card/clk_out1
    SLICE_X8Y37          FDRE                                         r  SD_card/ram_addr_r_reg[0]/C

Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.256%)  route 0.550ns (74.744%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=1, routed)           0.343     0.484    SD_card/take_sample
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.045     0.529 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=26, routed)          0.208     0.736    SD_card/ram_addr_x
    SLICE_X8Y37          FDRE                                         r  SD_card/ram_addr_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.832     0.832    SD_card/clk_out1
    SLICE_X8Y37          FDRE                                         r  SD_card/ram_addr_r_reg[1]/C

Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.256%)  route 0.550ns (74.744%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=1, routed)           0.343     0.484    SD_card/take_sample
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.045     0.529 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=26, routed)          0.208     0.736    SD_card/ram_addr_x
    SLICE_X8Y37          FDRE                                         r  SD_card/ram_addr_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.832     0.832    SD_card/clk_out1
    SLICE_X8Y37          FDRE                                         r  SD_card/ram_addr_r_reg[2]/C

Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.256%)  route 0.550ns (74.744%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=1, routed)           0.343     0.484    SD_card/take_sample
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.045     0.529 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=26, routed)          0.208     0.736    SD_card/ram_addr_x
    SLICE_X8Y37          FDRE                                         r  SD_card/ram_addr_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.832     0.832    SD_card/clk_out1
    SLICE_X8Y37          FDRE                                         r  SD_card/ram_addr_r_reg[3]/C

Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.931%)  route 0.625ns (77.069%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=1, routed)           0.343     0.484    SD_card/take_sample
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.045     0.529 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=26, routed)          0.282     0.811    SD_card/ram_addr_x
    SLICE_X8Y38          FDRE                                         r  SD_card/ram_addr_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.834     0.834    SD_card/clk_out1
    SLICE_X8Y38          FDRE                                         r  SD_card/ram_addr_r_reg[4]/C

Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.931%)  route 0.625ns (77.069%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=1, routed)           0.343     0.484    SD_card/take_sample
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.045     0.529 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=26, routed)          0.282     0.811    SD_card/ram_addr_x
    SLICE_X8Y38          FDRE                                         r  SD_card/ram_addr_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.834     0.834    SD_card/clk_out1
    SLICE_X8Y38          FDRE                                         r  SD_card/ram_addr_r_reg[5]/C

Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.931%)  route 0.625ns (77.069%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=1, routed)           0.343     0.484    SD_card/take_sample
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.045     0.529 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=26, routed)          0.282     0.811    SD_card/ram_addr_x
    SLICE_X8Y38          FDRE                                         r  SD_card/ram_addr_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.834     0.834    SD_card/clk_out1
    SLICE_X8Y38          FDRE                                         r  SD_card/ram_addr_r_reg[6]/C

Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.931%)  route 0.625ns (77.069%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=1, routed)           0.343     0.484    SD_card/take_sample
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.045     0.529 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=26, routed)          0.282     0.811    SD_card/ram_addr_x
    SLICE_X8Y38          FDRE                                         r  SD_card/ram_addr_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.834     0.834    SD_card/clk_out1
    SLICE_X8Y38          FDRE                                         r  SD_card/ram_addr_r_reg[7]/C

Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.234%)  route 0.690ns (78.766%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=1, routed)           0.343     0.484    SD_card/take_sample
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.045     0.529 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=26, routed)          0.347     0.876    SD_card/ram_addr_x
    SLICE_X8Y39          FDRE                                         r  SD_card/ram_addr_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.834     0.834    SD_card/clk_out1
    SLICE_X8Y39          FDRE                                         r  SD_card/ram_addr_r_reg[10]/C

Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.234%)  route 0.690ns (78.766%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=1, routed)           0.343     0.484    SD_card/take_sample
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.045     0.529 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=26, routed)          0.347     0.876    SD_card/ram_addr_x
    SLICE_X8Y39          FDRE                                         r  SD_card/ram_addr_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.834     0.834    SD_card/clk_out1
    SLICE_X8Y39          FDRE                                         r  SD_card/ram_addr_r_reg[11]/C





