
ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081b8  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d8  08008368  08008368  00009368  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008740  08008740  0000a1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008740  08008740  00009740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008748  08008748  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008748  08008748  00009748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800874c  0800874c  0000974c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008750  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000284  200001d4  08008924  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000458  08008924  0000a458  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f128  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fd2  00000000  00000000  0001932c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000da0  00000000  00000000  0001b300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a7a  00000000  00000000  0001c0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b2f0  00000000  00000000  0001cb1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f66e  00000000  00000000  00047e0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010d1da  00000000  00000000  00057478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00164652  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a88  00000000  00000000  00164698  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  00169120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001d4 	.word	0x200001d4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008350 	.word	0x08008350

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	08008350 	.word	0x08008350

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b96a 	b.w	8000f54 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9d08      	ldr	r5, [sp, #32]
 8000c9e:	460c      	mov	r4, r1
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d14e      	bne.n	8000d42 <__udivmoddi4+0xaa>
 8000ca4:	4694      	mov	ip, r2
 8000ca6:	458c      	cmp	ip, r1
 8000ca8:	4686      	mov	lr, r0
 8000caa:	fab2 f282 	clz	r2, r2
 8000cae:	d962      	bls.n	8000d76 <__udivmoddi4+0xde>
 8000cb0:	b14a      	cbz	r2, 8000cc6 <__udivmoddi4+0x2e>
 8000cb2:	f1c2 0320 	rsb	r3, r2, #32
 8000cb6:	4091      	lsls	r1, r2
 8000cb8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cbc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cc0:	4319      	orrs	r1, r3
 8000cc2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cc6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cca:	fa1f f68c 	uxth.w	r6, ip
 8000cce:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cd2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cda:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cde:	fb04 f106 	mul.w	r1, r4, r6
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	d90a      	bls.n	8000cfc <__udivmoddi4+0x64>
 8000ce6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cea:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cee:	f080 8112 	bcs.w	8000f16 <__udivmoddi4+0x27e>
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	f240 810f 	bls.w	8000f16 <__udivmoddi4+0x27e>
 8000cf8:	3c02      	subs	r4, #2
 8000cfa:	4463      	add	r3, ip
 8000cfc:	1a59      	subs	r1, r3, r1
 8000cfe:	fa1f f38e 	uxth.w	r3, lr
 8000d02:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d06:	fb07 1110 	mls	r1, r7, r0, r1
 8000d0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0e:	fb00 f606 	mul.w	r6, r0, r6
 8000d12:	429e      	cmp	r6, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x94>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d1e:	f080 80fc 	bcs.w	8000f1a <__udivmoddi4+0x282>
 8000d22:	429e      	cmp	r6, r3
 8000d24:	f240 80f9 	bls.w	8000f1a <__udivmoddi4+0x282>
 8000d28:	4463      	add	r3, ip
 8000d2a:	3802      	subs	r0, #2
 8000d2c:	1b9b      	subs	r3, r3, r6
 8000d2e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d32:	2100      	movs	r1, #0
 8000d34:	b11d      	cbz	r5, 8000d3e <__udivmoddi4+0xa6>
 8000d36:	40d3      	lsrs	r3, r2
 8000d38:	2200      	movs	r2, #0
 8000d3a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d905      	bls.n	8000d52 <__udivmoddi4+0xba>
 8000d46:	b10d      	cbz	r5, 8000d4c <__udivmoddi4+0xb4>
 8000d48:	e9c5 0100 	strd	r0, r1, [r5]
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	4608      	mov	r0, r1
 8000d50:	e7f5      	b.n	8000d3e <__udivmoddi4+0xa6>
 8000d52:	fab3 f183 	clz	r1, r3
 8000d56:	2900      	cmp	r1, #0
 8000d58:	d146      	bne.n	8000de8 <__udivmoddi4+0x150>
 8000d5a:	42a3      	cmp	r3, r4
 8000d5c:	d302      	bcc.n	8000d64 <__udivmoddi4+0xcc>
 8000d5e:	4290      	cmp	r0, r2
 8000d60:	f0c0 80f0 	bcc.w	8000f44 <__udivmoddi4+0x2ac>
 8000d64:	1a86      	subs	r6, r0, r2
 8000d66:	eb64 0303 	sbc.w	r3, r4, r3
 8000d6a:	2001      	movs	r0, #1
 8000d6c:	2d00      	cmp	r5, #0
 8000d6e:	d0e6      	beq.n	8000d3e <__udivmoddi4+0xa6>
 8000d70:	e9c5 6300 	strd	r6, r3, [r5]
 8000d74:	e7e3      	b.n	8000d3e <__udivmoddi4+0xa6>
 8000d76:	2a00      	cmp	r2, #0
 8000d78:	f040 8090 	bne.w	8000e9c <__udivmoddi4+0x204>
 8000d7c:	eba1 040c 	sub.w	r4, r1, ip
 8000d80:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d84:	fa1f f78c 	uxth.w	r7, ip
 8000d88:	2101      	movs	r1, #1
 8000d8a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d8e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d92:	fb08 4416 	mls	r4, r8, r6, r4
 8000d96:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d9a:	fb07 f006 	mul.w	r0, r7, r6
 8000d9e:	4298      	cmp	r0, r3
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x11c>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x11a>
 8000dac:	4298      	cmp	r0, r3
 8000dae:	f200 80cd 	bhi.w	8000f4c <__udivmoddi4+0x2b4>
 8000db2:	4626      	mov	r6, r4
 8000db4:	1a1c      	subs	r4, r3, r0
 8000db6:	fa1f f38e 	uxth.w	r3, lr
 8000dba:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dbe:	fb08 4410 	mls	r4, r8, r0, r4
 8000dc2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dc6:	fb00 f707 	mul.w	r7, r0, r7
 8000dca:	429f      	cmp	r7, r3
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0x148>
 8000dce:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dd6:	d202      	bcs.n	8000dde <__udivmoddi4+0x146>
 8000dd8:	429f      	cmp	r7, r3
 8000dda:	f200 80b0 	bhi.w	8000f3e <__udivmoddi4+0x2a6>
 8000dde:	4620      	mov	r0, r4
 8000de0:	1bdb      	subs	r3, r3, r7
 8000de2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000de6:	e7a5      	b.n	8000d34 <__udivmoddi4+0x9c>
 8000de8:	f1c1 0620 	rsb	r6, r1, #32
 8000dec:	408b      	lsls	r3, r1
 8000dee:	fa22 f706 	lsr.w	r7, r2, r6
 8000df2:	431f      	orrs	r7, r3
 8000df4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000df8:	fa04 f301 	lsl.w	r3, r4, r1
 8000dfc:	ea43 030c 	orr.w	r3, r3, ip
 8000e00:	40f4      	lsrs	r4, r6
 8000e02:	fa00 f801 	lsl.w	r8, r0, r1
 8000e06:	0c38      	lsrs	r0, r7, #16
 8000e08:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e0c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e10:	fa1f fc87 	uxth.w	ip, r7
 8000e14:	fb00 441e 	mls	r4, r0, lr, r4
 8000e18:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e1c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e20:	45a1      	cmp	r9, r4
 8000e22:	fa02 f201 	lsl.w	r2, r2, r1
 8000e26:	d90a      	bls.n	8000e3e <__udivmoddi4+0x1a6>
 8000e28:	193c      	adds	r4, r7, r4
 8000e2a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e2e:	f080 8084 	bcs.w	8000f3a <__udivmoddi4+0x2a2>
 8000e32:	45a1      	cmp	r9, r4
 8000e34:	f240 8081 	bls.w	8000f3a <__udivmoddi4+0x2a2>
 8000e38:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e3c:	443c      	add	r4, r7
 8000e3e:	eba4 0409 	sub.w	r4, r4, r9
 8000e42:	fa1f f983 	uxth.w	r9, r3
 8000e46:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e4a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e4e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e52:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e56:	45a4      	cmp	ip, r4
 8000e58:	d907      	bls.n	8000e6a <__udivmoddi4+0x1d2>
 8000e5a:	193c      	adds	r4, r7, r4
 8000e5c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e60:	d267      	bcs.n	8000f32 <__udivmoddi4+0x29a>
 8000e62:	45a4      	cmp	ip, r4
 8000e64:	d965      	bls.n	8000f32 <__udivmoddi4+0x29a>
 8000e66:	3b02      	subs	r3, #2
 8000e68:	443c      	add	r4, r7
 8000e6a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e6e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e72:	eba4 040c 	sub.w	r4, r4, ip
 8000e76:	429c      	cmp	r4, r3
 8000e78:	46ce      	mov	lr, r9
 8000e7a:	469c      	mov	ip, r3
 8000e7c:	d351      	bcc.n	8000f22 <__udivmoddi4+0x28a>
 8000e7e:	d04e      	beq.n	8000f1e <__udivmoddi4+0x286>
 8000e80:	b155      	cbz	r5, 8000e98 <__udivmoddi4+0x200>
 8000e82:	ebb8 030e 	subs.w	r3, r8, lr
 8000e86:	eb64 040c 	sbc.w	r4, r4, ip
 8000e8a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e8e:	40cb      	lsrs	r3, r1
 8000e90:	431e      	orrs	r6, r3
 8000e92:	40cc      	lsrs	r4, r1
 8000e94:	e9c5 6400 	strd	r6, r4, [r5]
 8000e98:	2100      	movs	r1, #0
 8000e9a:	e750      	b.n	8000d3e <__udivmoddi4+0xa6>
 8000e9c:	f1c2 0320 	rsb	r3, r2, #32
 8000ea0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ea4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ea8:	fa24 f303 	lsr.w	r3, r4, r3
 8000eac:	4094      	lsls	r4, r2
 8000eae:	430c      	orrs	r4, r1
 8000eb0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000eb4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000eb8:	fa1f f78c 	uxth.w	r7, ip
 8000ebc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ec0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ec4:	0c23      	lsrs	r3, r4, #16
 8000ec6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eca:	fb00 f107 	mul.w	r1, r0, r7
 8000ece:	4299      	cmp	r1, r3
 8000ed0:	d908      	bls.n	8000ee4 <__udivmoddi4+0x24c>
 8000ed2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ed6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eda:	d22c      	bcs.n	8000f36 <__udivmoddi4+0x29e>
 8000edc:	4299      	cmp	r1, r3
 8000ede:	d92a      	bls.n	8000f36 <__udivmoddi4+0x29e>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	4463      	add	r3, ip
 8000ee4:	1a5b      	subs	r3, r3, r1
 8000ee6:	b2a4      	uxth	r4, r4
 8000ee8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000eec:	fb08 3311 	mls	r3, r8, r1, r3
 8000ef0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ef4:	fb01 f307 	mul.w	r3, r1, r7
 8000ef8:	42a3      	cmp	r3, r4
 8000efa:	d908      	bls.n	8000f0e <__udivmoddi4+0x276>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f04:	d213      	bcs.n	8000f2e <__udivmoddi4+0x296>
 8000f06:	42a3      	cmp	r3, r4
 8000f08:	d911      	bls.n	8000f2e <__udivmoddi4+0x296>
 8000f0a:	3902      	subs	r1, #2
 8000f0c:	4464      	add	r4, ip
 8000f0e:	1ae4      	subs	r4, r4, r3
 8000f10:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f14:	e739      	b.n	8000d8a <__udivmoddi4+0xf2>
 8000f16:	4604      	mov	r4, r0
 8000f18:	e6f0      	b.n	8000cfc <__udivmoddi4+0x64>
 8000f1a:	4608      	mov	r0, r1
 8000f1c:	e706      	b.n	8000d2c <__udivmoddi4+0x94>
 8000f1e:	45c8      	cmp	r8, r9
 8000f20:	d2ae      	bcs.n	8000e80 <__udivmoddi4+0x1e8>
 8000f22:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f26:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f2a:	3801      	subs	r0, #1
 8000f2c:	e7a8      	b.n	8000e80 <__udivmoddi4+0x1e8>
 8000f2e:	4631      	mov	r1, r6
 8000f30:	e7ed      	b.n	8000f0e <__udivmoddi4+0x276>
 8000f32:	4603      	mov	r3, r0
 8000f34:	e799      	b.n	8000e6a <__udivmoddi4+0x1d2>
 8000f36:	4630      	mov	r0, r6
 8000f38:	e7d4      	b.n	8000ee4 <__udivmoddi4+0x24c>
 8000f3a:	46d6      	mov	lr, sl
 8000f3c:	e77f      	b.n	8000e3e <__udivmoddi4+0x1a6>
 8000f3e:	4463      	add	r3, ip
 8000f40:	3802      	subs	r0, #2
 8000f42:	e74d      	b.n	8000de0 <__udivmoddi4+0x148>
 8000f44:	4606      	mov	r6, r0
 8000f46:	4623      	mov	r3, r4
 8000f48:	4608      	mov	r0, r1
 8000f4a:	e70f      	b.n	8000d6c <__udivmoddi4+0xd4>
 8000f4c:	3e02      	subs	r6, #2
 8000f4e:	4463      	add	r3, ip
 8000f50:	e730      	b.n	8000db4 <__udivmoddi4+0x11c>
 8000f52:	bf00      	nop

08000f54 <__aeabi_idiv0>:
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop

08000f58 <calculate_voltage>:
/* USER CODE BEGIN PV */
uint32_t adc_value = 0;
char msg[30];
/* USER CODE END PV */

float calculate_voltage(uint32_t adc_value) {
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
    return ((float)adc_value / 4096) * 3.3;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	ee07 3a90 	vmov	s15, r3
 8000f66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f6a:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8000fa8 <calculate_voltage+0x50>
 8000f6e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000f72:	ee16 0a90 	vmov	r0, s13
 8000f76:	f7ff faf7 	bl	8000568 <__aeabi_f2d>
 8000f7a:	a309      	add	r3, pc, #36	@ (adr r3, 8000fa0 <calculate_voltage+0x48>)
 8000f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f80:	f7ff fb4a 	bl	8000618 <__aeabi_dmul>
 8000f84:	4602      	mov	r2, r0
 8000f86:	460b      	mov	r3, r1
 8000f88:	4610      	mov	r0, r2
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	f7ff fe1c 	bl	8000bc8 <__aeabi_d2f>
 8000f90:	4603      	mov	r3, r0
 8000f92:	ee07 3a90 	vmov	s15, r3
}
 8000f96:	eeb0 0a67 	vmov.f32	s0, s15
 8000f9a:	3708      	adds	r7, #8
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	66666666 	.word	0x66666666
 8000fa4:	400a6666 	.word	0x400a6666
 8000fa8:	45800000 	.word	0x45800000

08000fac <main>:
void SystemClock_Config(void);
void MX_GPIO_Init(void);
void MX_ADC1_Init(void);
void MX_LPUART1_UART_Init(void);

int main(void) {
 8000fac:	b590      	push	{r4, r7, lr}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af02      	add	r7, sp, #8
    HAL_Init();
 8000fb2:	f000 fbd4 	bl	800175e <HAL_Init>
    SystemClock_Config();
 8000fb6:	f000 f855 	bl	8001064 <SystemClock_Config>

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8000fba:	f000 f953 	bl	8001264 <MX_GPIO_Init>
    MX_ADC1_Init();
 8000fbe:	f000 f8a5 	bl	800110c <MX_ADC1_Init>
    MX_LPUART1_UART_Init();
 8000fc2:	f000 f923 	bl	800120c <MX_LPUART1_UART_Init>

    while (1) {
        HAL_ADC_Start(&hadc1);
 8000fc6:	4821      	ldr	r0, [pc, #132]	@ (800104c <main+0xa0>)
 8000fc8:	f000 ffd2 	bl	8001f70 <HAL_ADC_Start>
        HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000fcc:	f04f 31ff 	mov.w	r1, #4294967295
 8000fd0:	481e      	ldr	r0, [pc, #120]	@ (800104c <main+0xa0>)
 8000fd2:	f001 f887 	bl	80020e4 <HAL_ADC_PollForConversion>
        adc_value = HAL_ADC_GetValue(&hadc1);
 8000fd6:	481d      	ldr	r0, [pc, #116]	@ (800104c <main+0xa0>)
 8000fd8:	f001 f95c 	bl	8002294 <HAL_ADC_GetValue>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	4a1c      	ldr	r2, [pc, #112]	@ (8001050 <main+0xa4>)
 8000fe0:	6013      	str	r3, [r2, #0]
        sprintf(msg, "ADC: %lu   Voltage: %lf V\r\n", adc_value, calculate_voltage(adc_value));
 8000fe2:	4b1b      	ldr	r3, [pc, #108]	@ (8001050 <main+0xa4>)
 8000fe4:	681c      	ldr	r4, [r3, #0]
 8000fe6:	4b1a      	ldr	r3, [pc, #104]	@ (8001050 <main+0xa4>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4618      	mov	r0, r3
 8000fec:	f7ff ffb4 	bl	8000f58 <calculate_voltage>
 8000ff0:	ee10 3a10 	vmov	r3, s0
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f7ff fab7 	bl	8000568 <__aeabi_f2d>
 8000ffa:	4602      	mov	r2, r0
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	e9cd 2300 	strd	r2, r3, [sp]
 8001002:	4622      	mov	r2, r4
 8001004:	4913      	ldr	r1, [pc, #76]	@ (8001054 <main+0xa8>)
 8001006:	4814      	ldr	r0, [pc, #80]	@ (8001058 <main+0xac>)
 8001008:	f005 f876 	bl	80060f8 <siprintf>
        HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800100c:	4812      	ldr	r0, [pc, #72]	@ (8001058 <main+0xac>)
 800100e:	f7ff f93f 	bl	8000290 <strlen>
 8001012:	4603      	mov	r3, r0
 8001014:	b29a      	uxth	r2, r3
 8001016:	f04f 33ff 	mov.w	r3, #4294967295
 800101a:	490f      	ldr	r1, [pc, #60]	@ (8001058 <main+0xac>)
 800101c:	480f      	ldr	r0, [pc, #60]	@ (800105c <main+0xb0>)
 800101e:	f003 fdf5 	bl	8004c0c <HAL_UART_Transmit>
        HAL_Delay(1000);
 8001022:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001026:	f000 fc0f 	bl	8001848 <HAL_Delay>
        if (adc_value < 2000) {
 800102a:	4b09      	ldr	r3, [pc, #36]	@ (8001050 <main+0xa4>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001032:	d205      	bcs.n	8001040 <main+0x94>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8001034:	2201      	movs	r2, #1
 8001036:	2180      	movs	r1, #128	@ 0x80
 8001038:	4809      	ldr	r0, [pc, #36]	@ (8001060 <main+0xb4>)
 800103a:	f002 fa05 	bl	8003448 <HAL_GPIO_WritePin>
 800103e:	e7c2      	b.n	8000fc6 <main+0x1a>
        } else {
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8001040:	2200      	movs	r2, #0
 8001042:	2180      	movs	r1, #128	@ 0x80
 8001044:	4806      	ldr	r0, [pc, #24]	@ (8001060 <main+0xb4>)
 8001046:	f002 f9ff 	bl	8003448 <HAL_GPIO_WritePin>
        HAL_ADC_Start(&hadc1);
 800104a:	e7bc      	b.n	8000fc6 <main+0x1a>
 800104c:	200001f0 	.word	0x200001f0
 8001050:	200002e0 	.word	0x200002e0
 8001054:	08008368 	.word	0x08008368
 8001058:	200002e4 	.word	0x200002e4
 800105c:	20000258 	.word	0x20000258
 8001060:	48000400 	.word	0x48000400

08001064 <SystemClock_Config>:
        }
    }
}

void SystemClock_Config(void) {
 8001064:	b580      	push	{r7, lr}
 8001066:	b096      	sub	sp, #88	@ 0x58
 8001068:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800106a:	f107 0314 	add.w	r3, r7, #20
 800106e:	2244      	movs	r2, #68	@ 0x44
 8001070:	2100      	movs	r1, #0
 8001072:	4618      	mov	r0, r3
 8001074:	f005 f8a3 	bl	80061be <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001078:	463b      	mov	r3, r7
 800107a:	2200      	movs	r2, #0
 800107c:	601a      	str	r2, [r3, #0]
 800107e:	605a      	str	r2, [r3, #4]
 8001080:	609a      	str	r2, [r3, #8]
 8001082:	60da      	str	r2, [r3, #12]
 8001084:	611a      	str	r2, [r3, #16]

    if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK) {
 8001086:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800108a:	f002 fa03 	bl	8003494 <HAL_PWREx_ControlVoltageScaling>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <SystemClock_Config+0x34>
        Error_Handler();
 8001094:	f000 f93e 	bl	8001314 <Error_Handler>
    }

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001098:	2310      	movs	r3, #16
 800109a:	617b      	str	r3, [r7, #20]
    RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800109c:	2301      	movs	r3, #1
 800109e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    RCC_OscInitStruct.MSICalibrationValue = 0;
 80010a0:	2300      	movs	r3, #0
 80010a2:	633b      	str	r3, [r7, #48]	@ 0x30
    RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80010a4:	2360      	movs	r3, #96	@ 0x60
 80010a6:	637b      	str	r3, [r7, #52]	@ 0x34
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010a8:	2302      	movs	r3, #2
 80010aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80010ac:	2301      	movs	r3, #1
 80010ae:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLM = 1;
 80010b0:	2301      	movs	r3, #1
 80010b2:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLN = 32;
 80010b4:	2320      	movs	r3, #32
 80010b6:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010b8:	2302      	movs	r3, #2
 80010ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
    RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80010bc:	2302      	movs	r3, #2
 80010be:	653b      	str	r3, [r7, #80]	@ 0x50
    RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80010c0:	2302      	movs	r3, #2
 80010c2:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80010c4:	f107 0314 	add.w	r3, r7, #20
 80010c8:	4618      	mov	r0, r3
 80010ca:	f002 fa49 	bl	8003560 <HAL_RCC_OscConfig>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <SystemClock_Config+0x74>
        Error_Handler();
 80010d4:	f000 f91e 	bl	8001314 <Error_Handler>
    }

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80010d8:	230f      	movs	r3, #15
 80010da:	603b      	str	r3, [r7, #0]
                                  | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010dc:	2303      	movs	r3, #3
 80010de:	607b      	str	r3, [r7, #4]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010e0:	2300      	movs	r3, #0
 80010e2:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80010e8:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010ea:	2300      	movs	r3, #0
 80010ec:	613b      	str	r3, [r7, #16]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 80010ee:	463b      	mov	r3, r7
 80010f0:	2103      	movs	r1, #3
 80010f2:	4618      	mov	r0, r3
 80010f4:	f002 fe4e 	bl	8003d94 <HAL_RCC_ClockConfig>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <SystemClock_Config+0x9e>
        Error_Handler();
 80010fe:	f000 f909 	bl	8001314 <Error_Handler>
    }
}
 8001102:	bf00      	nop
 8001104:	3758      	adds	r7, #88	@ 0x58
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
	...

0800110c <MX_ADC1_Init>:

void MX_ADC1_Init(void) {
 800110c:	b580      	push	{r7, lr}
 800110e:	b08a      	sub	sp, #40	@ 0x28
 8001110:	af00      	add	r7, sp, #0
    ADC_MultiModeTypeDef multimode = {0};
 8001112:	f107 031c 	add.w	r3, r7, #28
 8001116:	2200      	movs	r2, #0
 8001118:	601a      	str	r2, [r3, #0]
 800111a:	605a      	str	r2, [r3, #4]
 800111c:	609a      	str	r2, [r3, #8]
    ADC_ChannelConfTypeDef sConfig = {0};
 800111e:	1d3b      	adds	r3, r7, #4
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]
 8001124:	605a      	str	r2, [r3, #4]
 8001126:	609a      	str	r2, [r3, #8]
 8001128:	60da      	str	r2, [r3, #12]
 800112a:	611a      	str	r2, [r3, #16]
 800112c:	615a      	str	r2, [r3, #20]

    hadc1.Instance = ADC1;
 800112e:	4b34      	ldr	r3, [pc, #208]	@ (8001200 <MX_ADC1_Init+0xf4>)
 8001130:	4a34      	ldr	r2, [pc, #208]	@ (8001204 <MX_ADC1_Init+0xf8>)
 8001132:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001134:	4b32      	ldr	r3, [pc, #200]	@ (8001200 <MX_ADC1_Init+0xf4>)
 8001136:	2200      	movs	r2, #0
 8001138:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800113a:	4b31      	ldr	r3, [pc, #196]	@ (8001200 <MX_ADC1_Init+0xf4>)
 800113c:	2200      	movs	r2, #0
 800113e:	609a      	str	r2, [r3, #8]
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001140:	4b2f      	ldr	r3, [pc, #188]	@ (8001200 <MX_ADC1_Init+0xf4>)
 8001142:	2200      	movs	r2, #0
 8001144:	60da      	str	r2, [r3, #12]
    hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001146:	4b2e      	ldr	r3, [pc, #184]	@ (8001200 <MX_ADC1_Init+0xf4>)
 8001148:	2200      	movs	r2, #0
 800114a:	611a      	str	r2, [r3, #16]
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800114c:	4b2c      	ldr	r3, [pc, #176]	@ (8001200 <MX_ADC1_Init+0xf4>)
 800114e:	2204      	movs	r2, #4
 8001150:	615a      	str	r2, [r3, #20]
    hadc1.Init.LowPowerAutoWait = DISABLE;
 8001152:	4b2b      	ldr	r3, [pc, #172]	@ (8001200 <MX_ADC1_Init+0xf4>)
 8001154:	2200      	movs	r2, #0
 8001156:	761a      	strb	r2, [r3, #24]
    hadc1.Init.ContinuousConvMode = DISABLE;
 8001158:	4b29      	ldr	r3, [pc, #164]	@ (8001200 <MX_ADC1_Init+0xf4>)
 800115a:	2200      	movs	r2, #0
 800115c:	765a      	strb	r2, [r3, #25]
    hadc1.Init.NbrOfConversion = 1;
 800115e:	4b28      	ldr	r3, [pc, #160]	@ (8001200 <MX_ADC1_Init+0xf4>)
 8001160:	2201      	movs	r2, #1
 8001162:	61da      	str	r2, [r3, #28]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001164:	4b26      	ldr	r3, [pc, #152]	@ (8001200 <MX_ADC1_Init+0xf4>)
 8001166:	2200      	movs	r2, #0
 8001168:	f883 2020 	strb.w	r2, [r3, #32]
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800116c:	4b24      	ldr	r3, [pc, #144]	@ (8001200 <MX_ADC1_Init+0xf4>)
 800116e:	2200      	movs	r2, #0
 8001170:	629a      	str	r2, [r3, #40]	@ 0x28
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001172:	4b23      	ldr	r3, [pc, #140]	@ (8001200 <MX_ADC1_Init+0xf4>)
 8001174:	2200      	movs	r2, #0
 8001176:	62da      	str	r2, [r3, #44]	@ 0x2c
    hadc1.Init.DMAContinuousRequests = DISABLE;
 8001178:	4b21      	ldr	r3, [pc, #132]	@ (8001200 <MX_ADC1_Init+0xf4>)
 800117a:	2200      	movs	r2, #0
 800117c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001180:	4b1f      	ldr	r3, [pc, #124]	@ (8001200 <MX_ADC1_Init+0xf4>)
 8001182:	2200      	movs	r2, #0
 8001184:	635a      	str	r2, [r3, #52]	@ 0x34
    hadc1.Init.OversamplingMode = DISABLE;
 8001186:	4b1e      	ldr	r3, [pc, #120]	@ (8001200 <MX_ADC1_Init+0xf4>)
 8001188:	2200      	movs	r2, #0
 800118a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 800118e:	481c      	ldr	r0, [pc, #112]	@ (8001200 <MX_ADC1_Init+0xf4>)
 8001190:	f000 fd9a 	bl	8001cc8 <HAL_ADC_Init>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <MX_ADC1_Init+0x92>
        Error_Handler();
 800119a:	f000 f8bb 	bl	8001314 <Error_Handler>
    }

    /* Run the ADC calibration in single-ended mode */
    if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK) {
 800119e:	217f      	movs	r1, #127	@ 0x7f
 80011a0:	4817      	ldr	r0, [pc, #92]	@ (8001200 <MX_ADC1_Init+0xf4>)
 80011a2:	f001 fdc9 	bl	8002d38 <HAL_ADCEx_Calibration_Start>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d001      	beq.n	80011b0 <MX_ADC1_Init+0xa4>
        Error_Handler();
 80011ac:	f000 f8b2 	bl	8001314 <Error_Handler>
    }

    multimode.Mode = ADC_MODE_INDEPENDENT;
 80011b0:	2300      	movs	r3, #0
 80011b2:	61fb      	str	r3, [r7, #28]
    if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK) {
 80011b4:	f107 031c 	add.w	r3, r7, #28
 80011b8:	4619      	mov	r1, r3
 80011ba:	4811      	ldr	r0, [pc, #68]	@ (8001200 <MX_ADC1_Init+0xf4>)
 80011bc:	f001 fe1c 	bl	8002df8 <HAL_ADCEx_MultiModeConfigChannel>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <MX_ADC1_Init+0xbe>
        Error_Handler();
 80011c6:	f000 f8a5 	bl	8001314 <Error_Handler>
    }

    sConfig.Channel = ADC_CHANNEL_1;
 80011ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001208 <MX_ADC1_Init+0xfc>)
 80011cc:	607b      	str	r3, [r7, #4]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 80011ce:	2306      	movs	r3, #6
 80011d0:	60bb      	str	r3, [r7, #8]
    sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 80011d2:	2302      	movs	r3, #2
 80011d4:	60fb      	str	r3, [r7, #12]
    sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80011d6:	237f      	movs	r3, #127	@ 0x7f
 80011d8:	613b      	str	r3, [r7, #16]
    sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80011da:	2304      	movs	r3, #4
 80011dc:	617b      	str	r3, [r7, #20]
    sConfig.Offset = 0;
 80011de:	2300      	movs	r3, #0
 80011e0:	61bb      	str	r3, [r7, #24]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80011e2:	1d3b      	adds	r3, r7, #4
 80011e4:	4619      	mov	r1, r3
 80011e6:	4806      	ldr	r0, [pc, #24]	@ (8001200 <MX_ADC1_Init+0xf4>)
 80011e8:	f001 f862 	bl	80022b0 <HAL_ADC_ConfigChannel>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <MX_ADC1_Init+0xea>
        Error_Handler();
 80011f2:	f000 f88f 	bl	8001314 <Error_Handler>
    }
}
 80011f6:	bf00      	nop
 80011f8:	3728      	adds	r7, #40	@ 0x28
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	200001f0 	.word	0x200001f0
 8001204:	50040000 	.word	0x50040000
 8001208:	04300002 	.word	0x04300002

0800120c <MX_LPUART1_UART_Init>:

void MX_LPUART1_UART_Init(void) {
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
    hlpuart1.Instance = LPUART1;
 8001210:	4b12      	ldr	r3, [pc, #72]	@ (800125c <MX_LPUART1_UART_Init+0x50>)
 8001212:	4a13      	ldr	r2, [pc, #76]	@ (8001260 <MX_LPUART1_UART_Init+0x54>)
 8001214:	601a      	str	r2, [r3, #0]
    hlpuart1.Init.BaudRate = 115200;
 8001216:	4b11      	ldr	r3, [pc, #68]	@ (800125c <MX_LPUART1_UART_Init+0x50>)
 8001218:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800121c:	605a      	str	r2, [r3, #4]
    hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800121e:	4b0f      	ldr	r3, [pc, #60]	@ (800125c <MX_LPUART1_UART_Init+0x50>)
 8001220:	2200      	movs	r2, #0
 8001222:	609a      	str	r2, [r3, #8]
    hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001224:	4b0d      	ldr	r3, [pc, #52]	@ (800125c <MX_LPUART1_UART_Init+0x50>)
 8001226:	2200      	movs	r2, #0
 8001228:	60da      	str	r2, [r3, #12]
    hlpuart1.Init.Parity = UART_PARITY_NONE;
 800122a:	4b0c      	ldr	r3, [pc, #48]	@ (800125c <MX_LPUART1_UART_Init+0x50>)
 800122c:	2200      	movs	r2, #0
 800122e:	611a      	str	r2, [r3, #16]
    hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001230:	4b0a      	ldr	r3, [pc, #40]	@ (800125c <MX_LPUART1_UART_Init+0x50>)
 8001232:	220c      	movs	r2, #12
 8001234:	615a      	str	r2, [r3, #20]
    hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001236:	4b09      	ldr	r3, [pc, #36]	@ (800125c <MX_LPUART1_UART_Init+0x50>)
 8001238:	2200      	movs	r2, #0
 800123a:	619a      	str	r2, [r3, #24]
    hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800123c:	4b07      	ldr	r3, [pc, #28]	@ (800125c <MX_LPUART1_UART_Init+0x50>)
 800123e:	2200      	movs	r2, #0
 8001240:	621a      	str	r2, [r3, #32]
    hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001242:	4b06      	ldr	r3, [pc, #24]	@ (800125c <MX_LPUART1_UART_Init+0x50>)
 8001244:	2200      	movs	r2, #0
 8001246:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_UART_Init(&hlpuart1) != HAL_OK) {
 8001248:	4804      	ldr	r0, [pc, #16]	@ (800125c <MX_LPUART1_UART_Init+0x50>)
 800124a:	f003 fc91 	bl	8004b70 <HAL_UART_Init>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <MX_LPUART1_UART_Init+0x4c>
        Error_Handler();
 8001254:	f000 f85e 	bl	8001314 <Error_Handler>
    }
}
 8001258:	bf00      	nop
 800125a:	bd80      	pop	{r7, pc}
 800125c:	20000258 	.word	0x20000258
 8001260:	40008000 	.word	0x40008000

08001264 <MX_GPIO_Init>:

void MX_GPIO_Init(void) {
 8001264:	b580      	push	{r7, lr}
 8001266:	b08a      	sub	sp, #40	@ 0x28
 8001268:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800126a:	f107 0314 	add.w	r3, r7, #20
 800126e:	2200      	movs	r2, #0
 8001270:	601a      	str	r2, [r3, #0]
 8001272:	605a      	str	r2, [r3, #4]
 8001274:	609a      	str	r2, [r3, #8]
 8001276:	60da      	str	r2, [r3, #12]
 8001278:	611a      	str	r2, [r3, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800127a:	4b24      	ldr	r3, [pc, #144]	@ (800130c <MX_GPIO_Init+0xa8>)
 800127c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800127e:	4a23      	ldr	r2, [pc, #140]	@ (800130c <MX_GPIO_Init+0xa8>)
 8001280:	f043 0304 	orr.w	r3, r3, #4
 8001284:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001286:	4b21      	ldr	r3, [pc, #132]	@ (800130c <MX_GPIO_Init+0xa8>)
 8001288:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800128a:	f003 0304 	and.w	r3, r3, #4
 800128e:	613b      	str	r3, [r7, #16]
 8001290:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001292:	4b1e      	ldr	r3, [pc, #120]	@ (800130c <MX_GPIO_Init+0xa8>)
 8001294:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001296:	4a1d      	ldr	r2, [pc, #116]	@ (800130c <MX_GPIO_Init+0xa8>)
 8001298:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800129c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800129e:	4b1b      	ldr	r3, [pc, #108]	@ (800130c <MX_GPIO_Init+0xa8>)
 80012a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012a6:	60fb      	str	r3, [r7, #12]
 80012a8:	68fb      	ldr	r3, [r7, #12]
    HAL_PWREx_EnableVddIO2();
 80012aa:	f002 f949 	bl	8003540 <HAL_PWREx_EnableVddIO2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ae:	4b17      	ldr	r3, [pc, #92]	@ (800130c <MX_GPIO_Init+0xa8>)
 80012b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012b2:	4a16      	ldr	r2, [pc, #88]	@ (800130c <MX_GPIO_Init+0xa8>)
 80012b4:	f043 0301 	orr.w	r3, r3, #1
 80012b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ba:	4b14      	ldr	r3, [pc, #80]	@ (800130c <MX_GPIO_Init+0xa8>)
 80012bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012be:	f003 0301 	and.w	r3, r3, #1
 80012c2:	60bb      	str	r3, [r7, #8]
 80012c4:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012c6:	4b11      	ldr	r3, [pc, #68]	@ (800130c <MX_GPIO_Init+0xa8>)
 80012c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ca:	4a10      	ldr	r2, [pc, #64]	@ (800130c <MX_GPIO_Init+0xa8>)
 80012cc:	f043 0302 	orr.w	r3, r3, #2
 80012d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012d2:	4b0e      	ldr	r3, [pc, #56]	@ (800130c <MX_GPIO_Init+0xa8>)
 80012d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012d6:	f003 0302 	and.w	r3, r3, #2
 80012da:	607b      	str	r3, [r7, #4]
 80012dc:	687b      	ldr	r3, [r7, #4]

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 80012de:	2201      	movs	r2, #1
 80012e0:	2180      	movs	r1, #128	@ 0x80
 80012e2:	480b      	ldr	r0, [pc, #44]	@ (8001310 <MX_GPIO_Init+0xac>)
 80012e4:	f002 f8b0 	bl	8003448 <HAL_GPIO_WritePin>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80012e8:	2380      	movs	r3, #128	@ 0x80
 80012ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ec:	2301      	movs	r3, #1
 80012ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f0:	2300      	movs	r3, #0
 80012f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f4:	2300      	movs	r3, #0
 80012f6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012f8:	f107 0314 	add.w	r3, r7, #20
 80012fc:	4619      	mov	r1, r3
 80012fe:	4804      	ldr	r0, [pc, #16]	@ (8001310 <MX_GPIO_Init+0xac>)
 8001300:	f001 ff10 	bl	8003124 <HAL_GPIO_Init>
}
 8001304:	bf00      	nop
 8001306:	3728      	adds	r7, #40	@ 0x28
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	40021000 	.word	0x40021000
 8001310:	48000400 	.word	0x48000400

08001314 <Error_Handler>:

void Error_Handler(void) {
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001318:	b672      	cpsid	i
}
 800131a:	bf00      	nop
    __disable_irq();
    while (1) {
 800131c:	bf00      	nop
 800131e:	e7fd      	b.n	800131c <Error_Handler+0x8>

08001320 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001320:	b480      	push	{r7}
 8001322:	b083      	sub	sp, #12
 8001324:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001326:	4b0f      	ldr	r3, [pc, #60]	@ (8001364 <HAL_MspInit+0x44>)
 8001328:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800132a:	4a0e      	ldr	r2, [pc, #56]	@ (8001364 <HAL_MspInit+0x44>)
 800132c:	f043 0301 	orr.w	r3, r3, #1
 8001330:	6613      	str	r3, [r2, #96]	@ 0x60
 8001332:	4b0c      	ldr	r3, [pc, #48]	@ (8001364 <HAL_MspInit+0x44>)
 8001334:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001336:	f003 0301 	and.w	r3, r3, #1
 800133a:	607b      	str	r3, [r7, #4]
 800133c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800133e:	4b09      	ldr	r3, [pc, #36]	@ (8001364 <HAL_MspInit+0x44>)
 8001340:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001342:	4a08      	ldr	r2, [pc, #32]	@ (8001364 <HAL_MspInit+0x44>)
 8001344:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001348:	6593      	str	r3, [r2, #88]	@ 0x58
 800134a:	4b06      	ldr	r3, [pc, #24]	@ (8001364 <HAL_MspInit+0x44>)
 800134c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800134e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001352:	603b      	str	r3, [r7, #0]
 8001354:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001356:	bf00      	nop
 8001358:	370c      	adds	r7, #12
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	40021000 	.word	0x40021000

08001368 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b0ac      	sub	sp, #176	@ 0xb0
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001370:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001374:	2200      	movs	r2, #0
 8001376:	601a      	str	r2, [r3, #0]
 8001378:	605a      	str	r2, [r3, #4]
 800137a:	609a      	str	r2, [r3, #8]
 800137c:	60da      	str	r2, [r3, #12]
 800137e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001380:	f107 0310 	add.w	r3, r7, #16
 8001384:	228c      	movs	r2, #140	@ 0x8c
 8001386:	2100      	movs	r1, #0
 8001388:	4618      	mov	r0, r3
 800138a:	f004 ff18 	bl	80061be <memset>
  if(hadc->Instance==ADC1)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a27      	ldr	r2, [pc, #156]	@ (8001430 <HAL_ADC_MspInit+0xc8>)
 8001394:	4293      	cmp	r3, r2
 8001396:	d146      	bne.n	8001426 <HAL_ADC_MspInit+0xbe>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001398:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800139c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800139e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80013a2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80013a6:	2301      	movs	r3, #1
 80013a8:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80013aa:	2301      	movs	r3, #1
 80013ac:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80013ae:	2318      	movs	r3, #24
 80013b0:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 80013b2:	2302      	movs	r3, #2
 80013b4:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80013b6:	2302      	movs	r3, #2
 80013b8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80013ba:	2302      	movs	r3, #2
 80013bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80013be:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80013c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013c4:	f107 0310 	add.w	r3, r7, #16
 80013c8:	4618      	mov	r0, r3
 80013ca:	f002 ff07 	bl	80041dc <HAL_RCCEx_PeriphCLKConfig>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80013d4:	f7ff ff9e 	bl	8001314 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80013d8:	4b16      	ldr	r3, [pc, #88]	@ (8001434 <HAL_ADC_MspInit+0xcc>)
 80013da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013dc:	4a15      	ldr	r2, [pc, #84]	@ (8001434 <HAL_ADC_MspInit+0xcc>)
 80013de:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80013e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013e4:	4b13      	ldr	r3, [pc, #76]	@ (8001434 <HAL_ADC_MspInit+0xcc>)
 80013e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80013ec:	60fb      	str	r3, [r7, #12]
 80013ee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013f0:	4b10      	ldr	r3, [pc, #64]	@ (8001434 <HAL_ADC_MspInit+0xcc>)
 80013f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013f4:	4a0f      	ldr	r2, [pc, #60]	@ (8001434 <HAL_ADC_MspInit+0xcc>)
 80013f6:	f043 0304 	orr.w	r3, r3, #4
 80013fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013fc:	4b0d      	ldr	r3, [pc, #52]	@ (8001434 <HAL_ADC_MspInit+0xcc>)
 80013fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001400:	f003 0304 	and.w	r3, r3, #4
 8001404:	60bb      	str	r3, [r7, #8]
 8001406:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001408:	2301      	movs	r3, #1
 800140a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800140e:	2303      	movs	r3, #3
 8001410:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001414:	2300      	movs	r3, #0
 8001416:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800141a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800141e:	4619      	mov	r1, r3
 8001420:	4805      	ldr	r0, [pc, #20]	@ (8001438 <HAL_ADC_MspInit+0xd0>)
 8001422:	f001 fe7f 	bl	8003124 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001426:	bf00      	nop
 8001428:	37b0      	adds	r7, #176	@ 0xb0
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	50040000 	.word	0x50040000
 8001434:	40021000 	.word	0x40021000
 8001438:	48000800 	.word	0x48000800

0800143c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b0ac      	sub	sp, #176	@ 0xb0
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001444:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001448:	2200      	movs	r2, #0
 800144a:	601a      	str	r2, [r3, #0]
 800144c:	605a      	str	r2, [r3, #4]
 800144e:	609a      	str	r2, [r3, #8]
 8001450:	60da      	str	r2, [r3, #12]
 8001452:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001454:	f107 0310 	add.w	r3, r7, #16
 8001458:	228c      	movs	r2, #140	@ 0x8c
 800145a:	2100      	movs	r1, #0
 800145c:	4618      	mov	r0, r3
 800145e:	f004 feae 	bl	80061be <memset>
  if(huart->Instance==LPUART1)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	4a22      	ldr	r2, [pc, #136]	@ (80014f0 <HAL_UART_MspInit+0xb4>)
 8001468:	4293      	cmp	r3, r2
 800146a:	d13d      	bne.n	80014e8 <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800146c:	2320      	movs	r3, #32
 800146e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001470:	2300      	movs	r3, #0
 8001472:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001474:	f107 0310 	add.w	r3, r7, #16
 8001478:	4618      	mov	r0, r3
 800147a:	f002 feaf 	bl	80041dc <HAL_RCCEx_PeriphCLKConfig>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001484:	f7ff ff46 	bl	8001314 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001488:	4b1a      	ldr	r3, [pc, #104]	@ (80014f4 <HAL_UART_MspInit+0xb8>)
 800148a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800148c:	4a19      	ldr	r2, [pc, #100]	@ (80014f4 <HAL_UART_MspInit+0xb8>)
 800148e:	f043 0301 	orr.w	r3, r3, #1
 8001492:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001494:	4b17      	ldr	r3, [pc, #92]	@ (80014f4 <HAL_UART_MspInit+0xb8>)
 8001496:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001498:	f003 0301 	and.w	r3, r3, #1
 800149c:	60fb      	str	r3, [r7, #12]
 800149e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80014a0:	4b14      	ldr	r3, [pc, #80]	@ (80014f4 <HAL_UART_MspInit+0xb8>)
 80014a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014a4:	4a13      	ldr	r2, [pc, #76]	@ (80014f4 <HAL_UART_MspInit+0xb8>)
 80014a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80014aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014ac:	4b11      	ldr	r3, [pc, #68]	@ (80014f4 <HAL_UART_MspInit+0xb8>)
 80014ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014b4:	60bb      	str	r3, [r7, #8]
 80014b6:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 80014b8:	f002 f842 	bl	8003540 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80014bc:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80014c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c4:	2302      	movs	r3, #2
 80014c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ca:	2300      	movs	r3, #0
 80014cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014d0:	2303      	movs	r3, #3
 80014d2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80014d6:	2308      	movs	r3, #8
 80014d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80014dc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80014e0:	4619      	mov	r1, r3
 80014e2:	4805      	ldr	r0, [pc, #20]	@ (80014f8 <HAL_UART_MspInit+0xbc>)
 80014e4:	f001 fe1e 	bl	8003124 <HAL_GPIO_Init>

  /* USER CODE END LPUART1_MspInit 1 */

  }

}
 80014e8:	bf00      	nop
 80014ea:	37b0      	adds	r7, #176	@ 0xb0
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	40008000 	.word	0x40008000
 80014f4:	40021000 	.word	0x40021000
 80014f8:	48001800 	.word	0x48001800

080014fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001500:	bf00      	nop
 8001502:	e7fd      	b.n	8001500 <NMI_Handler+0x4>

08001504 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001508:	bf00      	nop
 800150a:	e7fd      	b.n	8001508 <HardFault_Handler+0x4>

0800150c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001510:	bf00      	nop
 8001512:	e7fd      	b.n	8001510 <MemManage_Handler+0x4>

08001514 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001518:	bf00      	nop
 800151a:	e7fd      	b.n	8001518 <BusFault_Handler+0x4>

0800151c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001520:	bf00      	nop
 8001522:	e7fd      	b.n	8001520 <UsageFault_Handler+0x4>

08001524 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001528:	bf00      	nop
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr

08001532 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001532:	b480      	push	{r7}
 8001534:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001536:	bf00      	nop
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr

08001540 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001544:	bf00      	nop
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr

0800154e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800154e:	b580      	push	{r7, lr}
 8001550:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001552:	f000 f959 	bl	8001808 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001556:	bf00      	nop
 8001558:	bd80      	pop	{r7, pc}

0800155a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800155a:	b480      	push	{r7}
 800155c:	af00      	add	r7, sp, #0
  return 1;
 800155e:	2301      	movs	r3, #1
}
 8001560:	4618      	mov	r0, r3
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr

0800156a <_kill>:

int _kill(int pid, int sig)
{
 800156a:	b580      	push	{r7, lr}
 800156c:	b082      	sub	sp, #8
 800156e:	af00      	add	r7, sp, #0
 8001570:	6078      	str	r0, [r7, #4]
 8001572:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001574:	f004 fe76 	bl	8006264 <__errno>
 8001578:	4603      	mov	r3, r0
 800157a:	2216      	movs	r2, #22
 800157c:	601a      	str	r2, [r3, #0]
  return -1;
 800157e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001582:	4618      	mov	r0, r3
 8001584:	3708      	adds	r7, #8
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}

0800158a <_exit>:

void _exit (int status)
{
 800158a:	b580      	push	{r7, lr}
 800158c:	b082      	sub	sp, #8
 800158e:	af00      	add	r7, sp, #0
 8001590:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001592:	f04f 31ff 	mov.w	r1, #4294967295
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	f7ff ffe7 	bl	800156a <_kill>
  while (1) {}    /* Make sure we hang here */
 800159c:	bf00      	nop
 800159e:	e7fd      	b.n	800159c <_exit+0x12>

080015a0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b086      	sub	sp, #24
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	60f8      	str	r0, [r7, #12]
 80015a8:	60b9      	str	r1, [r7, #8]
 80015aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015ac:	2300      	movs	r3, #0
 80015ae:	617b      	str	r3, [r7, #20]
 80015b0:	e00a      	b.n	80015c8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015b2:	f3af 8000 	nop.w
 80015b6:	4601      	mov	r1, r0
 80015b8:	68bb      	ldr	r3, [r7, #8]
 80015ba:	1c5a      	adds	r2, r3, #1
 80015bc:	60ba      	str	r2, [r7, #8]
 80015be:	b2ca      	uxtb	r2, r1
 80015c0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015c2:	697b      	ldr	r3, [r7, #20]
 80015c4:	3301      	adds	r3, #1
 80015c6:	617b      	str	r3, [r7, #20]
 80015c8:	697a      	ldr	r2, [r7, #20]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	429a      	cmp	r2, r3
 80015ce:	dbf0      	blt.n	80015b2 <_read+0x12>
  }

  return len;
 80015d0:	687b      	ldr	r3, [r7, #4]
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3718      	adds	r7, #24
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}

080015da <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015da:	b580      	push	{r7, lr}
 80015dc:	b086      	sub	sp, #24
 80015de:	af00      	add	r7, sp, #0
 80015e0:	60f8      	str	r0, [r7, #12]
 80015e2:	60b9      	str	r1, [r7, #8]
 80015e4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015e6:	2300      	movs	r3, #0
 80015e8:	617b      	str	r3, [r7, #20]
 80015ea:	e009      	b.n	8001600 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	1c5a      	adds	r2, r3, #1
 80015f0:	60ba      	str	r2, [r7, #8]
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	4618      	mov	r0, r3
 80015f6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	3301      	adds	r3, #1
 80015fe:	617b      	str	r3, [r7, #20]
 8001600:	697a      	ldr	r2, [r7, #20]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	429a      	cmp	r2, r3
 8001606:	dbf1      	blt.n	80015ec <_write+0x12>
  }
  return len;
 8001608:	687b      	ldr	r3, [r7, #4]
}
 800160a:	4618      	mov	r0, r3
 800160c:	3718      	adds	r7, #24
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}

08001612 <_close>:

int _close(int file)
{
 8001612:	b480      	push	{r7}
 8001614:	b083      	sub	sp, #12
 8001616:	af00      	add	r7, sp, #0
 8001618:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800161a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800161e:	4618      	mov	r0, r3
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr

0800162a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800162a:	b480      	push	{r7}
 800162c:	b083      	sub	sp, #12
 800162e:	af00      	add	r7, sp, #0
 8001630:	6078      	str	r0, [r7, #4]
 8001632:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800163a:	605a      	str	r2, [r3, #4]
  return 0;
 800163c:	2300      	movs	r3, #0
}
 800163e:	4618      	mov	r0, r3
 8001640:	370c      	adds	r7, #12
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr

0800164a <_isatty>:

int _isatty(int file)
{
 800164a:	b480      	push	{r7}
 800164c:	b083      	sub	sp, #12
 800164e:	af00      	add	r7, sp, #0
 8001650:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001652:	2301      	movs	r3, #1
}
 8001654:	4618      	mov	r0, r3
 8001656:	370c      	adds	r7, #12
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr

08001660 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001660:	b480      	push	{r7}
 8001662:	b085      	sub	sp, #20
 8001664:	af00      	add	r7, sp, #0
 8001666:	60f8      	str	r0, [r7, #12]
 8001668:	60b9      	str	r1, [r7, #8]
 800166a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800166c:	2300      	movs	r3, #0
}
 800166e:	4618      	mov	r0, r3
 8001670:	3714      	adds	r7, #20
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
	...

0800167c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b086      	sub	sp, #24
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001684:	4a14      	ldr	r2, [pc, #80]	@ (80016d8 <_sbrk+0x5c>)
 8001686:	4b15      	ldr	r3, [pc, #84]	@ (80016dc <_sbrk+0x60>)
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001690:	4b13      	ldr	r3, [pc, #76]	@ (80016e0 <_sbrk+0x64>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d102      	bne.n	800169e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001698:	4b11      	ldr	r3, [pc, #68]	@ (80016e0 <_sbrk+0x64>)
 800169a:	4a12      	ldr	r2, [pc, #72]	@ (80016e4 <_sbrk+0x68>)
 800169c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800169e:	4b10      	ldr	r3, [pc, #64]	@ (80016e0 <_sbrk+0x64>)
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	4413      	add	r3, r2
 80016a6:	693a      	ldr	r2, [r7, #16]
 80016a8:	429a      	cmp	r2, r3
 80016aa:	d207      	bcs.n	80016bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016ac:	f004 fdda 	bl	8006264 <__errno>
 80016b0:	4603      	mov	r3, r0
 80016b2:	220c      	movs	r2, #12
 80016b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016b6:	f04f 33ff 	mov.w	r3, #4294967295
 80016ba:	e009      	b.n	80016d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016bc:	4b08      	ldr	r3, [pc, #32]	@ (80016e0 <_sbrk+0x64>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016c2:	4b07      	ldr	r3, [pc, #28]	@ (80016e0 <_sbrk+0x64>)
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4413      	add	r3, r2
 80016ca:	4a05      	ldr	r2, [pc, #20]	@ (80016e0 <_sbrk+0x64>)
 80016cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016ce:	68fb      	ldr	r3, [r7, #12]
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3718      	adds	r7, #24
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	20050000 	.word	0x20050000
 80016dc:	00000400 	.word	0x00000400
 80016e0:	20000304 	.word	0x20000304
 80016e4:	20000458 	.word	0x20000458

080016e8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80016ec:	4b06      	ldr	r3, [pc, #24]	@ (8001708 <SystemInit+0x20>)
 80016ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016f2:	4a05      	ldr	r2, [pc, #20]	@ (8001708 <SystemInit+0x20>)
 80016f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80016f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80016fc:	bf00      	nop
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop
 8001708:	e000ed00 	.word	0xe000ed00

0800170c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800170c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001744 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001710:	f7ff ffea 	bl	80016e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001714:	480c      	ldr	r0, [pc, #48]	@ (8001748 <LoopForever+0x6>)
  ldr r1, =_edata
 8001716:	490d      	ldr	r1, [pc, #52]	@ (800174c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001718:	4a0d      	ldr	r2, [pc, #52]	@ (8001750 <LoopForever+0xe>)
  movs r3, #0
 800171a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800171c:	e002      	b.n	8001724 <LoopCopyDataInit>

0800171e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800171e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001720:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001722:	3304      	adds	r3, #4

08001724 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001724:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001726:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001728:	d3f9      	bcc.n	800171e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800172a:	4a0a      	ldr	r2, [pc, #40]	@ (8001754 <LoopForever+0x12>)
  ldr r4, =_ebss
 800172c:	4c0a      	ldr	r4, [pc, #40]	@ (8001758 <LoopForever+0x16>)
  movs r3, #0
 800172e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001730:	e001      	b.n	8001736 <LoopFillZerobss>

08001732 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001732:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001734:	3204      	adds	r2, #4

08001736 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001736:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001738:	d3fb      	bcc.n	8001732 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800173a:	f004 fd99 	bl	8006270 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800173e:	f7ff fc35 	bl	8000fac <main>

08001742 <LoopForever>:

LoopForever:
    b LoopForever
 8001742:	e7fe      	b.n	8001742 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001744:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001748:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800174c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001750:	08008750 	.word	0x08008750
  ldr r2, =_sbss
 8001754:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001758:	20000458 	.word	0x20000458

0800175c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800175c:	e7fe      	b.n	800175c <ADC1_2_IRQHandler>

0800175e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800175e:	b580      	push	{r7, lr}
 8001760:	b082      	sub	sp, #8
 8001762:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001764:	2300      	movs	r3, #0
 8001766:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001768:	2003      	movs	r0, #3
 800176a:	f001 fca7 	bl	80030bc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800176e:	2000      	movs	r0, #0
 8001770:	f000 f80e 	bl	8001790 <HAL_InitTick>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d002      	beq.n	8001780 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	71fb      	strb	r3, [r7, #7]
 800177e:	e001      	b.n	8001784 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001780:	f7ff fdce 	bl	8001320 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001784:	79fb      	ldrb	r3, [r7, #7]
}
 8001786:	4618      	mov	r0, r3
 8001788:	3708      	adds	r7, #8
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
	...

08001790 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b084      	sub	sp, #16
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001798:	2300      	movs	r3, #0
 800179a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800179c:	4b17      	ldr	r3, [pc, #92]	@ (80017fc <HAL_InitTick+0x6c>)
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d023      	beq.n	80017ec <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80017a4:	4b16      	ldr	r3, [pc, #88]	@ (8001800 <HAL_InitTick+0x70>)
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	4b14      	ldr	r3, [pc, #80]	@ (80017fc <HAL_InitTick+0x6c>)
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	4619      	mov	r1, r3
 80017ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80017b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80017ba:	4618      	mov	r0, r3
 80017bc:	f001 fca5 	bl	800310a <HAL_SYSTICK_Config>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d10f      	bne.n	80017e6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2b0f      	cmp	r3, #15
 80017ca:	d809      	bhi.n	80017e0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017cc:	2200      	movs	r2, #0
 80017ce:	6879      	ldr	r1, [r7, #4]
 80017d0:	f04f 30ff 	mov.w	r0, #4294967295
 80017d4:	f001 fc7d 	bl	80030d2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80017d8:	4a0a      	ldr	r2, [pc, #40]	@ (8001804 <HAL_InitTick+0x74>)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6013      	str	r3, [r2, #0]
 80017de:	e007      	b.n	80017f0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	73fb      	strb	r3, [r7, #15]
 80017e4:	e004      	b.n	80017f0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	73fb      	strb	r3, [r7, #15]
 80017ea:	e001      	b.n	80017f0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80017ec:	2301      	movs	r3, #1
 80017ee:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80017f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	3710      	adds	r7, #16
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	20000008 	.word	0x20000008
 8001800:	20000000 	.word	0x20000000
 8001804:	20000004 	.word	0x20000004

08001808 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800180c:	4b06      	ldr	r3, [pc, #24]	@ (8001828 <HAL_IncTick+0x20>)
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	461a      	mov	r2, r3
 8001812:	4b06      	ldr	r3, [pc, #24]	@ (800182c <HAL_IncTick+0x24>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4413      	add	r3, r2
 8001818:	4a04      	ldr	r2, [pc, #16]	@ (800182c <HAL_IncTick+0x24>)
 800181a:	6013      	str	r3, [r2, #0]
}
 800181c:	bf00      	nop
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr
 8001826:	bf00      	nop
 8001828:	20000008 	.word	0x20000008
 800182c:	20000308 	.word	0x20000308

08001830 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  return uwTick;
 8001834:	4b03      	ldr	r3, [pc, #12]	@ (8001844 <HAL_GetTick+0x14>)
 8001836:	681b      	ldr	r3, [r3, #0]
}
 8001838:	4618      	mov	r0, r3
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	20000308 	.word	0x20000308

08001848 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b084      	sub	sp, #16
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001850:	f7ff ffee 	bl	8001830 <HAL_GetTick>
 8001854:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001860:	d005      	beq.n	800186e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001862:	4b0a      	ldr	r3, [pc, #40]	@ (800188c <HAL_Delay+0x44>)
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	461a      	mov	r2, r3
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	4413      	add	r3, r2
 800186c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800186e:	bf00      	nop
 8001870:	f7ff ffde 	bl	8001830 <HAL_GetTick>
 8001874:	4602      	mov	r2, r0
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	68fa      	ldr	r2, [r7, #12]
 800187c:	429a      	cmp	r2, r3
 800187e:	d8f7      	bhi.n	8001870 <HAL_Delay+0x28>
  {
  }
}
 8001880:	bf00      	nop
 8001882:	bf00      	nop
 8001884:	3710      	adds	r7, #16
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	20000008 	.word	0x20000008

08001890 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	431a      	orrs	r2, r3
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	609a      	str	r2, [r3, #8]
}
 80018aa:	bf00      	nop
 80018ac:	370c      	adds	r7, #12
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr

080018b6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80018b6:	b480      	push	{r7}
 80018b8:	b083      	sub	sp, #12
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
 80018be:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	431a      	orrs	r2, r3
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	609a      	str	r2, [r3, #8]
}
 80018d0:	bf00      	nop
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	370c      	adds	r7, #12
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b087      	sub	sp, #28
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	60f8      	str	r0, [r7, #12]
 8001900:	60b9      	str	r1, [r7, #8]
 8001902:	607a      	str	r2, [r7, #4]
 8001904:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	3360      	adds	r3, #96	@ 0x60
 800190a:	461a      	mov	r2, r3
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	4413      	add	r3, r2
 8001912:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	681a      	ldr	r2, [r3, #0]
 8001918:	4b08      	ldr	r3, [pc, #32]	@ (800193c <LL_ADC_SetOffset+0x44>)
 800191a:	4013      	ands	r3, r2
 800191c:	687a      	ldr	r2, [r7, #4]
 800191e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001922:	683a      	ldr	r2, [r7, #0]
 8001924:	430a      	orrs	r2, r1
 8001926:	4313      	orrs	r3, r2
 8001928:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001930:	bf00      	nop
 8001932:	371c      	adds	r7, #28
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr
 800193c:	03fff000 	.word	0x03fff000

08001940 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001940:	b480      	push	{r7}
 8001942:	b085      	sub	sp, #20
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	3360      	adds	r3, #96	@ 0x60
 800194e:	461a      	mov	r2, r3
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	4413      	add	r3, r2
 8001956:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001960:	4618      	mov	r0, r3
 8001962:	3714      	adds	r7, #20
 8001964:	46bd      	mov	sp, r7
 8001966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196a:	4770      	bx	lr

0800196c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800196c:	b480      	push	{r7}
 800196e:	b087      	sub	sp, #28
 8001970:	af00      	add	r7, sp, #0
 8001972:	60f8      	str	r0, [r7, #12]
 8001974:	60b9      	str	r1, [r7, #8]
 8001976:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	3360      	adds	r3, #96	@ 0x60
 800197c:	461a      	mov	r2, r3
 800197e:	68bb      	ldr	r3, [r7, #8]
 8001980:	009b      	lsls	r3, r3, #2
 8001982:	4413      	add	r3, r2
 8001984:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	431a      	orrs	r2, r3
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001996:	bf00      	nop
 8001998:	371c      	adds	r7, #28
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr

080019a2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80019a2:	b480      	push	{r7}
 80019a4:	b083      	sub	sp, #12
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
 80019aa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	695b      	ldr	r3, [r3, #20]
 80019b0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	431a      	orrs	r2, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	615a      	str	r2, [r3, #20]
}
 80019bc:	bf00      	nop
 80019be:	370c      	adds	r7, #12
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr

080019c8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d101      	bne.n	80019e0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80019dc:	2301      	movs	r3, #1
 80019de:	e000      	b.n	80019e2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80019e0:	2300      	movs	r3, #0
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr

080019ee <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80019ee:	b480      	push	{r7}
 80019f0:	b087      	sub	sp, #28
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	60f8      	str	r0, [r7, #12]
 80019f6:	60b9      	str	r1, [r7, #8]
 80019f8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	3330      	adds	r3, #48	@ 0x30
 80019fe:	461a      	mov	r2, r3
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	0a1b      	lsrs	r3, r3, #8
 8001a04:	009b      	lsls	r3, r3, #2
 8001a06:	f003 030c 	and.w	r3, r3, #12
 8001a0a:	4413      	add	r3, r2
 8001a0c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	68bb      	ldr	r3, [r7, #8]
 8001a14:	f003 031f 	and.w	r3, r3, #31
 8001a18:	211f      	movs	r1, #31
 8001a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a1e:	43db      	mvns	r3, r3
 8001a20:	401a      	ands	r2, r3
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	0e9b      	lsrs	r3, r3, #26
 8001a26:	f003 011f 	and.w	r1, r3, #31
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	f003 031f 	and.w	r3, r3, #31
 8001a30:	fa01 f303 	lsl.w	r3, r1, r3
 8001a34:	431a      	orrs	r2, r3
 8001a36:	697b      	ldr	r3, [r7, #20]
 8001a38:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001a3a:	bf00      	nop
 8001a3c:	371c      	adds	r7, #28
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr

08001a46 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001a46:	b480      	push	{r7}
 8001a48:	b087      	sub	sp, #28
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	60f8      	str	r0, [r7, #12]
 8001a4e:	60b9      	str	r1, [r7, #8]
 8001a50:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	3314      	adds	r3, #20
 8001a56:	461a      	mov	r2, r3
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	0e5b      	lsrs	r3, r3, #25
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	f003 0304 	and.w	r3, r3, #4
 8001a62:	4413      	add	r3, r2
 8001a64:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	68bb      	ldr	r3, [r7, #8]
 8001a6c:	0d1b      	lsrs	r3, r3, #20
 8001a6e:	f003 031f 	and.w	r3, r3, #31
 8001a72:	2107      	movs	r1, #7
 8001a74:	fa01 f303 	lsl.w	r3, r1, r3
 8001a78:	43db      	mvns	r3, r3
 8001a7a:	401a      	ands	r2, r3
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	0d1b      	lsrs	r3, r3, #20
 8001a80:	f003 031f 	and.w	r3, r3, #31
 8001a84:	6879      	ldr	r1, [r7, #4]
 8001a86:	fa01 f303 	lsl.w	r3, r1, r3
 8001a8a:	431a      	orrs	r2, r3
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001a90:	bf00      	nop
 8001a92:	371c      	adds	r7, #28
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr

08001a9c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b085      	sub	sp, #20
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	60f8      	str	r0, [r7, #12]
 8001aa4:	60b9      	str	r1, [r7, #8]
 8001aa6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001aae:	68bb      	ldr	r3, [r7, #8]
 8001ab0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ab4:	43db      	mvns	r3, r3
 8001ab6:	401a      	ands	r2, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	f003 0318 	and.w	r3, r3, #24
 8001abe:	4908      	ldr	r1, [pc, #32]	@ (8001ae0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001ac0:	40d9      	lsrs	r1, r3
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	400b      	ands	r3, r1
 8001ac6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001aca:	431a      	orrs	r2, r3
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001ad2:	bf00      	nop
 8001ad4:	3714      	adds	r7, #20
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr
 8001ade:	bf00      	nop
 8001ae0:	0007ffff 	.word	0x0007ffff

08001ae4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	f003 031f 	and.w	r3, r3, #31
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	370c      	adds	r7, #12
 8001af8:	46bd      	mov	sp, r7
 8001afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afe:	4770      	bx	lr

08001b00 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	370c      	adds	r7, #12
 8001b14:	46bd      	mov	sp, r7
 8001b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1a:	4770      	bx	lr

08001b1c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b083      	sub	sp, #12
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001b2c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b30:	687a      	ldr	r2, [r7, #4]
 8001b32:	6093      	str	r3, [r2, #8]
}
 8001b34:	bf00      	nop
 8001b36:	370c      	adds	r7, #12
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr

08001b40 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001b50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001b54:	d101      	bne.n	8001b5a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001b56:	2301      	movs	r3, #1
 8001b58:	e000      	b.n	8001b5c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001b5a:	2300      	movs	r3, #0
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	370c      	adds	r7, #12
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr

08001b68 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b083      	sub	sp, #12
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001b78:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b7c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001b84:	bf00      	nop
 8001b86:	370c      	adds	r7, #12
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr

08001b90 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ba0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001ba4:	d101      	bne.n	8001baa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e000      	b.n	8001bac <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001baa:	2300      	movs	r3, #0
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	370c      	adds	r7, #12
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr

08001bb8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b083      	sub	sp, #12
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001bc8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001bcc:	f043 0201 	orr.w	r2, r3, #1
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001bd4:	bf00      	nop
 8001bd6:	370c      	adds	r7, #12
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr

08001be0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	689b      	ldr	r3, [r3, #8]
 8001bec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001bf0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001bf4:	f043 0202 	orr.w	r2, r3, #2
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001bfc:	bf00      	nop
 8001bfe:	370c      	adds	r7, #12
 8001c00:	46bd      	mov	sp, r7
 8001c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c06:	4770      	bx	lr

08001c08 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b083      	sub	sp, #12
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	f003 0301 	and.w	r3, r3, #1
 8001c18:	2b01      	cmp	r3, #1
 8001c1a:	d101      	bne.n	8001c20 <LL_ADC_IsEnabled+0x18>
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	e000      	b.n	8001c22 <LL_ADC_IsEnabled+0x1a>
 8001c20:	2300      	movs	r3, #0
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	370c      	adds	r7, #12
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr

08001c2e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001c2e:	b480      	push	{r7}
 8001c30:	b083      	sub	sp, #12
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	f003 0302 	and.w	r3, r3, #2
 8001c3e:	2b02      	cmp	r3, #2
 8001c40:	d101      	bne.n	8001c46 <LL_ADC_IsDisableOngoing+0x18>
 8001c42:	2301      	movs	r3, #1
 8001c44:	e000      	b.n	8001c48 <LL_ADC_IsDisableOngoing+0x1a>
 8001c46:	2300      	movs	r3, #0
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	370c      	adds	r7, #12
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr

08001c54 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001c64:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001c68:	f043 0204 	orr.w	r2, r3, #4
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001c70:	bf00      	nop
 8001c72:	370c      	adds	r7, #12
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr

08001c7c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	f003 0304 	and.w	r3, r3, #4
 8001c8c:	2b04      	cmp	r3, #4
 8001c8e:	d101      	bne.n	8001c94 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001c90:	2301      	movs	r3, #1
 8001c92:	e000      	b.n	8001c96 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001c94:	2300      	movs	r3, #0
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	370c      	adds	r7, #12
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr

08001ca2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	b083      	sub	sp, #12
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	f003 0308 	and.w	r3, r3, #8
 8001cb2:	2b08      	cmp	r3, #8
 8001cb4:	d101      	bne.n	8001cba <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e000      	b.n	8001cbc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001cba:	2300      	movs	r3, #0
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	370c      	adds	r7, #12
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr

08001cc8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001cc8:	b590      	push	{r4, r7, lr}
 8001cca:	b089      	sub	sp, #36	@ 0x24
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d101      	bne.n	8001ce2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e133      	b.n	8001f4a <HAL_ADC_Init+0x282>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	691b      	ldr	r3, [r3, #16]
 8001ce6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d109      	bne.n	8001d04 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001cf0:	6878      	ldr	r0, [r7, #4]
 8001cf2:	f7ff fb39 	bl	8001368 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7ff ff19 	bl	8001b40 <LL_ADC_IsDeepPowerDownEnabled>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d004      	beq.n	8001d1e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7ff feff 	bl	8001b1c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4618      	mov	r0, r3
 8001d24:	f7ff ff34 	bl	8001b90 <LL_ADC_IsInternalRegulatorEnabled>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d115      	bne.n	8001d5a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4618      	mov	r0, r3
 8001d34:	f7ff ff18 	bl	8001b68 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001d38:	4b86      	ldr	r3, [pc, #536]	@ (8001f54 <HAL_ADC_Init+0x28c>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	099b      	lsrs	r3, r3, #6
 8001d3e:	4a86      	ldr	r2, [pc, #536]	@ (8001f58 <HAL_ADC_Init+0x290>)
 8001d40:	fba2 2303 	umull	r2, r3, r2, r3
 8001d44:	099b      	lsrs	r3, r3, #6
 8001d46:	3301      	adds	r3, #1
 8001d48:	005b      	lsls	r3, r3, #1
 8001d4a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001d4c:	e002      	b.n	8001d54 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	3b01      	subs	r3, #1
 8001d52:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d1f9      	bne.n	8001d4e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7ff ff16 	bl	8001b90 <LL_ADC_IsInternalRegulatorEnabled>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d10d      	bne.n	8001d86 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d6e:	f043 0210 	orr.w	r2, r3, #16
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d7a:	f043 0201 	orr.w	r2, r3, #1
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7ff ff76 	bl	8001c7c <LL_ADC_REG_IsConversionOngoing>
 8001d90:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d96:	f003 0310 	and.w	r3, r3, #16
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	f040 80cc 	bne.w	8001f38 <HAL_ADC_Init+0x270>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	f040 80c8 	bne.w	8001f38 <HAL_ADC_Init+0x270>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dac:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001db0:	f043 0202 	orr.w	r2, r3, #2
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7ff ff23 	bl	8001c08 <LL_ADC_IsEnabled>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d115      	bne.n	8001df4 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001dc8:	4864      	ldr	r0, [pc, #400]	@ (8001f5c <HAL_ADC_Init+0x294>)
 8001dca:	f7ff ff1d 	bl	8001c08 <LL_ADC_IsEnabled>
 8001dce:	4604      	mov	r4, r0
 8001dd0:	4863      	ldr	r0, [pc, #396]	@ (8001f60 <HAL_ADC_Init+0x298>)
 8001dd2:	f7ff ff19 	bl	8001c08 <LL_ADC_IsEnabled>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	431c      	orrs	r4, r3
 8001dda:	4862      	ldr	r0, [pc, #392]	@ (8001f64 <HAL_ADC_Init+0x29c>)
 8001ddc:	f7ff ff14 	bl	8001c08 <LL_ADC_IsEnabled>
 8001de0:	4603      	mov	r3, r0
 8001de2:	4323      	orrs	r3, r4
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d105      	bne.n	8001df4 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	4619      	mov	r1, r3
 8001dee:	485e      	ldr	r0, [pc, #376]	@ (8001f68 <HAL_ADC_Init+0x2a0>)
 8001df0:	f7ff fd4e 	bl	8001890 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	7e5b      	ldrb	r3, [r3, #25]
 8001df8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001dfe:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001e04:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001e0a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e12:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001e14:	4313      	orrs	r3, r2
 8001e16:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	d106      	bne.n	8001e30 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e26:	3b01      	subs	r3, #1
 8001e28:	045b      	lsls	r3, r3, #17
 8001e2a:	69ba      	ldr	r2, [r7, #24]
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d009      	beq.n	8001e4c <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e3c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e44:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e46:	69ba      	ldr	r2, [r7, #24]
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	68da      	ldr	r2, [r3, #12]
 8001e52:	4b46      	ldr	r3, [pc, #280]	@ (8001f6c <HAL_ADC_Init+0x2a4>)
 8001e54:	4013      	ands	r3, r2
 8001e56:	687a      	ldr	r2, [r7, #4]
 8001e58:	6812      	ldr	r2, [r2, #0]
 8001e5a:	69b9      	ldr	r1, [r7, #24]
 8001e5c:	430b      	orrs	r3, r1
 8001e5e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4618      	mov	r0, r3
 8001e66:	f7ff ff1c 	bl	8001ca2 <LL_ADC_INJ_IsConversionOngoing>
 8001e6a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d140      	bne.n	8001ef4 <HAL_ADC_Init+0x22c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d13d      	bne.n	8001ef4 <HAL_ADC_Init+0x22c>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	7e1b      	ldrb	r3, [r3, #24]
 8001e80:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e82:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001e8a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	68db      	ldr	r3, [r3, #12]
 8001e96:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001e9a:	f023 0306 	bic.w	r3, r3, #6
 8001e9e:	687a      	ldr	r2, [r7, #4]
 8001ea0:	6812      	ldr	r2, [r2, #0]
 8001ea2:	69b9      	ldr	r1, [r7, #24]
 8001ea4:	430b      	orrs	r3, r1
 8001ea6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001eae:	2b01      	cmp	r3, #1
 8001eb0:	d118      	bne.n	8001ee4 <HAL_ADC_Init+0x21c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	691b      	ldr	r3, [r3, #16]
 8001eb8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001ebc:	f023 0304 	bic.w	r3, r3, #4
 8001ec0:	687a      	ldr	r2, [r7, #4]
 8001ec2:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001ec4:	687a      	ldr	r2, [r7, #4]
 8001ec6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001ec8:	4311      	orrs	r1, r2
 8001eca:	687a      	ldr	r2, [r7, #4]
 8001ecc:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001ece:	4311      	orrs	r1, r2
 8001ed0:	687a      	ldr	r2, [r7, #4]
 8001ed2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001ed4:	430a      	orrs	r2, r1
 8001ed6:	431a      	orrs	r2, r3
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f042 0201 	orr.w	r2, r2, #1
 8001ee0:	611a      	str	r2, [r3, #16]
 8001ee2:	e007      	b.n	8001ef4 <HAL_ADC_Init+0x22c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	691a      	ldr	r2, [r3, #16]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f022 0201 	bic.w	r2, r2, #1
 8001ef2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	691b      	ldr	r3, [r3, #16]
 8001ef8:	2b01      	cmp	r3, #1
 8001efa:	d10c      	bne.n	8001f16 <HAL_ADC_Init+0x24e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f02:	f023 010f 	bic.w	r1, r3, #15
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	69db      	ldr	r3, [r3, #28]
 8001f0a:	1e5a      	subs	r2, r3, #1
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	430a      	orrs	r2, r1
 8001f12:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f14:	e007      	b.n	8001f26 <HAL_ADC_Init+0x25e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f022 020f 	bic.w	r2, r2, #15
 8001f24:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f2a:	f023 0303 	bic.w	r3, r3, #3
 8001f2e:	f043 0201 	orr.w	r2, r3, #1
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	659a      	str	r2, [r3, #88]	@ 0x58
 8001f36:	e007      	b.n	8001f48 <HAL_ADC_Init+0x280>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f3c:	f043 0210 	orr.w	r2, r3, #16
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001f44:	2301      	movs	r3, #1
 8001f46:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001f48:	7ffb      	ldrb	r3, [r7, #31]
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3724      	adds	r7, #36	@ 0x24
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd90      	pop	{r4, r7, pc}
 8001f52:	bf00      	nop
 8001f54:	20000000 	.word	0x20000000
 8001f58:	053e2d63 	.word	0x053e2d63
 8001f5c:	50040000 	.word	0x50040000
 8001f60:	50040100 	.word	0x50040100
 8001f64:	50040200 	.word	0x50040200
 8001f68:	50040300 	.word	0x50040300
 8001f6c:	fff0c007 	.word	0xfff0c007

08001f70 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b086      	sub	sp, #24
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f78:	4857      	ldr	r0, [pc, #348]	@ (80020d8 <HAL_ADC_Start+0x168>)
 8001f7a:	f7ff fdb3 	bl	8001ae4 <LL_ADC_GetMultimode>
 8001f7e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7ff fe79 	bl	8001c7c <LL_ADC_REG_IsConversionOngoing>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	f040 809c 	bne.w	80020ca <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d101      	bne.n	8001fa0 <HAL_ADC_Start+0x30>
 8001f9c:	2302      	movs	r3, #2
 8001f9e:	e097      	b.n	80020d0 <HAL_ADC_Start+0x160>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	f000 fd8d 	bl	8002ac8 <ADC_Enable>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001fb2:	7dfb      	ldrb	r3, [r7, #23]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	f040 8083 	bne.w	80020c0 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fbe:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001fc2:	f023 0301 	bic.w	r3, r3, #1
 8001fc6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a42      	ldr	r2, [pc, #264]	@ (80020dc <HAL_ADC_Start+0x16c>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d002      	beq.n	8001fde <HAL_ADC_Start+0x6e>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	e000      	b.n	8001fe0 <HAL_ADC_Start+0x70>
 8001fde:	4b40      	ldr	r3, [pc, #256]	@ (80020e0 <HAL_ADC_Start+0x170>)
 8001fe0:	687a      	ldr	r2, [r7, #4]
 8001fe2:	6812      	ldr	r2, [r2, #0]
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d002      	beq.n	8001fee <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d105      	bne.n	8001ffa <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ff2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ffe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002002:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002006:	d106      	bne.n	8002016 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800200c:	f023 0206 	bic.w	r2, r3, #6
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002014:	e002      	b.n	800201c <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	221c      	movs	r2, #28
 8002022:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2200      	movs	r2, #0
 8002028:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a2a      	ldr	r2, [pc, #168]	@ (80020dc <HAL_ADC_Start+0x16c>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d002      	beq.n	800203c <HAL_ADC_Start+0xcc>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	e000      	b.n	800203e <HAL_ADC_Start+0xce>
 800203c:	4b28      	ldr	r3, [pc, #160]	@ (80020e0 <HAL_ADC_Start+0x170>)
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	6812      	ldr	r2, [r2, #0]
 8002042:	4293      	cmp	r3, r2
 8002044:	d008      	beq.n	8002058 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d005      	beq.n	8002058 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	2b05      	cmp	r3, #5
 8002050:	d002      	beq.n	8002058 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	2b09      	cmp	r3, #9
 8002056:	d114      	bne.n	8002082 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	68db      	ldr	r3, [r3, #12]
 800205e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002062:	2b00      	cmp	r3, #0
 8002064:	d007      	beq.n	8002076 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800206a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800206e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4618      	mov	r0, r3
 800207c:	f7ff fdea 	bl	8001c54 <LL_ADC_REG_StartConversion>
 8002080:	e025      	b.n	80020ce <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002086:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	659a      	str	r2, [r3, #88]	@ 0x58
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a12      	ldr	r2, [pc, #72]	@ (80020dc <HAL_ADC_Start+0x16c>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d002      	beq.n	800209e <HAL_ADC_Start+0x12e>
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	e000      	b.n	80020a0 <HAL_ADC_Start+0x130>
 800209e:	4b10      	ldr	r3, [pc, #64]	@ (80020e0 <HAL_ADC_Start+0x170>)
 80020a0:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	68db      	ldr	r3, [r3, #12]
 80020a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d00f      	beq.n	80020ce <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020b2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80020b6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	659a      	str	r2, [r3, #88]	@ 0x58
 80020be:	e006      	b.n	80020ce <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2200      	movs	r2, #0
 80020c4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 80020c8:	e001      	b.n	80020ce <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80020ca:	2302      	movs	r3, #2
 80020cc:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80020ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3718      	adds	r7, #24
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	50040300 	.word	0x50040300
 80020dc:	50040100 	.word	0x50040100
 80020e0:	50040000 	.word	0x50040000

080020e4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b088      	sub	sp, #32
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80020ee:	4866      	ldr	r0, [pc, #408]	@ (8002288 <HAL_ADC_PollForConversion+0x1a4>)
 80020f0:	f7ff fcf8 	bl	8001ae4 <LL_ADC_GetMultimode>
 80020f4:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	695b      	ldr	r3, [r3, #20]
 80020fa:	2b08      	cmp	r3, #8
 80020fc:	d102      	bne.n	8002104 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80020fe:	2308      	movs	r3, #8
 8002100:	61fb      	str	r3, [r7, #28]
 8002102:	e02a      	b.n	800215a <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d005      	beq.n	8002116 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	2b05      	cmp	r3, #5
 800210e:	d002      	beq.n	8002116 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	2b09      	cmp	r3, #9
 8002114:	d111      	bne.n	800213a <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	f003 0301 	and.w	r3, r3, #1
 8002120:	2b00      	cmp	r3, #0
 8002122:	d007      	beq.n	8002134 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002128:	f043 0220 	orr.w	r2, r3, #32
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	e0a4      	b.n	800227e <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002134:	2304      	movs	r3, #4
 8002136:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002138:	e00f      	b.n	800215a <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800213a:	4853      	ldr	r0, [pc, #332]	@ (8002288 <HAL_ADC_PollForConversion+0x1a4>)
 800213c:	f7ff fce0 	bl	8001b00 <LL_ADC_GetMultiDMATransfer>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d007      	beq.n	8002156 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800214a:	f043 0220 	orr.w	r2, r3, #32
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	e093      	b.n	800227e <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002156:	2304      	movs	r3, #4
 8002158:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800215a:	f7ff fb69 	bl	8001830 <HAL_GetTick>
 800215e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002160:	e021      	b.n	80021a6 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002168:	d01d      	beq.n	80021a6 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800216a:	f7ff fb61 	bl	8001830 <HAL_GetTick>
 800216e:	4602      	mov	r2, r0
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	1ad3      	subs	r3, r2, r3
 8002174:	683a      	ldr	r2, [r7, #0]
 8002176:	429a      	cmp	r2, r3
 8002178:	d302      	bcc.n	8002180 <HAL_ADC_PollForConversion+0x9c>
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d112      	bne.n	80021a6 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	4013      	ands	r3, r2
 800218a:	2b00      	cmp	r3, #0
 800218c:	d10b      	bne.n	80021a6 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002192:	f043 0204 	orr.w	r2, r3, #4
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2200      	movs	r2, #0
 800219e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 80021a2:	2303      	movs	r3, #3
 80021a4:	e06b      	b.n	800227e <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	69fb      	ldr	r3, [r7, #28]
 80021ae:	4013      	ands	r3, r2
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d0d6      	beq.n	8002162 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021b8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4618      	mov	r0, r3
 80021c6:	f7ff fbff 	bl	80019c8 <LL_ADC_REG_IsTriggerSourceSWStart>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d01c      	beq.n	800220a <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	7e5b      	ldrb	r3, [r3, #25]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d118      	bne.n	800220a <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 0308 	and.w	r3, r3, #8
 80021e2:	2b08      	cmp	r3, #8
 80021e4:	d111      	bne.n	800220a <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ea:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d105      	bne.n	800220a <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002202:	f043 0201 	orr.w	r2, r3, #1
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a1f      	ldr	r2, [pc, #124]	@ (800228c <HAL_ADC_PollForConversion+0x1a8>)
 8002210:	4293      	cmp	r3, r2
 8002212:	d002      	beq.n	800221a <HAL_ADC_PollForConversion+0x136>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	e000      	b.n	800221c <HAL_ADC_PollForConversion+0x138>
 800221a:	4b1d      	ldr	r3, [pc, #116]	@ (8002290 <HAL_ADC_PollForConversion+0x1ac>)
 800221c:	687a      	ldr	r2, [r7, #4]
 800221e:	6812      	ldr	r2, [r2, #0]
 8002220:	4293      	cmp	r3, r2
 8002222:	d008      	beq.n	8002236 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d005      	beq.n	8002236 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	2b05      	cmp	r3, #5
 800222e:	d002      	beq.n	8002236 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	2b09      	cmp	r3, #9
 8002234:	d104      	bne.n	8002240 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	68db      	ldr	r3, [r3, #12]
 800223c:	61bb      	str	r3, [r7, #24]
 800223e:	e00c      	b.n	800225a <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a11      	ldr	r2, [pc, #68]	@ (800228c <HAL_ADC_PollForConversion+0x1a8>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d002      	beq.n	8002250 <HAL_ADC_PollForConversion+0x16c>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	e000      	b.n	8002252 <HAL_ADC_PollForConversion+0x16e>
 8002250:	4b0f      	ldr	r3, [pc, #60]	@ (8002290 <HAL_ADC_PollForConversion+0x1ac>)
 8002252:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	2b08      	cmp	r3, #8
 800225e:	d104      	bne.n	800226a <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	2208      	movs	r2, #8
 8002266:	601a      	str	r2, [r3, #0]
 8002268:	e008      	b.n	800227c <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800226a:	69bb      	ldr	r3, [r7, #24]
 800226c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002270:	2b00      	cmp	r3, #0
 8002272:	d103      	bne.n	800227c <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	220c      	movs	r2, #12
 800227a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800227c:	2300      	movs	r3, #0
}
 800227e:	4618      	mov	r0, r3
 8002280:	3720      	adds	r7, #32
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	50040300 	.word	0x50040300
 800228c:	50040100 	.word	0x50040100
 8002290:	50040000 	.word	0x50040000

08002294 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	370c      	adds	r7, #12
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr
	...

080022b0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b0b6      	sub	sp, #216	@ 0xd8
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022ba:	2300      	movs	r3, #0
 80022bc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80022c0:	2300      	movs	r3, #0
 80022c2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80022ca:	2b01      	cmp	r3, #1
 80022cc:	d101      	bne.n	80022d2 <HAL_ADC_ConfigChannel+0x22>
 80022ce:	2302      	movs	r3, #2
 80022d0:	e3e3      	b.n	8002a9a <HAL_ADC_ConfigChannel+0x7ea>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2201      	movs	r2, #1
 80022d6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4618      	mov	r0, r3
 80022e0:	f7ff fccc 	bl	8001c7c <LL_ADC_REG_IsConversionOngoing>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	f040 83c4 	bne.w	8002a74 <HAL_ADC_ConfigChannel+0x7c4>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	2b05      	cmp	r3, #5
 80022fa:	d824      	bhi.n	8002346 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	3b02      	subs	r3, #2
 8002302:	2b03      	cmp	r3, #3
 8002304:	d81b      	bhi.n	800233e <HAL_ADC_ConfigChannel+0x8e>
 8002306:	a201      	add	r2, pc, #4	@ (adr r2, 800230c <HAL_ADC_ConfigChannel+0x5c>)
 8002308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800230c:	0800231d 	.word	0x0800231d
 8002310:	08002325 	.word	0x08002325
 8002314:	0800232d 	.word	0x0800232d
 8002318:	08002335 	.word	0x08002335
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 800231c:	230c      	movs	r3, #12
 800231e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002322:	e010      	b.n	8002346 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002324:	2312      	movs	r3, #18
 8002326:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800232a:	e00c      	b.n	8002346 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 800232c:	2318      	movs	r3, #24
 800232e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002332:	e008      	b.n	8002346 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002334:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002338:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800233c:	e003      	b.n	8002346 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800233e:	2306      	movs	r3, #6
 8002340:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002344:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6818      	ldr	r0, [r3, #0]
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	461a      	mov	r2, r3
 8002350:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002354:	f7ff fb4b 	bl	80019ee <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4618      	mov	r0, r3
 800235e:	f7ff fc8d 	bl	8001c7c <LL_ADC_REG_IsConversionOngoing>
 8002362:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4618      	mov	r0, r3
 800236c:	f7ff fc99 	bl	8001ca2 <LL_ADC_INJ_IsConversionOngoing>
 8002370:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002374:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002378:	2b00      	cmp	r3, #0
 800237a:	f040 81bf 	bne.w	80026fc <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800237e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002382:	2b00      	cmp	r3, #0
 8002384:	f040 81ba 	bne.w	80026fc <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002390:	d10f      	bne.n	80023b2 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6818      	ldr	r0, [r3, #0]
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	2200      	movs	r2, #0
 800239c:	4619      	mov	r1, r3
 800239e:	f7ff fb52 	bl	8001a46 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80023aa:	4618      	mov	r0, r3
 80023ac:	f7ff faf9 	bl	80019a2 <LL_ADC_SetSamplingTimeCommonConfig>
 80023b0:	e00e      	b.n	80023d0 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6818      	ldr	r0, [r3, #0]
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	6819      	ldr	r1, [r3, #0]
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	461a      	mov	r2, r3
 80023c0:	f7ff fb41 	bl	8001a46 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	2100      	movs	r1, #0
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7ff fae9 	bl	80019a2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	695a      	ldr	r2, [r3, #20]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	68db      	ldr	r3, [r3, #12]
 80023da:	08db      	lsrs	r3, r3, #3
 80023dc:	f003 0303 	and.w	r3, r3, #3
 80023e0:	005b      	lsls	r3, r3, #1
 80023e2:	fa02 f303 	lsl.w	r3, r2, r3
 80023e6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	691b      	ldr	r3, [r3, #16]
 80023ee:	2b04      	cmp	r3, #4
 80023f0:	d00a      	beq.n	8002408 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6818      	ldr	r0, [r3, #0]
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	6919      	ldr	r1, [r3, #16]
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002402:	f7ff fa79 	bl	80018f8 <LL_ADC_SetOffset>
 8002406:	e179      	b.n	80026fc <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	2100      	movs	r1, #0
 800240e:	4618      	mov	r0, r3
 8002410:	f7ff fa96 	bl	8001940 <LL_ADC_GetOffsetChannel>
 8002414:	4603      	mov	r3, r0
 8002416:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800241a:	2b00      	cmp	r3, #0
 800241c:	d10a      	bne.n	8002434 <HAL_ADC_ConfigChannel+0x184>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	2100      	movs	r1, #0
 8002424:	4618      	mov	r0, r3
 8002426:	f7ff fa8b 	bl	8001940 <LL_ADC_GetOffsetChannel>
 800242a:	4603      	mov	r3, r0
 800242c:	0e9b      	lsrs	r3, r3, #26
 800242e:	f003 021f 	and.w	r2, r3, #31
 8002432:	e01e      	b.n	8002472 <HAL_ADC_ConfigChannel+0x1c2>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2100      	movs	r1, #0
 800243a:	4618      	mov	r0, r3
 800243c:	f7ff fa80 	bl	8001940 <LL_ADC_GetOffsetChannel>
 8002440:	4603      	mov	r3, r0
 8002442:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002446:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800244a:	fa93 f3a3 	rbit	r3, r3
 800244e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002452:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002456:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800245a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800245e:	2b00      	cmp	r3, #0
 8002460:	d101      	bne.n	8002466 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8002462:	2320      	movs	r3, #32
 8002464:	e004      	b.n	8002470 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8002466:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800246a:	fab3 f383 	clz	r3, r3
 800246e:	b2db      	uxtb	r3, r3
 8002470:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800247a:	2b00      	cmp	r3, #0
 800247c:	d105      	bne.n	800248a <HAL_ADC_ConfigChannel+0x1da>
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	0e9b      	lsrs	r3, r3, #26
 8002484:	f003 031f 	and.w	r3, r3, #31
 8002488:	e018      	b.n	80024bc <HAL_ADC_ConfigChannel+0x20c>
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002492:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002496:	fa93 f3a3 	rbit	r3, r3
 800249a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800249e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80024a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80024a6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d101      	bne.n	80024b2 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 80024ae:	2320      	movs	r3, #32
 80024b0:	e004      	b.n	80024bc <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 80024b2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80024b6:	fab3 f383 	clz	r3, r3
 80024ba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80024bc:	429a      	cmp	r2, r3
 80024be:	d106      	bne.n	80024ce <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	2200      	movs	r2, #0
 80024c6:	2100      	movs	r1, #0
 80024c8:	4618      	mov	r0, r3
 80024ca:	f7ff fa4f 	bl	800196c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	2101      	movs	r1, #1
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7ff fa33 	bl	8001940 <LL_ADC_GetOffsetChannel>
 80024da:	4603      	mov	r3, r0
 80024dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d10a      	bne.n	80024fa <HAL_ADC_ConfigChannel+0x24a>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	2101      	movs	r1, #1
 80024ea:	4618      	mov	r0, r3
 80024ec:	f7ff fa28 	bl	8001940 <LL_ADC_GetOffsetChannel>
 80024f0:	4603      	mov	r3, r0
 80024f2:	0e9b      	lsrs	r3, r3, #26
 80024f4:	f003 021f 	and.w	r2, r3, #31
 80024f8:	e01e      	b.n	8002538 <HAL_ADC_ConfigChannel+0x288>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	2101      	movs	r1, #1
 8002500:	4618      	mov	r0, r3
 8002502:	f7ff fa1d 	bl	8001940 <LL_ADC_GetOffsetChannel>
 8002506:	4603      	mov	r3, r0
 8002508:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800250c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002510:	fa93 f3a3 	rbit	r3, r3
 8002514:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002518:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800251c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002520:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002524:	2b00      	cmp	r3, #0
 8002526:	d101      	bne.n	800252c <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8002528:	2320      	movs	r3, #32
 800252a:	e004      	b.n	8002536 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 800252c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002530:	fab3 f383 	clz	r3, r3
 8002534:	b2db      	uxtb	r3, r3
 8002536:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002540:	2b00      	cmp	r3, #0
 8002542:	d105      	bne.n	8002550 <HAL_ADC_ConfigChannel+0x2a0>
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	0e9b      	lsrs	r3, r3, #26
 800254a:	f003 031f 	and.w	r3, r3, #31
 800254e:	e018      	b.n	8002582 <HAL_ADC_ConfigChannel+0x2d2>
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002558:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800255c:	fa93 f3a3 	rbit	r3, r3
 8002560:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002564:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002568:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800256c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002570:	2b00      	cmp	r3, #0
 8002572:	d101      	bne.n	8002578 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8002574:	2320      	movs	r3, #32
 8002576:	e004      	b.n	8002582 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8002578:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800257c:	fab3 f383 	clz	r3, r3
 8002580:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002582:	429a      	cmp	r2, r3
 8002584:	d106      	bne.n	8002594 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	2200      	movs	r2, #0
 800258c:	2101      	movs	r1, #1
 800258e:	4618      	mov	r0, r3
 8002590:	f7ff f9ec 	bl	800196c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	2102      	movs	r1, #2
 800259a:	4618      	mov	r0, r3
 800259c:	f7ff f9d0 	bl	8001940 <LL_ADC_GetOffsetChannel>
 80025a0:	4603      	mov	r3, r0
 80025a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d10a      	bne.n	80025c0 <HAL_ADC_ConfigChannel+0x310>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	2102      	movs	r1, #2
 80025b0:	4618      	mov	r0, r3
 80025b2:	f7ff f9c5 	bl	8001940 <LL_ADC_GetOffsetChannel>
 80025b6:	4603      	mov	r3, r0
 80025b8:	0e9b      	lsrs	r3, r3, #26
 80025ba:	f003 021f 	and.w	r2, r3, #31
 80025be:	e01e      	b.n	80025fe <HAL_ADC_ConfigChannel+0x34e>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	2102      	movs	r1, #2
 80025c6:	4618      	mov	r0, r3
 80025c8:	f7ff f9ba 	bl	8001940 <LL_ADC_GetOffsetChannel>
 80025cc:	4603      	mov	r3, r0
 80025ce:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80025d6:	fa93 f3a3 	rbit	r3, r3
 80025da:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80025de:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80025e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80025e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d101      	bne.n	80025f2 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 80025ee:	2320      	movs	r3, #32
 80025f0:	e004      	b.n	80025fc <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 80025f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80025f6:	fab3 f383 	clz	r3, r3
 80025fa:	b2db      	uxtb	r3, r3
 80025fc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002606:	2b00      	cmp	r3, #0
 8002608:	d105      	bne.n	8002616 <HAL_ADC_ConfigChannel+0x366>
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	0e9b      	lsrs	r3, r3, #26
 8002610:	f003 031f 	and.w	r3, r3, #31
 8002614:	e014      	b.n	8002640 <HAL_ADC_ConfigChannel+0x390>
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800261c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800261e:	fa93 f3a3 	rbit	r3, r3
 8002622:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002624:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002626:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800262a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800262e:	2b00      	cmp	r3, #0
 8002630:	d101      	bne.n	8002636 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002632:	2320      	movs	r3, #32
 8002634:	e004      	b.n	8002640 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8002636:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800263a:	fab3 f383 	clz	r3, r3
 800263e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002640:	429a      	cmp	r2, r3
 8002642:	d106      	bne.n	8002652 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	2200      	movs	r2, #0
 800264a:	2102      	movs	r1, #2
 800264c:	4618      	mov	r0, r3
 800264e:	f7ff f98d 	bl	800196c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	2103      	movs	r1, #3
 8002658:	4618      	mov	r0, r3
 800265a:	f7ff f971 	bl	8001940 <LL_ADC_GetOffsetChannel>
 800265e:	4603      	mov	r3, r0
 8002660:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002664:	2b00      	cmp	r3, #0
 8002666:	d10a      	bne.n	800267e <HAL_ADC_ConfigChannel+0x3ce>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	2103      	movs	r1, #3
 800266e:	4618      	mov	r0, r3
 8002670:	f7ff f966 	bl	8001940 <LL_ADC_GetOffsetChannel>
 8002674:	4603      	mov	r3, r0
 8002676:	0e9b      	lsrs	r3, r3, #26
 8002678:	f003 021f 	and.w	r2, r3, #31
 800267c:	e017      	b.n	80026ae <HAL_ADC_ConfigChannel+0x3fe>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	2103      	movs	r1, #3
 8002684:	4618      	mov	r0, r3
 8002686:	f7ff f95b 	bl	8001940 <LL_ADC_GetOffsetChannel>
 800268a:	4603      	mov	r3, r0
 800268c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800268e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002690:	fa93 f3a3 	rbit	r3, r3
 8002694:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002696:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002698:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800269a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800269c:	2b00      	cmp	r3, #0
 800269e:	d101      	bne.n	80026a4 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 80026a0:	2320      	movs	r3, #32
 80026a2:	e003      	b.n	80026ac <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 80026a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80026a6:	fab3 f383 	clz	r3, r3
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d105      	bne.n	80026c6 <HAL_ADC_ConfigChannel+0x416>
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	0e9b      	lsrs	r3, r3, #26
 80026c0:	f003 031f 	and.w	r3, r3, #31
 80026c4:	e011      	b.n	80026ea <HAL_ADC_ConfigChannel+0x43a>
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80026ce:	fa93 f3a3 	rbit	r3, r3
 80026d2:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80026d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80026d6:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80026d8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d101      	bne.n	80026e2 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 80026de:	2320      	movs	r3, #32
 80026e0:	e003      	b.n	80026ea <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 80026e2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80026e4:	fab3 f383 	clz	r3, r3
 80026e8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d106      	bne.n	80026fc <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2200      	movs	r2, #0
 80026f4:	2103      	movs	r1, #3
 80026f6:	4618      	mov	r0, r3
 80026f8:	f7ff f938 	bl	800196c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4618      	mov	r0, r3
 8002702:	f7ff fa81 	bl	8001c08 <LL_ADC_IsEnabled>
 8002706:	4603      	mov	r3, r0
 8002708:	2b00      	cmp	r3, #0
 800270a:	f040 813f 	bne.w	800298c <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6818      	ldr	r0, [r3, #0]
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	6819      	ldr	r1, [r3, #0]
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	68db      	ldr	r3, [r3, #12]
 800271a:	461a      	mov	r2, r3
 800271c:	f7ff f9be 	bl	8001a9c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	4a8e      	ldr	r2, [pc, #568]	@ (8002960 <HAL_ADC_ConfigChannel+0x6b0>)
 8002726:	4293      	cmp	r3, r2
 8002728:	f040 8130 	bne.w	800298c <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002738:	2b00      	cmp	r3, #0
 800273a:	d10b      	bne.n	8002754 <HAL_ADC_ConfigChannel+0x4a4>
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	0e9b      	lsrs	r3, r3, #26
 8002742:	3301      	adds	r3, #1
 8002744:	f003 031f 	and.w	r3, r3, #31
 8002748:	2b09      	cmp	r3, #9
 800274a:	bf94      	ite	ls
 800274c:	2301      	movls	r3, #1
 800274e:	2300      	movhi	r3, #0
 8002750:	b2db      	uxtb	r3, r3
 8002752:	e019      	b.n	8002788 <HAL_ADC_ConfigChannel+0x4d8>
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800275a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800275c:	fa93 f3a3 	rbit	r3, r3
 8002760:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002762:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002764:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002766:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002768:	2b00      	cmp	r3, #0
 800276a:	d101      	bne.n	8002770 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 800276c:	2320      	movs	r3, #32
 800276e:	e003      	b.n	8002778 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8002770:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002772:	fab3 f383 	clz	r3, r3
 8002776:	b2db      	uxtb	r3, r3
 8002778:	3301      	adds	r3, #1
 800277a:	f003 031f 	and.w	r3, r3, #31
 800277e:	2b09      	cmp	r3, #9
 8002780:	bf94      	ite	ls
 8002782:	2301      	movls	r3, #1
 8002784:	2300      	movhi	r3, #0
 8002786:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002788:	2b00      	cmp	r3, #0
 800278a:	d079      	beq.n	8002880 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002794:	2b00      	cmp	r3, #0
 8002796:	d107      	bne.n	80027a8 <HAL_ADC_ConfigChannel+0x4f8>
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	0e9b      	lsrs	r3, r3, #26
 800279e:	3301      	adds	r3, #1
 80027a0:	069b      	lsls	r3, r3, #26
 80027a2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80027a6:	e015      	b.n	80027d4 <HAL_ADC_ConfigChannel+0x524>
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80027b0:	fa93 f3a3 	rbit	r3, r3
 80027b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80027b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80027b8:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80027ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d101      	bne.n	80027c4 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 80027c0:	2320      	movs	r3, #32
 80027c2:	e003      	b.n	80027cc <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 80027c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80027c6:	fab3 f383 	clz	r3, r3
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	3301      	adds	r3, #1
 80027ce:	069b      	lsls	r3, r3, #26
 80027d0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d109      	bne.n	80027f4 <HAL_ADC_ConfigChannel+0x544>
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	0e9b      	lsrs	r3, r3, #26
 80027e6:	3301      	adds	r3, #1
 80027e8:	f003 031f 	and.w	r3, r3, #31
 80027ec:	2101      	movs	r1, #1
 80027ee:	fa01 f303 	lsl.w	r3, r1, r3
 80027f2:	e017      	b.n	8002824 <HAL_ADC_ConfigChannel+0x574>
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027fc:	fa93 f3a3 	rbit	r3, r3
 8002800:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002802:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002804:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002806:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002808:	2b00      	cmp	r3, #0
 800280a:	d101      	bne.n	8002810 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 800280c:	2320      	movs	r3, #32
 800280e:	e003      	b.n	8002818 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8002810:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002812:	fab3 f383 	clz	r3, r3
 8002816:	b2db      	uxtb	r3, r3
 8002818:	3301      	adds	r3, #1
 800281a:	f003 031f 	and.w	r3, r3, #31
 800281e:	2101      	movs	r1, #1
 8002820:	fa01 f303 	lsl.w	r3, r1, r3
 8002824:	ea42 0103 	orr.w	r1, r2, r3
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002830:	2b00      	cmp	r3, #0
 8002832:	d10a      	bne.n	800284a <HAL_ADC_ConfigChannel+0x59a>
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	0e9b      	lsrs	r3, r3, #26
 800283a:	3301      	adds	r3, #1
 800283c:	f003 021f 	and.w	r2, r3, #31
 8002840:	4613      	mov	r3, r2
 8002842:	005b      	lsls	r3, r3, #1
 8002844:	4413      	add	r3, r2
 8002846:	051b      	lsls	r3, r3, #20
 8002848:	e018      	b.n	800287c <HAL_ADC_ConfigChannel+0x5cc>
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002850:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002852:	fa93 f3a3 	rbit	r3, r3
 8002856:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002858:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800285a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800285c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800285e:	2b00      	cmp	r3, #0
 8002860:	d101      	bne.n	8002866 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8002862:	2320      	movs	r3, #32
 8002864:	e003      	b.n	800286e <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8002866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002868:	fab3 f383 	clz	r3, r3
 800286c:	b2db      	uxtb	r3, r3
 800286e:	3301      	adds	r3, #1
 8002870:	f003 021f 	and.w	r2, r3, #31
 8002874:	4613      	mov	r3, r2
 8002876:	005b      	lsls	r3, r3, #1
 8002878:	4413      	add	r3, r2
 800287a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800287c:	430b      	orrs	r3, r1
 800287e:	e080      	b.n	8002982 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002888:	2b00      	cmp	r3, #0
 800288a:	d107      	bne.n	800289c <HAL_ADC_ConfigChannel+0x5ec>
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	0e9b      	lsrs	r3, r3, #26
 8002892:	3301      	adds	r3, #1
 8002894:	069b      	lsls	r3, r3, #26
 8002896:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800289a:	e015      	b.n	80028c8 <HAL_ADC_ConfigChannel+0x618>
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028a4:	fa93 f3a3 	rbit	r3, r3
 80028a8:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80028aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80028ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d101      	bne.n	80028b8 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 80028b4:	2320      	movs	r3, #32
 80028b6:	e003      	b.n	80028c0 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 80028b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028ba:	fab3 f383 	clz	r3, r3
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	3301      	adds	r3, #1
 80028c2:	069b      	lsls	r3, r3, #26
 80028c4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d109      	bne.n	80028e8 <HAL_ADC_ConfigChannel+0x638>
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	0e9b      	lsrs	r3, r3, #26
 80028da:	3301      	adds	r3, #1
 80028dc:	f003 031f 	and.w	r3, r3, #31
 80028e0:	2101      	movs	r1, #1
 80028e2:	fa01 f303 	lsl.w	r3, r1, r3
 80028e6:	e017      	b.n	8002918 <HAL_ADC_ConfigChannel+0x668>
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ee:	69fb      	ldr	r3, [r7, #28]
 80028f0:	fa93 f3a3 	rbit	r3, r3
 80028f4:	61bb      	str	r3, [r7, #24]
  return result;
 80028f6:	69bb      	ldr	r3, [r7, #24]
 80028f8:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80028fa:	6a3b      	ldr	r3, [r7, #32]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d101      	bne.n	8002904 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8002900:	2320      	movs	r3, #32
 8002902:	e003      	b.n	800290c <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8002904:	6a3b      	ldr	r3, [r7, #32]
 8002906:	fab3 f383 	clz	r3, r3
 800290a:	b2db      	uxtb	r3, r3
 800290c:	3301      	adds	r3, #1
 800290e:	f003 031f 	and.w	r3, r3, #31
 8002912:	2101      	movs	r1, #1
 8002914:	fa01 f303 	lsl.w	r3, r1, r3
 8002918:	ea42 0103 	orr.w	r1, r2, r3
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002924:	2b00      	cmp	r3, #0
 8002926:	d10d      	bne.n	8002944 <HAL_ADC_ConfigChannel+0x694>
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	0e9b      	lsrs	r3, r3, #26
 800292e:	3301      	adds	r3, #1
 8002930:	f003 021f 	and.w	r2, r3, #31
 8002934:	4613      	mov	r3, r2
 8002936:	005b      	lsls	r3, r3, #1
 8002938:	4413      	add	r3, r2
 800293a:	3b1e      	subs	r3, #30
 800293c:	051b      	lsls	r3, r3, #20
 800293e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002942:	e01d      	b.n	8002980 <HAL_ADC_ConfigChannel+0x6d0>
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	fa93 f3a3 	rbit	r3, r3
 8002950:	60fb      	str	r3, [r7, #12]
  return result;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d103      	bne.n	8002964 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 800295c:	2320      	movs	r3, #32
 800295e:	e005      	b.n	800296c <HAL_ADC_ConfigChannel+0x6bc>
 8002960:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	fab3 f383 	clz	r3, r3
 800296a:	b2db      	uxtb	r3, r3
 800296c:	3301      	adds	r3, #1
 800296e:	f003 021f 	and.w	r2, r3, #31
 8002972:	4613      	mov	r3, r2
 8002974:	005b      	lsls	r3, r3, #1
 8002976:	4413      	add	r3, r2
 8002978:	3b1e      	subs	r3, #30
 800297a:	051b      	lsls	r3, r3, #20
 800297c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002980:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002982:	683a      	ldr	r2, [r7, #0]
 8002984:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002986:	4619      	mov	r1, r3
 8002988:	f7ff f85d 	bl	8001a46 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	4b44      	ldr	r3, [pc, #272]	@ (8002aa4 <HAL_ADC_ConfigChannel+0x7f4>)
 8002992:	4013      	ands	r3, r2
 8002994:	2b00      	cmp	r3, #0
 8002996:	d07a      	beq.n	8002a8e <HAL_ADC_ConfigChannel+0x7de>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002998:	4843      	ldr	r0, [pc, #268]	@ (8002aa8 <HAL_ADC_ConfigChannel+0x7f8>)
 800299a:	f7fe ff9f 	bl	80018dc <LL_ADC_GetCommonPathInternalCh>
 800299e:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a41      	ldr	r2, [pc, #260]	@ (8002aac <HAL_ADC_ConfigChannel+0x7fc>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d12c      	bne.n	8002a06 <HAL_ADC_ConfigChannel+0x756>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80029ac:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80029b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d126      	bne.n	8002a06 <HAL_ADC_ConfigChannel+0x756>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a3c      	ldr	r2, [pc, #240]	@ (8002ab0 <HAL_ADC_ConfigChannel+0x800>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d004      	beq.n	80029cc <HAL_ADC_ConfigChannel+0x71c>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a3b      	ldr	r2, [pc, #236]	@ (8002ab4 <HAL_ADC_ConfigChannel+0x804>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d15d      	bne.n	8002a88 <HAL_ADC_ConfigChannel+0x7d8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80029cc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80029d0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80029d4:	4619      	mov	r1, r3
 80029d6:	4834      	ldr	r0, [pc, #208]	@ (8002aa8 <HAL_ADC_ConfigChannel+0x7f8>)
 80029d8:	f7fe ff6d 	bl	80018b6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80029dc:	4b36      	ldr	r3, [pc, #216]	@ (8002ab8 <HAL_ADC_ConfigChannel+0x808>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	099b      	lsrs	r3, r3, #6
 80029e2:	4a36      	ldr	r2, [pc, #216]	@ (8002abc <HAL_ADC_ConfigChannel+0x80c>)
 80029e4:	fba2 2303 	umull	r2, r3, r2, r3
 80029e8:	099b      	lsrs	r3, r3, #6
 80029ea:	1c5a      	adds	r2, r3, #1
 80029ec:	4613      	mov	r3, r2
 80029ee:	005b      	lsls	r3, r3, #1
 80029f0:	4413      	add	r3, r2
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80029f6:	e002      	b.n	80029fe <HAL_ADC_ConfigChannel+0x74e>
          {
            wait_loop_index--;
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	3b01      	subs	r3, #1
 80029fc:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d1f9      	bne.n	80029f8 <HAL_ADC_ConfigChannel+0x748>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a04:	e040      	b.n	8002a88 <HAL_ADC_ConfigChannel+0x7d8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a2d      	ldr	r2, [pc, #180]	@ (8002ac0 <HAL_ADC_ConfigChannel+0x810>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d118      	bne.n	8002a42 <HAL_ADC_ConfigChannel+0x792>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002a10:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002a14:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d112      	bne.n	8002a42 <HAL_ADC_ConfigChannel+0x792>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a23      	ldr	r2, [pc, #140]	@ (8002ab0 <HAL_ADC_ConfigChannel+0x800>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d004      	beq.n	8002a30 <HAL_ADC_ConfigChannel+0x780>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a22      	ldr	r2, [pc, #136]	@ (8002ab4 <HAL_ADC_ConfigChannel+0x804>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d12d      	bne.n	8002a8c <HAL_ADC_ConfigChannel+0x7dc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a30:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002a34:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a38:	4619      	mov	r1, r3
 8002a3a:	481b      	ldr	r0, [pc, #108]	@ (8002aa8 <HAL_ADC_ConfigChannel+0x7f8>)
 8002a3c:	f7fe ff3b 	bl	80018b6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002a40:	e024      	b.n	8002a8c <HAL_ADC_ConfigChannel+0x7dc>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a1f      	ldr	r2, [pc, #124]	@ (8002ac4 <HAL_ADC_ConfigChannel+0x814>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d120      	bne.n	8002a8e <HAL_ADC_ConfigChannel+0x7de>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002a4c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002a50:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d11a      	bne.n	8002a8e <HAL_ADC_ConfigChannel+0x7de>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a14      	ldr	r2, [pc, #80]	@ (8002ab0 <HAL_ADC_ConfigChannel+0x800>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d115      	bne.n	8002a8e <HAL_ADC_ConfigChannel+0x7de>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a62:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002a66:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	480e      	ldr	r0, [pc, #56]	@ (8002aa8 <HAL_ADC_ConfigChannel+0x7f8>)
 8002a6e:	f7fe ff22 	bl	80018b6 <LL_ADC_SetCommonPathInternalCh>
 8002a72:	e00c      	b.n	8002a8e <HAL_ADC_ConfigChannel+0x7de>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a78:	f043 0220 	orr.w	r2, r3, #32
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002a86:	e002      	b.n	8002a8e <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a88:	bf00      	nop
 8002a8a:	e000      	b.n	8002a8e <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002a8c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2200      	movs	r2, #0
 8002a92:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002a96:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	37d8      	adds	r7, #216	@ 0xd8
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	80080000 	.word	0x80080000
 8002aa8:	50040300 	.word	0x50040300
 8002aac:	c7520000 	.word	0xc7520000
 8002ab0:	50040000 	.word	0x50040000
 8002ab4:	50040200 	.word	0x50040200
 8002ab8:	20000000 	.word	0x20000000
 8002abc:	053e2d63 	.word	0x053e2d63
 8002ac0:	cb840000 	.word	0xcb840000
 8002ac4:	80000001 	.word	0x80000001

08002ac8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f7ff f895 	bl	8001c08 <LL_ADC_IsEnabled>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d169      	bne.n	8002bb8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	689a      	ldr	r2, [r3, #8]
 8002aea:	4b36      	ldr	r3, [pc, #216]	@ (8002bc4 <ADC_Enable+0xfc>)
 8002aec:	4013      	ands	r3, r2
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d00d      	beq.n	8002b0e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002af6:	f043 0210 	orr.w	r2, r3, #16
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b02:	f043 0201 	orr.w	r2, r3, #1
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e055      	b.n	8002bba <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4618      	mov	r0, r3
 8002b14:	f7ff f850 	bl	8001bb8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002b18:	482b      	ldr	r0, [pc, #172]	@ (8002bc8 <ADC_Enable+0x100>)
 8002b1a:	f7fe fedf 	bl	80018dc <LL_ADC_GetCommonPathInternalCh>
 8002b1e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002b20:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d013      	beq.n	8002b50 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002b28:	4b28      	ldr	r3, [pc, #160]	@ (8002bcc <ADC_Enable+0x104>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	099b      	lsrs	r3, r3, #6
 8002b2e:	4a28      	ldr	r2, [pc, #160]	@ (8002bd0 <ADC_Enable+0x108>)
 8002b30:	fba2 2303 	umull	r2, r3, r2, r3
 8002b34:	099b      	lsrs	r3, r3, #6
 8002b36:	1c5a      	adds	r2, r3, #1
 8002b38:	4613      	mov	r3, r2
 8002b3a:	005b      	lsls	r3, r3, #1
 8002b3c:	4413      	add	r3, r2
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002b42:	e002      	b.n	8002b4a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	3b01      	subs	r3, #1
 8002b48:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d1f9      	bne.n	8002b44 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002b50:	f7fe fe6e 	bl	8001830 <HAL_GetTick>
 8002b54:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002b56:	e028      	b.n	8002baa <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f7ff f853 	bl	8001c08 <LL_ADC_IsEnabled>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d104      	bne.n	8002b72 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f7ff f823 	bl	8001bb8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002b72:	f7fe fe5d 	bl	8001830 <HAL_GetTick>
 8002b76:	4602      	mov	r2, r0
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	1ad3      	subs	r3, r2, r3
 8002b7c:	2b02      	cmp	r3, #2
 8002b7e:	d914      	bls.n	8002baa <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 0301 	and.w	r3, r3, #1
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d00d      	beq.n	8002baa <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b92:	f043 0210 	orr.w	r2, r3, #16
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b9e:	f043 0201 	orr.w	r2, r3, #1
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e007      	b.n	8002bba <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f003 0301 	and.w	r3, r3, #1
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d1cf      	bne.n	8002b58 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002bb8:	2300      	movs	r3, #0
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3710      	adds	r7, #16
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	8000003f 	.word	0x8000003f
 8002bc8:	50040300 	.word	0x50040300
 8002bcc:	20000000 	.word	0x20000000
 8002bd0:	053e2d63 	.word	0x053e2d63

08002bd4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7ff f824 	bl	8001c2e <LL_ADC_IsDisableOngoing>
 8002be6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7ff f80b 	bl	8001c08 <LL_ADC_IsEnabled>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d047      	beq.n	8002c88 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d144      	bne.n	8002c88 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	f003 030d 	and.w	r3, r3, #13
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d10c      	bne.n	8002c26 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4618      	mov	r0, r3
 8002c12:	f7fe ffe5 	bl	8001be0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	2203      	movs	r2, #3
 8002c1c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002c1e:	f7fe fe07 	bl	8001830 <HAL_GetTick>
 8002c22:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002c24:	e029      	b.n	8002c7a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c2a:	f043 0210 	orr.w	r2, r3, #16
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c36:	f043 0201 	orr.w	r2, r3, #1
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e023      	b.n	8002c8a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002c42:	f7fe fdf5 	bl	8001830 <HAL_GetTick>
 8002c46:	4602      	mov	r2, r0
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	1ad3      	subs	r3, r2, r3
 8002c4c:	2b02      	cmp	r3, #2
 8002c4e:	d914      	bls.n	8002c7a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	f003 0301 	and.w	r3, r3, #1
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d00d      	beq.n	8002c7a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c62:	f043 0210 	orr.w	r2, r3, #16
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c6e:	f043 0201 	orr.w	r2, r3, #1
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e007      	b.n	8002c8a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	f003 0301 	and.w	r3, r3, #1
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d1dc      	bne.n	8002c42 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002c88:	2300      	movs	r3, #0
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3710      	adds	r7, #16
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}

08002c92 <LL_ADC_IsEnabled>:
{
 8002c92:	b480      	push	{r7}
 8002c94:	b083      	sub	sp, #12
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	f003 0301 	and.w	r3, r3, #1
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d101      	bne.n	8002caa <LL_ADC_IsEnabled+0x18>
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e000      	b.n	8002cac <LL_ADC_IsEnabled+0x1a>
 8002caa:	2300      	movs	r3, #0
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	370c      	adds	r7, #12
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr

08002cb8 <LL_ADC_StartCalibration>:
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b083      	sub	sp, #12
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002cca:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002cce:	683a      	ldr	r2, [r7, #0]
 8002cd0:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	609a      	str	r2, [r3, #8]
}
 8002cde:	bf00      	nop
 8002ce0:	370c      	adds	r7, #12
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr

08002cea <LL_ADC_IsCalibrationOnGoing>:
{
 8002cea:	b480      	push	{r7}
 8002cec:	b083      	sub	sp, #12
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002cfe:	d101      	bne.n	8002d04 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002d00:	2301      	movs	r3, #1
 8002d02:	e000      	b.n	8002d06 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002d04:	2300      	movs	r3, #0
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	370c      	adds	r7, #12
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr

08002d12 <LL_ADC_REG_IsConversionOngoing>:
{
 8002d12:	b480      	push	{r7}
 8002d14:	b083      	sub	sp, #12
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	f003 0304 	and.w	r3, r3, #4
 8002d22:	2b04      	cmp	r3, #4
 8002d24:	d101      	bne.n	8002d2a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002d26:	2301      	movs	r3, #1
 8002d28:	e000      	b.n	8002d2c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002d2a:	2300      	movs	r3, #0
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	370c      	adds	r7, #12
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr

08002d38 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b084      	sub	sp, #16
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
 8002d40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002d42:	2300      	movs	r3, #0
 8002d44:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d101      	bne.n	8002d54 <HAL_ADCEx_Calibration_Start+0x1c>
 8002d50:	2302      	movs	r3, #2
 8002d52:	e04d      	b.n	8002df0 <HAL_ADCEx_Calibration_Start+0xb8>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f7ff ff39 	bl	8002bd4 <ADC_Disable>
 8002d62:	4603      	mov	r3, r0
 8002d64:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002d66:	7bfb      	ldrb	r3, [r7, #15]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d136      	bne.n	8002dda <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d70:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002d74:	f023 0302 	bic.w	r3, r3, #2
 8002d78:	f043 0202 	orr.w	r2, r3, #2
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	6839      	ldr	r1, [r7, #0]
 8002d86:	4618      	mov	r0, r3
 8002d88:	f7ff ff96 	bl	8002cb8 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002d8c:	e014      	b.n	8002db8 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	3301      	adds	r3, #1
 8002d92:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8002d9a:	d30d      	bcc.n	8002db8 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002da0:	f023 0312 	bic.w	r3, r3, #18
 8002da4:	f043 0210 	orr.w	r2, r3, #16
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2200      	movs	r2, #0
 8002db0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e01b      	b.n	8002df0 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7ff ff94 	bl	8002cea <LL_ADC_IsCalibrationOnGoing>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d1e2      	bne.n	8002d8e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dcc:	f023 0303 	bic.w	r3, r3, #3
 8002dd0:	f043 0201 	orr.w	r2, r3, #1
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	659a      	str	r2, [r3, #88]	@ 0x58
 8002dd8:	e005      	b.n	8002de6 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dde:	f043 0210 	orr.w	r2, r3, #16
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2200      	movs	r2, #0
 8002dea:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002dee:	7bfb      	ldrb	r3, [r7, #15]
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3710      	adds	r7, #16
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}

08002df8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002df8:	b590      	push	{r4, r7, lr}
 8002dfa:	b0a1      	sub	sp, #132	@ 0x84
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e02:	2300      	movs	r3, #0
 8002e04:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d101      	bne.n	8002e16 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002e12:	2302      	movs	r3, #2
 8002e14:	e093      	b.n	8002f3e <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2201      	movs	r2, #1
 8002e1a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002e1e:	2300      	movs	r3, #0
 8002e20:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002e22:	2300      	movs	r3, #0
 8002e24:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a47      	ldr	r2, [pc, #284]	@ (8002f48 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d102      	bne.n	8002e36 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002e30:	4b46      	ldr	r3, [pc, #280]	@ (8002f4c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002e32:	60fb      	str	r3, [r7, #12]
 8002e34:	e001      	b.n	8002e3a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002e36:	2300      	movs	r3, #0
 8002e38:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d10b      	bne.n	8002e58 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e44:	f043 0220 	orr.w	r2, r3, #32
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    return HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	e072      	b.n	8002f3e <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f7ff ff59 	bl	8002d12 <LL_ADC_REG_IsConversionOngoing>
 8002e60:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4618      	mov	r0, r3
 8002e68:	f7ff ff53 	bl	8002d12 <LL_ADC_REG_IsConversionOngoing>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d154      	bne.n	8002f1c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002e72:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d151      	bne.n	8002f1c <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002e78:	4b35      	ldr	r3, [pc, #212]	@ (8002f50 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8002e7a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d02c      	beq.n	8002ede <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002e84:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	6859      	ldr	r1, [r3, #4]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002e96:	035b      	lsls	r3, r3, #13
 8002e98:	430b      	orrs	r3, r1
 8002e9a:	431a      	orrs	r2, r3
 8002e9c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002e9e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002ea0:	4829      	ldr	r0, [pc, #164]	@ (8002f48 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002ea2:	f7ff fef6 	bl	8002c92 <LL_ADC_IsEnabled>
 8002ea6:	4604      	mov	r4, r0
 8002ea8:	4828      	ldr	r0, [pc, #160]	@ (8002f4c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002eaa:	f7ff fef2 	bl	8002c92 <LL_ADC_IsEnabled>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	431c      	orrs	r4, r3
 8002eb2:	4828      	ldr	r0, [pc, #160]	@ (8002f54 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002eb4:	f7ff feed 	bl	8002c92 <LL_ADC_IsEnabled>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	4323      	orrs	r3, r4
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d137      	bne.n	8002f30 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002ec0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002ec8:	f023 030f 	bic.w	r3, r3, #15
 8002ecc:	683a      	ldr	r2, [r7, #0]
 8002ece:	6811      	ldr	r1, [r2, #0]
 8002ed0:	683a      	ldr	r2, [r7, #0]
 8002ed2:	6892      	ldr	r2, [r2, #8]
 8002ed4:	430a      	orrs	r2, r1
 8002ed6:	431a      	orrs	r2, r3
 8002ed8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002eda:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002edc:	e028      	b.n	8002f30 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002ede:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002ee6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ee8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002eea:	4817      	ldr	r0, [pc, #92]	@ (8002f48 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002eec:	f7ff fed1 	bl	8002c92 <LL_ADC_IsEnabled>
 8002ef0:	4604      	mov	r4, r0
 8002ef2:	4816      	ldr	r0, [pc, #88]	@ (8002f4c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002ef4:	f7ff fecd 	bl	8002c92 <LL_ADC_IsEnabled>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	431c      	orrs	r4, r3
 8002efc:	4815      	ldr	r0, [pc, #84]	@ (8002f54 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002efe:	f7ff fec8 	bl	8002c92 <LL_ADC_IsEnabled>
 8002f02:	4603      	mov	r3, r0
 8002f04:	4323      	orrs	r3, r4
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d112      	bne.n	8002f30 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002f0a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002f12:	f023 030f 	bic.w	r3, r3, #15
 8002f16:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002f18:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002f1a:	e009      	b.n	8002f30 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f20:	f043 0220 	orr.w	r2, r3, #32
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8002f2e:	e000      	b.n	8002f32 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002f30:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002f3a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	3784      	adds	r7, #132	@ 0x84
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd90      	pop	{r4, r7, pc}
 8002f46:	bf00      	nop
 8002f48:	50040000 	.word	0x50040000
 8002f4c:	50040100 	.word	0x50040100
 8002f50:	50040300 	.word	0x50040300
 8002f54:	50040200 	.word	0x50040200

08002f58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b085      	sub	sp, #20
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	f003 0307 	and.w	r3, r3, #7
 8002f66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f68:	4b0c      	ldr	r3, [pc, #48]	@ (8002f9c <__NVIC_SetPriorityGrouping+0x44>)
 8002f6a:	68db      	ldr	r3, [r3, #12]
 8002f6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f6e:	68ba      	ldr	r2, [r7, #8]
 8002f70:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f74:	4013      	ands	r3, r2
 8002f76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f80:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f8a:	4a04      	ldr	r2, [pc, #16]	@ (8002f9c <__NVIC_SetPriorityGrouping+0x44>)
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	60d3      	str	r3, [r2, #12]
}
 8002f90:	bf00      	nop
 8002f92:	3714      	adds	r7, #20
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr
 8002f9c:	e000ed00 	.word	0xe000ed00

08002fa0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fa4:	4b04      	ldr	r3, [pc, #16]	@ (8002fb8 <__NVIC_GetPriorityGrouping+0x18>)
 8002fa6:	68db      	ldr	r3, [r3, #12]
 8002fa8:	0a1b      	lsrs	r3, r3, #8
 8002faa:	f003 0307 	and.w	r3, r3, #7
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr
 8002fb8:	e000ed00 	.word	0xe000ed00

08002fbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	6039      	str	r1, [r7, #0]
 8002fc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	db0a      	blt.n	8002fe6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	b2da      	uxtb	r2, r3
 8002fd4:	490c      	ldr	r1, [pc, #48]	@ (8003008 <__NVIC_SetPriority+0x4c>)
 8002fd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fda:	0112      	lsls	r2, r2, #4
 8002fdc:	b2d2      	uxtb	r2, r2
 8002fde:	440b      	add	r3, r1
 8002fe0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fe4:	e00a      	b.n	8002ffc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	b2da      	uxtb	r2, r3
 8002fea:	4908      	ldr	r1, [pc, #32]	@ (800300c <__NVIC_SetPriority+0x50>)
 8002fec:	79fb      	ldrb	r3, [r7, #7]
 8002fee:	f003 030f 	and.w	r3, r3, #15
 8002ff2:	3b04      	subs	r3, #4
 8002ff4:	0112      	lsls	r2, r2, #4
 8002ff6:	b2d2      	uxtb	r2, r2
 8002ff8:	440b      	add	r3, r1
 8002ffa:	761a      	strb	r2, [r3, #24]
}
 8002ffc:	bf00      	nop
 8002ffe:	370c      	adds	r7, #12
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr
 8003008:	e000e100 	.word	0xe000e100
 800300c:	e000ed00 	.word	0xe000ed00

08003010 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003010:	b480      	push	{r7}
 8003012:	b089      	sub	sp, #36	@ 0x24
 8003014:	af00      	add	r7, sp, #0
 8003016:	60f8      	str	r0, [r7, #12]
 8003018:	60b9      	str	r1, [r7, #8]
 800301a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	f003 0307 	and.w	r3, r3, #7
 8003022:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003024:	69fb      	ldr	r3, [r7, #28]
 8003026:	f1c3 0307 	rsb	r3, r3, #7
 800302a:	2b04      	cmp	r3, #4
 800302c:	bf28      	it	cs
 800302e:	2304      	movcs	r3, #4
 8003030:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003032:	69fb      	ldr	r3, [r7, #28]
 8003034:	3304      	adds	r3, #4
 8003036:	2b06      	cmp	r3, #6
 8003038:	d902      	bls.n	8003040 <NVIC_EncodePriority+0x30>
 800303a:	69fb      	ldr	r3, [r7, #28]
 800303c:	3b03      	subs	r3, #3
 800303e:	e000      	b.n	8003042 <NVIC_EncodePriority+0x32>
 8003040:	2300      	movs	r3, #0
 8003042:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003044:	f04f 32ff 	mov.w	r2, #4294967295
 8003048:	69bb      	ldr	r3, [r7, #24]
 800304a:	fa02 f303 	lsl.w	r3, r2, r3
 800304e:	43da      	mvns	r2, r3
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	401a      	ands	r2, r3
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003058:	f04f 31ff 	mov.w	r1, #4294967295
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	fa01 f303 	lsl.w	r3, r1, r3
 8003062:	43d9      	mvns	r1, r3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003068:	4313      	orrs	r3, r2
         );
}
 800306a:	4618      	mov	r0, r3
 800306c:	3724      	adds	r7, #36	@ 0x24
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
	...

08003078 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	3b01      	subs	r3, #1
 8003084:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003088:	d301      	bcc.n	800308e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800308a:	2301      	movs	r3, #1
 800308c:	e00f      	b.n	80030ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800308e:	4a0a      	ldr	r2, [pc, #40]	@ (80030b8 <SysTick_Config+0x40>)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	3b01      	subs	r3, #1
 8003094:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003096:	210f      	movs	r1, #15
 8003098:	f04f 30ff 	mov.w	r0, #4294967295
 800309c:	f7ff ff8e 	bl	8002fbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030a0:	4b05      	ldr	r3, [pc, #20]	@ (80030b8 <SysTick_Config+0x40>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030a6:	4b04      	ldr	r3, [pc, #16]	@ (80030b8 <SysTick_Config+0x40>)
 80030a8:	2207      	movs	r2, #7
 80030aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030ac:	2300      	movs	r3, #0
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	3708      	adds	r7, #8
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}
 80030b6:	bf00      	nop
 80030b8:	e000e010 	.word	0xe000e010

080030bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b082      	sub	sp, #8
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030c4:	6878      	ldr	r0, [r7, #4]
 80030c6:	f7ff ff47 	bl	8002f58 <__NVIC_SetPriorityGrouping>
}
 80030ca:	bf00      	nop
 80030cc:	3708      	adds	r7, #8
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}

080030d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030d2:	b580      	push	{r7, lr}
 80030d4:	b086      	sub	sp, #24
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	4603      	mov	r3, r0
 80030da:	60b9      	str	r1, [r7, #8]
 80030dc:	607a      	str	r2, [r7, #4]
 80030de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80030e0:	2300      	movs	r3, #0
 80030e2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80030e4:	f7ff ff5c 	bl	8002fa0 <__NVIC_GetPriorityGrouping>
 80030e8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030ea:	687a      	ldr	r2, [r7, #4]
 80030ec:	68b9      	ldr	r1, [r7, #8]
 80030ee:	6978      	ldr	r0, [r7, #20]
 80030f0:	f7ff ff8e 	bl	8003010 <NVIC_EncodePriority>
 80030f4:	4602      	mov	r2, r0
 80030f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030fa:	4611      	mov	r1, r2
 80030fc:	4618      	mov	r0, r3
 80030fe:	f7ff ff5d 	bl	8002fbc <__NVIC_SetPriority>
}
 8003102:	bf00      	nop
 8003104:	3718      	adds	r7, #24
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}

0800310a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800310a:	b580      	push	{r7, lr}
 800310c:	b082      	sub	sp, #8
 800310e:	af00      	add	r7, sp, #0
 8003110:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	f7ff ffb0 	bl	8003078 <SysTick_Config>
 8003118:	4603      	mov	r3, r0
}
 800311a:	4618      	mov	r0, r3
 800311c:	3708      	adds	r7, #8
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
	...

08003124 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003124:	b480      	push	{r7}
 8003126:	b087      	sub	sp, #28
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
 800312c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800312e:	2300      	movs	r3, #0
 8003130:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003132:	e166      	b.n	8003402 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	2101      	movs	r1, #1
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	fa01 f303 	lsl.w	r3, r1, r3
 8003140:	4013      	ands	r3, r2
 8003142:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	2b00      	cmp	r3, #0
 8003148:	f000 8158 	beq.w	80033fc <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	f003 0303 	and.w	r3, r3, #3
 8003154:	2b01      	cmp	r3, #1
 8003156:	d005      	beq.n	8003164 <HAL_GPIO_Init+0x40>
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f003 0303 	and.w	r3, r3, #3
 8003160:	2b02      	cmp	r3, #2
 8003162:	d130      	bne.n	80031c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	005b      	lsls	r3, r3, #1
 800316e:	2203      	movs	r2, #3
 8003170:	fa02 f303 	lsl.w	r3, r2, r3
 8003174:	43db      	mvns	r3, r3
 8003176:	693a      	ldr	r2, [r7, #16]
 8003178:	4013      	ands	r3, r2
 800317a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	68da      	ldr	r2, [r3, #12]
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	005b      	lsls	r3, r3, #1
 8003184:	fa02 f303 	lsl.w	r3, r2, r3
 8003188:	693a      	ldr	r2, [r7, #16]
 800318a:	4313      	orrs	r3, r2
 800318c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	693a      	ldr	r2, [r7, #16]
 8003192:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800319a:	2201      	movs	r2, #1
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	fa02 f303 	lsl.w	r3, r2, r3
 80031a2:	43db      	mvns	r3, r3
 80031a4:	693a      	ldr	r2, [r7, #16]
 80031a6:	4013      	ands	r3, r2
 80031a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	091b      	lsrs	r3, r3, #4
 80031b0:	f003 0201 	and.w	r2, r3, #1
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ba:	693a      	ldr	r2, [r7, #16]
 80031bc:	4313      	orrs	r3, r2
 80031be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	693a      	ldr	r2, [r7, #16]
 80031c4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	f003 0303 	and.w	r3, r3, #3
 80031ce:	2b03      	cmp	r3, #3
 80031d0:	d017      	beq.n	8003202 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	005b      	lsls	r3, r3, #1
 80031dc:	2203      	movs	r2, #3
 80031de:	fa02 f303 	lsl.w	r3, r2, r3
 80031e2:	43db      	mvns	r3, r3
 80031e4:	693a      	ldr	r2, [r7, #16]
 80031e6:	4013      	ands	r3, r2
 80031e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	689a      	ldr	r2, [r3, #8]
 80031ee:	697b      	ldr	r3, [r7, #20]
 80031f0:	005b      	lsls	r3, r3, #1
 80031f2:	fa02 f303 	lsl.w	r3, r2, r3
 80031f6:	693a      	ldr	r2, [r7, #16]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	693a      	ldr	r2, [r7, #16]
 8003200:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	f003 0303 	and.w	r3, r3, #3
 800320a:	2b02      	cmp	r3, #2
 800320c:	d123      	bne.n	8003256 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	08da      	lsrs	r2, r3, #3
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	3208      	adds	r2, #8
 8003216:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800321a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	f003 0307 	and.w	r3, r3, #7
 8003222:	009b      	lsls	r3, r3, #2
 8003224:	220f      	movs	r2, #15
 8003226:	fa02 f303 	lsl.w	r3, r2, r3
 800322a:	43db      	mvns	r3, r3
 800322c:	693a      	ldr	r2, [r7, #16]
 800322e:	4013      	ands	r3, r2
 8003230:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	691a      	ldr	r2, [r3, #16]
 8003236:	697b      	ldr	r3, [r7, #20]
 8003238:	f003 0307 	and.w	r3, r3, #7
 800323c:	009b      	lsls	r3, r3, #2
 800323e:	fa02 f303 	lsl.w	r3, r2, r3
 8003242:	693a      	ldr	r2, [r7, #16]
 8003244:	4313      	orrs	r3, r2
 8003246:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	08da      	lsrs	r2, r3, #3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	3208      	adds	r2, #8
 8003250:	6939      	ldr	r1, [r7, #16]
 8003252:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	005b      	lsls	r3, r3, #1
 8003260:	2203      	movs	r2, #3
 8003262:	fa02 f303 	lsl.w	r3, r2, r3
 8003266:	43db      	mvns	r3, r3
 8003268:	693a      	ldr	r2, [r7, #16]
 800326a:	4013      	ands	r3, r2
 800326c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	f003 0203 	and.w	r2, r3, #3
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	005b      	lsls	r3, r3, #1
 800327a:	fa02 f303 	lsl.w	r3, r2, r3
 800327e:	693a      	ldr	r2, [r7, #16]
 8003280:	4313      	orrs	r3, r2
 8003282:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	693a      	ldr	r2, [r7, #16]
 8003288:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003292:	2b00      	cmp	r3, #0
 8003294:	f000 80b2 	beq.w	80033fc <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003298:	4b61      	ldr	r3, [pc, #388]	@ (8003420 <HAL_GPIO_Init+0x2fc>)
 800329a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800329c:	4a60      	ldr	r2, [pc, #384]	@ (8003420 <HAL_GPIO_Init+0x2fc>)
 800329e:	f043 0301 	orr.w	r3, r3, #1
 80032a2:	6613      	str	r3, [r2, #96]	@ 0x60
 80032a4:	4b5e      	ldr	r3, [pc, #376]	@ (8003420 <HAL_GPIO_Init+0x2fc>)
 80032a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032a8:	f003 0301 	and.w	r3, r3, #1
 80032ac:	60bb      	str	r3, [r7, #8]
 80032ae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80032b0:	4a5c      	ldr	r2, [pc, #368]	@ (8003424 <HAL_GPIO_Init+0x300>)
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	089b      	lsrs	r3, r3, #2
 80032b6:	3302      	adds	r3, #2
 80032b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	f003 0303 	and.w	r3, r3, #3
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	220f      	movs	r2, #15
 80032c8:	fa02 f303 	lsl.w	r3, r2, r3
 80032cc:	43db      	mvns	r3, r3
 80032ce:	693a      	ldr	r2, [r7, #16]
 80032d0:	4013      	ands	r3, r2
 80032d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80032da:	d02b      	beq.n	8003334 <HAL_GPIO_Init+0x210>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	4a52      	ldr	r2, [pc, #328]	@ (8003428 <HAL_GPIO_Init+0x304>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d025      	beq.n	8003330 <HAL_GPIO_Init+0x20c>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	4a51      	ldr	r2, [pc, #324]	@ (800342c <HAL_GPIO_Init+0x308>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d01f      	beq.n	800332c <HAL_GPIO_Init+0x208>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	4a50      	ldr	r2, [pc, #320]	@ (8003430 <HAL_GPIO_Init+0x30c>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d019      	beq.n	8003328 <HAL_GPIO_Init+0x204>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	4a4f      	ldr	r2, [pc, #316]	@ (8003434 <HAL_GPIO_Init+0x310>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d013      	beq.n	8003324 <HAL_GPIO_Init+0x200>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	4a4e      	ldr	r2, [pc, #312]	@ (8003438 <HAL_GPIO_Init+0x314>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d00d      	beq.n	8003320 <HAL_GPIO_Init+0x1fc>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	4a4d      	ldr	r2, [pc, #308]	@ (800343c <HAL_GPIO_Init+0x318>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d007      	beq.n	800331c <HAL_GPIO_Init+0x1f8>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	4a4c      	ldr	r2, [pc, #304]	@ (8003440 <HAL_GPIO_Init+0x31c>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d101      	bne.n	8003318 <HAL_GPIO_Init+0x1f4>
 8003314:	2307      	movs	r3, #7
 8003316:	e00e      	b.n	8003336 <HAL_GPIO_Init+0x212>
 8003318:	2308      	movs	r3, #8
 800331a:	e00c      	b.n	8003336 <HAL_GPIO_Init+0x212>
 800331c:	2306      	movs	r3, #6
 800331e:	e00a      	b.n	8003336 <HAL_GPIO_Init+0x212>
 8003320:	2305      	movs	r3, #5
 8003322:	e008      	b.n	8003336 <HAL_GPIO_Init+0x212>
 8003324:	2304      	movs	r3, #4
 8003326:	e006      	b.n	8003336 <HAL_GPIO_Init+0x212>
 8003328:	2303      	movs	r3, #3
 800332a:	e004      	b.n	8003336 <HAL_GPIO_Init+0x212>
 800332c:	2302      	movs	r3, #2
 800332e:	e002      	b.n	8003336 <HAL_GPIO_Init+0x212>
 8003330:	2301      	movs	r3, #1
 8003332:	e000      	b.n	8003336 <HAL_GPIO_Init+0x212>
 8003334:	2300      	movs	r3, #0
 8003336:	697a      	ldr	r2, [r7, #20]
 8003338:	f002 0203 	and.w	r2, r2, #3
 800333c:	0092      	lsls	r2, r2, #2
 800333e:	4093      	lsls	r3, r2
 8003340:	693a      	ldr	r2, [r7, #16]
 8003342:	4313      	orrs	r3, r2
 8003344:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003346:	4937      	ldr	r1, [pc, #220]	@ (8003424 <HAL_GPIO_Init+0x300>)
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	089b      	lsrs	r3, r3, #2
 800334c:	3302      	adds	r3, #2
 800334e:	693a      	ldr	r2, [r7, #16]
 8003350:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003354:	4b3b      	ldr	r3, [pc, #236]	@ (8003444 <HAL_GPIO_Init+0x320>)
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	43db      	mvns	r3, r3
 800335e:	693a      	ldr	r2, [r7, #16]
 8003360:	4013      	ands	r3, r2
 8003362:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800336c:	2b00      	cmp	r3, #0
 800336e:	d003      	beq.n	8003378 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003370:	693a      	ldr	r2, [r7, #16]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	4313      	orrs	r3, r2
 8003376:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003378:	4a32      	ldr	r2, [pc, #200]	@ (8003444 <HAL_GPIO_Init+0x320>)
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800337e:	4b31      	ldr	r3, [pc, #196]	@ (8003444 <HAL_GPIO_Init+0x320>)
 8003380:	68db      	ldr	r3, [r3, #12]
 8003382:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	43db      	mvns	r3, r3
 8003388:	693a      	ldr	r2, [r7, #16]
 800338a:	4013      	ands	r3, r2
 800338c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003396:	2b00      	cmp	r3, #0
 8003398:	d003      	beq.n	80033a2 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800339a:	693a      	ldr	r2, [r7, #16]
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	4313      	orrs	r3, r2
 80033a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80033a2:	4a28      	ldr	r2, [pc, #160]	@ (8003444 <HAL_GPIO_Init+0x320>)
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80033a8:	4b26      	ldr	r3, [pc, #152]	@ (8003444 <HAL_GPIO_Init+0x320>)
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	43db      	mvns	r3, r3
 80033b2:	693a      	ldr	r2, [r7, #16]
 80033b4:	4013      	ands	r3, r2
 80033b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d003      	beq.n	80033cc <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80033c4:	693a      	ldr	r2, [r7, #16]
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	4313      	orrs	r3, r2
 80033ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80033cc:	4a1d      	ldr	r2, [pc, #116]	@ (8003444 <HAL_GPIO_Init+0x320>)
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80033d2:	4b1c      	ldr	r3, [pc, #112]	@ (8003444 <HAL_GPIO_Init+0x320>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	43db      	mvns	r3, r3
 80033dc:	693a      	ldr	r2, [r7, #16]
 80033de:	4013      	ands	r3, r2
 80033e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d003      	beq.n	80033f6 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80033ee:	693a      	ldr	r2, [r7, #16]
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80033f6:	4a13      	ldr	r2, [pc, #76]	@ (8003444 <HAL_GPIO_Init+0x320>)
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	3301      	adds	r3, #1
 8003400:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	fa22 f303 	lsr.w	r3, r2, r3
 800340c:	2b00      	cmp	r3, #0
 800340e:	f47f ae91 	bne.w	8003134 <HAL_GPIO_Init+0x10>
  }
}
 8003412:	bf00      	nop
 8003414:	bf00      	nop
 8003416:	371c      	adds	r7, #28
 8003418:	46bd      	mov	sp, r7
 800341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341e:	4770      	bx	lr
 8003420:	40021000 	.word	0x40021000
 8003424:	40010000 	.word	0x40010000
 8003428:	48000400 	.word	0x48000400
 800342c:	48000800 	.word	0x48000800
 8003430:	48000c00 	.word	0x48000c00
 8003434:	48001000 	.word	0x48001000
 8003438:	48001400 	.word	0x48001400
 800343c:	48001800 	.word	0x48001800
 8003440:	48001c00 	.word	0x48001c00
 8003444:	40010400 	.word	0x40010400

08003448 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
 8003450:	460b      	mov	r3, r1
 8003452:	807b      	strh	r3, [r7, #2]
 8003454:	4613      	mov	r3, r2
 8003456:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003458:	787b      	ldrb	r3, [r7, #1]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d003      	beq.n	8003466 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800345e:	887a      	ldrh	r2, [r7, #2]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003464:	e002      	b.n	800346c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003466:	887a      	ldrh	r2, [r7, #2]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800346c:	bf00      	nop
 800346e:	370c      	adds	r7, #12
 8003470:	46bd      	mov	sp, r7
 8003472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003476:	4770      	bx	lr

08003478 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003478:	b480      	push	{r7}
 800347a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800347c:	4b04      	ldr	r3, [pc, #16]	@ (8003490 <HAL_PWREx_GetVoltageRange+0x18>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003484:	4618      	mov	r0, r3
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr
 800348e:	bf00      	nop
 8003490:	40007000 	.word	0x40007000

08003494 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003494:	b480      	push	{r7}
 8003496:	b085      	sub	sp, #20
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80034a2:	d130      	bne.n	8003506 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80034a4:	4b23      	ldr	r3, [pc, #140]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80034ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80034b0:	d038      	beq.n	8003524 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80034b2:	4b20      	ldr	r3, [pc, #128]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80034ba:	4a1e      	ldr	r2, [pc, #120]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034bc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80034c0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80034c2:	4b1d      	ldr	r3, [pc, #116]	@ (8003538 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	2232      	movs	r2, #50	@ 0x32
 80034c8:	fb02 f303 	mul.w	r3, r2, r3
 80034cc:	4a1b      	ldr	r2, [pc, #108]	@ (800353c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80034ce:	fba2 2303 	umull	r2, r3, r2, r3
 80034d2:	0c9b      	lsrs	r3, r3, #18
 80034d4:	3301      	adds	r3, #1
 80034d6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80034d8:	e002      	b.n	80034e0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	3b01      	subs	r3, #1
 80034de:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80034e0:	4b14      	ldr	r3, [pc, #80]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034e2:	695b      	ldr	r3, [r3, #20]
 80034e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034ec:	d102      	bne.n	80034f4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d1f2      	bne.n	80034da <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80034f4:	4b0f      	ldr	r3, [pc, #60]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034f6:	695b      	ldr	r3, [r3, #20]
 80034f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003500:	d110      	bne.n	8003524 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003502:	2303      	movs	r3, #3
 8003504:	e00f      	b.n	8003526 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003506:	4b0b      	ldr	r3, [pc, #44]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800350e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003512:	d007      	beq.n	8003524 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003514:	4b07      	ldr	r3, [pc, #28]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800351c:	4a05      	ldr	r2, [pc, #20]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800351e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003522:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003524:	2300      	movs	r3, #0
}
 8003526:	4618      	mov	r0, r3
 8003528:	3714      	adds	r7, #20
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr
 8003532:	bf00      	nop
 8003534:	40007000 	.word	0x40007000
 8003538:	20000000 	.word	0x20000000
 800353c:	431bde83 	.word	0x431bde83

08003540 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8003540:	b480      	push	{r7}
 8003542:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8003544:	4b05      	ldr	r3, [pc, #20]	@ (800355c <HAL_PWREx_EnableVddIO2+0x1c>)
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	4a04      	ldr	r2, [pc, #16]	@ (800355c <HAL_PWREx_EnableVddIO2+0x1c>)
 800354a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800354e:	6053      	str	r3, [r2, #4]
}
 8003550:	bf00      	nop
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr
 800355a:	bf00      	nop
 800355c:	40007000 	.word	0x40007000

08003560 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b088      	sub	sp, #32
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d102      	bne.n	8003574 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	f000 bc08 	b.w	8003d84 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003574:	4b96      	ldr	r3, [pc, #600]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	f003 030c 	and.w	r3, r3, #12
 800357c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800357e:	4b94      	ldr	r3, [pc, #592]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	f003 0303 	and.w	r3, r3, #3
 8003586:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 0310 	and.w	r3, r3, #16
 8003590:	2b00      	cmp	r3, #0
 8003592:	f000 80e4 	beq.w	800375e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003596:	69bb      	ldr	r3, [r7, #24]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d007      	beq.n	80035ac <HAL_RCC_OscConfig+0x4c>
 800359c:	69bb      	ldr	r3, [r7, #24]
 800359e:	2b0c      	cmp	r3, #12
 80035a0:	f040 808b 	bne.w	80036ba <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	f040 8087 	bne.w	80036ba <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80035ac:	4b88      	ldr	r3, [pc, #544]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f003 0302 	and.w	r3, r3, #2
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d005      	beq.n	80035c4 <HAL_RCC_OscConfig+0x64>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	699b      	ldr	r3, [r3, #24]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d101      	bne.n	80035c4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e3df      	b.n	8003d84 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a1a      	ldr	r2, [r3, #32]
 80035c8:	4b81      	ldr	r3, [pc, #516]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 0308 	and.w	r3, r3, #8
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d004      	beq.n	80035de <HAL_RCC_OscConfig+0x7e>
 80035d4:	4b7e      	ldr	r3, [pc, #504]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80035dc:	e005      	b.n	80035ea <HAL_RCC_OscConfig+0x8a>
 80035de:	4b7c      	ldr	r3, [pc, #496]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80035e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035e4:	091b      	lsrs	r3, r3, #4
 80035e6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d223      	bcs.n	8003636 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a1b      	ldr	r3, [r3, #32]
 80035f2:	4618      	mov	r0, r3
 80035f4:	f000 fd92 	bl	800411c <RCC_SetFlashLatencyFromMSIRange>
 80035f8:	4603      	mov	r3, r0
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d001      	beq.n	8003602 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e3c0      	b.n	8003d84 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003602:	4b73      	ldr	r3, [pc, #460]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a72      	ldr	r2, [pc, #456]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003608:	f043 0308 	orr.w	r3, r3, #8
 800360c:	6013      	str	r3, [r2, #0]
 800360e:	4b70      	ldr	r3, [pc, #448]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6a1b      	ldr	r3, [r3, #32]
 800361a:	496d      	ldr	r1, [pc, #436]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 800361c:	4313      	orrs	r3, r2
 800361e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003620:	4b6b      	ldr	r3, [pc, #428]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	69db      	ldr	r3, [r3, #28]
 800362c:	021b      	lsls	r3, r3, #8
 800362e:	4968      	ldr	r1, [pc, #416]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003630:	4313      	orrs	r3, r2
 8003632:	604b      	str	r3, [r1, #4]
 8003634:	e025      	b.n	8003682 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003636:	4b66      	ldr	r3, [pc, #408]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a65      	ldr	r2, [pc, #404]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 800363c:	f043 0308 	orr.w	r3, r3, #8
 8003640:	6013      	str	r3, [r2, #0]
 8003642:	4b63      	ldr	r3, [pc, #396]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6a1b      	ldr	r3, [r3, #32]
 800364e:	4960      	ldr	r1, [pc, #384]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003650:	4313      	orrs	r3, r2
 8003652:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003654:	4b5e      	ldr	r3, [pc, #376]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	69db      	ldr	r3, [r3, #28]
 8003660:	021b      	lsls	r3, r3, #8
 8003662:	495b      	ldr	r1, [pc, #364]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003664:	4313      	orrs	r3, r2
 8003666:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003668:	69bb      	ldr	r3, [r7, #24]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d109      	bne.n	8003682 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6a1b      	ldr	r3, [r3, #32]
 8003672:	4618      	mov	r0, r3
 8003674:	f000 fd52 	bl	800411c <RCC_SetFlashLatencyFromMSIRange>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d001      	beq.n	8003682 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e380      	b.n	8003d84 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003682:	f000 fc87 	bl	8003f94 <HAL_RCC_GetSysClockFreq>
 8003686:	4602      	mov	r2, r0
 8003688:	4b51      	ldr	r3, [pc, #324]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	091b      	lsrs	r3, r3, #4
 800368e:	f003 030f 	and.w	r3, r3, #15
 8003692:	4950      	ldr	r1, [pc, #320]	@ (80037d4 <HAL_RCC_OscConfig+0x274>)
 8003694:	5ccb      	ldrb	r3, [r1, r3]
 8003696:	f003 031f 	and.w	r3, r3, #31
 800369a:	fa22 f303 	lsr.w	r3, r2, r3
 800369e:	4a4e      	ldr	r2, [pc, #312]	@ (80037d8 <HAL_RCC_OscConfig+0x278>)
 80036a0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80036a2:	4b4e      	ldr	r3, [pc, #312]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4618      	mov	r0, r3
 80036a8:	f7fe f872 	bl	8001790 <HAL_InitTick>
 80036ac:	4603      	mov	r3, r0
 80036ae:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80036b0:	7bfb      	ldrb	r3, [r7, #15]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d052      	beq.n	800375c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80036b6:	7bfb      	ldrb	r3, [r7, #15]
 80036b8:	e364      	b.n	8003d84 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	699b      	ldr	r3, [r3, #24]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d032      	beq.n	8003728 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80036c2:	4b43      	ldr	r3, [pc, #268]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a42      	ldr	r2, [pc, #264]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80036c8:	f043 0301 	orr.w	r3, r3, #1
 80036cc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80036ce:	f7fe f8af 	bl	8001830 <HAL_GetTick>
 80036d2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80036d4:	e008      	b.n	80036e8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80036d6:	f7fe f8ab 	bl	8001830 <HAL_GetTick>
 80036da:	4602      	mov	r2, r0
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	2b02      	cmp	r3, #2
 80036e2:	d901      	bls.n	80036e8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80036e4:	2303      	movs	r3, #3
 80036e6:	e34d      	b.n	8003d84 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80036e8:	4b39      	ldr	r3, [pc, #228]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0302 	and.w	r3, r3, #2
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d0f0      	beq.n	80036d6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036f4:	4b36      	ldr	r3, [pc, #216]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a35      	ldr	r2, [pc, #212]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80036fa:	f043 0308 	orr.w	r3, r3, #8
 80036fe:	6013      	str	r3, [r2, #0]
 8003700:	4b33      	ldr	r3, [pc, #204]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6a1b      	ldr	r3, [r3, #32]
 800370c:	4930      	ldr	r1, [pc, #192]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 800370e:	4313      	orrs	r3, r2
 8003710:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003712:	4b2f      	ldr	r3, [pc, #188]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	69db      	ldr	r3, [r3, #28]
 800371e:	021b      	lsls	r3, r3, #8
 8003720:	492b      	ldr	r1, [pc, #172]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003722:	4313      	orrs	r3, r2
 8003724:	604b      	str	r3, [r1, #4]
 8003726:	e01a      	b.n	800375e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003728:	4b29      	ldr	r3, [pc, #164]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a28      	ldr	r2, [pc, #160]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 800372e:	f023 0301 	bic.w	r3, r3, #1
 8003732:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003734:	f7fe f87c 	bl	8001830 <HAL_GetTick>
 8003738:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800373a:	e008      	b.n	800374e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800373c:	f7fe f878 	bl	8001830 <HAL_GetTick>
 8003740:	4602      	mov	r2, r0
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	1ad3      	subs	r3, r2, r3
 8003746:	2b02      	cmp	r3, #2
 8003748:	d901      	bls.n	800374e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800374a:	2303      	movs	r3, #3
 800374c:	e31a      	b.n	8003d84 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800374e:	4b20      	ldr	r3, [pc, #128]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 0302 	and.w	r3, r3, #2
 8003756:	2b00      	cmp	r3, #0
 8003758:	d1f0      	bne.n	800373c <HAL_RCC_OscConfig+0x1dc>
 800375a:	e000      	b.n	800375e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800375c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 0301 	and.w	r3, r3, #1
 8003766:	2b00      	cmp	r3, #0
 8003768:	d073      	beq.n	8003852 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800376a:	69bb      	ldr	r3, [r7, #24]
 800376c:	2b08      	cmp	r3, #8
 800376e:	d005      	beq.n	800377c <HAL_RCC_OscConfig+0x21c>
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	2b0c      	cmp	r3, #12
 8003774:	d10e      	bne.n	8003794 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	2b03      	cmp	r3, #3
 800377a:	d10b      	bne.n	8003794 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800377c:	4b14      	ldr	r3, [pc, #80]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003784:	2b00      	cmp	r3, #0
 8003786:	d063      	beq.n	8003850 <HAL_RCC_OscConfig+0x2f0>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d15f      	bne.n	8003850 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e2f7      	b.n	8003d84 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800379c:	d106      	bne.n	80037ac <HAL_RCC_OscConfig+0x24c>
 800379e:	4b0c      	ldr	r3, [pc, #48]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a0b      	ldr	r2, [pc, #44]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80037a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037a8:	6013      	str	r3, [r2, #0]
 80037aa:	e025      	b.n	80037f8 <HAL_RCC_OscConfig+0x298>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80037b4:	d114      	bne.n	80037e0 <HAL_RCC_OscConfig+0x280>
 80037b6:	4b06      	ldr	r3, [pc, #24]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a05      	ldr	r2, [pc, #20]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80037bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80037c0:	6013      	str	r3, [r2, #0]
 80037c2:	4b03      	ldr	r3, [pc, #12]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a02      	ldr	r2, [pc, #8]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80037c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037cc:	6013      	str	r3, [r2, #0]
 80037ce:	e013      	b.n	80037f8 <HAL_RCC_OscConfig+0x298>
 80037d0:	40021000 	.word	0x40021000
 80037d4:	08008384 	.word	0x08008384
 80037d8:	20000000 	.word	0x20000000
 80037dc:	20000004 	.word	0x20000004
 80037e0:	4ba0      	ldr	r3, [pc, #640]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a9f      	ldr	r2, [pc, #636]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80037e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037ea:	6013      	str	r3, [r2, #0]
 80037ec:	4b9d      	ldr	r3, [pc, #628]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a9c      	ldr	r2, [pc, #624]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80037f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d013      	beq.n	8003828 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003800:	f7fe f816 	bl	8001830 <HAL_GetTick>
 8003804:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003806:	e008      	b.n	800381a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003808:	f7fe f812 	bl	8001830 <HAL_GetTick>
 800380c:	4602      	mov	r2, r0
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	2b64      	cmp	r3, #100	@ 0x64
 8003814:	d901      	bls.n	800381a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e2b4      	b.n	8003d84 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800381a:	4b92      	ldr	r3, [pc, #584]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003822:	2b00      	cmp	r3, #0
 8003824:	d0f0      	beq.n	8003808 <HAL_RCC_OscConfig+0x2a8>
 8003826:	e014      	b.n	8003852 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003828:	f7fe f802 	bl	8001830 <HAL_GetTick>
 800382c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800382e:	e008      	b.n	8003842 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003830:	f7fd fffe 	bl	8001830 <HAL_GetTick>
 8003834:	4602      	mov	r2, r0
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	1ad3      	subs	r3, r2, r3
 800383a:	2b64      	cmp	r3, #100	@ 0x64
 800383c:	d901      	bls.n	8003842 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800383e:	2303      	movs	r3, #3
 8003840:	e2a0      	b.n	8003d84 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003842:	4b88      	ldr	r3, [pc, #544]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800384a:	2b00      	cmp	r3, #0
 800384c:	d1f0      	bne.n	8003830 <HAL_RCC_OscConfig+0x2d0>
 800384e:	e000      	b.n	8003852 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003850:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 0302 	and.w	r3, r3, #2
 800385a:	2b00      	cmp	r3, #0
 800385c:	d060      	beq.n	8003920 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800385e:	69bb      	ldr	r3, [r7, #24]
 8003860:	2b04      	cmp	r3, #4
 8003862:	d005      	beq.n	8003870 <HAL_RCC_OscConfig+0x310>
 8003864:	69bb      	ldr	r3, [r7, #24]
 8003866:	2b0c      	cmp	r3, #12
 8003868:	d119      	bne.n	800389e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	2b02      	cmp	r3, #2
 800386e:	d116      	bne.n	800389e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003870:	4b7c      	ldr	r3, [pc, #496]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003878:	2b00      	cmp	r3, #0
 800387a:	d005      	beq.n	8003888 <HAL_RCC_OscConfig+0x328>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d101      	bne.n	8003888 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e27d      	b.n	8003d84 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003888:	4b76      	ldr	r3, [pc, #472]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	691b      	ldr	r3, [r3, #16]
 8003894:	061b      	lsls	r3, r3, #24
 8003896:	4973      	ldr	r1, [pc, #460]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003898:	4313      	orrs	r3, r2
 800389a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800389c:	e040      	b.n	8003920 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	68db      	ldr	r3, [r3, #12]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d023      	beq.n	80038ee <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038a6:	4b6f      	ldr	r3, [pc, #444]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a6e      	ldr	r2, [pc, #440]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80038ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038b2:	f7fd ffbd 	bl	8001830 <HAL_GetTick>
 80038b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038b8:	e008      	b.n	80038cc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038ba:	f7fd ffb9 	bl	8001830 <HAL_GetTick>
 80038be:	4602      	mov	r2, r0
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	1ad3      	subs	r3, r2, r3
 80038c4:	2b02      	cmp	r3, #2
 80038c6:	d901      	bls.n	80038cc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80038c8:	2303      	movs	r3, #3
 80038ca:	e25b      	b.n	8003d84 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038cc:	4b65      	ldr	r3, [pc, #404]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d0f0      	beq.n	80038ba <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038d8:	4b62      	ldr	r3, [pc, #392]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	691b      	ldr	r3, [r3, #16]
 80038e4:	061b      	lsls	r3, r3, #24
 80038e6:	495f      	ldr	r1, [pc, #380]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80038e8:	4313      	orrs	r3, r2
 80038ea:	604b      	str	r3, [r1, #4]
 80038ec:	e018      	b.n	8003920 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038ee:	4b5d      	ldr	r3, [pc, #372]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a5c      	ldr	r2, [pc, #368]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80038f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80038f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038fa:	f7fd ff99 	bl	8001830 <HAL_GetTick>
 80038fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003900:	e008      	b.n	8003914 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003902:	f7fd ff95 	bl	8001830 <HAL_GetTick>
 8003906:	4602      	mov	r2, r0
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	1ad3      	subs	r3, r2, r3
 800390c:	2b02      	cmp	r3, #2
 800390e:	d901      	bls.n	8003914 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003910:	2303      	movs	r3, #3
 8003912:	e237      	b.n	8003d84 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003914:	4b53      	ldr	r3, [pc, #332]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800391c:	2b00      	cmp	r3, #0
 800391e:	d1f0      	bne.n	8003902 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0308 	and.w	r3, r3, #8
 8003928:	2b00      	cmp	r3, #0
 800392a:	d03c      	beq.n	80039a6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	695b      	ldr	r3, [r3, #20]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d01c      	beq.n	800396e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003934:	4b4b      	ldr	r3, [pc, #300]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003936:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800393a:	4a4a      	ldr	r2, [pc, #296]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 800393c:	f043 0301 	orr.w	r3, r3, #1
 8003940:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003944:	f7fd ff74 	bl	8001830 <HAL_GetTick>
 8003948:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800394a:	e008      	b.n	800395e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800394c:	f7fd ff70 	bl	8001830 <HAL_GetTick>
 8003950:	4602      	mov	r2, r0
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	2b02      	cmp	r3, #2
 8003958:	d901      	bls.n	800395e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800395a:	2303      	movs	r3, #3
 800395c:	e212      	b.n	8003d84 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800395e:	4b41      	ldr	r3, [pc, #260]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003960:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003964:	f003 0302 	and.w	r3, r3, #2
 8003968:	2b00      	cmp	r3, #0
 800396a:	d0ef      	beq.n	800394c <HAL_RCC_OscConfig+0x3ec>
 800396c:	e01b      	b.n	80039a6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800396e:	4b3d      	ldr	r3, [pc, #244]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003970:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003974:	4a3b      	ldr	r2, [pc, #236]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003976:	f023 0301 	bic.w	r3, r3, #1
 800397a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800397e:	f7fd ff57 	bl	8001830 <HAL_GetTick>
 8003982:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003984:	e008      	b.n	8003998 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003986:	f7fd ff53 	bl	8001830 <HAL_GetTick>
 800398a:	4602      	mov	r2, r0
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	1ad3      	subs	r3, r2, r3
 8003990:	2b02      	cmp	r3, #2
 8003992:	d901      	bls.n	8003998 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003994:	2303      	movs	r3, #3
 8003996:	e1f5      	b.n	8003d84 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003998:	4b32      	ldr	r3, [pc, #200]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 800399a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800399e:	f003 0302 	and.w	r3, r3, #2
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d1ef      	bne.n	8003986 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 0304 	and.w	r3, r3, #4
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	f000 80a6 	beq.w	8003b00 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039b4:	2300      	movs	r3, #0
 80039b6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80039b8:	4b2a      	ldr	r3, [pc, #168]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80039ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d10d      	bne.n	80039e0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039c4:	4b27      	ldr	r3, [pc, #156]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80039c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039c8:	4a26      	ldr	r2, [pc, #152]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80039ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80039d0:	4b24      	ldr	r3, [pc, #144]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80039d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039d8:	60bb      	str	r3, [r7, #8]
 80039da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039dc:	2301      	movs	r3, #1
 80039de:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039e0:	4b21      	ldr	r3, [pc, #132]	@ (8003a68 <HAL_RCC_OscConfig+0x508>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d118      	bne.n	8003a1e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80039ec:	4b1e      	ldr	r3, [pc, #120]	@ (8003a68 <HAL_RCC_OscConfig+0x508>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a1d      	ldr	r2, [pc, #116]	@ (8003a68 <HAL_RCC_OscConfig+0x508>)
 80039f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039f6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039f8:	f7fd ff1a 	bl	8001830 <HAL_GetTick>
 80039fc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039fe:	e008      	b.n	8003a12 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a00:	f7fd ff16 	bl	8001830 <HAL_GetTick>
 8003a04:	4602      	mov	r2, r0
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	1ad3      	subs	r3, r2, r3
 8003a0a:	2b02      	cmp	r3, #2
 8003a0c:	d901      	bls.n	8003a12 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003a0e:	2303      	movs	r3, #3
 8003a10:	e1b8      	b.n	8003d84 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a12:	4b15      	ldr	r3, [pc, #84]	@ (8003a68 <HAL_RCC_OscConfig+0x508>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d0f0      	beq.n	8003a00 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	2b01      	cmp	r3, #1
 8003a24:	d108      	bne.n	8003a38 <HAL_RCC_OscConfig+0x4d8>
 8003a26:	4b0f      	ldr	r3, [pc, #60]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003a28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a2c:	4a0d      	ldr	r2, [pc, #52]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003a2e:	f043 0301 	orr.w	r3, r3, #1
 8003a32:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a36:	e029      	b.n	8003a8c <HAL_RCC_OscConfig+0x52c>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	2b05      	cmp	r3, #5
 8003a3e:	d115      	bne.n	8003a6c <HAL_RCC_OscConfig+0x50c>
 8003a40:	4b08      	ldr	r3, [pc, #32]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a46:	4a07      	ldr	r2, [pc, #28]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003a48:	f043 0304 	orr.w	r3, r3, #4
 8003a4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a50:	4b04      	ldr	r3, [pc, #16]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a56:	4a03      	ldr	r2, [pc, #12]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003a58:	f043 0301 	orr.w	r3, r3, #1
 8003a5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a60:	e014      	b.n	8003a8c <HAL_RCC_OscConfig+0x52c>
 8003a62:	bf00      	nop
 8003a64:	40021000 	.word	0x40021000
 8003a68:	40007000 	.word	0x40007000
 8003a6c:	4b9d      	ldr	r3, [pc, #628]	@ (8003ce4 <HAL_RCC_OscConfig+0x784>)
 8003a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a72:	4a9c      	ldr	r2, [pc, #624]	@ (8003ce4 <HAL_RCC_OscConfig+0x784>)
 8003a74:	f023 0301 	bic.w	r3, r3, #1
 8003a78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a7c:	4b99      	ldr	r3, [pc, #612]	@ (8003ce4 <HAL_RCC_OscConfig+0x784>)
 8003a7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a82:	4a98      	ldr	r2, [pc, #608]	@ (8003ce4 <HAL_RCC_OscConfig+0x784>)
 8003a84:	f023 0304 	bic.w	r3, r3, #4
 8003a88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d016      	beq.n	8003ac2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a94:	f7fd fecc 	bl	8001830 <HAL_GetTick>
 8003a98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a9a:	e00a      	b.n	8003ab2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a9c:	f7fd fec8 	bl	8001830 <HAL_GetTick>
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	1ad3      	subs	r3, r2, r3
 8003aa6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d901      	bls.n	8003ab2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003aae:	2303      	movs	r3, #3
 8003ab0:	e168      	b.n	8003d84 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ab2:	4b8c      	ldr	r3, [pc, #560]	@ (8003ce4 <HAL_RCC_OscConfig+0x784>)
 8003ab4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ab8:	f003 0302 	and.w	r3, r3, #2
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d0ed      	beq.n	8003a9c <HAL_RCC_OscConfig+0x53c>
 8003ac0:	e015      	b.n	8003aee <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ac2:	f7fd feb5 	bl	8001830 <HAL_GetTick>
 8003ac6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ac8:	e00a      	b.n	8003ae0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003aca:	f7fd feb1 	bl	8001830 <HAL_GetTick>
 8003ace:	4602      	mov	r2, r0
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	1ad3      	subs	r3, r2, r3
 8003ad4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d901      	bls.n	8003ae0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003adc:	2303      	movs	r3, #3
 8003ade:	e151      	b.n	8003d84 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ae0:	4b80      	ldr	r3, [pc, #512]	@ (8003ce4 <HAL_RCC_OscConfig+0x784>)
 8003ae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ae6:	f003 0302 	and.w	r3, r3, #2
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d1ed      	bne.n	8003aca <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003aee:	7ffb      	ldrb	r3, [r7, #31]
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d105      	bne.n	8003b00 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003af4:	4b7b      	ldr	r3, [pc, #492]	@ (8003ce4 <HAL_RCC_OscConfig+0x784>)
 8003af6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003af8:	4a7a      	ldr	r2, [pc, #488]	@ (8003ce4 <HAL_RCC_OscConfig+0x784>)
 8003afa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003afe:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f003 0320 	and.w	r3, r3, #32
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d03c      	beq.n	8003b86 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d01c      	beq.n	8003b4e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003b14:	4b73      	ldr	r3, [pc, #460]	@ (8003ce4 <HAL_RCC_OscConfig+0x784>)
 8003b16:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003b1a:	4a72      	ldr	r2, [pc, #456]	@ (8003ce4 <HAL_RCC_OscConfig+0x784>)
 8003b1c:	f043 0301 	orr.w	r3, r3, #1
 8003b20:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b24:	f7fd fe84 	bl	8001830 <HAL_GetTick>
 8003b28:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003b2a:	e008      	b.n	8003b3e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b2c:	f7fd fe80 	bl	8001830 <HAL_GetTick>
 8003b30:	4602      	mov	r2, r0
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	2b02      	cmp	r3, #2
 8003b38:	d901      	bls.n	8003b3e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	e122      	b.n	8003d84 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003b3e:	4b69      	ldr	r3, [pc, #420]	@ (8003ce4 <HAL_RCC_OscConfig+0x784>)
 8003b40:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003b44:	f003 0302 	and.w	r3, r3, #2
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d0ef      	beq.n	8003b2c <HAL_RCC_OscConfig+0x5cc>
 8003b4c:	e01b      	b.n	8003b86 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003b4e:	4b65      	ldr	r3, [pc, #404]	@ (8003ce4 <HAL_RCC_OscConfig+0x784>)
 8003b50:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003b54:	4a63      	ldr	r2, [pc, #396]	@ (8003ce4 <HAL_RCC_OscConfig+0x784>)
 8003b56:	f023 0301 	bic.w	r3, r3, #1
 8003b5a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b5e:	f7fd fe67 	bl	8001830 <HAL_GetTick>
 8003b62:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003b64:	e008      	b.n	8003b78 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b66:	f7fd fe63 	bl	8001830 <HAL_GetTick>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	1ad3      	subs	r3, r2, r3
 8003b70:	2b02      	cmp	r3, #2
 8003b72:	d901      	bls.n	8003b78 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003b74:	2303      	movs	r3, #3
 8003b76:	e105      	b.n	8003d84 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003b78:	4b5a      	ldr	r3, [pc, #360]	@ (8003ce4 <HAL_RCC_OscConfig+0x784>)
 8003b7a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003b7e:	f003 0302 	and.w	r3, r3, #2
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d1ef      	bne.n	8003b66 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	f000 80f9 	beq.w	8003d82 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b94:	2b02      	cmp	r3, #2
 8003b96:	f040 80cf 	bne.w	8003d38 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003b9a:	4b52      	ldr	r3, [pc, #328]	@ (8003ce4 <HAL_RCC_OscConfig+0x784>)
 8003b9c:	68db      	ldr	r3, [r3, #12]
 8003b9e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	f003 0203 	and.w	r2, r3, #3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003baa:	429a      	cmp	r2, r3
 8003bac:	d12c      	bne.n	8003c08 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bb8:	3b01      	subs	r3, #1
 8003bba:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d123      	bne.n	8003c08 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bca:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003bcc:	429a      	cmp	r2, r3
 8003bce:	d11b      	bne.n	8003c08 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bda:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003bdc:	429a      	cmp	r2, r3
 8003bde:	d113      	bne.n	8003c08 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bea:	085b      	lsrs	r3, r3, #1
 8003bec:	3b01      	subs	r3, #1
 8003bee:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d109      	bne.n	8003c08 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bfe:	085b      	lsrs	r3, r3, #1
 8003c00:	3b01      	subs	r3, #1
 8003c02:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d071      	beq.n	8003cec <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003c08:	69bb      	ldr	r3, [r7, #24]
 8003c0a:	2b0c      	cmp	r3, #12
 8003c0c:	d068      	beq.n	8003ce0 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003c0e:	4b35      	ldr	r3, [pc, #212]	@ (8003ce4 <HAL_RCC_OscConfig+0x784>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d105      	bne.n	8003c26 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003c1a:	4b32      	ldr	r3, [pc, #200]	@ (8003ce4 <HAL_RCC_OscConfig+0x784>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d001      	beq.n	8003c2a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	e0ac      	b.n	8003d84 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003c2a:	4b2e      	ldr	r3, [pc, #184]	@ (8003ce4 <HAL_RCC_OscConfig+0x784>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a2d      	ldr	r2, [pc, #180]	@ (8003ce4 <HAL_RCC_OscConfig+0x784>)
 8003c30:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c34:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003c36:	f7fd fdfb 	bl	8001830 <HAL_GetTick>
 8003c3a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c3c:	e008      	b.n	8003c50 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c3e:	f7fd fdf7 	bl	8001830 <HAL_GetTick>
 8003c42:	4602      	mov	r2, r0
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	1ad3      	subs	r3, r2, r3
 8003c48:	2b02      	cmp	r3, #2
 8003c4a:	d901      	bls.n	8003c50 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003c4c:	2303      	movs	r3, #3
 8003c4e:	e099      	b.n	8003d84 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c50:	4b24      	ldr	r3, [pc, #144]	@ (8003ce4 <HAL_RCC_OscConfig+0x784>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d1f0      	bne.n	8003c3e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c5c:	4b21      	ldr	r3, [pc, #132]	@ (8003ce4 <HAL_RCC_OscConfig+0x784>)
 8003c5e:	68da      	ldr	r2, [r3, #12]
 8003c60:	4b21      	ldr	r3, [pc, #132]	@ (8003ce8 <HAL_RCC_OscConfig+0x788>)
 8003c62:	4013      	ands	r3, r2
 8003c64:	687a      	ldr	r2, [r7, #4]
 8003c66:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003c6c:	3a01      	subs	r2, #1
 8003c6e:	0112      	lsls	r2, r2, #4
 8003c70:	4311      	orrs	r1, r2
 8003c72:	687a      	ldr	r2, [r7, #4]
 8003c74:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003c76:	0212      	lsls	r2, r2, #8
 8003c78:	4311      	orrs	r1, r2
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003c7e:	0852      	lsrs	r2, r2, #1
 8003c80:	3a01      	subs	r2, #1
 8003c82:	0552      	lsls	r2, r2, #21
 8003c84:	4311      	orrs	r1, r2
 8003c86:	687a      	ldr	r2, [r7, #4]
 8003c88:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003c8a:	0852      	lsrs	r2, r2, #1
 8003c8c:	3a01      	subs	r2, #1
 8003c8e:	0652      	lsls	r2, r2, #25
 8003c90:	4311      	orrs	r1, r2
 8003c92:	687a      	ldr	r2, [r7, #4]
 8003c94:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003c96:	06d2      	lsls	r2, r2, #27
 8003c98:	430a      	orrs	r2, r1
 8003c9a:	4912      	ldr	r1, [pc, #72]	@ (8003ce4 <HAL_RCC_OscConfig+0x784>)
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003ca0:	4b10      	ldr	r3, [pc, #64]	@ (8003ce4 <HAL_RCC_OscConfig+0x784>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a0f      	ldr	r2, [pc, #60]	@ (8003ce4 <HAL_RCC_OscConfig+0x784>)
 8003ca6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003caa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003cac:	4b0d      	ldr	r3, [pc, #52]	@ (8003ce4 <HAL_RCC_OscConfig+0x784>)
 8003cae:	68db      	ldr	r3, [r3, #12]
 8003cb0:	4a0c      	ldr	r2, [pc, #48]	@ (8003ce4 <HAL_RCC_OscConfig+0x784>)
 8003cb2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003cb6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003cb8:	f7fd fdba 	bl	8001830 <HAL_GetTick>
 8003cbc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cbe:	e008      	b.n	8003cd2 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cc0:	f7fd fdb6 	bl	8001830 <HAL_GetTick>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	2b02      	cmp	r3, #2
 8003ccc:	d901      	bls.n	8003cd2 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	e058      	b.n	8003d84 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cd2:	4b04      	ldr	r3, [pc, #16]	@ (8003ce4 <HAL_RCC_OscConfig+0x784>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d0f0      	beq.n	8003cc0 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003cde:	e050      	b.n	8003d82 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e04f      	b.n	8003d84 <HAL_RCC_OscConfig+0x824>
 8003ce4:	40021000 	.word	0x40021000
 8003ce8:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cec:	4b27      	ldr	r3, [pc, #156]	@ (8003d8c <HAL_RCC_OscConfig+0x82c>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d144      	bne.n	8003d82 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003cf8:	4b24      	ldr	r3, [pc, #144]	@ (8003d8c <HAL_RCC_OscConfig+0x82c>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a23      	ldr	r2, [pc, #140]	@ (8003d8c <HAL_RCC_OscConfig+0x82c>)
 8003cfe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d02:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d04:	4b21      	ldr	r3, [pc, #132]	@ (8003d8c <HAL_RCC_OscConfig+0x82c>)
 8003d06:	68db      	ldr	r3, [r3, #12]
 8003d08:	4a20      	ldr	r2, [pc, #128]	@ (8003d8c <HAL_RCC_OscConfig+0x82c>)
 8003d0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d0e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003d10:	f7fd fd8e 	bl	8001830 <HAL_GetTick>
 8003d14:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d16:	e008      	b.n	8003d2a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d18:	f7fd fd8a 	bl	8001830 <HAL_GetTick>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	2b02      	cmp	r3, #2
 8003d24:	d901      	bls.n	8003d2a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	e02c      	b.n	8003d84 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d2a:	4b18      	ldr	r3, [pc, #96]	@ (8003d8c <HAL_RCC_OscConfig+0x82c>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d0f0      	beq.n	8003d18 <HAL_RCC_OscConfig+0x7b8>
 8003d36:	e024      	b.n	8003d82 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d38:	69bb      	ldr	r3, [r7, #24]
 8003d3a:	2b0c      	cmp	r3, #12
 8003d3c:	d01f      	beq.n	8003d7e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d3e:	4b13      	ldr	r3, [pc, #76]	@ (8003d8c <HAL_RCC_OscConfig+0x82c>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a12      	ldr	r2, [pc, #72]	@ (8003d8c <HAL_RCC_OscConfig+0x82c>)
 8003d44:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d4a:	f7fd fd71 	bl	8001830 <HAL_GetTick>
 8003d4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d50:	e008      	b.n	8003d64 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d52:	f7fd fd6d 	bl	8001830 <HAL_GetTick>
 8003d56:	4602      	mov	r2, r0
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	1ad3      	subs	r3, r2, r3
 8003d5c:	2b02      	cmp	r3, #2
 8003d5e:	d901      	bls.n	8003d64 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003d60:	2303      	movs	r3, #3
 8003d62:	e00f      	b.n	8003d84 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d64:	4b09      	ldr	r3, [pc, #36]	@ (8003d8c <HAL_RCC_OscConfig+0x82c>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d1f0      	bne.n	8003d52 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003d70:	4b06      	ldr	r3, [pc, #24]	@ (8003d8c <HAL_RCC_OscConfig+0x82c>)
 8003d72:	68da      	ldr	r2, [r3, #12]
 8003d74:	4905      	ldr	r1, [pc, #20]	@ (8003d8c <HAL_RCC_OscConfig+0x82c>)
 8003d76:	4b06      	ldr	r3, [pc, #24]	@ (8003d90 <HAL_RCC_OscConfig+0x830>)
 8003d78:	4013      	ands	r3, r2
 8003d7a:	60cb      	str	r3, [r1, #12]
 8003d7c:	e001      	b.n	8003d82 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e000      	b.n	8003d84 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8003d82:	2300      	movs	r3, #0
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	3720      	adds	r7, #32
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}
 8003d8c:	40021000 	.word	0x40021000
 8003d90:	feeefffc 	.word	0xfeeefffc

08003d94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b084      	sub	sp, #16
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
 8003d9c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d101      	bne.n	8003da8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	e0e7      	b.n	8003f78 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003da8:	4b75      	ldr	r3, [pc, #468]	@ (8003f80 <HAL_RCC_ClockConfig+0x1ec>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 0307 	and.w	r3, r3, #7
 8003db0:	683a      	ldr	r2, [r7, #0]
 8003db2:	429a      	cmp	r2, r3
 8003db4:	d910      	bls.n	8003dd8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003db6:	4b72      	ldr	r3, [pc, #456]	@ (8003f80 <HAL_RCC_ClockConfig+0x1ec>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f023 0207 	bic.w	r2, r3, #7
 8003dbe:	4970      	ldr	r1, [pc, #448]	@ (8003f80 <HAL_RCC_ClockConfig+0x1ec>)
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dc6:	4b6e      	ldr	r3, [pc, #440]	@ (8003f80 <HAL_RCC_ClockConfig+0x1ec>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 0307 	and.w	r3, r3, #7
 8003dce:	683a      	ldr	r2, [r7, #0]
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d001      	beq.n	8003dd8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	e0cf      	b.n	8003f78 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0302 	and.w	r3, r3, #2
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d010      	beq.n	8003e06 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	689a      	ldr	r2, [r3, #8]
 8003de8:	4b66      	ldr	r3, [pc, #408]	@ (8003f84 <HAL_RCC_ClockConfig+0x1f0>)
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d908      	bls.n	8003e06 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003df4:	4b63      	ldr	r3, [pc, #396]	@ (8003f84 <HAL_RCC_ClockConfig+0x1f0>)
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	689b      	ldr	r3, [r3, #8]
 8003e00:	4960      	ldr	r1, [pc, #384]	@ (8003f84 <HAL_RCC_ClockConfig+0x1f0>)
 8003e02:	4313      	orrs	r3, r2
 8003e04:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f003 0301 	and.w	r3, r3, #1
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d04c      	beq.n	8003eac <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	2b03      	cmp	r3, #3
 8003e18:	d107      	bne.n	8003e2a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e1a:	4b5a      	ldr	r3, [pc, #360]	@ (8003f84 <HAL_RCC_ClockConfig+0x1f0>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d121      	bne.n	8003e6a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e0a6      	b.n	8003f78 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	d107      	bne.n	8003e42 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e32:	4b54      	ldr	r3, [pc, #336]	@ (8003f84 <HAL_RCC_ClockConfig+0x1f0>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d115      	bne.n	8003e6a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e09a      	b.n	8003f78 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d107      	bne.n	8003e5a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003e4a:	4b4e      	ldr	r3, [pc, #312]	@ (8003f84 <HAL_RCC_ClockConfig+0x1f0>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0302 	and.w	r3, r3, #2
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d109      	bne.n	8003e6a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e08e      	b.n	8003f78 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e5a:	4b4a      	ldr	r3, [pc, #296]	@ (8003f84 <HAL_RCC_ClockConfig+0x1f0>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d101      	bne.n	8003e6a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	e086      	b.n	8003f78 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003e6a:	4b46      	ldr	r3, [pc, #280]	@ (8003f84 <HAL_RCC_ClockConfig+0x1f0>)
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	f023 0203 	bic.w	r2, r3, #3
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	4943      	ldr	r1, [pc, #268]	@ (8003f84 <HAL_RCC_ClockConfig+0x1f0>)
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e7c:	f7fd fcd8 	bl	8001830 <HAL_GetTick>
 8003e80:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e82:	e00a      	b.n	8003e9a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e84:	f7fd fcd4 	bl	8001830 <HAL_GetTick>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d901      	bls.n	8003e9a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e06e      	b.n	8003f78 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e9a:	4b3a      	ldr	r3, [pc, #232]	@ (8003f84 <HAL_RCC_ClockConfig+0x1f0>)
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	f003 020c 	and.w	r2, r3, #12
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	009b      	lsls	r3, r3, #2
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d1eb      	bne.n	8003e84 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0302 	and.w	r3, r3, #2
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d010      	beq.n	8003eda <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	689a      	ldr	r2, [r3, #8]
 8003ebc:	4b31      	ldr	r3, [pc, #196]	@ (8003f84 <HAL_RCC_ClockConfig+0x1f0>)
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d208      	bcs.n	8003eda <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ec8:	4b2e      	ldr	r3, [pc, #184]	@ (8003f84 <HAL_RCC_ClockConfig+0x1f0>)
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	492b      	ldr	r1, [pc, #172]	@ (8003f84 <HAL_RCC_ClockConfig+0x1f0>)
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003eda:	4b29      	ldr	r3, [pc, #164]	@ (8003f80 <HAL_RCC_ClockConfig+0x1ec>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 0307 	and.w	r3, r3, #7
 8003ee2:	683a      	ldr	r2, [r7, #0]
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	d210      	bcs.n	8003f0a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ee8:	4b25      	ldr	r3, [pc, #148]	@ (8003f80 <HAL_RCC_ClockConfig+0x1ec>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f023 0207 	bic.w	r2, r3, #7
 8003ef0:	4923      	ldr	r1, [pc, #140]	@ (8003f80 <HAL_RCC_ClockConfig+0x1ec>)
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ef8:	4b21      	ldr	r3, [pc, #132]	@ (8003f80 <HAL_RCC_ClockConfig+0x1ec>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 0307 	and.w	r3, r3, #7
 8003f00:	683a      	ldr	r2, [r7, #0]
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d001      	beq.n	8003f0a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	e036      	b.n	8003f78 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 0304 	and.w	r3, r3, #4
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d008      	beq.n	8003f28 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f16:	4b1b      	ldr	r3, [pc, #108]	@ (8003f84 <HAL_RCC_ClockConfig+0x1f0>)
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	68db      	ldr	r3, [r3, #12]
 8003f22:	4918      	ldr	r1, [pc, #96]	@ (8003f84 <HAL_RCC_ClockConfig+0x1f0>)
 8003f24:	4313      	orrs	r3, r2
 8003f26:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f003 0308 	and.w	r3, r3, #8
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d009      	beq.n	8003f48 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f34:	4b13      	ldr	r3, [pc, #76]	@ (8003f84 <HAL_RCC_ClockConfig+0x1f0>)
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	691b      	ldr	r3, [r3, #16]
 8003f40:	00db      	lsls	r3, r3, #3
 8003f42:	4910      	ldr	r1, [pc, #64]	@ (8003f84 <HAL_RCC_ClockConfig+0x1f0>)
 8003f44:	4313      	orrs	r3, r2
 8003f46:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003f48:	f000 f824 	bl	8003f94 <HAL_RCC_GetSysClockFreq>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8003f84 <HAL_RCC_ClockConfig+0x1f0>)
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	091b      	lsrs	r3, r3, #4
 8003f54:	f003 030f 	and.w	r3, r3, #15
 8003f58:	490b      	ldr	r1, [pc, #44]	@ (8003f88 <HAL_RCC_ClockConfig+0x1f4>)
 8003f5a:	5ccb      	ldrb	r3, [r1, r3]
 8003f5c:	f003 031f 	and.w	r3, r3, #31
 8003f60:	fa22 f303 	lsr.w	r3, r2, r3
 8003f64:	4a09      	ldr	r2, [pc, #36]	@ (8003f8c <HAL_RCC_ClockConfig+0x1f8>)
 8003f66:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003f68:	4b09      	ldr	r3, [pc, #36]	@ (8003f90 <HAL_RCC_ClockConfig+0x1fc>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f7fd fc0f 	bl	8001790 <HAL_InitTick>
 8003f72:	4603      	mov	r3, r0
 8003f74:	72fb      	strb	r3, [r7, #11]

  return status;
 8003f76:	7afb      	ldrb	r3, [r7, #11]
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	3710      	adds	r7, #16
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	40022000 	.word	0x40022000
 8003f84:	40021000 	.word	0x40021000
 8003f88:	08008384 	.word	0x08008384
 8003f8c:	20000000 	.word	0x20000000
 8003f90:	20000004 	.word	0x20000004

08003f94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f94:	b480      	push	{r7}
 8003f96:	b089      	sub	sp, #36	@ 0x24
 8003f98:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	61fb      	str	r3, [r7, #28]
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003fa2:	4b3e      	ldr	r3, [pc, #248]	@ (800409c <HAL_RCC_GetSysClockFreq+0x108>)
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	f003 030c 	and.w	r3, r3, #12
 8003faa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003fac:	4b3b      	ldr	r3, [pc, #236]	@ (800409c <HAL_RCC_GetSysClockFreq+0x108>)
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	f003 0303 	and.w	r3, r3, #3
 8003fb4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d005      	beq.n	8003fc8 <HAL_RCC_GetSysClockFreq+0x34>
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	2b0c      	cmp	r3, #12
 8003fc0:	d121      	bne.n	8004006 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d11e      	bne.n	8004006 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003fc8:	4b34      	ldr	r3, [pc, #208]	@ (800409c <HAL_RCC_GetSysClockFreq+0x108>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f003 0308 	and.w	r3, r3, #8
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d107      	bne.n	8003fe4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003fd4:	4b31      	ldr	r3, [pc, #196]	@ (800409c <HAL_RCC_GetSysClockFreq+0x108>)
 8003fd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fda:	0a1b      	lsrs	r3, r3, #8
 8003fdc:	f003 030f 	and.w	r3, r3, #15
 8003fe0:	61fb      	str	r3, [r7, #28]
 8003fe2:	e005      	b.n	8003ff0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003fe4:	4b2d      	ldr	r3, [pc, #180]	@ (800409c <HAL_RCC_GetSysClockFreq+0x108>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	091b      	lsrs	r3, r3, #4
 8003fea:	f003 030f 	and.w	r3, r3, #15
 8003fee:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003ff0:	4a2b      	ldr	r2, [pc, #172]	@ (80040a0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003ff2:	69fb      	ldr	r3, [r7, #28]
 8003ff4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ff8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d10d      	bne.n	800401c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004000:	69fb      	ldr	r3, [r7, #28]
 8004002:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004004:	e00a      	b.n	800401c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	2b04      	cmp	r3, #4
 800400a:	d102      	bne.n	8004012 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800400c:	4b25      	ldr	r3, [pc, #148]	@ (80040a4 <HAL_RCC_GetSysClockFreq+0x110>)
 800400e:	61bb      	str	r3, [r7, #24]
 8004010:	e004      	b.n	800401c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	2b08      	cmp	r3, #8
 8004016:	d101      	bne.n	800401c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004018:	4b23      	ldr	r3, [pc, #140]	@ (80040a8 <HAL_RCC_GetSysClockFreq+0x114>)
 800401a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	2b0c      	cmp	r3, #12
 8004020:	d134      	bne.n	800408c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004022:	4b1e      	ldr	r3, [pc, #120]	@ (800409c <HAL_RCC_GetSysClockFreq+0x108>)
 8004024:	68db      	ldr	r3, [r3, #12]
 8004026:	f003 0303 	and.w	r3, r3, #3
 800402a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	2b02      	cmp	r3, #2
 8004030:	d003      	beq.n	800403a <HAL_RCC_GetSysClockFreq+0xa6>
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	2b03      	cmp	r3, #3
 8004036:	d003      	beq.n	8004040 <HAL_RCC_GetSysClockFreq+0xac>
 8004038:	e005      	b.n	8004046 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800403a:	4b1a      	ldr	r3, [pc, #104]	@ (80040a4 <HAL_RCC_GetSysClockFreq+0x110>)
 800403c:	617b      	str	r3, [r7, #20]
      break;
 800403e:	e005      	b.n	800404c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004040:	4b19      	ldr	r3, [pc, #100]	@ (80040a8 <HAL_RCC_GetSysClockFreq+0x114>)
 8004042:	617b      	str	r3, [r7, #20]
      break;
 8004044:	e002      	b.n	800404c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004046:	69fb      	ldr	r3, [r7, #28]
 8004048:	617b      	str	r3, [r7, #20]
      break;
 800404a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800404c:	4b13      	ldr	r3, [pc, #76]	@ (800409c <HAL_RCC_GetSysClockFreq+0x108>)
 800404e:	68db      	ldr	r3, [r3, #12]
 8004050:	091b      	lsrs	r3, r3, #4
 8004052:	f003 0307 	and.w	r3, r3, #7
 8004056:	3301      	adds	r3, #1
 8004058:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800405a:	4b10      	ldr	r3, [pc, #64]	@ (800409c <HAL_RCC_GetSysClockFreq+0x108>)
 800405c:	68db      	ldr	r3, [r3, #12]
 800405e:	0a1b      	lsrs	r3, r3, #8
 8004060:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004064:	697a      	ldr	r2, [r7, #20]
 8004066:	fb03 f202 	mul.w	r2, r3, r2
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004070:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004072:	4b0a      	ldr	r3, [pc, #40]	@ (800409c <HAL_RCC_GetSysClockFreq+0x108>)
 8004074:	68db      	ldr	r3, [r3, #12]
 8004076:	0e5b      	lsrs	r3, r3, #25
 8004078:	f003 0303 	and.w	r3, r3, #3
 800407c:	3301      	adds	r3, #1
 800407e:	005b      	lsls	r3, r3, #1
 8004080:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004082:	697a      	ldr	r2, [r7, #20]
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	fbb2 f3f3 	udiv	r3, r2, r3
 800408a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800408c:	69bb      	ldr	r3, [r7, #24]
}
 800408e:	4618      	mov	r0, r3
 8004090:	3724      	adds	r7, #36	@ 0x24
 8004092:	46bd      	mov	sp, r7
 8004094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004098:	4770      	bx	lr
 800409a:	bf00      	nop
 800409c:	40021000 	.word	0x40021000
 80040a0:	0800839c 	.word	0x0800839c
 80040a4:	00f42400 	.word	0x00f42400
 80040a8:	007a1200 	.word	0x007a1200

080040ac <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040ac:	b480      	push	{r7}
 80040ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040b0:	4b03      	ldr	r3, [pc, #12]	@ (80040c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80040b2:	681b      	ldr	r3, [r3, #0]
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	46bd      	mov	sp, r7
 80040b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040bc:	4770      	bx	lr
 80040be:	bf00      	nop
 80040c0:	20000000 	.word	0x20000000

080040c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80040c8:	f7ff fff0 	bl	80040ac <HAL_RCC_GetHCLKFreq>
 80040cc:	4602      	mov	r2, r0
 80040ce:	4b06      	ldr	r3, [pc, #24]	@ (80040e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	0a1b      	lsrs	r3, r3, #8
 80040d4:	f003 0307 	and.w	r3, r3, #7
 80040d8:	4904      	ldr	r1, [pc, #16]	@ (80040ec <HAL_RCC_GetPCLK1Freq+0x28>)
 80040da:	5ccb      	ldrb	r3, [r1, r3]
 80040dc:	f003 031f 	and.w	r3, r3, #31
 80040e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	bd80      	pop	{r7, pc}
 80040e8:	40021000 	.word	0x40021000
 80040ec:	08008394 	.word	0x08008394

080040f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80040f4:	f7ff ffda 	bl	80040ac <HAL_RCC_GetHCLKFreq>
 80040f8:	4602      	mov	r2, r0
 80040fa:	4b06      	ldr	r3, [pc, #24]	@ (8004114 <HAL_RCC_GetPCLK2Freq+0x24>)
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	0adb      	lsrs	r3, r3, #11
 8004100:	f003 0307 	and.w	r3, r3, #7
 8004104:	4904      	ldr	r1, [pc, #16]	@ (8004118 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004106:	5ccb      	ldrb	r3, [r1, r3]
 8004108:	f003 031f 	and.w	r3, r3, #31
 800410c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004110:	4618      	mov	r0, r3
 8004112:	bd80      	pop	{r7, pc}
 8004114:	40021000 	.word	0x40021000
 8004118:	08008394 	.word	0x08008394

0800411c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b086      	sub	sp, #24
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004124:	2300      	movs	r3, #0
 8004126:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004128:	4b2a      	ldr	r3, [pc, #168]	@ (80041d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800412a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800412c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004130:	2b00      	cmp	r3, #0
 8004132:	d003      	beq.n	800413c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004134:	f7ff f9a0 	bl	8003478 <HAL_PWREx_GetVoltageRange>
 8004138:	6178      	str	r0, [r7, #20]
 800413a:	e014      	b.n	8004166 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800413c:	4b25      	ldr	r3, [pc, #148]	@ (80041d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800413e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004140:	4a24      	ldr	r2, [pc, #144]	@ (80041d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004142:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004146:	6593      	str	r3, [r2, #88]	@ 0x58
 8004148:	4b22      	ldr	r3, [pc, #136]	@ (80041d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800414a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800414c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004150:	60fb      	str	r3, [r7, #12]
 8004152:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004154:	f7ff f990 	bl	8003478 <HAL_PWREx_GetVoltageRange>
 8004158:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800415a:	4b1e      	ldr	r3, [pc, #120]	@ (80041d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800415c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800415e:	4a1d      	ldr	r2, [pc, #116]	@ (80041d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004160:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004164:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800416c:	d10b      	bne.n	8004186 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2b80      	cmp	r3, #128	@ 0x80
 8004172:	d919      	bls.n	80041a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2ba0      	cmp	r3, #160	@ 0xa0
 8004178:	d902      	bls.n	8004180 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800417a:	2302      	movs	r3, #2
 800417c:	613b      	str	r3, [r7, #16]
 800417e:	e013      	b.n	80041a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004180:	2301      	movs	r3, #1
 8004182:	613b      	str	r3, [r7, #16]
 8004184:	e010      	b.n	80041a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2b80      	cmp	r3, #128	@ 0x80
 800418a:	d902      	bls.n	8004192 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800418c:	2303      	movs	r3, #3
 800418e:	613b      	str	r3, [r7, #16]
 8004190:	e00a      	b.n	80041a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2b80      	cmp	r3, #128	@ 0x80
 8004196:	d102      	bne.n	800419e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004198:	2302      	movs	r3, #2
 800419a:	613b      	str	r3, [r7, #16]
 800419c:	e004      	b.n	80041a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2b70      	cmp	r3, #112	@ 0x70
 80041a2:	d101      	bne.n	80041a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80041a4:	2301      	movs	r3, #1
 80041a6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80041a8:	4b0b      	ldr	r3, [pc, #44]	@ (80041d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f023 0207 	bic.w	r2, r3, #7
 80041b0:	4909      	ldr	r1, [pc, #36]	@ (80041d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	4313      	orrs	r3, r2
 80041b6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80041b8:	4b07      	ldr	r3, [pc, #28]	@ (80041d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0307 	and.w	r3, r3, #7
 80041c0:	693a      	ldr	r2, [r7, #16]
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d001      	beq.n	80041ca <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e000      	b.n	80041cc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80041ca:	2300      	movs	r3, #0
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	3718      	adds	r7, #24
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}
 80041d4:	40021000 	.word	0x40021000
 80041d8:	40022000 	.word	0x40022000

080041dc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b086      	sub	sp, #24
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80041e4:	2300      	movs	r3, #0
 80041e6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80041e8:	2300      	movs	r3, #0
 80041ea:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d041      	beq.n	800427c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041fc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004200:	d02a      	beq.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004202:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004206:	d824      	bhi.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004208:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800420c:	d008      	beq.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800420e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004212:	d81e      	bhi.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004214:	2b00      	cmp	r3, #0
 8004216:	d00a      	beq.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004218:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800421c:	d010      	beq.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800421e:	e018      	b.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004220:	4b86      	ldr	r3, [pc, #536]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004222:	68db      	ldr	r3, [r3, #12]
 8004224:	4a85      	ldr	r2, [pc, #532]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004226:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800422a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800422c:	e015      	b.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	3304      	adds	r3, #4
 8004232:	2100      	movs	r1, #0
 8004234:	4618      	mov	r0, r3
 8004236:	f000 facd 	bl	80047d4 <RCCEx_PLLSAI1_Config>
 800423a:	4603      	mov	r3, r0
 800423c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800423e:	e00c      	b.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	3320      	adds	r3, #32
 8004244:	2100      	movs	r1, #0
 8004246:	4618      	mov	r0, r3
 8004248:	f000 fbb6 	bl	80049b8 <RCCEx_PLLSAI2_Config>
 800424c:	4603      	mov	r3, r0
 800424e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004250:	e003      	b.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	74fb      	strb	r3, [r7, #19]
      break;
 8004256:	e000      	b.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004258:	bf00      	nop
    }

    if(ret == HAL_OK)
 800425a:	7cfb      	ldrb	r3, [r7, #19]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d10b      	bne.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004260:	4b76      	ldr	r3, [pc, #472]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004262:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004266:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800426e:	4973      	ldr	r1, [pc, #460]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004270:	4313      	orrs	r3, r2
 8004272:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004276:	e001      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004278:	7cfb      	ldrb	r3, [r7, #19]
 800427a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004284:	2b00      	cmp	r3, #0
 8004286:	d041      	beq.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800428c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004290:	d02a      	beq.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004292:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004296:	d824      	bhi.n	80042e2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004298:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800429c:	d008      	beq.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800429e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80042a2:	d81e      	bhi.n	80042e2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d00a      	beq.n	80042be <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80042a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80042ac:	d010      	beq.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80042ae:	e018      	b.n	80042e2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80042b0:	4b62      	ldr	r3, [pc, #392]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042b2:	68db      	ldr	r3, [r3, #12]
 80042b4:	4a61      	ldr	r2, [pc, #388]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042ba:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80042bc:	e015      	b.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	3304      	adds	r3, #4
 80042c2:	2100      	movs	r1, #0
 80042c4:	4618      	mov	r0, r3
 80042c6:	f000 fa85 	bl	80047d4 <RCCEx_PLLSAI1_Config>
 80042ca:	4603      	mov	r3, r0
 80042cc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80042ce:	e00c      	b.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	3320      	adds	r3, #32
 80042d4:	2100      	movs	r1, #0
 80042d6:	4618      	mov	r0, r3
 80042d8:	f000 fb6e 	bl	80049b8 <RCCEx_PLLSAI2_Config>
 80042dc:	4603      	mov	r3, r0
 80042de:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80042e0:	e003      	b.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	74fb      	strb	r3, [r7, #19]
      break;
 80042e6:	e000      	b.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80042e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80042ea:	7cfb      	ldrb	r3, [r7, #19]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d10b      	bne.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80042f0:	4b52      	ldr	r3, [pc, #328]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042f6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80042fe:	494f      	ldr	r1, [pc, #316]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004300:	4313      	orrs	r3, r2
 8004302:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004306:	e001      	b.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004308:	7cfb      	ldrb	r3, [r7, #19]
 800430a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004314:	2b00      	cmp	r3, #0
 8004316:	f000 80a0 	beq.w	800445a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800431a:	2300      	movs	r3, #0
 800431c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800431e:	4b47      	ldr	r3, [pc, #284]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004320:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004322:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004326:	2b00      	cmp	r3, #0
 8004328:	d101      	bne.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800432a:	2301      	movs	r3, #1
 800432c:	e000      	b.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800432e:	2300      	movs	r3, #0
 8004330:	2b00      	cmp	r3, #0
 8004332:	d00d      	beq.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004334:	4b41      	ldr	r3, [pc, #260]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004336:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004338:	4a40      	ldr	r2, [pc, #256]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800433a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800433e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004340:	4b3e      	ldr	r3, [pc, #248]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004342:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004344:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004348:	60bb      	str	r3, [r7, #8]
 800434a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800434c:	2301      	movs	r3, #1
 800434e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004350:	4b3b      	ldr	r3, [pc, #236]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a3a      	ldr	r2, [pc, #232]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004356:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800435a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800435c:	f7fd fa68 	bl	8001830 <HAL_GetTick>
 8004360:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004362:	e009      	b.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004364:	f7fd fa64 	bl	8001830 <HAL_GetTick>
 8004368:	4602      	mov	r2, r0
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	2b02      	cmp	r3, #2
 8004370:	d902      	bls.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	74fb      	strb	r3, [r7, #19]
        break;
 8004376:	e005      	b.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004378:	4b31      	ldr	r3, [pc, #196]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004380:	2b00      	cmp	r3, #0
 8004382:	d0ef      	beq.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004384:	7cfb      	ldrb	r3, [r7, #19]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d15c      	bne.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800438a:	4b2c      	ldr	r3, [pc, #176]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800438c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004390:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004394:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d01f      	beq.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x200>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043a2:	697a      	ldr	r2, [r7, #20]
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d019      	beq.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80043a8:	4b24      	ldr	r3, [pc, #144]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043b2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80043b4:	4b21      	ldr	r3, [pc, #132]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043ba:	4a20      	ldr	r2, [pc, #128]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80043c4:	4b1d      	ldr	r3, [pc, #116]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043ca:	4a1c      	ldr	r2, [pc, #112]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80043d4:	4a19      	ldr	r2, [pc, #100]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	f003 0301 	and.w	r3, r3, #1
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d016      	beq.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043e6:	f7fd fa23 	bl	8001830 <HAL_GetTick>
 80043ea:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043ec:	e00b      	b.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043ee:	f7fd fa1f 	bl	8001830 <HAL_GetTick>
 80043f2:	4602      	mov	r2, r0
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	1ad3      	subs	r3, r2, r3
 80043f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d902      	bls.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004400:	2303      	movs	r3, #3
 8004402:	74fb      	strb	r3, [r7, #19]
            break;
 8004404:	e006      	b.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004406:	4b0d      	ldr	r3, [pc, #52]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004408:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800440c:	f003 0302 	and.w	r3, r3, #2
 8004410:	2b00      	cmp	r3, #0
 8004412:	d0ec      	beq.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004414:	7cfb      	ldrb	r3, [r7, #19]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d10c      	bne.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800441a:	4b08      	ldr	r3, [pc, #32]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800441c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004420:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800442a:	4904      	ldr	r1, [pc, #16]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800442c:	4313      	orrs	r3, r2
 800442e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004432:	e009      	b.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004434:	7cfb      	ldrb	r3, [r7, #19]
 8004436:	74bb      	strb	r3, [r7, #18]
 8004438:	e006      	b.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800443a:	bf00      	nop
 800443c:	40021000 	.word	0x40021000
 8004440:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004444:	7cfb      	ldrb	r3, [r7, #19]
 8004446:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004448:	7c7b      	ldrb	r3, [r7, #17]
 800444a:	2b01      	cmp	r3, #1
 800444c:	d105      	bne.n	800445a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800444e:	4ba6      	ldr	r3, [pc, #664]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004450:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004452:	4aa5      	ldr	r2, [pc, #660]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004454:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004458:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 0301 	and.w	r3, r3, #1
 8004462:	2b00      	cmp	r3, #0
 8004464:	d00a      	beq.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004466:	4ba0      	ldr	r3, [pc, #640]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004468:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800446c:	f023 0203 	bic.w	r2, r3, #3
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004474:	499c      	ldr	r1, [pc, #624]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004476:	4313      	orrs	r3, r2
 8004478:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f003 0302 	and.w	r3, r3, #2
 8004484:	2b00      	cmp	r3, #0
 8004486:	d00a      	beq.n	800449e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004488:	4b97      	ldr	r3, [pc, #604]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800448a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800448e:	f023 020c 	bic.w	r2, r3, #12
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004496:	4994      	ldr	r1, [pc, #592]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004498:	4313      	orrs	r3, r2
 800449a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f003 0304 	and.w	r3, r3, #4
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d00a      	beq.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80044aa:	4b8f      	ldr	r3, [pc, #572]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80044ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044b0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b8:	498b      	ldr	r1, [pc, #556]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80044ba:	4313      	orrs	r3, r2
 80044bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 0308 	and.w	r3, r3, #8
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d00a      	beq.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80044cc:	4b86      	ldr	r3, [pc, #536]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80044ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044d2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044da:	4983      	ldr	r1, [pc, #524]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80044dc:	4313      	orrs	r3, r2
 80044de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f003 0310 	and.w	r3, r3, #16
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d00a      	beq.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80044ee:	4b7e      	ldr	r3, [pc, #504]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80044f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044fc:	497a      	ldr	r1, [pc, #488]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80044fe:	4313      	orrs	r3, r2
 8004500:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 0320 	and.w	r3, r3, #32
 800450c:	2b00      	cmp	r3, #0
 800450e:	d00a      	beq.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004510:	4b75      	ldr	r3, [pc, #468]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004512:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004516:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800451e:	4972      	ldr	r1, [pc, #456]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004520:	4313      	orrs	r3, r2
 8004522:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800452e:	2b00      	cmp	r3, #0
 8004530:	d00a      	beq.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004532:	4b6d      	ldr	r3, [pc, #436]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004534:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004538:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004540:	4969      	ldr	r1, [pc, #420]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004542:	4313      	orrs	r3, r2
 8004544:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004550:	2b00      	cmp	r3, #0
 8004552:	d00a      	beq.n	800456a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004554:	4b64      	ldr	r3, [pc, #400]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004556:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800455a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004562:	4961      	ldr	r1, [pc, #388]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004564:	4313      	orrs	r3, r2
 8004566:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004572:	2b00      	cmp	r3, #0
 8004574:	d00a      	beq.n	800458c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004576:	4b5c      	ldr	r3, [pc, #368]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004578:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800457c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004584:	4958      	ldr	r1, [pc, #352]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004586:	4313      	orrs	r3, r2
 8004588:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004594:	2b00      	cmp	r3, #0
 8004596:	d00a      	beq.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004598:	4b53      	ldr	r3, [pc, #332]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800459a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800459e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045a6:	4950      	ldr	r1, [pc, #320]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80045a8:	4313      	orrs	r3, r2
 80045aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d00a      	beq.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80045ba:	4b4b      	ldr	r3, [pc, #300]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80045bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045c0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045c8:	4947      	ldr	r1, [pc, #284]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80045ca:	4313      	orrs	r3, r2
 80045cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d00a      	beq.n	80045f2 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80045dc:	4b42      	ldr	r3, [pc, #264]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80045de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80045e2:	f023 0203 	bic.w	r2, r3, #3
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045ea:	493f      	ldr	r1, [pc, #252]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80045ec:	4313      	orrs	r3, r2
 80045ee:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d028      	beq.n	8004650 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80045fe:	4b3a      	ldr	r3, [pc, #232]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004600:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004604:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800460c:	4936      	ldr	r1, [pc, #216]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800460e:	4313      	orrs	r3, r2
 8004610:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004618:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800461c:	d106      	bne.n	800462c <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800461e:	4b32      	ldr	r3, [pc, #200]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004620:	68db      	ldr	r3, [r3, #12]
 8004622:	4a31      	ldr	r2, [pc, #196]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004628:	60d3      	str	r3, [r2, #12]
 800462a:	e011      	b.n	8004650 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004630:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004634:	d10c      	bne.n	8004650 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	3304      	adds	r3, #4
 800463a:	2101      	movs	r1, #1
 800463c:	4618      	mov	r0, r3
 800463e:	f000 f8c9 	bl	80047d4 <RCCEx_PLLSAI1_Config>
 8004642:	4603      	mov	r3, r0
 8004644:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004646:	7cfb      	ldrb	r3, [r7, #19]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d001      	beq.n	8004650 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 800464c:	7cfb      	ldrb	r3, [r7, #19]
 800464e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004658:	2b00      	cmp	r3, #0
 800465a:	d028      	beq.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800465c:	4b22      	ldr	r3, [pc, #136]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800465e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004662:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800466a:	491f      	ldr	r1, [pc, #124]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800466c:	4313      	orrs	r3, r2
 800466e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004676:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800467a:	d106      	bne.n	800468a <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800467c:	4b1a      	ldr	r3, [pc, #104]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800467e:	68db      	ldr	r3, [r3, #12]
 8004680:	4a19      	ldr	r2, [pc, #100]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004682:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004686:	60d3      	str	r3, [r2, #12]
 8004688:	e011      	b.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800468e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004692:	d10c      	bne.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	3304      	adds	r3, #4
 8004698:	2101      	movs	r1, #1
 800469a:	4618      	mov	r0, r3
 800469c:	f000 f89a 	bl	80047d4 <RCCEx_PLLSAI1_Config>
 80046a0:	4603      	mov	r3, r0
 80046a2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80046a4:	7cfb      	ldrb	r3, [r7, #19]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d001      	beq.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 80046aa:	7cfb      	ldrb	r3, [r7, #19]
 80046ac:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d02a      	beq.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80046ba:	4b0b      	ldr	r3, [pc, #44]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80046bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046c0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80046c8:	4907      	ldr	r1, [pc, #28]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80046ca:	4313      	orrs	r3, r2
 80046cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80046d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80046d8:	d108      	bne.n	80046ec <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046da:	4b03      	ldr	r3, [pc, #12]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80046dc:	68db      	ldr	r3, [r3, #12]
 80046de:	4a02      	ldr	r2, [pc, #8]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80046e0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046e4:	60d3      	str	r3, [r2, #12]
 80046e6:	e013      	b.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x534>
 80046e8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80046f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80046f4:	d10c      	bne.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	3304      	adds	r3, #4
 80046fa:	2101      	movs	r1, #1
 80046fc:	4618      	mov	r0, r3
 80046fe:	f000 f869 	bl	80047d4 <RCCEx_PLLSAI1_Config>
 8004702:	4603      	mov	r3, r0
 8004704:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004706:	7cfb      	ldrb	r3, [r7, #19]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d001      	beq.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 800470c:	7cfb      	ldrb	r3, [r7, #19]
 800470e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004718:	2b00      	cmp	r3, #0
 800471a:	d02f      	beq.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800471c:	4b2c      	ldr	r3, [pc, #176]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800471e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004722:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800472a:	4929      	ldr	r1, [pc, #164]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800472c:	4313      	orrs	r3, r2
 800472e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004736:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800473a:	d10d      	bne.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	3304      	adds	r3, #4
 8004740:	2102      	movs	r1, #2
 8004742:	4618      	mov	r0, r3
 8004744:	f000 f846 	bl	80047d4 <RCCEx_PLLSAI1_Config>
 8004748:	4603      	mov	r3, r0
 800474a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800474c:	7cfb      	ldrb	r3, [r7, #19]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d014      	beq.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8004752:	7cfb      	ldrb	r3, [r7, #19]
 8004754:	74bb      	strb	r3, [r7, #18]
 8004756:	e011      	b.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800475c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004760:	d10c      	bne.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	3320      	adds	r3, #32
 8004766:	2102      	movs	r1, #2
 8004768:	4618      	mov	r0, r3
 800476a:	f000 f925 	bl	80049b8 <RCCEx_PLLSAI2_Config>
 800476e:	4603      	mov	r3, r0
 8004770:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004772:	7cfb      	ldrb	r3, [r7, #19]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d001      	beq.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8004778:	7cfb      	ldrb	r3, [r7, #19]
 800477a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004784:	2b00      	cmp	r3, #0
 8004786:	d00b      	beq.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004788:	4b11      	ldr	r3, [pc, #68]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800478a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800478e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004798:	490d      	ldr	r1, [pc, #52]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800479a:	4313      	orrs	r3, r2
 800479c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d00b      	beq.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80047ac:	4b08      	ldr	r3, [pc, #32]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80047ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047b2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047bc:	4904      	ldr	r1, [pc, #16]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80047be:	4313      	orrs	r3, r2
 80047c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80047c4:	7cbb      	ldrb	r3, [r7, #18]
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3718      	adds	r7, #24
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}
 80047ce:	bf00      	nop
 80047d0:	40021000 	.word	0x40021000

080047d4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80047de:	2300      	movs	r3, #0
 80047e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80047e2:	4b74      	ldr	r3, [pc, #464]	@ (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047e4:	68db      	ldr	r3, [r3, #12]
 80047e6:	f003 0303 	and.w	r3, r3, #3
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d018      	beq.n	8004820 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80047ee:	4b71      	ldr	r3, [pc, #452]	@ (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047f0:	68db      	ldr	r3, [r3, #12]
 80047f2:	f003 0203 	and.w	r2, r3, #3
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d10d      	bne.n	800481a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
       ||
 8004802:	2b00      	cmp	r3, #0
 8004804:	d009      	beq.n	800481a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004806:	4b6b      	ldr	r3, [pc, #428]	@ (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004808:	68db      	ldr	r3, [r3, #12]
 800480a:	091b      	lsrs	r3, r3, #4
 800480c:	f003 0307 	and.w	r3, r3, #7
 8004810:	1c5a      	adds	r2, r3, #1
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	685b      	ldr	r3, [r3, #4]
       ||
 8004816:	429a      	cmp	r2, r3
 8004818:	d047      	beq.n	80048aa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	73fb      	strb	r3, [r7, #15]
 800481e:	e044      	b.n	80048aa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	2b03      	cmp	r3, #3
 8004826:	d018      	beq.n	800485a <RCCEx_PLLSAI1_Config+0x86>
 8004828:	2b03      	cmp	r3, #3
 800482a:	d825      	bhi.n	8004878 <RCCEx_PLLSAI1_Config+0xa4>
 800482c:	2b01      	cmp	r3, #1
 800482e:	d002      	beq.n	8004836 <RCCEx_PLLSAI1_Config+0x62>
 8004830:	2b02      	cmp	r3, #2
 8004832:	d009      	beq.n	8004848 <RCCEx_PLLSAI1_Config+0x74>
 8004834:	e020      	b.n	8004878 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004836:	4b5f      	ldr	r3, [pc, #380]	@ (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f003 0302 	and.w	r3, r3, #2
 800483e:	2b00      	cmp	r3, #0
 8004840:	d11d      	bne.n	800487e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004842:	2301      	movs	r3, #1
 8004844:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004846:	e01a      	b.n	800487e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004848:	4b5a      	ldr	r3, [pc, #360]	@ (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004850:	2b00      	cmp	r3, #0
 8004852:	d116      	bne.n	8004882 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004854:	2301      	movs	r3, #1
 8004856:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004858:	e013      	b.n	8004882 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800485a:	4b56      	ldr	r3, [pc, #344]	@ (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004862:	2b00      	cmp	r3, #0
 8004864:	d10f      	bne.n	8004886 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004866:	4b53      	ldr	r3, [pc, #332]	@ (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800486e:	2b00      	cmp	r3, #0
 8004870:	d109      	bne.n	8004886 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004876:	e006      	b.n	8004886 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	73fb      	strb	r3, [r7, #15]
      break;
 800487c:	e004      	b.n	8004888 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800487e:	bf00      	nop
 8004880:	e002      	b.n	8004888 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004882:	bf00      	nop
 8004884:	e000      	b.n	8004888 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004886:	bf00      	nop
    }

    if(status == HAL_OK)
 8004888:	7bfb      	ldrb	r3, [r7, #15]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d10d      	bne.n	80048aa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800488e:	4b49      	ldr	r3, [pc, #292]	@ (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004890:	68db      	ldr	r3, [r3, #12]
 8004892:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6819      	ldr	r1, [r3, #0]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	3b01      	subs	r3, #1
 80048a0:	011b      	lsls	r3, r3, #4
 80048a2:	430b      	orrs	r3, r1
 80048a4:	4943      	ldr	r1, [pc, #268]	@ (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048a6:	4313      	orrs	r3, r2
 80048a8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80048aa:	7bfb      	ldrb	r3, [r7, #15]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d17c      	bne.n	80049aa <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80048b0:	4b40      	ldr	r3, [pc, #256]	@ (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a3f      	ldr	r2, [pc, #252]	@ (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80048ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048bc:	f7fc ffb8 	bl	8001830 <HAL_GetTick>
 80048c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80048c2:	e009      	b.n	80048d8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80048c4:	f7fc ffb4 	bl	8001830 <HAL_GetTick>
 80048c8:	4602      	mov	r2, r0
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	1ad3      	subs	r3, r2, r3
 80048ce:	2b02      	cmp	r3, #2
 80048d0:	d902      	bls.n	80048d8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80048d2:	2303      	movs	r3, #3
 80048d4:	73fb      	strb	r3, [r7, #15]
        break;
 80048d6:	e005      	b.n	80048e4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80048d8:	4b36      	ldr	r3, [pc, #216]	@ (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d1ef      	bne.n	80048c4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80048e4:	7bfb      	ldrb	r3, [r7, #15]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d15f      	bne.n	80049aa <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d110      	bne.n	8004912 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80048f0:	4b30      	ldr	r3, [pc, #192]	@ (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048f2:	691b      	ldr	r3, [r3, #16]
 80048f4:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80048f8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80048fc:	687a      	ldr	r2, [r7, #4]
 80048fe:	6892      	ldr	r2, [r2, #8]
 8004900:	0211      	lsls	r1, r2, #8
 8004902:	687a      	ldr	r2, [r7, #4]
 8004904:	68d2      	ldr	r2, [r2, #12]
 8004906:	06d2      	lsls	r2, r2, #27
 8004908:	430a      	orrs	r2, r1
 800490a:	492a      	ldr	r1, [pc, #168]	@ (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800490c:	4313      	orrs	r3, r2
 800490e:	610b      	str	r3, [r1, #16]
 8004910:	e027      	b.n	8004962 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	2b01      	cmp	r3, #1
 8004916:	d112      	bne.n	800493e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004918:	4b26      	ldr	r3, [pc, #152]	@ (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800491a:	691b      	ldr	r3, [r3, #16]
 800491c:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004920:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004924:	687a      	ldr	r2, [r7, #4]
 8004926:	6892      	ldr	r2, [r2, #8]
 8004928:	0211      	lsls	r1, r2, #8
 800492a:	687a      	ldr	r2, [r7, #4]
 800492c:	6912      	ldr	r2, [r2, #16]
 800492e:	0852      	lsrs	r2, r2, #1
 8004930:	3a01      	subs	r2, #1
 8004932:	0552      	lsls	r2, r2, #21
 8004934:	430a      	orrs	r2, r1
 8004936:	491f      	ldr	r1, [pc, #124]	@ (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004938:	4313      	orrs	r3, r2
 800493a:	610b      	str	r3, [r1, #16]
 800493c:	e011      	b.n	8004962 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800493e:	4b1d      	ldr	r3, [pc, #116]	@ (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004940:	691b      	ldr	r3, [r3, #16]
 8004942:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004946:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800494a:	687a      	ldr	r2, [r7, #4]
 800494c:	6892      	ldr	r2, [r2, #8]
 800494e:	0211      	lsls	r1, r2, #8
 8004950:	687a      	ldr	r2, [r7, #4]
 8004952:	6952      	ldr	r2, [r2, #20]
 8004954:	0852      	lsrs	r2, r2, #1
 8004956:	3a01      	subs	r2, #1
 8004958:	0652      	lsls	r2, r2, #25
 800495a:	430a      	orrs	r2, r1
 800495c:	4915      	ldr	r1, [pc, #84]	@ (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800495e:	4313      	orrs	r3, r2
 8004960:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004962:	4b14      	ldr	r3, [pc, #80]	@ (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a13      	ldr	r2, [pc, #76]	@ (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004968:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800496c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800496e:	f7fc ff5f 	bl	8001830 <HAL_GetTick>
 8004972:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004974:	e009      	b.n	800498a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004976:	f7fc ff5b 	bl	8001830 <HAL_GetTick>
 800497a:	4602      	mov	r2, r0
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	1ad3      	subs	r3, r2, r3
 8004980:	2b02      	cmp	r3, #2
 8004982:	d902      	bls.n	800498a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004984:	2303      	movs	r3, #3
 8004986:	73fb      	strb	r3, [r7, #15]
          break;
 8004988:	e005      	b.n	8004996 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800498a:	4b0a      	ldr	r3, [pc, #40]	@ (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004992:	2b00      	cmp	r3, #0
 8004994:	d0ef      	beq.n	8004976 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004996:	7bfb      	ldrb	r3, [r7, #15]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d106      	bne.n	80049aa <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800499c:	4b05      	ldr	r3, [pc, #20]	@ (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800499e:	691a      	ldr	r2, [r3, #16]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	699b      	ldr	r3, [r3, #24]
 80049a4:	4903      	ldr	r1, [pc, #12]	@ (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049a6:	4313      	orrs	r3, r2
 80049a8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80049aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	3710      	adds	r7, #16
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bd80      	pop	{r7, pc}
 80049b4:	40021000 	.word	0x40021000

080049b8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b084      	sub	sp, #16
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
 80049c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80049c2:	2300      	movs	r3, #0
 80049c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80049c6:	4b69      	ldr	r3, [pc, #420]	@ (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 80049c8:	68db      	ldr	r3, [r3, #12]
 80049ca:	f003 0303 	and.w	r3, r3, #3
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d018      	beq.n	8004a04 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80049d2:	4b66      	ldr	r3, [pc, #408]	@ (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 80049d4:	68db      	ldr	r3, [r3, #12]
 80049d6:	f003 0203 	and.w	r2, r3, #3
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	429a      	cmp	r2, r3
 80049e0:	d10d      	bne.n	80049fe <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
       ||
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d009      	beq.n	80049fe <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80049ea:	4b60      	ldr	r3, [pc, #384]	@ (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	091b      	lsrs	r3, r3, #4
 80049f0:	f003 0307 	and.w	r3, r3, #7
 80049f4:	1c5a      	adds	r2, r3, #1
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	685b      	ldr	r3, [r3, #4]
       ||
 80049fa:	429a      	cmp	r2, r3
 80049fc:	d047      	beq.n	8004a8e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	73fb      	strb	r3, [r7, #15]
 8004a02:	e044      	b.n	8004a8e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	2b03      	cmp	r3, #3
 8004a0a:	d018      	beq.n	8004a3e <RCCEx_PLLSAI2_Config+0x86>
 8004a0c:	2b03      	cmp	r3, #3
 8004a0e:	d825      	bhi.n	8004a5c <RCCEx_PLLSAI2_Config+0xa4>
 8004a10:	2b01      	cmp	r3, #1
 8004a12:	d002      	beq.n	8004a1a <RCCEx_PLLSAI2_Config+0x62>
 8004a14:	2b02      	cmp	r3, #2
 8004a16:	d009      	beq.n	8004a2c <RCCEx_PLLSAI2_Config+0x74>
 8004a18:	e020      	b.n	8004a5c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004a1a:	4b54      	ldr	r3, [pc, #336]	@ (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f003 0302 	and.w	r3, r3, #2
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d11d      	bne.n	8004a62 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a2a:	e01a      	b.n	8004a62 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004a2c:	4b4f      	ldr	r3, [pc, #316]	@ (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d116      	bne.n	8004a66 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a3c:	e013      	b.n	8004a66 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004a3e:	4b4b      	ldr	r3, [pc, #300]	@ (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d10f      	bne.n	8004a6a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004a4a:	4b48      	ldr	r3, [pc, #288]	@ (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d109      	bne.n	8004a6a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004a56:	2301      	movs	r3, #1
 8004a58:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004a5a:	e006      	b.n	8004a6a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	73fb      	strb	r3, [r7, #15]
      break;
 8004a60:	e004      	b.n	8004a6c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004a62:	bf00      	nop
 8004a64:	e002      	b.n	8004a6c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004a66:	bf00      	nop
 8004a68:	e000      	b.n	8004a6c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004a6a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004a6c:	7bfb      	ldrb	r3, [r7, #15]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d10d      	bne.n	8004a8e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004a72:	4b3e      	ldr	r3, [pc, #248]	@ (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a74:	68db      	ldr	r3, [r3, #12]
 8004a76:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6819      	ldr	r1, [r3, #0]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	3b01      	subs	r3, #1
 8004a84:	011b      	lsls	r3, r3, #4
 8004a86:	430b      	orrs	r3, r1
 8004a88:	4938      	ldr	r1, [pc, #224]	@ (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004a8e:	7bfb      	ldrb	r3, [r7, #15]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d166      	bne.n	8004b62 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004a94:	4b35      	ldr	r3, [pc, #212]	@ (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a34      	ldr	r2, [pc, #208]	@ (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a9e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004aa0:	f7fc fec6 	bl	8001830 <HAL_GetTick>
 8004aa4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004aa6:	e009      	b.n	8004abc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004aa8:	f7fc fec2 	bl	8001830 <HAL_GetTick>
 8004aac:	4602      	mov	r2, r0
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	1ad3      	subs	r3, r2, r3
 8004ab2:	2b02      	cmp	r3, #2
 8004ab4:	d902      	bls.n	8004abc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004ab6:	2303      	movs	r3, #3
 8004ab8:	73fb      	strb	r3, [r7, #15]
        break;
 8004aba:	e005      	b.n	8004ac8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004abc:	4b2b      	ldr	r3, [pc, #172]	@ (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d1ef      	bne.n	8004aa8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004ac8:	7bfb      	ldrb	r3, [r7, #15]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d149      	bne.n	8004b62 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d110      	bne.n	8004af6 <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004ad4:	4b25      	ldr	r3, [pc, #148]	@ (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004ad6:	695b      	ldr	r3, [r3, #20]
 8004ad8:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8004adc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004ae0:	687a      	ldr	r2, [r7, #4]
 8004ae2:	6892      	ldr	r2, [r2, #8]
 8004ae4:	0211      	lsls	r1, r2, #8
 8004ae6:	687a      	ldr	r2, [r7, #4]
 8004ae8:	68d2      	ldr	r2, [r2, #12]
 8004aea:	06d2      	lsls	r2, r2, #27
 8004aec:	430a      	orrs	r2, r1
 8004aee:	491f      	ldr	r1, [pc, #124]	@ (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004af0:	4313      	orrs	r3, r2
 8004af2:	614b      	str	r3, [r1, #20]
 8004af4:	e011      	b.n	8004b1a <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004af6:	4b1d      	ldr	r3, [pc, #116]	@ (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004af8:	695b      	ldr	r3, [r3, #20]
 8004afa:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004afe:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004b02:	687a      	ldr	r2, [r7, #4]
 8004b04:	6892      	ldr	r2, [r2, #8]
 8004b06:	0211      	lsls	r1, r2, #8
 8004b08:	687a      	ldr	r2, [r7, #4]
 8004b0a:	6912      	ldr	r2, [r2, #16]
 8004b0c:	0852      	lsrs	r2, r2, #1
 8004b0e:	3a01      	subs	r2, #1
 8004b10:	0652      	lsls	r2, r2, #25
 8004b12:	430a      	orrs	r2, r1
 8004b14:	4915      	ldr	r1, [pc, #84]	@ (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b16:	4313      	orrs	r3, r2
 8004b18:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004b1a:	4b14      	ldr	r3, [pc, #80]	@ (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a13      	ldr	r2, [pc, #76]	@ (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b24:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b26:	f7fc fe83 	bl	8001830 <HAL_GetTick>
 8004b2a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004b2c:	e009      	b.n	8004b42 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004b2e:	f7fc fe7f 	bl	8001830 <HAL_GetTick>
 8004b32:	4602      	mov	r2, r0
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	1ad3      	subs	r3, r2, r3
 8004b38:	2b02      	cmp	r3, #2
 8004b3a:	d902      	bls.n	8004b42 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8004b3c:	2303      	movs	r3, #3
 8004b3e:	73fb      	strb	r3, [r7, #15]
          break;
 8004b40:	e005      	b.n	8004b4e <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004b42:	4b0a      	ldr	r3, [pc, #40]	@ (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d0ef      	beq.n	8004b2e <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 8004b4e:	7bfb      	ldrb	r3, [r7, #15]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d106      	bne.n	8004b62 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004b54:	4b05      	ldr	r3, [pc, #20]	@ (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b56:	695a      	ldr	r2, [r3, #20]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	695b      	ldr	r3, [r3, #20]
 8004b5c:	4903      	ldr	r1, [pc, #12]	@ (8004b6c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004b62:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	3710      	adds	r7, #16
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	40021000 	.word	0x40021000

08004b70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b082      	sub	sp, #8
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d101      	bne.n	8004b82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e040      	b.n	8004c04 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d106      	bne.n	8004b98 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b92:	6878      	ldr	r0, [r7, #4]
 8004b94:	f7fc fc52 	bl	800143c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2224      	movs	r2, #36	@ 0x24
 8004b9c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	681a      	ldr	r2, [r3, #0]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f022 0201 	bic.w	r2, r2, #1
 8004bac:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d002      	beq.n	8004bbc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	f000 fb6a 	bl	8005290 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004bbc:	6878      	ldr	r0, [r7, #4]
 8004bbe:	f000 f8af 	bl	8004d20 <UART_SetConfig>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d101      	bne.n	8004bcc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e01b      	b.n	8004c04 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	685a      	ldr	r2, [r3, #4]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004bda:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	689a      	ldr	r2, [r3, #8]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004bea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f042 0201 	orr.w	r2, r2, #1
 8004bfa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004bfc:	6878      	ldr	r0, [r7, #4]
 8004bfe:	f000 fbe9 	bl	80053d4 <UART_CheckIdleState>
 8004c02:	4603      	mov	r3, r0
}
 8004c04:	4618      	mov	r0, r3
 8004c06:	3708      	adds	r7, #8
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}

08004c0c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b08a      	sub	sp, #40	@ 0x28
 8004c10:	af02      	add	r7, sp, #8
 8004c12:	60f8      	str	r0, [r7, #12]
 8004c14:	60b9      	str	r1, [r7, #8]
 8004c16:	603b      	str	r3, [r7, #0]
 8004c18:	4613      	mov	r3, r2
 8004c1a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c20:	2b20      	cmp	r3, #32
 8004c22:	d177      	bne.n	8004d14 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d002      	beq.n	8004c30 <HAL_UART_Transmit+0x24>
 8004c2a:	88fb      	ldrh	r3, [r7, #6]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d101      	bne.n	8004c34 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	e070      	b.n	8004d16 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2200      	movs	r2, #0
 8004c38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2221      	movs	r2, #33	@ 0x21
 8004c40:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c42:	f7fc fdf5 	bl	8001830 <HAL_GetTick>
 8004c46:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	88fa      	ldrh	r2, [r7, #6]
 8004c4c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	88fa      	ldrh	r2, [r7, #6]
 8004c54:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c60:	d108      	bne.n	8004c74 <HAL_UART_Transmit+0x68>
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	691b      	ldr	r3, [r3, #16]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d104      	bne.n	8004c74 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	61bb      	str	r3, [r7, #24]
 8004c72:	e003      	b.n	8004c7c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004c7c:	e02f      	b.n	8004cde <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	9300      	str	r3, [sp, #0]
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	2200      	movs	r2, #0
 8004c86:	2180      	movs	r1, #128	@ 0x80
 8004c88:	68f8      	ldr	r0, [r7, #12]
 8004c8a:	f000 fc4b 	bl	8005524 <UART_WaitOnFlagUntilTimeout>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d004      	beq.n	8004c9e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2220      	movs	r2, #32
 8004c98:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004c9a:	2303      	movs	r3, #3
 8004c9c:	e03b      	b.n	8004d16 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004c9e:	69fb      	ldr	r3, [r7, #28]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d10b      	bne.n	8004cbc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ca4:	69bb      	ldr	r3, [r7, #24]
 8004ca6:	881a      	ldrh	r2, [r3, #0]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cb0:	b292      	uxth	r2, r2
 8004cb2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004cb4:	69bb      	ldr	r3, [r7, #24]
 8004cb6:	3302      	adds	r3, #2
 8004cb8:	61bb      	str	r3, [r7, #24]
 8004cba:	e007      	b.n	8004ccc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004cbc:	69fb      	ldr	r3, [r7, #28]
 8004cbe:	781a      	ldrb	r2, [r3, #0]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004cc6:	69fb      	ldr	r3, [r7, #28]
 8004cc8:	3301      	adds	r3, #1
 8004cca:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004cd2:	b29b      	uxth	r3, r3
 8004cd4:	3b01      	subs	r3, #1
 8004cd6:	b29a      	uxth	r2, r3
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004ce4:	b29b      	uxth	r3, r3
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d1c9      	bne.n	8004c7e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	9300      	str	r3, [sp, #0]
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	2140      	movs	r1, #64	@ 0x40
 8004cf4:	68f8      	ldr	r0, [r7, #12]
 8004cf6:	f000 fc15 	bl	8005524 <UART_WaitOnFlagUntilTimeout>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d004      	beq.n	8004d0a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2220      	movs	r2, #32
 8004d04:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004d06:	2303      	movs	r3, #3
 8004d08:	e005      	b.n	8004d16 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2220      	movs	r2, #32
 8004d0e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004d10:	2300      	movs	r3, #0
 8004d12:	e000      	b.n	8004d16 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004d14:	2302      	movs	r3, #2
  }
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3720      	adds	r7, #32
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}
	...

08004d20 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d24:	b08a      	sub	sp, #40	@ 0x28
 8004d26:	af00      	add	r7, sp, #0
 8004d28:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	689a      	ldr	r2, [r3, #8]
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	691b      	ldr	r3, [r3, #16]
 8004d38:	431a      	orrs	r2, r3
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	695b      	ldr	r3, [r3, #20]
 8004d3e:	431a      	orrs	r2, r3
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	69db      	ldr	r3, [r3, #28]
 8004d44:	4313      	orrs	r3, r2
 8004d46:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	681a      	ldr	r2, [r3, #0]
 8004d4e:	4ba4      	ldr	r3, [pc, #656]	@ (8004fe0 <UART_SetConfig+0x2c0>)
 8004d50:	4013      	ands	r3, r2
 8004d52:	68fa      	ldr	r2, [r7, #12]
 8004d54:	6812      	ldr	r2, [r2, #0]
 8004d56:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004d58:	430b      	orrs	r3, r1
 8004d5a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	68da      	ldr	r2, [r3, #12]
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	430a      	orrs	r2, r1
 8004d70:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	699b      	ldr	r3, [r3, #24]
 8004d76:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a99      	ldr	r2, [pc, #612]	@ (8004fe4 <UART_SetConfig+0x2c4>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d004      	beq.n	8004d8c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	6a1b      	ldr	r3, [r3, #32]
 8004d86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d88:	4313      	orrs	r3, r2
 8004d8a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d9c:	430a      	orrs	r2, r1
 8004d9e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a90      	ldr	r2, [pc, #576]	@ (8004fe8 <UART_SetConfig+0x2c8>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d126      	bne.n	8004df8 <UART_SetConfig+0xd8>
 8004daa:	4b90      	ldr	r3, [pc, #576]	@ (8004fec <UART_SetConfig+0x2cc>)
 8004dac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004db0:	f003 0303 	and.w	r3, r3, #3
 8004db4:	2b03      	cmp	r3, #3
 8004db6:	d81b      	bhi.n	8004df0 <UART_SetConfig+0xd0>
 8004db8:	a201      	add	r2, pc, #4	@ (adr r2, 8004dc0 <UART_SetConfig+0xa0>)
 8004dba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dbe:	bf00      	nop
 8004dc0:	08004dd1 	.word	0x08004dd1
 8004dc4:	08004de1 	.word	0x08004de1
 8004dc8:	08004dd9 	.word	0x08004dd9
 8004dcc:	08004de9 	.word	0x08004de9
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004dd6:	e116      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004dd8:	2302      	movs	r3, #2
 8004dda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004dde:	e112      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004de0:	2304      	movs	r3, #4
 8004de2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004de6:	e10e      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004de8:	2308      	movs	r3, #8
 8004dea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004dee:	e10a      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004df0:	2310      	movs	r3, #16
 8004df2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004df6:	e106      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a7c      	ldr	r2, [pc, #496]	@ (8004ff0 <UART_SetConfig+0x2d0>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d138      	bne.n	8004e74 <UART_SetConfig+0x154>
 8004e02:	4b7a      	ldr	r3, [pc, #488]	@ (8004fec <UART_SetConfig+0x2cc>)
 8004e04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e08:	f003 030c 	and.w	r3, r3, #12
 8004e0c:	2b0c      	cmp	r3, #12
 8004e0e:	d82d      	bhi.n	8004e6c <UART_SetConfig+0x14c>
 8004e10:	a201      	add	r2, pc, #4	@ (adr r2, 8004e18 <UART_SetConfig+0xf8>)
 8004e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e16:	bf00      	nop
 8004e18:	08004e4d 	.word	0x08004e4d
 8004e1c:	08004e6d 	.word	0x08004e6d
 8004e20:	08004e6d 	.word	0x08004e6d
 8004e24:	08004e6d 	.word	0x08004e6d
 8004e28:	08004e5d 	.word	0x08004e5d
 8004e2c:	08004e6d 	.word	0x08004e6d
 8004e30:	08004e6d 	.word	0x08004e6d
 8004e34:	08004e6d 	.word	0x08004e6d
 8004e38:	08004e55 	.word	0x08004e55
 8004e3c:	08004e6d 	.word	0x08004e6d
 8004e40:	08004e6d 	.word	0x08004e6d
 8004e44:	08004e6d 	.word	0x08004e6d
 8004e48:	08004e65 	.word	0x08004e65
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e52:	e0d8      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004e54:	2302      	movs	r3, #2
 8004e56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e5a:	e0d4      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004e5c:	2304      	movs	r3, #4
 8004e5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e62:	e0d0      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004e64:	2308      	movs	r3, #8
 8004e66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e6a:	e0cc      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004e6c:	2310      	movs	r3, #16
 8004e6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e72:	e0c8      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a5e      	ldr	r2, [pc, #376]	@ (8004ff4 <UART_SetConfig+0x2d4>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d125      	bne.n	8004eca <UART_SetConfig+0x1aa>
 8004e7e:	4b5b      	ldr	r3, [pc, #364]	@ (8004fec <UART_SetConfig+0x2cc>)
 8004e80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e84:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004e88:	2b30      	cmp	r3, #48	@ 0x30
 8004e8a:	d016      	beq.n	8004eba <UART_SetConfig+0x19a>
 8004e8c:	2b30      	cmp	r3, #48	@ 0x30
 8004e8e:	d818      	bhi.n	8004ec2 <UART_SetConfig+0x1a2>
 8004e90:	2b20      	cmp	r3, #32
 8004e92:	d00a      	beq.n	8004eaa <UART_SetConfig+0x18a>
 8004e94:	2b20      	cmp	r3, #32
 8004e96:	d814      	bhi.n	8004ec2 <UART_SetConfig+0x1a2>
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d002      	beq.n	8004ea2 <UART_SetConfig+0x182>
 8004e9c:	2b10      	cmp	r3, #16
 8004e9e:	d008      	beq.n	8004eb2 <UART_SetConfig+0x192>
 8004ea0:	e00f      	b.n	8004ec2 <UART_SetConfig+0x1a2>
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ea8:	e0ad      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004eaa:	2302      	movs	r3, #2
 8004eac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004eb0:	e0a9      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004eb2:	2304      	movs	r3, #4
 8004eb4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004eb8:	e0a5      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004eba:	2308      	movs	r3, #8
 8004ebc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ec0:	e0a1      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004ec2:	2310      	movs	r3, #16
 8004ec4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ec8:	e09d      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4a4a      	ldr	r2, [pc, #296]	@ (8004ff8 <UART_SetConfig+0x2d8>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d125      	bne.n	8004f20 <UART_SetConfig+0x200>
 8004ed4:	4b45      	ldr	r3, [pc, #276]	@ (8004fec <UART_SetConfig+0x2cc>)
 8004ed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004eda:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004ede:	2bc0      	cmp	r3, #192	@ 0xc0
 8004ee0:	d016      	beq.n	8004f10 <UART_SetConfig+0x1f0>
 8004ee2:	2bc0      	cmp	r3, #192	@ 0xc0
 8004ee4:	d818      	bhi.n	8004f18 <UART_SetConfig+0x1f8>
 8004ee6:	2b80      	cmp	r3, #128	@ 0x80
 8004ee8:	d00a      	beq.n	8004f00 <UART_SetConfig+0x1e0>
 8004eea:	2b80      	cmp	r3, #128	@ 0x80
 8004eec:	d814      	bhi.n	8004f18 <UART_SetConfig+0x1f8>
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d002      	beq.n	8004ef8 <UART_SetConfig+0x1d8>
 8004ef2:	2b40      	cmp	r3, #64	@ 0x40
 8004ef4:	d008      	beq.n	8004f08 <UART_SetConfig+0x1e8>
 8004ef6:	e00f      	b.n	8004f18 <UART_SetConfig+0x1f8>
 8004ef8:	2300      	movs	r3, #0
 8004efa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004efe:	e082      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004f00:	2302      	movs	r3, #2
 8004f02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f06:	e07e      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004f08:	2304      	movs	r3, #4
 8004f0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f0e:	e07a      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004f10:	2308      	movs	r3, #8
 8004f12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f16:	e076      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004f18:	2310      	movs	r3, #16
 8004f1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f1e:	e072      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a35      	ldr	r2, [pc, #212]	@ (8004ffc <UART_SetConfig+0x2dc>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d12a      	bne.n	8004f80 <UART_SetConfig+0x260>
 8004f2a:	4b30      	ldr	r3, [pc, #192]	@ (8004fec <UART_SetConfig+0x2cc>)
 8004f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f30:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f34:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f38:	d01a      	beq.n	8004f70 <UART_SetConfig+0x250>
 8004f3a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f3e:	d81b      	bhi.n	8004f78 <UART_SetConfig+0x258>
 8004f40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f44:	d00c      	beq.n	8004f60 <UART_SetConfig+0x240>
 8004f46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f4a:	d815      	bhi.n	8004f78 <UART_SetConfig+0x258>
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d003      	beq.n	8004f58 <UART_SetConfig+0x238>
 8004f50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f54:	d008      	beq.n	8004f68 <UART_SetConfig+0x248>
 8004f56:	e00f      	b.n	8004f78 <UART_SetConfig+0x258>
 8004f58:	2300      	movs	r3, #0
 8004f5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f5e:	e052      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004f60:	2302      	movs	r3, #2
 8004f62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f66:	e04e      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004f68:	2304      	movs	r3, #4
 8004f6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f6e:	e04a      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004f70:	2308      	movs	r3, #8
 8004f72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f76:	e046      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004f78:	2310      	movs	r3, #16
 8004f7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f7e:	e042      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a17      	ldr	r2, [pc, #92]	@ (8004fe4 <UART_SetConfig+0x2c4>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d13a      	bne.n	8005000 <UART_SetConfig+0x2e0>
 8004f8a:	4b18      	ldr	r3, [pc, #96]	@ (8004fec <UART_SetConfig+0x2cc>)
 8004f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f90:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004f94:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f98:	d01a      	beq.n	8004fd0 <UART_SetConfig+0x2b0>
 8004f9a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f9e:	d81b      	bhi.n	8004fd8 <UART_SetConfig+0x2b8>
 8004fa0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004fa4:	d00c      	beq.n	8004fc0 <UART_SetConfig+0x2a0>
 8004fa6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004faa:	d815      	bhi.n	8004fd8 <UART_SetConfig+0x2b8>
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d003      	beq.n	8004fb8 <UART_SetConfig+0x298>
 8004fb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fb4:	d008      	beq.n	8004fc8 <UART_SetConfig+0x2a8>
 8004fb6:	e00f      	b.n	8004fd8 <UART_SetConfig+0x2b8>
 8004fb8:	2300      	movs	r3, #0
 8004fba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fbe:	e022      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004fc0:	2302      	movs	r3, #2
 8004fc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fc6:	e01e      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004fc8:	2304      	movs	r3, #4
 8004fca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fce:	e01a      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004fd0:	2308      	movs	r3, #8
 8004fd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fd6:	e016      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004fd8:	2310      	movs	r3, #16
 8004fda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fde:	e012      	b.n	8005006 <UART_SetConfig+0x2e6>
 8004fe0:	efff69f3 	.word	0xefff69f3
 8004fe4:	40008000 	.word	0x40008000
 8004fe8:	40013800 	.word	0x40013800
 8004fec:	40021000 	.word	0x40021000
 8004ff0:	40004400 	.word	0x40004400
 8004ff4:	40004800 	.word	0x40004800
 8004ff8:	40004c00 	.word	0x40004c00
 8004ffc:	40005000 	.word	0x40005000
 8005000:	2310      	movs	r3, #16
 8005002:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a9f      	ldr	r2, [pc, #636]	@ (8005288 <UART_SetConfig+0x568>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d17a      	bne.n	8005106 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005010:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005014:	2b08      	cmp	r3, #8
 8005016:	d824      	bhi.n	8005062 <UART_SetConfig+0x342>
 8005018:	a201      	add	r2, pc, #4	@ (adr r2, 8005020 <UART_SetConfig+0x300>)
 800501a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800501e:	bf00      	nop
 8005020:	08005045 	.word	0x08005045
 8005024:	08005063 	.word	0x08005063
 8005028:	0800504d 	.word	0x0800504d
 800502c:	08005063 	.word	0x08005063
 8005030:	08005053 	.word	0x08005053
 8005034:	08005063 	.word	0x08005063
 8005038:	08005063 	.word	0x08005063
 800503c:	08005063 	.word	0x08005063
 8005040:	0800505b 	.word	0x0800505b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005044:	f7ff f83e 	bl	80040c4 <HAL_RCC_GetPCLK1Freq>
 8005048:	61f8      	str	r0, [r7, #28]
        break;
 800504a:	e010      	b.n	800506e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800504c:	4b8f      	ldr	r3, [pc, #572]	@ (800528c <UART_SetConfig+0x56c>)
 800504e:	61fb      	str	r3, [r7, #28]
        break;
 8005050:	e00d      	b.n	800506e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005052:	f7fe ff9f 	bl	8003f94 <HAL_RCC_GetSysClockFreq>
 8005056:	61f8      	str	r0, [r7, #28]
        break;
 8005058:	e009      	b.n	800506e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800505a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800505e:	61fb      	str	r3, [r7, #28]
        break;
 8005060:	e005      	b.n	800506e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005062:	2300      	movs	r3, #0
 8005064:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800506c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800506e:	69fb      	ldr	r3, [r7, #28]
 8005070:	2b00      	cmp	r3, #0
 8005072:	f000 80fb 	beq.w	800526c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	685a      	ldr	r2, [r3, #4]
 800507a:	4613      	mov	r3, r2
 800507c:	005b      	lsls	r3, r3, #1
 800507e:	4413      	add	r3, r2
 8005080:	69fa      	ldr	r2, [r7, #28]
 8005082:	429a      	cmp	r2, r3
 8005084:	d305      	bcc.n	8005092 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800508c:	69fa      	ldr	r2, [r7, #28]
 800508e:	429a      	cmp	r2, r3
 8005090:	d903      	bls.n	800509a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005098:	e0e8      	b.n	800526c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800509a:	69fb      	ldr	r3, [r7, #28]
 800509c:	2200      	movs	r2, #0
 800509e:	461c      	mov	r4, r3
 80050a0:	4615      	mov	r5, r2
 80050a2:	f04f 0200 	mov.w	r2, #0
 80050a6:	f04f 0300 	mov.w	r3, #0
 80050aa:	022b      	lsls	r3, r5, #8
 80050ac:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80050b0:	0222      	lsls	r2, r4, #8
 80050b2:	68f9      	ldr	r1, [r7, #12]
 80050b4:	6849      	ldr	r1, [r1, #4]
 80050b6:	0849      	lsrs	r1, r1, #1
 80050b8:	2000      	movs	r0, #0
 80050ba:	4688      	mov	r8, r1
 80050bc:	4681      	mov	r9, r0
 80050be:	eb12 0a08 	adds.w	sl, r2, r8
 80050c2:	eb43 0b09 	adc.w	fp, r3, r9
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	2200      	movs	r2, #0
 80050cc:	603b      	str	r3, [r7, #0]
 80050ce:	607a      	str	r2, [r7, #4]
 80050d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80050d4:	4650      	mov	r0, sl
 80050d6:	4659      	mov	r1, fp
 80050d8:	f7fb fdc6 	bl	8000c68 <__aeabi_uldivmod>
 80050dc:	4602      	mov	r2, r0
 80050de:	460b      	mov	r3, r1
 80050e0:	4613      	mov	r3, r2
 80050e2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80050e4:	69bb      	ldr	r3, [r7, #24]
 80050e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050ea:	d308      	bcc.n	80050fe <UART_SetConfig+0x3de>
 80050ec:	69bb      	ldr	r3, [r7, #24]
 80050ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80050f2:	d204      	bcs.n	80050fe <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	69ba      	ldr	r2, [r7, #24]
 80050fa:	60da      	str	r2, [r3, #12]
 80050fc:	e0b6      	b.n	800526c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005104:	e0b2      	b.n	800526c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	69db      	ldr	r3, [r3, #28]
 800510a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800510e:	d15e      	bne.n	80051ce <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005110:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005114:	2b08      	cmp	r3, #8
 8005116:	d828      	bhi.n	800516a <UART_SetConfig+0x44a>
 8005118:	a201      	add	r2, pc, #4	@ (adr r2, 8005120 <UART_SetConfig+0x400>)
 800511a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800511e:	bf00      	nop
 8005120:	08005145 	.word	0x08005145
 8005124:	0800514d 	.word	0x0800514d
 8005128:	08005155 	.word	0x08005155
 800512c:	0800516b 	.word	0x0800516b
 8005130:	0800515b 	.word	0x0800515b
 8005134:	0800516b 	.word	0x0800516b
 8005138:	0800516b 	.word	0x0800516b
 800513c:	0800516b 	.word	0x0800516b
 8005140:	08005163 	.word	0x08005163
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005144:	f7fe ffbe 	bl	80040c4 <HAL_RCC_GetPCLK1Freq>
 8005148:	61f8      	str	r0, [r7, #28]
        break;
 800514a:	e014      	b.n	8005176 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800514c:	f7fe ffd0 	bl	80040f0 <HAL_RCC_GetPCLK2Freq>
 8005150:	61f8      	str	r0, [r7, #28]
        break;
 8005152:	e010      	b.n	8005176 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005154:	4b4d      	ldr	r3, [pc, #308]	@ (800528c <UART_SetConfig+0x56c>)
 8005156:	61fb      	str	r3, [r7, #28]
        break;
 8005158:	e00d      	b.n	8005176 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800515a:	f7fe ff1b 	bl	8003f94 <HAL_RCC_GetSysClockFreq>
 800515e:	61f8      	str	r0, [r7, #28]
        break;
 8005160:	e009      	b.n	8005176 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005162:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005166:	61fb      	str	r3, [r7, #28]
        break;
 8005168:	e005      	b.n	8005176 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800516a:	2300      	movs	r3, #0
 800516c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005174:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005176:	69fb      	ldr	r3, [r7, #28]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d077      	beq.n	800526c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800517c:	69fb      	ldr	r3, [r7, #28]
 800517e:	005a      	lsls	r2, r3, #1
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	085b      	lsrs	r3, r3, #1
 8005186:	441a      	add	r2, r3
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005190:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005192:	69bb      	ldr	r3, [r7, #24]
 8005194:	2b0f      	cmp	r3, #15
 8005196:	d916      	bls.n	80051c6 <UART_SetConfig+0x4a6>
 8005198:	69bb      	ldr	r3, [r7, #24]
 800519a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800519e:	d212      	bcs.n	80051c6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80051a0:	69bb      	ldr	r3, [r7, #24]
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	f023 030f 	bic.w	r3, r3, #15
 80051a8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80051aa:	69bb      	ldr	r3, [r7, #24]
 80051ac:	085b      	lsrs	r3, r3, #1
 80051ae:	b29b      	uxth	r3, r3
 80051b0:	f003 0307 	and.w	r3, r3, #7
 80051b4:	b29a      	uxth	r2, r3
 80051b6:	8afb      	ldrh	r3, [r7, #22]
 80051b8:	4313      	orrs	r3, r2
 80051ba:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	8afa      	ldrh	r2, [r7, #22]
 80051c2:	60da      	str	r2, [r3, #12]
 80051c4:	e052      	b.n	800526c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80051cc:	e04e      	b.n	800526c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80051ce:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80051d2:	2b08      	cmp	r3, #8
 80051d4:	d827      	bhi.n	8005226 <UART_SetConfig+0x506>
 80051d6:	a201      	add	r2, pc, #4	@ (adr r2, 80051dc <UART_SetConfig+0x4bc>)
 80051d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051dc:	08005201 	.word	0x08005201
 80051e0:	08005209 	.word	0x08005209
 80051e4:	08005211 	.word	0x08005211
 80051e8:	08005227 	.word	0x08005227
 80051ec:	08005217 	.word	0x08005217
 80051f0:	08005227 	.word	0x08005227
 80051f4:	08005227 	.word	0x08005227
 80051f8:	08005227 	.word	0x08005227
 80051fc:	0800521f 	.word	0x0800521f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005200:	f7fe ff60 	bl	80040c4 <HAL_RCC_GetPCLK1Freq>
 8005204:	61f8      	str	r0, [r7, #28]
        break;
 8005206:	e014      	b.n	8005232 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005208:	f7fe ff72 	bl	80040f0 <HAL_RCC_GetPCLK2Freq>
 800520c:	61f8      	str	r0, [r7, #28]
        break;
 800520e:	e010      	b.n	8005232 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005210:	4b1e      	ldr	r3, [pc, #120]	@ (800528c <UART_SetConfig+0x56c>)
 8005212:	61fb      	str	r3, [r7, #28]
        break;
 8005214:	e00d      	b.n	8005232 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005216:	f7fe febd 	bl	8003f94 <HAL_RCC_GetSysClockFreq>
 800521a:	61f8      	str	r0, [r7, #28]
        break;
 800521c:	e009      	b.n	8005232 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800521e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005222:	61fb      	str	r3, [r7, #28]
        break;
 8005224:	e005      	b.n	8005232 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005226:	2300      	movs	r3, #0
 8005228:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005230:	bf00      	nop
    }

    if (pclk != 0U)
 8005232:	69fb      	ldr	r3, [r7, #28]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d019      	beq.n	800526c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	085a      	lsrs	r2, r3, #1
 800523e:	69fb      	ldr	r3, [r7, #28]
 8005240:	441a      	add	r2, r3
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	fbb2 f3f3 	udiv	r3, r2, r3
 800524a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800524c:	69bb      	ldr	r3, [r7, #24]
 800524e:	2b0f      	cmp	r3, #15
 8005250:	d909      	bls.n	8005266 <UART_SetConfig+0x546>
 8005252:	69bb      	ldr	r3, [r7, #24]
 8005254:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005258:	d205      	bcs.n	8005266 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800525a:	69bb      	ldr	r3, [r7, #24]
 800525c:	b29a      	uxth	r2, r3
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	60da      	str	r2, [r3, #12]
 8005264:	e002      	b.n	800526c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	2200      	movs	r2, #0
 8005270:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2200      	movs	r2, #0
 8005276:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005278:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800527c:	4618      	mov	r0, r3
 800527e:	3728      	adds	r7, #40	@ 0x28
 8005280:	46bd      	mov	sp, r7
 8005282:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005286:	bf00      	nop
 8005288:	40008000 	.word	0x40008000
 800528c:	00f42400 	.word	0x00f42400

08005290 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005290:	b480      	push	{r7}
 8005292:	b083      	sub	sp, #12
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800529c:	f003 0308 	and.w	r3, r3, #8
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d00a      	beq.n	80052ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	430a      	orrs	r2, r1
 80052b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052be:	f003 0301 	and.w	r3, r3, #1
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d00a      	beq.n	80052dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	430a      	orrs	r2, r1
 80052da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e0:	f003 0302 	and.w	r3, r3, #2
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d00a      	beq.n	80052fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	430a      	orrs	r2, r1
 80052fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005302:	f003 0304 	and.w	r3, r3, #4
 8005306:	2b00      	cmp	r3, #0
 8005308:	d00a      	beq.n	8005320 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	430a      	orrs	r2, r1
 800531e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005324:	f003 0310 	and.w	r3, r3, #16
 8005328:	2b00      	cmp	r3, #0
 800532a:	d00a      	beq.n	8005342 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	430a      	orrs	r2, r1
 8005340:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005346:	f003 0320 	and.w	r3, r3, #32
 800534a:	2b00      	cmp	r3, #0
 800534c:	d00a      	beq.n	8005364 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	430a      	orrs	r2, r1
 8005362:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005368:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800536c:	2b00      	cmp	r3, #0
 800536e:	d01a      	beq.n	80053a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	430a      	orrs	r2, r1
 8005384:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800538a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800538e:	d10a      	bne.n	80053a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	430a      	orrs	r2, r1
 80053a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d00a      	beq.n	80053c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	430a      	orrs	r2, r1
 80053c6:	605a      	str	r2, [r3, #4]
  }
}
 80053c8:	bf00      	nop
 80053ca:	370c      	adds	r7, #12
 80053cc:	46bd      	mov	sp, r7
 80053ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d2:	4770      	bx	lr

080053d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b098      	sub	sp, #96	@ 0x60
 80053d8:	af02      	add	r7, sp, #8
 80053da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2200      	movs	r2, #0
 80053e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80053e4:	f7fc fa24 	bl	8001830 <HAL_GetTick>
 80053e8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f003 0308 	and.w	r3, r3, #8
 80053f4:	2b08      	cmp	r3, #8
 80053f6:	d12e      	bne.n	8005456 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80053f8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80053fc:	9300      	str	r3, [sp, #0]
 80053fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005400:	2200      	movs	r2, #0
 8005402:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	f000 f88c 	bl	8005524 <UART_WaitOnFlagUntilTimeout>
 800540c:	4603      	mov	r3, r0
 800540e:	2b00      	cmp	r3, #0
 8005410:	d021      	beq.n	8005456 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800541a:	e853 3f00 	ldrex	r3, [r3]
 800541e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005420:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005422:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005426:	653b      	str	r3, [r7, #80]	@ 0x50
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	461a      	mov	r2, r3
 800542e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005430:	647b      	str	r3, [r7, #68]	@ 0x44
 8005432:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005434:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005436:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005438:	e841 2300 	strex	r3, r2, [r1]
 800543c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800543e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005440:	2b00      	cmp	r3, #0
 8005442:	d1e6      	bne.n	8005412 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2220      	movs	r2, #32
 8005448:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2200      	movs	r2, #0
 800544e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005452:	2303      	movs	r3, #3
 8005454:	e062      	b.n	800551c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f003 0304 	and.w	r3, r3, #4
 8005460:	2b04      	cmp	r3, #4
 8005462:	d149      	bne.n	80054f8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005464:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005468:	9300      	str	r3, [sp, #0]
 800546a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800546c:	2200      	movs	r2, #0
 800546e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f000 f856 	bl	8005524 <UART_WaitOnFlagUntilTimeout>
 8005478:	4603      	mov	r3, r0
 800547a:	2b00      	cmp	r3, #0
 800547c:	d03c      	beq.n	80054f8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005486:	e853 3f00 	ldrex	r3, [r3]
 800548a:	623b      	str	r3, [r7, #32]
   return(result);
 800548c:	6a3b      	ldr	r3, [r7, #32]
 800548e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005492:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	461a      	mov	r2, r3
 800549a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800549c:	633b      	str	r3, [r7, #48]	@ 0x30
 800549e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054a0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80054a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054a4:	e841 2300 	strex	r3, r2, [r1]
 80054a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80054aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d1e6      	bne.n	800547e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	3308      	adds	r3, #8
 80054b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b8:	693b      	ldr	r3, [r7, #16]
 80054ba:	e853 3f00 	ldrex	r3, [r3]
 80054be:	60fb      	str	r3, [r7, #12]
   return(result);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	f023 0301 	bic.w	r3, r3, #1
 80054c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	3308      	adds	r3, #8
 80054ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80054d0:	61fa      	str	r2, [r7, #28]
 80054d2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d4:	69b9      	ldr	r1, [r7, #24]
 80054d6:	69fa      	ldr	r2, [r7, #28]
 80054d8:	e841 2300 	strex	r3, r2, [r1]
 80054dc:	617b      	str	r3, [r7, #20]
   return(result);
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d1e5      	bne.n	80054b0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2220      	movs	r2, #32
 80054e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054f4:	2303      	movs	r3, #3
 80054f6:	e011      	b.n	800551c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2220      	movs	r2, #32
 80054fc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2220      	movs	r2, #32
 8005502:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2200      	movs	r2, #0
 800550a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2200      	movs	r2, #0
 8005510:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2200      	movs	r2, #0
 8005516:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800551a:	2300      	movs	r3, #0
}
 800551c:	4618      	mov	r0, r3
 800551e:	3758      	adds	r7, #88	@ 0x58
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}

08005524 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b084      	sub	sp, #16
 8005528:	af00      	add	r7, sp, #0
 800552a:	60f8      	str	r0, [r7, #12]
 800552c:	60b9      	str	r1, [r7, #8]
 800552e:	603b      	str	r3, [r7, #0]
 8005530:	4613      	mov	r3, r2
 8005532:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005534:	e04f      	b.n	80055d6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005536:	69bb      	ldr	r3, [r7, #24]
 8005538:	f1b3 3fff 	cmp.w	r3, #4294967295
 800553c:	d04b      	beq.n	80055d6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800553e:	f7fc f977 	bl	8001830 <HAL_GetTick>
 8005542:	4602      	mov	r2, r0
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	1ad3      	subs	r3, r2, r3
 8005548:	69ba      	ldr	r2, [r7, #24]
 800554a:	429a      	cmp	r2, r3
 800554c:	d302      	bcc.n	8005554 <UART_WaitOnFlagUntilTimeout+0x30>
 800554e:	69bb      	ldr	r3, [r7, #24]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d101      	bne.n	8005558 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005554:	2303      	movs	r3, #3
 8005556:	e04e      	b.n	80055f6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f003 0304 	and.w	r3, r3, #4
 8005562:	2b00      	cmp	r3, #0
 8005564:	d037      	beq.n	80055d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	2b80      	cmp	r3, #128	@ 0x80
 800556a:	d034      	beq.n	80055d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	2b40      	cmp	r3, #64	@ 0x40
 8005570:	d031      	beq.n	80055d6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	69db      	ldr	r3, [r3, #28]
 8005578:	f003 0308 	and.w	r3, r3, #8
 800557c:	2b08      	cmp	r3, #8
 800557e:	d110      	bne.n	80055a2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	2208      	movs	r2, #8
 8005586:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005588:	68f8      	ldr	r0, [r7, #12]
 800558a:	f000 f838 	bl	80055fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2208      	movs	r2, #8
 8005592:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	2200      	movs	r2, #0
 800559a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800559e:	2301      	movs	r3, #1
 80055a0:	e029      	b.n	80055f6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	69db      	ldr	r3, [r3, #28]
 80055a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80055ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80055b0:	d111      	bne.n	80055d6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80055ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80055bc:	68f8      	ldr	r0, [r7, #12]
 80055be:	f000 f81e 	bl	80055fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2220      	movs	r2, #32
 80055c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2200      	movs	r2, #0
 80055ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80055d2:	2303      	movs	r3, #3
 80055d4:	e00f      	b.n	80055f6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	69da      	ldr	r2, [r3, #28]
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	4013      	ands	r3, r2
 80055e0:	68ba      	ldr	r2, [r7, #8]
 80055e2:	429a      	cmp	r2, r3
 80055e4:	bf0c      	ite	eq
 80055e6:	2301      	moveq	r3, #1
 80055e8:	2300      	movne	r3, #0
 80055ea:	b2db      	uxtb	r3, r3
 80055ec:	461a      	mov	r2, r3
 80055ee:	79fb      	ldrb	r3, [r7, #7]
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d0a0      	beq.n	8005536 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80055f4:	2300      	movs	r3, #0
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3710      	adds	r7, #16
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}

080055fe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80055fe:	b480      	push	{r7}
 8005600:	b095      	sub	sp, #84	@ 0x54
 8005602:	af00      	add	r7, sp, #0
 8005604:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800560c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800560e:	e853 3f00 	ldrex	r3, [r3]
 8005612:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005616:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800561a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	461a      	mov	r2, r3
 8005622:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005624:	643b      	str	r3, [r7, #64]	@ 0x40
 8005626:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005628:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800562a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800562c:	e841 2300 	strex	r3, r2, [r1]
 8005630:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005632:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005634:	2b00      	cmp	r3, #0
 8005636:	d1e6      	bne.n	8005606 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	3308      	adds	r3, #8
 800563e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005640:	6a3b      	ldr	r3, [r7, #32]
 8005642:	e853 3f00 	ldrex	r3, [r3]
 8005646:	61fb      	str	r3, [r7, #28]
   return(result);
 8005648:	69fb      	ldr	r3, [r7, #28]
 800564a:	f023 0301 	bic.w	r3, r3, #1
 800564e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	3308      	adds	r3, #8
 8005656:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005658:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800565a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800565c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800565e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005660:	e841 2300 	strex	r3, r2, [r1]
 8005664:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005668:	2b00      	cmp	r3, #0
 800566a:	d1e5      	bne.n	8005638 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005670:	2b01      	cmp	r3, #1
 8005672:	d118      	bne.n	80056a6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	e853 3f00 	ldrex	r3, [r3]
 8005680:	60bb      	str	r3, [r7, #8]
   return(result);
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	f023 0310 	bic.w	r3, r3, #16
 8005688:	647b      	str	r3, [r7, #68]	@ 0x44
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	461a      	mov	r2, r3
 8005690:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005692:	61bb      	str	r3, [r7, #24]
 8005694:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005696:	6979      	ldr	r1, [r7, #20]
 8005698:	69ba      	ldr	r2, [r7, #24]
 800569a:	e841 2300 	strex	r3, r2, [r1]
 800569e:	613b      	str	r3, [r7, #16]
   return(result);
 80056a0:	693b      	ldr	r3, [r7, #16]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d1e6      	bne.n	8005674 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2220      	movs	r2, #32
 80056aa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2200      	movs	r2, #0
 80056b2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2200      	movs	r2, #0
 80056b8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80056ba:	bf00      	nop
 80056bc:	3754      	adds	r7, #84	@ 0x54
 80056be:	46bd      	mov	sp, r7
 80056c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c4:	4770      	bx	lr

080056c6 <__cvt>:
 80056c6:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80056ca:	ec57 6b10 	vmov	r6, r7, d0
 80056ce:	2f00      	cmp	r7, #0
 80056d0:	460c      	mov	r4, r1
 80056d2:	4619      	mov	r1, r3
 80056d4:	463b      	mov	r3, r7
 80056d6:	bfbb      	ittet	lt
 80056d8:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80056dc:	461f      	movlt	r7, r3
 80056de:	2300      	movge	r3, #0
 80056e0:	232d      	movlt	r3, #45	@ 0x2d
 80056e2:	700b      	strb	r3, [r1, #0]
 80056e4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80056e6:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80056ea:	4691      	mov	r9, r2
 80056ec:	f023 0820 	bic.w	r8, r3, #32
 80056f0:	bfbc      	itt	lt
 80056f2:	4632      	movlt	r2, r6
 80056f4:	4616      	movlt	r6, r2
 80056f6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80056fa:	d005      	beq.n	8005708 <__cvt+0x42>
 80056fc:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005700:	d100      	bne.n	8005704 <__cvt+0x3e>
 8005702:	3401      	adds	r4, #1
 8005704:	2102      	movs	r1, #2
 8005706:	e000      	b.n	800570a <__cvt+0x44>
 8005708:	2103      	movs	r1, #3
 800570a:	ab03      	add	r3, sp, #12
 800570c:	9301      	str	r3, [sp, #4]
 800570e:	ab02      	add	r3, sp, #8
 8005710:	9300      	str	r3, [sp, #0]
 8005712:	ec47 6b10 	vmov	d0, r6, r7
 8005716:	4653      	mov	r3, sl
 8005718:	4622      	mov	r2, r4
 800571a:	f000 fe59 	bl	80063d0 <_dtoa_r>
 800571e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005722:	4605      	mov	r5, r0
 8005724:	d119      	bne.n	800575a <__cvt+0x94>
 8005726:	f019 0f01 	tst.w	r9, #1
 800572a:	d00e      	beq.n	800574a <__cvt+0x84>
 800572c:	eb00 0904 	add.w	r9, r0, r4
 8005730:	2200      	movs	r2, #0
 8005732:	2300      	movs	r3, #0
 8005734:	4630      	mov	r0, r6
 8005736:	4639      	mov	r1, r7
 8005738:	f7fb f9d6 	bl	8000ae8 <__aeabi_dcmpeq>
 800573c:	b108      	cbz	r0, 8005742 <__cvt+0x7c>
 800573e:	f8cd 900c 	str.w	r9, [sp, #12]
 8005742:	2230      	movs	r2, #48	@ 0x30
 8005744:	9b03      	ldr	r3, [sp, #12]
 8005746:	454b      	cmp	r3, r9
 8005748:	d31e      	bcc.n	8005788 <__cvt+0xc2>
 800574a:	9b03      	ldr	r3, [sp, #12]
 800574c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800574e:	1b5b      	subs	r3, r3, r5
 8005750:	4628      	mov	r0, r5
 8005752:	6013      	str	r3, [r2, #0]
 8005754:	b004      	add	sp, #16
 8005756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800575a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800575e:	eb00 0904 	add.w	r9, r0, r4
 8005762:	d1e5      	bne.n	8005730 <__cvt+0x6a>
 8005764:	7803      	ldrb	r3, [r0, #0]
 8005766:	2b30      	cmp	r3, #48	@ 0x30
 8005768:	d10a      	bne.n	8005780 <__cvt+0xba>
 800576a:	2200      	movs	r2, #0
 800576c:	2300      	movs	r3, #0
 800576e:	4630      	mov	r0, r6
 8005770:	4639      	mov	r1, r7
 8005772:	f7fb f9b9 	bl	8000ae8 <__aeabi_dcmpeq>
 8005776:	b918      	cbnz	r0, 8005780 <__cvt+0xba>
 8005778:	f1c4 0401 	rsb	r4, r4, #1
 800577c:	f8ca 4000 	str.w	r4, [sl]
 8005780:	f8da 3000 	ldr.w	r3, [sl]
 8005784:	4499      	add	r9, r3
 8005786:	e7d3      	b.n	8005730 <__cvt+0x6a>
 8005788:	1c59      	adds	r1, r3, #1
 800578a:	9103      	str	r1, [sp, #12]
 800578c:	701a      	strb	r2, [r3, #0]
 800578e:	e7d9      	b.n	8005744 <__cvt+0x7e>

08005790 <__exponent>:
 8005790:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005792:	2900      	cmp	r1, #0
 8005794:	bfba      	itte	lt
 8005796:	4249      	neglt	r1, r1
 8005798:	232d      	movlt	r3, #45	@ 0x2d
 800579a:	232b      	movge	r3, #43	@ 0x2b
 800579c:	2909      	cmp	r1, #9
 800579e:	7002      	strb	r2, [r0, #0]
 80057a0:	7043      	strb	r3, [r0, #1]
 80057a2:	dd29      	ble.n	80057f8 <__exponent+0x68>
 80057a4:	f10d 0307 	add.w	r3, sp, #7
 80057a8:	461d      	mov	r5, r3
 80057aa:	270a      	movs	r7, #10
 80057ac:	461a      	mov	r2, r3
 80057ae:	fbb1 f6f7 	udiv	r6, r1, r7
 80057b2:	fb07 1416 	mls	r4, r7, r6, r1
 80057b6:	3430      	adds	r4, #48	@ 0x30
 80057b8:	f802 4c01 	strb.w	r4, [r2, #-1]
 80057bc:	460c      	mov	r4, r1
 80057be:	2c63      	cmp	r4, #99	@ 0x63
 80057c0:	f103 33ff 	add.w	r3, r3, #4294967295
 80057c4:	4631      	mov	r1, r6
 80057c6:	dcf1      	bgt.n	80057ac <__exponent+0x1c>
 80057c8:	3130      	adds	r1, #48	@ 0x30
 80057ca:	1e94      	subs	r4, r2, #2
 80057cc:	f803 1c01 	strb.w	r1, [r3, #-1]
 80057d0:	1c41      	adds	r1, r0, #1
 80057d2:	4623      	mov	r3, r4
 80057d4:	42ab      	cmp	r3, r5
 80057d6:	d30a      	bcc.n	80057ee <__exponent+0x5e>
 80057d8:	f10d 0309 	add.w	r3, sp, #9
 80057dc:	1a9b      	subs	r3, r3, r2
 80057de:	42ac      	cmp	r4, r5
 80057e0:	bf88      	it	hi
 80057e2:	2300      	movhi	r3, #0
 80057e4:	3302      	adds	r3, #2
 80057e6:	4403      	add	r3, r0
 80057e8:	1a18      	subs	r0, r3, r0
 80057ea:	b003      	add	sp, #12
 80057ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057ee:	f813 6b01 	ldrb.w	r6, [r3], #1
 80057f2:	f801 6f01 	strb.w	r6, [r1, #1]!
 80057f6:	e7ed      	b.n	80057d4 <__exponent+0x44>
 80057f8:	2330      	movs	r3, #48	@ 0x30
 80057fa:	3130      	adds	r1, #48	@ 0x30
 80057fc:	7083      	strb	r3, [r0, #2]
 80057fe:	70c1      	strb	r1, [r0, #3]
 8005800:	1d03      	adds	r3, r0, #4
 8005802:	e7f1      	b.n	80057e8 <__exponent+0x58>

08005804 <_printf_float>:
 8005804:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005808:	b08d      	sub	sp, #52	@ 0x34
 800580a:	460c      	mov	r4, r1
 800580c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005810:	4616      	mov	r6, r2
 8005812:	461f      	mov	r7, r3
 8005814:	4605      	mov	r5, r0
 8005816:	f000 fcdb 	bl	80061d0 <_localeconv_r>
 800581a:	6803      	ldr	r3, [r0, #0]
 800581c:	9304      	str	r3, [sp, #16]
 800581e:	4618      	mov	r0, r3
 8005820:	f7fa fd36 	bl	8000290 <strlen>
 8005824:	2300      	movs	r3, #0
 8005826:	930a      	str	r3, [sp, #40]	@ 0x28
 8005828:	f8d8 3000 	ldr.w	r3, [r8]
 800582c:	9005      	str	r0, [sp, #20]
 800582e:	3307      	adds	r3, #7
 8005830:	f023 0307 	bic.w	r3, r3, #7
 8005834:	f103 0208 	add.w	r2, r3, #8
 8005838:	f894 a018 	ldrb.w	sl, [r4, #24]
 800583c:	f8d4 b000 	ldr.w	fp, [r4]
 8005840:	f8c8 2000 	str.w	r2, [r8]
 8005844:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005848:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800584c:	9307      	str	r3, [sp, #28]
 800584e:	f8cd 8018 	str.w	r8, [sp, #24]
 8005852:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005856:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800585a:	4b9c      	ldr	r3, [pc, #624]	@ (8005acc <_printf_float+0x2c8>)
 800585c:	f04f 32ff 	mov.w	r2, #4294967295
 8005860:	f7fb f974 	bl	8000b4c <__aeabi_dcmpun>
 8005864:	bb70      	cbnz	r0, 80058c4 <_printf_float+0xc0>
 8005866:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800586a:	4b98      	ldr	r3, [pc, #608]	@ (8005acc <_printf_float+0x2c8>)
 800586c:	f04f 32ff 	mov.w	r2, #4294967295
 8005870:	f7fb f94e 	bl	8000b10 <__aeabi_dcmple>
 8005874:	bb30      	cbnz	r0, 80058c4 <_printf_float+0xc0>
 8005876:	2200      	movs	r2, #0
 8005878:	2300      	movs	r3, #0
 800587a:	4640      	mov	r0, r8
 800587c:	4649      	mov	r1, r9
 800587e:	f7fb f93d 	bl	8000afc <__aeabi_dcmplt>
 8005882:	b110      	cbz	r0, 800588a <_printf_float+0x86>
 8005884:	232d      	movs	r3, #45	@ 0x2d
 8005886:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800588a:	4a91      	ldr	r2, [pc, #580]	@ (8005ad0 <_printf_float+0x2cc>)
 800588c:	4b91      	ldr	r3, [pc, #580]	@ (8005ad4 <_printf_float+0x2d0>)
 800588e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005892:	bf94      	ite	ls
 8005894:	4690      	movls	r8, r2
 8005896:	4698      	movhi	r8, r3
 8005898:	2303      	movs	r3, #3
 800589a:	6123      	str	r3, [r4, #16]
 800589c:	f02b 0304 	bic.w	r3, fp, #4
 80058a0:	6023      	str	r3, [r4, #0]
 80058a2:	f04f 0900 	mov.w	r9, #0
 80058a6:	9700      	str	r7, [sp, #0]
 80058a8:	4633      	mov	r3, r6
 80058aa:	aa0b      	add	r2, sp, #44	@ 0x2c
 80058ac:	4621      	mov	r1, r4
 80058ae:	4628      	mov	r0, r5
 80058b0:	f000 f9d2 	bl	8005c58 <_printf_common>
 80058b4:	3001      	adds	r0, #1
 80058b6:	f040 808d 	bne.w	80059d4 <_printf_float+0x1d0>
 80058ba:	f04f 30ff 	mov.w	r0, #4294967295
 80058be:	b00d      	add	sp, #52	@ 0x34
 80058c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058c4:	4642      	mov	r2, r8
 80058c6:	464b      	mov	r3, r9
 80058c8:	4640      	mov	r0, r8
 80058ca:	4649      	mov	r1, r9
 80058cc:	f7fb f93e 	bl	8000b4c <__aeabi_dcmpun>
 80058d0:	b140      	cbz	r0, 80058e4 <_printf_float+0xe0>
 80058d2:	464b      	mov	r3, r9
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	bfbc      	itt	lt
 80058d8:	232d      	movlt	r3, #45	@ 0x2d
 80058da:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80058de:	4a7e      	ldr	r2, [pc, #504]	@ (8005ad8 <_printf_float+0x2d4>)
 80058e0:	4b7e      	ldr	r3, [pc, #504]	@ (8005adc <_printf_float+0x2d8>)
 80058e2:	e7d4      	b.n	800588e <_printf_float+0x8a>
 80058e4:	6863      	ldr	r3, [r4, #4]
 80058e6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80058ea:	9206      	str	r2, [sp, #24]
 80058ec:	1c5a      	adds	r2, r3, #1
 80058ee:	d13b      	bne.n	8005968 <_printf_float+0x164>
 80058f0:	2306      	movs	r3, #6
 80058f2:	6063      	str	r3, [r4, #4]
 80058f4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80058f8:	2300      	movs	r3, #0
 80058fa:	6022      	str	r2, [r4, #0]
 80058fc:	9303      	str	r3, [sp, #12]
 80058fe:	ab0a      	add	r3, sp, #40	@ 0x28
 8005900:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005904:	ab09      	add	r3, sp, #36	@ 0x24
 8005906:	9300      	str	r3, [sp, #0]
 8005908:	6861      	ldr	r1, [r4, #4]
 800590a:	ec49 8b10 	vmov	d0, r8, r9
 800590e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005912:	4628      	mov	r0, r5
 8005914:	f7ff fed7 	bl	80056c6 <__cvt>
 8005918:	9b06      	ldr	r3, [sp, #24]
 800591a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800591c:	2b47      	cmp	r3, #71	@ 0x47
 800591e:	4680      	mov	r8, r0
 8005920:	d129      	bne.n	8005976 <_printf_float+0x172>
 8005922:	1cc8      	adds	r0, r1, #3
 8005924:	db02      	blt.n	800592c <_printf_float+0x128>
 8005926:	6863      	ldr	r3, [r4, #4]
 8005928:	4299      	cmp	r1, r3
 800592a:	dd41      	ble.n	80059b0 <_printf_float+0x1ac>
 800592c:	f1aa 0a02 	sub.w	sl, sl, #2
 8005930:	fa5f fa8a 	uxtb.w	sl, sl
 8005934:	3901      	subs	r1, #1
 8005936:	4652      	mov	r2, sl
 8005938:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800593c:	9109      	str	r1, [sp, #36]	@ 0x24
 800593e:	f7ff ff27 	bl	8005790 <__exponent>
 8005942:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005944:	1813      	adds	r3, r2, r0
 8005946:	2a01      	cmp	r2, #1
 8005948:	4681      	mov	r9, r0
 800594a:	6123      	str	r3, [r4, #16]
 800594c:	dc02      	bgt.n	8005954 <_printf_float+0x150>
 800594e:	6822      	ldr	r2, [r4, #0]
 8005950:	07d2      	lsls	r2, r2, #31
 8005952:	d501      	bpl.n	8005958 <_printf_float+0x154>
 8005954:	3301      	adds	r3, #1
 8005956:	6123      	str	r3, [r4, #16]
 8005958:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800595c:	2b00      	cmp	r3, #0
 800595e:	d0a2      	beq.n	80058a6 <_printf_float+0xa2>
 8005960:	232d      	movs	r3, #45	@ 0x2d
 8005962:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005966:	e79e      	b.n	80058a6 <_printf_float+0xa2>
 8005968:	9a06      	ldr	r2, [sp, #24]
 800596a:	2a47      	cmp	r2, #71	@ 0x47
 800596c:	d1c2      	bne.n	80058f4 <_printf_float+0xf0>
 800596e:	2b00      	cmp	r3, #0
 8005970:	d1c0      	bne.n	80058f4 <_printf_float+0xf0>
 8005972:	2301      	movs	r3, #1
 8005974:	e7bd      	b.n	80058f2 <_printf_float+0xee>
 8005976:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800597a:	d9db      	bls.n	8005934 <_printf_float+0x130>
 800597c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005980:	d118      	bne.n	80059b4 <_printf_float+0x1b0>
 8005982:	2900      	cmp	r1, #0
 8005984:	6863      	ldr	r3, [r4, #4]
 8005986:	dd0b      	ble.n	80059a0 <_printf_float+0x19c>
 8005988:	6121      	str	r1, [r4, #16]
 800598a:	b913      	cbnz	r3, 8005992 <_printf_float+0x18e>
 800598c:	6822      	ldr	r2, [r4, #0]
 800598e:	07d0      	lsls	r0, r2, #31
 8005990:	d502      	bpl.n	8005998 <_printf_float+0x194>
 8005992:	3301      	adds	r3, #1
 8005994:	440b      	add	r3, r1
 8005996:	6123      	str	r3, [r4, #16]
 8005998:	65a1      	str	r1, [r4, #88]	@ 0x58
 800599a:	f04f 0900 	mov.w	r9, #0
 800599e:	e7db      	b.n	8005958 <_printf_float+0x154>
 80059a0:	b913      	cbnz	r3, 80059a8 <_printf_float+0x1a4>
 80059a2:	6822      	ldr	r2, [r4, #0]
 80059a4:	07d2      	lsls	r2, r2, #31
 80059a6:	d501      	bpl.n	80059ac <_printf_float+0x1a8>
 80059a8:	3302      	adds	r3, #2
 80059aa:	e7f4      	b.n	8005996 <_printf_float+0x192>
 80059ac:	2301      	movs	r3, #1
 80059ae:	e7f2      	b.n	8005996 <_printf_float+0x192>
 80059b0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80059b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80059b6:	4299      	cmp	r1, r3
 80059b8:	db05      	blt.n	80059c6 <_printf_float+0x1c2>
 80059ba:	6823      	ldr	r3, [r4, #0]
 80059bc:	6121      	str	r1, [r4, #16]
 80059be:	07d8      	lsls	r0, r3, #31
 80059c0:	d5ea      	bpl.n	8005998 <_printf_float+0x194>
 80059c2:	1c4b      	adds	r3, r1, #1
 80059c4:	e7e7      	b.n	8005996 <_printf_float+0x192>
 80059c6:	2900      	cmp	r1, #0
 80059c8:	bfd4      	ite	le
 80059ca:	f1c1 0202 	rsble	r2, r1, #2
 80059ce:	2201      	movgt	r2, #1
 80059d0:	4413      	add	r3, r2
 80059d2:	e7e0      	b.n	8005996 <_printf_float+0x192>
 80059d4:	6823      	ldr	r3, [r4, #0]
 80059d6:	055a      	lsls	r2, r3, #21
 80059d8:	d407      	bmi.n	80059ea <_printf_float+0x1e6>
 80059da:	6923      	ldr	r3, [r4, #16]
 80059dc:	4642      	mov	r2, r8
 80059de:	4631      	mov	r1, r6
 80059e0:	4628      	mov	r0, r5
 80059e2:	47b8      	blx	r7
 80059e4:	3001      	adds	r0, #1
 80059e6:	d12b      	bne.n	8005a40 <_printf_float+0x23c>
 80059e8:	e767      	b.n	80058ba <_printf_float+0xb6>
 80059ea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80059ee:	f240 80dd 	bls.w	8005bac <_printf_float+0x3a8>
 80059f2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80059f6:	2200      	movs	r2, #0
 80059f8:	2300      	movs	r3, #0
 80059fa:	f7fb f875 	bl	8000ae8 <__aeabi_dcmpeq>
 80059fe:	2800      	cmp	r0, #0
 8005a00:	d033      	beq.n	8005a6a <_printf_float+0x266>
 8005a02:	4a37      	ldr	r2, [pc, #220]	@ (8005ae0 <_printf_float+0x2dc>)
 8005a04:	2301      	movs	r3, #1
 8005a06:	4631      	mov	r1, r6
 8005a08:	4628      	mov	r0, r5
 8005a0a:	47b8      	blx	r7
 8005a0c:	3001      	adds	r0, #1
 8005a0e:	f43f af54 	beq.w	80058ba <_printf_float+0xb6>
 8005a12:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005a16:	4543      	cmp	r3, r8
 8005a18:	db02      	blt.n	8005a20 <_printf_float+0x21c>
 8005a1a:	6823      	ldr	r3, [r4, #0]
 8005a1c:	07d8      	lsls	r0, r3, #31
 8005a1e:	d50f      	bpl.n	8005a40 <_printf_float+0x23c>
 8005a20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a24:	4631      	mov	r1, r6
 8005a26:	4628      	mov	r0, r5
 8005a28:	47b8      	blx	r7
 8005a2a:	3001      	adds	r0, #1
 8005a2c:	f43f af45 	beq.w	80058ba <_printf_float+0xb6>
 8005a30:	f04f 0900 	mov.w	r9, #0
 8005a34:	f108 38ff 	add.w	r8, r8, #4294967295
 8005a38:	f104 0a1a 	add.w	sl, r4, #26
 8005a3c:	45c8      	cmp	r8, r9
 8005a3e:	dc09      	bgt.n	8005a54 <_printf_float+0x250>
 8005a40:	6823      	ldr	r3, [r4, #0]
 8005a42:	079b      	lsls	r3, r3, #30
 8005a44:	f100 8103 	bmi.w	8005c4e <_printf_float+0x44a>
 8005a48:	68e0      	ldr	r0, [r4, #12]
 8005a4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005a4c:	4298      	cmp	r0, r3
 8005a4e:	bfb8      	it	lt
 8005a50:	4618      	movlt	r0, r3
 8005a52:	e734      	b.n	80058be <_printf_float+0xba>
 8005a54:	2301      	movs	r3, #1
 8005a56:	4652      	mov	r2, sl
 8005a58:	4631      	mov	r1, r6
 8005a5a:	4628      	mov	r0, r5
 8005a5c:	47b8      	blx	r7
 8005a5e:	3001      	adds	r0, #1
 8005a60:	f43f af2b 	beq.w	80058ba <_printf_float+0xb6>
 8005a64:	f109 0901 	add.w	r9, r9, #1
 8005a68:	e7e8      	b.n	8005a3c <_printf_float+0x238>
 8005a6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	dc39      	bgt.n	8005ae4 <_printf_float+0x2e0>
 8005a70:	4a1b      	ldr	r2, [pc, #108]	@ (8005ae0 <_printf_float+0x2dc>)
 8005a72:	2301      	movs	r3, #1
 8005a74:	4631      	mov	r1, r6
 8005a76:	4628      	mov	r0, r5
 8005a78:	47b8      	blx	r7
 8005a7a:	3001      	adds	r0, #1
 8005a7c:	f43f af1d 	beq.w	80058ba <_printf_float+0xb6>
 8005a80:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005a84:	ea59 0303 	orrs.w	r3, r9, r3
 8005a88:	d102      	bne.n	8005a90 <_printf_float+0x28c>
 8005a8a:	6823      	ldr	r3, [r4, #0]
 8005a8c:	07d9      	lsls	r1, r3, #31
 8005a8e:	d5d7      	bpl.n	8005a40 <_printf_float+0x23c>
 8005a90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a94:	4631      	mov	r1, r6
 8005a96:	4628      	mov	r0, r5
 8005a98:	47b8      	blx	r7
 8005a9a:	3001      	adds	r0, #1
 8005a9c:	f43f af0d 	beq.w	80058ba <_printf_float+0xb6>
 8005aa0:	f04f 0a00 	mov.w	sl, #0
 8005aa4:	f104 0b1a 	add.w	fp, r4, #26
 8005aa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005aaa:	425b      	negs	r3, r3
 8005aac:	4553      	cmp	r3, sl
 8005aae:	dc01      	bgt.n	8005ab4 <_printf_float+0x2b0>
 8005ab0:	464b      	mov	r3, r9
 8005ab2:	e793      	b.n	80059dc <_printf_float+0x1d8>
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	465a      	mov	r2, fp
 8005ab8:	4631      	mov	r1, r6
 8005aba:	4628      	mov	r0, r5
 8005abc:	47b8      	blx	r7
 8005abe:	3001      	adds	r0, #1
 8005ac0:	f43f aefb 	beq.w	80058ba <_printf_float+0xb6>
 8005ac4:	f10a 0a01 	add.w	sl, sl, #1
 8005ac8:	e7ee      	b.n	8005aa8 <_printf_float+0x2a4>
 8005aca:	bf00      	nop
 8005acc:	7fefffff 	.word	0x7fefffff
 8005ad0:	080083cc 	.word	0x080083cc
 8005ad4:	080083d0 	.word	0x080083d0
 8005ad8:	080083d4 	.word	0x080083d4
 8005adc:	080083d8 	.word	0x080083d8
 8005ae0:	080083dc 	.word	0x080083dc
 8005ae4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005ae6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005aea:	4553      	cmp	r3, sl
 8005aec:	bfa8      	it	ge
 8005aee:	4653      	movge	r3, sl
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	4699      	mov	r9, r3
 8005af4:	dc36      	bgt.n	8005b64 <_printf_float+0x360>
 8005af6:	f04f 0b00 	mov.w	fp, #0
 8005afa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005afe:	f104 021a 	add.w	r2, r4, #26
 8005b02:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005b04:	9306      	str	r3, [sp, #24]
 8005b06:	eba3 0309 	sub.w	r3, r3, r9
 8005b0a:	455b      	cmp	r3, fp
 8005b0c:	dc31      	bgt.n	8005b72 <_printf_float+0x36e>
 8005b0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b10:	459a      	cmp	sl, r3
 8005b12:	dc3a      	bgt.n	8005b8a <_printf_float+0x386>
 8005b14:	6823      	ldr	r3, [r4, #0]
 8005b16:	07da      	lsls	r2, r3, #31
 8005b18:	d437      	bmi.n	8005b8a <_printf_float+0x386>
 8005b1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b1c:	ebaa 0903 	sub.w	r9, sl, r3
 8005b20:	9b06      	ldr	r3, [sp, #24]
 8005b22:	ebaa 0303 	sub.w	r3, sl, r3
 8005b26:	4599      	cmp	r9, r3
 8005b28:	bfa8      	it	ge
 8005b2a:	4699      	movge	r9, r3
 8005b2c:	f1b9 0f00 	cmp.w	r9, #0
 8005b30:	dc33      	bgt.n	8005b9a <_printf_float+0x396>
 8005b32:	f04f 0800 	mov.w	r8, #0
 8005b36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005b3a:	f104 0b1a 	add.w	fp, r4, #26
 8005b3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b40:	ebaa 0303 	sub.w	r3, sl, r3
 8005b44:	eba3 0309 	sub.w	r3, r3, r9
 8005b48:	4543      	cmp	r3, r8
 8005b4a:	f77f af79 	ble.w	8005a40 <_printf_float+0x23c>
 8005b4e:	2301      	movs	r3, #1
 8005b50:	465a      	mov	r2, fp
 8005b52:	4631      	mov	r1, r6
 8005b54:	4628      	mov	r0, r5
 8005b56:	47b8      	blx	r7
 8005b58:	3001      	adds	r0, #1
 8005b5a:	f43f aeae 	beq.w	80058ba <_printf_float+0xb6>
 8005b5e:	f108 0801 	add.w	r8, r8, #1
 8005b62:	e7ec      	b.n	8005b3e <_printf_float+0x33a>
 8005b64:	4642      	mov	r2, r8
 8005b66:	4631      	mov	r1, r6
 8005b68:	4628      	mov	r0, r5
 8005b6a:	47b8      	blx	r7
 8005b6c:	3001      	adds	r0, #1
 8005b6e:	d1c2      	bne.n	8005af6 <_printf_float+0x2f2>
 8005b70:	e6a3      	b.n	80058ba <_printf_float+0xb6>
 8005b72:	2301      	movs	r3, #1
 8005b74:	4631      	mov	r1, r6
 8005b76:	4628      	mov	r0, r5
 8005b78:	9206      	str	r2, [sp, #24]
 8005b7a:	47b8      	blx	r7
 8005b7c:	3001      	adds	r0, #1
 8005b7e:	f43f ae9c 	beq.w	80058ba <_printf_float+0xb6>
 8005b82:	9a06      	ldr	r2, [sp, #24]
 8005b84:	f10b 0b01 	add.w	fp, fp, #1
 8005b88:	e7bb      	b.n	8005b02 <_printf_float+0x2fe>
 8005b8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b8e:	4631      	mov	r1, r6
 8005b90:	4628      	mov	r0, r5
 8005b92:	47b8      	blx	r7
 8005b94:	3001      	adds	r0, #1
 8005b96:	d1c0      	bne.n	8005b1a <_printf_float+0x316>
 8005b98:	e68f      	b.n	80058ba <_printf_float+0xb6>
 8005b9a:	9a06      	ldr	r2, [sp, #24]
 8005b9c:	464b      	mov	r3, r9
 8005b9e:	4442      	add	r2, r8
 8005ba0:	4631      	mov	r1, r6
 8005ba2:	4628      	mov	r0, r5
 8005ba4:	47b8      	blx	r7
 8005ba6:	3001      	adds	r0, #1
 8005ba8:	d1c3      	bne.n	8005b32 <_printf_float+0x32e>
 8005baa:	e686      	b.n	80058ba <_printf_float+0xb6>
 8005bac:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005bb0:	f1ba 0f01 	cmp.w	sl, #1
 8005bb4:	dc01      	bgt.n	8005bba <_printf_float+0x3b6>
 8005bb6:	07db      	lsls	r3, r3, #31
 8005bb8:	d536      	bpl.n	8005c28 <_printf_float+0x424>
 8005bba:	2301      	movs	r3, #1
 8005bbc:	4642      	mov	r2, r8
 8005bbe:	4631      	mov	r1, r6
 8005bc0:	4628      	mov	r0, r5
 8005bc2:	47b8      	blx	r7
 8005bc4:	3001      	adds	r0, #1
 8005bc6:	f43f ae78 	beq.w	80058ba <_printf_float+0xb6>
 8005bca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005bce:	4631      	mov	r1, r6
 8005bd0:	4628      	mov	r0, r5
 8005bd2:	47b8      	blx	r7
 8005bd4:	3001      	adds	r0, #1
 8005bd6:	f43f ae70 	beq.w	80058ba <_printf_float+0xb6>
 8005bda:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005bde:	2200      	movs	r2, #0
 8005be0:	2300      	movs	r3, #0
 8005be2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005be6:	f7fa ff7f 	bl	8000ae8 <__aeabi_dcmpeq>
 8005bea:	b9c0      	cbnz	r0, 8005c1e <_printf_float+0x41a>
 8005bec:	4653      	mov	r3, sl
 8005bee:	f108 0201 	add.w	r2, r8, #1
 8005bf2:	4631      	mov	r1, r6
 8005bf4:	4628      	mov	r0, r5
 8005bf6:	47b8      	blx	r7
 8005bf8:	3001      	adds	r0, #1
 8005bfa:	d10c      	bne.n	8005c16 <_printf_float+0x412>
 8005bfc:	e65d      	b.n	80058ba <_printf_float+0xb6>
 8005bfe:	2301      	movs	r3, #1
 8005c00:	465a      	mov	r2, fp
 8005c02:	4631      	mov	r1, r6
 8005c04:	4628      	mov	r0, r5
 8005c06:	47b8      	blx	r7
 8005c08:	3001      	adds	r0, #1
 8005c0a:	f43f ae56 	beq.w	80058ba <_printf_float+0xb6>
 8005c0e:	f108 0801 	add.w	r8, r8, #1
 8005c12:	45d0      	cmp	r8, sl
 8005c14:	dbf3      	blt.n	8005bfe <_printf_float+0x3fa>
 8005c16:	464b      	mov	r3, r9
 8005c18:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005c1c:	e6df      	b.n	80059de <_printf_float+0x1da>
 8005c1e:	f04f 0800 	mov.w	r8, #0
 8005c22:	f104 0b1a 	add.w	fp, r4, #26
 8005c26:	e7f4      	b.n	8005c12 <_printf_float+0x40e>
 8005c28:	2301      	movs	r3, #1
 8005c2a:	4642      	mov	r2, r8
 8005c2c:	e7e1      	b.n	8005bf2 <_printf_float+0x3ee>
 8005c2e:	2301      	movs	r3, #1
 8005c30:	464a      	mov	r2, r9
 8005c32:	4631      	mov	r1, r6
 8005c34:	4628      	mov	r0, r5
 8005c36:	47b8      	blx	r7
 8005c38:	3001      	adds	r0, #1
 8005c3a:	f43f ae3e 	beq.w	80058ba <_printf_float+0xb6>
 8005c3e:	f108 0801 	add.w	r8, r8, #1
 8005c42:	68e3      	ldr	r3, [r4, #12]
 8005c44:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005c46:	1a5b      	subs	r3, r3, r1
 8005c48:	4543      	cmp	r3, r8
 8005c4a:	dcf0      	bgt.n	8005c2e <_printf_float+0x42a>
 8005c4c:	e6fc      	b.n	8005a48 <_printf_float+0x244>
 8005c4e:	f04f 0800 	mov.w	r8, #0
 8005c52:	f104 0919 	add.w	r9, r4, #25
 8005c56:	e7f4      	b.n	8005c42 <_printf_float+0x43e>

08005c58 <_printf_common>:
 8005c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c5c:	4616      	mov	r6, r2
 8005c5e:	4698      	mov	r8, r3
 8005c60:	688a      	ldr	r2, [r1, #8]
 8005c62:	690b      	ldr	r3, [r1, #16]
 8005c64:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	bfb8      	it	lt
 8005c6c:	4613      	movlt	r3, r2
 8005c6e:	6033      	str	r3, [r6, #0]
 8005c70:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005c74:	4607      	mov	r7, r0
 8005c76:	460c      	mov	r4, r1
 8005c78:	b10a      	cbz	r2, 8005c7e <_printf_common+0x26>
 8005c7a:	3301      	adds	r3, #1
 8005c7c:	6033      	str	r3, [r6, #0]
 8005c7e:	6823      	ldr	r3, [r4, #0]
 8005c80:	0699      	lsls	r1, r3, #26
 8005c82:	bf42      	ittt	mi
 8005c84:	6833      	ldrmi	r3, [r6, #0]
 8005c86:	3302      	addmi	r3, #2
 8005c88:	6033      	strmi	r3, [r6, #0]
 8005c8a:	6825      	ldr	r5, [r4, #0]
 8005c8c:	f015 0506 	ands.w	r5, r5, #6
 8005c90:	d106      	bne.n	8005ca0 <_printf_common+0x48>
 8005c92:	f104 0a19 	add.w	sl, r4, #25
 8005c96:	68e3      	ldr	r3, [r4, #12]
 8005c98:	6832      	ldr	r2, [r6, #0]
 8005c9a:	1a9b      	subs	r3, r3, r2
 8005c9c:	42ab      	cmp	r3, r5
 8005c9e:	dc26      	bgt.n	8005cee <_printf_common+0x96>
 8005ca0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005ca4:	6822      	ldr	r2, [r4, #0]
 8005ca6:	3b00      	subs	r3, #0
 8005ca8:	bf18      	it	ne
 8005caa:	2301      	movne	r3, #1
 8005cac:	0692      	lsls	r2, r2, #26
 8005cae:	d42b      	bmi.n	8005d08 <_printf_common+0xb0>
 8005cb0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005cb4:	4641      	mov	r1, r8
 8005cb6:	4638      	mov	r0, r7
 8005cb8:	47c8      	blx	r9
 8005cba:	3001      	adds	r0, #1
 8005cbc:	d01e      	beq.n	8005cfc <_printf_common+0xa4>
 8005cbe:	6823      	ldr	r3, [r4, #0]
 8005cc0:	6922      	ldr	r2, [r4, #16]
 8005cc2:	f003 0306 	and.w	r3, r3, #6
 8005cc6:	2b04      	cmp	r3, #4
 8005cc8:	bf02      	ittt	eq
 8005cca:	68e5      	ldreq	r5, [r4, #12]
 8005ccc:	6833      	ldreq	r3, [r6, #0]
 8005cce:	1aed      	subeq	r5, r5, r3
 8005cd0:	68a3      	ldr	r3, [r4, #8]
 8005cd2:	bf0c      	ite	eq
 8005cd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005cd8:	2500      	movne	r5, #0
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	bfc4      	itt	gt
 8005cde:	1a9b      	subgt	r3, r3, r2
 8005ce0:	18ed      	addgt	r5, r5, r3
 8005ce2:	2600      	movs	r6, #0
 8005ce4:	341a      	adds	r4, #26
 8005ce6:	42b5      	cmp	r5, r6
 8005ce8:	d11a      	bne.n	8005d20 <_printf_common+0xc8>
 8005cea:	2000      	movs	r0, #0
 8005cec:	e008      	b.n	8005d00 <_printf_common+0xa8>
 8005cee:	2301      	movs	r3, #1
 8005cf0:	4652      	mov	r2, sl
 8005cf2:	4641      	mov	r1, r8
 8005cf4:	4638      	mov	r0, r7
 8005cf6:	47c8      	blx	r9
 8005cf8:	3001      	adds	r0, #1
 8005cfa:	d103      	bne.n	8005d04 <_printf_common+0xac>
 8005cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8005d00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d04:	3501      	adds	r5, #1
 8005d06:	e7c6      	b.n	8005c96 <_printf_common+0x3e>
 8005d08:	18e1      	adds	r1, r4, r3
 8005d0a:	1c5a      	adds	r2, r3, #1
 8005d0c:	2030      	movs	r0, #48	@ 0x30
 8005d0e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005d12:	4422      	add	r2, r4
 8005d14:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005d18:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005d1c:	3302      	adds	r3, #2
 8005d1e:	e7c7      	b.n	8005cb0 <_printf_common+0x58>
 8005d20:	2301      	movs	r3, #1
 8005d22:	4622      	mov	r2, r4
 8005d24:	4641      	mov	r1, r8
 8005d26:	4638      	mov	r0, r7
 8005d28:	47c8      	blx	r9
 8005d2a:	3001      	adds	r0, #1
 8005d2c:	d0e6      	beq.n	8005cfc <_printf_common+0xa4>
 8005d2e:	3601      	adds	r6, #1
 8005d30:	e7d9      	b.n	8005ce6 <_printf_common+0x8e>
	...

08005d34 <_printf_i>:
 8005d34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d38:	7e0f      	ldrb	r7, [r1, #24]
 8005d3a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005d3c:	2f78      	cmp	r7, #120	@ 0x78
 8005d3e:	4691      	mov	r9, r2
 8005d40:	4680      	mov	r8, r0
 8005d42:	460c      	mov	r4, r1
 8005d44:	469a      	mov	sl, r3
 8005d46:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005d4a:	d807      	bhi.n	8005d5c <_printf_i+0x28>
 8005d4c:	2f62      	cmp	r7, #98	@ 0x62
 8005d4e:	d80a      	bhi.n	8005d66 <_printf_i+0x32>
 8005d50:	2f00      	cmp	r7, #0
 8005d52:	f000 80d2 	beq.w	8005efa <_printf_i+0x1c6>
 8005d56:	2f58      	cmp	r7, #88	@ 0x58
 8005d58:	f000 80b9 	beq.w	8005ece <_printf_i+0x19a>
 8005d5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005d60:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005d64:	e03a      	b.n	8005ddc <_printf_i+0xa8>
 8005d66:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005d6a:	2b15      	cmp	r3, #21
 8005d6c:	d8f6      	bhi.n	8005d5c <_printf_i+0x28>
 8005d6e:	a101      	add	r1, pc, #4	@ (adr r1, 8005d74 <_printf_i+0x40>)
 8005d70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005d74:	08005dcd 	.word	0x08005dcd
 8005d78:	08005de1 	.word	0x08005de1
 8005d7c:	08005d5d 	.word	0x08005d5d
 8005d80:	08005d5d 	.word	0x08005d5d
 8005d84:	08005d5d 	.word	0x08005d5d
 8005d88:	08005d5d 	.word	0x08005d5d
 8005d8c:	08005de1 	.word	0x08005de1
 8005d90:	08005d5d 	.word	0x08005d5d
 8005d94:	08005d5d 	.word	0x08005d5d
 8005d98:	08005d5d 	.word	0x08005d5d
 8005d9c:	08005d5d 	.word	0x08005d5d
 8005da0:	08005ee1 	.word	0x08005ee1
 8005da4:	08005e0b 	.word	0x08005e0b
 8005da8:	08005e9b 	.word	0x08005e9b
 8005dac:	08005d5d 	.word	0x08005d5d
 8005db0:	08005d5d 	.word	0x08005d5d
 8005db4:	08005f03 	.word	0x08005f03
 8005db8:	08005d5d 	.word	0x08005d5d
 8005dbc:	08005e0b 	.word	0x08005e0b
 8005dc0:	08005d5d 	.word	0x08005d5d
 8005dc4:	08005d5d 	.word	0x08005d5d
 8005dc8:	08005ea3 	.word	0x08005ea3
 8005dcc:	6833      	ldr	r3, [r6, #0]
 8005dce:	1d1a      	adds	r2, r3, #4
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	6032      	str	r2, [r6, #0]
 8005dd4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005dd8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005ddc:	2301      	movs	r3, #1
 8005dde:	e09d      	b.n	8005f1c <_printf_i+0x1e8>
 8005de0:	6833      	ldr	r3, [r6, #0]
 8005de2:	6820      	ldr	r0, [r4, #0]
 8005de4:	1d19      	adds	r1, r3, #4
 8005de6:	6031      	str	r1, [r6, #0]
 8005de8:	0606      	lsls	r6, r0, #24
 8005dea:	d501      	bpl.n	8005df0 <_printf_i+0xbc>
 8005dec:	681d      	ldr	r5, [r3, #0]
 8005dee:	e003      	b.n	8005df8 <_printf_i+0xc4>
 8005df0:	0645      	lsls	r5, r0, #25
 8005df2:	d5fb      	bpl.n	8005dec <_printf_i+0xb8>
 8005df4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005df8:	2d00      	cmp	r5, #0
 8005dfa:	da03      	bge.n	8005e04 <_printf_i+0xd0>
 8005dfc:	232d      	movs	r3, #45	@ 0x2d
 8005dfe:	426d      	negs	r5, r5
 8005e00:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e04:	4859      	ldr	r0, [pc, #356]	@ (8005f6c <_printf_i+0x238>)
 8005e06:	230a      	movs	r3, #10
 8005e08:	e011      	b.n	8005e2e <_printf_i+0xfa>
 8005e0a:	6821      	ldr	r1, [r4, #0]
 8005e0c:	6833      	ldr	r3, [r6, #0]
 8005e0e:	0608      	lsls	r0, r1, #24
 8005e10:	f853 5b04 	ldr.w	r5, [r3], #4
 8005e14:	d402      	bmi.n	8005e1c <_printf_i+0xe8>
 8005e16:	0649      	lsls	r1, r1, #25
 8005e18:	bf48      	it	mi
 8005e1a:	b2ad      	uxthmi	r5, r5
 8005e1c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005e1e:	4853      	ldr	r0, [pc, #332]	@ (8005f6c <_printf_i+0x238>)
 8005e20:	6033      	str	r3, [r6, #0]
 8005e22:	bf14      	ite	ne
 8005e24:	230a      	movne	r3, #10
 8005e26:	2308      	moveq	r3, #8
 8005e28:	2100      	movs	r1, #0
 8005e2a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005e2e:	6866      	ldr	r6, [r4, #4]
 8005e30:	60a6      	str	r6, [r4, #8]
 8005e32:	2e00      	cmp	r6, #0
 8005e34:	bfa2      	ittt	ge
 8005e36:	6821      	ldrge	r1, [r4, #0]
 8005e38:	f021 0104 	bicge.w	r1, r1, #4
 8005e3c:	6021      	strge	r1, [r4, #0]
 8005e3e:	b90d      	cbnz	r5, 8005e44 <_printf_i+0x110>
 8005e40:	2e00      	cmp	r6, #0
 8005e42:	d04b      	beq.n	8005edc <_printf_i+0x1a8>
 8005e44:	4616      	mov	r6, r2
 8005e46:	fbb5 f1f3 	udiv	r1, r5, r3
 8005e4a:	fb03 5711 	mls	r7, r3, r1, r5
 8005e4e:	5dc7      	ldrb	r7, [r0, r7]
 8005e50:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005e54:	462f      	mov	r7, r5
 8005e56:	42bb      	cmp	r3, r7
 8005e58:	460d      	mov	r5, r1
 8005e5a:	d9f4      	bls.n	8005e46 <_printf_i+0x112>
 8005e5c:	2b08      	cmp	r3, #8
 8005e5e:	d10b      	bne.n	8005e78 <_printf_i+0x144>
 8005e60:	6823      	ldr	r3, [r4, #0]
 8005e62:	07df      	lsls	r7, r3, #31
 8005e64:	d508      	bpl.n	8005e78 <_printf_i+0x144>
 8005e66:	6923      	ldr	r3, [r4, #16]
 8005e68:	6861      	ldr	r1, [r4, #4]
 8005e6a:	4299      	cmp	r1, r3
 8005e6c:	bfde      	ittt	le
 8005e6e:	2330      	movle	r3, #48	@ 0x30
 8005e70:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005e74:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005e78:	1b92      	subs	r2, r2, r6
 8005e7a:	6122      	str	r2, [r4, #16]
 8005e7c:	f8cd a000 	str.w	sl, [sp]
 8005e80:	464b      	mov	r3, r9
 8005e82:	aa03      	add	r2, sp, #12
 8005e84:	4621      	mov	r1, r4
 8005e86:	4640      	mov	r0, r8
 8005e88:	f7ff fee6 	bl	8005c58 <_printf_common>
 8005e8c:	3001      	adds	r0, #1
 8005e8e:	d14a      	bne.n	8005f26 <_printf_i+0x1f2>
 8005e90:	f04f 30ff 	mov.w	r0, #4294967295
 8005e94:	b004      	add	sp, #16
 8005e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e9a:	6823      	ldr	r3, [r4, #0]
 8005e9c:	f043 0320 	orr.w	r3, r3, #32
 8005ea0:	6023      	str	r3, [r4, #0]
 8005ea2:	4833      	ldr	r0, [pc, #204]	@ (8005f70 <_printf_i+0x23c>)
 8005ea4:	2778      	movs	r7, #120	@ 0x78
 8005ea6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005eaa:	6823      	ldr	r3, [r4, #0]
 8005eac:	6831      	ldr	r1, [r6, #0]
 8005eae:	061f      	lsls	r7, r3, #24
 8005eb0:	f851 5b04 	ldr.w	r5, [r1], #4
 8005eb4:	d402      	bmi.n	8005ebc <_printf_i+0x188>
 8005eb6:	065f      	lsls	r7, r3, #25
 8005eb8:	bf48      	it	mi
 8005eba:	b2ad      	uxthmi	r5, r5
 8005ebc:	6031      	str	r1, [r6, #0]
 8005ebe:	07d9      	lsls	r1, r3, #31
 8005ec0:	bf44      	itt	mi
 8005ec2:	f043 0320 	orrmi.w	r3, r3, #32
 8005ec6:	6023      	strmi	r3, [r4, #0]
 8005ec8:	b11d      	cbz	r5, 8005ed2 <_printf_i+0x19e>
 8005eca:	2310      	movs	r3, #16
 8005ecc:	e7ac      	b.n	8005e28 <_printf_i+0xf4>
 8005ece:	4827      	ldr	r0, [pc, #156]	@ (8005f6c <_printf_i+0x238>)
 8005ed0:	e7e9      	b.n	8005ea6 <_printf_i+0x172>
 8005ed2:	6823      	ldr	r3, [r4, #0]
 8005ed4:	f023 0320 	bic.w	r3, r3, #32
 8005ed8:	6023      	str	r3, [r4, #0]
 8005eda:	e7f6      	b.n	8005eca <_printf_i+0x196>
 8005edc:	4616      	mov	r6, r2
 8005ede:	e7bd      	b.n	8005e5c <_printf_i+0x128>
 8005ee0:	6833      	ldr	r3, [r6, #0]
 8005ee2:	6825      	ldr	r5, [r4, #0]
 8005ee4:	6961      	ldr	r1, [r4, #20]
 8005ee6:	1d18      	adds	r0, r3, #4
 8005ee8:	6030      	str	r0, [r6, #0]
 8005eea:	062e      	lsls	r6, r5, #24
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	d501      	bpl.n	8005ef4 <_printf_i+0x1c0>
 8005ef0:	6019      	str	r1, [r3, #0]
 8005ef2:	e002      	b.n	8005efa <_printf_i+0x1c6>
 8005ef4:	0668      	lsls	r0, r5, #25
 8005ef6:	d5fb      	bpl.n	8005ef0 <_printf_i+0x1bc>
 8005ef8:	8019      	strh	r1, [r3, #0]
 8005efa:	2300      	movs	r3, #0
 8005efc:	6123      	str	r3, [r4, #16]
 8005efe:	4616      	mov	r6, r2
 8005f00:	e7bc      	b.n	8005e7c <_printf_i+0x148>
 8005f02:	6833      	ldr	r3, [r6, #0]
 8005f04:	1d1a      	adds	r2, r3, #4
 8005f06:	6032      	str	r2, [r6, #0]
 8005f08:	681e      	ldr	r6, [r3, #0]
 8005f0a:	6862      	ldr	r2, [r4, #4]
 8005f0c:	2100      	movs	r1, #0
 8005f0e:	4630      	mov	r0, r6
 8005f10:	f7fa f96e 	bl	80001f0 <memchr>
 8005f14:	b108      	cbz	r0, 8005f1a <_printf_i+0x1e6>
 8005f16:	1b80      	subs	r0, r0, r6
 8005f18:	6060      	str	r0, [r4, #4]
 8005f1a:	6863      	ldr	r3, [r4, #4]
 8005f1c:	6123      	str	r3, [r4, #16]
 8005f1e:	2300      	movs	r3, #0
 8005f20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f24:	e7aa      	b.n	8005e7c <_printf_i+0x148>
 8005f26:	6923      	ldr	r3, [r4, #16]
 8005f28:	4632      	mov	r2, r6
 8005f2a:	4649      	mov	r1, r9
 8005f2c:	4640      	mov	r0, r8
 8005f2e:	47d0      	blx	sl
 8005f30:	3001      	adds	r0, #1
 8005f32:	d0ad      	beq.n	8005e90 <_printf_i+0x15c>
 8005f34:	6823      	ldr	r3, [r4, #0]
 8005f36:	079b      	lsls	r3, r3, #30
 8005f38:	d413      	bmi.n	8005f62 <_printf_i+0x22e>
 8005f3a:	68e0      	ldr	r0, [r4, #12]
 8005f3c:	9b03      	ldr	r3, [sp, #12]
 8005f3e:	4298      	cmp	r0, r3
 8005f40:	bfb8      	it	lt
 8005f42:	4618      	movlt	r0, r3
 8005f44:	e7a6      	b.n	8005e94 <_printf_i+0x160>
 8005f46:	2301      	movs	r3, #1
 8005f48:	4632      	mov	r2, r6
 8005f4a:	4649      	mov	r1, r9
 8005f4c:	4640      	mov	r0, r8
 8005f4e:	47d0      	blx	sl
 8005f50:	3001      	adds	r0, #1
 8005f52:	d09d      	beq.n	8005e90 <_printf_i+0x15c>
 8005f54:	3501      	adds	r5, #1
 8005f56:	68e3      	ldr	r3, [r4, #12]
 8005f58:	9903      	ldr	r1, [sp, #12]
 8005f5a:	1a5b      	subs	r3, r3, r1
 8005f5c:	42ab      	cmp	r3, r5
 8005f5e:	dcf2      	bgt.n	8005f46 <_printf_i+0x212>
 8005f60:	e7eb      	b.n	8005f3a <_printf_i+0x206>
 8005f62:	2500      	movs	r5, #0
 8005f64:	f104 0619 	add.w	r6, r4, #25
 8005f68:	e7f5      	b.n	8005f56 <_printf_i+0x222>
 8005f6a:	bf00      	nop
 8005f6c:	080083de 	.word	0x080083de
 8005f70:	080083ef 	.word	0x080083ef

08005f74 <std>:
 8005f74:	2300      	movs	r3, #0
 8005f76:	b510      	push	{r4, lr}
 8005f78:	4604      	mov	r4, r0
 8005f7a:	e9c0 3300 	strd	r3, r3, [r0]
 8005f7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005f82:	6083      	str	r3, [r0, #8]
 8005f84:	8181      	strh	r1, [r0, #12]
 8005f86:	6643      	str	r3, [r0, #100]	@ 0x64
 8005f88:	81c2      	strh	r2, [r0, #14]
 8005f8a:	6183      	str	r3, [r0, #24]
 8005f8c:	4619      	mov	r1, r3
 8005f8e:	2208      	movs	r2, #8
 8005f90:	305c      	adds	r0, #92	@ 0x5c
 8005f92:	f000 f914 	bl	80061be <memset>
 8005f96:	4b0d      	ldr	r3, [pc, #52]	@ (8005fcc <std+0x58>)
 8005f98:	6263      	str	r3, [r4, #36]	@ 0x24
 8005f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8005fd0 <std+0x5c>)
 8005f9c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8005fd4 <std+0x60>)
 8005fa0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005fa2:	4b0d      	ldr	r3, [pc, #52]	@ (8005fd8 <std+0x64>)
 8005fa4:	6323      	str	r3, [r4, #48]	@ 0x30
 8005fa6:	4b0d      	ldr	r3, [pc, #52]	@ (8005fdc <std+0x68>)
 8005fa8:	6224      	str	r4, [r4, #32]
 8005faa:	429c      	cmp	r4, r3
 8005fac:	d006      	beq.n	8005fbc <std+0x48>
 8005fae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005fb2:	4294      	cmp	r4, r2
 8005fb4:	d002      	beq.n	8005fbc <std+0x48>
 8005fb6:	33d0      	adds	r3, #208	@ 0xd0
 8005fb8:	429c      	cmp	r4, r3
 8005fba:	d105      	bne.n	8005fc8 <std+0x54>
 8005fbc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005fc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fc4:	f000 b978 	b.w	80062b8 <__retarget_lock_init_recursive>
 8005fc8:	bd10      	pop	{r4, pc}
 8005fca:	bf00      	nop
 8005fcc:	08006139 	.word	0x08006139
 8005fd0:	0800615b 	.word	0x0800615b
 8005fd4:	08006193 	.word	0x08006193
 8005fd8:	080061b7 	.word	0x080061b7
 8005fdc:	2000030c 	.word	0x2000030c

08005fe0 <stdio_exit_handler>:
 8005fe0:	4a02      	ldr	r2, [pc, #8]	@ (8005fec <stdio_exit_handler+0xc>)
 8005fe2:	4903      	ldr	r1, [pc, #12]	@ (8005ff0 <stdio_exit_handler+0x10>)
 8005fe4:	4803      	ldr	r0, [pc, #12]	@ (8005ff4 <stdio_exit_handler+0x14>)
 8005fe6:	f000 b869 	b.w	80060bc <_fwalk_sglue>
 8005fea:	bf00      	nop
 8005fec:	2000000c 	.word	0x2000000c
 8005ff0:	08007c15 	.word	0x08007c15
 8005ff4:	2000001c 	.word	0x2000001c

08005ff8 <cleanup_stdio>:
 8005ff8:	6841      	ldr	r1, [r0, #4]
 8005ffa:	4b0c      	ldr	r3, [pc, #48]	@ (800602c <cleanup_stdio+0x34>)
 8005ffc:	4299      	cmp	r1, r3
 8005ffe:	b510      	push	{r4, lr}
 8006000:	4604      	mov	r4, r0
 8006002:	d001      	beq.n	8006008 <cleanup_stdio+0x10>
 8006004:	f001 fe06 	bl	8007c14 <_fflush_r>
 8006008:	68a1      	ldr	r1, [r4, #8]
 800600a:	4b09      	ldr	r3, [pc, #36]	@ (8006030 <cleanup_stdio+0x38>)
 800600c:	4299      	cmp	r1, r3
 800600e:	d002      	beq.n	8006016 <cleanup_stdio+0x1e>
 8006010:	4620      	mov	r0, r4
 8006012:	f001 fdff 	bl	8007c14 <_fflush_r>
 8006016:	68e1      	ldr	r1, [r4, #12]
 8006018:	4b06      	ldr	r3, [pc, #24]	@ (8006034 <cleanup_stdio+0x3c>)
 800601a:	4299      	cmp	r1, r3
 800601c:	d004      	beq.n	8006028 <cleanup_stdio+0x30>
 800601e:	4620      	mov	r0, r4
 8006020:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006024:	f001 bdf6 	b.w	8007c14 <_fflush_r>
 8006028:	bd10      	pop	{r4, pc}
 800602a:	bf00      	nop
 800602c:	2000030c 	.word	0x2000030c
 8006030:	20000374 	.word	0x20000374
 8006034:	200003dc 	.word	0x200003dc

08006038 <global_stdio_init.part.0>:
 8006038:	b510      	push	{r4, lr}
 800603a:	4b0b      	ldr	r3, [pc, #44]	@ (8006068 <global_stdio_init.part.0+0x30>)
 800603c:	4c0b      	ldr	r4, [pc, #44]	@ (800606c <global_stdio_init.part.0+0x34>)
 800603e:	4a0c      	ldr	r2, [pc, #48]	@ (8006070 <global_stdio_init.part.0+0x38>)
 8006040:	601a      	str	r2, [r3, #0]
 8006042:	4620      	mov	r0, r4
 8006044:	2200      	movs	r2, #0
 8006046:	2104      	movs	r1, #4
 8006048:	f7ff ff94 	bl	8005f74 <std>
 800604c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006050:	2201      	movs	r2, #1
 8006052:	2109      	movs	r1, #9
 8006054:	f7ff ff8e 	bl	8005f74 <std>
 8006058:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800605c:	2202      	movs	r2, #2
 800605e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006062:	2112      	movs	r1, #18
 8006064:	f7ff bf86 	b.w	8005f74 <std>
 8006068:	20000444 	.word	0x20000444
 800606c:	2000030c 	.word	0x2000030c
 8006070:	08005fe1 	.word	0x08005fe1

08006074 <__sfp_lock_acquire>:
 8006074:	4801      	ldr	r0, [pc, #4]	@ (800607c <__sfp_lock_acquire+0x8>)
 8006076:	f000 b920 	b.w	80062ba <__retarget_lock_acquire_recursive>
 800607a:	bf00      	nop
 800607c:	2000044d 	.word	0x2000044d

08006080 <__sfp_lock_release>:
 8006080:	4801      	ldr	r0, [pc, #4]	@ (8006088 <__sfp_lock_release+0x8>)
 8006082:	f000 b91b 	b.w	80062bc <__retarget_lock_release_recursive>
 8006086:	bf00      	nop
 8006088:	2000044d 	.word	0x2000044d

0800608c <__sinit>:
 800608c:	b510      	push	{r4, lr}
 800608e:	4604      	mov	r4, r0
 8006090:	f7ff fff0 	bl	8006074 <__sfp_lock_acquire>
 8006094:	6a23      	ldr	r3, [r4, #32]
 8006096:	b11b      	cbz	r3, 80060a0 <__sinit+0x14>
 8006098:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800609c:	f7ff bff0 	b.w	8006080 <__sfp_lock_release>
 80060a0:	4b04      	ldr	r3, [pc, #16]	@ (80060b4 <__sinit+0x28>)
 80060a2:	6223      	str	r3, [r4, #32]
 80060a4:	4b04      	ldr	r3, [pc, #16]	@ (80060b8 <__sinit+0x2c>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d1f5      	bne.n	8006098 <__sinit+0xc>
 80060ac:	f7ff ffc4 	bl	8006038 <global_stdio_init.part.0>
 80060b0:	e7f2      	b.n	8006098 <__sinit+0xc>
 80060b2:	bf00      	nop
 80060b4:	08005ff9 	.word	0x08005ff9
 80060b8:	20000444 	.word	0x20000444

080060bc <_fwalk_sglue>:
 80060bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060c0:	4607      	mov	r7, r0
 80060c2:	4688      	mov	r8, r1
 80060c4:	4614      	mov	r4, r2
 80060c6:	2600      	movs	r6, #0
 80060c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80060cc:	f1b9 0901 	subs.w	r9, r9, #1
 80060d0:	d505      	bpl.n	80060de <_fwalk_sglue+0x22>
 80060d2:	6824      	ldr	r4, [r4, #0]
 80060d4:	2c00      	cmp	r4, #0
 80060d6:	d1f7      	bne.n	80060c8 <_fwalk_sglue+0xc>
 80060d8:	4630      	mov	r0, r6
 80060da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060de:	89ab      	ldrh	r3, [r5, #12]
 80060e0:	2b01      	cmp	r3, #1
 80060e2:	d907      	bls.n	80060f4 <_fwalk_sglue+0x38>
 80060e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80060e8:	3301      	adds	r3, #1
 80060ea:	d003      	beq.n	80060f4 <_fwalk_sglue+0x38>
 80060ec:	4629      	mov	r1, r5
 80060ee:	4638      	mov	r0, r7
 80060f0:	47c0      	blx	r8
 80060f2:	4306      	orrs	r6, r0
 80060f4:	3568      	adds	r5, #104	@ 0x68
 80060f6:	e7e9      	b.n	80060cc <_fwalk_sglue+0x10>

080060f8 <siprintf>:
 80060f8:	b40e      	push	{r1, r2, r3}
 80060fa:	b500      	push	{lr}
 80060fc:	b09c      	sub	sp, #112	@ 0x70
 80060fe:	ab1d      	add	r3, sp, #116	@ 0x74
 8006100:	9002      	str	r0, [sp, #8]
 8006102:	9006      	str	r0, [sp, #24]
 8006104:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006108:	4809      	ldr	r0, [pc, #36]	@ (8006130 <siprintf+0x38>)
 800610a:	9107      	str	r1, [sp, #28]
 800610c:	9104      	str	r1, [sp, #16]
 800610e:	4909      	ldr	r1, [pc, #36]	@ (8006134 <siprintf+0x3c>)
 8006110:	f853 2b04 	ldr.w	r2, [r3], #4
 8006114:	9105      	str	r1, [sp, #20]
 8006116:	6800      	ldr	r0, [r0, #0]
 8006118:	9301      	str	r3, [sp, #4]
 800611a:	a902      	add	r1, sp, #8
 800611c:	f001 fbfa 	bl	8007914 <_svfiprintf_r>
 8006120:	9b02      	ldr	r3, [sp, #8]
 8006122:	2200      	movs	r2, #0
 8006124:	701a      	strb	r2, [r3, #0]
 8006126:	b01c      	add	sp, #112	@ 0x70
 8006128:	f85d eb04 	ldr.w	lr, [sp], #4
 800612c:	b003      	add	sp, #12
 800612e:	4770      	bx	lr
 8006130:	20000018 	.word	0x20000018
 8006134:	ffff0208 	.word	0xffff0208

08006138 <__sread>:
 8006138:	b510      	push	{r4, lr}
 800613a:	460c      	mov	r4, r1
 800613c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006140:	f000 f86c 	bl	800621c <_read_r>
 8006144:	2800      	cmp	r0, #0
 8006146:	bfab      	itete	ge
 8006148:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800614a:	89a3      	ldrhlt	r3, [r4, #12]
 800614c:	181b      	addge	r3, r3, r0
 800614e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006152:	bfac      	ite	ge
 8006154:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006156:	81a3      	strhlt	r3, [r4, #12]
 8006158:	bd10      	pop	{r4, pc}

0800615a <__swrite>:
 800615a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800615e:	461f      	mov	r7, r3
 8006160:	898b      	ldrh	r3, [r1, #12]
 8006162:	05db      	lsls	r3, r3, #23
 8006164:	4605      	mov	r5, r0
 8006166:	460c      	mov	r4, r1
 8006168:	4616      	mov	r6, r2
 800616a:	d505      	bpl.n	8006178 <__swrite+0x1e>
 800616c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006170:	2302      	movs	r3, #2
 8006172:	2200      	movs	r2, #0
 8006174:	f000 f840 	bl	80061f8 <_lseek_r>
 8006178:	89a3      	ldrh	r3, [r4, #12]
 800617a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800617e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006182:	81a3      	strh	r3, [r4, #12]
 8006184:	4632      	mov	r2, r6
 8006186:	463b      	mov	r3, r7
 8006188:	4628      	mov	r0, r5
 800618a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800618e:	f000 b857 	b.w	8006240 <_write_r>

08006192 <__sseek>:
 8006192:	b510      	push	{r4, lr}
 8006194:	460c      	mov	r4, r1
 8006196:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800619a:	f000 f82d 	bl	80061f8 <_lseek_r>
 800619e:	1c43      	adds	r3, r0, #1
 80061a0:	89a3      	ldrh	r3, [r4, #12]
 80061a2:	bf15      	itete	ne
 80061a4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80061a6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80061aa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80061ae:	81a3      	strheq	r3, [r4, #12]
 80061b0:	bf18      	it	ne
 80061b2:	81a3      	strhne	r3, [r4, #12]
 80061b4:	bd10      	pop	{r4, pc}

080061b6 <__sclose>:
 80061b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061ba:	f000 b80d 	b.w	80061d8 <_close_r>

080061be <memset>:
 80061be:	4402      	add	r2, r0
 80061c0:	4603      	mov	r3, r0
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d100      	bne.n	80061c8 <memset+0xa>
 80061c6:	4770      	bx	lr
 80061c8:	f803 1b01 	strb.w	r1, [r3], #1
 80061cc:	e7f9      	b.n	80061c2 <memset+0x4>
	...

080061d0 <_localeconv_r>:
 80061d0:	4800      	ldr	r0, [pc, #0]	@ (80061d4 <_localeconv_r+0x4>)
 80061d2:	4770      	bx	lr
 80061d4:	20000158 	.word	0x20000158

080061d8 <_close_r>:
 80061d8:	b538      	push	{r3, r4, r5, lr}
 80061da:	4d06      	ldr	r5, [pc, #24]	@ (80061f4 <_close_r+0x1c>)
 80061dc:	2300      	movs	r3, #0
 80061de:	4604      	mov	r4, r0
 80061e0:	4608      	mov	r0, r1
 80061e2:	602b      	str	r3, [r5, #0]
 80061e4:	f7fb fa15 	bl	8001612 <_close>
 80061e8:	1c43      	adds	r3, r0, #1
 80061ea:	d102      	bne.n	80061f2 <_close_r+0x1a>
 80061ec:	682b      	ldr	r3, [r5, #0]
 80061ee:	b103      	cbz	r3, 80061f2 <_close_r+0x1a>
 80061f0:	6023      	str	r3, [r4, #0]
 80061f2:	bd38      	pop	{r3, r4, r5, pc}
 80061f4:	20000448 	.word	0x20000448

080061f8 <_lseek_r>:
 80061f8:	b538      	push	{r3, r4, r5, lr}
 80061fa:	4d07      	ldr	r5, [pc, #28]	@ (8006218 <_lseek_r+0x20>)
 80061fc:	4604      	mov	r4, r0
 80061fe:	4608      	mov	r0, r1
 8006200:	4611      	mov	r1, r2
 8006202:	2200      	movs	r2, #0
 8006204:	602a      	str	r2, [r5, #0]
 8006206:	461a      	mov	r2, r3
 8006208:	f7fb fa2a 	bl	8001660 <_lseek>
 800620c:	1c43      	adds	r3, r0, #1
 800620e:	d102      	bne.n	8006216 <_lseek_r+0x1e>
 8006210:	682b      	ldr	r3, [r5, #0]
 8006212:	b103      	cbz	r3, 8006216 <_lseek_r+0x1e>
 8006214:	6023      	str	r3, [r4, #0]
 8006216:	bd38      	pop	{r3, r4, r5, pc}
 8006218:	20000448 	.word	0x20000448

0800621c <_read_r>:
 800621c:	b538      	push	{r3, r4, r5, lr}
 800621e:	4d07      	ldr	r5, [pc, #28]	@ (800623c <_read_r+0x20>)
 8006220:	4604      	mov	r4, r0
 8006222:	4608      	mov	r0, r1
 8006224:	4611      	mov	r1, r2
 8006226:	2200      	movs	r2, #0
 8006228:	602a      	str	r2, [r5, #0]
 800622a:	461a      	mov	r2, r3
 800622c:	f7fb f9b8 	bl	80015a0 <_read>
 8006230:	1c43      	adds	r3, r0, #1
 8006232:	d102      	bne.n	800623a <_read_r+0x1e>
 8006234:	682b      	ldr	r3, [r5, #0]
 8006236:	b103      	cbz	r3, 800623a <_read_r+0x1e>
 8006238:	6023      	str	r3, [r4, #0]
 800623a:	bd38      	pop	{r3, r4, r5, pc}
 800623c:	20000448 	.word	0x20000448

08006240 <_write_r>:
 8006240:	b538      	push	{r3, r4, r5, lr}
 8006242:	4d07      	ldr	r5, [pc, #28]	@ (8006260 <_write_r+0x20>)
 8006244:	4604      	mov	r4, r0
 8006246:	4608      	mov	r0, r1
 8006248:	4611      	mov	r1, r2
 800624a:	2200      	movs	r2, #0
 800624c:	602a      	str	r2, [r5, #0]
 800624e:	461a      	mov	r2, r3
 8006250:	f7fb f9c3 	bl	80015da <_write>
 8006254:	1c43      	adds	r3, r0, #1
 8006256:	d102      	bne.n	800625e <_write_r+0x1e>
 8006258:	682b      	ldr	r3, [r5, #0]
 800625a:	b103      	cbz	r3, 800625e <_write_r+0x1e>
 800625c:	6023      	str	r3, [r4, #0]
 800625e:	bd38      	pop	{r3, r4, r5, pc}
 8006260:	20000448 	.word	0x20000448

08006264 <__errno>:
 8006264:	4b01      	ldr	r3, [pc, #4]	@ (800626c <__errno+0x8>)
 8006266:	6818      	ldr	r0, [r3, #0]
 8006268:	4770      	bx	lr
 800626a:	bf00      	nop
 800626c:	20000018 	.word	0x20000018

08006270 <__libc_init_array>:
 8006270:	b570      	push	{r4, r5, r6, lr}
 8006272:	4d0d      	ldr	r5, [pc, #52]	@ (80062a8 <__libc_init_array+0x38>)
 8006274:	4c0d      	ldr	r4, [pc, #52]	@ (80062ac <__libc_init_array+0x3c>)
 8006276:	1b64      	subs	r4, r4, r5
 8006278:	10a4      	asrs	r4, r4, #2
 800627a:	2600      	movs	r6, #0
 800627c:	42a6      	cmp	r6, r4
 800627e:	d109      	bne.n	8006294 <__libc_init_array+0x24>
 8006280:	4d0b      	ldr	r5, [pc, #44]	@ (80062b0 <__libc_init_array+0x40>)
 8006282:	4c0c      	ldr	r4, [pc, #48]	@ (80062b4 <__libc_init_array+0x44>)
 8006284:	f002 f864 	bl	8008350 <_init>
 8006288:	1b64      	subs	r4, r4, r5
 800628a:	10a4      	asrs	r4, r4, #2
 800628c:	2600      	movs	r6, #0
 800628e:	42a6      	cmp	r6, r4
 8006290:	d105      	bne.n	800629e <__libc_init_array+0x2e>
 8006292:	bd70      	pop	{r4, r5, r6, pc}
 8006294:	f855 3b04 	ldr.w	r3, [r5], #4
 8006298:	4798      	blx	r3
 800629a:	3601      	adds	r6, #1
 800629c:	e7ee      	b.n	800627c <__libc_init_array+0xc>
 800629e:	f855 3b04 	ldr.w	r3, [r5], #4
 80062a2:	4798      	blx	r3
 80062a4:	3601      	adds	r6, #1
 80062a6:	e7f2      	b.n	800628e <__libc_init_array+0x1e>
 80062a8:	08008748 	.word	0x08008748
 80062ac:	08008748 	.word	0x08008748
 80062b0:	08008748 	.word	0x08008748
 80062b4:	0800874c 	.word	0x0800874c

080062b8 <__retarget_lock_init_recursive>:
 80062b8:	4770      	bx	lr

080062ba <__retarget_lock_acquire_recursive>:
 80062ba:	4770      	bx	lr

080062bc <__retarget_lock_release_recursive>:
 80062bc:	4770      	bx	lr

080062be <quorem>:
 80062be:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062c2:	6903      	ldr	r3, [r0, #16]
 80062c4:	690c      	ldr	r4, [r1, #16]
 80062c6:	42a3      	cmp	r3, r4
 80062c8:	4607      	mov	r7, r0
 80062ca:	db7e      	blt.n	80063ca <quorem+0x10c>
 80062cc:	3c01      	subs	r4, #1
 80062ce:	f101 0814 	add.w	r8, r1, #20
 80062d2:	00a3      	lsls	r3, r4, #2
 80062d4:	f100 0514 	add.w	r5, r0, #20
 80062d8:	9300      	str	r3, [sp, #0]
 80062da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80062de:	9301      	str	r3, [sp, #4]
 80062e0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80062e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80062e8:	3301      	adds	r3, #1
 80062ea:	429a      	cmp	r2, r3
 80062ec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80062f0:	fbb2 f6f3 	udiv	r6, r2, r3
 80062f4:	d32e      	bcc.n	8006354 <quorem+0x96>
 80062f6:	f04f 0a00 	mov.w	sl, #0
 80062fa:	46c4      	mov	ip, r8
 80062fc:	46ae      	mov	lr, r5
 80062fe:	46d3      	mov	fp, sl
 8006300:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006304:	b298      	uxth	r0, r3
 8006306:	fb06 a000 	mla	r0, r6, r0, sl
 800630a:	0c02      	lsrs	r2, r0, #16
 800630c:	0c1b      	lsrs	r3, r3, #16
 800630e:	fb06 2303 	mla	r3, r6, r3, r2
 8006312:	f8de 2000 	ldr.w	r2, [lr]
 8006316:	b280      	uxth	r0, r0
 8006318:	b292      	uxth	r2, r2
 800631a:	1a12      	subs	r2, r2, r0
 800631c:	445a      	add	r2, fp
 800631e:	f8de 0000 	ldr.w	r0, [lr]
 8006322:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006326:	b29b      	uxth	r3, r3
 8006328:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800632c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006330:	b292      	uxth	r2, r2
 8006332:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006336:	45e1      	cmp	r9, ip
 8006338:	f84e 2b04 	str.w	r2, [lr], #4
 800633c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006340:	d2de      	bcs.n	8006300 <quorem+0x42>
 8006342:	9b00      	ldr	r3, [sp, #0]
 8006344:	58eb      	ldr	r3, [r5, r3]
 8006346:	b92b      	cbnz	r3, 8006354 <quorem+0x96>
 8006348:	9b01      	ldr	r3, [sp, #4]
 800634a:	3b04      	subs	r3, #4
 800634c:	429d      	cmp	r5, r3
 800634e:	461a      	mov	r2, r3
 8006350:	d32f      	bcc.n	80063b2 <quorem+0xf4>
 8006352:	613c      	str	r4, [r7, #16]
 8006354:	4638      	mov	r0, r7
 8006356:	f001 f979 	bl	800764c <__mcmp>
 800635a:	2800      	cmp	r0, #0
 800635c:	db25      	blt.n	80063aa <quorem+0xec>
 800635e:	4629      	mov	r1, r5
 8006360:	2000      	movs	r0, #0
 8006362:	f858 2b04 	ldr.w	r2, [r8], #4
 8006366:	f8d1 c000 	ldr.w	ip, [r1]
 800636a:	fa1f fe82 	uxth.w	lr, r2
 800636e:	fa1f f38c 	uxth.w	r3, ip
 8006372:	eba3 030e 	sub.w	r3, r3, lr
 8006376:	4403      	add	r3, r0
 8006378:	0c12      	lsrs	r2, r2, #16
 800637a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800637e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006382:	b29b      	uxth	r3, r3
 8006384:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006388:	45c1      	cmp	r9, r8
 800638a:	f841 3b04 	str.w	r3, [r1], #4
 800638e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006392:	d2e6      	bcs.n	8006362 <quorem+0xa4>
 8006394:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006398:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800639c:	b922      	cbnz	r2, 80063a8 <quorem+0xea>
 800639e:	3b04      	subs	r3, #4
 80063a0:	429d      	cmp	r5, r3
 80063a2:	461a      	mov	r2, r3
 80063a4:	d30b      	bcc.n	80063be <quorem+0x100>
 80063a6:	613c      	str	r4, [r7, #16]
 80063a8:	3601      	adds	r6, #1
 80063aa:	4630      	mov	r0, r6
 80063ac:	b003      	add	sp, #12
 80063ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063b2:	6812      	ldr	r2, [r2, #0]
 80063b4:	3b04      	subs	r3, #4
 80063b6:	2a00      	cmp	r2, #0
 80063b8:	d1cb      	bne.n	8006352 <quorem+0x94>
 80063ba:	3c01      	subs	r4, #1
 80063bc:	e7c6      	b.n	800634c <quorem+0x8e>
 80063be:	6812      	ldr	r2, [r2, #0]
 80063c0:	3b04      	subs	r3, #4
 80063c2:	2a00      	cmp	r2, #0
 80063c4:	d1ef      	bne.n	80063a6 <quorem+0xe8>
 80063c6:	3c01      	subs	r4, #1
 80063c8:	e7ea      	b.n	80063a0 <quorem+0xe2>
 80063ca:	2000      	movs	r0, #0
 80063cc:	e7ee      	b.n	80063ac <quorem+0xee>
	...

080063d0 <_dtoa_r>:
 80063d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063d4:	69c7      	ldr	r7, [r0, #28]
 80063d6:	b099      	sub	sp, #100	@ 0x64
 80063d8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80063dc:	ec55 4b10 	vmov	r4, r5, d0
 80063e0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80063e2:	9109      	str	r1, [sp, #36]	@ 0x24
 80063e4:	4683      	mov	fp, r0
 80063e6:	920e      	str	r2, [sp, #56]	@ 0x38
 80063e8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80063ea:	b97f      	cbnz	r7, 800640c <_dtoa_r+0x3c>
 80063ec:	2010      	movs	r0, #16
 80063ee:	f000 fdfd 	bl	8006fec <malloc>
 80063f2:	4602      	mov	r2, r0
 80063f4:	f8cb 001c 	str.w	r0, [fp, #28]
 80063f8:	b920      	cbnz	r0, 8006404 <_dtoa_r+0x34>
 80063fa:	4ba7      	ldr	r3, [pc, #668]	@ (8006698 <_dtoa_r+0x2c8>)
 80063fc:	21ef      	movs	r1, #239	@ 0xef
 80063fe:	48a7      	ldr	r0, [pc, #668]	@ (800669c <_dtoa_r+0x2cc>)
 8006400:	f001 fc68 	bl	8007cd4 <__assert_func>
 8006404:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006408:	6007      	str	r7, [r0, #0]
 800640a:	60c7      	str	r7, [r0, #12]
 800640c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006410:	6819      	ldr	r1, [r3, #0]
 8006412:	b159      	cbz	r1, 800642c <_dtoa_r+0x5c>
 8006414:	685a      	ldr	r2, [r3, #4]
 8006416:	604a      	str	r2, [r1, #4]
 8006418:	2301      	movs	r3, #1
 800641a:	4093      	lsls	r3, r2
 800641c:	608b      	str	r3, [r1, #8]
 800641e:	4658      	mov	r0, fp
 8006420:	f000 feda 	bl	80071d8 <_Bfree>
 8006424:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006428:	2200      	movs	r2, #0
 800642a:	601a      	str	r2, [r3, #0]
 800642c:	1e2b      	subs	r3, r5, #0
 800642e:	bfb9      	ittee	lt
 8006430:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006434:	9303      	strlt	r3, [sp, #12]
 8006436:	2300      	movge	r3, #0
 8006438:	6033      	strge	r3, [r6, #0]
 800643a:	9f03      	ldr	r7, [sp, #12]
 800643c:	4b98      	ldr	r3, [pc, #608]	@ (80066a0 <_dtoa_r+0x2d0>)
 800643e:	bfbc      	itt	lt
 8006440:	2201      	movlt	r2, #1
 8006442:	6032      	strlt	r2, [r6, #0]
 8006444:	43bb      	bics	r3, r7
 8006446:	d112      	bne.n	800646e <_dtoa_r+0x9e>
 8006448:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800644a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800644e:	6013      	str	r3, [r2, #0]
 8006450:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006454:	4323      	orrs	r3, r4
 8006456:	f000 854d 	beq.w	8006ef4 <_dtoa_r+0xb24>
 800645a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800645c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80066b4 <_dtoa_r+0x2e4>
 8006460:	2b00      	cmp	r3, #0
 8006462:	f000 854f 	beq.w	8006f04 <_dtoa_r+0xb34>
 8006466:	f10a 0303 	add.w	r3, sl, #3
 800646a:	f000 bd49 	b.w	8006f00 <_dtoa_r+0xb30>
 800646e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006472:	2200      	movs	r2, #0
 8006474:	ec51 0b17 	vmov	r0, r1, d7
 8006478:	2300      	movs	r3, #0
 800647a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800647e:	f7fa fb33 	bl	8000ae8 <__aeabi_dcmpeq>
 8006482:	4680      	mov	r8, r0
 8006484:	b158      	cbz	r0, 800649e <_dtoa_r+0xce>
 8006486:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006488:	2301      	movs	r3, #1
 800648a:	6013      	str	r3, [r2, #0]
 800648c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800648e:	b113      	cbz	r3, 8006496 <_dtoa_r+0xc6>
 8006490:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006492:	4b84      	ldr	r3, [pc, #528]	@ (80066a4 <_dtoa_r+0x2d4>)
 8006494:	6013      	str	r3, [r2, #0]
 8006496:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80066b8 <_dtoa_r+0x2e8>
 800649a:	f000 bd33 	b.w	8006f04 <_dtoa_r+0xb34>
 800649e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80064a2:	aa16      	add	r2, sp, #88	@ 0x58
 80064a4:	a917      	add	r1, sp, #92	@ 0x5c
 80064a6:	4658      	mov	r0, fp
 80064a8:	f001 f980 	bl	80077ac <__d2b>
 80064ac:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80064b0:	4681      	mov	r9, r0
 80064b2:	2e00      	cmp	r6, #0
 80064b4:	d077      	beq.n	80065a6 <_dtoa_r+0x1d6>
 80064b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80064b8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80064bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80064c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80064c4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80064c8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80064cc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80064d0:	4619      	mov	r1, r3
 80064d2:	2200      	movs	r2, #0
 80064d4:	4b74      	ldr	r3, [pc, #464]	@ (80066a8 <_dtoa_r+0x2d8>)
 80064d6:	f7f9 fee7 	bl	80002a8 <__aeabi_dsub>
 80064da:	a369      	add	r3, pc, #420	@ (adr r3, 8006680 <_dtoa_r+0x2b0>)
 80064dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064e0:	f7fa f89a 	bl	8000618 <__aeabi_dmul>
 80064e4:	a368      	add	r3, pc, #416	@ (adr r3, 8006688 <_dtoa_r+0x2b8>)
 80064e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ea:	f7f9 fedf 	bl	80002ac <__adddf3>
 80064ee:	4604      	mov	r4, r0
 80064f0:	4630      	mov	r0, r6
 80064f2:	460d      	mov	r5, r1
 80064f4:	f7fa f826 	bl	8000544 <__aeabi_i2d>
 80064f8:	a365      	add	r3, pc, #404	@ (adr r3, 8006690 <_dtoa_r+0x2c0>)
 80064fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064fe:	f7fa f88b 	bl	8000618 <__aeabi_dmul>
 8006502:	4602      	mov	r2, r0
 8006504:	460b      	mov	r3, r1
 8006506:	4620      	mov	r0, r4
 8006508:	4629      	mov	r1, r5
 800650a:	f7f9 fecf 	bl	80002ac <__adddf3>
 800650e:	4604      	mov	r4, r0
 8006510:	460d      	mov	r5, r1
 8006512:	f7fa fb31 	bl	8000b78 <__aeabi_d2iz>
 8006516:	2200      	movs	r2, #0
 8006518:	4607      	mov	r7, r0
 800651a:	2300      	movs	r3, #0
 800651c:	4620      	mov	r0, r4
 800651e:	4629      	mov	r1, r5
 8006520:	f7fa faec 	bl	8000afc <__aeabi_dcmplt>
 8006524:	b140      	cbz	r0, 8006538 <_dtoa_r+0x168>
 8006526:	4638      	mov	r0, r7
 8006528:	f7fa f80c 	bl	8000544 <__aeabi_i2d>
 800652c:	4622      	mov	r2, r4
 800652e:	462b      	mov	r3, r5
 8006530:	f7fa fada 	bl	8000ae8 <__aeabi_dcmpeq>
 8006534:	b900      	cbnz	r0, 8006538 <_dtoa_r+0x168>
 8006536:	3f01      	subs	r7, #1
 8006538:	2f16      	cmp	r7, #22
 800653a:	d851      	bhi.n	80065e0 <_dtoa_r+0x210>
 800653c:	4b5b      	ldr	r3, [pc, #364]	@ (80066ac <_dtoa_r+0x2dc>)
 800653e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006546:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800654a:	f7fa fad7 	bl	8000afc <__aeabi_dcmplt>
 800654e:	2800      	cmp	r0, #0
 8006550:	d048      	beq.n	80065e4 <_dtoa_r+0x214>
 8006552:	3f01      	subs	r7, #1
 8006554:	2300      	movs	r3, #0
 8006556:	9312      	str	r3, [sp, #72]	@ 0x48
 8006558:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800655a:	1b9b      	subs	r3, r3, r6
 800655c:	1e5a      	subs	r2, r3, #1
 800655e:	bf44      	itt	mi
 8006560:	f1c3 0801 	rsbmi	r8, r3, #1
 8006564:	2300      	movmi	r3, #0
 8006566:	9208      	str	r2, [sp, #32]
 8006568:	bf54      	ite	pl
 800656a:	f04f 0800 	movpl.w	r8, #0
 800656e:	9308      	strmi	r3, [sp, #32]
 8006570:	2f00      	cmp	r7, #0
 8006572:	db39      	blt.n	80065e8 <_dtoa_r+0x218>
 8006574:	9b08      	ldr	r3, [sp, #32]
 8006576:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006578:	443b      	add	r3, r7
 800657a:	9308      	str	r3, [sp, #32]
 800657c:	2300      	movs	r3, #0
 800657e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006580:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006582:	2b09      	cmp	r3, #9
 8006584:	d864      	bhi.n	8006650 <_dtoa_r+0x280>
 8006586:	2b05      	cmp	r3, #5
 8006588:	bfc4      	itt	gt
 800658a:	3b04      	subgt	r3, #4
 800658c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800658e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006590:	f1a3 0302 	sub.w	r3, r3, #2
 8006594:	bfcc      	ite	gt
 8006596:	2400      	movgt	r4, #0
 8006598:	2401      	movle	r4, #1
 800659a:	2b03      	cmp	r3, #3
 800659c:	d863      	bhi.n	8006666 <_dtoa_r+0x296>
 800659e:	e8df f003 	tbb	[pc, r3]
 80065a2:	372a      	.short	0x372a
 80065a4:	5535      	.short	0x5535
 80065a6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80065aa:	441e      	add	r6, r3
 80065ac:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80065b0:	2b20      	cmp	r3, #32
 80065b2:	bfc1      	itttt	gt
 80065b4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80065b8:	409f      	lslgt	r7, r3
 80065ba:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80065be:	fa24 f303 	lsrgt.w	r3, r4, r3
 80065c2:	bfd6      	itet	le
 80065c4:	f1c3 0320 	rsble	r3, r3, #32
 80065c8:	ea47 0003 	orrgt.w	r0, r7, r3
 80065cc:	fa04 f003 	lslle.w	r0, r4, r3
 80065d0:	f7f9 ffa8 	bl	8000524 <__aeabi_ui2d>
 80065d4:	2201      	movs	r2, #1
 80065d6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80065da:	3e01      	subs	r6, #1
 80065dc:	9214      	str	r2, [sp, #80]	@ 0x50
 80065de:	e777      	b.n	80064d0 <_dtoa_r+0x100>
 80065e0:	2301      	movs	r3, #1
 80065e2:	e7b8      	b.n	8006556 <_dtoa_r+0x186>
 80065e4:	9012      	str	r0, [sp, #72]	@ 0x48
 80065e6:	e7b7      	b.n	8006558 <_dtoa_r+0x188>
 80065e8:	427b      	negs	r3, r7
 80065ea:	930a      	str	r3, [sp, #40]	@ 0x28
 80065ec:	2300      	movs	r3, #0
 80065ee:	eba8 0807 	sub.w	r8, r8, r7
 80065f2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80065f4:	e7c4      	b.n	8006580 <_dtoa_r+0x1b0>
 80065f6:	2300      	movs	r3, #0
 80065f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80065fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	dc35      	bgt.n	800666c <_dtoa_r+0x29c>
 8006600:	2301      	movs	r3, #1
 8006602:	9300      	str	r3, [sp, #0]
 8006604:	9307      	str	r3, [sp, #28]
 8006606:	461a      	mov	r2, r3
 8006608:	920e      	str	r2, [sp, #56]	@ 0x38
 800660a:	e00b      	b.n	8006624 <_dtoa_r+0x254>
 800660c:	2301      	movs	r3, #1
 800660e:	e7f3      	b.n	80065f8 <_dtoa_r+0x228>
 8006610:	2300      	movs	r3, #0
 8006612:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006614:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006616:	18fb      	adds	r3, r7, r3
 8006618:	9300      	str	r3, [sp, #0]
 800661a:	3301      	adds	r3, #1
 800661c:	2b01      	cmp	r3, #1
 800661e:	9307      	str	r3, [sp, #28]
 8006620:	bfb8      	it	lt
 8006622:	2301      	movlt	r3, #1
 8006624:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006628:	2100      	movs	r1, #0
 800662a:	2204      	movs	r2, #4
 800662c:	f102 0514 	add.w	r5, r2, #20
 8006630:	429d      	cmp	r5, r3
 8006632:	d91f      	bls.n	8006674 <_dtoa_r+0x2a4>
 8006634:	6041      	str	r1, [r0, #4]
 8006636:	4658      	mov	r0, fp
 8006638:	f000 fd8e 	bl	8007158 <_Balloc>
 800663c:	4682      	mov	sl, r0
 800663e:	2800      	cmp	r0, #0
 8006640:	d13c      	bne.n	80066bc <_dtoa_r+0x2ec>
 8006642:	4b1b      	ldr	r3, [pc, #108]	@ (80066b0 <_dtoa_r+0x2e0>)
 8006644:	4602      	mov	r2, r0
 8006646:	f240 11af 	movw	r1, #431	@ 0x1af
 800664a:	e6d8      	b.n	80063fe <_dtoa_r+0x2e>
 800664c:	2301      	movs	r3, #1
 800664e:	e7e0      	b.n	8006612 <_dtoa_r+0x242>
 8006650:	2401      	movs	r4, #1
 8006652:	2300      	movs	r3, #0
 8006654:	9309      	str	r3, [sp, #36]	@ 0x24
 8006656:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006658:	f04f 33ff 	mov.w	r3, #4294967295
 800665c:	9300      	str	r3, [sp, #0]
 800665e:	9307      	str	r3, [sp, #28]
 8006660:	2200      	movs	r2, #0
 8006662:	2312      	movs	r3, #18
 8006664:	e7d0      	b.n	8006608 <_dtoa_r+0x238>
 8006666:	2301      	movs	r3, #1
 8006668:	930b      	str	r3, [sp, #44]	@ 0x2c
 800666a:	e7f5      	b.n	8006658 <_dtoa_r+0x288>
 800666c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800666e:	9300      	str	r3, [sp, #0]
 8006670:	9307      	str	r3, [sp, #28]
 8006672:	e7d7      	b.n	8006624 <_dtoa_r+0x254>
 8006674:	3101      	adds	r1, #1
 8006676:	0052      	lsls	r2, r2, #1
 8006678:	e7d8      	b.n	800662c <_dtoa_r+0x25c>
 800667a:	bf00      	nop
 800667c:	f3af 8000 	nop.w
 8006680:	636f4361 	.word	0x636f4361
 8006684:	3fd287a7 	.word	0x3fd287a7
 8006688:	8b60c8b3 	.word	0x8b60c8b3
 800668c:	3fc68a28 	.word	0x3fc68a28
 8006690:	509f79fb 	.word	0x509f79fb
 8006694:	3fd34413 	.word	0x3fd34413
 8006698:	0800840d 	.word	0x0800840d
 800669c:	08008424 	.word	0x08008424
 80066a0:	7ff00000 	.word	0x7ff00000
 80066a4:	080083dd 	.word	0x080083dd
 80066a8:	3ff80000 	.word	0x3ff80000
 80066ac:	08008520 	.word	0x08008520
 80066b0:	0800847c 	.word	0x0800847c
 80066b4:	08008409 	.word	0x08008409
 80066b8:	080083dc 	.word	0x080083dc
 80066bc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80066c0:	6018      	str	r0, [r3, #0]
 80066c2:	9b07      	ldr	r3, [sp, #28]
 80066c4:	2b0e      	cmp	r3, #14
 80066c6:	f200 80a4 	bhi.w	8006812 <_dtoa_r+0x442>
 80066ca:	2c00      	cmp	r4, #0
 80066cc:	f000 80a1 	beq.w	8006812 <_dtoa_r+0x442>
 80066d0:	2f00      	cmp	r7, #0
 80066d2:	dd33      	ble.n	800673c <_dtoa_r+0x36c>
 80066d4:	4bad      	ldr	r3, [pc, #692]	@ (800698c <_dtoa_r+0x5bc>)
 80066d6:	f007 020f 	and.w	r2, r7, #15
 80066da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80066de:	ed93 7b00 	vldr	d7, [r3]
 80066e2:	05f8      	lsls	r0, r7, #23
 80066e4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80066e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80066ec:	d516      	bpl.n	800671c <_dtoa_r+0x34c>
 80066ee:	4ba8      	ldr	r3, [pc, #672]	@ (8006990 <_dtoa_r+0x5c0>)
 80066f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80066f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80066f8:	f7fa f8b8 	bl	800086c <__aeabi_ddiv>
 80066fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006700:	f004 040f 	and.w	r4, r4, #15
 8006704:	2603      	movs	r6, #3
 8006706:	4da2      	ldr	r5, [pc, #648]	@ (8006990 <_dtoa_r+0x5c0>)
 8006708:	b954      	cbnz	r4, 8006720 <_dtoa_r+0x350>
 800670a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800670e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006712:	f7fa f8ab 	bl	800086c <__aeabi_ddiv>
 8006716:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800671a:	e028      	b.n	800676e <_dtoa_r+0x39e>
 800671c:	2602      	movs	r6, #2
 800671e:	e7f2      	b.n	8006706 <_dtoa_r+0x336>
 8006720:	07e1      	lsls	r1, r4, #31
 8006722:	d508      	bpl.n	8006736 <_dtoa_r+0x366>
 8006724:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006728:	e9d5 2300 	ldrd	r2, r3, [r5]
 800672c:	f7f9 ff74 	bl	8000618 <__aeabi_dmul>
 8006730:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006734:	3601      	adds	r6, #1
 8006736:	1064      	asrs	r4, r4, #1
 8006738:	3508      	adds	r5, #8
 800673a:	e7e5      	b.n	8006708 <_dtoa_r+0x338>
 800673c:	f000 80d2 	beq.w	80068e4 <_dtoa_r+0x514>
 8006740:	427c      	negs	r4, r7
 8006742:	4b92      	ldr	r3, [pc, #584]	@ (800698c <_dtoa_r+0x5bc>)
 8006744:	4d92      	ldr	r5, [pc, #584]	@ (8006990 <_dtoa_r+0x5c0>)
 8006746:	f004 020f 	and.w	r2, r4, #15
 800674a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800674e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006752:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006756:	f7f9 ff5f 	bl	8000618 <__aeabi_dmul>
 800675a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800675e:	1124      	asrs	r4, r4, #4
 8006760:	2300      	movs	r3, #0
 8006762:	2602      	movs	r6, #2
 8006764:	2c00      	cmp	r4, #0
 8006766:	f040 80b2 	bne.w	80068ce <_dtoa_r+0x4fe>
 800676a:	2b00      	cmp	r3, #0
 800676c:	d1d3      	bne.n	8006716 <_dtoa_r+0x346>
 800676e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006770:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006774:	2b00      	cmp	r3, #0
 8006776:	f000 80b7 	beq.w	80068e8 <_dtoa_r+0x518>
 800677a:	4b86      	ldr	r3, [pc, #536]	@ (8006994 <_dtoa_r+0x5c4>)
 800677c:	2200      	movs	r2, #0
 800677e:	4620      	mov	r0, r4
 8006780:	4629      	mov	r1, r5
 8006782:	f7fa f9bb 	bl	8000afc <__aeabi_dcmplt>
 8006786:	2800      	cmp	r0, #0
 8006788:	f000 80ae 	beq.w	80068e8 <_dtoa_r+0x518>
 800678c:	9b07      	ldr	r3, [sp, #28]
 800678e:	2b00      	cmp	r3, #0
 8006790:	f000 80aa 	beq.w	80068e8 <_dtoa_r+0x518>
 8006794:	9b00      	ldr	r3, [sp, #0]
 8006796:	2b00      	cmp	r3, #0
 8006798:	dd37      	ble.n	800680a <_dtoa_r+0x43a>
 800679a:	1e7b      	subs	r3, r7, #1
 800679c:	9304      	str	r3, [sp, #16]
 800679e:	4620      	mov	r0, r4
 80067a0:	4b7d      	ldr	r3, [pc, #500]	@ (8006998 <_dtoa_r+0x5c8>)
 80067a2:	2200      	movs	r2, #0
 80067a4:	4629      	mov	r1, r5
 80067a6:	f7f9 ff37 	bl	8000618 <__aeabi_dmul>
 80067aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067ae:	9c00      	ldr	r4, [sp, #0]
 80067b0:	3601      	adds	r6, #1
 80067b2:	4630      	mov	r0, r6
 80067b4:	f7f9 fec6 	bl	8000544 <__aeabi_i2d>
 80067b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80067bc:	f7f9 ff2c 	bl	8000618 <__aeabi_dmul>
 80067c0:	4b76      	ldr	r3, [pc, #472]	@ (800699c <_dtoa_r+0x5cc>)
 80067c2:	2200      	movs	r2, #0
 80067c4:	f7f9 fd72 	bl	80002ac <__adddf3>
 80067c8:	4605      	mov	r5, r0
 80067ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80067ce:	2c00      	cmp	r4, #0
 80067d0:	f040 808d 	bne.w	80068ee <_dtoa_r+0x51e>
 80067d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80067d8:	4b71      	ldr	r3, [pc, #452]	@ (80069a0 <_dtoa_r+0x5d0>)
 80067da:	2200      	movs	r2, #0
 80067dc:	f7f9 fd64 	bl	80002a8 <__aeabi_dsub>
 80067e0:	4602      	mov	r2, r0
 80067e2:	460b      	mov	r3, r1
 80067e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80067e8:	462a      	mov	r2, r5
 80067ea:	4633      	mov	r3, r6
 80067ec:	f7fa f9a4 	bl	8000b38 <__aeabi_dcmpgt>
 80067f0:	2800      	cmp	r0, #0
 80067f2:	f040 828b 	bne.w	8006d0c <_dtoa_r+0x93c>
 80067f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80067fa:	462a      	mov	r2, r5
 80067fc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006800:	f7fa f97c 	bl	8000afc <__aeabi_dcmplt>
 8006804:	2800      	cmp	r0, #0
 8006806:	f040 8128 	bne.w	8006a5a <_dtoa_r+0x68a>
 800680a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800680e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006812:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006814:	2b00      	cmp	r3, #0
 8006816:	f2c0 815a 	blt.w	8006ace <_dtoa_r+0x6fe>
 800681a:	2f0e      	cmp	r7, #14
 800681c:	f300 8157 	bgt.w	8006ace <_dtoa_r+0x6fe>
 8006820:	4b5a      	ldr	r3, [pc, #360]	@ (800698c <_dtoa_r+0x5bc>)
 8006822:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006826:	ed93 7b00 	vldr	d7, [r3]
 800682a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800682c:	2b00      	cmp	r3, #0
 800682e:	ed8d 7b00 	vstr	d7, [sp]
 8006832:	da03      	bge.n	800683c <_dtoa_r+0x46c>
 8006834:	9b07      	ldr	r3, [sp, #28]
 8006836:	2b00      	cmp	r3, #0
 8006838:	f340 8101 	ble.w	8006a3e <_dtoa_r+0x66e>
 800683c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006840:	4656      	mov	r6, sl
 8006842:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006846:	4620      	mov	r0, r4
 8006848:	4629      	mov	r1, r5
 800684a:	f7fa f80f 	bl	800086c <__aeabi_ddiv>
 800684e:	f7fa f993 	bl	8000b78 <__aeabi_d2iz>
 8006852:	4680      	mov	r8, r0
 8006854:	f7f9 fe76 	bl	8000544 <__aeabi_i2d>
 8006858:	e9dd 2300 	ldrd	r2, r3, [sp]
 800685c:	f7f9 fedc 	bl	8000618 <__aeabi_dmul>
 8006860:	4602      	mov	r2, r0
 8006862:	460b      	mov	r3, r1
 8006864:	4620      	mov	r0, r4
 8006866:	4629      	mov	r1, r5
 8006868:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800686c:	f7f9 fd1c 	bl	80002a8 <__aeabi_dsub>
 8006870:	f806 4b01 	strb.w	r4, [r6], #1
 8006874:	9d07      	ldr	r5, [sp, #28]
 8006876:	eba6 040a 	sub.w	r4, r6, sl
 800687a:	42a5      	cmp	r5, r4
 800687c:	4602      	mov	r2, r0
 800687e:	460b      	mov	r3, r1
 8006880:	f040 8117 	bne.w	8006ab2 <_dtoa_r+0x6e2>
 8006884:	f7f9 fd12 	bl	80002ac <__adddf3>
 8006888:	e9dd 2300 	ldrd	r2, r3, [sp]
 800688c:	4604      	mov	r4, r0
 800688e:	460d      	mov	r5, r1
 8006890:	f7fa f952 	bl	8000b38 <__aeabi_dcmpgt>
 8006894:	2800      	cmp	r0, #0
 8006896:	f040 80f9 	bne.w	8006a8c <_dtoa_r+0x6bc>
 800689a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800689e:	4620      	mov	r0, r4
 80068a0:	4629      	mov	r1, r5
 80068a2:	f7fa f921 	bl	8000ae8 <__aeabi_dcmpeq>
 80068a6:	b118      	cbz	r0, 80068b0 <_dtoa_r+0x4e0>
 80068a8:	f018 0f01 	tst.w	r8, #1
 80068ac:	f040 80ee 	bne.w	8006a8c <_dtoa_r+0x6bc>
 80068b0:	4649      	mov	r1, r9
 80068b2:	4658      	mov	r0, fp
 80068b4:	f000 fc90 	bl	80071d8 <_Bfree>
 80068b8:	2300      	movs	r3, #0
 80068ba:	7033      	strb	r3, [r6, #0]
 80068bc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80068be:	3701      	adds	r7, #1
 80068c0:	601f      	str	r7, [r3, #0]
 80068c2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	f000 831d 	beq.w	8006f04 <_dtoa_r+0xb34>
 80068ca:	601e      	str	r6, [r3, #0]
 80068cc:	e31a      	b.n	8006f04 <_dtoa_r+0xb34>
 80068ce:	07e2      	lsls	r2, r4, #31
 80068d0:	d505      	bpl.n	80068de <_dtoa_r+0x50e>
 80068d2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80068d6:	f7f9 fe9f 	bl	8000618 <__aeabi_dmul>
 80068da:	3601      	adds	r6, #1
 80068dc:	2301      	movs	r3, #1
 80068de:	1064      	asrs	r4, r4, #1
 80068e0:	3508      	adds	r5, #8
 80068e2:	e73f      	b.n	8006764 <_dtoa_r+0x394>
 80068e4:	2602      	movs	r6, #2
 80068e6:	e742      	b.n	800676e <_dtoa_r+0x39e>
 80068e8:	9c07      	ldr	r4, [sp, #28]
 80068ea:	9704      	str	r7, [sp, #16]
 80068ec:	e761      	b.n	80067b2 <_dtoa_r+0x3e2>
 80068ee:	4b27      	ldr	r3, [pc, #156]	@ (800698c <_dtoa_r+0x5bc>)
 80068f0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80068f2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80068f6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80068fa:	4454      	add	r4, sl
 80068fc:	2900      	cmp	r1, #0
 80068fe:	d053      	beq.n	80069a8 <_dtoa_r+0x5d8>
 8006900:	4928      	ldr	r1, [pc, #160]	@ (80069a4 <_dtoa_r+0x5d4>)
 8006902:	2000      	movs	r0, #0
 8006904:	f7f9 ffb2 	bl	800086c <__aeabi_ddiv>
 8006908:	4633      	mov	r3, r6
 800690a:	462a      	mov	r2, r5
 800690c:	f7f9 fccc 	bl	80002a8 <__aeabi_dsub>
 8006910:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006914:	4656      	mov	r6, sl
 8006916:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800691a:	f7fa f92d 	bl	8000b78 <__aeabi_d2iz>
 800691e:	4605      	mov	r5, r0
 8006920:	f7f9 fe10 	bl	8000544 <__aeabi_i2d>
 8006924:	4602      	mov	r2, r0
 8006926:	460b      	mov	r3, r1
 8006928:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800692c:	f7f9 fcbc 	bl	80002a8 <__aeabi_dsub>
 8006930:	3530      	adds	r5, #48	@ 0x30
 8006932:	4602      	mov	r2, r0
 8006934:	460b      	mov	r3, r1
 8006936:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800693a:	f806 5b01 	strb.w	r5, [r6], #1
 800693e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006942:	f7fa f8db 	bl	8000afc <__aeabi_dcmplt>
 8006946:	2800      	cmp	r0, #0
 8006948:	d171      	bne.n	8006a2e <_dtoa_r+0x65e>
 800694a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800694e:	4911      	ldr	r1, [pc, #68]	@ (8006994 <_dtoa_r+0x5c4>)
 8006950:	2000      	movs	r0, #0
 8006952:	f7f9 fca9 	bl	80002a8 <__aeabi_dsub>
 8006956:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800695a:	f7fa f8cf 	bl	8000afc <__aeabi_dcmplt>
 800695e:	2800      	cmp	r0, #0
 8006960:	f040 8095 	bne.w	8006a8e <_dtoa_r+0x6be>
 8006964:	42a6      	cmp	r6, r4
 8006966:	f43f af50 	beq.w	800680a <_dtoa_r+0x43a>
 800696a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800696e:	4b0a      	ldr	r3, [pc, #40]	@ (8006998 <_dtoa_r+0x5c8>)
 8006970:	2200      	movs	r2, #0
 8006972:	f7f9 fe51 	bl	8000618 <__aeabi_dmul>
 8006976:	4b08      	ldr	r3, [pc, #32]	@ (8006998 <_dtoa_r+0x5c8>)
 8006978:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800697c:	2200      	movs	r2, #0
 800697e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006982:	f7f9 fe49 	bl	8000618 <__aeabi_dmul>
 8006986:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800698a:	e7c4      	b.n	8006916 <_dtoa_r+0x546>
 800698c:	08008520 	.word	0x08008520
 8006990:	080084f8 	.word	0x080084f8
 8006994:	3ff00000 	.word	0x3ff00000
 8006998:	40240000 	.word	0x40240000
 800699c:	401c0000 	.word	0x401c0000
 80069a0:	40140000 	.word	0x40140000
 80069a4:	3fe00000 	.word	0x3fe00000
 80069a8:	4631      	mov	r1, r6
 80069aa:	4628      	mov	r0, r5
 80069ac:	f7f9 fe34 	bl	8000618 <__aeabi_dmul>
 80069b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80069b4:	9415      	str	r4, [sp, #84]	@ 0x54
 80069b6:	4656      	mov	r6, sl
 80069b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80069bc:	f7fa f8dc 	bl	8000b78 <__aeabi_d2iz>
 80069c0:	4605      	mov	r5, r0
 80069c2:	f7f9 fdbf 	bl	8000544 <__aeabi_i2d>
 80069c6:	4602      	mov	r2, r0
 80069c8:	460b      	mov	r3, r1
 80069ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80069ce:	f7f9 fc6b 	bl	80002a8 <__aeabi_dsub>
 80069d2:	3530      	adds	r5, #48	@ 0x30
 80069d4:	f806 5b01 	strb.w	r5, [r6], #1
 80069d8:	4602      	mov	r2, r0
 80069da:	460b      	mov	r3, r1
 80069dc:	42a6      	cmp	r6, r4
 80069de:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80069e2:	f04f 0200 	mov.w	r2, #0
 80069e6:	d124      	bne.n	8006a32 <_dtoa_r+0x662>
 80069e8:	4bac      	ldr	r3, [pc, #688]	@ (8006c9c <_dtoa_r+0x8cc>)
 80069ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80069ee:	f7f9 fc5d 	bl	80002ac <__adddf3>
 80069f2:	4602      	mov	r2, r0
 80069f4:	460b      	mov	r3, r1
 80069f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80069fa:	f7fa f89d 	bl	8000b38 <__aeabi_dcmpgt>
 80069fe:	2800      	cmp	r0, #0
 8006a00:	d145      	bne.n	8006a8e <_dtoa_r+0x6be>
 8006a02:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006a06:	49a5      	ldr	r1, [pc, #660]	@ (8006c9c <_dtoa_r+0x8cc>)
 8006a08:	2000      	movs	r0, #0
 8006a0a:	f7f9 fc4d 	bl	80002a8 <__aeabi_dsub>
 8006a0e:	4602      	mov	r2, r0
 8006a10:	460b      	mov	r3, r1
 8006a12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a16:	f7fa f871 	bl	8000afc <__aeabi_dcmplt>
 8006a1a:	2800      	cmp	r0, #0
 8006a1c:	f43f aef5 	beq.w	800680a <_dtoa_r+0x43a>
 8006a20:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006a22:	1e73      	subs	r3, r6, #1
 8006a24:	9315      	str	r3, [sp, #84]	@ 0x54
 8006a26:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006a2a:	2b30      	cmp	r3, #48	@ 0x30
 8006a2c:	d0f8      	beq.n	8006a20 <_dtoa_r+0x650>
 8006a2e:	9f04      	ldr	r7, [sp, #16]
 8006a30:	e73e      	b.n	80068b0 <_dtoa_r+0x4e0>
 8006a32:	4b9b      	ldr	r3, [pc, #620]	@ (8006ca0 <_dtoa_r+0x8d0>)
 8006a34:	f7f9 fdf0 	bl	8000618 <__aeabi_dmul>
 8006a38:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a3c:	e7bc      	b.n	80069b8 <_dtoa_r+0x5e8>
 8006a3e:	d10c      	bne.n	8006a5a <_dtoa_r+0x68a>
 8006a40:	4b98      	ldr	r3, [pc, #608]	@ (8006ca4 <_dtoa_r+0x8d4>)
 8006a42:	2200      	movs	r2, #0
 8006a44:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006a48:	f7f9 fde6 	bl	8000618 <__aeabi_dmul>
 8006a4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a50:	f7fa f868 	bl	8000b24 <__aeabi_dcmpge>
 8006a54:	2800      	cmp	r0, #0
 8006a56:	f000 8157 	beq.w	8006d08 <_dtoa_r+0x938>
 8006a5a:	2400      	movs	r4, #0
 8006a5c:	4625      	mov	r5, r4
 8006a5e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a60:	43db      	mvns	r3, r3
 8006a62:	9304      	str	r3, [sp, #16]
 8006a64:	4656      	mov	r6, sl
 8006a66:	2700      	movs	r7, #0
 8006a68:	4621      	mov	r1, r4
 8006a6a:	4658      	mov	r0, fp
 8006a6c:	f000 fbb4 	bl	80071d8 <_Bfree>
 8006a70:	2d00      	cmp	r5, #0
 8006a72:	d0dc      	beq.n	8006a2e <_dtoa_r+0x65e>
 8006a74:	b12f      	cbz	r7, 8006a82 <_dtoa_r+0x6b2>
 8006a76:	42af      	cmp	r7, r5
 8006a78:	d003      	beq.n	8006a82 <_dtoa_r+0x6b2>
 8006a7a:	4639      	mov	r1, r7
 8006a7c:	4658      	mov	r0, fp
 8006a7e:	f000 fbab 	bl	80071d8 <_Bfree>
 8006a82:	4629      	mov	r1, r5
 8006a84:	4658      	mov	r0, fp
 8006a86:	f000 fba7 	bl	80071d8 <_Bfree>
 8006a8a:	e7d0      	b.n	8006a2e <_dtoa_r+0x65e>
 8006a8c:	9704      	str	r7, [sp, #16]
 8006a8e:	4633      	mov	r3, r6
 8006a90:	461e      	mov	r6, r3
 8006a92:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a96:	2a39      	cmp	r2, #57	@ 0x39
 8006a98:	d107      	bne.n	8006aaa <_dtoa_r+0x6da>
 8006a9a:	459a      	cmp	sl, r3
 8006a9c:	d1f8      	bne.n	8006a90 <_dtoa_r+0x6c0>
 8006a9e:	9a04      	ldr	r2, [sp, #16]
 8006aa0:	3201      	adds	r2, #1
 8006aa2:	9204      	str	r2, [sp, #16]
 8006aa4:	2230      	movs	r2, #48	@ 0x30
 8006aa6:	f88a 2000 	strb.w	r2, [sl]
 8006aaa:	781a      	ldrb	r2, [r3, #0]
 8006aac:	3201      	adds	r2, #1
 8006aae:	701a      	strb	r2, [r3, #0]
 8006ab0:	e7bd      	b.n	8006a2e <_dtoa_r+0x65e>
 8006ab2:	4b7b      	ldr	r3, [pc, #492]	@ (8006ca0 <_dtoa_r+0x8d0>)
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	f7f9 fdaf 	bl	8000618 <__aeabi_dmul>
 8006aba:	2200      	movs	r2, #0
 8006abc:	2300      	movs	r3, #0
 8006abe:	4604      	mov	r4, r0
 8006ac0:	460d      	mov	r5, r1
 8006ac2:	f7fa f811 	bl	8000ae8 <__aeabi_dcmpeq>
 8006ac6:	2800      	cmp	r0, #0
 8006ac8:	f43f aebb 	beq.w	8006842 <_dtoa_r+0x472>
 8006acc:	e6f0      	b.n	80068b0 <_dtoa_r+0x4e0>
 8006ace:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006ad0:	2a00      	cmp	r2, #0
 8006ad2:	f000 80db 	beq.w	8006c8c <_dtoa_r+0x8bc>
 8006ad6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ad8:	2a01      	cmp	r2, #1
 8006ada:	f300 80bf 	bgt.w	8006c5c <_dtoa_r+0x88c>
 8006ade:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006ae0:	2a00      	cmp	r2, #0
 8006ae2:	f000 80b7 	beq.w	8006c54 <_dtoa_r+0x884>
 8006ae6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006aea:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006aec:	4646      	mov	r6, r8
 8006aee:	9a08      	ldr	r2, [sp, #32]
 8006af0:	2101      	movs	r1, #1
 8006af2:	441a      	add	r2, r3
 8006af4:	4658      	mov	r0, fp
 8006af6:	4498      	add	r8, r3
 8006af8:	9208      	str	r2, [sp, #32]
 8006afa:	f000 fc21 	bl	8007340 <__i2b>
 8006afe:	4605      	mov	r5, r0
 8006b00:	b15e      	cbz	r6, 8006b1a <_dtoa_r+0x74a>
 8006b02:	9b08      	ldr	r3, [sp, #32]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	dd08      	ble.n	8006b1a <_dtoa_r+0x74a>
 8006b08:	42b3      	cmp	r3, r6
 8006b0a:	9a08      	ldr	r2, [sp, #32]
 8006b0c:	bfa8      	it	ge
 8006b0e:	4633      	movge	r3, r6
 8006b10:	eba8 0803 	sub.w	r8, r8, r3
 8006b14:	1af6      	subs	r6, r6, r3
 8006b16:	1ad3      	subs	r3, r2, r3
 8006b18:	9308      	str	r3, [sp, #32]
 8006b1a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b1c:	b1f3      	cbz	r3, 8006b5c <_dtoa_r+0x78c>
 8006b1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	f000 80b7 	beq.w	8006c94 <_dtoa_r+0x8c4>
 8006b26:	b18c      	cbz	r4, 8006b4c <_dtoa_r+0x77c>
 8006b28:	4629      	mov	r1, r5
 8006b2a:	4622      	mov	r2, r4
 8006b2c:	4658      	mov	r0, fp
 8006b2e:	f000 fcc7 	bl	80074c0 <__pow5mult>
 8006b32:	464a      	mov	r2, r9
 8006b34:	4601      	mov	r1, r0
 8006b36:	4605      	mov	r5, r0
 8006b38:	4658      	mov	r0, fp
 8006b3a:	f000 fc17 	bl	800736c <__multiply>
 8006b3e:	4649      	mov	r1, r9
 8006b40:	9004      	str	r0, [sp, #16]
 8006b42:	4658      	mov	r0, fp
 8006b44:	f000 fb48 	bl	80071d8 <_Bfree>
 8006b48:	9b04      	ldr	r3, [sp, #16]
 8006b4a:	4699      	mov	r9, r3
 8006b4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b4e:	1b1a      	subs	r2, r3, r4
 8006b50:	d004      	beq.n	8006b5c <_dtoa_r+0x78c>
 8006b52:	4649      	mov	r1, r9
 8006b54:	4658      	mov	r0, fp
 8006b56:	f000 fcb3 	bl	80074c0 <__pow5mult>
 8006b5a:	4681      	mov	r9, r0
 8006b5c:	2101      	movs	r1, #1
 8006b5e:	4658      	mov	r0, fp
 8006b60:	f000 fbee 	bl	8007340 <__i2b>
 8006b64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006b66:	4604      	mov	r4, r0
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	f000 81cf 	beq.w	8006f0c <_dtoa_r+0xb3c>
 8006b6e:	461a      	mov	r2, r3
 8006b70:	4601      	mov	r1, r0
 8006b72:	4658      	mov	r0, fp
 8006b74:	f000 fca4 	bl	80074c0 <__pow5mult>
 8006b78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b7a:	2b01      	cmp	r3, #1
 8006b7c:	4604      	mov	r4, r0
 8006b7e:	f300 8095 	bgt.w	8006cac <_dtoa_r+0x8dc>
 8006b82:	9b02      	ldr	r3, [sp, #8]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	f040 8087 	bne.w	8006c98 <_dtoa_r+0x8c8>
 8006b8a:	9b03      	ldr	r3, [sp, #12]
 8006b8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	f040 8089 	bne.w	8006ca8 <_dtoa_r+0x8d8>
 8006b96:	9b03      	ldr	r3, [sp, #12]
 8006b98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006b9c:	0d1b      	lsrs	r3, r3, #20
 8006b9e:	051b      	lsls	r3, r3, #20
 8006ba0:	b12b      	cbz	r3, 8006bae <_dtoa_r+0x7de>
 8006ba2:	9b08      	ldr	r3, [sp, #32]
 8006ba4:	3301      	adds	r3, #1
 8006ba6:	9308      	str	r3, [sp, #32]
 8006ba8:	f108 0801 	add.w	r8, r8, #1
 8006bac:	2301      	movs	r3, #1
 8006bae:	930a      	str	r3, [sp, #40]	@ 0x28
 8006bb0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	f000 81b0 	beq.w	8006f18 <_dtoa_r+0xb48>
 8006bb8:	6923      	ldr	r3, [r4, #16]
 8006bba:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006bbe:	6918      	ldr	r0, [r3, #16]
 8006bc0:	f000 fb72 	bl	80072a8 <__hi0bits>
 8006bc4:	f1c0 0020 	rsb	r0, r0, #32
 8006bc8:	9b08      	ldr	r3, [sp, #32]
 8006bca:	4418      	add	r0, r3
 8006bcc:	f010 001f 	ands.w	r0, r0, #31
 8006bd0:	d077      	beq.n	8006cc2 <_dtoa_r+0x8f2>
 8006bd2:	f1c0 0320 	rsb	r3, r0, #32
 8006bd6:	2b04      	cmp	r3, #4
 8006bd8:	dd6b      	ble.n	8006cb2 <_dtoa_r+0x8e2>
 8006bda:	9b08      	ldr	r3, [sp, #32]
 8006bdc:	f1c0 001c 	rsb	r0, r0, #28
 8006be0:	4403      	add	r3, r0
 8006be2:	4480      	add	r8, r0
 8006be4:	4406      	add	r6, r0
 8006be6:	9308      	str	r3, [sp, #32]
 8006be8:	f1b8 0f00 	cmp.w	r8, #0
 8006bec:	dd05      	ble.n	8006bfa <_dtoa_r+0x82a>
 8006bee:	4649      	mov	r1, r9
 8006bf0:	4642      	mov	r2, r8
 8006bf2:	4658      	mov	r0, fp
 8006bf4:	f000 fcbe 	bl	8007574 <__lshift>
 8006bf8:	4681      	mov	r9, r0
 8006bfa:	9b08      	ldr	r3, [sp, #32]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	dd05      	ble.n	8006c0c <_dtoa_r+0x83c>
 8006c00:	4621      	mov	r1, r4
 8006c02:	461a      	mov	r2, r3
 8006c04:	4658      	mov	r0, fp
 8006c06:	f000 fcb5 	bl	8007574 <__lshift>
 8006c0a:	4604      	mov	r4, r0
 8006c0c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d059      	beq.n	8006cc6 <_dtoa_r+0x8f6>
 8006c12:	4621      	mov	r1, r4
 8006c14:	4648      	mov	r0, r9
 8006c16:	f000 fd19 	bl	800764c <__mcmp>
 8006c1a:	2800      	cmp	r0, #0
 8006c1c:	da53      	bge.n	8006cc6 <_dtoa_r+0x8f6>
 8006c1e:	1e7b      	subs	r3, r7, #1
 8006c20:	9304      	str	r3, [sp, #16]
 8006c22:	4649      	mov	r1, r9
 8006c24:	2300      	movs	r3, #0
 8006c26:	220a      	movs	r2, #10
 8006c28:	4658      	mov	r0, fp
 8006c2a:	f000 faf7 	bl	800721c <__multadd>
 8006c2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c30:	4681      	mov	r9, r0
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	f000 8172 	beq.w	8006f1c <_dtoa_r+0xb4c>
 8006c38:	2300      	movs	r3, #0
 8006c3a:	4629      	mov	r1, r5
 8006c3c:	220a      	movs	r2, #10
 8006c3e:	4658      	mov	r0, fp
 8006c40:	f000 faec 	bl	800721c <__multadd>
 8006c44:	9b00      	ldr	r3, [sp, #0]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	4605      	mov	r5, r0
 8006c4a:	dc67      	bgt.n	8006d1c <_dtoa_r+0x94c>
 8006c4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c4e:	2b02      	cmp	r3, #2
 8006c50:	dc41      	bgt.n	8006cd6 <_dtoa_r+0x906>
 8006c52:	e063      	b.n	8006d1c <_dtoa_r+0x94c>
 8006c54:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006c56:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006c5a:	e746      	b.n	8006aea <_dtoa_r+0x71a>
 8006c5c:	9b07      	ldr	r3, [sp, #28]
 8006c5e:	1e5c      	subs	r4, r3, #1
 8006c60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c62:	42a3      	cmp	r3, r4
 8006c64:	bfbf      	itttt	lt
 8006c66:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006c68:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8006c6a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006c6c:	1ae3      	sublt	r3, r4, r3
 8006c6e:	bfb4      	ite	lt
 8006c70:	18d2      	addlt	r2, r2, r3
 8006c72:	1b1c      	subge	r4, r3, r4
 8006c74:	9b07      	ldr	r3, [sp, #28]
 8006c76:	bfbc      	itt	lt
 8006c78:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8006c7a:	2400      	movlt	r4, #0
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	bfb5      	itete	lt
 8006c80:	eba8 0603 	sublt.w	r6, r8, r3
 8006c84:	9b07      	ldrge	r3, [sp, #28]
 8006c86:	2300      	movlt	r3, #0
 8006c88:	4646      	movge	r6, r8
 8006c8a:	e730      	b.n	8006aee <_dtoa_r+0x71e>
 8006c8c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006c8e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006c90:	4646      	mov	r6, r8
 8006c92:	e735      	b.n	8006b00 <_dtoa_r+0x730>
 8006c94:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006c96:	e75c      	b.n	8006b52 <_dtoa_r+0x782>
 8006c98:	2300      	movs	r3, #0
 8006c9a:	e788      	b.n	8006bae <_dtoa_r+0x7de>
 8006c9c:	3fe00000 	.word	0x3fe00000
 8006ca0:	40240000 	.word	0x40240000
 8006ca4:	40140000 	.word	0x40140000
 8006ca8:	9b02      	ldr	r3, [sp, #8]
 8006caa:	e780      	b.n	8006bae <_dtoa_r+0x7de>
 8006cac:	2300      	movs	r3, #0
 8006cae:	930a      	str	r3, [sp, #40]	@ 0x28
 8006cb0:	e782      	b.n	8006bb8 <_dtoa_r+0x7e8>
 8006cb2:	d099      	beq.n	8006be8 <_dtoa_r+0x818>
 8006cb4:	9a08      	ldr	r2, [sp, #32]
 8006cb6:	331c      	adds	r3, #28
 8006cb8:	441a      	add	r2, r3
 8006cba:	4498      	add	r8, r3
 8006cbc:	441e      	add	r6, r3
 8006cbe:	9208      	str	r2, [sp, #32]
 8006cc0:	e792      	b.n	8006be8 <_dtoa_r+0x818>
 8006cc2:	4603      	mov	r3, r0
 8006cc4:	e7f6      	b.n	8006cb4 <_dtoa_r+0x8e4>
 8006cc6:	9b07      	ldr	r3, [sp, #28]
 8006cc8:	9704      	str	r7, [sp, #16]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	dc20      	bgt.n	8006d10 <_dtoa_r+0x940>
 8006cce:	9300      	str	r3, [sp, #0]
 8006cd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cd2:	2b02      	cmp	r3, #2
 8006cd4:	dd1e      	ble.n	8006d14 <_dtoa_r+0x944>
 8006cd6:	9b00      	ldr	r3, [sp, #0]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	f47f aec0 	bne.w	8006a5e <_dtoa_r+0x68e>
 8006cde:	4621      	mov	r1, r4
 8006ce0:	2205      	movs	r2, #5
 8006ce2:	4658      	mov	r0, fp
 8006ce4:	f000 fa9a 	bl	800721c <__multadd>
 8006ce8:	4601      	mov	r1, r0
 8006cea:	4604      	mov	r4, r0
 8006cec:	4648      	mov	r0, r9
 8006cee:	f000 fcad 	bl	800764c <__mcmp>
 8006cf2:	2800      	cmp	r0, #0
 8006cf4:	f77f aeb3 	ble.w	8006a5e <_dtoa_r+0x68e>
 8006cf8:	4656      	mov	r6, sl
 8006cfa:	2331      	movs	r3, #49	@ 0x31
 8006cfc:	f806 3b01 	strb.w	r3, [r6], #1
 8006d00:	9b04      	ldr	r3, [sp, #16]
 8006d02:	3301      	adds	r3, #1
 8006d04:	9304      	str	r3, [sp, #16]
 8006d06:	e6ae      	b.n	8006a66 <_dtoa_r+0x696>
 8006d08:	9c07      	ldr	r4, [sp, #28]
 8006d0a:	9704      	str	r7, [sp, #16]
 8006d0c:	4625      	mov	r5, r4
 8006d0e:	e7f3      	b.n	8006cf8 <_dtoa_r+0x928>
 8006d10:	9b07      	ldr	r3, [sp, #28]
 8006d12:	9300      	str	r3, [sp, #0]
 8006d14:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	f000 8104 	beq.w	8006f24 <_dtoa_r+0xb54>
 8006d1c:	2e00      	cmp	r6, #0
 8006d1e:	dd05      	ble.n	8006d2c <_dtoa_r+0x95c>
 8006d20:	4629      	mov	r1, r5
 8006d22:	4632      	mov	r2, r6
 8006d24:	4658      	mov	r0, fp
 8006d26:	f000 fc25 	bl	8007574 <__lshift>
 8006d2a:	4605      	mov	r5, r0
 8006d2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d05a      	beq.n	8006de8 <_dtoa_r+0xa18>
 8006d32:	6869      	ldr	r1, [r5, #4]
 8006d34:	4658      	mov	r0, fp
 8006d36:	f000 fa0f 	bl	8007158 <_Balloc>
 8006d3a:	4606      	mov	r6, r0
 8006d3c:	b928      	cbnz	r0, 8006d4a <_dtoa_r+0x97a>
 8006d3e:	4b84      	ldr	r3, [pc, #528]	@ (8006f50 <_dtoa_r+0xb80>)
 8006d40:	4602      	mov	r2, r0
 8006d42:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006d46:	f7ff bb5a 	b.w	80063fe <_dtoa_r+0x2e>
 8006d4a:	692a      	ldr	r2, [r5, #16]
 8006d4c:	3202      	adds	r2, #2
 8006d4e:	0092      	lsls	r2, r2, #2
 8006d50:	f105 010c 	add.w	r1, r5, #12
 8006d54:	300c      	adds	r0, #12
 8006d56:	f000 ffaf 	bl	8007cb8 <memcpy>
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	4631      	mov	r1, r6
 8006d5e:	4658      	mov	r0, fp
 8006d60:	f000 fc08 	bl	8007574 <__lshift>
 8006d64:	f10a 0301 	add.w	r3, sl, #1
 8006d68:	9307      	str	r3, [sp, #28]
 8006d6a:	9b00      	ldr	r3, [sp, #0]
 8006d6c:	4453      	add	r3, sl
 8006d6e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006d70:	9b02      	ldr	r3, [sp, #8]
 8006d72:	f003 0301 	and.w	r3, r3, #1
 8006d76:	462f      	mov	r7, r5
 8006d78:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d7a:	4605      	mov	r5, r0
 8006d7c:	9b07      	ldr	r3, [sp, #28]
 8006d7e:	4621      	mov	r1, r4
 8006d80:	3b01      	subs	r3, #1
 8006d82:	4648      	mov	r0, r9
 8006d84:	9300      	str	r3, [sp, #0]
 8006d86:	f7ff fa9a 	bl	80062be <quorem>
 8006d8a:	4639      	mov	r1, r7
 8006d8c:	9002      	str	r0, [sp, #8]
 8006d8e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006d92:	4648      	mov	r0, r9
 8006d94:	f000 fc5a 	bl	800764c <__mcmp>
 8006d98:	462a      	mov	r2, r5
 8006d9a:	9008      	str	r0, [sp, #32]
 8006d9c:	4621      	mov	r1, r4
 8006d9e:	4658      	mov	r0, fp
 8006da0:	f000 fc70 	bl	8007684 <__mdiff>
 8006da4:	68c2      	ldr	r2, [r0, #12]
 8006da6:	4606      	mov	r6, r0
 8006da8:	bb02      	cbnz	r2, 8006dec <_dtoa_r+0xa1c>
 8006daa:	4601      	mov	r1, r0
 8006dac:	4648      	mov	r0, r9
 8006dae:	f000 fc4d 	bl	800764c <__mcmp>
 8006db2:	4602      	mov	r2, r0
 8006db4:	4631      	mov	r1, r6
 8006db6:	4658      	mov	r0, fp
 8006db8:	920e      	str	r2, [sp, #56]	@ 0x38
 8006dba:	f000 fa0d 	bl	80071d8 <_Bfree>
 8006dbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dc0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006dc2:	9e07      	ldr	r6, [sp, #28]
 8006dc4:	ea43 0102 	orr.w	r1, r3, r2
 8006dc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006dca:	4319      	orrs	r1, r3
 8006dcc:	d110      	bne.n	8006df0 <_dtoa_r+0xa20>
 8006dce:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006dd2:	d029      	beq.n	8006e28 <_dtoa_r+0xa58>
 8006dd4:	9b08      	ldr	r3, [sp, #32]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	dd02      	ble.n	8006de0 <_dtoa_r+0xa10>
 8006dda:	9b02      	ldr	r3, [sp, #8]
 8006ddc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006de0:	9b00      	ldr	r3, [sp, #0]
 8006de2:	f883 8000 	strb.w	r8, [r3]
 8006de6:	e63f      	b.n	8006a68 <_dtoa_r+0x698>
 8006de8:	4628      	mov	r0, r5
 8006dea:	e7bb      	b.n	8006d64 <_dtoa_r+0x994>
 8006dec:	2201      	movs	r2, #1
 8006dee:	e7e1      	b.n	8006db4 <_dtoa_r+0x9e4>
 8006df0:	9b08      	ldr	r3, [sp, #32]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	db04      	blt.n	8006e00 <_dtoa_r+0xa30>
 8006df6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006df8:	430b      	orrs	r3, r1
 8006dfa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006dfc:	430b      	orrs	r3, r1
 8006dfe:	d120      	bne.n	8006e42 <_dtoa_r+0xa72>
 8006e00:	2a00      	cmp	r2, #0
 8006e02:	dded      	ble.n	8006de0 <_dtoa_r+0xa10>
 8006e04:	4649      	mov	r1, r9
 8006e06:	2201      	movs	r2, #1
 8006e08:	4658      	mov	r0, fp
 8006e0a:	f000 fbb3 	bl	8007574 <__lshift>
 8006e0e:	4621      	mov	r1, r4
 8006e10:	4681      	mov	r9, r0
 8006e12:	f000 fc1b 	bl	800764c <__mcmp>
 8006e16:	2800      	cmp	r0, #0
 8006e18:	dc03      	bgt.n	8006e22 <_dtoa_r+0xa52>
 8006e1a:	d1e1      	bne.n	8006de0 <_dtoa_r+0xa10>
 8006e1c:	f018 0f01 	tst.w	r8, #1
 8006e20:	d0de      	beq.n	8006de0 <_dtoa_r+0xa10>
 8006e22:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006e26:	d1d8      	bne.n	8006dda <_dtoa_r+0xa0a>
 8006e28:	9a00      	ldr	r2, [sp, #0]
 8006e2a:	2339      	movs	r3, #57	@ 0x39
 8006e2c:	7013      	strb	r3, [r2, #0]
 8006e2e:	4633      	mov	r3, r6
 8006e30:	461e      	mov	r6, r3
 8006e32:	3b01      	subs	r3, #1
 8006e34:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006e38:	2a39      	cmp	r2, #57	@ 0x39
 8006e3a:	d052      	beq.n	8006ee2 <_dtoa_r+0xb12>
 8006e3c:	3201      	adds	r2, #1
 8006e3e:	701a      	strb	r2, [r3, #0]
 8006e40:	e612      	b.n	8006a68 <_dtoa_r+0x698>
 8006e42:	2a00      	cmp	r2, #0
 8006e44:	dd07      	ble.n	8006e56 <_dtoa_r+0xa86>
 8006e46:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006e4a:	d0ed      	beq.n	8006e28 <_dtoa_r+0xa58>
 8006e4c:	9a00      	ldr	r2, [sp, #0]
 8006e4e:	f108 0301 	add.w	r3, r8, #1
 8006e52:	7013      	strb	r3, [r2, #0]
 8006e54:	e608      	b.n	8006a68 <_dtoa_r+0x698>
 8006e56:	9b07      	ldr	r3, [sp, #28]
 8006e58:	9a07      	ldr	r2, [sp, #28]
 8006e5a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006e5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d028      	beq.n	8006eb6 <_dtoa_r+0xae6>
 8006e64:	4649      	mov	r1, r9
 8006e66:	2300      	movs	r3, #0
 8006e68:	220a      	movs	r2, #10
 8006e6a:	4658      	mov	r0, fp
 8006e6c:	f000 f9d6 	bl	800721c <__multadd>
 8006e70:	42af      	cmp	r7, r5
 8006e72:	4681      	mov	r9, r0
 8006e74:	f04f 0300 	mov.w	r3, #0
 8006e78:	f04f 020a 	mov.w	r2, #10
 8006e7c:	4639      	mov	r1, r7
 8006e7e:	4658      	mov	r0, fp
 8006e80:	d107      	bne.n	8006e92 <_dtoa_r+0xac2>
 8006e82:	f000 f9cb 	bl	800721c <__multadd>
 8006e86:	4607      	mov	r7, r0
 8006e88:	4605      	mov	r5, r0
 8006e8a:	9b07      	ldr	r3, [sp, #28]
 8006e8c:	3301      	adds	r3, #1
 8006e8e:	9307      	str	r3, [sp, #28]
 8006e90:	e774      	b.n	8006d7c <_dtoa_r+0x9ac>
 8006e92:	f000 f9c3 	bl	800721c <__multadd>
 8006e96:	4629      	mov	r1, r5
 8006e98:	4607      	mov	r7, r0
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	220a      	movs	r2, #10
 8006e9e:	4658      	mov	r0, fp
 8006ea0:	f000 f9bc 	bl	800721c <__multadd>
 8006ea4:	4605      	mov	r5, r0
 8006ea6:	e7f0      	b.n	8006e8a <_dtoa_r+0xaba>
 8006ea8:	9b00      	ldr	r3, [sp, #0]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	bfcc      	ite	gt
 8006eae:	461e      	movgt	r6, r3
 8006eb0:	2601      	movle	r6, #1
 8006eb2:	4456      	add	r6, sl
 8006eb4:	2700      	movs	r7, #0
 8006eb6:	4649      	mov	r1, r9
 8006eb8:	2201      	movs	r2, #1
 8006eba:	4658      	mov	r0, fp
 8006ebc:	f000 fb5a 	bl	8007574 <__lshift>
 8006ec0:	4621      	mov	r1, r4
 8006ec2:	4681      	mov	r9, r0
 8006ec4:	f000 fbc2 	bl	800764c <__mcmp>
 8006ec8:	2800      	cmp	r0, #0
 8006eca:	dcb0      	bgt.n	8006e2e <_dtoa_r+0xa5e>
 8006ecc:	d102      	bne.n	8006ed4 <_dtoa_r+0xb04>
 8006ece:	f018 0f01 	tst.w	r8, #1
 8006ed2:	d1ac      	bne.n	8006e2e <_dtoa_r+0xa5e>
 8006ed4:	4633      	mov	r3, r6
 8006ed6:	461e      	mov	r6, r3
 8006ed8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006edc:	2a30      	cmp	r2, #48	@ 0x30
 8006ede:	d0fa      	beq.n	8006ed6 <_dtoa_r+0xb06>
 8006ee0:	e5c2      	b.n	8006a68 <_dtoa_r+0x698>
 8006ee2:	459a      	cmp	sl, r3
 8006ee4:	d1a4      	bne.n	8006e30 <_dtoa_r+0xa60>
 8006ee6:	9b04      	ldr	r3, [sp, #16]
 8006ee8:	3301      	adds	r3, #1
 8006eea:	9304      	str	r3, [sp, #16]
 8006eec:	2331      	movs	r3, #49	@ 0x31
 8006eee:	f88a 3000 	strb.w	r3, [sl]
 8006ef2:	e5b9      	b.n	8006a68 <_dtoa_r+0x698>
 8006ef4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006ef6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006f54 <_dtoa_r+0xb84>
 8006efa:	b11b      	cbz	r3, 8006f04 <_dtoa_r+0xb34>
 8006efc:	f10a 0308 	add.w	r3, sl, #8
 8006f00:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006f02:	6013      	str	r3, [r2, #0]
 8006f04:	4650      	mov	r0, sl
 8006f06:	b019      	add	sp, #100	@ 0x64
 8006f08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f0e:	2b01      	cmp	r3, #1
 8006f10:	f77f ae37 	ble.w	8006b82 <_dtoa_r+0x7b2>
 8006f14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f16:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f18:	2001      	movs	r0, #1
 8006f1a:	e655      	b.n	8006bc8 <_dtoa_r+0x7f8>
 8006f1c:	9b00      	ldr	r3, [sp, #0]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	f77f aed6 	ble.w	8006cd0 <_dtoa_r+0x900>
 8006f24:	4656      	mov	r6, sl
 8006f26:	4621      	mov	r1, r4
 8006f28:	4648      	mov	r0, r9
 8006f2a:	f7ff f9c8 	bl	80062be <quorem>
 8006f2e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006f32:	f806 8b01 	strb.w	r8, [r6], #1
 8006f36:	9b00      	ldr	r3, [sp, #0]
 8006f38:	eba6 020a 	sub.w	r2, r6, sl
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	ddb3      	ble.n	8006ea8 <_dtoa_r+0xad8>
 8006f40:	4649      	mov	r1, r9
 8006f42:	2300      	movs	r3, #0
 8006f44:	220a      	movs	r2, #10
 8006f46:	4658      	mov	r0, fp
 8006f48:	f000 f968 	bl	800721c <__multadd>
 8006f4c:	4681      	mov	r9, r0
 8006f4e:	e7ea      	b.n	8006f26 <_dtoa_r+0xb56>
 8006f50:	0800847c 	.word	0x0800847c
 8006f54:	08008400 	.word	0x08008400

08006f58 <_free_r>:
 8006f58:	b538      	push	{r3, r4, r5, lr}
 8006f5a:	4605      	mov	r5, r0
 8006f5c:	2900      	cmp	r1, #0
 8006f5e:	d041      	beq.n	8006fe4 <_free_r+0x8c>
 8006f60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f64:	1f0c      	subs	r4, r1, #4
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	bfb8      	it	lt
 8006f6a:	18e4      	addlt	r4, r4, r3
 8006f6c:	f000 f8e8 	bl	8007140 <__malloc_lock>
 8006f70:	4a1d      	ldr	r2, [pc, #116]	@ (8006fe8 <_free_r+0x90>)
 8006f72:	6813      	ldr	r3, [r2, #0]
 8006f74:	b933      	cbnz	r3, 8006f84 <_free_r+0x2c>
 8006f76:	6063      	str	r3, [r4, #4]
 8006f78:	6014      	str	r4, [r2, #0]
 8006f7a:	4628      	mov	r0, r5
 8006f7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f80:	f000 b8e4 	b.w	800714c <__malloc_unlock>
 8006f84:	42a3      	cmp	r3, r4
 8006f86:	d908      	bls.n	8006f9a <_free_r+0x42>
 8006f88:	6820      	ldr	r0, [r4, #0]
 8006f8a:	1821      	adds	r1, r4, r0
 8006f8c:	428b      	cmp	r3, r1
 8006f8e:	bf01      	itttt	eq
 8006f90:	6819      	ldreq	r1, [r3, #0]
 8006f92:	685b      	ldreq	r3, [r3, #4]
 8006f94:	1809      	addeq	r1, r1, r0
 8006f96:	6021      	streq	r1, [r4, #0]
 8006f98:	e7ed      	b.n	8006f76 <_free_r+0x1e>
 8006f9a:	461a      	mov	r2, r3
 8006f9c:	685b      	ldr	r3, [r3, #4]
 8006f9e:	b10b      	cbz	r3, 8006fa4 <_free_r+0x4c>
 8006fa0:	42a3      	cmp	r3, r4
 8006fa2:	d9fa      	bls.n	8006f9a <_free_r+0x42>
 8006fa4:	6811      	ldr	r1, [r2, #0]
 8006fa6:	1850      	adds	r0, r2, r1
 8006fa8:	42a0      	cmp	r0, r4
 8006faa:	d10b      	bne.n	8006fc4 <_free_r+0x6c>
 8006fac:	6820      	ldr	r0, [r4, #0]
 8006fae:	4401      	add	r1, r0
 8006fb0:	1850      	adds	r0, r2, r1
 8006fb2:	4283      	cmp	r3, r0
 8006fb4:	6011      	str	r1, [r2, #0]
 8006fb6:	d1e0      	bne.n	8006f7a <_free_r+0x22>
 8006fb8:	6818      	ldr	r0, [r3, #0]
 8006fba:	685b      	ldr	r3, [r3, #4]
 8006fbc:	6053      	str	r3, [r2, #4]
 8006fbe:	4408      	add	r0, r1
 8006fc0:	6010      	str	r0, [r2, #0]
 8006fc2:	e7da      	b.n	8006f7a <_free_r+0x22>
 8006fc4:	d902      	bls.n	8006fcc <_free_r+0x74>
 8006fc6:	230c      	movs	r3, #12
 8006fc8:	602b      	str	r3, [r5, #0]
 8006fca:	e7d6      	b.n	8006f7a <_free_r+0x22>
 8006fcc:	6820      	ldr	r0, [r4, #0]
 8006fce:	1821      	adds	r1, r4, r0
 8006fd0:	428b      	cmp	r3, r1
 8006fd2:	bf04      	itt	eq
 8006fd4:	6819      	ldreq	r1, [r3, #0]
 8006fd6:	685b      	ldreq	r3, [r3, #4]
 8006fd8:	6063      	str	r3, [r4, #4]
 8006fda:	bf04      	itt	eq
 8006fdc:	1809      	addeq	r1, r1, r0
 8006fde:	6021      	streq	r1, [r4, #0]
 8006fe0:	6054      	str	r4, [r2, #4]
 8006fe2:	e7ca      	b.n	8006f7a <_free_r+0x22>
 8006fe4:	bd38      	pop	{r3, r4, r5, pc}
 8006fe6:	bf00      	nop
 8006fe8:	20000454 	.word	0x20000454

08006fec <malloc>:
 8006fec:	4b02      	ldr	r3, [pc, #8]	@ (8006ff8 <malloc+0xc>)
 8006fee:	4601      	mov	r1, r0
 8006ff0:	6818      	ldr	r0, [r3, #0]
 8006ff2:	f000 b825 	b.w	8007040 <_malloc_r>
 8006ff6:	bf00      	nop
 8006ff8:	20000018 	.word	0x20000018

08006ffc <sbrk_aligned>:
 8006ffc:	b570      	push	{r4, r5, r6, lr}
 8006ffe:	4e0f      	ldr	r6, [pc, #60]	@ (800703c <sbrk_aligned+0x40>)
 8007000:	460c      	mov	r4, r1
 8007002:	6831      	ldr	r1, [r6, #0]
 8007004:	4605      	mov	r5, r0
 8007006:	b911      	cbnz	r1, 800700e <sbrk_aligned+0x12>
 8007008:	f000 fe46 	bl	8007c98 <_sbrk_r>
 800700c:	6030      	str	r0, [r6, #0]
 800700e:	4621      	mov	r1, r4
 8007010:	4628      	mov	r0, r5
 8007012:	f000 fe41 	bl	8007c98 <_sbrk_r>
 8007016:	1c43      	adds	r3, r0, #1
 8007018:	d103      	bne.n	8007022 <sbrk_aligned+0x26>
 800701a:	f04f 34ff 	mov.w	r4, #4294967295
 800701e:	4620      	mov	r0, r4
 8007020:	bd70      	pop	{r4, r5, r6, pc}
 8007022:	1cc4      	adds	r4, r0, #3
 8007024:	f024 0403 	bic.w	r4, r4, #3
 8007028:	42a0      	cmp	r0, r4
 800702a:	d0f8      	beq.n	800701e <sbrk_aligned+0x22>
 800702c:	1a21      	subs	r1, r4, r0
 800702e:	4628      	mov	r0, r5
 8007030:	f000 fe32 	bl	8007c98 <_sbrk_r>
 8007034:	3001      	adds	r0, #1
 8007036:	d1f2      	bne.n	800701e <sbrk_aligned+0x22>
 8007038:	e7ef      	b.n	800701a <sbrk_aligned+0x1e>
 800703a:	bf00      	nop
 800703c:	20000450 	.word	0x20000450

08007040 <_malloc_r>:
 8007040:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007044:	1ccd      	adds	r5, r1, #3
 8007046:	f025 0503 	bic.w	r5, r5, #3
 800704a:	3508      	adds	r5, #8
 800704c:	2d0c      	cmp	r5, #12
 800704e:	bf38      	it	cc
 8007050:	250c      	movcc	r5, #12
 8007052:	2d00      	cmp	r5, #0
 8007054:	4606      	mov	r6, r0
 8007056:	db01      	blt.n	800705c <_malloc_r+0x1c>
 8007058:	42a9      	cmp	r1, r5
 800705a:	d904      	bls.n	8007066 <_malloc_r+0x26>
 800705c:	230c      	movs	r3, #12
 800705e:	6033      	str	r3, [r6, #0]
 8007060:	2000      	movs	r0, #0
 8007062:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007066:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800713c <_malloc_r+0xfc>
 800706a:	f000 f869 	bl	8007140 <__malloc_lock>
 800706e:	f8d8 3000 	ldr.w	r3, [r8]
 8007072:	461c      	mov	r4, r3
 8007074:	bb44      	cbnz	r4, 80070c8 <_malloc_r+0x88>
 8007076:	4629      	mov	r1, r5
 8007078:	4630      	mov	r0, r6
 800707a:	f7ff ffbf 	bl	8006ffc <sbrk_aligned>
 800707e:	1c43      	adds	r3, r0, #1
 8007080:	4604      	mov	r4, r0
 8007082:	d158      	bne.n	8007136 <_malloc_r+0xf6>
 8007084:	f8d8 4000 	ldr.w	r4, [r8]
 8007088:	4627      	mov	r7, r4
 800708a:	2f00      	cmp	r7, #0
 800708c:	d143      	bne.n	8007116 <_malloc_r+0xd6>
 800708e:	2c00      	cmp	r4, #0
 8007090:	d04b      	beq.n	800712a <_malloc_r+0xea>
 8007092:	6823      	ldr	r3, [r4, #0]
 8007094:	4639      	mov	r1, r7
 8007096:	4630      	mov	r0, r6
 8007098:	eb04 0903 	add.w	r9, r4, r3
 800709c:	f000 fdfc 	bl	8007c98 <_sbrk_r>
 80070a0:	4581      	cmp	r9, r0
 80070a2:	d142      	bne.n	800712a <_malloc_r+0xea>
 80070a4:	6821      	ldr	r1, [r4, #0]
 80070a6:	1a6d      	subs	r5, r5, r1
 80070a8:	4629      	mov	r1, r5
 80070aa:	4630      	mov	r0, r6
 80070ac:	f7ff ffa6 	bl	8006ffc <sbrk_aligned>
 80070b0:	3001      	adds	r0, #1
 80070b2:	d03a      	beq.n	800712a <_malloc_r+0xea>
 80070b4:	6823      	ldr	r3, [r4, #0]
 80070b6:	442b      	add	r3, r5
 80070b8:	6023      	str	r3, [r4, #0]
 80070ba:	f8d8 3000 	ldr.w	r3, [r8]
 80070be:	685a      	ldr	r2, [r3, #4]
 80070c0:	bb62      	cbnz	r2, 800711c <_malloc_r+0xdc>
 80070c2:	f8c8 7000 	str.w	r7, [r8]
 80070c6:	e00f      	b.n	80070e8 <_malloc_r+0xa8>
 80070c8:	6822      	ldr	r2, [r4, #0]
 80070ca:	1b52      	subs	r2, r2, r5
 80070cc:	d420      	bmi.n	8007110 <_malloc_r+0xd0>
 80070ce:	2a0b      	cmp	r2, #11
 80070d0:	d917      	bls.n	8007102 <_malloc_r+0xc2>
 80070d2:	1961      	adds	r1, r4, r5
 80070d4:	42a3      	cmp	r3, r4
 80070d6:	6025      	str	r5, [r4, #0]
 80070d8:	bf18      	it	ne
 80070da:	6059      	strne	r1, [r3, #4]
 80070dc:	6863      	ldr	r3, [r4, #4]
 80070de:	bf08      	it	eq
 80070e0:	f8c8 1000 	streq.w	r1, [r8]
 80070e4:	5162      	str	r2, [r4, r5]
 80070e6:	604b      	str	r3, [r1, #4]
 80070e8:	4630      	mov	r0, r6
 80070ea:	f000 f82f 	bl	800714c <__malloc_unlock>
 80070ee:	f104 000b 	add.w	r0, r4, #11
 80070f2:	1d23      	adds	r3, r4, #4
 80070f4:	f020 0007 	bic.w	r0, r0, #7
 80070f8:	1ac2      	subs	r2, r0, r3
 80070fa:	bf1c      	itt	ne
 80070fc:	1a1b      	subne	r3, r3, r0
 80070fe:	50a3      	strne	r3, [r4, r2]
 8007100:	e7af      	b.n	8007062 <_malloc_r+0x22>
 8007102:	6862      	ldr	r2, [r4, #4]
 8007104:	42a3      	cmp	r3, r4
 8007106:	bf0c      	ite	eq
 8007108:	f8c8 2000 	streq.w	r2, [r8]
 800710c:	605a      	strne	r2, [r3, #4]
 800710e:	e7eb      	b.n	80070e8 <_malloc_r+0xa8>
 8007110:	4623      	mov	r3, r4
 8007112:	6864      	ldr	r4, [r4, #4]
 8007114:	e7ae      	b.n	8007074 <_malloc_r+0x34>
 8007116:	463c      	mov	r4, r7
 8007118:	687f      	ldr	r7, [r7, #4]
 800711a:	e7b6      	b.n	800708a <_malloc_r+0x4a>
 800711c:	461a      	mov	r2, r3
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	42a3      	cmp	r3, r4
 8007122:	d1fb      	bne.n	800711c <_malloc_r+0xdc>
 8007124:	2300      	movs	r3, #0
 8007126:	6053      	str	r3, [r2, #4]
 8007128:	e7de      	b.n	80070e8 <_malloc_r+0xa8>
 800712a:	230c      	movs	r3, #12
 800712c:	6033      	str	r3, [r6, #0]
 800712e:	4630      	mov	r0, r6
 8007130:	f000 f80c 	bl	800714c <__malloc_unlock>
 8007134:	e794      	b.n	8007060 <_malloc_r+0x20>
 8007136:	6005      	str	r5, [r0, #0]
 8007138:	e7d6      	b.n	80070e8 <_malloc_r+0xa8>
 800713a:	bf00      	nop
 800713c:	20000454 	.word	0x20000454

08007140 <__malloc_lock>:
 8007140:	4801      	ldr	r0, [pc, #4]	@ (8007148 <__malloc_lock+0x8>)
 8007142:	f7ff b8ba 	b.w	80062ba <__retarget_lock_acquire_recursive>
 8007146:	bf00      	nop
 8007148:	2000044c 	.word	0x2000044c

0800714c <__malloc_unlock>:
 800714c:	4801      	ldr	r0, [pc, #4]	@ (8007154 <__malloc_unlock+0x8>)
 800714e:	f7ff b8b5 	b.w	80062bc <__retarget_lock_release_recursive>
 8007152:	bf00      	nop
 8007154:	2000044c 	.word	0x2000044c

08007158 <_Balloc>:
 8007158:	b570      	push	{r4, r5, r6, lr}
 800715a:	69c6      	ldr	r6, [r0, #28]
 800715c:	4604      	mov	r4, r0
 800715e:	460d      	mov	r5, r1
 8007160:	b976      	cbnz	r6, 8007180 <_Balloc+0x28>
 8007162:	2010      	movs	r0, #16
 8007164:	f7ff ff42 	bl	8006fec <malloc>
 8007168:	4602      	mov	r2, r0
 800716a:	61e0      	str	r0, [r4, #28]
 800716c:	b920      	cbnz	r0, 8007178 <_Balloc+0x20>
 800716e:	4b18      	ldr	r3, [pc, #96]	@ (80071d0 <_Balloc+0x78>)
 8007170:	4818      	ldr	r0, [pc, #96]	@ (80071d4 <_Balloc+0x7c>)
 8007172:	216b      	movs	r1, #107	@ 0x6b
 8007174:	f000 fdae 	bl	8007cd4 <__assert_func>
 8007178:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800717c:	6006      	str	r6, [r0, #0]
 800717e:	60c6      	str	r6, [r0, #12]
 8007180:	69e6      	ldr	r6, [r4, #28]
 8007182:	68f3      	ldr	r3, [r6, #12]
 8007184:	b183      	cbz	r3, 80071a8 <_Balloc+0x50>
 8007186:	69e3      	ldr	r3, [r4, #28]
 8007188:	68db      	ldr	r3, [r3, #12]
 800718a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800718e:	b9b8      	cbnz	r0, 80071c0 <_Balloc+0x68>
 8007190:	2101      	movs	r1, #1
 8007192:	fa01 f605 	lsl.w	r6, r1, r5
 8007196:	1d72      	adds	r2, r6, #5
 8007198:	0092      	lsls	r2, r2, #2
 800719a:	4620      	mov	r0, r4
 800719c:	f000 fdb8 	bl	8007d10 <_calloc_r>
 80071a0:	b160      	cbz	r0, 80071bc <_Balloc+0x64>
 80071a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80071a6:	e00e      	b.n	80071c6 <_Balloc+0x6e>
 80071a8:	2221      	movs	r2, #33	@ 0x21
 80071aa:	2104      	movs	r1, #4
 80071ac:	4620      	mov	r0, r4
 80071ae:	f000 fdaf 	bl	8007d10 <_calloc_r>
 80071b2:	69e3      	ldr	r3, [r4, #28]
 80071b4:	60f0      	str	r0, [r6, #12]
 80071b6:	68db      	ldr	r3, [r3, #12]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d1e4      	bne.n	8007186 <_Balloc+0x2e>
 80071bc:	2000      	movs	r0, #0
 80071be:	bd70      	pop	{r4, r5, r6, pc}
 80071c0:	6802      	ldr	r2, [r0, #0]
 80071c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80071c6:	2300      	movs	r3, #0
 80071c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80071cc:	e7f7      	b.n	80071be <_Balloc+0x66>
 80071ce:	bf00      	nop
 80071d0:	0800840d 	.word	0x0800840d
 80071d4:	0800848d 	.word	0x0800848d

080071d8 <_Bfree>:
 80071d8:	b570      	push	{r4, r5, r6, lr}
 80071da:	69c6      	ldr	r6, [r0, #28]
 80071dc:	4605      	mov	r5, r0
 80071de:	460c      	mov	r4, r1
 80071e0:	b976      	cbnz	r6, 8007200 <_Bfree+0x28>
 80071e2:	2010      	movs	r0, #16
 80071e4:	f7ff ff02 	bl	8006fec <malloc>
 80071e8:	4602      	mov	r2, r0
 80071ea:	61e8      	str	r0, [r5, #28]
 80071ec:	b920      	cbnz	r0, 80071f8 <_Bfree+0x20>
 80071ee:	4b09      	ldr	r3, [pc, #36]	@ (8007214 <_Bfree+0x3c>)
 80071f0:	4809      	ldr	r0, [pc, #36]	@ (8007218 <_Bfree+0x40>)
 80071f2:	218f      	movs	r1, #143	@ 0x8f
 80071f4:	f000 fd6e 	bl	8007cd4 <__assert_func>
 80071f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80071fc:	6006      	str	r6, [r0, #0]
 80071fe:	60c6      	str	r6, [r0, #12]
 8007200:	b13c      	cbz	r4, 8007212 <_Bfree+0x3a>
 8007202:	69eb      	ldr	r3, [r5, #28]
 8007204:	6862      	ldr	r2, [r4, #4]
 8007206:	68db      	ldr	r3, [r3, #12]
 8007208:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800720c:	6021      	str	r1, [r4, #0]
 800720e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007212:	bd70      	pop	{r4, r5, r6, pc}
 8007214:	0800840d 	.word	0x0800840d
 8007218:	0800848d 	.word	0x0800848d

0800721c <__multadd>:
 800721c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007220:	690d      	ldr	r5, [r1, #16]
 8007222:	4607      	mov	r7, r0
 8007224:	460c      	mov	r4, r1
 8007226:	461e      	mov	r6, r3
 8007228:	f101 0c14 	add.w	ip, r1, #20
 800722c:	2000      	movs	r0, #0
 800722e:	f8dc 3000 	ldr.w	r3, [ip]
 8007232:	b299      	uxth	r1, r3
 8007234:	fb02 6101 	mla	r1, r2, r1, r6
 8007238:	0c1e      	lsrs	r6, r3, #16
 800723a:	0c0b      	lsrs	r3, r1, #16
 800723c:	fb02 3306 	mla	r3, r2, r6, r3
 8007240:	b289      	uxth	r1, r1
 8007242:	3001      	adds	r0, #1
 8007244:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007248:	4285      	cmp	r5, r0
 800724a:	f84c 1b04 	str.w	r1, [ip], #4
 800724e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007252:	dcec      	bgt.n	800722e <__multadd+0x12>
 8007254:	b30e      	cbz	r6, 800729a <__multadd+0x7e>
 8007256:	68a3      	ldr	r3, [r4, #8]
 8007258:	42ab      	cmp	r3, r5
 800725a:	dc19      	bgt.n	8007290 <__multadd+0x74>
 800725c:	6861      	ldr	r1, [r4, #4]
 800725e:	4638      	mov	r0, r7
 8007260:	3101      	adds	r1, #1
 8007262:	f7ff ff79 	bl	8007158 <_Balloc>
 8007266:	4680      	mov	r8, r0
 8007268:	b928      	cbnz	r0, 8007276 <__multadd+0x5a>
 800726a:	4602      	mov	r2, r0
 800726c:	4b0c      	ldr	r3, [pc, #48]	@ (80072a0 <__multadd+0x84>)
 800726e:	480d      	ldr	r0, [pc, #52]	@ (80072a4 <__multadd+0x88>)
 8007270:	21ba      	movs	r1, #186	@ 0xba
 8007272:	f000 fd2f 	bl	8007cd4 <__assert_func>
 8007276:	6922      	ldr	r2, [r4, #16]
 8007278:	3202      	adds	r2, #2
 800727a:	f104 010c 	add.w	r1, r4, #12
 800727e:	0092      	lsls	r2, r2, #2
 8007280:	300c      	adds	r0, #12
 8007282:	f000 fd19 	bl	8007cb8 <memcpy>
 8007286:	4621      	mov	r1, r4
 8007288:	4638      	mov	r0, r7
 800728a:	f7ff ffa5 	bl	80071d8 <_Bfree>
 800728e:	4644      	mov	r4, r8
 8007290:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007294:	3501      	adds	r5, #1
 8007296:	615e      	str	r6, [r3, #20]
 8007298:	6125      	str	r5, [r4, #16]
 800729a:	4620      	mov	r0, r4
 800729c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072a0:	0800847c 	.word	0x0800847c
 80072a4:	0800848d 	.word	0x0800848d

080072a8 <__hi0bits>:
 80072a8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80072ac:	4603      	mov	r3, r0
 80072ae:	bf36      	itet	cc
 80072b0:	0403      	lslcc	r3, r0, #16
 80072b2:	2000      	movcs	r0, #0
 80072b4:	2010      	movcc	r0, #16
 80072b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80072ba:	bf3c      	itt	cc
 80072bc:	021b      	lslcc	r3, r3, #8
 80072be:	3008      	addcc	r0, #8
 80072c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80072c4:	bf3c      	itt	cc
 80072c6:	011b      	lslcc	r3, r3, #4
 80072c8:	3004      	addcc	r0, #4
 80072ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072ce:	bf3c      	itt	cc
 80072d0:	009b      	lslcc	r3, r3, #2
 80072d2:	3002      	addcc	r0, #2
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	db05      	blt.n	80072e4 <__hi0bits+0x3c>
 80072d8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80072dc:	f100 0001 	add.w	r0, r0, #1
 80072e0:	bf08      	it	eq
 80072e2:	2020      	moveq	r0, #32
 80072e4:	4770      	bx	lr

080072e6 <__lo0bits>:
 80072e6:	6803      	ldr	r3, [r0, #0]
 80072e8:	4602      	mov	r2, r0
 80072ea:	f013 0007 	ands.w	r0, r3, #7
 80072ee:	d00b      	beq.n	8007308 <__lo0bits+0x22>
 80072f0:	07d9      	lsls	r1, r3, #31
 80072f2:	d421      	bmi.n	8007338 <__lo0bits+0x52>
 80072f4:	0798      	lsls	r0, r3, #30
 80072f6:	bf49      	itett	mi
 80072f8:	085b      	lsrmi	r3, r3, #1
 80072fa:	089b      	lsrpl	r3, r3, #2
 80072fc:	2001      	movmi	r0, #1
 80072fe:	6013      	strmi	r3, [r2, #0]
 8007300:	bf5c      	itt	pl
 8007302:	6013      	strpl	r3, [r2, #0]
 8007304:	2002      	movpl	r0, #2
 8007306:	4770      	bx	lr
 8007308:	b299      	uxth	r1, r3
 800730a:	b909      	cbnz	r1, 8007310 <__lo0bits+0x2a>
 800730c:	0c1b      	lsrs	r3, r3, #16
 800730e:	2010      	movs	r0, #16
 8007310:	b2d9      	uxtb	r1, r3
 8007312:	b909      	cbnz	r1, 8007318 <__lo0bits+0x32>
 8007314:	3008      	adds	r0, #8
 8007316:	0a1b      	lsrs	r3, r3, #8
 8007318:	0719      	lsls	r1, r3, #28
 800731a:	bf04      	itt	eq
 800731c:	091b      	lsreq	r3, r3, #4
 800731e:	3004      	addeq	r0, #4
 8007320:	0799      	lsls	r1, r3, #30
 8007322:	bf04      	itt	eq
 8007324:	089b      	lsreq	r3, r3, #2
 8007326:	3002      	addeq	r0, #2
 8007328:	07d9      	lsls	r1, r3, #31
 800732a:	d403      	bmi.n	8007334 <__lo0bits+0x4e>
 800732c:	085b      	lsrs	r3, r3, #1
 800732e:	f100 0001 	add.w	r0, r0, #1
 8007332:	d003      	beq.n	800733c <__lo0bits+0x56>
 8007334:	6013      	str	r3, [r2, #0]
 8007336:	4770      	bx	lr
 8007338:	2000      	movs	r0, #0
 800733a:	4770      	bx	lr
 800733c:	2020      	movs	r0, #32
 800733e:	4770      	bx	lr

08007340 <__i2b>:
 8007340:	b510      	push	{r4, lr}
 8007342:	460c      	mov	r4, r1
 8007344:	2101      	movs	r1, #1
 8007346:	f7ff ff07 	bl	8007158 <_Balloc>
 800734a:	4602      	mov	r2, r0
 800734c:	b928      	cbnz	r0, 800735a <__i2b+0x1a>
 800734e:	4b05      	ldr	r3, [pc, #20]	@ (8007364 <__i2b+0x24>)
 8007350:	4805      	ldr	r0, [pc, #20]	@ (8007368 <__i2b+0x28>)
 8007352:	f240 1145 	movw	r1, #325	@ 0x145
 8007356:	f000 fcbd 	bl	8007cd4 <__assert_func>
 800735a:	2301      	movs	r3, #1
 800735c:	6144      	str	r4, [r0, #20]
 800735e:	6103      	str	r3, [r0, #16]
 8007360:	bd10      	pop	{r4, pc}
 8007362:	bf00      	nop
 8007364:	0800847c 	.word	0x0800847c
 8007368:	0800848d 	.word	0x0800848d

0800736c <__multiply>:
 800736c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007370:	4614      	mov	r4, r2
 8007372:	690a      	ldr	r2, [r1, #16]
 8007374:	6923      	ldr	r3, [r4, #16]
 8007376:	429a      	cmp	r2, r3
 8007378:	bfa8      	it	ge
 800737a:	4623      	movge	r3, r4
 800737c:	460f      	mov	r7, r1
 800737e:	bfa4      	itt	ge
 8007380:	460c      	movge	r4, r1
 8007382:	461f      	movge	r7, r3
 8007384:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007388:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800738c:	68a3      	ldr	r3, [r4, #8]
 800738e:	6861      	ldr	r1, [r4, #4]
 8007390:	eb0a 0609 	add.w	r6, sl, r9
 8007394:	42b3      	cmp	r3, r6
 8007396:	b085      	sub	sp, #20
 8007398:	bfb8      	it	lt
 800739a:	3101      	addlt	r1, #1
 800739c:	f7ff fedc 	bl	8007158 <_Balloc>
 80073a0:	b930      	cbnz	r0, 80073b0 <__multiply+0x44>
 80073a2:	4602      	mov	r2, r0
 80073a4:	4b44      	ldr	r3, [pc, #272]	@ (80074b8 <__multiply+0x14c>)
 80073a6:	4845      	ldr	r0, [pc, #276]	@ (80074bc <__multiply+0x150>)
 80073a8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80073ac:	f000 fc92 	bl	8007cd4 <__assert_func>
 80073b0:	f100 0514 	add.w	r5, r0, #20
 80073b4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80073b8:	462b      	mov	r3, r5
 80073ba:	2200      	movs	r2, #0
 80073bc:	4543      	cmp	r3, r8
 80073be:	d321      	bcc.n	8007404 <__multiply+0x98>
 80073c0:	f107 0114 	add.w	r1, r7, #20
 80073c4:	f104 0214 	add.w	r2, r4, #20
 80073c8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80073cc:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80073d0:	9302      	str	r3, [sp, #8]
 80073d2:	1b13      	subs	r3, r2, r4
 80073d4:	3b15      	subs	r3, #21
 80073d6:	f023 0303 	bic.w	r3, r3, #3
 80073da:	3304      	adds	r3, #4
 80073dc:	f104 0715 	add.w	r7, r4, #21
 80073e0:	42ba      	cmp	r2, r7
 80073e2:	bf38      	it	cc
 80073e4:	2304      	movcc	r3, #4
 80073e6:	9301      	str	r3, [sp, #4]
 80073e8:	9b02      	ldr	r3, [sp, #8]
 80073ea:	9103      	str	r1, [sp, #12]
 80073ec:	428b      	cmp	r3, r1
 80073ee:	d80c      	bhi.n	800740a <__multiply+0x9e>
 80073f0:	2e00      	cmp	r6, #0
 80073f2:	dd03      	ble.n	80073fc <__multiply+0x90>
 80073f4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d05b      	beq.n	80074b4 <__multiply+0x148>
 80073fc:	6106      	str	r6, [r0, #16]
 80073fe:	b005      	add	sp, #20
 8007400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007404:	f843 2b04 	str.w	r2, [r3], #4
 8007408:	e7d8      	b.n	80073bc <__multiply+0x50>
 800740a:	f8b1 a000 	ldrh.w	sl, [r1]
 800740e:	f1ba 0f00 	cmp.w	sl, #0
 8007412:	d024      	beq.n	800745e <__multiply+0xf2>
 8007414:	f104 0e14 	add.w	lr, r4, #20
 8007418:	46a9      	mov	r9, r5
 800741a:	f04f 0c00 	mov.w	ip, #0
 800741e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007422:	f8d9 3000 	ldr.w	r3, [r9]
 8007426:	fa1f fb87 	uxth.w	fp, r7
 800742a:	b29b      	uxth	r3, r3
 800742c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007430:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007434:	f8d9 7000 	ldr.w	r7, [r9]
 8007438:	4463      	add	r3, ip
 800743a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800743e:	fb0a c70b 	mla	r7, sl, fp, ip
 8007442:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007446:	b29b      	uxth	r3, r3
 8007448:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800744c:	4572      	cmp	r2, lr
 800744e:	f849 3b04 	str.w	r3, [r9], #4
 8007452:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007456:	d8e2      	bhi.n	800741e <__multiply+0xb2>
 8007458:	9b01      	ldr	r3, [sp, #4]
 800745a:	f845 c003 	str.w	ip, [r5, r3]
 800745e:	9b03      	ldr	r3, [sp, #12]
 8007460:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007464:	3104      	adds	r1, #4
 8007466:	f1b9 0f00 	cmp.w	r9, #0
 800746a:	d021      	beq.n	80074b0 <__multiply+0x144>
 800746c:	682b      	ldr	r3, [r5, #0]
 800746e:	f104 0c14 	add.w	ip, r4, #20
 8007472:	46ae      	mov	lr, r5
 8007474:	f04f 0a00 	mov.w	sl, #0
 8007478:	f8bc b000 	ldrh.w	fp, [ip]
 800747c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007480:	fb09 770b 	mla	r7, r9, fp, r7
 8007484:	4457      	add	r7, sl
 8007486:	b29b      	uxth	r3, r3
 8007488:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800748c:	f84e 3b04 	str.w	r3, [lr], #4
 8007490:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007494:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007498:	f8be 3000 	ldrh.w	r3, [lr]
 800749c:	fb09 330a 	mla	r3, r9, sl, r3
 80074a0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80074a4:	4562      	cmp	r2, ip
 80074a6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80074aa:	d8e5      	bhi.n	8007478 <__multiply+0x10c>
 80074ac:	9f01      	ldr	r7, [sp, #4]
 80074ae:	51eb      	str	r3, [r5, r7]
 80074b0:	3504      	adds	r5, #4
 80074b2:	e799      	b.n	80073e8 <__multiply+0x7c>
 80074b4:	3e01      	subs	r6, #1
 80074b6:	e79b      	b.n	80073f0 <__multiply+0x84>
 80074b8:	0800847c 	.word	0x0800847c
 80074bc:	0800848d 	.word	0x0800848d

080074c0 <__pow5mult>:
 80074c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074c4:	4615      	mov	r5, r2
 80074c6:	f012 0203 	ands.w	r2, r2, #3
 80074ca:	4607      	mov	r7, r0
 80074cc:	460e      	mov	r6, r1
 80074ce:	d007      	beq.n	80074e0 <__pow5mult+0x20>
 80074d0:	4c25      	ldr	r4, [pc, #148]	@ (8007568 <__pow5mult+0xa8>)
 80074d2:	3a01      	subs	r2, #1
 80074d4:	2300      	movs	r3, #0
 80074d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80074da:	f7ff fe9f 	bl	800721c <__multadd>
 80074de:	4606      	mov	r6, r0
 80074e0:	10ad      	asrs	r5, r5, #2
 80074e2:	d03d      	beq.n	8007560 <__pow5mult+0xa0>
 80074e4:	69fc      	ldr	r4, [r7, #28]
 80074e6:	b97c      	cbnz	r4, 8007508 <__pow5mult+0x48>
 80074e8:	2010      	movs	r0, #16
 80074ea:	f7ff fd7f 	bl	8006fec <malloc>
 80074ee:	4602      	mov	r2, r0
 80074f0:	61f8      	str	r0, [r7, #28]
 80074f2:	b928      	cbnz	r0, 8007500 <__pow5mult+0x40>
 80074f4:	4b1d      	ldr	r3, [pc, #116]	@ (800756c <__pow5mult+0xac>)
 80074f6:	481e      	ldr	r0, [pc, #120]	@ (8007570 <__pow5mult+0xb0>)
 80074f8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80074fc:	f000 fbea 	bl	8007cd4 <__assert_func>
 8007500:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007504:	6004      	str	r4, [r0, #0]
 8007506:	60c4      	str	r4, [r0, #12]
 8007508:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800750c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007510:	b94c      	cbnz	r4, 8007526 <__pow5mult+0x66>
 8007512:	f240 2171 	movw	r1, #625	@ 0x271
 8007516:	4638      	mov	r0, r7
 8007518:	f7ff ff12 	bl	8007340 <__i2b>
 800751c:	2300      	movs	r3, #0
 800751e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007522:	4604      	mov	r4, r0
 8007524:	6003      	str	r3, [r0, #0]
 8007526:	f04f 0900 	mov.w	r9, #0
 800752a:	07eb      	lsls	r3, r5, #31
 800752c:	d50a      	bpl.n	8007544 <__pow5mult+0x84>
 800752e:	4631      	mov	r1, r6
 8007530:	4622      	mov	r2, r4
 8007532:	4638      	mov	r0, r7
 8007534:	f7ff ff1a 	bl	800736c <__multiply>
 8007538:	4631      	mov	r1, r6
 800753a:	4680      	mov	r8, r0
 800753c:	4638      	mov	r0, r7
 800753e:	f7ff fe4b 	bl	80071d8 <_Bfree>
 8007542:	4646      	mov	r6, r8
 8007544:	106d      	asrs	r5, r5, #1
 8007546:	d00b      	beq.n	8007560 <__pow5mult+0xa0>
 8007548:	6820      	ldr	r0, [r4, #0]
 800754a:	b938      	cbnz	r0, 800755c <__pow5mult+0x9c>
 800754c:	4622      	mov	r2, r4
 800754e:	4621      	mov	r1, r4
 8007550:	4638      	mov	r0, r7
 8007552:	f7ff ff0b 	bl	800736c <__multiply>
 8007556:	6020      	str	r0, [r4, #0]
 8007558:	f8c0 9000 	str.w	r9, [r0]
 800755c:	4604      	mov	r4, r0
 800755e:	e7e4      	b.n	800752a <__pow5mult+0x6a>
 8007560:	4630      	mov	r0, r6
 8007562:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007566:	bf00      	nop
 8007568:	080084e8 	.word	0x080084e8
 800756c:	0800840d 	.word	0x0800840d
 8007570:	0800848d 	.word	0x0800848d

08007574 <__lshift>:
 8007574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007578:	460c      	mov	r4, r1
 800757a:	6849      	ldr	r1, [r1, #4]
 800757c:	6923      	ldr	r3, [r4, #16]
 800757e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007582:	68a3      	ldr	r3, [r4, #8]
 8007584:	4607      	mov	r7, r0
 8007586:	4691      	mov	r9, r2
 8007588:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800758c:	f108 0601 	add.w	r6, r8, #1
 8007590:	42b3      	cmp	r3, r6
 8007592:	db0b      	blt.n	80075ac <__lshift+0x38>
 8007594:	4638      	mov	r0, r7
 8007596:	f7ff fddf 	bl	8007158 <_Balloc>
 800759a:	4605      	mov	r5, r0
 800759c:	b948      	cbnz	r0, 80075b2 <__lshift+0x3e>
 800759e:	4602      	mov	r2, r0
 80075a0:	4b28      	ldr	r3, [pc, #160]	@ (8007644 <__lshift+0xd0>)
 80075a2:	4829      	ldr	r0, [pc, #164]	@ (8007648 <__lshift+0xd4>)
 80075a4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80075a8:	f000 fb94 	bl	8007cd4 <__assert_func>
 80075ac:	3101      	adds	r1, #1
 80075ae:	005b      	lsls	r3, r3, #1
 80075b0:	e7ee      	b.n	8007590 <__lshift+0x1c>
 80075b2:	2300      	movs	r3, #0
 80075b4:	f100 0114 	add.w	r1, r0, #20
 80075b8:	f100 0210 	add.w	r2, r0, #16
 80075bc:	4618      	mov	r0, r3
 80075be:	4553      	cmp	r3, sl
 80075c0:	db33      	blt.n	800762a <__lshift+0xb6>
 80075c2:	6920      	ldr	r0, [r4, #16]
 80075c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80075c8:	f104 0314 	add.w	r3, r4, #20
 80075cc:	f019 091f 	ands.w	r9, r9, #31
 80075d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80075d4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80075d8:	d02b      	beq.n	8007632 <__lshift+0xbe>
 80075da:	f1c9 0e20 	rsb	lr, r9, #32
 80075de:	468a      	mov	sl, r1
 80075e0:	2200      	movs	r2, #0
 80075e2:	6818      	ldr	r0, [r3, #0]
 80075e4:	fa00 f009 	lsl.w	r0, r0, r9
 80075e8:	4310      	orrs	r0, r2
 80075ea:	f84a 0b04 	str.w	r0, [sl], #4
 80075ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80075f2:	459c      	cmp	ip, r3
 80075f4:	fa22 f20e 	lsr.w	r2, r2, lr
 80075f8:	d8f3      	bhi.n	80075e2 <__lshift+0x6e>
 80075fa:	ebac 0304 	sub.w	r3, ip, r4
 80075fe:	3b15      	subs	r3, #21
 8007600:	f023 0303 	bic.w	r3, r3, #3
 8007604:	3304      	adds	r3, #4
 8007606:	f104 0015 	add.w	r0, r4, #21
 800760a:	4584      	cmp	ip, r0
 800760c:	bf38      	it	cc
 800760e:	2304      	movcc	r3, #4
 8007610:	50ca      	str	r2, [r1, r3]
 8007612:	b10a      	cbz	r2, 8007618 <__lshift+0xa4>
 8007614:	f108 0602 	add.w	r6, r8, #2
 8007618:	3e01      	subs	r6, #1
 800761a:	4638      	mov	r0, r7
 800761c:	612e      	str	r6, [r5, #16]
 800761e:	4621      	mov	r1, r4
 8007620:	f7ff fdda 	bl	80071d8 <_Bfree>
 8007624:	4628      	mov	r0, r5
 8007626:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800762a:	f842 0f04 	str.w	r0, [r2, #4]!
 800762e:	3301      	adds	r3, #1
 8007630:	e7c5      	b.n	80075be <__lshift+0x4a>
 8007632:	3904      	subs	r1, #4
 8007634:	f853 2b04 	ldr.w	r2, [r3], #4
 8007638:	f841 2f04 	str.w	r2, [r1, #4]!
 800763c:	459c      	cmp	ip, r3
 800763e:	d8f9      	bhi.n	8007634 <__lshift+0xc0>
 8007640:	e7ea      	b.n	8007618 <__lshift+0xa4>
 8007642:	bf00      	nop
 8007644:	0800847c 	.word	0x0800847c
 8007648:	0800848d 	.word	0x0800848d

0800764c <__mcmp>:
 800764c:	690a      	ldr	r2, [r1, #16]
 800764e:	4603      	mov	r3, r0
 8007650:	6900      	ldr	r0, [r0, #16]
 8007652:	1a80      	subs	r0, r0, r2
 8007654:	b530      	push	{r4, r5, lr}
 8007656:	d10e      	bne.n	8007676 <__mcmp+0x2a>
 8007658:	3314      	adds	r3, #20
 800765a:	3114      	adds	r1, #20
 800765c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007660:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007664:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007668:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800766c:	4295      	cmp	r5, r2
 800766e:	d003      	beq.n	8007678 <__mcmp+0x2c>
 8007670:	d205      	bcs.n	800767e <__mcmp+0x32>
 8007672:	f04f 30ff 	mov.w	r0, #4294967295
 8007676:	bd30      	pop	{r4, r5, pc}
 8007678:	42a3      	cmp	r3, r4
 800767a:	d3f3      	bcc.n	8007664 <__mcmp+0x18>
 800767c:	e7fb      	b.n	8007676 <__mcmp+0x2a>
 800767e:	2001      	movs	r0, #1
 8007680:	e7f9      	b.n	8007676 <__mcmp+0x2a>
	...

08007684 <__mdiff>:
 8007684:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007688:	4689      	mov	r9, r1
 800768a:	4606      	mov	r6, r0
 800768c:	4611      	mov	r1, r2
 800768e:	4648      	mov	r0, r9
 8007690:	4614      	mov	r4, r2
 8007692:	f7ff ffdb 	bl	800764c <__mcmp>
 8007696:	1e05      	subs	r5, r0, #0
 8007698:	d112      	bne.n	80076c0 <__mdiff+0x3c>
 800769a:	4629      	mov	r1, r5
 800769c:	4630      	mov	r0, r6
 800769e:	f7ff fd5b 	bl	8007158 <_Balloc>
 80076a2:	4602      	mov	r2, r0
 80076a4:	b928      	cbnz	r0, 80076b2 <__mdiff+0x2e>
 80076a6:	4b3f      	ldr	r3, [pc, #252]	@ (80077a4 <__mdiff+0x120>)
 80076a8:	f240 2137 	movw	r1, #567	@ 0x237
 80076ac:	483e      	ldr	r0, [pc, #248]	@ (80077a8 <__mdiff+0x124>)
 80076ae:	f000 fb11 	bl	8007cd4 <__assert_func>
 80076b2:	2301      	movs	r3, #1
 80076b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80076b8:	4610      	mov	r0, r2
 80076ba:	b003      	add	sp, #12
 80076bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076c0:	bfbc      	itt	lt
 80076c2:	464b      	movlt	r3, r9
 80076c4:	46a1      	movlt	r9, r4
 80076c6:	4630      	mov	r0, r6
 80076c8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80076cc:	bfba      	itte	lt
 80076ce:	461c      	movlt	r4, r3
 80076d0:	2501      	movlt	r5, #1
 80076d2:	2500      	movge	r5, #0
 80076d4:	f7ff fd40 	bl	8007158 <_Balloc>
 80076d8:	4602      	mov	r2, r0
 80076da:	b918      	cbnz	r0, 80076e4 <__mdiff+0x60>
 80076dc:	4b31      	ldr	r3, [pc, #196]	@ (80077a4 <__mdiff+0x120>)
 80076de:	f240 2145 	movw	r1, #581	@ 0x245
 80076e2:	e7e3      	b.n	80076ac <__mdiff+0x28>
 80076e4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80076e8:	6926      	ldr	r6, [r4, #16]
 80076ea:	60c5      	str	r5, [r0, #12]
 80076ec:	f109 0310 	add.w	r3, r9, #16
 80076f0:	f109 0514 	add.w	r5, r9, #20
 80076f4:	f104 0e14 	add.w	lr, r4, #20
 80076f8:	f100 0b14 	add.w	fp, r0, #20
 80076fc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007700:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007704:	9301      	str	r3, [sp, #4]
 8007706:	46d9      	mov	r9, fp
 8007708:	f04f 0c00 	mov.w	ip, #0
 800770c:	9b01      	ldr	r3, [sp, #4]
 800770e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007712:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007716:	9301      	str	r3, [sp, #4]
 8007718:	fa1f f38a 	uxth.w	r3, sl
 800771c:	4619      	mov	r1, r3
 800771e:	b283      	uxth	r3, r0
 8007720:	1acb      	subs	r3, r1, r3
 8007722:	0c00      	lsrs	r0, r0, #16
 8007724:	4463      	add	r3, ip
 8007726:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800772a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800772e:	b29b      	uxth	r3, r3
 8007730:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007734:	4576      	cmp	r6, lr
 8007736:	f849 3b04 	str.w	r3, [r9], #4
 800773a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800773e:	d8e5      	bhi.n	800770c <__mdiff+0x88>
 8007740:	1b33      	subs	r3, r6, r4
 8007742:	3b15      	subs	r3, #21
 8007744:	f023 0303 	bic.w	r3, r3, #3
 8007748:	3415      	adds	r4, #21
 800774a:	3304      	adds	r3, #4
 800774c:	42a6      	cmp	r6, r4
 800774e:	bf38      	it	cc
 8007750:	2304      	movcc	r3, #4
 8007752:	441d      	add	r5, r3
 8007754:	445b      	add	r3, fp
 8007756:	461e      	mov	r6, r3
 8007758:	462c      	mov	r4, r5
 800775a:	4544      	cmp	r4, r8
 800775c:	d30e      	bcc.n	800777c <__mdiff+0xf8>
 800775e:	f108 0103 	add.w	r1, r8, #3
 8007762:	1b49      	subs	r1, r1, r5
 8007764:	f021 0103 	bic.w	r1, r1, #3
 8007768:	3d03      	subs	r5, #3
 800776a:	45a8      	cmp	r8, r5
 800776c:	bf38      	it	cc
 800776e:	2100      	movcc	r1, #0
 8007770:	440b      	add	r3, r1
 8007772:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007776:	b191      	cbz	r1, 800779e <__mdiff+0x11a>
 8007778:	6117      	str	r7, [r2, #16]
 800777a:	e79d      	b.n	80076b8 <__mdiff+0x34>
 800777c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007780:	46e6      	mov	lr, ip
 8007782:	0c08      	lsrs	r0, r1, #16
 8007784:	fa1c fc81 	uxtah	ip, ip, r1
 8007788:	4471      	add	r1, lr
 800778a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800778e:	b289      	uxth	r1, r1
 8007790:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007794:	f846 1b04 	str.w	r1, [r6], #4
 8007798:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800779c:	e7dd      	b.n	800775a <__mdiff+0xd6>
 800779e:	3f01      	subs	r7, #1
 80077a0:	e7e7      	b.n	8007772 <__mdiff+0xee>
 80077a2:	bf00      	nop
 80077a4:	0800847c 	.word	0x0800847c
 80077a8:	0800848d 	.word	0x0800848d

080077ac <__d2b>:
 80077ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80077b0:	460f      	mov	r7, r1
 80077b2:	2101      	movs	r1, #1
 80077b4:	ec59 8b10 	vmov	r8, r9, d0
 80077b8:	4616      	mov	r6, r2
 80077ba:	f7ff fccd 	bl	8007158 <_Balloc>
 80077be:	4604      	mov	r4, r0
 80077c0:	b930      	cbnz	r0, 80077d0 <__d2b+0x24>
 80077c2:	4602      	mov	r2, r0
 80077c4:	4b23      	ldr	r3, [pc, #140]	@ (8007854 <__d2b+0xa8>)
 80077c6:	4824      	ldr	r0, [pc, #144]	@ (8007858 <__d2b+0xac>)
 80077c8:	f240 310f 	movw	r1, #783	@ 0x30f
 80077cc:	f000 fa82 	bl	8007cd4 <__assert_func>
 80077d0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80077d4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80077d8:	b10d      	cbz	r5, 80077de <__d2b+0x32>
 80077da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80077de:	9301      	str	r3, [sp, #4]
 80077e0:	f1b8 0300 	subs.w	r3, r8, #0
 80077e4:	d023      	beq.n	800782e <__d2b+0x82>
 80077e6:	4668      	mov	r0, sp
 80077e8:	9300      	str	r3, [sp, #0]
 80077ea:	f7ff fd7c 	bl	80072e6 <__lo0bits>
 80077ee:	e9dd 1200 	ldrd	r1, r2, [sp]
 80077f2:	b1d0      	cbz	r0, 800782a <__d2b+0x7e>
 80077f4:	f1c0 0320 	rsb	r3, r0, #32
 80077f8:	fa02 f303 	lsl.w	r3, r2, r3
 80077fc:	430b      	orrs	r3, r1
 80077fe:	40c2      	lsrs	r2, r0
 8007800:	6163      	str	r3, [r4, #20]
 8007802:	9201      	str	r2, [sp, #4]
 8007804:	9b01      	ldr	r3, [sp, #4]
 8007806:	61a3      	str	r3, [r4, #24]
 8007808:	2b00      	cmp	r3, #0
 800780a:	bf0c      	ite	eq
 800780c:	2201      	moveq	r2, #1
 800780e:	2202      	movne	r2, #2
 8007810:	6122      	str	r2, [r4, #16]
 8007812:	b1a5      	cbz	r5, 800783e <__d2b+0x92>
 8007814:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007818:	4405      	add	r5, r0
 800781a:	603d      	str	r5, [r7, #0]
 800781c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007820:	6030      	str	r0, [r6, #0]
 8007822:	4620      	mov	r0, r4
 8007824:	b003      	add	sp, #12
 8007826:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800782a:	6161      	str	r1, [r4, #20]
 800782c:	e7ea      	b.n	8007804 <__d2b+0x58>
 800782e:	a801      	add	r0, sp, #4
 8007830:	f7ff fd59 	bl	80072e6 <__lo0bits>
 8007834:	9b01      	ldr	r3, [sp, #4]
 8007836:	6163      	str	r3, [r4, #20]
 8007838:	3020      	adds	r0, #32
 800783a:	2201      	movs	r2, #1
 800783c:	e7e8      	b.n	8007810 <__d2b+0x64>
 800783e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007842:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007846:	6038      	str	r0, [r7, #0]
 8007848:	6918      	ldr	r0, [r3, #16]
 800784a:	f7ff fd2d 	bl	80072a8 <__hi0bits>
 800784e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007852:	e7e5      	b.n	8007820 <__d2b+0x74>
 8007854:	0800847c 	.word	0x0800847c
 8007858:	0800848d 	.word	0x0800848d

0800785c <__ssputs_r>:
 800785c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007860:	688e      	ldr	r6, [r1, #8]
 8007862:	461f      	mov	r7, r3
 8007864:	42be      	cmp	r6, r7
 8007866:	680b      	ldr	r3, [r1, #0]
 8007868:	4682      	mov	sl, r0
 800786a:	460c      	mov	r4, r1
 800786c:	4690      	mov	r8, r2
 800786e:	d82d      	bhi.n	80078cc <__ssputs_r+0x70>
 8007870:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007874:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007878:	d026      	beq.n	80078c8 <__ssputs_r+0x6c>
 800787a:	6965      	ldr	r5, [r4, #20]
 800787c:	6909      	ldr	r1, [r1, #16]
 800787e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007882:	eba3 0901 	sub.w	r9, r3, r1
 8007886:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800788a:	1c7b      	adds	r3, r7, #1
 800788c:	444b      	add	r3, r9
 800788e:	106d      	asrs	r5, r5, #1
 8007890:	429d      	cmp	r5, r3
 8007892:	bf38      	it	cc
 8007894:	461d      	movcc	r5, r3
 8007896:	0553      	lsls	r3, r2, #21
 8007898:	d527      	bpl.n	80078ea <__ssputs_r+0x8e>
 800789a:	4629      	mov	r1, r5
 800789c:	f7ff fbd0 	bl	8007040 <_malloc_r>
 80078a0:	4606      	mov	r6, r0
 80078a2:	b360      	cbz	r0, 80078fe <__ssputs_r+0xa2>
 80078a4:	6921      	ldr	r1, [r4, #16]
 80078a6:	464a      	mov	r2, r9
 80078a8:	f000 fa06 	bl	8007cb8 <memcpy>
 80078ac:	89a3      	ldrh	r3, [r4, #12]
 80078ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80078b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80078b6:	81a3      	strh	r3, [r4, #12]
 80078b8:	6126      	str	r6, [r4, #16]
 80078ba:	6165      	str	r5, [r4, #20]
 80078bc:	444e      	add	r6, r9
 80078be:	eba5 0509 	sub.w	r5, r5, r9
 80078c2:	6026      	str	r6, [r4, #0]
 80078c4:	60a5      	str	r5, [r4, #8]
 80078c6:	463e      	mov	r6, r7
 80078c8:	42be      	cmp	r6, r7
 80078ca:	d900      	bls.n	80078ce <__ssputs_r+0x72>
 80078cc:	463e      	mov	r6, r7
 80078ce:	6820      	ldr	r0, [r4, #0]
 80078d0:	4632      	mov	r2, r6
 80078d2:	4641      	mov	r1, r8
 80078d4:	f000 f9c6 	bl	8007c64 <memmove>
 80078d8:	68a3      	ldr	r3, [r4, #8]
 80078da:	1b9b      	subs	r3, r3, r6
 80078dc:	60a3      	str	r3, [r4, #8]
 80078de:	6823      	ldr	r3, [r4, #0]
 80078e0:	4433      	add	r3, r6
 80078e2:	6023      	str	r3, [r4, #0]
 80078e4:	2000      	movs	r0, #0
 80078e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078ea:	462a      	mov	r2, r5
 80078ec:	f000 fa36 	bl	8007d5c <_realloc_r>
 80078f0:	4606      	mov	r6, r0
 80078f2:	2800      	cmp	r0, #0
 80078f4:	d1e0      	bne.n	80078b8 <__ssputs_r+0x5c>
 80078f6:	6921      	ldr	r1, [r4, #16]
 80078f8:	4650      	mov	r0, sl
 80078fa:	f7ff fb2d 	bl	8006f58 <_free_r>
 80078fe:	230c      	movs	r3, #12
 8007900:	f8ca 3000 	str.w	r3, [sl]
 8007904:	89a3      	ldrh	r3, [r4, #12]
 8007906:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800790a:	81a3      	strh	r3, [r4, #12]
 800790c:	f04f 30ff 	mov.w	r0, #4294967295
 8007910:	e7e9      	b.n	80078e6 <__ssputs_r+0x8a>
	...

08007914 <_svfiprintf_r>:
 8007914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007918:	4698      	mov	r8, r3
 800791a:	898b      	ldrh	r3, [r1, #12]
 800791c:	061b      	lsls	r3, r3, #24
 800791e:	b09d      	sub	sp, #116	@ 0x74
 8007920:	4607      	mov	r7, r0
 8007922:	460d      	mov	r5, r1
 8007924:	4614      	mov	r4, r2
 8007926:	d510      	bpl.n	800794a <_svfiprintf_r+0x36>
 8007928:	690b      	ldr	r3, [r1, #16]
 800792a:	b973      	cbnz	r3, 800794a <_svfiprintf_r+0x36>
 800792c:	2140      	movs	r1, #64	@ 0x40
 800792e:	f7ff fb87 	bl	8007040 <_malloc_r>
 8007932:	6028      	str	r0, [r5, #0]
 8007934:	6128      	str	r0, [r5, #16]
 8007936:	b930      	cbnz	r0, 8007946 <_svfiprintf_r+0x32>
 8007938:	230c      	movs	r3, #12
 800793a:	603b      	str	r3, [r7, #0]
 800793c:	f04f 30ff 	mov.w	r0, #4294967295
 8007940:	b01d      	add	sp, #116	@ 0x74
 8007942:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007946:	2340      	movs	r3, #64	@ 0x40
 8007948:	616b      	str	r3, [r5, #20]
 800794a:	2300      	movs	r3, #0
 800794c:	9309      	str	r3, [sp, #36]	@ 0x24
 800794e:	2320      	movs	r3, #32
 8007950:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007954:	f8cd 800c 	str.w	r8, [sp, #12]
 8007958:	2330      	movs	r3, #48	@ 0x30
 800795a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007af8 <_svfiprintf_r+0x1e4>
 800795e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007962:	f04f 0901 	mov.w	r9, #1
 8007966:	4623      	mov	r3, r4
 8007968:	469a      	mov	sl, r3
 800796a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800796e:	b10a      	cbz	r2, 8007974 <_svfiprintf_r+0x60>
 8007970:	2a25      	cmp	r2, #37	@ 0x25
 8007972:	d1f9      	bne.n	8007968 <_svfiprintf_r+0x54>
 8007974:	ebba 0b04 	subs.w	fp, sl, r4
 8007978:	d00b      	beq.n	8007992 <_svfiprintf_r+0x7e>
 800797a:	465b      	mov	r3, fp
 800797c:	4622      	mov	r2, r4
 800797e:	4629      	mov	r1, r5
 8007980:	4638      	mov	r0, r7
 8007982:	f7ff ff6b 	bl	800785c <__ssputs_r>
 8007986:	3001      	adds	r0, #1
 8007988:	f000 80a7 	beq.w	8007ada <_svfiprintf_r+0x1c6>
 800798c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800798e:	445a      	add	r2, fp
 8007990:	9209      	str	r2, [sp, #36]	@ 0x24
 8007992:	f89a 3000 	ldrb.w	r3, [sl]
 8007996:	2b00      	cmp	r3, #0
 8007998:	f000 809f 	beq.w	8007ada <_svfiprintf_r+0x1c6>
 800799c:	2300      	movs	r3, #0
 800799e:	f04f 32ff 	mov.w	r2, #4294967295
 80079a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80079a6:	f10a 0a01 	add.w	sl, sl, #1
 80079aa:	9304      	str	r3, [sp, #16]
 80079ac:	9307      	str	r3, [sp, #28]
 80079ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80079b2:	931a      	str	r3, [sp, #104]	@ 0x68
 80079b4:	4654      	mov	r4, sl
 80079b6:	2205      	movs	r2, #5
 80079b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079bc:	484e      	ldr	r0, [pc, #312]	@ (8007af8 <_svfiprintf_r+0x1e4>)
 80079be:	f7f8 fc17 	bl	80001f0 <memchr>
 80079c2:	9a04      	ldr	r2, [sp, #16]
 80079c4:	b9d8      	cbnz	r0, 80079fe <_svfiprintf_r+0xea>
 80079c6:	06d0      	lsls	r0, r2, #27
 80079c8:	bf44      	itt	mi
 80079ca:	2320      	movmi	r3, #32
 80079cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80079d0:	0711      	lsls	r1, r2, #28
 80079d2:	bf44      	itt	mi
 80079d4:	232b      	movmi	r3, #43	@ 0x2b
 80079d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80079da:	f89a 3000 	ldrb.w	r3, [sl]
 80079de:	2b2a      	cmp	r3, #42	@ 0x2a
 80079e0:	d015      	beq.n	8007a0e <_svfiprintf_r+0xfa>
 80079e2:	9a07      	ldr	r2, [sp, #28]
 80079e4:	4654      	mov	r4, sl
 80079e6:	2000      	movs	r0, #0
 80079e8:	f04f 0c0a 	mov.w	ip, #10
 80079ec:	4621      	mov	r1, r4
 80079ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80079f2:	3b30      	subs	r3, #48	@ 0x30
 80079f4:	2b09      	cmp	r3, #9
 80079f6:	d94b      	bls.n	8007a90 <_svfiprintf_r+0x17c>
 80079f8:	b1b0      	cbz	r0, 8007a28 <_svfiprintf_r+0x114>
 80079fa:	9207      	str	r2, [sp, #28]
 80079fc:	e014      	b.n	8007a28 <_svfiprintf_r+0x114>
 80079fe:	eba0 0308 	sub.w	r3, r0, r8
 8007a02:	fa09 f303 	lsl.w	r3, r9, r3
 8007a06:	4313      	orrs	r3, r2
 8007a08:	9304      	str	r3, [sp, #16]
 8007a0a:	46a2      	mov	sl, r4
 8007a0c:	e7d2      	b.n	80079b4 <_svfiprintf_r+0xa0>
 8007a0e:	9b03      	ldr	r3, [sp, #12]
 8007a10:	1d19      	adds	r1, r3, #4
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	9103      	str	r1, [sp, #12]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	bfbb      	ittet	lt
 8007a1a:	425b      	neglt	r3, r3
 8007a1c:	f042 0202 	orrlt.w	r2, r2, #2
 8007a20:	9307      	strge	r3, [sp, #28]
 8007a22:	9307      	strlt	r3, [sp, #28]
 8007a24:	bfb8      	it	lt
 8007a26:	9204      	strlt	r2, [sp, #16]
 8007a28:	7823      	ldrb	r3, [r4, #0]
 8007a2a:	2b2e      	cmp	r3, #46	@ 0x2e
 8007a2c:	d10a      	bne.n	8007a44 <_svfiprintf_r+0x130>
 8007a2e:	7863      	ldrb	r3, [r4, #1]
 8007a30:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a32:	d132      	bne.n	8007a9a <_svfiprintf_r+0x186>
 8007a34:	9b03      	ldr	r3, [sp, #12]
 8007a36:	1d1a      	adds	r2, r3, #4
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	9203      	str	r2, [sp, #12]
 8007a3c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007a40:	3402      	adds	r4, #2
 8007a42:	9305      	str	r3, [sp, #20]
 8007a44:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007b08 <_svfiprintf_r+0x1f4>
 8007a48:	7821      	ldrb	r1, [r4, #0]
 8007a4a:	2203      	movs	r2, #3
 8007a4c:	4650      	mov	r0, sl
 8007a4e:	f7f8 fbcf 	bl	80001f0 <memchr>
 8007a52:	b138      	cbz	r0, 8007a64 <_svfiprintf_r+0x150>
 8007a54:	9b04      	ldr	r3, [sp, #16]
 8007a56:	eba0 000a 	sub.w	r0, r0, sl
 8007a5a:	2240      	movs	r2, #64	@ 0x40
 8007a5c:	4082      	lsls	r2, r0
 8007a5e:	4313      	orrs	r3, r2
 8007a60:	3401      	adds	r4, #1
 8007a62:	9304      	str	r3, [sp, #16]
 8007a64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a68:	4824      	ldr	r0, [pc, #144]	@ (8007afc <_svfiprintf_r+0x1e8>)
 8007a6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007a6e:	2206      	movs	r2, #6
 8007a70:	f7f8 fbbe 	bl	80001f0 <memchr>
 8007a74:	2800      	cmp	r0, #0
 8007a76:	d036      	beq.n	8007ae6 <_svfiprintf_r+0x1d2>
 8007a78:	4b21      	ldr	r3, [pc, #132]	@ (8007b00 <_svfiprintf_r+0x1ec>)
 8007a7a:	bb1b      	cbnz	r3, 8007ac4 <_svfiprintf_r+0x1b0>
 8007a7c:	9b03      	ldr	r3, [sp, #12]
 8007a7e:	3307      	adds	r3, #7
 8007a80:	f023 0307 	bic.w	r3, r3, #7
 8007a84:	3308      	adds	r3, #8
 8007a86:	9303      	str	r3, [sp, #12]
 8007a88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a8a:	4433      	add	r3, r6
 8007a8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a8e:	e76a      	b.n	8007966 <_svfiprintf_r+0x52>
 8007a90:	fb0c 3202 	mla	r2, ip, r2, r3
 8007a94:	460c      	mov	r4, r1
 8007a96:	2001      	movs	r0, #1
 8007a98:	e7a8      	b.n	80079ec <_svfiprintf_r+0xd8>
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	3401      	adds	r4, #1
 8007a9e:	9305      	str	r3, [sp, #20]
 8007aa0:	4619      	mov	r1, r3
 8007aa2:	f04f 0c0a 	mov.w	ip, #10
 8007aa6:	4620      	mov	r0, r4
 8007aa8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007aac:	3a30      	subs	r2, #48	@ 0x30
 8007aae:	2a09      	cmp	r2, #9
 8007ab0:	d903      	bls.n	8007aba <_svfiprintf_r+0x1a6>
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d0c6      	beq.n	8007a44 <_svfiprintf_r+0x130>
 8007ab6:	9105      	str	r1, [sp, #20]
 8007ab8:	e7c4      	b.n	8007a44 <_svfiprintf_r+0x130>
 8007aba:	fb0c 2101 	mla	r1, ip, r1, r2
 8007abe:	4604      	mov	r4, r0
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	e7f0      	b.n	8007aa6 <_svfiprintf_r+0x192>
 8007ac4:	ab03      	add	r3, sp, #12
 8007ac6:	9300      	str	r3, [sp, #0]
 8007ac8:	462a      	mov	r2, r5
 8007aca:	4b0e      	ldr	r3, [pc, #56]	@ (8007b04 <_svfiprintf_r+0x1f0>)
 8007acc:	a904      	add	r1, sp, #16
 8007ace:	4638      	mov	r0, r7
 8007ad0:	f7fd fe98 	bl	8005804 <_printf_float>
 8007ad4:	1c42      	adds	r2, r0, #1
 8007ad6:	4606      	mov	r6, r0
 8007ad8:	d1d6      	bne.n	8007a88 <_svfiprintf_r+0x174>
 8007ada:	89ab      	ldrh	r3, [r5, #12]
 8007adc:	065b      	lsls	r3, r3, #25
 8007ade:	f53f af2d 	bmi.w	800793c <_svfiprintf_r+0x28>
 8007ae2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007ae4:	e72c      	b.n	8007940 <_svfiprintf_r+0x2c>
 8007ae6:	ab03      	add	r3, sp, #12
 8007ae8:	9300      	str	r3, [sp, #0]
 8007aea:	462a      	mov	r2, r5
 8007aec:	4b05      	ldr	r3, [pc, #20]	@ (8007b04 <_svfiprintf_r+0x1f0>)
 8007aee:	a904      	add	r1, sp, #16
 8007af0:	4638      	mov	r0, r7
 8007af2:	f7fe f91f 	bl	8005d34 <_printf_i>
 8007af6:	e7ed      	b.n	8007ad4 <_svfiprintf_r+0x1c0>
 8007af8:	080085e8 	.word	0x080085e8
 8007afc:	080085f2 	.word	0x080085f2
 8007b00:	08005805 	.word	0x08005805
 8007b04:	0800785d 	.word	0x0800785d
 8007b08:	080085ee 	.word	0x080085ee

08007b0c <__sflush_r>:
 8007b0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007b10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b14:	0716      	lsls	r6, r2, #28
 8007b16:	4605      	mov	r5, r0
 8007b18:	460c      	mov	r4, r1
 8007b1a:	d454      	bmi.n	8007bc6 <__sflush_r+0xba>
 8007b1c:	684b      	ldr	r3, [r1, #4]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	dc02      	bgt.n	8007b28 <__sflush_r+0x1c>
 8007b22:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	dd48      	ble.n	8007bba <__sflush_r+0xae>
 8007b28:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b2a:	2e00      	cmp	r6, #0
 8007b2c:	d045      	beq.n	8007bba <__sflush_r+0xae>
 8007b2e:	2300      	movs	r3, #0
 8007b30:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007b34:	682f      	ldr	r7, [r5, #0]
 8007b36:	6a21      	ldr	r1, [r4, #32]
 8007b38:	602b      	str	r3, [r5, #0]
 8007b3a:	d030      	beq.n	8007b9e <__sflush_r+0x92>
 8007b3c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007b3e:	89a3      	ldrh	r3, [r4, #12]
 8007b40:	0759      	lsls	r1, r3, #29
 8007b42:	d505      	bpl.n	8007b50 <__sflush_r+0x44>
 8007b44:	6863      	ldr	r3, [r4, #4]
 8007b46:	1ad2      	subs	r2, r2, r3
 8007b48:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007b4a:	b10b      	cbz	r3, 8007b50 <__sflush_r+0x44>
 8007b4c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007b4e:	1ad2      	subs	r2, r2, r3
 8007b50:	2300      	movs	r3, #0
 8007b52:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b54:	6a21      	ldr	r1, [r4, #32]
 8007b56:	4628      	mov	r0, r5
 8007b58:	47b0      	blx	r6
 8007b5a:	1c43      	adds	r3, r0, #1
 8007b5c:	89a3      	ldrh	r3, [r4, #12]
 8007b5e:	d106      	bne.n	8007b6e <__sflush_r+0x62>
 8007b60:	6829      	ldr	r1, [r5, #0]
 8007b62:	291d      	cmp	r1, #29
 8007b64:	d82b      	bhi.n	8007bbe <__sflush_r+0xb2>
 8007b66:	4a2a      	ldr	r2, [pc, #168]	@ (8007c10 <__sflush_r+0x104>)
 8007b68:	410a      	asrs	r2, r1
 8007b6a:	07d6      	lsls	r6, r2, #31
 8007b6c:	d427      	bmi.n	8007bbe <__sflush_r+0xb2>
 8007b6e:	2200      	movs	r2, #0
 8007b70:	6062      	str	r2, [r4, #4]
 8007b72:	04d9      	lsls	r1, r3, #19
 8007b74:	6922      	ldr	r2, [r4, #16]
 8007b76:	6022      	str	r2, [r4, #0]
 8007b78:	d504      	bpl.n	8007b84 <__sflush_r+0x78>
 8007b7a:	1c42      	adds	r2, r0, #1
 8007b7c:	d101      	bne.n	8007b82 <__sflush_r+0x76>
 8007b7e:	682b      	ldr	r3, [r5, #0]
 8007b80:	b903      	cbnz	r3, 8007b84 <__sflush_r+0x78>
 8007b82:	6560      	str	r0, [r4, #84]	@ 0x54
 8007b84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007b86:	602f      	str	r7, [r5, #0]
 8007b88:	b1b9      	cbz	r1, 8007bba <__sflush_r+0xae>
 8007b8a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007b8e:	4299      	cmp	r1, r3
 8007b90:	d002      	beq.n	8007b98 <__sflush_r+0x8c>
 8007b92:	4628      	mov	r0, r5
 8007b94:	f7ff f9e0 	bl	8006f58 <_free_r>
 8007b98:	2300      	movs	r3, #0
 8007b9a:	6363      	str	r3, [r4, #52]	@ 0x34
 8007b9c:	e00d      	b.n	8007bba <__sflush_r+0xae>
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	4628      	mov	r0, r5
 8007ba2:	47b0      	blx	r6
 8007ba4:	4602      	mov	r2, r0
 8007ba6:	1c50      	adds	r0, r2, #1
 8007ba8:	d1c9      	bne.n	8007b3e <__sflush_r+0x32>
 8007baa:	682b      	ldr	r3, [r5, #0]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d0c6      	beq.n	8007b3e <__sflush_r+0x32>
 8007bb0:	2b1d      	cmp	r3, #29
 8007bb2:	d001      	beq.n	8007bb8 <__sflush_r+0xac>
 8007bb4:	2b16      	cmp	r3, #22
 8007bb6:	d11e      	bne.n	8007bf6 <__sflush_r+0xea>
 8007bb8:	602f      	str	r7, [r5, #0]
 8007bba:	2000      	movs	r0, #0
 8007bbc:	e022      	b.n	8007c04 <__sflush_r+0xf8>
 8007bbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bc2:	b21b      	sxth	r3, r3
 8007bc4:	e01b      	b.n	8007bfe <__sflush_r+0xf2>
 8007bc6:	690f      	ldr	r7, [r1, #16]
 8007bc8:	2f00      	cmp	r7, #0
 8007bca:	d0f6      	beq.n	8007bba <__sflush_r+0xae>
 8007bcc:	0793      	lsls	r3, r2, #30
 8007bce:	680e      	ldr	r6, [r1, #0]
 8007bd0:	bf08      	it	eq
 8007bd2:	694b      	ldreq	r3, [r1, #20]
 8007bd4:	600f      	str	r7, [r1, #0]
 8007bd6:	bf18      	it	ne
 8007bd8:	2300      	movne	r3, #0
 8007bda:	eba6 0807 	sub.w	r8, r6, r7
 8007bde:	608b      	str	r3, [r1, #8]
 8007be0:	f1b8 0f00 	cmp.w	r8, #0
 8007be4:	dde9      	ble.n	8007bba <__sflush_r+0xae>
 8007be6:	6a21      	ldr	r1, [r4, #32]
 8007be8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007bea:	4643      	mov	r3, r8
 8007bec:	463a      	mov	r2, r7
 8007bee:	4628      	mov	r0, r5
 8007bf0:	47b0      	blx	r6
 8007bf2:	2800      	cmp	r0, #0
 8007bf4:	dc08      	bgt.n	8007c08 <__sflush_r+0xfc>
 8007bf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bfe:	81a3      	strh	r3, [r4, #12]
 8007c00:	f04f 30ff 	mov.w	r0, #4294967295
 8007c04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c08:	4407      	add	r7, r0
 8007c0a:	eba8 0800 	sub.w	r8, r8, r0
 8007c0e:	e7e7      	b.n	8007be0 <__sflush_r+0xd4>
 8007c10:	dfbffffe 	.word	0xdfbffffe

08007c14 <_fflush_r>:
 8007c14:	b538      	push	{r3, r4, r5, lr}
 8007c16:	690b      	ldr	r3, [r1, #16]
 8007c18:	4605      	mov	r5, r0
 8007c1a:	460c      	mov	r4, r1
 8007c1c:	b913      	cbnz	r3, 8007c24 <_fflush_r+0x10>
 8007c1e:	2500      	movs	r5, #0
 8007c20:	4628      	mov	r0, r5
 8007c22:	bd38      	pop	{r3, r4, r5, pc}
 8007c24:	b118      	cbz	r0, 8007c2e <_fflush_r+0x1a>
 8007c26:	6a03      	ldr	r3, [r0, #32]
 8007c28:	b90b      	cbnz	r3, 8007c2e <_fflush_r+0x1a>
 8007c2a:	f7fe fa2f 	bl	800608c <__sinit>
 8007c2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d0f3      	beq.n	8007c1e <_fflush_r+0xa>
 8007c36:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007c38:	07d0      	lsls	r0, r2, #31
 8007c3a:	d404      	bmi.n	8007c46 <_fflush_r+0x32>
 8007c3c:	0599      	lsls	r1, r3, #22
 8007c3e:	d402      	bmi.n	8007c46 <_fflush_r+0x32>
 8007c40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c42:	f7fe fb3a 	bl	80062ba <__retarget_lock_acquire_recursive>
 8007c46:	4628      	mov	r0, r5
 8007c48:	4621      	mov	r1, r4
 8007c4a:	f7ff ff5f 	bl	8007b0c <__sflush_r>
 8007c4e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007c50:	07da      	lsls	r2, r3, #31
 8007c52:	4605      	mov	r5, r0
 8007c54:	d4e4      	bmi.n	8007c20 <_fflush_r+0xc>
 8007c56:	89a3      	ldrh	r3, [r4, #12]
 8007c58:	059b      	lsls	r3, r3, #22
 8007c5a:	d4e1      	bmi.n	8007c20 <_fflush_r+0xc>
 8007c5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c5e:	f7fe fb2d 	bl	80062bc <__retarget_lock_release_recursive>
 8007c62:	e7dd      	b.n	8007c20 <_fflush_r+0xc>

08007c64 <memmove>:
 8007c64:	4288      	cmp	r0, r1
 8007c66:	b510      	push	{r4, lr}
 8007c68:	eb01 0402 	add.w	r4, r1, r2
 8007c6c:	d902      	bls.n	8007c74 <memmove+0x10>
 8007c6e:	4284      	cmp	r4, r0
 8007c70:	4623      	mov	r3, r4
 8007c72:	d807      	bhi.n	8007c84 <memmove+0x20>
 8007c74:	1e43      	subs	r3, r0, #1
 8007c76:	42a1      	cmp	r1, r4
 8007c78:	d008      	beq.n	8007c8c <memmove+0x28>
 8007c7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007c7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007c82:	e7f8      	b.n	8007c76 <memmove+0x12>
 8007c84:	4402      	add	r2, r0
 8007c86:	4601      	mov	r1, r0
 8007c88:	428a      	cmp	r2, r1
 8007c8a:	d100      	bne.n	8007c8e <memmove+0x2a>
 8007c8c:	bd10      	pop	{r4, pc}
 8007c8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007c92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007c96:	e7f7      	b.n	8007c88 <memmove+0x24>

08007c98 <_sbrk_r>:
 8007c98:	b538      	push	{r3, r4, r5, lr}
 8007c9a:	4d06      	ldr	r5, [pc, #24]	@ (8007cb4 <_sbrk_r+0x1c>)
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	4604      	mov	r4, r0
 8007ca0:	4608      	mov	r0, r1
 8007ca2:	602b      	str	r3, [r5, #0]
 8007ca4:	f7f9 fcea 	bl	800167c <_sbrk>
 8007ca8:	1c43      	adds	r3, r0, #1
 8007caa:	d102      	bne.n	8007cb2 <_sbrk_r+0x1a>
 8007cac:	682b      	ldr	r3, [r5, #0]
 8007cae:	b103      	cbz	r3, 8007cb2 <_sbrk_r+0x1a>
 8007cb0:	6023      	str	r3, [r4, #0]
 8007cb2:	bd38      	pop	{r3, r4, r5, pc}
 8007cb4:	20000448 	.word	0x20000448

08007cb8 <memcpy>:
 8007cb8:	440a      	add	r2, r1
 8007cba:	4291      	cmp	r1, r2
 8007cbc:	f100 33ff 	add.w	r3, r0, #4294967295
 8007cc0:	d100      	bne.n	8007cc4 <memcpy+0xc>
 8007cc2:	4770      	bx	lr
 8007cc4:	b510      	push	{r4, lr}
 8007cc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007cca:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007cce:	4291      	cmp	r1, r2
 8007cd0:	d1f9      	bne.n	8007cc6 <memcpy+0xe>
 8007cd2:	bd10      	pop	{r4, pc}

08007cd4 <__assert_func>:
 8007cd4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007cd6:	4614      	mov	r4, r2
 8007cd8:	461a      	mov	r2, r3
 8007cda:	4b09      	ldr	r3, [pc, #36]	@ (8007d00 <__assert_func+0x2c>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	4605      	mov	r5, r0
 8007ce0:	68d8      	ldr	r0, [r3, #12]
 8007ce2:	b954      	cbnz	r4, 8007cfa <__assert_func+0x26>
 8007ce4:	4b07      	ldr	r3, [pc, #28]	@ (8007d04 <__assert_func+0x30>)
 8007ce6:	461c      	mov	r4, r3
 8007ce8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007cec:	9100      	str	r1, [sp, #0]
 8007cee:	462b      	mov	r3, r5
 8007cf0:	4905      	ldr	r1, [pc, #20]	@ (8007d08 <__assert_func+0x34>)
 8007cf2:	f000 f86f 	bl	8007dd4 <fiprintf>
 8007cf6:	f000 f87f 	bl	8007df8 <abort>
 8007cfa:	4b04      	ldr	r3, [pc, #16]	@ (8007d0c <__assert_func+0x38>)
 8007cfc:	e7f4      	b.n	8007ce8 <__assert_func+0x14>
 8007cfe:	bf00      	nop
 8007d00:	20000018 	.word	0x20000018
 8007d04:	0800863e 	.word	0x0800863e
 8007d08:	08008610 	.word	0x08008610
 8007d0c:	08008603 	.word	0x08008603

08007d10 <_calloc_r>:
 8007d10:	b570      	push	{r4, r5, r6, lr}
 8007d12:	fba1 5402 	umull	r5, r4, r1, r2
 8007d16:	b93c      	cbnz	r4, 8007d28 <_calloc_r+0x18>
 8007d18:	4629      	mov	r1, r5
 8007d1a:	f7ff f991 	bl	8007040 <_malloc_r>
 8007d1e:	4606      	mov	r6, r0
 8007d20:	b928      	cbnz	r0, 8007d2e <_calloc_r+0x1e>
 8007d22:	2600      	movs	r6, #0
 8007d24:	4630      	mov	r0, r6
 8007d26:	bd70      	pop	{r4, r5, r6, pc}
 8007d28:	220c      	movs	r2, #12
 8007d2a:	6002      	str	r2, [r0, #0]
 8007d2c:	e7f9      	b.n	8007d22 <_calloc_r+0x12>
 8007d2e:	462a      	mov	r2, r5
 8007d30:	4621      	mov	r1, r4
 8007d32:	f7fe fa44 	bl	80061be <memset>
 8007d36:	e7f5      	b.n	8007d24 <_calloc_r+0x14>

08007d38 <__ascii_mbtowc>:
 8007d38:	b082      	sub	sp, #8
 8007d3a:	b901      	cbnz	r1, 8007d3e <__ascii_mbtowc+0x6>
 8007d3c:	a901      	add	r1, sp, #4
 8007d3e:	b142      	cbz	r2, 8007d52 <__ascii_mbtowc+0x1a>
 8007d40:	b14b      	cbz	r3, 8007d56 <__ascii_mbtowc+0x1e>
 8007d42:	7813      	ldrb	r3, [r2, #0]
 8007d44:	600b      	str	r3, [r1, #0]
 8007d46:	7812      	ldrb	r2, [r2, #0]
 8007d48:	1e10      	subs	r0, r2, #0
 8007d4a:	bf18      	it	ne
 8007d4c:	2001      	movne	r0, #1
 8007d4e:	b002      	add	sp, #8
 8007d50:	4770      	bx	lr
 8007d52:	4610      	mov	r0, r2
 8007d54:	e7fb      	b.n	8007d4e <__ascii_mbtowc+0x16>
 8007d56:	f06f 0001 	mvn.w	r0, #1
 8007d5a:	e7f8      	b.n	8007d4e <__ascii_mbtowc+0x16>

08007d5c <_realloc_r>:
 8007d5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d60:	4680      	mov	r8, r0
 8007d62:	4615      	mov	r5, r2
 8007d64:	460c      	mov	r4, r1
 8007d66:	b921      	cbnz	r1, 8007d72 <_realloc_r+0x16>
 8007d68:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d6c:	4611      	mov	r1, r2
 8007d6e:	f7ff b967 	b.w	8007040 <_malloc_r>
 8007d72:	b92a      	cbnz	r2, 8007d80 <_realloc_r+0x24>
 8007d74:	f7ff f8f0 	bl	8006f58 <_free_r>
 8007d78:	2400      	movs	r4, #0
 8007d7a:	4620      	mov	r0, r4
 8007d7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d80:	f000 f841 	bl	8007e06 <_malloc_usable_size_r>
 8007d84:	4285      	cmp	r5, r0
 8007d86:	4606      	mov	r6, r0
 8007d88:	d802      	bhi.n	8007d90 <_realloc_r+0x34>
 8007d8a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007d8e:	d8f4      	bhi.n	8007d7a <_realloc_r+0x1e>
 8007d90:	4629      	mov	r1, r5
 8007d92:	4640      	mov	r0, r8
 8007d94:	f7ff f954 	bl	8007040 <_malloc_r>
 8007d98:	4607      	mov	r7, r0
 8007d9a:	2800      	cmp	r0, #0
 8007d9c:	d0ec      	beq.n	8007d78 <_realloc_r+0x1c>
 8007d9e:	42b5      	cmp	r5, r6
 8007da0:	462a      	mov	r2, r5
 8007da2:	4621      	mov	r1, r4
 8007da4:	bf28      	it	cs
 8007da6:	4632      	movcs	r2, r6
 8007da8:	f7ff ff86 	bl	8007cb8 <memcpy>
 8007dac:	4621      	mov	r1, r4
 8007dae:	4640      	mov	r0, r8
 8007db0:	f7ff f8d2 	bl	8006f58 <_free_r>
 8007db4:	463c      	mov	r4, r7
 8007db6:	e7e0      	b.n	8007d7a <_realloc_r+0x1e>

08007db8 <__ascii_wctomb>:
 8007db8:	4603      	mov	r3, r0
 8007dba:	4608      	mov	r0, r1
 8007dbc:	b141      	cbz	r1, 8007dd0 <__ascii_wctomb+0x18>
 8007dbe:	2aff      	cmp	r2, #255	@ 0xff
 8007dc0:	d904      	bls.n	8007dcc <__ascii_wctomb+0x14>
 8007dc2:	228a      	movs	r2, #138	@ 0x8a
 8007dc4:	601a      	str	r2, [r3, #0]
 8007dc6:	f04f 30ff 	mov.w	r0, #4294967295
 8007dca:	4770      	bx	lr
 8007dcc:	700a      	strb	r2, [r1, #0]
 8007dce:	2001      	movs	r0, #1
 8007dd0:	4770      	bx	lr
	...

08007dd4 <fiprintf>:
 8007dd4:	b40e      	push	{r1, r2, r3}
 8007dd6:	b503      	push	{r0, r1, lr}
 8007dd8:	4601      	mov	r1, r0
 8007dda:	ab03      	add	r3, sp, #12
 8007ddc:	4805      	ldr	r0, [pc, #20]	@ (8007df4 <fiprintf+0x20>)
 8007dde:	f853 2b04 	ldr.w	r2, [r3], #4
 8007de2:	6800      	ldr	r0, [r0, #0]
 8007de4:	9301      	str	r3, [sp, #4]
 8007de6:	f000 f83f 	bl	8007e68 <_vfiprintf_r>
 8007dea:	b002      	add	sp, #8
 8007dec:	f85d eb04 	ldr.w	lr, [sp], #4
 8007df0:	b003      	add	sp, #12
 8007df2:	4770      	bx	lr
 8007df4:	20000018 	.word	0x20000018

08007df8 <abort>:
 8007df8:	b508      	push	{r3, lr}
 8007dfa:	2006      	movs	r0, #6
 8007dfc:	f000 fa08 	bl	8008210 <raise>
 8007e00:	2001      	movs	r0, #1
 8007e02:	f7f9 fbc2 	bl	800158a <_exit>

08007e06 <_malloc_usable_size_r>:
 8007e06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e0a:	1f18      	subs	r0, r3, #4
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	bfbc      	itt	lt
 8007e10:	580b      	ldrlt	r3, [r1, r0]
 8007e12:	18c0      	addlt	r0, r0, r3
 8007e14:	4770      	bx	lr

08007e16 <__sfputc_r>:
 8007e16:	6893      	ldr	r3, [r2, #8]
 8007e18:	3b01      	subs	r3, #1
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	b410      	push	{r4}
 8007e1e:	6093      	str	r3, [r2, #8]
 8007e20:	da08      	bge.n	8007e34 <__sfputc_r+0x1e>
 8007e22:	6994      	ldr	r4, [r2, #24]
 8007e24:	42a3      	cmp	r3, r4
 8007e26:	db01      	blt.n	8007e2c <__sfputc_r+0x16>
 8007e28:	290a      	cmp	r1, #10
 8007e2a:	d103      	bne.n	8007e34 <__sfputc_r+0x1e>
 8007e2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e30:	f000 b932 	b.w	8008098 <__swbuf_r>
 8007e34:	6813      	ldr	r3, [r2, #0]
 8007e36:	1c58      	adds	r0, r3, #1
 8007e38:	6010      	str	r0, [r2, #0]
 8007e3a:	7019      	strb	r1, [r3, #0]
 8007e3c:	4608      	mov	r0, r1
 8007e3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e42:	4770      	bx	lr

08007e44 <__sfputs_r>:
 8007e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e46:	4606      	mov	r6, r0
 8007e48:	460f      	mov	r7, r1
 8007e4a:	4614      	mov	r4, r2
 8007e4c:	18d5      	adds	r5, r2, r3
 8007e4e:	42ac      	cmp	r4, r5
 8007e50:	d101      	bne.n	8007e56 <__sfputs_r+0x12>
 8007e52:	2000      	movs	r0, #0
 8007e54:	e007      	b.n	8007e66 <__sfputs_r+0x22>
 8007e56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e5a:	463a      	mov	r2, r7
 8007e5c:	4630      	mov	r0, r6
 8007e5e:	f7ff ffda 	bl	8007e16 <__sfputc_r>
 8007e62:	1c43      	adds	r3, r0, #1
 8007e64:	d1f3      	bne.n	8007e4e <__sfputs_r+0xa>
 8007e66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007e68 <_vfiprintf_r>:
 8007e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e6c:	460d      	mov	r5, r1
 8007e6e:	b09d      	sub	sp, #116	@ 0x74
 8007e70:	4614      	mov	r4, r2
 8007e72:	4698      	mov	r8, r3
 8007e74:	4606      	mov	r6, r0
 8007e76:	b118      	cbz	r0, 8007e80 <_vfiprintf_r+0x18>
 8007e78:	6a03      	ldr	r3, [r0, #32]
 8007e7a:	b90b      	cbnz	r3, 8007e80 <_vfiprintf_r+0x18>
 8007e7c:	f7fe f906 	bl	800608c <__sinit>
 8007e80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007e82:	07d9      	lsls	r1, r3, #31
 8007e84:	d405      	bmi.n	8007e92 <_vfiprintf_r+0x2a>
 8007e86:	89ab      	ldrh	r3, [r5, #12]
 8007e88:	059a      	lsls	r2, r3, #22
 8007e8a:	d402      	bmi.n	8007e92 <_vfiprintf_r+0x2a>
 8007e8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007e8e:	f7fe fa14 	bl	80062ba <__retarget_lock_acquire_recursive>
 8007e92:	89ab      	ldrh	r3, [r5, #12]
 8007e94:	071b      	lsls	r3, r3, #28
 8007e96:	d501      	bpl.n	8007e9c <_vfiprintf_r+0x34>
 8007e98:	692b      	ldr	r3, [r5, #16]
 8007e9a:	b99b      	cbnz	r3, 8007ec4 <_vfiprintf_r+0x5c>
 8007e9c:	4629      	mov	r1, r5
 8007e9e:	4630      	mov	r0, r6
 8007ea0:	f000 f938 	bl	8008114 <__swsetup_r>
 8007ea4:	b170      	cbz	r0, 8007ec4 <_vfiprintf_r+0x5c>
 8007ea6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007ea8:	07dc      	lsls	r4, r3, #31
 8007eaa:	d504      	bpl.n	8007eb6 <_vfiprintf_r+0x4e>
 8007eac:	f04f 30ff 	mov.w	r0, #4294967295
 8007eb0:	b01d      	add	sp, #116	@ 0x74
 8007eb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007eb6:	89ab      	ldrh	r3, [r5, #12]
 8007eb8:	0598      	lsls	r0, r3, #22
 8007eba:	d4f7      	bmi.n	8007eac <_vfiprintf_r+0x44>
 8007ebc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007ebe:	f7fe f9fd 	bl	80062bc <__retarget_lock_release_recursive>
 8007ec2:	e7f3      	b.n	8007eac <_vfiprintf_r+0x44>
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ec8:	2320      	movs	r3, #32
 8007eca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007ece:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ed2:	2330      	movs	r3, #48	@ 0x30
 8007ed4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008084 <_vfiprintf_r+0x21c>
 8007ed8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007edc:	f04f 0901 	mov.w	r9, #1
 8007ee0:	4623      	mov	r3, r4
 8007ee2:	469a      	mov	sl, r3
 8007ee4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ee8:	b10a      	cbz	r2, 8007eee <_vfiprintf_r+0x86>
 8007eea:	2a25      	cmp	r2, #37	@ 0x25
 8007eec:	d1f9      	bne.n	8007ee2 <_vfiprintf_r+0x7a>
 8007eee:	ebba 0b04 	subs.w	fp, sl, r4
 8007ef2:	d00b      	beq.n	8007f0c <_vfiprintf_r+0xa4>
 8007ef4:	465b      	mov	r3, fp
 8007ef6:	4622      	mov	r2, r4
 8007ef8:	4629      	mov	r1, r5
 8007efa:	4630      	mov	r0, r6
 8007efc:	f7ff ffa2 	bl	8007e44 <__sfputs_r>
 8007f00:	3001      	adds	r0, #1
 8007f02:	f000 80a7 	beq.w	8008054 <_vfiprintf_r+0x1ec>
 8007f06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f08:	445a      	add	r2, fp
 8007f0a:	9209      	str	r2, [sp, #36]	@ 0x24
 8007f0c:	f89a 3000 	ldrb.w	r3, [sl]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	f000 809f 	beq.w	8008054 <_vfiprintf_r+0x1ec>
 8007f16:	2300      	movs	r3, #0
 8007f18:	f04f 32ff 	mov.w	r2, #4294967295
 8007f1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f20:	f10a 0a01 	add.w	sl, sl, #1
 8007f24:	9304      	str	r3, [sp, #16]
 8007f26:	9307      	str	r3, [sp, #28]
 8007f28:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007f2c:	931a      	str	r3, [sp, #104]	@ 0x68
 8007f2e:	4654      	mov	r4, sl
 8007f30:	2205      	movs	r2, #5
 8007f32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f36:	4853      	ldr	r0, [pc, #332]	@ (8008084 <_vfiprintf_r+0x21c>)
 8007f38:	f7f8 f95a 	bl	80001f0 <memchr>
 8007f3c:	9a04      	ldr	r2, [sp, #16]
 8007f3e:	b9d8      	cbnz	r0, 8007f78 <_vfiprintf_r+0x110>
 8007f40:	06d1      	lsls	r1, r2, #27
 8007f42:	bf44      	itt	mi
 8007f44:	2320      	movmi	r3, #32
 8007f46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f4a:	0713      	lsls	r3, r2, #28
 8007f4c:	bf44      	itt	mi
 8007f4e:	232b      	movmi	r3, #43	@ 0x2b
 8007f50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f54:	f89a 3000 	ldrb.w	r3, [sl]
 8007f58:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f5a:	d015      	beq.n	8007f88 <_vfiprintf_r+0x120>
 8007f5c:	9a07      	ldr	r2, [sp, #28]
 8007f5e:	4654      	mov	r4, sl
 8007f60:	2000      	movs	r0, #0
 8007f62:	f04f 0c0a 	mov.w	ip, #10
 8007f66:	4621      	mov	r1, r4
 8007f68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f6c:	3b30      	subs	r3, #48	@ 0x30
 8007f6e:	2b09      	cmp	r3, #9
 8007f70:	d94b      	bls.n	800800a <_vfiprintf_r+0x1a2>
 8007f72:	b1b0      	cbz	r0, 8007fa2 <_vfiprintf_r+0x13a>
 8007f74:	9207      	str	r2, [sp, #28]
 8007f76:	e014      	b.n	8007fa2 <_vfiprintf_r+0x13a>
 8007f78:	eba0 0308 	sub.w	r3, r0, r8
 8007f7c:	fa09 f303 	lsl.w	r3, r9, r3
 8007f80:	4313      	orrs	r3, r2
 8007f82:	9304      	str	r3, [sp, #16]
 8007f84:	46a2      	mov	sl, r4
 8007f86:	e7d2      	b.n	8007f2e <_vfiprintf_r+0xc6>
 8007f88:	9b03      	ldr	r3, [sp, #12]
 8007f8a:	1d19      	adds	r1, r3, #4
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	9103      	str	r1, [sp, #12]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	bfbb      	ittet	lt
 8007f94:	425b      	neglt	r3, r3
 8007f96:	f042 0202 	orrlt.w	r2, r2, #2
 8007f9a:	9307      	strge	r3, [sp, #28]
 8007f9c:	9307      	strlt	r3, [sp, #28]
 8007f9e:	bfb8      	it	lt
 8007fa0:	9204      	strlt	r2, [sp, #16]
 8007fa2:	7823      	ldrb	r3, [r4, #0]
 8007fa4:	2b2e      	cmp	r3, #46	@ 0x2e
 8007fa6:	d10a      	bne.n	8007fbe <_vfiprintf_r+0x156>
 8007fa8:	7863      	ldrb	r3, [r4, #1]
 8007faa:	2b2a      	cmp	r3, #42	@ 0x2a
 8007fac:	d132      	bne.n	8008014 <_vfiprintf_r+0x1ac>
 8007fae:	9b03      	ldr	r3, [sp, #12]
 8007fb0:	1d1a      	adds	r2, r3, #4
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	9203      	str	r2, [sp, #12]
 8007fb6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007fba:	3402      	adds	r4, #2
 8007fbc:	9305      	str	r3, [sp, #20]
 8007fbe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008094 <_vfiprintf_r+0x22c>
 8007fc2:	7821      	ldrb	r1, [r4, #0]
 8007fc4:	2203      	movs	r2, #3
 8007fc6:	4650      	mov	r0, sl
 8007fc8:	f7f8 f912 	bl	80001f0 <memchr>
 8007fcc:	b138      	cbz	r0, 8007fde <_vfiprintf_r+0x176>
 8007fce:	9b04      	ldr	r3, [sp, #16]
 8007fd0:	eba0 000a 	sub.w	r0, r0, sl
 8007fd4:	2240      	movs	r2, #64	@ 0x40
 8007fd6:	4082      	lsls	r2, r0
 8007fd8:	4313      	orrs	r3, r2
 8007fda:	3401      	adds	r4, #1
 8007fdc:	9304      	str	r3, [sp, #16]
 8007fde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fe2:	4829      	ldr	r0, [pc, #164]	@ (8008088 <_vfiprintf_r+0x220>)
 8007fe4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007fe8:	2206      	movs	r2, #6
 8007fea:	f7f8 f901 	bl	80001f0 <memchr>
 8007fee:	2800      	cmp	r0, #0
 8007ff0:	d03f      	beq.n	8008072 <_vfiprintf_r+0x20a>
 8007ff2:	4b26      	ldr	r3, [pc, #152]	@ (800808c <_vfiprintf_r+0x224>)
 8007ff4:	bb1b      	cbnz	r3, 800803e <_vfiprintf_r+0x1d6>
 8007ff6:	9b03      	ldr	r3, [sp, #12]
 8007ff8:	3307      	adds	r3, #7
 8007ffa:	f023 0307 	bic.w	r3, r3, #7
 8007ffe:	3308      	adds	r3, #8
 8008000:	9303      	str	r3, [sp, #12]
 8008002:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008004:	443b      	add	r3, r7
 8008006:	9309      	str	r3, [sp, #36]	@ 0x24
 8008008:	e76a      	b.n	8007ee0 <_vfiprintf_r+0x78>
 800800a:	fb0c 3202 	mla	r2, ip, r2, r3
 800800e:	460c      	mov	r4, r1
 8008010:	2001      	movs	r0, #1
 8008012:	e7a8      	b.n	8007f66 <_vfiprintf_r+0xfe>
 8008014:	2300      	movs	r3, #0
 8008016:	3401      	adds	r4, #1
 8008018:	9305      	str	r3, [sp, #20]
 800801a:	4619      	mov	r1, r3
 800801c:	f04f 0c0a 	mov.w	ip, #10
 8008020:	4620      	mov	r0, r4
 8008022:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008026:	3a30      	subs	r2, #48	@ 0x30
 8008028:	2a09      	cmp	r2, #9
 800802a:	d903      	bls.n	8008034 <_vfiprintf_r+0x1cc>
 800802c:	2b00      	cmp	r3, #0
 800802e:	d0c6      	beq.n	8007fbe <_vfiprintf_r+0x156>
 8008030:	9105      	str	r1, [sp, #20]
 8008032:	e7c4      	b.n	8007fbe <_vfiprintf_r+0x156>
 8008034:	fb0c 2101 	mla	r1, ip, r1, r2
 8008038:	4604      	mov	r4, r0
 800803a:	2301      	movs	r3, #1
 800803c:	e7f0      	b.n	8008020 <_vfiprintf_r+0x1b8>
 800803e:	ab03      	add	r3, sp, #12
 8008040:	9300      	str	r3, [sp, #0]
 8008042:	462a      	mov	r2, r5
 8008044:	4b12      	ldr	r3, [pc, #72]	@ (8008090 <_vfiprintf_r+0x228>)
 8008046:	a904      	add	r1, sp, #16
 8008048:	4630      	mov	r0, r6
 800804a:	f7fd fbdb 	bl	8005804 <_printf_float>
 800804e:	4607      	mov	r7, r0
 8008050:	1c78      	adds	r0, r7, #1
 8008052:	d1d6      	bne.n	8008002 <_vfiprintf_r+0x19a>
 8008054:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008056:	07d9      	lsls	r1, r3, #31
 8008058:	d405      	bmi.n	8008066 <_vfiprintf_r+0x1fe>
 800805a:	89ab      	ldrh	r3, [r5, #12]
 800805c:	059a      	lsls	r2, r3, #22
 800805e:	d402      	bmi.n	8008066 <_vfiprintf_r+0x1fe>
 8008060:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008062:	f7fe f92b 	bl	80062bc <__retarget_lock_release_recursive>
 8008066:	89ab      	ldrh	r3, [r5, #12]
 8008068:	065b      	lsls	r3, r3, #25
 800806a:	f53f af1f 	bmi.w	8007eac <_vfiprintf_r+0x44>
 800806e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008070:	e71e      	b.n	8007eb0 <_vfiprintf_r+0x48>
 8008072:	ab03      	add	r3, sp, #12
 8008074:	9300      	str	r3, [sp, #0]
 8008076:	462a      	mov	r2, r5
 8008078:	4b05      	ldr	r3, [pc, #20]	@ (8008090 <_vfiprintf_r+0x228>)
 800807a:	a904      	add	r1, sp, #16
 800807c:	4630      	mov	r0, r6
 800807e:	f7fd fe59 	bl	8005d34 <_printf_i>
 8008082:	e7e4      	b.n	800804e <_vfiprintf_r+0x1e6>
 8008084:	080085e8 	.word	0x080085e8
 8008088:	080085f2 	.word	0x080085f2
 800808c:	08005805 	.word	0x08005805
 8008090:	08007e45 	.word	0x08007e45
 8008094:	080085ee 	.word	0x080085ee

08008098 <__swbuf_r>:
 8008098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800809a:	460e      	mov	r6, r1
 800809c:	4614      	mov	r4, r2
 800809e:	4605      	mov	r5, r0
 80080a0:	b118      	cbz	r0, 80080aa <__swbuf_r+0x12>
 80080a2:	6a03      	ldr	r3, [r0, #32]
 80080a4:	b90b      	cbnz	r3, 80080aa <__swbuf_r+0x12>
 80080a6:	f7fd fff1 	bl	800608c <__sinit>
 80080aa:	69a3      	ldr	r3, [r4, #24]
 80080ac:	60a3      	str	r3, [r4, #8]
 80080ae:	89a3      	ldrh	r3, [r4, #12]
 80080b0:	071a      	lsls	r2, r3, #28
 80080b2:	d501      	bpl.n	80080b8 <__swbuf_r+0x20>
 80080b4:	6923      	ldr	r3, [r4, #16]
 80080b6:	b943      	cbnz	r3, 80080ca <__swbuf_r+0x32>
 80080b8:	4621      	mov	r1, r4
 80080ba:	4628      	mov	r0, r5
 80080bc:	f000 f82a 	bl	8008114 <__swsetup_r>
 80080c0:	b118      	cbz	r0, 80080ca <__swbuf_r+0x32>
 80080c2:	f04f 37ff 	mov.w	r7, #4294967295
 80080c6:	4638      	mov	r0, r7
 80080c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080ca:	6823      	ldr	r3, [r4, #0]
 80080cc:	6922      	ldr	r2, [r4, #16]
 80080ce:	1a98      	subs	r0, r3, r2
 80080d0:	6963      	ldr	r3, [r4, #20]
 80080d2:	b2f6      	uxtb	r6, r6
 80080d4:	4283      	cmp	r3, r0
 80080d6:	4637      	mov	r7, r6
 80080d8:	dc05      	bgt.n	80080e6 <__swbuf_r+0x4e>
 80080da:	4621      	mov	r1, r4
 80080dc:	4628      	mov	r0, r5
 80080de:	f7ff fd99 	bl	8007c14 <_fflush_r>
 80080e2:	2800      	cmp	r0, #0
 80080e4:	d1ed      	bne.n	80080c2 <__swbuf_r+0x2a>
 80080e6:	68a3      	ldr	r3, [r4, #8]
 80080e8:	3b01      	subs	r3, #1
 80080ea:	60a3      	str	r3, [r4, #8]
 80080ec:	6823      	ldr	r3, [r4, #0]
 80080ee:	1c5a      	adds	r2, r3, #1
 80080f0:	6022      	str	r2, [r4, #0]
 80080f2:	701e      	strb	r6, [r3, #0]
 80080f4:	6962      	ldr	r2, [r4, #20]
 80080f6:	1c43      	adds	r3, r0, #1
 80080f8:	429a      	cmp	r2, r3
 80080fa:	d004      	beq.n	8008106 <__swbuf_r+0x6e>
 80080fc:	89a3      	ldrh	r3, [r4, #12]
 80080fe:	07db      	lsls	r3, r3, #31
 8008100:	d5e1      	bpl.n	80080c6 <__swbuf_r+0x2e>
 8008102:	2e0a      	cmp	r6, #10
 8008104:	d1df      	bne.n	80080c6 <__swbuf_r+0x2e>
 8008106:	4621      	mov	r1, r4
 8008108:	4628      	mov	r0, r5
 800810a:	f7ff fd83 	bl	8007c14 <_fflush_r>
 800810e:	2800      	cmp	r0, #0
 8008110:	d0d9      	beq.n	80080c6 <__swbuf_r+0x2e>
 8008112:	e7d6      	b.n	80080c2 <__swbuf_r+0x2a>

08008114 <__swsetup_r>:
 8008114:	b538      	push	{r3, r4, r5, lr}
 8008116:	4b29      	ldr	r3, [pc, #164]	@ (80081bc <__swsetup_r+0xa8>)
 8008118:	4605      	mov	r5, r0
 800811a:	6818      	ldr	r0, [r3, #0]
 800811c:	460c      	mov	r4, r1
 800811e:	b118      	cbz	r0, 8008128 <__swsetup_r+0x14>
 8008120:	6a03      	ldr	r3, [r0, #32]
 8008122:	b90b      	cbnz	r3, 8008128 <__swsetup_r+0x14>
 8008124:	f7fd ffb2 	bl	800608c <__sinit>
 8008128:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800812c:	0719      	lsls	r1, r3, #28
 800812e:	d422      	bmi.n	8008176 <__swsetup_r+0x62>
 8008130:	06da      	lsls	r2, r3, #27
 8008132:	d407      	bmi.n	8008144 <__swsetup_r+0x30>
 8008134:	2209      	movs	r2, #9
 8008136:	602a      	str	r2, [r5, #0]
 8008138:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800813c:	81a3      	strh	r3, [r4, #12]
 800813e:	f04f 30ff 	mov.w	r0, #4294967295
 8008142:	e033      	b.n	80081ac <__swsetup_r+0x98>
 8008144:	0758      	lsls	r0, r3, #29
 8008146:	d512      	bpl.n	800816e <__swsetup_r+0x5a>
 8008148:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800814a:	b141      	cbz	r1, 800815e <__swsetup_r+0x4a>
 800814c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008150:	4299      	cmp	r1, r3
 8008152:	d002      	beq.n	800815a <__swsetup_r+0x46>
 8008154:	4628      	mov	r0, r5
 8008156:	f7fe feff 	bl	8006f58 <_free_r>
 800815a:	2300      	movs	r3, #0
 800815c:	6363      	str	r3, [r4, #52]	@ 0x34
 800815e:	89a3      	ldrh	r3, [r4, #12]
 8008160:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008164:	81a3      	strh	r3, [r4, #12]
 8008166:	2300      	movs	r3, #0
 8008168:	6063      	str	r3, [r4, #4]
 800816a:	6923      	ldr	r3, [r4, #16]
 800816c:	6023      	str	r3, [r4, #0]
 800816e:	89a3      	ldrh	r3, [r4, #12]
 8008170:	f043 0308 	orr.w	r3, r3, #8
 8008174:	81a3      	strh	r3, [r4, #12]
 8008176:	6923      	ldr	r3, [r4, #16]
 8008178:	b94b      	cbnz	r3, 800818e <__swsetup_r+0x7a>
 800817a:	89a3      	ldrh	r3, [r4, #12]
 800817c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008180:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008184:	d003      	beq.n	800818e <__swsetup_r+0x7a>
 8008186:	4621      	mov	r1, r4
 8008188:	4628      	mov	r0, r5
 800818a:	f000 f883 	bl	8008294 <__smakebuf_r>
 800818e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008192:	f013 0201 	ands.w	r2, r3, #1
 8008196:	d00a      	beq.n	80081ae <__swsetup_r+0x9a>
 8008198:	2200      	movs	r2, #0
 800819a:	60a2      	str	r2, [r4, #8]
 800819c:	6962      	ldr	r2, [r4, #20]
 800819e:	4252      	negs	r2, r2
 80081a0:	61a2      	str	r2, [r4, #24]
 80081a2:	6922      	ldr	r2, [r4, #16]
 80081a4:	b942      	cbnz	r2, 80081b8 <__swsetup_r+0xa4>
 80081a6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80081aa:	d1c5      	bne.n	8008138 <__swsetup_r+0x24>
 80081ac:	bd38      	pop	{r3, r4, r5, pc}
 80081ae:	0799      	lsls	r1, r3, #30
 80081b0:	bf58      	it	pl
 80081b2:	6962      	ldrpl	r2, [r4, #20]
 80081b4:	60a2      	str	r2, [r4, #8]
 80081b6:	e7f4      	b.n	80081a2 <__swsetup_r+0x8e>
 80081b8:	2000      	movs	r0, #0
 80081ba:	e7f7      	b.n	80081ac <__swsetup_r+0x98>
 80081bc:	20000018 	.word	0x20000018

080081c0 <_raise_r>:
 80081c0:	291f      	cmp	r1, #31
 80081c2:	b538      	push	{r3, r4, r5, lr}
 80081c4:	4605      	mov	r5, r0
 80081c6:	460c      	mov	r4, r1
 80081c8:	d904      	bls.n	80081d4 <_raise_r+0x14>
 80081ca:	2316      	movs	r3, #22
 80081cc:	6003      	str	r3, [r0, #0]
 80081ce:	f04f 30ff 	mov.w	r0, #4294967295
 80081d2:	bd38      	pop	{r3, r4, r5, pc}
 80081d4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80081d6:	b112      	cbz	r2, 80081de <_raise_r+0x1e>
 80081d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80081dc:	b94b      	cbnz	r3, 80081f2 <_raise_r+0x32>
 80081de:	4628      	mov	r0, r5
 80081e0:	f000 f830 	bl	8008244 <_getpid_r>
 80081e4:	4622      	mov	r2, r4
 80081e6:	4601      	mov	r1, r0
 80081e8:	4628      	mov	r0, r5
 80081ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80081ee:	f000 b817 	b.w	8008220 <_kill_r>
 80081f2:	2b01      	cmp	r3, #1
 80081f4:	d00a      	beq.n	800820c <_raise_r+0x4c>
 80081f6:	1c59      	adds	r1, r3, #1
 80081f8:	d103      	bne.n	8008202 <_raise_r+0x42>
 80081fa:	2316      	movs	r3, #22
 80081fc:	6003      	str	r3, [r0, #0]
 80081fe:	2001      	movs	r0, #1
 8008200:	e7e7      	b.n	80081d2 <_raise_r+0x12>
 8008202:	2100      	movs	r1, #0
 8008204:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008208:	4620      	mov	r0, r4
 800820a:	4798      	blx	r3
 800820c:	2000      	movs	r0, #0
 800820e:	e7e0      	b.n	80081d2 <_raise_r+0x12>

08008210 <raise>:
 8008210:	4b02      	ldr	r3, [pc, #8]	@ (800821c <raise+0xc>)
 8008212:	4601      	mov	r1, r0
 8008214:	6818      	ldr	r0, [r3, #0]
 8008216:	f7ff bfd3 	b.w	80081c0 <_raise_r>
 800821a:	bf00      	nop
 800821c:	20000018 	.word	0x20000018

08008220 <_kill_r>:
 8008220:	b538      	push	{r3, r4, r5, lr}
 8008222:	4d07      	ldr	r5, [pc, #28]	@ (8008240 <_kill_r+0x20>)
 8008224:	2300      	movs	r3, #0
 8008226:	4604      	mov	r4, r0
 8008228:	4608      	mov	r0, r1
 800822a:	4611      	mov	r1, r2
 800822c:	602b      	str	r3, [r5, #0]
 800822e:	f7f9 f99c 	bl	800156a <_kill>
 8008232:	1c43      	adds	r3, r0, #1
 8008234:	d102      	bne.n	800823c <_kill_r+0x1c>
 8008236:	682b      	ldr	r3, [r5, #0]
 8008238:	b103      	cbz	r3, 800823c <_kill_r+0x1c>
 800823a:	6023      	str	r3, [r4, #0]
 800823c:	bd38      	pop	{r3, r4, r5, pc}
 800823e:	bf00      	nop
 8008240:	20000448 	.word	0x20000448

08008244 <_getpid_r>:
 8008244:	f7f9 b989 	b.w	800155a <_getpid>

08008248 <__swhatbuf_r>:
 8008248:	b570      	push	{r4, r5, r6, lr}
 800824a:	460c      	mov	r4, r1
 800824c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008250:	2900      	cmp	r1, #0
 8008252:	b096      	sub	sp, #88	@ 0x58
 8008254:	4615      	mov	r5, r2
 8008256:	461e      	mov	r6, r3
 8008258:	da0d      	bge.n	8008276 <__swhatbuf_r+0x2e>
 800825a:	89a3      	ldrh	r3, [r4, #12]
 800825c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008260:	f04f 0100 	mov.w	r1, #0
 8008264:	bf14      	ite	ne
 8008266:	2340      	movne	r3, #64	@ 0x40
 8008268:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800826c:	2000      	movs	r0, #0
 800826e:	6031      	str	r1, [r6, #0]
 8008270:	602b      	str	r3, [r5, #0]
 8008272:	b016      	add	sp, #88	@ 0x58
 8008274:	bd70      	pop	{r4, r5, r6, pc}
 8008276:	466a      	mov	r2, sp
 8008278:	f000 f848 	bl	800830c <_fstat_r>
 800827c:	2800      	cmp	r0, #0
 800827e:	dbec      	blt.n	800825a <__swhatbuf_r+0x12>
 8008280:	9901      	ldr	r1, [sp, #4]
 8008282:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008286:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800828a:	4259      	negs	r1, r3
 800828c:	4159      	adcs	r1, r3
 800828e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008292:	e7eb      	b.n	800826c <__swhatbuf_r+0x24>

08008294 <__smakebuf_r>:
 8008294:	898b      	ldrh	r3, [r1, #12]
 8008296:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008298:	079d      	lsls	r5, r3, #30
 800829a:	4606      	mov	r6, r0
 800829c:	460c      	mov	r4, r1
 800829e:	d507      	bpl.n	80082b0 <__smakebuf_r+0x1c>
 80082a0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80082a4:	6023      	str	r3, [r4, #0]
 80082a6:	6123      	str	r3, [r4, #16]
 80082a8:	2301      	movs	r3, #1
 80082aa:	6163      	str	r3, [r4, #20]
 80082ac:	b003      	add	sp, #12
 80082ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082b0:	ab01      	add	r3, sp, #4
 80082b2:	466a      	mov	r2, sp
 80082b4:	f7ff ffc8 	bl	8008248 <__swhatbuf_r>
 80082b8:	9f00      	ldr	r7, [sp, #0]
 80082ba:	4605      	mov	r5, r0
 80082bc:	4639      	mov	r1, r7
 80082be:	4630      	mov	r0, r6
 80082c0:	f7fe febe 	bl	8007040 <_malloc_r>
 80082c4:	b948      	cbnz	r0, 80082da <__smakebuf_r+0x46>
 80082c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082ca:	059a      	lsls	r2, r3, #22
 80082cc:	d4ee      	bmi.n	80082ac <__smakebuf_r+0x18>
 80082ce:	f023 0303 	bic.w	r3, r3, #3
 80082d2:	f043 0302 	orr.w	r3, r3, #2
 80082d6:	81a3      	strh	r3, [r4, #12]
 80082d8:	e7e2      	b.n	80082a0 <__smakebuf_r+0xc>
 80082da:	89a3      	ldrh	r3, [r4, #12]
 80082dc:	6020      	str	r0, [r4, #0]
 80082de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082e2:	81a3      	strh	r3, [r4, #12]
 80082e4:	9b01      	ldr	r3, [sp, #4]
 80082e6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80082ea:	b15b      	cbz	r3, 8008304 <__smakebuf_r+0x70>
 80082ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80082f0:	4630      	mov	r0, r6
 80082f2:	f000 f81d 	bl	8008330 <_isatty_r>
 80082f6:	b128      	cbz	r0, 8008304 <__smakebuf_r+0x70>
 80082f8:	89a3      	ldrh	r3, [r4, #12]
 80082fa:	f023 0303 	bic.w	r3, r3, #3
 80082fe:	f043 0301 	orr.w	r3, r3, #1
 8008302:	81a3      	strh	r3, [r4, #12]
 8008304:	89a3      	ldrh	r3, [r4, #12]
 8008306:	431d      	orrs	r5, r3
 8008308:	81a5      	strh	r5, [r4, #12]
 800830a:	e7cf      	b.n	80082ac <__smakebuf_r+0x18>

0800830c <_fstat_r>:
 800830c:	b538      	push	{r3, r4, r5, lr}
 800830e:	4d07      	ldr	r5, [pc, #28]	@ (800832c <_fstat_r+0x20>)
 8008310:	2300      	movs	r3, #0
 8008312:	4604      	mov	r4, r0
 8008314:	4608      	mov	r0, r1
 8008316:	4611      	mov	r1, r2
 8008318:	602b      	str	r3, [r5, #0]
 800831a:	f7f9 f986 	bl	800162a <_fstat>
 800831e:	1c43      	adds	r3, r0, #1
 8008320:	d102      	bne.n	8008328 <_fstat_r+0x1c>
 8008322:	682b      	ldr	r3, [r5, #0]
 8008324:	b103      	cbz	r3, 8008328 <_fstat_r+0x1c>
 8008326:	6023      	str	r3, [r4, #0]
 8008328:	bd38      	pop	{r3, r4, r5, pc}
 800832a:	bf00      	nop
 800832c:	20000448 	.word	0x20000448

08008330 <_isatty_r>:
 8008330:	b538      	push	{r3, r4, r5, lr}
 8008332:	4d06      	ldr	r5, [pc, #24]	@ (800834c <_isatty_r+0x1c>)
 8008334:	2300      	movs	r3, #0
 8008336:	4604      	mov	r4, r0
 8008338:	4608      	mov	r0, r1
 800833a:	602b      	str	r3, [r5, #0]
 800833c:	f7f9 f985 	bl	800164a <_isatty>
 8008340:	1c43      	adds	r3, r0, #1
 8008342:	d102      	bne.n	800834a <_isatty_r+0x1a>
 8008344:	682b      	ldr	r3, [r5, #0]
 8008346:	b103      	cbz	r3, 800834a <_isatty_r+0x1a>
 8008348:	6023      	str	r3, [r4, #0]
 800834a:	bd38      	pop	{r3, r4, r5, pc}
 800834c:	20000448 	.word	0x20000448

08008350 <_init>:
 8008350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008352:	bf00      	nop
 8008354:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008356:	bc08      	pop	{r3}
 8008358:	469e      	mov	lr, r3
 800835a:	4770      	bx	lr

0800835c <_fini>:
 800835c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800835e:	bf00      	nop
 8008360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008362:	bc08      	pop	{r3}
 8008364:	469e      	mov	lr, r3
 8008366:	4770      	bx	lr
