

================================================================
== Vivado HLS Report for 'dct_2d'
================================================================
* Date:           Sun Mar 27 21:15:42 2022

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        dct_prj
* Solution:       solution5
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.35|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  342|  342|  342|  342|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+---------+
        |                   |        |  Latency  |  Interval | Pipeline|
        |      Instance     | Module | min | max | min | max |   Type  |
        +-------------------+--------+-----+-----+-----+-----+---------+
        |grp_dct_1d_fu_363  |dct_1d  |   11|   11|   11|   11|   none  |
        +-------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop                               |  104|  104|        13|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        |- Col_DCT_Loop                               |  104|  104|        13|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        0|      274|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        0|      8|      291|      214|    -|
|Memory           |        2|      -|      256|       16|    -|
|Multiplexer      |        -|      -|        -|      716|    -|
|Register         |        -|      -|       78|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        2|      8|      625|     1220|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+--------+---------+-------+-----+-----+
    |grp_dct_1d_fu_363  |dct_1d  |        0|      8|  291|  214|
    +-------------------+--------+---------+-------+-----+-----+
    |Total              |        |        0|      8|  291|  214|
    +-------------------+--------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+
    |     Memory    |       Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+
    |col_inbuf_0_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_1_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_2_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_3_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_4_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_5_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_6_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_7_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |row_outbuf_U   |dct_2d_row_outbuf   |        1|   0|   0|    64|   16|     1|         1024|
    |col_outbuf_U   |dct_2d_row_outbuf   |        1|   0|   0|    64|   16|     1|         1024|
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+
    |Total          |                    |        2| 256|  16|   192|  160|    10|         3072|
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_412_p2                   |     +    |      0|  0|  12|           4|           1|
    |i_5_fu_512_p2                   |     +    |      0|  0|  12|           4|           1|
    |i_6_fu_489_p2                   |     +    |      0|  0|  12|           4|           1|
    |i_7_fu_585_p2                   |     +    |      0|  0|  12|           4|           1|
    |indvar_flatten_next1_fu_524_p2  |     +    |      0|  0|  15|           7|           1|
    |indvar_flatten_next_fu_424_p2   |     +    |      0|  0|  15|           7|           1|
    |j_2_fu_430_p2                   |     +    |      0|  0|  12|           1|           4|
    |j_3_fu_530_p2                   |     +    |      0|  0|  12|           4|           1|
    |tmp_11_fu_574_p2                |     +    |      0|  0|  15|           8|           8|
    |tmp_2_fu_474_p2                 |     +    |      0|  0|  15|           8|           8|
    |tmp_9_fu_605_p2                 |     +    |      0|  0|  15|           8|           8|
    |exitcond_flatten1_fu_518_p2     |   icmp   |      0|  0|  11|           7|           8|
    |exitcond_flatten_fu_418_p2      |   icmp   |      0|  0|  11|           7|           8|
    |tmp_1_fu_436_p2                 |   icmp   |      0|  0|  11|           4|           5|
    |tmp_4_fu_506_p2                 |   icmp   |      0|  0|  11|           4|           5|
    |tmp_5_fu_536_p2                 |   icmp   |      0|  0|  11|           4|           5|
    |tmp_fu_406_p2                   |   icmp   |      0|  0|  11|           4|           5|
    |ap_block_state1                 |    or    |      0|  0|   9|           1|           1|
    |i_1_mid2_fu_442_p3              |  select  |      0|  0|   4|           1|           1|
    |i_3_mid2_fu_542_p3              |  select  |      0|  0|   4|           1|           1|
    |tmp_3_mid2_v_fu_450_p3          |  select  |      0|  0|   4|           1|           4|
    |tmp_9_mid2_v_fu_550_p3          |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                   |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_pp1                   |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   9|           2|           1|
    |ap_enable_reg_pp1_iter1         |    xor   |      0|  0|   9|           2|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 274|         100|          88|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  47|         10|    1|         10|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_j_1_phi_fu_345_p4  |   9|          2|    4|          8|
    |ap_phi_mux_j_phi_fu_300_p4    |   9|          2|    4|          8|
    |col_inbuf_0_address0          |  15|          3|    3|          9|
    |col_inbuf_0_ce0               |  15|          3|    1|          3|
    |col_inbuf_1_address0          |  15|          3|    3|          9|
    |col_inbuf_1_ce0               |  15|          3|    1|          3|
    |col_inbuf_2_address0          |  15|          3|    3|          9|
    |col_inbuf_2_ce0               |  15|          3|    1|          3|
    |col_inbuf_3_address0          |  15|          3|    3|          9|
    |col_inbuf_3_ce0               |  15|          3|    1|          3|
    |col_inbuf_4_address0          |  15|          3|    3|          9|
    |col_inbuf_4_ce0               |  15|          3|    1|          3|
    |col_inbuf_5_address0          |  15|          3|    3|          9|
    |col_inbuf_5_ce0               |  15|          3|    1|          3|
    |col_inbuf_6_address0          |  15|          3|    3|          9|
    |col_inbuf_6_ce0               |  15|          3|    1|          3|
    |col_inbuf_7_address0          |  15|          3|    3|          9|
    |col_inbuf_7_ce0               |  15|          3|    1|          3|
    |col_outbuf_address0           |  15|          3|    6|         18|
    |col_outbuf_ce0                |  15|          3|    1|          3|
    |col_outbuf_we0                |   9|          2|    1|          2|
    |grp_dct_1d_fu_363_dst_offset  |  15|          3|    4|         12|
    |grp_dct_1d_fu_363_src1_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_363_src2_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_363_src3_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_363_src4_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_363_src5_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_363_src6_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_363_src7_q0     |  15|          3|   16|         48|
    |grp_dct_1d_fu_363_src_offset  |  15|          3|    4|         12|
    |grp_dct_1d_fu_363_src_q0      |  15|          3|   16|         48|
    |i_1_reg_307                   |   9|          2|    4|          8|
    |i_2_reg_318                   |   9|          2|    4|          8|
    |i_3_reg_352                   |   9|          2|    4|          8|
    |i_reg_273                     |   9|          2|    4|          8|
    |in_block_0_ce0                |   9|          2|    1|          2|
    |in_block_1_ce0                |   9|          2|    1|          2|
    |in_block_2_ce0                |   9|          2|    1|          2|
    |in_block_3_ce0                |   9|          2|    1|          2|
    |in_block_4_ce0                |   9|          2|    1|          2|
    |in_block_5_ce0                |   9|          2|    1|          2|
    |in_block_6_ce0                |   9|          2|    1|          2|
    |in_block_7_ce0                |   9|          2|    1|          2|
    |indvar_flatten1_reg_330       |   9|          2|    7|         14|
    |indvar_flatten_reg_285        |   9|          2|    7|         14|
    |j_1_reg_341                   |   9|          2|    4|          8|
    |j_reg_296                     |   9|          2|    4|          8|
    |row_outbuf_address0           |  15|          3|    6|         18|
    |row_outbuf_ce0                |  15|          3|    1|          3|
    |row_outbuf_we0                |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 716|        148|  242|        676|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                          |  9|   0|    9|          0|
    |ap_done_reg                        |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |  1|   0|    1|          0|
    |ap_reg_grp_dct_1d_fu_363_ap_start  |  1|   0|    1|          0|
    |exitcond_flatten1_reg_663          |  1|   0|    1|          0|
    |exitcond_flatten_reg_625           |  1|   0|    1|          0|
    |i_1_reg_307                        |  4|   0|    4|          0|
    |i_2_reg_318                        |  4|   0|    4|          0|
    |i_3_mid2_reg_672                   |  4|   0|    4|          0|
    |i_3_reg_352                        |  4|   0|    4|          0|
    |i_4_reg_620                        |  4|   0|    4|          0|
    |i_5_reg_658                        |  4|   0|    4|          0|
    |i_reg_273                          |  4|   0|    4|          0|
    |indvar_flatten1_reg_330            |  7|   0|    7|          0|
    |indvar_flatten_reg_285             |  7|   0|    7|          0|
    |j_1_reg_341                        |  4|   0|    4|          0|
    |j_reg_296                          |  4|   0|    4|          0|
    |tmp_3_mid2_v_reg_634               |  4|   0|    4|          0|
    |tmp_3_reg_645                      |  3|   0|    3|          0|
    |tmp_9_mid2_v_reg_677               |  4|   0|    4|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              | 78|   0|   78|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|in_block_0_address0  | out |    3|  ap_memory |  in_block_0  |     array    |
|in_block_0_ce0       | out |    1|  ap_memory |  in_block_0  |     array    |
|in_block_0_q0        |  in |   16|  ap_memory |  in_block_0  |     array    |
|in_block_1_address0  | out |    3|  ap_memory |  in_block_1  |     array    |
|in_block_1_ce0       | out |    1|  ap_memory |  in_block_1  |     array    |
|in_block_1_q0        |  in |   16|  ap_memory |  in_block_1  |     array    |
|in_block_2_address0  | out |    3|  ap_memory |  in_block_2  |     array    |
|in_block_2_ce0       | out |    1|  ap_memory |  in_block_2  |     array    |
|in_block_2_q0        |  in |   16|  ap_memory |  in_block_2  |     array    |
|in_block_3_address0  | out |    3|  ap_memory |  in_block_3  |     array    |
|in_block_3_ce0       | out |    1|  ap_memory |  in_block_3  |     array    |
|in_block_3_q0        |  in |   16|  ap_memory |  in_block_3  |     array    |
|in_block_4_address0  | out |    3|  ap_memory |  in_block_4  |     array    |
|in_block_4_ce0       | out |    1|  ap_memory |  in_block_4  |     array    |
|in_block_4_q0        |  in |   16|  ap_memory |  in_block_4  |     array    |
|in_block_5_address0  | out |    3|  ap_memory |  in_block_5  |     array    |
|in_block_5_ce0       | out |    1|  ap_memory |  in_block_5  |     array    |
|in_block_5_q0        |  in |   16|  ap_memory |  in_block_5  |     array    |
|in_block_6_address0  | out |    3|  ap_memory |  in_block_6  |     array    |
|in_block_6_ce0       | out |    1|  ap_memory |  in_block_6  |     array    |
|in_block_6_q0        |  in |   16|  ap_memory |  in_block_6  |     array    |
|in_block_7_address0  | out |    3|  ap_memory |  in_block_7  |     array    |
|in_block_7_ce0       | out |    1|  ap_memory |  in_block_7  |     array    |
|in_block_7_q0        |  in |   16|  ap_memory |  in_block_7  |     array    |
|out_block_address0   | out |    6|  ap_memory |   out_block  |     array    |
|out_block_ce0        | out |    1|  ap_memory |   out_block  |     array    |
|out_block_we0        | out |    1|  ap_memory |   out_block  |     array    |
|out_block_d0         | out |   16|  ap_memory |   out_block  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

