import "primitives/core.futil";
import "primitives/memories/comb.futil";
static<6> component do_add(left: 32, right: 32, @go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    add = std_add(32);
    r = std_reg(32);
    @generated fsm = std_reg(2);
    @generated fsm0 = std_reg(3);
    @generated adder = std_add(2);
    @generated adder0 = std_add(3);
    @generated ud = undef(1);
    @generated ud0 = undef(1);
  }
  wires {
    group early_reset_static_seq {
      r.write_en = go & fsm.out == 2'd0 ? 1'd1;
      add.right = go & fsm.out == 2'd0 ? right;
      add.left = go & fsm.out == 2'd0 ? left;
      r.in = go & fsm.out == 2'd0 ? add.out;
      early_reset_a[go] = fsm.out == 2'd1 ? 1'd1;
      early_reset_static_seq[done] = ud.out;
      adder.left = fsm.out;
      adder.right = 2'd1;
      fsm.in = fsm.out == 2'd0 & go ? adder.out;
      fsm.write_en = fsm.out == 2'd0 & go ? 1'd1;
      fsm.in = fsm.out != 2'd1 & fsm.out != 2'd0 ? adder.out;
      fsm.write_en = fsm.out != 2'd1 & fsm.out != 2'd0 ? 1'd1;
      fsm.in = fsm.out == 2'd1 & 1'b1 & fsm0.out == 3'd4 ? 2'd0;
      fsm.write_en = fsm.out == 2'd1 & 1'b1 & fsm0.out == 3'd4 ? 1'd1;
    }
    group early_reset_a {
      r.write_en = 1'd1;
      add.right = right;
      add.left = r.out;
      r.in = add.out;
      early_reset_a[done] = ud0.out;
      adder0.left = fsm0.out;
      adder0.right = 3'd1;
      fsm0.in = fsm0.out != 3'd4 ? adder0.out;
      fsm0.write_en = fsm0.out != 3'd4 ? 1'd1;
      fsm0.in = fsm0.out == 3'd4 ? 3'd0;
      fsm0.write_en = fsm0.out == 3'd4 ? 1'd1;
    }
    r.write_en = go & fsm.out == 2'd0 ? 1'd1;
    add.right = go & fsm.out == 2'd0 ? right;
    add.left = go & fsm.out == 2'd0 ? left;
    r.in = go & fsm.out == 2'd0 ? add.out;
    early_reset_a[go] = fsm.out == 2'd1 ? 1'd1;
    adder.left = fsm.out;
    adder.right = 2'd1;
    fsm.in = fsm.out == 2'd0 & go ? adder.out;
    fsm.write_en = fsm.out == 2'd0 & go ? 1'd1;
    fsm.in = fsm.out != 2'd1 & fsm.out != 2'd0 ? adder.out;
    fsm.write_en = fsm.out != 2'd1 & fsm.out != 2'd0 ? 1'd1;
    fsm.in = fsm.out == 2'd1 & 1'b1 & fsm0.out == 3'd4 ? 2'd0;
    fsm.write_en = fsm.out == 2'd1 & 1'b1 & fsm0.out == 3'd4 ? 1'd1;
  }
  control {}
}
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    a = do_add();
    @generated fsm = std_reg(3);
    @generated adder = std_add(3);
    @generated ud = undef(1);
    @generated signal_reg = std_reg(1);
  }
  wires {
    group early_reset_static_invoke {
      a.go = fsm.out == 3'd0 ? 1'd1;
      a.left = 32'd5;
      a.right = 32'd6;
      early_reset_static_invoke[done] = ud.out;
      adder.left = fsm.out;
      adder.right = 3'd1;
      fsm.in = fsm.out != 3'd5 ? adder.out;
      fsm.write_en = fsm.out != 3'd5 ? 1'd1;
      fsm.in = fsm.out == 3'd5 ? 3'd0;
      fsm.write_en = fsm.out == 3'd5 ? 1'd1;
    }
    group wrapper_early_reset_static_invoke {
      early_reset_static_invoke[go] = 1'd1;
      signal_reg.write_en = fsm.out == 3'd5 & 1'b1 & !signal_reg.out ? 1'd1;
      signal_reg.in = fsm.out == 3'd5 & 1'b1 & !signal_reg.out ? 1'd1;
      wrapper_early_reset_static_invoke[done] = signal_reg.out ? 1'd1;
    }
    signal_reg.write_en = signal_reg.out ? 1'd1;
    signal_reg.in = signal_reg.out ? 1'd0;
  }
  control {
    wrapper_early_reset_static_invoke;
  }
}
