ver = "0.4.1"

[[tests]]
name = "interpret"
paths = [ "./*.mrxl" ]
cmd = "mrxl {} --data {}.data --interpret"
expect_dir = "expect/interpret_out/"

[[tests]]
name = "gen_futil"
paths = [ "./*.mrxl" ]
cmd = "mrxl {}"
expect_dir = "expect/futil_out/"

[[tests]]
name = "simulate_interp"
paths = [ "./*.mrxl" ]
cmd = """
fud e --from mrxl {} \
      --to jq \
      --through interpreter-out \
      -s mrxl.data {}.data \
      -s jq.expr ".main" \
      -s jq.flags "--sort-keys " \
      -q
"""
expect_dir = "expect/simulate_out/"

[[tests]]
name = "simulate_iverilog"
paths = [ "./*.mrxl" ]
cmd = """
fud e --from mrxl {} \
      --to jq \
      --through icarus-verilog \
      --through dat \
      -s mrxl.data {}.data \
      -s jq.expr ".memories" \
      -q
"""
expect_dir = "expect/simulate_out/"

[[tests]]
name = "simulate_verilog"
paths = [ "./*.mrxl" ]
cmd = """
fud e --from mrxl {} \
      --to jq \
      --through verilog \
      --through dat \
      -s mrxl.data {}.data \
      -s jq.expr ".memories" \
      -q
"""
expect_dir = "expect/simulate_out/"


