<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="PLL_12_24_100" module="PLL_12_24_100" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2022 02 18 16:32:03.680" version="5.8" type="Module" synthesis="synplify" source_format="Verilog HDL">
  <Package>
		<File name="PLL_12_24_100.lpc" type="lpc" modified="2022 02 18 16:32:02.324"/>
		<File name="PLL_12_24_100.v" type="top_level_verilog" modified="2022 02 18 16:32:02.373"/>
		<File name="PLL_12_24_100_tmpl.v" type="template_verilog" modified="2022 02 18 16:32:02.374"/>
  </Package>
</DiamondModule>
