
---------- Begin Simulation Statistics ----------
host_inst_rate                                 349680                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406224                       # Number of bytes of host memory used
host_seconds                                    57.20                       # Real time elapsed on the host
host_tick_rate                              317142486                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.018139                       # Number of seconds simulated
sim_ticks                                 18139120500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4257092                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 35382.709374                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 32665.994091                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4230274                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency      948893500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.006300                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                26818                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             12941                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    453306000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003260                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13877                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 72323.413779                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 81203.183926                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799807                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    3746569804                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018166                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51803                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25537                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   2132882829                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26266                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 21657.081842                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 48197.867266                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.191786                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              4191                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            9342                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     90764830                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    450264476                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7108702                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 59722.762417                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 64424.403483                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7030081                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      4695463304                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.011060                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 78621                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              38478                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   2586188829                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005647                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40143                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965762                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            988.939876                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7108702                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 59722.762417                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 64424.403483                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7030081                       # number of overall hits
system.cpu.dcache.overall_miss_latency     4695463304                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.011060                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                78621                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             38478                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   2586188829                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005647                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40143                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28097                       # number of replacements
system.cpu.dcache.sampled_refs                  29121                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                988.939876                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7052867                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505728022500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25298                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11220934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14204.001429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11373.080677                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11145361                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1073439000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006735                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75573                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              2824                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    827357500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006483                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        39300                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 153.202944                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       196500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11220934                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14204.001429                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11373.080677                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11145361                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1073439000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006735                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75573                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               2824                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    827357500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006483                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809676                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.553951                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11220934                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14204.001429                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11373.080677                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11145361                       # number of overall hits
system.cpu.icache.overall_miss_latency     1073439000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006735                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75573                       # number of overall misses
system.cpu.icache.overall_mshr_hits              2824                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    827357500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006483                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.553951                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11145361                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 55667.197575                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       385718012                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                  6929                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     115945.537128                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 107955.336046                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         3070                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1411520969                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.798609                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      12174                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    1113                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1194093972                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.725597                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 11061                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86626                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       69127.857295                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  55509.440479                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          81945                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              323587500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.054037                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         4681                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       336                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         241077500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.050135                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    4343                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11022                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56881.745418                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40945.165578                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           626950598                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11022                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      451297615                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11022                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25298                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25298                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.193316                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101870                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        102943.249422                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   93168.753051                       # average overall mshr miss latency
system.l2.demand_hits                           85015                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1735108469                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.165456                       # miss rate for demand accesses
system.l2.demand_misses                         16855                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       1449                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1435171472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.151212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    15404                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.037881                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.247873                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    620.639670                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4061.149295                       # Average occupied blocks per context
system.l2.overall_accesses                     101870                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       102943.249422                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  81533.581874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          85015                       # number of overall hits
system.l2.overall_miss_latency             1735108469                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.165456                       # miss rate for overall accesses
system.l2.overall_misses                        16855                       # number of overall misses
system.l2.overall_mshr_hits                      1449                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1820889484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.219230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   22333                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.325877                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          2258                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher           22                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        10540                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued             6932                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         3586                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           8844                       # number of replacements
system.l2.sampled_refs                          16636                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4681.788965                       # Cycle average of tags in use
system.l2.total_refs                            86396                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8408                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29725185                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         263670                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       425472                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40188                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       488677                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         505395                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5833                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       372444                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      6150283                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.652856                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.395253                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3201215     52.05%     52.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       903320     14.69%     66.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       415765      6.76%     73.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       402857      6.55%     80.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       403145      6.55%     86.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       191898      3.12%     89.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       146984      2.39%     92.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       112655      1.83%     93.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       372444      6.06%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      6150283                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40159                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      1205842                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.655305                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.655305                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       985720                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        10855                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     13045024                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3288912                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1863618                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       226523                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12032                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4013735                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4012157                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1578                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2447089                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2446790                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              299                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1566646                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1565367                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1279                       # DTB write misses
system.switch_cpus_1.fetch.Branches            505395                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1220837                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3121607                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        50952                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             13216514                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        148917                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.077124                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1220837                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       269503                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.016848                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6376806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.072592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.356079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4476053     70.19%     70.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          36780      0.58%     70.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          75395      1.18%     71.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          55028      0.86%     72.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         170296      2.67%     75.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          58842      0.92%     76.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          53381      0.84%     77.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          40068      0.63%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1410963     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6376806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                176249                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         378503                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              178951                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.646858                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4233874                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1616278                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7563932                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10501584                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.752843                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5694453                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.602548                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10506659                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42162                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         66334                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2691641                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       380382                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1799836                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11373570                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2617596                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       125936                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10791953                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1545                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          215                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       226523                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4633                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       278693                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        36787                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3074                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       378588                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       329940                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3074                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3502                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38660                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.526007                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.526007                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4041114     37.01%     37.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       388774      3.56%     40.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331215     12.19%     52.77% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     52.77% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18098      0.17%     52.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851273      7.80%     60.73% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6164      0.06%     60.79% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     60.79% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2648003     24.25%     85.04% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1633249     14.96%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     10917890                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       382676                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.035050                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51536     13.47%     13.47% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52741     13.78%     27.25% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     27.25% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16473      4.30%     31.55% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     31.55% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     31.55% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        96810     25.30%     56.85% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     56.85% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     56.85% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       116216     30.37%     87.22% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        48900     12.78%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6376806                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.712125                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.012200                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2749592     43.12%     43.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1002944     15.73%     58.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       661743     10.38%     69.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       588868      9.23%     78.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       623647      9.78%     88.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       355053      5.57%     93.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       250201      3.92%     97.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       104267      1.64%     99.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        40491      0.63%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6376806                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.666076                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         11194619                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        10917890                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1194429                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        36510                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       820471                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1220859                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1220837                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       608613                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       445052                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2691641                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1799836                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6553055                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       491886                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        58233                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3404523                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       435608                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          301                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     19186856                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     12664327                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9667714                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1756328                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       226523                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       497545                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1655177                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       959918                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28626                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
