static void master_clk_init(struct clk *clk)\r\n{\r\nclk->rate *= md_table[__raw_readw(FRQCR) & 0x0007];\r\n}\r\nstatic unsigned long module_clk_recalc(struct clk *clk)\r\n{\r\nint idx = (__raw_readw(FRQCR) & 0x0007);\r\nreturn clk->parent->rate / md_table[idx];\r\n}\r\nstatic unsigned long bus_clk_recalc(struct clk *clk)\r\n{\r\nint idx = (__raw_readw(FRQCR) & 0x0700) >> 8;\r\nreturn clk->parent->rate / md_table[idx];\r\n}\r\nstatic unsigned long cpu_clk_recalc(struct clk *clk)\r\n{\r\nint idx = (__raw_readw(FRQCR) & 0x0070) >> 4;\r\nreturn clk->parent->rate / md_table[idx];\r\n}\r\nvoid __init arch_init_clk_ops(struct clk_ops **ops, int idx)\r\n{\r\nif (idx < ARRAY_SIZE(sh7710_clk_ops))\r\n*ops = sh7710_clk_ops[idx];\r\n}
