circuit myc01_core :
  module if_stage :
    input clock : Clock
    input reset : UInt<1>
    input io_jump_addr : UInt<32>
    input io_jump_flag : UInt<1>
    output io_ice : UInt<1>
    output io_pc : UInt<32>
    output io_iaddr : UInt<32>
  
    reg ice_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ice_reg) @[if_stage.scala 19:24]
    reg pc_reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), pc_reg) @[if_stage.scala 23:23]
    node _T = add(pc_reg, UInt<3>("h4")) @[if_stage.scala 27:25]
    node pc_plus4 = tail(_T, 1) @[if_stage.scala 27:25]
    node _T_1 = eq(io_jump_flag, UInt<1>("h1")) @[if_stage.scala 29:34]
    node pc_next = mux(_T_1, io_jump_addr, pc_plus4) @[if_stage.scala 29:20]
    node _T_2 = eq(io_ice, UInt<1>("h0")) @[if_stage.scala 31:14]
    node _GEN_0 = mux(_T_2, UInt<1>("h0"), pc_next) @[if_stage.scala 31:21]
    node _T_3 = eq(io_ice, UInt<1>("h0")) @[if_stage.scala 37:26]
    node _T_4 = mux(_T_3, UInt<1>("h0"), pc_reg) @[if_stage.scala 37:18]
    io_ice <= ice_reg @[if_stage.scala 21:10]
    io_pc <= pc_reg @[if_stage.scala 24:9]
    io_iaddr <= _T_4 @[if_stage.scala 37:12]
    ice_reg <= mux(reset, UInt<1>("h0"), UInt<1>("h1")) @[if_stage.scala 20:11]
    pc_reg <= mux(reset, UInt<32>("h0"), _GEN_0) @[if_stage.scala 32:13 if_stage.scala 34:13]

  module ifid_reg :
    input clock : Clock
    input reset : UInt<1>
    input io_if_pc : UInt<32>
    output io_id_pc : UInt<32>
  
    reg pc_reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), pc_reg) @[ifid_reg.scala 15:23]
    io_id_pc <= pc_reg @[ifid_reg.scala 18:12]
    pc_reg <= mux(reset, UInt<32>("h0"), io_if_pc) @[ifid_reg.scala 16:10]

  module id_stage :
    input clock : Clock
    input reset : UInt<1>
    input io_id_pc_i : UInt<32>
    input io_id_inst_i : UInt<32>
    input io_rd1 : UInt<32>
    input io_rd2 : UInt<32>
    output io_id_pc_o : UInt<32>
    output io_id_alutype_o : UInt<3>
    output io_id_aluop_o : UInt<8>
    output io_id_wa_o : UInt<5>
    output io_id_wreg_o : UInt<1>
    output io_id_mreg_o : UInt<1>
    output io_id_din_o : UInt<32>
    output io_id_src1_o : UInt<32>
    output io_id_src2_o : UInt<32>
    output io_rreg1 : UInt<1>
    output io_ra1 : UInt<5>
    output io_rreg2 : UInt<1>
    output io_ra2 : UInt<5>
    input io_exe2id_wreg : UInt<1>
    input io_exe2id_wa : UInt<5>
    input io_exe2id_wd : UInt<32>
    input io_mem2id_wreg : UInt<1>
    input io_mem2id_wa : UInt<5>
    input io_mem2id_wd : UInt<32>
    output io_jump_addr : UInt<32>
    output io_jump_flag : UInt<1>
    input io_id_hold_i : UInt<1>
  
    node _T = eq(io_id_hold_i, UInt<1>("h1")) @[id_stage.scala 58:35]
    node _T_1 = bits(io_id_inst_i, 7, 0) @[id_stage.scala 58:67]
    node _T_2 = bits(io_id_inst_i, 15, 8) @[id_stage.scala 58:85]
    node _T_3 = bits(io_id_inst_i, 23, 16) @[id_stage.scala 58:104]
    node _T_4 = bits(io_id_inst_i, 31, 24) @[id_stage.scala 58:124]
    node _T_5 = cat(_T_3, _T_4) @[Cat.scala 30:58]
    node _T_6 = cat(_T_1, _T_2) @[Cat.scala 30:58]
    node _T_7 = cat(_T_6, _T_5) @[Cat.scala 30:58]
    node id_inst = mux(_T, UInt<5>("h13"), _T_7) @[id_stage.scala 58:22]
    node opcode = bits(id_inst, 6, 0) @[id_stage.scala 61:29]
    node rd = bits(id_inst, 11, 7) @[id_stage.scala 62:29]
    node func3 = bits(id_inst, 14, 12) @[id_stage.scala 63:25]
    node rs1 = bits(id_inst, 19, 15) @[id_stage.scala 64:25]
    node rs2 = bits(id_inst, 24, 20) @[id_stage.scala 65:29]
    node func7 = bits(id_inst, 31, 25) @[id_stage.scala 66:29]
    node imm_I = bits(id_inst, 31, 20) @[id_stage.scala 67:25]
    node shamt = bits(id_inst, 24, 20) @[id_stage.scala 68:29]
    node _T_8 = bits(id_inst, 31, 25) @[id_stage.scala 69:33]
    node _T_9 = bits(id_inst, 11, 7) @[id_stage.scala 69:48]
    node imm_S = cat(_T_8, _T_9) @[Cat.scala 30:58]
    node imm_U = bits(id_inst, 31, 12) @[id_stage.scala 70:29]
    node _T_10 = bits(id_inst, 31, 31) @[id_stage.scala 71:33]
    node _T_11 = bits(id_inst, 19, 12) @[id_stage.scala 71:45]
    node _T_12 = bits(id_inst, 20, 20) @[id_stage.scala 71:60]
    node _T_13 = bits(id_inst, 30, 21) @[id_stage.scala 71:72]
    node _T_14 = cat(_T_13, UInt<1>("h0")) @[Cat.scala 30:58]
    node _T_15 = cat(_T_10, _T_11) @[Cat.scala 30:58]
    node _T_16 = cat(_T_15, _T_12) @[Cat.scala 30:58]
    node imm_J = cat(_T_16, _T_14) @[Cat.scala 30:58]
    node _T_17 = bits(id_inst, 31, 31) @[id_stage.scala 72:33]
    node _T_18 = bits(id_inst, 7, 7) @[id_stage.scala 72:45]
    node _T_19 = bits(id_inst, 30, 25) @[id_stage.scala 72:56]
    node _T_20 = bits(id_inst, 11, 8) @[id_stage.scala 72:71]
    node _T_21 = cat(_T_20, UInt<1>("h0")) @[Cat.scala 30:58]
    node _T_22 = cat(_T_17, _T_18) @[Cat.scala 30:58]
    node _T_23 = cat(_T_22, _T_19) @[Cat.scala 30:58]
    node imm_B = cat(_T_23, _T_21) @[Cat.scala 30:58]
    node _T_24 = eq(opcode, UInt<6>("h33")) @[id_stage.scala 78:30]
    node _T_25 = eq(func7, UInt<1>("h0")) @[id_stage.scala 78:58]
    node _T_26 = and(_T_24, _T_25) @[id_stage.scala 78:48]
    node _T_27 = eq(func3, UInt<1>("h0")) @[id_stage.scala 78:86]
    node inst_add = and(_T_26, _T_27) @[id_stage.scala 78:76]
    node _T_28 = eq(opcode, UInt<6>("h33")) @[id_stage.scala 79:30]
    node _T_29 = eq(func7, UInt<6>("h20")) @[id_stage.scala 79:58]
    node _T_30 = and(_T_28, _T_29) @[id_stage.scala 79:48]
    node _T_31 = eq(func3, UInt<1>("h0")) @[id_stage.scala 79:86]
    node inst_sub = and(_T_30, _T_31) @[id_stage.scala 79:76]
    node _T_32 = eq(opcode, UInt<6>("h33")) @[id_stage.scala 80:34]
    node _T_33 = eq(func7, UInt<1>("h0")) @[id_stage.scala 80:62]
    node _T_34 = and(_T_32, _T_33) @[id_stage.scala 80:52]
    node _T_35 = eq(func3, UInt<1>("h1")) @[id_stage.scala 80:90]
    node inst_sll = and(_T_34, _T_35) @[id_stage.scala 80:80]
    node _T_36 = eq(opcode, UInt<6>("h33")) @[id_stage.scala 81:34]
    node _T_37 = eq(func7, UInt<1>("h0")) @[id_stage.scala 81:62]
    node _T_38 = and(_T_36, _T_37) @[id_stage.scala 81:52]
    node _T_39 = eq(func3, UInt<2>("h2")) @[id_stage.scala 81:90]
    node inst_slt = and(_T_38, _T_39) @[id_stage.scala 81:80]
    node _T_40 = eq(opcode, UInt<6>("h33")) @[id_stage.scala 82:34]
    node _T_41 = eq(func7, UInt<1>("h0")) @[id_stage.scala 82:62]
    node _T_42 = and(_T_40, _T_41) @[id_stage.scala 82:52]
    node _T_43 = eq(func3, UInt<2>("h3")) @[id_stage.scala 82:90]
    node inst_sltu = and(_T_42, _T_43) @[id_stage.scala 82:80]
    node _T_44 = eq(opcode, UInt<6>("h33")) @[id_stage.scala 83:34]
    node _T_45 = eq(func7, UInt<1>("h0")) @[id_stage.scala 83:62]
    node _T_46 = and(_T_44, _T_45) @[id_stage.scala 83:52]
    node _T_47 = eq(func3, UInt<3>("h4")) @[id_stage.scala 83:90]
    node inst_xor = and(_T_46, _T_47) @[id_stage.scala 83:80]
    node _T_48 = eq(opcode, UInt<6>("h33")) @[id_stage.scala 84:34]
    node _T_49 = eq(func7, UInt<1>("h0")) @[id_stage.scala 84:62]
    node _T_50 = and(_T_48, _T_49) @[id_stage.scala 84:52]
    node _T_51 = eq(func3, UInt<3>("h5")) @[id_stage.scala 84:90]
    node inst_srl = and(_T_50, _T_51) @[id_stage.scala 84:80]
    node _T_52 = eq(opcode, UInt<6>("h33")) @[id_stage.scala 85:34]
    node _T_53 = eq(func7, UInt<6>("h20")) @[id_stage.scala 85:62]
    node _T_54 = and(_T_52, _T_53) @[id_stage.scala 85:52]
    node _T_55 = eq(func3, UInt<3>("h5")) @[id_stage.scala 85:90]
    node inst_sra = and(_T_54, _T_55) @[id_stage.scala 85:80]
    node _T_56 = eq(opcode, UInt<6>("h33")) @[id_stage.scala 86:34]
    node _T_57 = eq(func7, UInt<1>("h0")) @[id_stage.scala 86:62]
    node _T_58 = and(_T_56, _T_57) @[id_stage.scala 86:52]
    node _T_59 = eq(func3, UInt<3>("h6")) @[id_stage.scala 86:90]
    node inst_or = and(_T_58, _T_59) @[id_stage.scala 86:80]
    node _T_60 = eq(opcode, UInt<6>("h33")) @[id_stage.scala 87:34]
    node _T_61 = eq(func7, UInt<1>("h0")) @[id_stage.scala 87:62]
    node _T_62 = and(_T_60, _T_61) @[id_stage.scala 87:52]
    node _T_63 = eq(func3, UInt<3>("h7")) @[id_stage.scala 87:90]
    node inst_and = and(_T_62, _T_63) @[id_stage.scala 87:80]
    node _T_64 = eq(opcode, UInt<5>("h13")) @[id_stage.scala 90:30]
    node _T_65 = eq(func3, UInt<1>("h0")) @[id_stage.scala 90:58]
    node inst_addi = and(_T_64, _T_65) @[id_stage.scala 90:48]
    node _T_66 = eq(opcode, UInt<5>("h13")) @[id_stage.scala 91:34]
    node _T_67 = eq(func3, UInt<2>("h2")) @[id_stage.scala 91:62]
    node inst_slti = and(_T_66, _T_67) @[id_stage.scala 91:52]
    node _T_68 = eq(opcode, UInt<5>("h13")) @[id_stage.scala 92:34]
    node _T_69 = eq(func3, UInt<2>("h3")) @[id_stage.scala 92:62]
    node inst_sltiu = and(_T_68, _T_69) @[id_stage.scala 92:52]
    node _T_70 = eq(opcode, UInt<5>("h13")) @[id_stage.scala 93:34]
    node _T_71 = eq(func3, UInt<3>("h4")) @[id_stage.scala 93:62]
    node inst_xori = and(_T_70, _T_71) @[id_stage.scala 93:52]
    node _T_72 = eq(opcode, UInt<5>("h13")) @[id_stage.scala 94:34]
    node _T_73 = eq(func3, UInt<3>("h6")) @[id_stage.scala 94:62]
    node inst_ori = and(_T_72, _T_73) @[id_stage.scala 94:52]
    node _T_74 = eq(opcode, UInt<5>("h13")) @[id_stage.scala 95:34]
    node _T_75 = eq(func3, UInt<3>("h7")) @[id_stage.scala 95:62]
    node inst_andi = and(_T_74, _T_75) @[id_stage.scala 95:52]
    node _T_76 = eq(opcode, UInt<5>("h13")) @[id_stage.scala 96:34]
    node _T_77 = eq(func7, UInt<1>("h0")) @[id_stage.scala 96:62]
    node _T_78 = and(_T_76, _T_77) @[id_stage.scala 96:52]
    node _T_79 = eq(func3, UInt<1>("h1")) @[id_stage.scala 96:90]
    node inst_slli = and(_T_78, _T_79) @[id_stage.scala 96:80]
    node _T_80 = eq(opcode, UInt<5>("h13")) @[id_stage.scala 97:34]
    node _T_81 = eq(func7, UInt<1>("h0")) @[id_stage.scala 97:62]
    node _T_82 = and(_T_80, _T_81) @[id_stage.scala 97:52]
    node _T_83 = eq(func3, UInt<3>("h5")) @[id_stage.scala 97:90]
    node inst_srli = and(_T_82, _T_83) @[id_stage.scala 97:80]
    node _T_84 = eq(opcode, UInt<5>("h13")) @[id_stage.scala 98:34]
    node _T_85 = eq(func7, UInt<6>("h20")) @[id_stage.scala 98:62]
    node _T_86 = and(_T_84, _T_85) @[id_stage.scala 98:52]
    node _T_87 = eq(func3, UInt<3>("h5")) @[id_stage.scala 98:90]
    node inst_srai = and(_T_86, _T_87) @[id_stage.scala 98:80]
    node _T_88 = eq(opcode, UInt<2>("h3")) @[id_stage.scala 100:34]
    node _T_89 = eq(func3, UInt<1>("h0")) @[id_stage.scala 100:62]
    node inst_lb = and(_T_88, _T_89) @[id_stage.scala 100:52]
    node _T_90 = eq(opcode, UInt<2>("h3")) @[id_stage.scala 101:34]
    node _T_91 = eq(func3, UInt<1>("h1")) @[id_stage.scala 101:62]
    node inst_lh = and(_T_90, _T_91) @[id_stage.scala 101:52]
    node _T_92 = eq(opcode, UInt<2>("h3")) @[id_stage.scala 102:34]
    node _T_93 = eq(func3, UInt<2>("h2")) @[id_stage.scala 102:62]
    node inst_lw = and(_T_92, _T_93) @[id_stage.scala 102:52]
    node _T_94 = eq(opcode, UInt<2>("h3")) @[id_stage.scala 103:34]
    node _T_95 = eq(func3, UInt<3>("h4")) @[id_stage.scala 103:62]
    node inst_lbu = and(_T_94, _T_95) @[id_stage.scala 103:52]
    node _T_96 = eq(opcode, UInt<2>("h3")) @[id_stage.scala 104:34]
    node _T_97 = eq(func3, UInt<3>("h5")) @[id_stage.scala 104:62]
    node inst_lhu = and(_T_96, _T_97) @[id_stage.scala 104:52]
    node _T_98 = eq(opcode, UInt<6>("h23")) @[id_stage.scala 107:34]
    node _T_99 = eq(func3, UInt<1>("h0")) @[id_stage.scala 107:62]
    node inst_sb = and(_T_98, _T_99) @[id_stage.scala 107:52]
    node _T_100 = eq(opcode, UInt<6>("h23")) @[id_stage.scala 108:34]
    node _T_101 = eq(func3, UInt<1>("h1")) @[id_stage.scala 108:62]
    node inst_sh = and(_T_100, _T_101) @[id_stage.scala 108:52]
    node _T_102 = eq(opcode, UInt<6>("h23")) @[id_stage.scala 109:34]
    node _T_103 = eq(func3, UInt<2>("h2")) @[id_stage.scala 109:62]
    node inst_sw = and(_T_102, _T_103) @[id_stage.scala 109:52]
    node inst_lui = eq(opcode, UInt<6>("h37")) @[id_stage.scala 112:34]
    node inst_auipc = eq(opcode, UInt<5>("h17")) @[id_stage.scala 113:34]
    node imm_Jtype = eq(opcode, UInt<7>("h6f")) @[id_stage.scala 116:34]
    node _T_104 = eq(opcode, UInt<7>("h63")) @[id_stage.scala 119:30]
    node _T_105 = eq(func3, UInt<1>("h0")) @[id_stage.scala 119:58]
    node inst_beq = and(_T_104, _T_105) @[id_stage.scala 119:48]
    node _T_106 = eq(opcode, UInt<7>("h63")) @[id_stage.scala 120:30]
    node _T_107 = eq(func3, UInt<1>("h1")) @[id_stage.scala 120:58]
    node inst_bne = and(_T_106, _T_107) @[id_stage.scala 120:48]
    node _T_108 = eq(opcode, UInt<7>("h63")) @[id_stage.scala 121:30]
    node _T_109 = eq(func3, UInt<3>("h4")) @[id_stage.scala 121:58]
    node inst_blt = and(_T_108, _T_109) @[id_stage.scala 121:48]
    node _T_110 = eq(opcode, UInt<7>("h63")) @[id_stage.scala 122:30]
    node _T_111 = eq(func3, UInt<3>("h5")) @[id_stage.scala 122:58]
    node inst_bge = and(_T_110, _T_111) @[id_stage.scala 122:48]
    node _T_112 = eq(opcode, UInt<7>("h63")) @[id_stage.scala 123:30]
    node _T_113 = eq(func3, UInt<3>("h6")) @[id_stage.scala 123:58]
    node inst_bltu = and(_T_112, _T_113) @[id_stage.scala 123:48]
    node _T_114 = eq(opcode, UInt<7>("h63")) @[id_stage.scala 124:30]
    node _T_115 = eq(func3, UInt<3>("h7")) @[id_stage.scala 124:58]
    node inst_bgeu = and(_T_114, _T_115) @[id_stage.scala 124:48]
    node _T_116 = or(inst_sll, inst_srl) @[id_stage.scala 136:41]
    node _T_117 = or(_T_116, inst_sra) @[id_stage.scala 136:52]
    node _T_118 = or(_T_117, inst_slli) @[id_stage.scala 136:63]
    node _T_119 = or(_T_118, inst_srli) @[id_stage.scala 137:61]
    node _T_120 = or(_T_119, inst_srai) @[id_stage.scala 137:72]
    node _T_121 = or(_T_120, imm_Jtype) @[id_stage.scala 137:83]
    node _T_122 = or(inst_and, inst_or) @[id_stage.scala 140:41]
    node _T_123 = or(_T_122, inst_xor) @[id_stage.scala 140:52]
    node _T_124 = or(_T_123, inst_andi) @[id_stage.scala 140:63]
    node _T_125 = or(_T_124, inst_ori) @[id_stage.scala 141:41]
    node _T_126 = or(_T_125, inst_xori) @[id_stage.scala 141:52]
    node _T_127 = or(inst_add, inst_sub) @[id_stage.scala 143:41]
    node _T_128 = or(_T_127, inst_slt) @[id_stage.scala 143:53]
    node _T_129 = or(_T_128, inst_sltu) @[id_stage.scala 143:65]
    node _T_130 = or(_T_129, inst_addi) @[id_stage.scala 143:77]
    node _T_131 = or(_T_130, inst_slti) @[id_stage.scala 144:41]
    node _T_132 = or(_T_131, inst_sltiu) @[id_stage.scala 144:53]
    node _T_133 = or(_T_132, inst_lb) @[id_stage.scala 144:65]
    node _T_134 = or(_T_133, inst_lh) @[id_stage.scala 145:61]
    node _T_135 = or(_T_134, inst_lw) @[id_stage.scala 145:73]
    node _T_136 = or(_T_135, inst_lbu) @[id_stage.scala 145:85]
    node _T_137 = or(_T_136, inst_lhu) @[id_stage.scala 145:97]
    node _T_138 = or(_T_137, inst_sb) @[id_stage.scala 145:108]
    node _T_139 = or(_T_138, inst_sh) @[id_stage.scala 146:41]
    node _T_140 = or(_T_139, inst_sw) @[id_stage.scala 146:53]
    node _T_141 = or(_T_140, inst_lui) @[id_stage.scala 146:65]
    node _T_142 = or(_T_141, inst_auipc) @[id_stage.scala 147:41]
    node _T_143 = or(_T_142, imm_Jtype) @[id_stage.scala 147:53]
    node id_alutype_temp_2 = _T_121 @[id_stage.scala 134:35 id_stage.scala 136:28]
    node id_alutype_temp_1 = _T_126 @[id_stage.scala 134:35 id_stage.scala 140:28]
    node _T_144 = cat(id_alutype_temp_2, id_alutype_temp_1) @[id_stage.scala 150:50]
    node id_alutype_temp_0 = _T_143 @[id_stage.scala 134:35 id_stage.scala 143:28]
    node _T_145 = cat(_T_144, id_alutype_temp_0) @[id_stage.scala 150:50]
    node _T_146 = eq(inst_add, UInt<1>("h1")) @[id_stage.scala 154:19]
    node _T_147 = eq(inst_sub, UInt<1>("h1")) @[id_stage.scala 155:19]
    node _T_148 = eq(inst_sll, UInt<1>("h1")) @[id_stage.scala 156:23]
    node _T_149 = eq(inst_slt, UInt<1>("h1")) @[id_stage.scala 157:23]
    node _T_150 = eq(inst_sltu, UInt<1>("h1")) @[id_stage.scala 158:23]
    node _T_151 = eq(inst_xor, UInt<1>("h1")) @[id_stage.scala 159:23]
    node _T_152 = eq(inst_srl, UInt<1>("h1")) @[id_stage.scala 160:23]
    node _T_153 = eq(inst_sra, UInt<1>("h1")) @[id_stage.scala 161:23]
    node _T_154 = eq(inst_or, UInt<1>("h1")) @[id_stage.scala 162:23]
    node _T_155 = eq(inst_and, UInt<1>("h1")) @[id_stage.scala 163:23]
    node _T_156 = eq(inst_addi, UInt<1>("h1")) @[id_stage.scala 165:23]
    node _T_157 = eq(inst_slti, UInt<1>("h1")) @[id_stage.scala 166:19]
    node _T_158 = eq(inst_sltiu, UInt<1>("h1")) @[id_stage.scala 167:23]
    node _T_159 = eq(inst_xori, UInt<1>("h1")) @[id_stage.scala 168:23]
    node _T_160 = eq(inst_ori, UInt<1>("h1")) @[id_stage.scala 169:23]
    node _T_161 = eq(inst_andi, UInt<1>("h1")) @[id_stage.scala 170:23]
    node _T_162 = eq(inst_slli, UInt<1>("h1")) @[id_stage.scala 171:23]
    node _T_163 = eq(inst_srli, UInt<1>("h1")) @[id_stage.scala 172:23]
    node _T_164 = eq(inst_srai, UInt<1>("h1")) @[id_stage.scala 173:23]
    node _T_165 = eq(inst_lb, UInt<1>("h1")) @[id_stage.scala 175:23]
    node _T_166 = eq(inst_lh, UInt<1>("h1")) @[id_stage.scala 176:23]
    node _T_167 = eq(inst_lw, UInt<1>("h1")) @[id_stage.scala 177:23]
    node _T_168 = eq(inst_lbu, UInt<1>("h1")) @[id_stage.scala 178:23]
    node _T_169 = eq(inst_lhu, UInt<1>("h1")) @[id_stage.scala 179:23]
    node _T_170 = eq(inst_sb, UInt<1>("h1")) @[id_stage.scala 181:23]
    node _T_171 = eq(inst_sh, UInt<1>("h1")) @[id_stage.scala 182:23]
    node _T_172 = eq(inst_sw, UInt<1>("h1")) @[id_stage.scala 183:23]
    node _T_173 = eq(inst_lui, UInt<1>("h1")) @[id_stage.scala 185:23]
    node _T_174 = eq(inst_auipc, UInt<1>("h1")) @[id_stage.scala 186:23]
    node _T_175 = eq(imm_Jtype, UInt<1>("h1")) @[id_stage.scala 188:23]
    node _T_176 = eq(inst_beq, UInt<1>("h1")) @[id_stage.scala 190:23]
    node _T_177 = eq(inst_bne, UInt<1>("h1")) @[id_stage.scala 191:23]
    node _T_178 = eq(inst_blt, UInt<1>("h1")) @[id_stage.scala 192:23]
    node _T_179 = eq(inst_bge, UInt<1>("h1")) @[id_stage.scala 193:23]
    node _T_180 = eq(inst_bltu, UInt<1>("h1")) @[id_stage.scala 194:23]
    node _T_181 = eq(inst_bgeu, UInt<1>("h1")) @[id_stage.scala 195:23]
    node _T_182 = mux(_T_181, UInt<6>("h24"), UInt<1>("h0")) @[Mux.scala 98:16]
    node _T_183 = mux(_T_180, UInt<6>("h23"), _T_182) @[Mux.scala 98:16]
    node _T_184 = mux(_T_179, UInt<6>("h22"), _T_183) @[Mux.scala 98:16]
    node _T_185 = mux(_T_178, UInt<6>("h21"), _T_184) @[Mux.scala 98:16]
    node _T_186 = mux(_T_177, UInt<6>("h20"), _T_185) @[Mux.scala 98:16]
    node _T_187 = mux(_T_176, UInt<5>("h1f"), _T_186) @[Mux.scala 98:16]
    node _T_188 = mux(_T_175, UInt<5>("h1e"), _T_187) @[Mux.scala 98:16]
    node _T_189 = mux(_T_174, UInt<5>("h1d"), _T_188) @[Mux.scala 98:16]
    node _T_190 = mux(_T_173, UInt<5>("h1c"), _T_189) @[Mux.scala 98:16]
    node _T_191 = mux(_T_172, UInt<5>("h1b"), _T_190) @[Mux.scala 98:16]
    node _T_192 = mux(_T_171, UInt<5>("h1a"), _T_191) @[Mux.scala 98:16]
    node _T_193 = mux(_T_170, UInt<5>("h19"), _T_192) @[Mux.scala 98:16]
    node _T_194 = mux(_T_169, UInt<5>("h18"), _T_193) @[Mux.scala 98:16]
    node _T_195 = mux(_T_168, UInt<5>("h17"), _T_194) @[Mux.scala 98:16]
    node _T_196 = mux(_T_167, UInt<5>("h16"), _T_195) @[Mux.scala 98:16]
    node _T_197 = mux(_T_166, UInt<5>("h15"), _T_196) @[Mux.scala 98:16]
    node _T_198 = mux(_T_165, UInt<5>("h14"), _T_197) @[Mux.scala 98:16]
    node _T_199 = mux(_T_164, UInt<5>("h13"), _T_198) @[Mux.scala 98:16]
    node _T_200 = mux(_T_163, UInt<5>("h12"), _T_199) @[Mux.scala 98:16]
    node _T_201 = mux(_T_162, UInt<5>("h11"), _T_200) @[Mux.scala 98:16]
    node _T_202 = mux(_T_161, UInt<5>("h10"), _T_201) @[Mux.scala 98:16]
    node _T_203 = mux(_T_160, UInt<4>("hf"), _T_202) @[Mux.scala 98:16]
    node _T_204 = mux(_T_159, UInt<4>("he"), _T_203) @[Mux.scala 98:16]
    node _T_205 = mux(_T_158, UInt<4>("hd"), _T_204) @[Mux.scala 98:16]
    node _T_206 = mux(_T_157, UInt<4>("hc"), _T_205) @[Mux.scala 98:16]
    node _T_207 = mux(_T_156, UInt<4>("hb"), _T_206) @[Mux.scala 98:16]
    node _T_208 = mux(_T_155, UInt<4>("ha"), _T_207) @[Mux.scala 98:16]
    node _T_209 = mux(_T_154, UInt<4>("h9"), _T_208) @[Mux.scala 98:16]
    node _T_210 = mux(_T_153, UInt<4>("h8"), _T_209) @[Mux.scala 98:16]
    node _T_211 = mux(_T_152, UInt<3>("h7"), _T_210) @[Mux.scala 98:16]
    node _T_212 = mux(_T_151, UInt<3>("h6"), _T_211) @[Mux.scala 98:16]
    node _T_213 = mux(_T_150, UInt<3>("h5"), _T_212) @[Mux.scala 98:16]
    node _T_214 = mux(_T_149, UInt<3>("h4"), _T_213) @[Mux.scala 98:16]
    node _T_215 = mux(_T_148, UInt<2>("h3"), _T_214) @[Mux.scala 98:16]
    node _T_216 = mux(_T_147, UInt<2>("h2"), _T_215) @[Mux.scala 98:16]
    node _T_217 = mux(_T_146, UInt<1>("h1"), _T_216) @[Mux.scala 98:16]
    node _T_218 = or(inst_addi, inst_slti) @[id_stage.scala 201:37]
    node _T_219 = or(_T_218, inst_sltiu) @[id_stage.scala 201:49]
    node _T_220 = or(_T_219, inst_andi) @[id_stage.scala 201:62]
    node _T_221 = or(_T_220, inst_ori) @[id_stage.scala 202:37]
    node _T_222 = or(_T_221, inst_xori) @[id_stage.scala 202:49]
    node _T_223 = or(_T_222, inst_lb) @[id_stage.scala 202:62]
    node _T_224 = or(_T_223, inst_lh) @[id_stage.scala 203:49]
    node _T_225 = or(_T_224, inst_lw) @[id_stage.scala 203:61]
    node _T_226 = or(_T_225, inst_lbu) @[id_stage.scala 203:74]
    node imm_Itype = or(_T_226, inst_lhu) @[id_stage.scala 203:86]
    node _T_227 = or(inst_slli, inst_srli) @[id_stage.scala 206:37]
    node imm_shamt = or(_T_227, inst_srai) @[id_stage.scala 206:49]
    node _T_228 = or(inst_sb, inst_sh) @[id_stage.scala 209:37]
    node imm_Stype = or(_T_228, inst_sw) @[id_stage.scala 209:49]
    node imm_Utype = or(inst_lui, inst_auipc) @[id_stage.scala 212:41]
    node _T_230 = eq(imm_Itype, UInt<1>("h1")) @[id_stage.scala 221:38]
    node _T_231 = asSInt(imm_I) @[id_stage.scala 221:62]
    node _T_232 = eq(imm_Stype, UInt<1>("h1")) @[id_stage.scala 222:46]
    node _T_233 = asSInt(imm_S) @[id_stage.scala 222:70]
    node _T_234 = eq(imm_shamt, UInt<1>("h1")) @[id_stage.scala 223:46]
    node _T_235 = cat(UInt<27>("h0"), shamt) @[Cat.scala 30:58]
    node _T_236 = asSInt(_T_235) @[id_stage.scala 223:86]
    node _T_237 = eq(imm_Utype, UInt<1>("h1")) @[id_stage.scala 224:30]
    node _T_238 = asSInt(imm_U) @[id_stage.scala 224:54]
    node _T_239 = eq(imm_Jtype, UInt<1>("h1")) @[id_stage.scala 225:46]
    node _T_240 = asSInt(imm_J) @[id_stage.scala 225:70]
    node _T_241 = mux(_T_239, _T_240, asSInt(UInt<1>("h0"))) @[Mux.scala 98:16]
    node _T_242 = mux(_T_237, _T_238, _T_241) @[Mux.scala 98:16]
    node _T_243 = mux(_T_234, _T_236, _T_242) @[Mux.scala 98:16]
    node _T_244 = mux(_T_232, _T_233, _T_243) @[Mux.scala 98:16]
    node _T_245 = mux(_T_230, _T_231, _T_244) @[Mux.scala 98:16]
    node _T_229 = _T_245 @[id_stage.scala 220:24]
    node imm_ext = asUInt(_T_229) @[id_stage.scala 227:30]
    node _T_246 = or(inst_add, inst_sub) @[id_stage.scala 232:34]
    node _T_247 = or(_T_246, inst_slt) @[id_stage.scala 232:46]
    node _T_248 = or(_T_247, inst_sltu) @[id_stage.scala 232:58]
    node _T_249 = or(_T_248, inst_and) @[id_stage.scala 232:70]
    node _T_250 = or(_T_249, inst_or) @[id_stage.scala 233:38]
    node _T_251 = or(_T_250, inst_xor) @[id_stage.scala 233:50]
    node _T_252 = or(_T_251, inst_sll) @[id_stage.scala 233:62]
    node _T_253 = or(_T_252, inst_srl) @[id_stage.scala 234:54]
    node _T_254 = or(_T_253, inst_sra) @[id_stage.scala 234:66]
    node _T_255 = or(_T_254, inst_addi) @[id_stage.scala 234:78]
    node _T_256 = or(_T_255, inst_slti) @[id_stage.scala 235:54]
    node _T_257 = or(_T_256, inst_sltiu) @[id_stage.scala 235:66]
    node _T_258 = or(_T_257, inst_andi) @[id_stage.scala 235:78]
    node _T_259 = or(_T_258, inst_ori) @[id_stage.scala 236:54]
    node _T_260 = or(_T_259, inst_xori) @[id_stage.scala 236:66]
    node _T_261 = or(_T_260, inst_slli) @[id_stage.scala 236:78]
    node _T_262 = or(_T_261, inst_srli) @[id_stage.scala 237:34]
    node _T_263 = or(_T_262, inst_srai) @[id_stage.scala 237:46]
    node _T_264 = or(_T_263, inst_lb) @[id_stage.scala 237:58]
    node _T_265 = or(_T_264, inst_lh) @[id_stage.scala 238:54]
    node _T_266 = or(_T_265, inst_lw) @[id_stage.scala 238:66]
    node _T_267 = or(_T_266, inst_lbu) @[id_stage.scala 238:78]
    node _T_268 = or(_T_267, inst_lhu) @[id_stage.scala 238:90]
    node _T_269 = or(_T_268, inst_lui) @[id_stage.scala 238:101]
    node _T_270 = or(_T_269, inst_auipc) @[id_stage.scala 239:58]
    node _T_271 = or(_T_270, imm_Jtype) @[id_stage.scala 239:70]
    node _T_272 = or(inst_lb, inst_lh) @[id_stage.scala 243:30]
    node _T_273 = or(_T_272, inst_lw) @[id_stage.scala 243:41]
    node _T_274 = or(_T_273, inst_lbu) @[id_stage.scala 243:52]
    node _T_275 = or(_T_274, inst_lhu) @[id_stage.scala 243:64]
    node _T_276 = or(inst_add, inst_sub) @[id_stage.scala 246:29]
    node _T_277 = or(_T_276, inst_slt) @[id_stage.scala 246:41]
    node _T_278 = or(_T_277, inst_sltu) @[id_stage.scala 246:53]
    node _T_279 = or(_T_278, inst_and) @[id_stage.scala 246:65]
    node _T_280 = or(_T_279, inst_or) @[id_stage.scala 247:33]
    node _T_281 = or(_T_280, inst_xor) @[id_stage.scala 247:45]
    node _T_282 = or(_T_281, inst_sll) @[id_stage.scala 247:57]
    node _T_283 = or(_T_282, inst_srl) @[id_stage.scala 248:45]
    node _T_284 = or(_T_283, inst_sra) @[id_stage.scala 248:57]
    node _T_285 = or(_T_284, inst_addi) @[id_stage.scala 248:69]
    node _T_286 = or(_T_285, inst_slti) @[id_stage.scala 249:45]
    node _T_287 = or(_T_286, inst_sltiu) @[id_stage.scala 249:57]
    node _T_288 = or(_T_287, inst_andi) @[id_stage.scala 249:69]
    node _T_289 = or(_T_288, inst_ori) @[id_stage.scala 250:45]
    node _T_290 = or(_T_289, inst_xori) @[id_stage.scala 250:57]
    node _T_291 = or(_T_290, inst_slli) @[id_stage.scala 250:69]
    node _T_292 = or(_T_291, inst_srli) @[id_stage.scala 251:29]
    node _T_293 = or(_T_292, inst_srai) @[id_stage.scala 251:41]
    node _T_294 = or(_T_293, inst_lb) @[id_stage.scala 251:53]
    node _T_295 = or(_T_294, inst_lh) @[id_stage.scala 252:29]
    node _T_296 = or(_T_295, inst_lw) @[id_stage.scala 252:41]
    node _T_297 = or(_T_296, inst_lbu) @[id_stage.scala 252:53]
    node _T_298 = or(_T_297, inst_lhu) @[id_stage.scala 252:65]
    node _T_299 = or(_T_298, inst_sb) @[id_stage.scala 252:77]
    node _T_300 = or(_T_299, inst_sh) @[id_stage.scala 253:33]
    node _T_301 = or(_T_300, inst_sw) @[id_stage.scala 253:45]
    node _T_302 = or(_T_301, inst_beq) @[id_stage.scala 253:57]
    node _T_303 = or(_T_302, inst_bne) @[id_stage.scala 254:29]
    node _T_304 = or(_T_303, inst_blt) @[id_stage.scala 254:41]
    node _T_305 = or(_T_304, inst_bge) @[id_stage.scala 254:53]
    node _T_306 = or(_T_305, inst_bltu) @[id_stage.scala 254:65]
    node _T_307 = or(_T_306, inst_bgeu) @[id_stage.scala 254:77]
    node _T_308 = or(inst_add, inst_sub) @[id_stage.scala 257:29]
    node _T_309 = or(_T_308, inst_slt) @[id_stage.scala 257:41]
    node _T_310 = or(_T_309, inst_sltu) @[id_stage.scala 257:53]
    node _T_311 = or(_T_310, inst_and) @[id_stage.scala 257:66]
    node _T_312 = or(_T_311, inst_or) @[id_stage.scala 258:33]
    node _T_313 = or(_T_312, inst_xor) @[id_stage.scala 258:45]
    node _T_314 = or(_T_313, inst_sll) @[id_stage.scala 258:57]
    node _T_315 = or(_T_314, inst_srl) @[id_stage.scala 259:33]
    node _T_316 = or(_T_315, inst_sra) @[id_stage.scala 259:45]
    node _T_317 = or(_T_316, inst_sb) @[id_stage.scala 259:57]
    node _T_318 = or(_T_317, inst_sh) @[id_stage.scala 260:45]
    node _T_319 = or(_T_318, inst_sw) @[id_stage.scala 260:57]
    node _T_320 = or(_T_319, inst_beq) @[id_stage.scala 260:69]
    node _T_321 = or(_T_320, inst_bne) @[id_stage.scala 261:45]
    node _T_322 = or(_T_321, inst_blt) @[id_stage.scala 261:57]
    node _T_323 = or(_T_322, inst_bge) @[id_stage.scala 261:69]
    node _T_324 = or(_T_323, inst_bltu) @[id_stage.scala 261:81]
    node _T_325 = or(_T_324, inst_bgeu) @[id_stage.scala 261:93]
    node _T_326 = eq(io_exe2id_wreg, UInt<1>("h1")) @[id_stage.scala 266:37]
    node _T_327 = eq(io_exe2id_wa, io_ra1) @[id_stage.scala 266:61]
    node _T_328 = and(_T_326, _T_327) @[id_stage.scala 266:45]
    node _T_329 = eq(io_rreg1, UInt<1>("h1")) @[id_stage.scala 266:84]
    node _T_330 = and(_T_328, _T_329) @[id_stage.scala 266:72]
    node _T_331 = eq(io_mem2id_wreg, UInt<1>("h1")) @[id_stage.scala 267:49]
    node _T_332 = eq(io_mem2id_wa, io_ra1) @[id_stage.scala 267:73]
    node _T_333 = and(_T_331, _T_332) @[id_stage.scala 267:57]
    node _T_334 = eq(io_rreg1, UInt<1>("h1")) @[id_stage.scala 267:96]
    node _T_335 = and(_T_333, _T_334) @[id_stage.scala 267:84]
    node _T_336 = eq(io_rreg1, UInt<1>("h1")) @[id_stage.scala 268:43]
    node _T_337 = mux(_T_336, UInt<2>("h3"), UInt<1>("h0")) @[Mux.scala 98:16]
    node _T_338 = mux(_T_335, UInt<2>("h2"), _T_337) @[Mux.scala 98:16]
    node fwrd_reg1 = mux(_T_330, UInt<1>("h1"), _T_338) @[Mux.scala 98:16]
    node _T_339 = eq(io_exe2id_wreg, UInt<1>("h1")) @[id_stage.scala 272:37]
    node _T_340 = eq(io_exe2id_wa, io_ra2) @[id_stage.scala 272:61]
    node _T_341 = and(_T_339, _T_340) @[id_stage.scala 272:45]
    node _T_342 = eq(io_rreg2, UInt<1>("h1")) @[id_stage.scala 272:84]
    node _T_343 = and(_T_341, _T_342) @[id_stage.scala 272:72]
    node _T_344 = eq(io_mem2id_wreg, UInt<1>("h1")) @[id_stage.scala 273:49]
    node _T_345 = eq(io_mem2id_wa, io_ra2) @[id_stage.scala 273:73]
    node _T_346 = and(_T_344, _T_345) @[id_stage.scala 273:57]
    node _T_347 = eq(io_rreg2, UInt<1>("h1")) @[id_stage.scala 273:96]
    node _T_348 = and(_T_346, _T_347) @[id_stage.scala 273:84]
    node _T_349 = eq(io_rreg2, UInt<1>("h1")) @[id_stage.scala 274:43]
    node _T_350 = mux(_T_349, UInt<2>("h3"), UInt<1>("h0")) @[Mux.scala 98:16]
    node _T_351 = mux(_T_348, UInt<2>("h2"), _T_350) @[Mux.scala 98:16]
    node fwrd_reg2 = mux(_T_343, UInt<1>("h1"), _T_351) @[Mux.scala 98:16]
    node _T_352 = eq(fwrd_reg1, UInt<1>("h1")) @[id_stage.scala 287:32]
    node _T_353 = eq(fwrd_reg1, UInt<2>("h2")) @[id_stage.scala 288:44]
    node _T_354 = eq(fwrd_reg1, UInt<2>("h3")) @[id_stage.scala 289:44]
    node _T_355 = mux(_T_354, io_rd2, UInt<1>("h0")) @[Mux.scala 98:16]
    node _T_356 = mux(_T_353, io_mem2id_wd, _T_355) @[Mux.scala 98:16]
    node _T_357 = mux(_T_352, io_exe2id_wd, _T_356) @[Mux.scala 98:16]
    node _T_358 = eq(fwrd_reg1, UInt<1>("h1")) @[id_stage.scala 294:28]
    node _T_359 = eq(fwrd_reg1, UInt<2>("h2")) @[id_stage.scala 295:44]
    node _T_360 = eq(fwrd_reg1, UInt<2>("h3")) @[id_stage.scala 296:44]
    node _T_361 = mux(_T_360, io_rd1, UInt<1>("h0")) @[Mux.scala 98:16]
    node _T_362 = mux(_T_359, io_mem2id_wd, _T_361) @[Mux.scala 98:16]
    node _T_363 = mux(_T_358, io_exe2id_wd, _T_362) @[Mux.scala 98:16]
    node _T_364 = eq(fwrd_reg2, UInt<1>("h1")) @[id_stage.scala 300:32]
    node _T_365 = eq(fwrd_reg2, UInt<2>("h2")) @[id_stage.scala 301:44]
    node _T_366 = eq(fwrd_reg2, UInt<2>("h3")) @[id_stage.scala 302:44]
    node _T_367 = eq(imm_Itype, UInt<1>("h1")) @[id_stage.scala 303:32]
    node _T_368 = eq(imm_shamt, UInt<1>("h1")) @[id_stage.scala 303:53]
    node _T_369 = or(_T_367, _T_368) @[id_stage.scala 303:40]
    node _T_370 = eq(imm_Stype, UInt<1>("h1")) @[id_stage.scala 303:74]
    node _T_371 = or(_T_369, _T_370) @[id_stage.scala 303:61]
    node _T_372 = eq(imm_Utype, UInt<1>("h1")) @[id_stage.scala 303:95]
    node _T_373 = or(_T_371, _T_372) @[id_stage.scala 303:82]
    node _T_374 = mux(_T_373, imm_ext, UInt<1>("h0")) @[Mux.scala 98:16]
    node _T_375 = mux(_T_366, io_rd2, _T_374) @[Mux.scala 98:16]
    node _T_376 = mux(_T_365, io_mem2id_wd, _T_375) @[Mux.scala 98:16]
    node _T_377 = mux(_T_364, io_exe2id_wd, _T_376) @[Mux.scala 98:16]
    node _T_378 = add(io_id_pc_i, imm_ext) @[id_stage.scala 309:36]
    node _T_379 = tail(_T_378, 1) @[id_stage.scala 309:36]
    node _T_380 = eq(imm_Jtype, UInt<1>("h1")) @[id_stage.scala 313:24]
    node _T_381 = eq(inst_beq, UInt<1>("h1")) @[id_stage.scala 314:28]
    node _T_382 = eq(io_id_src1_o, io_id_src2_o) @[id_stage.scala 314:58]
    node _T_383 = mux(_T_382, UInt<1>("h1"), UInt<1>("h0")) @[id_stage.scala 314:43]
    node _T_384 = eq(inst_bne, UInt<1>("h1")) @[id_stage.scala 315:24]
    node _T_385 = neq(io_id_src1_o, io_id_src2_o) @[id_stage.scala 315:54]
    node _T_386 = mux(_T_385, UInt<1>("h1"), UInt<1>("h0")) @[id_stage.scala 315:39]
    node _T_387 = eq(inst_blt, UInt<1>("h1")) @[id_stage.scala 316:24]
    node _T_388 = asSInt(io_id_src1_o) @[id_stage.scala 316:60]
    node _T_389 = asSInt(io_id_src2_o) @[id_stage.scala 316:84]
    node _T_390 = lt(_T_388, _T_389) @[id_stage.scala 316:63]
    node _T_391 = mux(_T_390, UInt<1>("h1"), UInt<1>("h0")) @[id_stage.scala 316:39]
    node _T_392 = eq(inst_bltu, UInt<1>("h1")) @[id_stage.scala 317:24]
    node _T_393 = lt(io_id_src1_o, io_id_src2_o) @[id_stage.scala 317:63]
    node _T_394 = mux(_T_393, UInt<1>("h1"), UInt<1>("h0")) @[id_stage.scala 317:39]
    node _T_395 = eq(inst_bge, UInt<1>("h1")) @[id_stage.scala 318:24]
    node _T_396 = asSInt(io_id_src1_o) @[id_stage.scala 318:60]
    node _T_397 = asSInt(io_id_src2_o) @[id_stage.scala 318:85]
    node _T_398 = geq(_T_396, _T_397) @[id_stage.scala 318:63]
    node _T_399 = mux(_T_398, UInt<1>("h1"), UInt<1>("h0")) @[id_stage.scala 318:39]
    node _T_400 = eq(inst_bgeu, UInt<1>("h1")) @[id_stage.scala 319:24]
    node _T_401 = geq(io_id_src1_o, io_id_src2_o) @[id_stage.scala 319:63]
    node _T_402 = mux(_T_401, UInt<1>("h1"), UInt<1>("h0")) @[id_stage.scala 319:39]
    node _T_403 = mux(_T_400, _T_402, UInt<1>("h0")) @[Mux.scala 98:16]
    node _T_404 = mux(_T_395, _T_399, _T_403) @[Mux.scala 98:16]
    node _T_405 = mux(_T_392, _T_394, _T_404) @[Mux.scala 98:16]
    node _T_406 = mux(_T_387, _T_391, _T_405) @[Mux.scala 98:16]
    node _T_407 = mux(_T_384, _T_386, _T_406) @[Mux.scala 98:16]
    node _T_408 = mux(_T_381, _T_383, _T_407) @[Mux.scala 98:16]
    node _T_409 = mux(_T_380, UInt<1>("h1"), _T_408) @[Mux.scala 98:16]
    io_id_pc_o <= io_id_pc_i @[id_stage.scala 55:16]
    io_id_alutype_o <= _T_145 @[id_stage.scala 150:25]
    io_id_aluop_o <= _T_217 @[id_stage.scala 153:23]
    io_id_wa_o <= rd @[id_stage.scala 283:20]
    io_id_wreg_o <= _T_271 @[id_stage.scala 232:19]
    io_id_mreg_o <= _T_275 @[id_stage.scala 243:18]
    io_id_din_o <= _T_357 @[id_stage.scala 286:21]
    io_id_src1_o <= _T_363 @[id_stage.scala 293:22]
    io_id_src2_o <= _T_377 @[id_stage.scala 299:22]
    io_rreg1 <= _T_307 @[id_stage.scala 246:15]
    io_ra1 <= rs1 @[id_stage.scala 279:16]
    io_rreg2 <= _T_325 @[id_stage.scala 257:15]
    io_ra2 <= rs2 @[id_stage.scala 280:16]
    io_jump_addr <= _T_379 @[id_stage.scala 309:22]
    io_jump_flag <= _T_409 @[id_stage.scala 312:22]

  module idexe_reg :
    input clock : Clock
    input reset : UInt<1>
    input io_id_pc : UInt<32>
    input io_id_alutype : UInt<3>
    input io_id_aluop : UInt<8>
    input io_id_src1 : UInt<32>
    input io_id_src2 : UInt<32>
    input io_id_wa : UInt<5>
    input io_id_wreg : UInt<1>
    input io_id_mreg : UInt<1>
    input io_id_din : UInt<32>
    output io_exe_pc : UInt<32>
    output io_exe_alutype : UInt<3>
    output io_exe_aluop : UInt<8>
    output io_exe_src1 : UInt<32>
    output io_exe_src2 : UInt<32>
    output io_exe_wa : UInt<5>
    output io_exe_wreg : UInt<1>
    output io_exe_mreg : UInt<1>
    output io_exe_din : UInt<32>
  
    reg pc_reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), pc_reg) @[idexe_reg.scala 36:29]
    reg alutype_reg : UInt<3>, clock with :
      reset => (UInt<1>("h0"), alutype_reg) @[idexe_reg.scala 40:30]
    reg aluop_reg : UInt<8>, clock with :
      reset => (UInt<1>("h0"), aluop_reg) @[idexe_reg.scala 44:32]
    reg src1_reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), src1_reg) @[idexe_reg.scala 48:31]
    reg src2_reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), src2_reg) @[idexe_reg.scala 52:31]
    reg wa_reg : UInt<5>, clock with :
      reset => (UInt<1>("h0"), wa_reg) @[idexe_reg.scala 56:29]
    reg wreg_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), wreg_reg) @[idexe_reg.scala 60:31]
    reg mreg_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mreg_reg) @[idexe_reg.scala 64:31]
    reg din_reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), din_reg) @[idexe_reg.scala 68:30]
    io_exe_pc <= pc_reg @[idexe_reg.scala 38:16]
    io_exe_alutype <= alutype_reg @[idexe_reg.scala 42:21]
    io_exe_aluop <= aluop_reg @[idexe_reg.scala 46:19]
    io_exe_src1 <= src1_reg @[idexe_reg.scala 50:18]
    io_exe_src2 <= src2_reg @[idexe_reg.scala 54:18]
    io_exe_wa <= wa_reg @[idexe_reg.scala 58:16]
    io_exe_wreg <= wreg_reg @[idexe_reg.scala 62:18]
    io_exe_mreg <= mreg_reg @[idexe_reg.scala 66:18]
    io_exe_din <= din_reg @[idexe_reg.scala 70:17]
    pc_reg <= mux(reset, UInt<32>("h0"), io_id_pc) @[idexe_reg.scala 37:16]
    alutype_reg <= mux(reset, UInt<3>("h0"), io_id_alutype) @[idexe_reg.scala 41:21]
    aluop_reg <= mux(reset, UInt<8>("h0"), io_id_aluop) @[idexe_reg.scala 45:19]
    src1_reg <= mux(reset, UInt<32>("h0"), io_id_src1) @[idexe_reg.scala 49:18]
    src2_reg <= mux(reset, UInt<32>("h0"), io_id_src2) @[idexe_reg.scala 53:18]
    wa_reg <= mux(reset, UInt<5>("h0"), io_id_wa) @[idexe_reg.scala 57:16]
    wreg_reg <= mux(reset, UInt<1>("h0"), io_id_wreg) @[idexe_reg.scala 61:18]
    mreg_reg <= mux(reset, UInt<1>("h0"), io_id_mreg) @[idexe_reg.scala 65:18]
    din_reg <= mux(reset, UInt<32>("h0"), io_id_din) @[idexe_reg.scala 69:17]

  module exe_stage :
    input clock : Clock
    input reset : UInt<1>
    input io_exe_pc_i : UInt<32>
    input io_exe_alutype_i : UInt<3>
    input io_exe_aluop_i : UInt<8>
    input io_exe_src1_i : UInt<32>
    input io_exe_src2_i : UInt<32>
    input io_exe_wa_i : UInt<5>
    input io_exe_wreg_i : UInt<1>
    input io_exe_mreg_i : UInt<1>
    input io_exe_din_i : UInt<32>
    output io_exe_aluop_o : UInt<8>
    output io_exe_wa_o : UInt<5>
    output io_exe_wreg_o : UInt<1>
    output io_exe_wd_o : UInt<32>
    output io_exe_mreg_o : UInt<1>
    output io_exe_din_o : UInt<32>
  
    node andAns = and(io_exe_src1_i, io_exe_src2_i) @[exe_stage.scala 50:32]
    node orAns = or(io_exe_src1_i, io_exe_src2_i) @[exe_stage.scala 51:32]
    node xorAns = xor(io_exe_src1_i, io_exe_src2_i) @[exe_stage.scala 52:32]
    node _T = add(io_exe_src1_i, io_exe_src2_i) @[exe_stage.scala 53:32]
    node addAns = tail(_T, 1) @[exe_stage.scala 53:32]
    node _T_1 = sub(io_exe_src1_i, io_exe_src2_i) @[exe_stage.scala 54:32]
    node subAns = tail(_T_1, 1) @[exe_stage.scala 54:32]
    node _T_2 = asSInt(io_exe_src1_i) @[exe_stage.scala 55:43]
    node _T_3 = asSInt(io_exe_src2_i) @[exe_stage.scala 55:68]
    node _T_4 = lt(_T_2, _T_3) @[exe_stage.scala 55:46]
    node sltAns = mux(_T_4, UInt<32>("h1"), UInt<32>("h0")) @[exe_stage.scala 55:21]
    node _T_5 = lt(io_exe_src1_i, io_exe_src2_i) @[exe_stage.scala 56:46]
    node sltuAns = mux(_T_5, UInt<32>("h1"), UInt<32>("h0")) @[exe_stage.scala 56:21]
    node _T_6 = bits(io_exe_src2_i, 4, 0) @[exe_stage.scala 57:49]
    node _T_7 = dshl(io_exe_src1_i, _T_6) @[exe_stage.scala 57:33]
    node sllAns = bits(_T_7, 31, 0) @[exe_stage.scala 57:55]
    node _T_8 = bits(io_exe_src2_i, 4, 0) @[exe_stage.scala 58:49]
    node srlAns = dshr(io_exe_src1_i, _T_8) @[exe_stage.scala 58:33]
    node _T_9 = asSInt(io_exe_src1_i) @[exe_stage.scala 59:39]
    node _T_10 = bits(io_exe_src2_i, 4, 0) @[exe_stage.scala 59:58]
    node _T_11 = dshr(_T_9, _T_10) @[exe_stage.scala 59:42]
    node sraAns = asUInt(_T_11) @[exe_stage.scala 59:71]
    node _T_12 = add(io_exe_src1_i, io_exe_src2_i) @[exe_stage.scala 62:32]
    node addiAns = tail(_T_12, 1) @[exe_stage.scala 62:32]
    node _T_13 = asSInt(io_exe_src1_i) @[exe_stage.scala 63:43]
    node _T_14 = asSInt(io_exe_src2_i) @[exe_stage.scala 63:68]
    node _T_15 = lt(_T_13, _T_14) @[exe_stage.scala 63:46]
    node sltiAns = mux(_T_15, UInt<32>("h1"), UInt<32>("h0")) @[exe_stage.scala 63:21]
    node _T_16 = lt(io_exe_src1_i, io_exe_src2_i) @[exe_stage.scala 64:46]
    node sltiuAns = mux(_T_16, UInt<32>("h1"), UInt<32>("h0")) @[exe_stage.scala 64:21]
    node xoriAns = xor(io_exe_src1_i, io_exe_src2_i) @[exe_stage.scala 65:32]
    node oriAns = or(io_exe_src1_i, io_exe_src2_i) @[exe_stage.scala 66:32]
    node andiAns = and(io_exe_src1_i, io_exe_src2_i) @[exe_stage.scala 67:32]
    node _T_17 = bits(io_exe_src2_i, 4, 0) @[exe_stage.scala 69:49]
    node _T_18 = dshl(io_exe_src1_i, _T_17) @[exe_stage.scala 69:33]
    node slliAns = bits(_T_18, 31, 0) @[exe_stage.scala 69:55]
    node _T_19 = bits(io_exe_src2_i, 4, 0) @[exe_stage.scala 70:49]
    node srliAns = dshr(io_exe_src1_i, _T_19) @[exe_stage.scala 70:33]
    node _T_20 = asSInt(io_exe_src1_i) @[exe_stage.scala 71:39]
    node _T_21 = bits(io_exe_src2_i, 4, 0) @[exe_stage.scala 71:58]
    node _T_22 = dshr(_T_20, _T_21) @[exe_stage.scala 71:42]
    node sraiAns = asUInt(_T_22) @[exe_stage.scala 71:71]
    node _T_23 = add(io_exe_src1_i, io_exe_src2_i) @[exe_stage.scala 73:32]
    node lbAns = tail(_T_23, 1) @[exe_stage.scala 73:32]
    node _T_24 = add(io_exe_src1_i, io_exe_src2_i) @[exe_stage.scala 74:32]
    node lhAns = tail(_T_24, 1) @[exe_stage.scala 74:32]
    node _T_25 = add(io_exe_src1_i, io_exe_src2_i) @[exe_stage.scala 75:32]
    node lwAns = tail(_T_25, 1) @[exe_stage.scala 75:32]
    node _T_26 = add(io_exe_src1_i, io_exe_src2_i) @[exe_stage.scala 76:32]
    node lbuAns = tail(_T_26, 1) @[exe_stage.scala 76:32]
    node _T_27 = add(io_exe_src1_i, io_exe_src2_i) @[exe_stage.scala 77:32]
    node lhuAns = tail(_T_27, 1) @[exe_stage.scala 77:32]
    node _T_28 = add(io_exe_src1_i, io_exe_src2_i) @[exe_stage.scala 80:32]
    node sbAns = tail(_T_28, 1) @[exe_stage.scala 80:32]
    node _T_29 = add(io_exe_src1_i, io_exe_src2_i) @[exe_stage.scala 81:32]
    node shAns = tail(_T_29, 1) @[exe_stage.scala 81:32]
    node _T_30 = add(io_exe_src1_i, io_exe_src2_i) @[exe_stage.scala 82:32]
    node swAns = tail(_T_30, 1) @[exe_stage.scala 82:32]
    node _T_31 = dshl(io_exe_src2_i, UInt<4>("hc")) @[exe_stage.scala 85:33]
    node luiAns = bits(_T_31, 31, 0) @[exe_stage.scala 85:41]
    node _T_32 = dshl(io_exe_src2_i, UInt<4>("hc")) @[exe_stage.scala 86:34]
    node _T_33 = add(_T_32, io_exe_pc_i) @[exe_stage.scala 86:43]
    node auipcAns = tail(_T_33, 1) @[exe_stage.scala 86:43]
    node _T_34 = add(io_exe_pc_i, UInt<3>("h4")) @[exe_stage.scala 89:30]
    node jalAns = tail(_T_34, 1) @[exe_stage.scala 89:30]
    node _T_35 = eq(io_exe_aluop_i, UInt<4>("ha")) @[exe_stage.scala 95:24]
    node _T_36 = eq(io_exe_aluop_i, UInt<4>("h9")) @[exe_stage.scala 96:28]
    node _T_37 = eq(io_exe_aluop_i, UInt<3>("h6")) @[exe_stage.scala 97:28]
    node _T_38 = eq(io_exe_aluop_i, UInt<5>("h10")) @[exe_stage.scala 98:28]
    node _T_39 = eq(io_exe_aluop_i, UInt<4>("hf")) @[exe_stage.scala 99:28]
    node _T_40 = eq(io_exe_aluop_i, UInt<4>("he")) @[exe_stage.scala 100:28]
    node _T_41 = mux(_T_40, xoriAns, UInt<1>("h0")) @[Mux.scala 98:16]
    node _T_42 = mux(_T_39, oriAns, _T_41) @[Mux.scala 98:16]
    node _T_43 = mux(_T_38, andiAns, _T_42) @[Mux.scala 98:16]
    node _T_44 = mux(_T_37, xorAns, _T_43) @[Mux.scala 98:16]
    node _T_45 = mux(_T_36, orAns, _T_44) @[Mux.scala 98:16]
    node logicres = mux(_T_35, andAns, _T_45) @[Mux.scala 98:16]
    node _T_46 = eq(io_exe_aluop_i, UInt<2>("h3")) @[exe_stage.scala 105:24]
    node _T_47 = eq(io_exe_aluop_i, UInt<3>("h7")) @[exe_stage.scala 106:28]
    node _T_48 = eq(io_exe_aluop_i, UInt<4>("h8")) @[exe_stage.scala 107:28]
    node _T_49 = eq(io_exe_aluop_i, UInt<5>("h11")) @[exe_stage.scala 108:28]
    node _T_50 = eq(io_exe_aluop_i, UInt<5>("h12")) @[exe_stage.scala 109:28]
    node _T_51 = eq(io_exe_aluop_i, UInt<5>("h13")) @[exe_stage.scala 110:28]
    node _T_52 = mux(_T_51, sraiAns, UInt<1>("h0")) @[Mux.scala 98:16]
    node _T_53 = mux(_T_50, srliAns, _T_52) @[Mux.scala 98:16]
    node _T_54 = mux(_T_49, slliAns, _T_53) @[Mux.scala 98:16]
    node _T_55 = mux(_T_48, sraAns, _T_54) @[Mux.scala 98:16]
    node _T_56 = mux(_T_47, srlAns, _T_55) @[Mux.scala 98:16]
    node shiftres = mux(_T_46, sllAns, _T_56) @[Mux.scala 98:16]
    node _T_57 = eq(io_exe_aluop_i, UInt<1>("h1")) @[exe_stage.scala 115:24]
    node _T_58 = eq(io_exe_aluop_i, UInt<2>("h2")) @[exe_stage.scala 116:28]
    node _T_59 = eq(io_exe_aluop_i, UInt<3>("h4")) @[exe_stage.scala 117:28]
    node _T_60 = eq(io_exe_aluop_i, UInt<3>("h5")) @[exe_stage.scala 118:28]
    node _T_61 = eq(io_exe_aluop_i, UInt<4>("hb")) @[exe_stage.scala 119:28]
    node _T_62 = eq(io_exe_aluop_i, UInt<4>("hc")) @[exe_stage.scala 120:28]
    node _T_63 = eq(io_exe_aluop_i, UInt<4>("hd")) @[exe_stage.scala 121:28]
    node _T_64 = eq(io_exe_aluop_i, UInt<5>("h14")) @[exe_stage.scala 123:28]
    node _T_65 = eq(io_exe_aluop_i, UInt<5>("h15")) @[exe_stage.scala 124:28]
    node _T_66 = eq(io_exe_aluop_i, UInt<5>("h16")) @[exe_stage.scala 125:28]
    node _T_67 = eq(io_exe_aluop_i, UInt<5>("h17")) @[exe_stage.scala 126:28]
    node _T_68 = eq(io_exe_aluop_i, UInt<5>("h18")) @[exe_stage.scala 127:28]
    node _T_69 = eq(io_exe_aluop_i, UInt<5>("h19")) @[exe_stage.scala 128:28]
    node _T_70 = eq(io_exe_aluop_i, UInt<5>("h1a")) @[exe_stage.scala 129:28]
    node _T_71 = eq(io_exe_aluop_i, UInt<5>("h1b")) @[exe_stage.scala 130:28]
    node _T_72 = eq(io_exe_aluop_i, UInt<5>("h1c")) @[exe_stage.scala 132:24]
    node _T_73 = eq(io_exe_aluop_i, UInt<5>("h1d")) @[exe_stage.scala 133:24]
    node _T_74 = mux(_T_73, auipcAns, UInt<1>("h0")) @[Mux.scala 98:16]
    node _T_75 = mux(_T_72, luiAns, _T_74) @[Mux.scala 98:16]
    node _T_76 = mux(_T_71, swAns, _T_75) @[Mux.scala 98:16]
    node _T_77 = mux(_T_70, shAns, _T_76) @[Mux.scala 98:16]
    node _T_78 = mux(_T_69, sbAns, _T_77) @[Mux.scala 98:16]
    node _T_79 = mux(_T_68, lhuAns, _T_78) @[Mux.scala 98:16]
    node _T_80 = mux(_T_67, lbuAns, _T_79) @[Mux.scala 98:16]
    node _T_81 = mux(_T_66, lwAns, _T_80) @[Mux.scala 98:16]
    node _T_82 = mux(_T_65, lhAns, _T_81) @[Mux.scala 98:16]
    node _T_83 = mux(_T_64, lbAns, _T_82) @[Mux.scala 98:16]
    node _T_84 = mux(_T_63, sltiuAns, _T_83) @[Mux.scala 98:16]
    node _T_85 = mux(_T_62, sltiAns, _T_84) @[Mux.scala 98:16]
    node _T_86 = mux(_T_61, addiAns, _T_85) @[Mux.scala 98:16]
    node _T_87 = mux(_T_60, sltuAns, _T_86) @[Mux.scala 98:16]
    node _T_88 = mux(_T_59, sltAns, _T_87) @[Mux.scala 98:16]
    node _T_89 = mux(_T_58, subAns, _T_88) @[Mux.scala 98:16]
    node arithres = mux(_T_57, addAns, _T_89) @[Mux.scala 98:16]
    node _T_90 = eq(io_exe_aluop_i, UInt<5>("h1e")) @[exe_stage.scala 138:28]
    node ret_addr = mux(_T_90, jalAns, UInt<1>("h0")) @[Mux.scala 98:16]
    node _T_91 = eq(io_exe_alutype_i, UInt<1>("h0")) @[exe_stage.scala 144:24]
    node _T_92 = eq(io_exe_alutype_i, UInt<1>("h1")) @[exe_stage.scala 145:28]
    node _T_93 = eq(io_exe_alutype_i, UInt<2>("h2")) @[exe_stage.scala 146:28]
    node _T_94 = eq(io_exe_alutype_i, UInt<3>("h4")) @[exe_stage.scala 147:24]
    node _T_95 = eq(io_exe_alutype_i, UInt<3>("h5")) @[exe_stage.scala 148:28]
    node _T_96 = mux(_T_95, ret_addr, UInt<1>("h0")) @[Mux.scala 98:16]
    node _T_97 = mux(_T_94, shiftres, _T_96) @[Mux.scala 98:16]
    node _T_98 = mux(_T_93, logicres, _T_97) @[Mux.scala 98:16]
    node _T_99 = mux(_T_92, arithres, _T_98) @[Mux.scala 98:16]
    node _T_100 = mux(_T_91, UInt<1>("h0"), _T_99) @[Mux.scala 98:16]
    io_exe_aluop_o <= io_exe_aluop_i @[exe_stage.scala 39:18]
    io_exe_wa_o <= io_exe_wa_i @[exe_stage.scala 43:17]
    io_exe_wreg_o <= io_exe_wreg_i @[exe_stage.scala 44:17]
    io_exe_wd_o <= bits(_T_100, 31, 0) @[exe_stage.scala 143:15]
    io_exe_mreg_o <= io_exe_mreg_i @[exe_stage.scala 40:18]
    io_exe_din_o <= io_exe_din_i @[exe_stage.scala 41:18]

  module exemem_reg :
    input clock : Clock
    input reset : UInt<1>
    input io_exe_aluop : UInt<8>
    input io_exe_wa : UInt<5>
    input io_exe_wreg : UInt<1>
    input io_exe_wd : UInt<32>
    input io_exe_mreg : UInt<1>
    input io_exe_din : UInt<32>
    output io_mem_aluop : UInt<8>
    output io_mem_wa : UInt<5>
    output io_mem_wreg : UInt<1>
    output io_mem_wd : UInt<32>
    output io_mem_mreg : UInt<1>
    output io_mem_din : UInt<32>
  
    reg aluop_reg : UInt<8>, clock with :
      reset => (UInt<1>("h0"), aluop_reg) @[exemem_reg.scala 31:29]
    reg wa_reg : UInt<5>, clock with :
      reset => (UInt<1>("h0"), wa_reg) @[exemem_reg.scala 35:30]
    reg wreg_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), wreg_reg) @[exemem_reg.scala 39:32]
    reg wd_reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), wd_reg) @[exemem_reg.scala 43:30]
    reg mreg_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mreg_reg) @[exemem_reg.scala 47:32]
    reg din_reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), din_reg) @[exemem_reg.scala 51:31]
    io_mem_aluop <= aluop_reg @[exemem_reg.scala 33:19]
    io_mem_wa <= wa_reg @[exemem_reg.scala 37:16]
    io_mem_wreg <= wreg_reg @[exemem_reg.scala 41:18]
    io_mem_wd <= wd_reg @[exemem_reg.scala 45:16]
    io_mem_mreg <= mreg_reg @[exemem_reg.scala 49:18]
    io_mem_din <= din_reg @[exemem_reg.scala 53:17]
    aluop_reg <= mux(reset, UInt<8>("h0"), io_exe_aluop) @[exemem_reg.scala 32:19]
    wa_reg <= mux(reset, UInt<5>("h0"), io_exe_wa) @[exemem_reg.scala 36:16]
    wreg_reg <= mux(reset, UInt<1>("h0"), io_exe_wreg) @[exemem_reg.scala 40:18]
    wd_reg <= mux(reset, UInt<32>("h0"), io_exe_wd) @[exemem_reg.scala 44:16]
    mreg_reg <= mux(reset, UInt<1>("h0"), io_exe_mreg) @[exemem_reg.scala 48:18]
    din_reg <= mux(reset, UInt<32>("h0"), io_exe_din) @[exemem_reg.scala 52:17]

  module mem_stage :
    input clock : Clock
    input reset : UInt<1>
    input io_mem_aluop_i : UInt<8>
    input io_mem_wa_i : UInt<5>
    input io_mem_wreg_i : UInt<1>
    input io_mem_wd_i : UInt<32>
    input io_mem_mreg_i : UInt<1>
    input io_mem_din_i : UInt<32>
    output io_mem_wa_o : UInt<5>
    output io_mem_wreg_o : UInt<1>
    output io_mem_dreg_o : UInt<32>
    output io_mem_mreg_o : UInt<1>
    output io_dre : UInt<4>
    output io_load_unsign : UInt<1>
    output io_dce : UInt<1>
    output io_daddr : UInt<32>
    output io_dwe : UInt<4>
    output io_din : UInt<32>
  
    node inst_lb = eq(io_mem_aluop_i, UInt<5>("h14")) @[mem_stage.scala 44:39]
    node inst_lh = eq(io_mem_aluop_i, UInt<5>("h15")) @[mem_stage.scala 45:39]
    node inst_lw = eq(io_mem_aluop_i, UInt<5>("h16")) @[mem_stage.scala 46:39]
    node inst_lbu = eq(io_mem_aluop_i, UInt<5>("h17")) @[mem_stage.scala 47:39]
    node inst_lhu = eq(io_mem_aluop_i, UInt<5>("h18")) @[mem_stage.scala 48:39]
    node inst_sb = eq(io_mem_aluop_i, UInt<5>("h19")) @[mem_stage.scala 49:39]
    node inst_sh = eq(io_mem_aluop_i, UInt<5>("h1a")) @[mem_stage.scala 50:39]
    node inst_sw = eq(io_mem_aluop_i, UInt<5>("h1b")) @[mem_stage.scala 51:39]
    node _T = or(inst_lb, inst_lh) @[mem_stage.scala 54:28]
    node _T_1 = or(_T, inst_lw) @[mem_stage.scala 54:40]
    node _T_2 = or(_T_1, inst_lbu) @[mem_stage.scala 54:52]
    node _T_3 = or(_T_2, inst_lhu) @[mem_stage.scala 54:64]
    node _T_4 = or(_T_3, inst_sb) @[mem_stage.scala 54:75]
    node _T_5 = or(_T_4, inst_sh) @[mem_stage.scala 55:28]
    node _T_6 = or(_T_5, inst_sw) @[mem_stage.scala 55:40]
    node _T_7 = or(inst_lb, inst_lbu) @[mem_stage.scala 63:34]
    node _T_8 = bits(io_daddr, 1, 0) @[mem_stage.scala 63:57]
    node _T_9 = eq(_T_8, UInt<1>("h0")) @[mem_stage.scala 63:63]
    node _T_10 = and(_T_7, _T_9) @[mem_stage.scala 63:46]
    node _T_11 = or(inst_lh, inst_lhu) @[mem_stage.scala 64:34]
    node _T_12 = bits(io_daddr, 1, 0) @[mem_stage.scala 64:57]
    node _T_13 = eq(_T_12, UInt<1>("h0")) @[mem_stage.scala 64:63]
    node _T_14 = and(_T_11, _T_13) @[mem_stage.scala 64:46]
    node _T_15 = or(_T_10, _T_14) @[mem_stage.scala 63:77]
    node _T_16 = or(_T_15, inst_lw) @[mem_stage.scala 64:77]
    node _T_17 = or(inst_lb, inst_lbu) @[mem_stage.scala 67:30]
    node _T_18 = bits(io_daddr, 1, 0) @[mem_stage.scala 67:53]
    node _T_19 = eq(_T_18, UInt<1>("h1")) @[mem_stage.scala 67:59]
    node _T_20 = and(_T_17, _T_19) @[mem_stage.scala 67:42]
    node _T_21 = or(inst_lh, inst_lhu) @[mem_stage.scala 68:30]
    node _T_22 = bits(io_daddr, 1, 0) @[mem_stage.scala 68:53]
    node _T_23 = eq(_T_22, UInt<1>("h0")) @[mem_stage.scala 68:59]
    node _T_24 = and(_T_21, _T_23) @[mem_stage.scala 68:42]
    node _T_25 = or(_T_20, _T_24) @[mem_stage.scala 67:73]
    node _T_26 = or(_T_25, inst_lw) @[mem_stage.scala 68:73]
    node _T_27 = or(inst_lb, inst_lbu) @[mem_stage.scala 71:34]
    node _T_28 = bits(io_daddr, 1, 0) @[mem_stage.scala 71:57]
    node _T_29 = eq(_T_28, UInt<2>("h2")) @[mem_stage.scala 71:63]
    node _T_30 = and(_T_27, _T_29) @[mem_stage.scala 71:46]
    node _T_31 = or(inst_lh, inst_lhu) @[mem_stage.scala 72:34]
    node _T_32 = bits(io_daddr, 1, 0) @[mem_stage.scala 72:57]
    node _T_33 = eq(_T_32, UInt<2>("h2")) @[mem_stage.scala 72:63]
    node _T_34 = and(_T_31, _T_33) @[mem_stage.scala 72:46]
    node _T_35 = or(_T_30, _T_34) @[mem_stage.scala 71:77]
    node _T_36 = or(_T_35, inst_lw) @[mem_stage.scala 72:77]
    node _T_37 = or(inst_lb, inst_lbu) @[mem_stage.scala 74:34]
    node _T_38 = bits(io_daddr, 1, 0) @[mem_stage.scala 74:57]
    node _T_39 = eq(_T_38, UInt<2>("h3")) @[mem_stage.scala 74:63]
    node _T_40 = and(_T_37, _T_39) @[mem_stage.scala 74:46]
    node _T_41 = or(inst_lh, inst_lhu) @[mem_stage.scala 75:34]
    node _T_42 = bits(io_daddr, 1, 0) @[mem_stage.scala 75:57]
    node _T_43 = eq(_T_42, UInt<2>("h2")) @[mem_stage.scala 75:63]
    node _T_44 = and(_T_41, _T_43) @[mem_stage.scala 75:46]
    node _T_45 = or(_T_40, _T_44) @[mem_stage.scala 74:77]
    node _T_46 = or(_T_45, inst_lw) @[mem_stage.scala 75:77]
    node dre_temp_1 = _T_36 @[mem_stage.scala 61:28 mem_stage.scala 71:21]
    node dre_temp_0 = _T_46 @[mem_stage.scala 61:28 mem_stage.scala 74:21]
    node _T_47 = cat(dre_temp_1, dre_temp_0) @[mem_stage.scala 78:28]
    node dre_temp_3 = _T_16 @[mem_stage.scala 61:28 mem_stage.scala 63:21]
    node dre_temp_2 = _T_26 @[mem_stage.scala 61:28 mem_stage.scala 67:17]
    node _T_48 = cat(dre_temp_3, dre_temp_2) @[mem_stage.scala 78:28]
    node _T_49 = cat(_T_48, _T_47) @[mem_stage.scala 78:28]
    node _T_50 = or(inst_lbu, inst_lhu) @[mem_stage.scala 81:36]
    node _T_51 = bits(io_daddr, 1, 0) @[mem_stage.scala 86:44]
    node _T_52 = eq(_T_51, UInt<1>("h0")) @[mem_stage.scala 86:50]
    node _T_53 = and(inst_sb, _T_52) @[mem_stage.scala 86:33]
    node _T_54 = bits(io_daddr, 1, 0) @[mem_stage.scala 87:44]
    node _T_55 = eq(_T_54, UInt<1>("h0")) @[mem_stage.scala 87:50]
    node _T_56 = and(inst_sh, _T_55) @[mem_stage.scala 87:33]
    node _T_57 = or(_T_53, _T_56) @[mem_stage.scala 86:64]
    node _T_58 = or(_T_57, inst_sw) @[mem_stage.scala 87:64]
    node _T_59 = bits(io_daddr, 1, 0) @[mem_stage.scala 90:40]
    node _T_60 = eq(_T_59, UInt<1>("h1")) @[mem_stage.scala 90:46]
    node _T_61 = and(inst_sb, _T_60) @[mem_stage.scala 90:29]
    node _T_62 = bits(io_daddr, 1, 0) @[mem_stage.scala 91:40]
    node _T_63 = eq(_T_62, UInt<1>("h0")) @[mem_stage.scala 91:46]
    node _T_64 = and(inst_sh, _T_63) @[mem_stage.scala 91:29]
    node _T_65 = or(_T_61, _T_64) @[mem_stage.scala 90:60]
    node _T_66 = or(_T_65, inst_sw) @[mem_stage.scala 91:60]
    node _T_67 = bits(io_daddr, 1, 0) @[mem_stage.scala 94:44]
    node _T_68 = eq(_T_67, UInt<2>("h2")) @[mem_stage.scala 94:50]
    node _T_69 = and(inst_sb, _T_68) @[mem_stage.scala 94:33]
    node _T_70 = bits(io_daddr, 1, 0) @[mem_stage.scala 95:44]
    node _T_71 = eq(_T_70, UInt<2>("h2")) @[mem_stage.scala 95:50]
    node _T_72 = and(inst_sh, _T_71) @[mem_stage.scala 95:33]
    node _T_73 = or(_T_69, _T_72) @[mem_stage.scala 94:64]
    node _T_74 = or(_T_73, inst_sw) @[mem_stage.scala 95:64]
    node _T_75 = bits(io_daddr, 1, 0) @[mem_stage.scala 97:44]
    node _T_76 = eq(_T_75, UInt<2>("h3")) @[mem_stage.scala 97:50]
    node _T_77 = and(inst_sb, _T_76) @[mem_stage.scala 97:33]
    node _T_78 = bits(io_daddr, 1, 0) @[mem_stage.scala 98:44]
    node _T_79 = eq(_T_78, UInt<2>("h2")) @[mem_stage.scala 98:50]
    node _T_80 = and(inst_sh, _T_79) @[mem_stage.scala 98:33]
    node _T_81 = or(_T_77, _T_80) @[mem_stage.scala 97:64]
    node _T_82 = or(_T_81, inst_sw) @[mem_stage.scala 98:64]
    node dwe_temp_1 = _T_74 @[mem_stage.scala 84:28 mem_stage.scala 94:21]
    node dwe_temp_0 = _T_82 @[mem_stage.scala 84:28 mem_stage.scala 97:21]
    node _T_83 = cat(dwe_temp_1, dwe_temp_0) @[mem_stage.scala 101:28]
    node dwe_temp_3 = _T_58 @[mem_stage.scala 84:28 mem_stage.scala 86:21]
    node dwe_temp_2 = _T_66 @[mem_stage.scala 84:28 mem_stage.scala 90:17]
    node _T_84 = cat(dwe_temp_3, dwe_temp_2) @[mem_stage.scala 101:28]
    node _T_85 = cat(_T_84, _T_83) @[mem_stage.scala 101:28]
    node _T_86 = eq(io_dwe, UInt<4>("hf")) @[mem_stage.scala 105:21]
    node _T_87 = bits(io_mem_din_i, 7, 0) @[mem_stage.scala 105:55]
    node _T_88 = bits(io_mem_din_i, 15, 8) @[mem_stage.scala 105:74]
    node _T_89 = bits(io_mem_din_i, 23, 16) @[mem_stage.scala 105:93]
    node _T_90 = bits(io_mem_din_i, 31, 24) @[mem_stage.scala 105:113]
    node _T_91 = cat(_T_89, _T_90) @[Cat.scala 30:58]
    node _T_92 = cat(_T_87, _T_88) @[Cat.scala 30:58]
    node _T_93 = cat(_T_92, _T_91) @[Cat.scala 30:58]
    node _T_94 = eq(io_dwe, UInt<4>("h8")) @[mem_stage.scala 106:25]
    node _T_95 = bits(io_mem_din_i, 7, 0) @[mem_stage.scala 106:59]
    node _T_96 = bits(io_mem_din_i, 7, 0) @[mem_stage.scala 106:78]
    node _T_97 = bits(io_mem_din_i, 7, 0) @[mem_stage.scala 106:97]
    node _T_98 = bits(io_mem_din_i, 7, 0) @[mem_stage.scala 106:117]
    node _T_99 = cat(_T_97, _T_98) @[Cat.scala 30:58]
    node _T_100 = cat(_T_95, _T_96) @[Cat.scala 30:58]
    node _T_101 = cat(_T_100, _T_99) @[Cat.scala 30:58]
    node _T_102 = eq(io_dwe, UInt<3>("h4")) @[mem_stage.scala 107:25]
    node _T_103 = bits(io_mem_din_i, 7, 0) @[mem_stage.scala 107:59]
    node _T_104 = bits(io_mem_din_i, 7, 0) @[mem_stage.scala 107:78]
    node _T_105 = bits(io_mem_din_i, 7, 0) @[mem_stage.scala 107:97]
    node _T_106 = bits(io_mem_din_i, 7, 0) @[mem_stage.scala 107:117]
    node _T_107 = cat(_T_105, _T_106) @[Cat.scala 30:58]
    node _T_108 = cat(_T_103, _T_104) @[Cat.scala 30:58]
    node _T_109 = cat(_T_108, _T_107) @[Cat.scala 30:58]
    node _T_110 = eq(io_dwe, UInt<2>("h2")) @[mem_stage.scala 108:25]
    node _T_111 = bits(io_mem_din_i, 7, 0) @[mem_stage.scala 108:59]
    node _T_112 = bits(io_mem_din_i, 7, 0) @[mem_stage.scala 108:78]
    node _T_113 = bits(io_mem_din_i, 7, 0) @[mem_stage.scala 108:97]
    node _T_114 = bits(io_mem_din_i, 7, 0) @[mem_stage.scala 108:117]
    node _T_115 = cat(_T_113, _T_114) @[Cat.scala 30:58]
    node _T_116 = cat(_T_111, _T_112) @[Cat.scala 30:58]
    node _T_117 = cat(_T_116, _T_115) @[Cat.scala 30:58]
    node _T_118 = eq(io_dwe, UInt<1>("h1")) @[mem_stage.scala 109:25]
    node _T_119 = bits(io_mem_din_i, 7, 0) @[mem_stage.scala 109:59]
    node _T_120 = bits(io_mem_din_i, 7, 0) @[mem_stage.scala 109:78]
    node _T_121 = bits(io_mem_din_i, 7, 0) @[mem_stage.scala 109:97]
    node _T_122 = bits(io_mem_din_i, 7, 0) @[mem_stage.scala 109:117]
    node _T_123 = cat(_T_121, _T_122) @[Cat.scala 30:58]
    node _T_124 = cat(_T_119, _T_120) @[Cat.scala 30:58]
    node _T_125 = cat(_T_124, _T_123) @[Cat.scala 30:58]
    node _T_126 = eq(io_dwe, UInt<4>("hc")) @[mem_stage.scala 110:25]
    node _T_127 = bits(io_mem_din_i, 7, 0) @[mem_stage.scala 110:63]
    node _T_128 = bits(io_mem_din_i, 15, 8) @[mem_stage.scala 110:81]
    node _T_129 = cat(_T_127, _T_128) @[Cat.scala 30:58]
    node _T_130 = bits(io_mem_din_i, 7, 0) @[mem_stage.scala 110:105]
    node _T_131 = bits(io_mem_din_i, 15, 8) @[mem_stage.scala 110:123]
    node _T_132 = cat(_T_130, _T_131) @[Cat.scala 30:58]
    node _T_133 = cat(_T_129, _T_132) @[Cat.scala 30:58]
    node _T_134 = eq(io_dwe, UInt<2>("h3")) @[mem_stage.scala 111:25]
    node _T_135 = bits(io_mem_din_i, 7, 0) @[mem_stage.scala 111:63]
    node _T_136 = bits(io_mem_din_i, 15, 8) @[mem_stage.scala 111:81]
    node _T_137 = cat(_T_135, _T_136) @[Cat.scala 30:58]
    node _T_138 = bits(io_mem_din_i, 7, 0) @[mem_stage.scala 111:105]
    node _T_139 = bits(io_mem_din_i, 15, 8) @[mem_stage.scala 111:123]
    node _T_140 = cat(_T_138, _T_139) @[Cat.scala 30:58]
    node _T_141 = cat(_T_137, _T_140) @[Cat.scala 30:58]
    node _T_142 = mux(_T_134, _T_141, UInt<1>("h0")) @[Mux.scala 98:16]
    node _T_143 = mux(_T_126, _T_133, _T_142) @[Mux.scala 98:16]
    node _T_144 = mux(_T_118, _T_125, _T_143) @[Mux.scala 98:16]
    node _T_145 = mux(_T_110, _T_117, _T_144) @[Mux.scala 98:16]
    node _T_146 = mux(_T_102, _T_109, _T_145) @[Mux.scala 98:16]
    node _T_147 = mux(_T_94, _T_101, _T_146) @[Mux.scala 98:16]
    node _T_148 = mux(_T_86, _T_93, _T_147) @[Mux.scala 98:16]
    io_mem_wa_o <= io_mem_wa_i @[mem_stage.scala 38:20]
    io_mem_wreg_o <= io_mem_wreg_i @[mem_stage.scala 39:24]
    io_mem_dreg_o <= io_mem_wd_i @[mem_stage.scala 40:24]
    io_mem_mreg_o <= io_mem_mreg_i @[mem_stage.scala 41:24]
    io_dre <= _T_49 @[mem_stage.scala 78:16]
    io_load_unsign <= _T_50 @[mem_stage.scala 81:24]
    io_dce <= _T_6 @[mem_stage.scala 54:16]
    io_daddr <= io_mem_wd_i @[mem_stage.scala 58:14]
    io_dwe <= _T_85 @[mem_stage.scala 101:16]
    io_din <= _T_148 @[mem_stage.scala 104:16]

  module memwb_reg :
    input clock : Clock
    input reset : UInt<1>
    input io_mem_wa : UInt<5>
    input io_mem_wreg : UInt<1>
    input io_mem_dreg : UInt<32>
    input io_mem_mreg : UInt<1>
    input io_mem_dre : UInt<4>
    input io_mem_load_unsign : UInt<1>
    output io_wb_wa : UInt<5>
    output io_wb_wreg : UInt<1>
    output io_wb_dreg : UInt<32>
    output io_wb_mreg : UInt<1>
    output io_wb_dre : UInt<4>
    output io_wb_load_unsign : UInt<1>
  
    reg wa_reg : UInt<5>, clock with :
      reset => (UInt<1>("h0"), wa_reg) @[memwb_reg.scala 30:30]
    reg wreg_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), wreg_reg) @[memwb_reg.scala 34:32]
    reg dreg_reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), dreg_reg) @[memwb_reg.scala 38:32]
    reg mreg_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mreg_reg) @[memwb_reg.scala 42:32]
    reg dre_reg : UInt<4>, clock with :
      reset => (UInt<1>("h0"), dre_reg) @[memwb_reg.scala 46:27]
    reg unsign_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), unsign_reg) @[memwb_reg.scala 50:34]
    io_wb_wa <= wa_reg @[memwb_reg.scala 32:16]
    io_wb_wreg <= wreg_reg @[memwb_reg.scala 36:17]
    io_wb_dreg <= dreg_reg @[memwb_reg.scala 40:18]
    io_wb_mreg <= mreg_reg @[memwb_reg.scala 44:18]
    io_wb_dre <= dre_reg @[memwb_reg.scala 48:18]
    io_wb_load_unsign <= unsign_reg @[memwb_reg.scala 52:23]
    wa_reg <= mux(reset, UInt<5>("h0"), io_mem_wa) @[memwb_reg.scala 31:16]
    wreg_reg <= mux(reset, UInt<1>("h0"), io_mem_wreg) @[memwb_reg.scala 35:17]
    dreg_reg <= mux(reset, UInt<32>("h0"), io_mem_dreg) @[memwb_reg.scala 39:18]
    mreg_reg <= mux(reset, UInt<1>("h0"), io_mem_mreg) @[memwb_reg.scala 43:18]
    dre_reg <= mux(reset, UInt<4>("h0"), io_mem_dre) @[memwb_reg.scala 47:18]
    unsign_reg <= mux(reset, UInt<1>("h0"), io_mem_load_unsign) @[memwb_reg.scala 51:18]

  module wb_stage :
    input clock : Clock
    input reset : UInt<1>
    input io_wb_wa_i : UInt<5>
    input io_wb_wreg_i : UInt<1>
    input io_wb_dreg_i : UInt<32>
    input io_wb_mreg_i : UInt<1>
    input io_wb_dre_i : UInt<4>
    input io_wb_load_unsign : UInt<1>
    input io_dm : UInt<32>
    output io_wb_wa_o : UInt<5>
    output io_wb_wreg_o : UInt<1>
    output io_wb_wd_o : UInt<32>
  
    node _T = eq(io_wb_load_unsign, UInt<1>("h1")) @[wb_stage.scala 49:32]
    node _T_2 = eq(io_wb_dre_i, UInt<4>("h8")) @[wb_stage.scala 53:38]
    node _T_3 = bits(io_dm, 31, 24) @[wb_stage.scala 53:61]
    node _T_4 = eq(io_wb_dre_i, UInt<3>("h4")) @[wb_stage.scala 54:38]
    node _T_5 = bits(io_dm, 23, 16) @[wb_stage.scala 54:61]
    node _T_6 = eq(io_wb_dre_i, UInt<2>("h2")) @[wb_stage.scala 55:38]
    node _T_7 = bits(io_dm, 15, 8) @[wb_stage.scala 55:61]
    node _T_8 = eq(io_wb_dre_i, UInt<1>("h1")) @[wb_stage.scala 56:38]
    node _T_9 = bits(io_dm, 7, 0) @[wb_stage.scala 56:61]
    node _T_10 = eq(io_wb_dre_i, UInt<4>("hc")) @[wb_stage.scala 57:38]
    node _T_11 = bits(io_dm, 23, 16) @[wb_stage.scala 57:65]
    node _T_12 = bits(io_dm, 31, 24) @[wb_stage.scala 57:78]
    node _T_13 = cat(_T_11, _T_12) @[Cat.scala 30:58]
    node _T_14 = eq(io_wb_dre_i, UInt<2>("h3")) @[wb_stage.scala 58:38]
    node _T_15 = bits(io_dm, 7, 0) @[wb_stage.scala 58:65]
    node _T_16 = bits(io_dm, 15, 8) @[wb_stage.scala 58:76]
    node _T_17 = cat(_T_15, _T_16) @[Cat.scala 30:58]
    node _T_18 = mux(_T_14, _T_17, UInt<1>("h0")) @[Mux.scala 98:16]
    node _T_19 = mux(_T_10, _T_13, _T_18) @[Mux.scala 98:16]
    node _T_20 = mux(_T_8, _T_9, _T_19) @[Mux.scala 98:16]
    node _T_21 = mux(_T_6, _T_7, _T_20) @[Mux.scala 98:16]
    node _T_22 = mux(_T_4, _T_5, _T_21) @[Mux.scala 98:16]
    node _T_23 = mux(_T_2, _T_3, _T_22) @[Mux.scala 98:16]
    node _T_25 = eq(io_wb_dre_i, UInt<4>("hf")) @[wb_stage.scala 65:38]
    node _T_26 = bits(io_dm, 7, 0) @[wb_stage.scala 65:65]
    node _T_27 = bits(io_dm, 15, 8) @[wb_stage.scala 65:76]
    node _T_28 = bits(io_dm, 23, 16) @[wb_stage.scala 65:88]
    node _T_29 = bits(io_dm, 31, 24) @[wb_stage.scala 65:101]
    node _T_30 = cat(_T_28, _T_29) @[Cat.scala 30:58]
    node _T_31 = cat(_T_26, _T_27) @[Cat.scala 30:58]
    node _T_32 = cat(_T_31, _T_30) @[Cat.scala 30:58]
    node _T_33 = asSInt(_T_32) @[wb_stage.scala 65:116]
    node _T_34 = eq(io_wb_dre_i, UInt<4>("h8")) @[wb_stage.scala 66:38]
    node _T_35 = bits(io_dm, 31, 24) @[wb_stage.scala 66:61]
    node _T_36 = asSInt(_T_35) @[wb_stage.scala 66:75]
    node _T_37 = eq(io_wb_dre_i, UInt<3>("h4")) @[wb_stage.scala 67:38]
    node _T_38 = bits(io_dm, 23, 16) @[wb_stage.scala 67:61]
    node _T_39 = asSInt(_T_38) @[wb_stage.scala 67:75]
    node _T_40 = eq(io_wb_dre_i, UInt<2>("h2")) @[wb_stage.scala 68:38]
    node _T_41 = bits(io_dm, 15, 8) @[wb_stage.scala 68:61]
    node _T_42 = asSInt(_T_41) @[wb_stage.scala 68:75]
    node _T_43 = eq(io_wb_dre_i, UInt<1>("h1")) @[wb_stage.scala 69:38]
    node _T_44 = bits(io_dm, 7, 0) @[wb_stage.scala 69:61]
    node _T_45 = asSInt(_T_44) @[wb_stage.scala 69:75]
    node _T_46 = eq(io_wb_dre_i, UInt<4>("hc")) @[wb_stage.scala 70:38]
    node _T_47 = bits(io_dm, 23, 16) @[wb_stage.scala 70:65]
    node _T_48 = bits(io_dm, 31, 24) @[wb_stage.scala 70:78]
    node _T_49 = cat(_T_47, _T_48) @[Cat.scala 30:58]
    node _T_50 = asSInt(_T_49) @[wb_stage.scala 70:93]
    node _T_51 = eq(io_wb_dre_i, UInt<2>("h3")) @[wb_stage.scala 71:38]
    node _T_52 = bits(io_dm, 7, 0) @[wb_stage.scala 71:65]
    node _T_53 = bits(io_dm, 15, 8) @[wb_stage.scala 71:76]
    node _T_54 = cat(_T_52, _T_53) @[Cat.scala 30:58]
    node _T_55 = asSInt(_T_54) @[wb_stage.scala 71:90]
    node _T_56 = mux(_T_51, _T_55, asSInt(UInt<1>("h0"))) @[Mux.scala 98:16]
    node _T_57 = mux(_T_46, _T_50, _T_56) @[Mux.scala 98:16]
    node _T_58 = mux(_T_43, _T_45, _T_57) @[Mux.scala 98:16]
    node _T_59 = mux(_T_40, _T_42, _T_58) @[Mux.scala 98:16]
    node _T_60 = mux(_T_37, _T_39, _T_59) @[Mux.scala 98:16]
    node _T_61 = mux(_T_34, _T_36, _T_60) @[Mux.scala 98:16]
    node _T_62 = mux(_T_25, _T_33, _T_61) @[Mux.scala 98:16]
    node _T_24 = _T_62 @[wb_stage.scala 64:30]
    node _T_63 = asUInt(_T_24) @[wb_stage.scala 73:44]
    node _T_1 = pad(_T_23, 32) @[wb_stage.scala 52:33]
    node _GEN_0 = mux(_T, _T_1, _T_63) @[wb_stage.scala 49:40]
    node _T_64 = eq(io_wb_mreg_i, UInt<1>("h1")) @[wb_stage.scala 76:41]
    node data = _GEN_0 @[wb_stage.scala 60:22 wb_stage.scala 73:22]
    node _T_65 = mux(_T_64, data, io_wb_dreg_i) @[wb_stage.scala 76:26]
    io_wb_wa_o <= io_wb_wa_i @[wb_stage.scala 31:23]
    io_wb_wreg_o <= io_wb_wreg_i @[wb_stage.scala 32:23]
    io_wb_wd_o <= _T_65 @[wb_stage.scala 76:20]

  module regfile :
    input clock : Clock
    input reset : UInt<1>
    input io_wa : UInt<5>
    input io_wd : UInt<32>
    input io_we : UInt<1>
    input io_ra1 : UInt<5>
    input io_ra2 : UInt<5>
    input io_re1 : UInt<1>
    input io_re2 : UInt<1>
    output io_rd1 : UInt<32>
    output io_rd2 : UInt<32>
  
    mem regs : @[regfile.scala 27:17]
      data-type => UInt<32>
      depth => 32
      read-latency => 0
      write-latency => 1
      reader => _T_7
      reader => _T_16
      writer => _T_21
      read-under-write => undefined
    node _T = eq(io_ra1, UInt<1>("h0")) @[regfile.scala 35:15]
    node _T_1 = eq(io_re1, UInt<1>("h1")) @[regfile.scala 37:22]
    node _T_2 = eq(io_ra1, io_wa) @[regfile.scala 37:42]
    node _T_3 = and(_T_1, _T_2) @[regfile.scala 37:31]
    node _T_4 = eq(io_we, UInt<1>("h1")) @[regfile.scala 37:63]
    node _T_5 = and(_T_3, _T_4) @[regfile.scala 37:53]
    node _T_6 = eq(io_re1, UInt<1>("h1")) @[regfile.scala 40:27]
    node _T_8 = mux(_T_6, regs._T_7.data, UInt<1>("h0")) @[regfile.scala 40:18]
    node _GEN_0 = mux(_T_5, io_wd, _T_8) @[regfile.scala 37:72]
    node _GEN_1 = validif(eq(_T_5, UInt<1>("h0")), io_ra1) @[regfile.scala 37:72]
    node _GEN_2 = validif(eq(_T_5, UInt<1>("h0")), clock) @[regfile.scala 37:72]
    node _GEN_3 = mux(_T_5, UInt<1>("h0"), UInt<1>("h1")) @[regfile.scala 37:72]
    node _GEN_4 = mux(_T, UInt<1>("h0"), _GEN_0) @[regfile.scala 35:29]
    node _GEN_5 = validif(eq(_T, UInt<1>("h0")), _GEN_1) @[regfile.scala 35:29]
    node _GEN_6 = validif(eq(_T, UInt<1>("h0")), _GEN_2) @[regfile.scala 35:29]
    node _GEN_7 = mux(_T, UInt<1>("h0"), _GEN_3) @[regfile.scala 35:29]
    node _T_9 = eq(io_ra2, UInt<1>("h0")) @[regfile.scala 44:15]
    node _T_10 = eq(io_re2, UInt<1>("h1")) @[regfile.scala 46:22]
    node _T_11 = eq(io_ra2, io_wa) @[regfile.scala 46:42]
    node _T_12 = and(_T_10, _T_11) @[regfile.scala 46:31]
    node _T_13 = eq(io_we, UInt<1>("h1")) @[regfile.scala 46:63]
    node _T_14 = and(_T_12, _T_13) @[regfile.scala 46:53]
    node _T_15 = eq(io_re2, UInt<1>("h1")) @[regfile.scala 49:27]
    node _T_17 = mux(_T_15, regs._T_16.data, UInt<1>("h0")) @[regfile.scala 49:18]
    node _GEN_8 = mux(_T_14, io_wd, _T_17) @[regfile.scala 46:72]
    node _GEN_9 = validif(eq(_T_14, UInt<1>("h0")), io_ra2) @[regfile.scala 46:72]
    node _GEN_10 = validif(eq(_T_14, UInt<1>("h0")), clock) @[regfile.scala 46:72]
    node _GEN_11 = mux(_T_14, UInt<1>("h0"), UInt<1>("h1")) @[regfile.scala 46:72]
    node _GEN_12 = mux(_T_9, UInt<1>("h0"), _GEN_8) @[regfile.scala 44:29]
    node _GEN_13 = validif(eq(_T_9, UInt<1>("h0")), _GEN_9) @[regfile.scala 44:29]
    node _GEN_14 = validif(eq(_T_9, UInt<1>("h0")), _GEN_10) @[regfile.scala 44:29]
    node _GEN_15 = mux(_T_9, UInt<1>("h0"), _GEN_11) @[regfile.scala 44:29]
    node _T_18 = eq(io_we, UInt<1>("h1")) @[regfile.scala 53:16]
    node _T_19 = neq(io_wa, UInt<1>("h0")) @[regfile.scala 53:35]
    node _T_20 = and(_T_18, _T_19) @[regfile.scala 53:25]
    node _GEN_16 = validif(_T_20, io_wa) @[regfile.scala 53:52]
    node _GEN_17 = validif(_T_20, clock) @[regfile.scala 53:52]
    node _GEN_18 = mux(_T_20, UInt<1>("h1"), UInt<1>("h0")) @[regfile.scala 53:52]
    node _GEN_19 = validif(_T_20, UInt<1>("h1")) @[regfile.scala 53:52]
    node _GEN_20 = validif(_T_20, io_wd) @[regfile.scala 53:52]
    io_rd1 <= _GEN_4 @[regfile.scala 36:12 regfile.scala 38:12 regfile.scala 40:12]
    io_rd2 <= _GEN_12 @[regfile.scala 45:12 regfile.scala 47:12 regfile.scala 49:12]
    regs._T_7.addr <= _GEN_5 @[regfile.scala 40:41]
    regs._T_7.en <= _GEN_7 @[regfile.scala 27:17 regfile.scala 40:41]
    regs._T_7.clk <= _GEN_6 @[regfile.scala 40:41]
    regs._T_16.addr <= _GEN_13 @[regfile.scala 49:41]
    regs._T_16.en <= _GEN_15 @[regfile.scala 27:17 regfile.scala 49:41]
    regs._T_16.clk <= _GEN_14 @[regfile.scala 49:41]
    regs._T_21.addr <= _GEN_16 @[regfile.scala 54:9]
    regs._T_21.en <= _GEN_18 @[regfile.scala 27:17 regfile.scala 54:9]
    regs._T_21.clk <= _GEN_17 @[regfile.scala 54:9]
    regs._T_21.data <= _GEN_20 @[regfile.scala 54:17]
    regs._T_21.mask <= _GEN_19 @[regfile.scala 54:9 regfile.scala 54:17]

  module ctrl :
    input clock : Clock
    input reset : UInt<1>
    input io_jump_flag : UInt<1>
    output io_hold_flag_if : UInt<1>
    output io_hold_flag_exe : UInt<1>
  
    reg hold_flag_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), hold_flag_reg) @[ctrl.scala 17:30]
    node _T = eq(io_jump_flag, UInt<1>("h1")) @[ctrl.scala 21:21]
    node _GEN_0 = mux(_T, UInt<1>("h1"), UInt<1>("h0")) @[ctrl.scala 21:29]
    io_hold_flag_if <= hold_flag_reg @[ctrl.scala 18:20]
    io_hold_flag_exe <= hold_flag_reg @[ctrl.scala 19:20]
    hold_flag_reg <= mux(reset, UInt<1>("h0"), _GEN_0) @[ctrl.scala 22:20 ctrl.scala 24:20]

  module myc01_core :
    input clock : Clock
    input reset : UInt<1>
    input io_inst : UInt<32>
    output io_iaddr : UInt<32>
    output io_ice : UInt<1>
    input io_dm : UInt<32>
    output io_daddr : UInt<32>
    output io_dce : UInt<1>
    output io_we : UInt<4>
    output io_din : UInt<32>
    output io_exe_aluop_o : UInt<8>
    output io_exe_wa_o : UInt<5>
    output io_exe_wreg_o : UInt<1>
    output io_exe_wd_o : UInt<32>
    output io_id_pc : UInt<32>
  
    inst if_stage of if_stage @[myc01_core.scala 32:32]
    inst ifid_reg of ifid_reg @[myc01_core.scala 33:32]
    inst id_stage of id_stage @[myc01_core.scala 34:32]
    inst idexe_reg of idexe_reg @[myc01_core.scala 35:32]
    inst exe_stage of exe_stage @[myc01_core.scala 36:32]
    inst exemem_reg of exemem_reg @[myc01_core.scala 37:32]
    inst mem_stage of mem_stage @[myc01_core.scala 38:32]
    inst memwb_reg of memwb_reg @[myc01_core.scala 39:32]
    inst wb_stage of wb_stage @[myc01_core.scala 40:32]
    inst regfile of regfile @[myc01_core.scala 41:32]
    inst ctrl of ctrl @[myc01_core.scala 42:32]
    io_iaddr <= if_stage.io_iaddr @[myc01_core.scala 138:18]
    io_ice <= if_stage.io_ice @[myc01_core.scala 137:18]
    io_daddr <= mem_stage.io_daddr @[myc01_core.scala 144:14]
    io_dce <= mem_stage.io_dce @[myc01_core.scala 145:18]
    io_we <= mem_stage.io_dwe @[myc01_core.scala 146:18]
    io_din <= mem_stage.io_din @[myc01_core.scala 147:18]
    io_exe_aluop_o <= exe_stage.io_exe_aluop_o @[myc01_core.scala 152:23]
    io_exe_wa_o <= exe_stage.io_exe_wa_o @[myc01_core.scala 153:19]
    io_exe_wreg_o <= exe_stage.io_exe_wreg_o @[myc01_core.scala 154:19]
    io_exe_wd_o <= exe_stage.io_exe_wd_o @[myc01_core.scala 155:19]
    io_id_pc <= ifid_reg.io_id_pc @[myc01_core.scala 156:23]
    if_stage.clock <= clock
    if_stage.reset <= reset
    if_stage.io_jump_addr <= id_stage.io_jump_addr @[myc01_core.scala 59:29]
    if_stage.io_jump_flag <= id_stage.io_jump_flag @[myc01_core.scala 60:33]
    ifid_reg.clock <= clock
    ifid_reg.reset <= reset
    ifid_reg.io_if_pc <= if_stage.io_pc @[myc01_core.scala 45:27]
    id_stage.clock <= clock
    id_stage.reset <= reset
    id_stage.io_id_pc_i <= ifid_reg.io_id_pc @[myc01_core.scala 48:25]
    id_stage.io_id_inst_i <= io_inst @[myc01_core.scala 141:31]
    id_stage.io_rd1 <= regfile.io_rd1 @[myc01_core.scala 79:25]
    id_stage.io_rd2 <= regfile.io_rd2 @[myc01_core.scala 80:25]
    id_stage.io_exe2id_wreg <= exe_stage.io_exe_wreg_o @[myc01_core.scala 51:30]
    id_stage.io_exe2id_wa <= exe_stage.io_exe_wa_o @[myc01_core.scala 52:34]
    id_stage.io_exe2id_wd <= exe_stage.io_exe_wd_o @[myc01_core.scala 53:34]
    id_stage.io_mem2id_wreg <= mem_stage.io_mem_wreg_o @[myc01_core.scala 54:34]
    id_stage.io_mem2id_wa <= mem_stage.io_mem_wa_o @[myc01_core.scala 55:34]
    id_stage.io_mem2id_wd <= mem_stage.io_mem_dreg_o @[myc01_core.scala 56:34]
    id_stage.io_id_hold_i <= ctrl.io_hold_flag_exe @[myc01_core.scala 131:31]
    idexe_reg.clock <= clock
    idexe_reg.reset <= reset
    idexe_reg.io_id_pc <= id_stage.io_id_pc_o @[myc01_core.scala 63:29]
    idexe_reg.io_id_alutype <= id_stage.io_id_alutype_o @[myc01_core.scala 64:29]
    idexe_reg.io_id_aluop <= id_stage.io_id_aluop_o @[myc01_core.scala 65:29]
    idexe_reg.io_id_src1 <= id_stage.io_id_src1_o @[myc01_core.scala 66:29]
    idexe_reg.io_id_src2 <= id_stage.io_id_src2_o @[myc01_core.scala 67:29]
    idexe_reg.io_id_wa <= id_stage.io_id_wa_o @[myc01_core.scala 68:29]
    idexe_reg.io_id_wreg <= id_stage.io_id_wreg_o @[myc01_core.scala 69:29]
    idexe_reg.io_id_mreg <= id_stage.io_id_mreg_o @[myc01_core.scala 70:33]
    idexe_reg.io_id_din <= id_stage.io_id_din_o @[myc01_core.scala 71:33]
    exe_stage.clock <= clock
    exe_stage.reset <= reset
    exe_stage.io_exe_pc_i <= idexe_reg.io_exe_pc @[myc01_core.scala 83:32]
    exe_stage.io_exe_alutype_i <= idexe_reg.io_exe_alutype @[myc01_core.scala 84:32]
    exe_stage.io_exe_aluop_i <= idexe_reg.io_exe_aluop @[myc01_core.scala 85:32]
    exe_stage.io_exe_src1_i <= idexe_reg.io_exe_src1 @[myc01_core.scala 86:32]
    exe_stage.io_exe_src2_i <= idexe_reg.io_exe_src2 @[myc01_core.scala 87:32]
    exe_stage.io_exe_wa_i <= idexe_reg.io_exe_wa @[myc01_core.scala 88:32]
    exe_stage.io_exe_wreg_i <= idexe_reg.io_exe_wreg @[myc01_core.scala 89:32]
    exe_stage.io_exe_mreg_i <= idexe_reg.io_exe_mreg @[myc01_core.scala 90:36]
    exe_stage.io_exe_din_i <= idexe_reg.io_exe_din @[myc01_core.scala 91:36]
    exemem_reg.clock <= clock
    exemem_reg.reset <= reset
    exemem_reg.io_exe_aluop <= exe_stage.io_exe_aluop_o @[myc01_core.scala 94:29]
    exemem_reg.io_exe_wa <= exe_stage.io_exe_wa_o @[myc01_core.scala 95:33]
    exemem_reg.io_exe_wreg <= exe_stage.io_exe_wreg_o @[myc01_core.scala 96:29]
    exemem_reg.io_exe_wd <= exe_stage.io_exe_wd_o @[myc01_core.scala 97:29]
    exemem_reg.io_exe_mreg <= exe_stage.io_exe_mreg_o @[myc01_core.scala 98:29]
    exemem_reg.io_exe_din <= exe_stage.io_exe_din_o @[myc01_core.scala 99:33]
    mem_stage.clock <= clock
    mem_stage.reset <= reset
    mem_stage.io_mem_aluop_i <= exemem_reg.io_mem_aluop @[myc01_core.scala 102:34]
    mem_stage.io_mem_wa_i <= exemem_reg.io_mem_wa @[myc01_core.scala 103:34]
    mem_stage.io_mem_wreg_i <= exemem_reg.io_mem_wreg @[myc01_core.scala 104:34]
    mem_stage.io_mem_wd_i <= exemem_reg.io_mem_wd @[myc01_core.scala 105:34]
    mem_stage.io_mem_mreg_i <= exemem_reg.io_mem_mreg @[myc01_core.scala 106:34]
    mem_stage.io_mem_din_i <= exemem_reg.io_mem_din @[myc01_core.scala 107:34]
    memwb_reg.clock <= clock
    memwb_reg.reset <= reset
    memwb_reg.io_mem_wa <= mem_stage.io_mem_wa_o @[myc01_core.scala 110:27]
    memwb_reg.io_mem_wreg <= mem_stage.io_mem_wreg_o @[myc01_core.scala 111:31]
    memwb_reg.io_mem_dreg <= mem_stage.io_mem_dreg_o @[myc01_core.scala 112:31]
    memwb_reg.io_mem_mreg <= mem_stage.io_mem_mreg_o @[myc01_core.scala 113:31]
    memwb_reg.io_mem_dre <= mem_stage.io_dre @[myc01_core.scala 114:31]
    memwb_reg.io_mem_load_unsign <= mem_stage.io_load_unsign @[myc01_core.scala 115:38]
    wb_stage.clock <= clock
    wb_stage.reset <= reset
    wb_stage.io_wb_wa_i <= memwb_reg.io_wb_wa @[myc01_core.scala 118:31]
    wb_stage.io_wb_wreg_i <= memwb_reg.io_wb_wreg @[myc01_core.scala 119:31]
    wb_stage.io_wb_dreg_i <= memwb_reg.io_wb_dreg @[myc01_core.scala 120:27]
    wb_stage.io_wb_mreg_i <= memwb_reg.io_wb_mreg @[myc01_core.scala 121:31]
    wb_stage.io_wb_dre_i <= memwb_reg.io_wb_dre @[myc01_core.scala 122:31]
    wb_stage.io_wb_load_unsign <= memwb_reg.io_wb_load_unsign @[myc01_core.scala 123:36]
    wb_stage.io_dm <= io_dm @[myc01_core.scala 150:24]
    regfile.clock <= clock
    regfile.reset <= reset
    regfile.io_wa <= wb_stage.io_wb_wa_o @[myc01_core.scala 126:23]
    regfile.io_wd <= wb_stage.io_wb_wd_o @[myc01_core.scala 127:23]
    regfile.io_we <= wb_stage.io_wb_wreg_o @[myc01_core.scala 128:23]
    regfile.io_ra1 <= id_stage.io_ra1 @[myc01_core.scala 74:24]
    regfile.io_ra2 <= id_stage.io_ra2 @[myc01_core.scala 75:24]
    regfile.io_re1 <= id_stage.io_rreg1 @[myc01_core.scala 76:24]
    regfile.io_re2 <= id_stage.io_rreg2 @[myc01_core.scala 77:24]
    ctrl.clock <= clock
    ctrl.reset <= reset
    ctrl.io_jump_flag <= id_stage.io_jump_flag @[myc01_core.scala 132:27]
