# Posit-VHDL-Arithmetic

Conversion of the Verilog Project "Posit-HDL-Arithmetic" by Manish Kumar Jaiswal to VHDL

You can find the original Project here: https://github.com/manish-kj/Posit-HDL-Arithmetic
