
# Synthesis

* Timing

* Utilization

hls

![image](https://github.com/Kman1016/SocLab/assets/72218646/aade5b5f-9bba-4433-badf-5be17a454c43)

verilog

![image](https://github.com/Kman1016/SocLab/assets/72218646/25ff3440-3377-451b-8241-90c34005566f)


* Power
