

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_loop_24'
================================================================
* Date:           Wed Oct  8 15:53:26 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_24  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_12 = alloca i32 1"   --->   Operation 6 'alloca' 'i_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln494_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln494"   --->   Operation 7 'read' 'sext_ln494_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln494_cast = sext i63 %sext_ln494_read"   --->   Operation 8 'sext' 'sext_ln494_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 32768, void @empty_34, void @empty_26, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i_12"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc13"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i11 %i_12" [activation_accelerator.cpp:495]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem1"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i16 %gmem1, i64 %sext_ln494_cast" [activation_accelerator.cpp:494]   --->   Operation 14 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.94ns)   --->   "%icmp_ln494 = icmp_eq  i11 %i, i11 1024" [activation_accelerator.cpp:494]   --->   Operation 16 'icmp' 'icmp_ln494' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.79ns)   --->   "%add_ln494 = add i11 %i, i11 1" [activation_accelerator.cpp:494]   --->   Operation 18 'add' 'add_ln494' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln494 = br i1 %icmp_ln494, void %for.inc13.split, void %if.end90.loopexit.exitStub" [activation_accelerator.cpp:494]   --->   Operation 19 'br' 'br_ln494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %i, i32 3, i32 9" [activation_accelerator.cpp:495]   --->   Operation 20 'partselect' 'lshr_ln4' <Predicate = (!icmp_ln494)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln495 = trunc i11 %i" [activation_accelerator.cpp:495]   --->   Operation 21 'trunc' 'trunc_ln495' <Predicate = (!icmp_ln494)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.44ns)   --->   "%switch_ln495 = switch i3 %trunc_ln495, void %arrayidx12.case.7, i3 0, void %arrayidx12.case.0, i3 1, void %arrayidx12.case.1, i3 2, void %arrayidx12.case.2, i3 3, void %arrayidx12.case.3, i3 4, void %arrayidx12.case.4, i3 5, void %arrayidx12.case.5, i3 6, void %arrayidx12.case.6" [activation_accelerator.cpp:495]   --->   Operation 22 'switch' 'switch_ln495' <Predicate = (!icmp_ln494)> <Delay = 0.44>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln494 = store i11 %add_ln494, i11 %i_12" [activation_accelerator.cpp:494]   --->   Operation 23 'store' 'store_ln494' <Predicate = (!icmp_ln494)> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln494 = br void %for.inc13" [activation_accelerator.cpp:494]   --->   Operation 24 'br' 'br_ln494' <Predicate = (!icmp_ln494)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 25 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem1_addr" [activation_accelerator.cpp:495]   --->   Operation 25 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln494)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln494 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [activation_accelerator.cpp:494]   --->   Operation 26 'specloopname' 'specloopname_ln494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln495 = zext i7 %lshr_ln4" [activation_accelerator.cpp:495]   --->   Operation 27 'zext' 'zext_ln495' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_80 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15, i64 0, i64 %zext_ln495" [activation_accelerator.cpp:495]   --->   Operation 28 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_81 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i64 0, i64 %zext_ln495" [activation_accelerator.cpp:495]   --->   Operation 29 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_82 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i64 0, i64 %zext_ln495" [activation_accelerator.cpp:495]   --->   Operation 30 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_83 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14, i64 0, i64 %zext_ln495" [activation_accelerator.cpp:495]   --->   Operation 31 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_84 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13, i64 0, i64 %zext_ln495" [activation_accelerator.cpp:495]   --->   Operation 32 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_85 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12, i64 0, i64 %zext_ln495" [activation_accelerator.cpp:495]   --->   Operation 33 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_86 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11, i64 0, i64 %zext_ln495" [activation_accelerator.cpp:495]   --->   Operation 34 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_87 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10, i64 0, i64 %zext_ln495" [activation_accelerator.cpp:495]   --->   Operation 35 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.23ns)   --->   "%store_ln495 = store i16 %gmem1_addr_read, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_86" [activation_accelerator.cpp:495]   --->   Operation 36 'store' 'store_ln495' <Predicate = (trunc_ln495 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln495 = br void %arrayidx12.exit" [activation_accelerator.cpp:495]   --->   Operation 37 'br' 'br_ln495' <Predicate = (trunc_ln495 == 6)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.23ns)   --->   "%store_ln495 = store i16 %gmem1_addr_read, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_85" [activation_accelerator.cpp:495]   --->   Operation 38 'store' 'store_ln495' <Predicate = (trunc_ln495 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln495 = br void %arrayidx12.exit" [activation_accelerator.cpp:495]   --->   Operation 39 'br' 'br_ln495' <Predicate = (trunc_ln495 == 5)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.23ns)   --->   "%store_ln495 = store i16 %gmem1_addr_read, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_84" [activation_accelerator.cpp:495]   --->   Operation 40 'store' 'store_ln495' <Predicate = (trunc_ln495 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln495 = br void %arrayidx12.exit" [activation_accelerator.cpp:495]   --->   Operation 41 'br' 'br_ln495' <Predicate = (trunc_ln495 == 4)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.23ns)   --->   "%store_ln495 = store i16 %gmem1_addr_read, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_83" [activation_accelerator.cpp:495]   --->   Operation 42 'store' 'store_ln495' <Predicate = (trunc_ln495 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln495 = br void %arrayidx12.exit" [activation_accelerator.cpp:495]   --->   Operation 43 'br' 'br_ln495' <Predicate = (trunc_ln495 == 3)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.23ns)   --->   "%store_ln495 = store i16 %gmem1_addr_read, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_82" [activation_accelerator.cpp:495]   --->   Operation 44 'store' 'store_ln495' <Predicate = (trunc_ln495 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln495 = br void %arrayidx12.exit" [activation_accelerator.cpp:495]   --->   Operation 45 'br' 'br_ln495' <Predicate = (trunc_ln495 == 2)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.23ns)   --->   "%store_ln495 = store i16 %gmem1_addr_read, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_81" [activation_accelerator.cpp:495]   --->   Operation 46 'store' 'store_ln495' <Predicate = (trunc_ln495 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln495 = br void %arrayidx12.exit" [activation_accelerator.cpp:495]   --->   Operation 47 'br' 'br_ln495' <Predicate = (trunc_ln495 == 1)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.23ns)   --->   "%store_ln495 = store i16 %gmem1_addr_read, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_80" [activation_accelerator.cpp:495]   --->   Operation 48 'store' 'store_ln495' <Predicate = (trunc_ln495 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln495 = br void %arrayidx12.exit" [activation_accelerator.cpp:495]   --->   Operation 49 'br' 'br_ln495' <Predicate = (trunc_ln495 == 0)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.23ns)   --->   "%store_ln495 = store i16 %gmem1_addr_read, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_87" [activation_accelerator.cpp:495]   --->   Operation 50 'store' 'store_ln495' <Predicate = (trunc_ln495 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln495 = br void %arrayidx12.exit" [activation_accelerator.cpp:495]   --->   Operation 51 'br' 'br_ln495' <Predicate = (trunc_ln495 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln494]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_12                                                                         (alloca           ) [ 0100]
sext_ln494_read                                                              (read             ) [ 0000]
sext_ln494_cast                                                              (sext             ) [ 0000]
specinterface_ln0                                                            (specinterface    ) [ 0000]
store_ln0                                                                    (store            ) [ 0000]
br_ln0                                                                       (br               ) [ 0000]
i                                                                            (load             ) [ 0000]
specbitsmap_ln0                                                              (specbitsmap      ) [ 0000]
gmem1_addr                                                                   (getelementptr    ) [ 0110]
specpipeline_ln0                                                             (specpipeline     ) [ 0000]
icmp_ln494                                                                   (icmp             ) [ 0110]
empty                                                                        (speclooptripcount) [ 0000]
add_ln494                                                                    (add              ) [ 0000]
br_ln494                                                                     (br               ) [ 0000]
lshr_ln4                                                                     (partselect       ) [ 0111]
trunc_ln495                                                                  (trunc            ) [ 0111]
switch_ln495                                                                 (switch           ) [ 0000]
store_ln494                                                                  (store            ) [ 0000]
br_ln494                                                                     (br               ) [ 0000]
gmem1_addr_read                                                              (read             ) [ 0101]
specloopname_ln494                                                           (specloopname     ) [ 0000]
zext_ln495                                                                   (zext             ) [ 0000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_80 (getelementptr    ) [ 0000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_81 (getelementptr    ) [ 0000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_82 (getelementptr    ) [ 0000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_83 (getelementptr    ) [ 0000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_84 (getelementptr    ) [ 0000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_85 (getelementptr    ) [ 0000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_86 (getelementptr    ) [ 0000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_87 (getelementptr    ) [ 0000]
store_ln495                                                                  (store            ) [ 0000]
br_ln495                                                                     (br               ) [ 0000]
store_ln495                                                                  (store            ) [ 0000]
br_ln495                                                                     (br               ) [ 0000]
store_ln495                                                                  (store            ) [ 0000]
br_ln495                                                                     (br               ) [ 0000]
store_ln495                                                                  (store            ) [ 0000]
br_ln495                                                                     (br               ) [ 0000]
store_ln495                                                                  (store            ) [ 0000]
br_ln495                                                                     (br               ) [ 0000]
store_ln495                                                                  (store            ) [ 0000]
br_ln495                                                                     (br               ) [ 0000]
store_ln495                                                                  (store            ) [ 0000]
br_ln495                                                                     (br               ) [ 0000]
store_ln495                                                                  (store            ) [ 0000]
br_ln495                                                                     (br               ) [ 0000]
ret_ln0                                                                      (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln494">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln494"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="i_12_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_12/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sext_ln494_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="63" slack="0"/>
<pin id="92" dir="0" index="1" bw="63" slack="0"/>
<pin id="93" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln494_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="gmem1_addr_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="1"/>
<pin id="99" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_80_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="16" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="7" slack="0"/>
<pin id="105" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_80/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_81_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="7" slack="0"/>
<pin id="112" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_81/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_82_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="7" slack="0"/>
<pin id="119" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_82/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_83_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="7" slack="0"/>
<pin id="126" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_83/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_84_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="7" slack="0"/>
<pin id="133" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_84/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_85_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="7" slack="0"/>
<pin id="140" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_85/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_86_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="7" slack="0"/>
<pin id="147" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_86/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_87_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="7" slack="0"/>
<pin id="154" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_87/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln495_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="0"/>
<pin id="159" dir="0" index="1" bw="16" slack="1"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln495_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="0" index="1" bw="16" slack="1"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln495_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="0"/>
<pin id="171" dir="0" index="1" bw="16" slack="1"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln495_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="1"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln495_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="0"/>
<pin id="183" dir="0" index="1" bw="16" slack="1"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln495_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="1"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln495_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="1"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln495_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="1"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sext_ln494_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="63" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln494_cast/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln0_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="11" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="i_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="11" slack="0"/>
<pin id="216" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="gmem1_addr_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="63" slack="0"/>
<pin id="220" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln494_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="0"/>
<pin id="225" dir="0" index="1" bw="11" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln494/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln494_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="11" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln494/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="lshr_ln4_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="0" index="1" bw="11" slack="0"/>
<pin id="238" dir="0" index="2" bw="3" slack="0"/>
<pin id="239" dir="0" index="3" bw="5" slack="0"/>
<pin id="240" dir="1" index="4" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln4/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="trunc_ln495_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln495/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln494_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="11" slack="0"/>
<pin id="251" dir="0" index="1" bw="11" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln494/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln495_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="2"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln495/3 "/>
</bind>
</comp>

<comp id="265" class="1005" name="i_12_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="11" slack="0"/>
<pin id="267" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="272" class="1005" name="gmem1_addr_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="1"/>
<pin id="274" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="277" class="1005" name="icmp_ln494_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln494 "/>
</bind>
</comp>

<comp id="281" class="1005" name="lshr_ln4_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="2"/>
<pin id="283" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln4 "/>
</bind>
</comp>

<comp id="286" class="1005" name="trunc_ln495_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="2"/>
<pin id="288" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln495 "/>
</bind>
</comp>

<comp id="290" class="1005" name="gmem1_addr_read_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="1"/>
<pin id="292" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="78" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="84" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="84" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="84" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="84" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="84" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="84" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="84" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="84" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="143" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="136" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="129" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="122" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="115" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="108" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="101" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="150" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="90" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="42" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="205" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="214" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="50" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="214" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="56" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="58" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="214" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="60" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="62" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="248"><net_src comp="214" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="229" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="260"><net_src comp="254" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="261"><net_src comp="254" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="262"><net_src comp="254" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="263"><net_src comp="254" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="268"><net_src comp="86" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="271"><net_src comp="265" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="275"><net_src comp="217" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="280"><net_src comp="223" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="235" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="289"><net_src comp="245" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="96" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="297"><net_src comp="290" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="298"><net_src comp="290" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="299"><net_src comp="290" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="301"><net_src comp="290" pin="1"/><net_sink comp="199" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15 | {3 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 | {3 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 | {3 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14 | {3 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13 | {3 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12 | {3 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11 | {3 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10 | {3 }
 - Input state : 
	Port: activation_accelerator_Pipeline_loop_24 : gmem1 | {2 }
	Port: activation_accelerator_Pipeline_loop_24 : sext_ln494 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		gmem1_addr : 1
		icmp_ln494 : 2
		add_ln494 : 2
		br_ln494 : 3
		lshr_ln4 : 2
		trunc_ln495 : 2
		switch_ln495 : 3
		store_ln494 : 3
	State 2
	State 3
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_80 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_81 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_82 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_83 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_84 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_85 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_86 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_87 : 1
		store_ln495 : 2
		store_ln495 : 2
		store_ln495 : 2
		store_ln495 : 2
		store_ln495 : 2
		store_ln495 : 2
		store_ln495 : 2
		store_ln495 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |      add_ln494_fu_229      |    0    |    18   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln494_fu_223     |    0    |    11   |
|----------|----------------------------|---------|---------|
|   read   | sext_ln494_read_read_fu_90 |    0    |    0    |
|          | gmem1_addr_read_read_fu_96 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |   sext_ln494_cast_fu_205   |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       lshr_ln4_fu_235      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln495_fu_245     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln495_fu_254     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    29   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|gmem1_addr_read_reg_290|   16   |
|   gmem1_addr_reg_272  |   16   |
|      i_12_reg_265     |   11   |
|   icmp_ln494_reg_277  |    1   |
|    lshr_ln4_reg_281   |    7   |
|  trunc_ln495_reg_286  |    3   |
+-----------------------+--------+
|         Total         |   54   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   29   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   54   |    -   |
+-----------+--------+--------+
|   Total   |   54   |   29   |
+-----------+--------+--------+
