
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: C:\Microchip\Libero_SoC_v2022.2\SynplifyPro
OS: Windows 6.2

Hostname: IA4

Implementation : synthesis

# Written on Wed Oct 19 20:29:49 2022

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Libero_Projects\PF_Mi_V_Tut\designer\top\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



Constraints with issues
***********************

set_multicycle_path -setup_only 2 -from [get_cells { DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select* }]
	@E:MF1028:"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":66:0:66:0|Parameter "-setup_only" is not valid.
	@N:Z112:"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":66:0:66:0|Constraint will be disabled.



Clock Summary
*************

          Start                                                                           Requested     Requested     Clock                          Clock                     Clock
Level     Clock                                                                           Frequency     Period        Type                           Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       REF_CLK_0                                                                       50.0 MHz      20.000        declared                       default_clkgroup          1    
1 .         CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0                                             83.3 MHz      12.000        generated (from REF_CLK_0)     default_clkgroup          5928 
2 ..          DDR3_0_0/CCC_0/pll_inst_0/OUT1                                              166.7 MHz     6.000         generated (from REF_CLK_0)     group_207_68              14309
2 ..          DDR3_0_0/CCC_0/pll_inst_0/OUT2                                              666.7 MHz     1.500         generated (from REF_CLK_0)     default_clkgroup          73   
2 ..          DDR3_0_0/CCC_0/pll_inst_0/OUT3                                              666.7 MHz     1.500         generated (from REF_CLK_0)     default_clkgroup          20   
2 ..          DDR3_0_0/CCC_0/pll_inst_0/OUT0                                              666.7 MHz     1.500         generated (from REF_CLK_0)     default_clkgroup          0    
                                                                                                                                                                                    
0 -       System                                                                          100.0 MHz     10.000        system                         system_clkgroup           0    
                                                                                                                                                                                    
0 -       TCK                                                                             30.0 MHz      33.330        declared                       default_clkgroup          0    
                                                                                                                                                                                    
0 -       COREJTAGDEBUG_Z14|iUDRCK_inferred_clock                                         100.0 MHz     10.000        inferred                       Inferred_clkgroup_0_8     188  
                                                                                                                                                                                    
0 -       DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock     100.0 MHz     10.000        inferred                       Inferred_clkgroup_0_5     26   
                                                                                                                                                                                    
0 -       DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 100.0 MHz     10.000        inferred                       Inferred_clkgroup_0_3     10   
                                                                                                                                                                                    
0 -       DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 100.0 MHz     10.000        inferred                       Inferred_clkgroup_0_1     10   
                                                                                                                                                                                    
0 -       COREDDR_TIP_INT_Z73|VCO_PHSEL_ROTATE_inferred_clock[0]                          100.0 MHz     10.000        inferred                       Inferred_clkgroup_0_6     1    
                                                                                                                                                                                    
0 -       DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             100.0 MHz     10.000        inferred                       Inferred_clkgroup_0_4     1    
                                                                                                                                                                                    
0 -       DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             100.0 MHz     10.000        inferred                       Inferred_clkgroup_0_2     1    
====================================================================================================================================================================================


Clock Load Summary
******************

                                                                                Clock     Source                                                                                     Clock Pin                                                                                                                      Non-clock Pin     Non-clock Pin                                                                                     
Clock                                                                           Load      Pin                                                                                        Seq Example                                                                                                                    Seq Example       Comb Example                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
REF_CLK_0                                                                       1         REF_CLK_0(port)                                                                            CCC_C0_0.CCC_C0_0.pll_inst_0.REF_CLK_0                                                                                         -                 -                                                                                                 
CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0                                               5928      CCC_C0_0.CCC_C0_0.pll_inst_0.OUT0(PLL)                                                     UART_apb_0.UART_apb_0.CUARTl0OI[7:0].C                                                                                         -                 CCC_C0_0.CCC_C0_0.clkint_0.I(BUFG)                                                                
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                                  14309     DDR3_0_0.CCC_0.pll_inst_0.OUT1(PLL)                                                        DDR3_0_0.DDRPHY_BLK_0.DFN1_CMD.CLK                                                                                             -                 DDR3_0_0.CCC_0.clkint_4.I(BUFG)                                                                   
DDR3_0_0/CCC_0/pll_inst_0/OUT2                                                  73        DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL.RX_DQS_90[0](LANECTRL)                DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL.HS_IO_CLK[0]                                                              -                 DDR3_0_0.CCC_0.hs_io_clk_11.A(HS_IO_CLK)                                                          
DDR3_0_0/CCC_0/pll_inst_0/OUT3                                                  20        DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.RX_DQS_90[0](LANECTRL)                        DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0.RX_DQS_90[0]                                                                      -                 DDR3_0_0.CCC_0.hs_io_clk_15.A(HS_IO_CLK)                                                          
DDR3_0_0/CCC_0/pll_inst_0/OUT0                                                  0         DDR3_0_0.CCC_0.pll_inst_0.OUT0(PLL)                                                        -                                                                                                                              -                 -                                                                                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                        
System                                                                          0         -                                                                                          -                                                                                                                              -                 -                                                                                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                        
TCK                                                                             0         TCK(port)                                                                                  -                                                                                                                              -                 -                                                                                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                        
COREJTAGDEBUG_Z14|iUDRCK_inferred_clock                                         188       COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UDRCK(UJTAG)     MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_resp_fifo.genblk1\.reset_sync_reg[1:0].C     -                 MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.un1_jtag_tck.I[0](inv)
                                                                                                                                                                                                                                                                                                                                                                                                                                        
DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock     26        DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL.TX_DQS_270(LANECTRL)                  DDR3_0_0.DDRPHY_BLK_0.IOD_WE_N.I_IOD_0.TX_DQS_270                                                                              -                 -                                                                                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                        
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 10        DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.TX_DQS(LANECTRL)                              DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_READ_TRAINING.I_IOD_0.TX_DQS                                                                  -                 -                                                                                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                        
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 10        DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.TX_DQS(LANECTRL)                              DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_READ_TRAINING.I_IOD_0.TX_DQS                                                                  -                 -                                                                                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                        
COREDDR_TIP_INT_Z73|VCO_PHSEL_ROTATE_inferred_clock[0]                          1         DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.VCO_PHSEL_ROTATE[0].Q[0](dffr)      DDR3_0_0.CCC_0.pll_inst_0.PHASE_ROTATE                                                                                         -                 -                                                                                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                        
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             1         DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.TX_DQS_270(LANECTRL)                          DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0.TX_DQS_270                                                                        -                 -                                                                                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                        
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             1         DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.TX_DQS_270(LANECTRL)                          DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0.TX_DQS_270                                                                        -                 -                                                                                                 
========================================================================================================================================================================================================================================================================================================================================================================================================================================
