#
include
"
jit
/
arm64
/
vixl
/
Cpu
-
vixl
.
h
"
#
include
"
jit
/
arm64
/
vixl
/
Utils
-
vixl
.
h
"
namespace
vixl
{
unsigned
CPU
:
:
dcache_line_size_
=
1
;
unsigned
CPU
:
:
icache_line_size_
=
1
;
void
CPU
:
:
SetUp
(
)
{
uint32_t
cache_type_register
=
GetCacheType
(
)
;
static
const
int
kDCacheLineSizeShift
=
16
;
static
const
int
kICacheLineSizeShift
=
0
;
static
const
uint32_t
kDCacheLineSizeMask
=
0xf
<
<
kDCacheLineSizeShift
;
static
const
uint32_t
kICacheLineSizeMask
=
0xf
<
<
kICacheLineSizeShift
;
uint32_t
dcache_line_size_power_of_two
=
(
cache_type_register
&
kDCacheLineSizeMask
)
>
>
kDCacheLineSizeShift
;
uint32_t
icache_line_size_power_of_two
=
(
cache_type_register
&
kICacheLineSizeMask
)
>
>
kICacheLineSizeShift
;
dcache_line_size_
=
4
<
<
dcache_line_size_power_of_two
;
icache_line_size_
=
4
<
<
icache_line_size_power_of_two
;
}
uint32_t
CPU
:
:
GetCacheType
(
)
{
#
ifdef
__aarch64__
uint64_t
cache_type_register
;
__asm__
__volatile__
(
"
mrs
%
[
ctr
]
ctr_el0
"
:
[
ctr
]
"
=
r
"
(
cache_type_register
)
)
;
VIXL_ASSERT
(
is_uint32
(
cache_type_register
)
)
;
return
cache_type_register
;
#
else
return
0
;
#
endif
}
}
