Verification Lab Assignment
The assignment consists of an exercise covering all the topics of the course.
Part 1 – RTL design and test bench with SystemVerilog
Part 2 – Assertion-based verification
Part 3 – Assertion mining
