Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Wed Nov  9 09:14:52 2022
| Host             : DESKTOP-MUNN8T1 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a35tfgg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.956        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.879        |
| Device Static (W)        | 0.076        |
| Effective TJA (C/W)      | 2.8          |
| Max Ambient (C)          | 82.3         |
| Junction Temperature (C) | 27.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.052 |       30 |       --- |             --- |
| Slice Logic              |     0.021 |    31188 |       --- |             --- |
|   LUT as Logic           |     0.018 |    10763 |     20800 |           51.75 |
|   CARRY4                 |    <0.001 |      599 |      8150 |            7.35 |
|   Register               |    <0.001 |    13594 |     41600 |           32.68 |
|   LUT as Distributed RAM |    <0.001 |      612 |      9600 |            6.38 |
|   F7/F8 Muxes            |    <0.001 |      179 |     32600 |            0.55 |
|   LUT as Shift Register  |    <0.001 |      712 |      9600 |            7.42 |
|   Others                 |    <0.001 |     1318 |       --- |             --- |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
| Signals                  |     0.025 |    23752 |       --- |             --- |
| Block RAM                |     0.013 |       43 |        50 |           86.00 |
| MMCM                     |     0.211 |        2 |         5 |           40.00 |
| PLL                      |     0.092 |        1 |         5 |           20.00 |
| DSPs                     |     0.004 |        6 |        90 |            6.67 |
| I/O                      |     0.323 |       98 |       250 |           39.20 |
| PHASER                   |     0.134 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.076 |          |           |                 |
| Total                    |     0.956 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.169 |       0.158 |      0.012 |
| Vccaux    |       1.800 |     0.294 |       0.282 |      0.013 |
| Vcco33    |       3.300 |     0.008 |       0.007 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.127 |       0.126 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                       | Domain                                                                                                                                                                                                                        | Constraint (ns) |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| camera_clk                                                                                                                                                  | cmos1_pclk                                                                                                                                                                                                                    |            12.0 |
| clkfbout_clock_manage_1                                                                                                                                     | clock_manage_inst/inst/clkfbout_clock_manage                                                                                                                                                                                  |            20.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                          |            33.0 |
| ddr_clk                                                                                                                                                     | ddr3_top_inst/u_mig_7series_axi_inst/u_mig_7series_axi_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                    |            10.0 |
| ddr_ref_clk                                                                                                                                                 | clock_manage_inst/inst/clk_out1_clock_manage                                                                                                                                                                                  |             5.0 |
| freq_refclk_1                                                                                                                                               | ddr3_top_inst/u_mig_7series_axi_inst/u_mig_7series_axi_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                  |             1.3 |
| iserdes_clkdiv_2                                                                                                                                            | ddr3_top_inst/u_mig_7series_axi_inst/u_mig_7series_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv       |            10.0 |
| iserdes_clkdiv_3                                                                                                                                            | ddr3_top_inst/u_mig_7series_axi_inst/u_mig_7series_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv       |            10.0 |
| mbs_bd_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                   | mbs_bd_inst/mdm_1/U0/Use_E2.BSCAN_I/DRCK                                                                                                                                                                                      |            33.3 |
| mbs_bd_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                 | mbs_bd_inst/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                                                                                                           |            33.3 |
| mem_refclk_1                                                                                                                                                | ddr3_top_inst/u_mig_7series_axi_inst/u_mig_7series_axi_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                   |             2.5 |
| oserdes_clk_4                                                                                                                                               | ddr3_top_inst/u_mig_7series_axi_inst/u_mig_7series_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk          |             2.5 |
| oserdes_clk_5                                                                                                                                               | ddr3_top_inst/u_mig_7series_axi_inst/u_mig_7series_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk          |             2.5 |
| oserdes_clk_6                                                                                                                                               | ddr3_top_inst/u_mig_7series_axi_inst/u_mig_7series_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk          |             2.5 |
| oserdes_clk_7                                                                                                                                               | ddr3_top_inst/u_mig_7series_axi_inst/u_mig_7series_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk          |             2.5 |
| oserdes_clkdiv_4                                                                                                                                            | ddr3_top_inst/u_mig_7series_axi_inst/u_mig_7series_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv       |            10.0 |
| oserdes_clkdiv_5                                                                                                                                            | ddr3_top_inst/u_mig_7series_axi_inst/u_mig_7series_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv       |            10.0 |
| oserdes_clkdiv_6                                                                                                                                            | ddr3_top_inst/u_mig_7series_axi_inst/u_mig_7series_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv       |             5.0 |
| oserdes_clkdiv_7                                                                                                                                            | ddr3_top_inst/u_mig_7series_axi_inst/u_mig_7series_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv       |             5.0 |
| pll_clk3_out_1                                                                                                                                              | ddr3_top_inst/u_mig_7series_axi_inst/u_mig_7series_axi_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                 |            10.0 |
| pll_clkfbout_1                                                                                                                                              | ddr3_top_inst/u_mig_7series_axi_inst/u_mig_7series_axi_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                 |             5.0 |
| sync_pulse_1                                                                                                                                                | ddr3_top_inst/u_mig_7series_axi_inst/u_mig_7series_axi_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                   |            40.0 |
| sys_clk                                                                                                                                                     | clk_in                                                                                                                                                                                                                        |            20.0 |
| sys_clk_100                                                                                                                                                 | clock_manage_inst/inst/clk_out2_clock_manage                                                                                                                                                                                  |            10.0 |
| sys_clk_50                                                                                                                                                  | clock_manage_inst/inst/clk_out3_clock_manage                                                                                                                                                                                  |            20.0 |
| sys_clk_9                                                                                                                                                   | clock_manage_inst/inst/clk_out4_clock_manage                                                                                                                                                                                  |           100.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 | ddr3_top_inst/u_mig_7series_axi_inst/u_mig_7series_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/A_rst_primitives_reg |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_1 | ddr3_top_inst/u_mig_7series_axi_inst/u_mig_7series_axi_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/A_rst_primitives_reg |             2.5 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| top                         |     0.879 |
|   clock_manage_inst         |     0.116 |
|     inst                    |     0.116 |
|   data_ctrl_inst            |     0.005 |
|     camrea_data_fifo_inst   |     0.001 |
|       U0                    |     0.001 |
|     fifo_64x1024_cnt_inst   |     0.003 |
|       U0                    |     0.003 |
|   dbg_hub                   |     0.001 |
|     inst                    |     0.001 |
|       BSCANID.u_xsdbm_id    |     0.001 |
|   ddr3_top_inst             |     0.682 |
|     u_mig_7series_axi_inst  |     0.682 |
|       u_mig_7series_axi_mig |     0.682 |
|   frame_speed_inst          |     0.001 |
|   mbs_bd_inst               |     0.038 |
|     axi_reg_0               |     0.001 |
|       inst                  |     0.001 |
|     microblaze_0            |     0.034 |
|       U0                    |     0.034 |
|   move_detect_inst          |     0.003 |
|     u0_frame_difference     |     0.003 |
|       ram_buf_0             |     0.003 |
|   xdma_v1_inst              |     0.007 |
|     rd_time_ctrl_inst       |     0.003 |
|       xdma_cmd_ram_inst     |     0.001 |
|     wr_time_ctrl_inst       |     0.003 |
+-----------------------------+-----------+


