Reading timing models for corner nom_tt_025C_5v00…
Reading cell library for the 'nom_tt_025C_5v00' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-02-40/06-yosys-synthesis/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- unpropagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _675_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _675_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _675_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.012303    0.182107    0.750093    0.750093 v _675_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.182107    0.000000    0.750093 v _387_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004243    0.270789    0.199774    0.949867 ^ _387_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _153_ (net)
                      0.270789    0.000000    0.949867 ^ _388_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.151622    0.131510    1.081377 v _388_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.151622    0.000000    1.081377 v _675_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.081377   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _675_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.134655    0.384655   library hold time
                                              0.384655   data required time
---------------------------------------------------------------------------------------------
                                              0.384655   data required time
                                             -1.081377   data arrival time
---------------------------------------------------------------------------------------------
                                              0.696722   slack (MET)


Startpoint: _674_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _674_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _674_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016109    0.215433    0.775755    0.775755 v _674_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.215433    0.000000    0.775755 v _385_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004243    0.273314    0.209904    0.985659 ^ _385_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _152_ (net)
                      0.273314    0.000000    0.985659 ^ _386_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.151622    0.131845    1.117504 v _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _005_ (net)
                      0.151622    0.000000    1.117504 v _674_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.117504   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _674_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.134655    0.384655   library hold time
                                              0.384655   data required time
---------------------------------------------------------------------------------------------
                                              0.384655   data required time
                                             -1.117504   data arrival time
---------------------------------------------------------------------------------------------
                                              0.732849   slack (MET)


Startpoint: _671_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _671_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.020348    0.414103    1.043446    1.043446 ^ _671_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.414103    0.000000    1.043446 ^ _378_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.158594    0.110898    1.154343 v _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.158594    0.000000    1.154343 v _671_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.154343   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.133297    0.383297   library hold time
                                              0.383297   data required time
---------------------------------------------------------------------------------------------
                                              0.383297   data required time
                                             -1.154343   data arrival time
---------------------------------------------------------------------------------------------
                                              0.771046   slack (MET)


Startpoint: _673_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _673_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _673_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.020375    0.253176    0.803867    0.803867 v _673_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.253176    0.000000    0.803867 v _382_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004243    0.274933    0.221377    1.025243 ^ _382_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _150_ (net)
                      0.274933    0.000000    1.025243 ^ _383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.151622    0.132059    1.157302 v _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.151622    0.000000    1.157302 v _673_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.157302   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _673_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.134655    0.384655   library hold time
                                              0.384655   data required time
---------------------------------------------------------------------------------------------
                                              0.384655   data required time
                                             -1.157302   data arrival time
---------------------------------------------------------------------------------------------
                                              0.772647   slack (MET)


Startpoint: _678_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _678_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004229    0.165337    0.880077    0.880077 ^ _678_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.165337    0.000000    0.880077 ^ _373_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004540    0.144121    0.132974    1.013051 v _373_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _143_ (net)
                      0.144121    0.000000    1.013051 v _375_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.013813    0.509636    0.343763    1.356814 ^ _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _145_ (net)
                      0.509636    0.000000    1.356814 ^ _439_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003009    0.172141    0.102220    1.459034 v _439_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _052_ (net)
                      0.172141    0.000000    1.459034 v _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.459034   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.130658    0.380658   library hold time
                                              0.380658   data required time
---------------------------------------------------------------------------------------------
                                              0.380658   data required time
                                             -1.459034   data arrival time
---------------------------------------------------------------------------------------------
                                              1.078377   slack (MET)


Startpoint: _672_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _672_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _672_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.015534    0.210399    0.771879    0.771879 v _672_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.210399    0.000000    0.771879 v _370_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.007281    0.192096    0.437686    1.209565 v _370_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _140_ (net)
                      0.192096    0.000000    1.209565 v _380_/A2 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003009    0.112801    0.318197    1.527762 v _380_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.112801    0.000000    1.527762 v _672_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.527762   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _672_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.143266    0.393266   library hold time
                                              0.393266   data required time
---------------------------------------------------------------------------------------------
                                              0.393266   data required time
                                             -1.527762   data arrival time
---------------------------------------------------------------------------------------------
                                              1.134496   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.567980    0.817980   library removal time
                                              0.817980   data required time
---------------------------------------------------------------------------------------------
                                              0.817980   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              6.818095   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.567980    0.817980   library removal time
                                              0.817980   data required time
---------------------------------------------------------------------------------------------
                                              0.817980   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              6.818095   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _672_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _672_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _672_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.567980    0.817980   library removal time
                                              0.817980   data required time
---------------------------------------------------------------------------------------------
                                              0.817980   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              6.818095   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _673_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _673_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _673_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.567980    0.817980   library removal time
                                              0.817980   data required time
---------------------------------------------------------------------------------------------
                                              0.817980   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              6.818095   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _674_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _674_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _674_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.567980    0.817980   library removal time
                                              0.817980   data required time
---------------------------------------------------------------------------------------------
                                              0.817980   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              6.818095   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _675_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _675_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _675_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.567980    0.817980   library removal time
                                              0.817980   data required time
---------------------------------------------------------------------------------------------
                                              0.817980   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              6.818095   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _676_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _676_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _676_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.567980    0.817980   library removal time
                                              0.817980   data required time
---------------------------------------------------------------------------------------------
                                              0.817980   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              6.818095   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _677_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _677_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _677_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.567980    0.817980   library removal time
                                              0.817980   data required time
---------------------------------------------------------------------------------------------
                                              0.817980   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              6.818095   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _678_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _678_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _678_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.567980    0.817980   library removal time
                                              0.817980   data required time
---------------------------------------------------------------------------------------------
                                              0.817980   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              6.818095   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _679_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _679_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _679_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.567980    0.817980   library removal time
                                              0.817980   data required time
---------------------------------------------------------------------------------------------
                                              0.817980   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              6.818095   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _680_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _680_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _680_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.567980    0.817980   library removal time
                                              0.817980   data required time
---------------------------------------------------------------------------------------------
                                              0.817980   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              6.818095   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _681_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _681_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _681_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.567980    0.817980   library removal time
                                              0.817980   data required time
---------------------------------------------------------------------------------------------
                                              0.817980   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              6.818095   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _682_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _682_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _682_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.567980    0.817980   library removal time
                                              0.817980   data required time
---------------------------------------------------------------------------------------------
                                              0.817980   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              6.818095   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.161928   17.588074   library recovery time
                                             17.588074   data required time
---------------------------------------------------------------------------------------------
                                             17.588074   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              9.951999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.161928   17.588074   library recovery time
                                             17.588074   data required time
---------------------------------------------------------------------------------------------
                                             17.588074   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              9.951999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _672_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _672_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _672_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.161928   17.588074   library recovery time
                                             17.588074   data required time
---------------------------------------------------------------------------------------------
                                             17.588074   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              9.951999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _673_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _673_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _673_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.161928   17.588074   library recovery time
                                             17.588074   data required time
---------------------------------------------------------------------------------------------
                                             17.588074   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              9.951999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _674_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _674_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _674_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.161928   17.588074   library recovery time
                                             17.588074   data required time
---------------------------------------------------------------------------------------------
                                             17.588074   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              9.951999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _675_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _675_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _675_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.161928   17.588074   library recovery time
                                             17.588074   data required time
---------------------------------------------------------------------------------------------
                                             17.588074   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              9.951999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _676_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _676_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _676_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.161928   17.588074   library recovery time
                                             17.588074   data required time
---------------------------------------------------------------------------------------------
                                             17.588074   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              9.951999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _677_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _677_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _677_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.161928   17.588074   library recovery time
                                             17.588074   data required time
---------------------------------------------------------------------------------------------
                                             17.588074   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              9.951999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _678_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _678_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _678_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.161928   17.588074   library recovery time
                                             17.588074   data required time
---------------------------------------------------------------------------------------------
                                             17.588074   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              9.951999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _679_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _679_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _679_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.161928   17.588074   library recovery time
                                             17.588074   data required time
---------------------------------------------------------------------------------------------
                                             17.588074   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              9.951999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _680_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _680_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _680_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.161928   17.588074   library recovery time
                                             17.588074   data required time
---------------------------------------------------------------------------------------------
                                             17.588074   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              9.951999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _681_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _681_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _681_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.161928   17.588074   library recovery time
                                             17.588074   data required time
---------------------------------------------------------------------------------------------
                                             17.588074   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              9.951999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _682_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _682_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _682_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.161928   17.588074   library recovery time
                                             17.588074   data required time
---------------------------------------------------------------------------------------------
                                             17.588074   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              9.951999   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012558    0.257642    0.120877    4.120877 ^ ena (in)
                                                         ena (net)
                      0.257642    0.000000    4.120877 ^ _438_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.874407    0.169108    4.289985 v _438_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _187_ (net)
                      0.874407    0.000000    4.289985 v _439_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003009    0.617755    0.355413    4.645397 ^ _439_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _052_ (net)
                      0.617755    0.000000    4.645397 ^ _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.645397   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.375925   19.374077   library setup time
                                             19.374077   data required time
---------------------------------------------------------------------------------------------
                                             19.374077   data required time
                                             -4.645397   data arrival time
---------------------------------------------------------------------------------------------
                                             14.728679   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _673_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012558    0.257642    0.120877    4.120877 ^ ena (in)
                                                         ena (net)
                      0.257642    0.000000    4.120877 ^ _377_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017689    0.327018    0.246071    4.366948 v _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _147_ (net)
                      0.327018    0.000000    4.366948 v _383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.230649    0.206188    4.573136 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.230649    0.000000    4.573136 ^ _673_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.573136   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _673_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.313527   19.436474   library setup time
                                             19.436474   data required time
---------------------------------------------------------------------------------------------
                                             19.436474   data required time
                                             -4.573136   data arrival time
---------------------------------------------------------------------------------------------
                                             14.863338   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _674_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012558    0.257642    0.120877    4.120877 ^ ena (in)
                                                         ena (net)
                      0.257642    0.000000    4.120877 ^ _377_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017689    0.327018    0.246071    4.366948 v _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _147_ (net)
                      0.327018    0.000000    4.366948 v _386_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.230649    0.206188    4.573136 ^ _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _005_ (net)
                      0.230649    0.000000    4.573136 ^ _674_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.573136   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _674_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.313527   19.436474   library setup time
                                             19.436474   data required time
---------------------------------------------------------------------------------------------
                                             19.436474   data required time
                                             -4.573136   data arrival time
---------------------------------------------------------------------------------------------
                                             14.863338   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _675_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012558    0.257642    0.120877    4.120877 ^ ena (in)
                                                         ena (net)
                      0.257642    0.000000    4.120877 ^ _377_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017689    0.327018    0.246071    4.366948 v _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _147_ (net)
                      0.327018    0.000000    4.366948 v _388_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.230649    0.206188    4.573136 ^ _388_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.230649    0.000000    4.573136 ^ _675_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.573136   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _675_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.313527   19.436474   library setup time
                                             19.436474   data required time
---------------------------------------------------------------------------------------------
                                             19.436474   data required time
                                             -4.573136   data arrival time
---------------------------------------------------------------------------------------------
                                             14.863338   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _671_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012558    0.257642    0.120877    4.120877 ^ ena (in)
                                                         ena (net)
                      0.257642    0.000000    4.120877 ^ _377_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017689    0.327018    0.246071    4.366948 v _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _147_ (net)
                      0.327018    0.000000    4.366948 v _378_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.233641    0.200490    4.567438 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.233641    0.000000    4.567438 ^ _671_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.567438   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.314175   19.435825   library setup time
                                             19.435825   data required time
---------------------------------------------------------------------------------------------
                                             19.435825   data required time
                                             -4.567438   data arrival time
---------------------------------------------------------------------------------------------
                                             14.868388   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _672_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012558    0.257642    0.120877    4.120877 ^ ena (in)
                                                         ena (net)
                      0.257642    0.000000    4.120877 ^ _380_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003009    0.172902    0.445055    4.565932 ^ _380_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.172902    0.000000    4.565932 ^ _672_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.565932   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _672_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.301021   19.448980   library setup time
                                             19.448980   data required time
---------------------------------------------------------------------------------------------
                                             19.448980   data required time
                                             -4.565932   data arrival time
---------------------------------------------------------------------------------------------
                                             14.883048   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.389917    6.484636    3.636075    7.636075 ^ rst_n (in)
                                                         rst_n (net)
                      6.484636    0.000000    7.636075 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.636075   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.161928   17.588074   library recovery time
                                             17.588074   data required time
---------------------------------------------------------------------------------------------
                                             17.588074   data required time
                                             -7.636075   data arrival time
---------------------------------------------------------------------------------------------
                                              9.951999   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012558    0.257642    0.120877    4.120877 ^ ena (in)
                                                         ena (net)
                      0.257642    0.000000    4.120877 ^ _438_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.874407    0.169108    4.289985 v _438_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _187_ (net)
                      0.874407    0.000000    4.289985 v _439_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003009    0.617755    0.355413    4.645397 ^ _439_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _052_ (net)
                      0.617755    0.000000    4.645397 ^ _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.645397   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.375925   19.374077   library setup time
                                             19.374077   data required time
---------------------------------------------------------------------------------------------
                                             19.374077   data required time
                                             -4.645397   data arrival time
---------------------------------------------------------------------------------------------
                                             14.728679   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
rst_n                                   3.000000    6.484636   -3.484636 (VIOLATED)
_341_/I                                 3.000000    6.484636   -3.484636 (VIOLATED)
_422_/A2                                3.000000    6.484636   -3.484636 (VIOLATED)
_433_/A1                                3.000000    6.484636   -3.484636 (VIOLATED)
_440_/A1                                3.000000    6.484636   -3.484636 (VIOLATED)
_539_/A2                                3.000000    6.484636   -3.484636 (VIOLATED)
_552_/B                                 3.000000    6.484636   -3.484636 (VIOLATED)
_583_/B                                 3.000000    6.484636   -3.484636 (VIOLATED)
_593_/B                                 3.000000    6.484636   -3.484636 (VIOLATED)
_610_/A2                                3.000000    6.484636   -3.484636 (VIOLATED)
_621_/B                                 3.000000    6.484636   -3.484636 (VIOLATED)
_627_/B                                 3.000000    6.484636   -3.484636 (VIOLATED)
_630_/B                                 3.000000    6.484636   -3.484636 (VIOLATED)
_633_/B                                 3.000000    6.484636   -3.484636 (VIOLATED)
_636_/B                                 3.000000    6.484636   -3.484636 (VIOLATED)
_640_/I                                 3.000000    6.484636   -3.484636 (VIOLATED)
_641_/I                                 3.000000    6.484636   -3.484636 (VIOLATED)
_642_/I                                 3.000000    6.484636   -3.484636 (VIOLATED)
_643_/I                                 3.000000    6.484636   -3.484636 (VIOLATED)
_644_/I                                 3.000000    6.484636   -3.484636 (VIOLATED)
_645_/I                                 3.000000    6.484636   -3.484636 (VIOLATED)
_646_/I                                 3.000000    6.484636   -3.484636 (VIOLATED)
_647_/I                                 3.000000    6.484636   -3.484636 (VIOLATED)
_648_/I                                 3.000000    6.484636   -3.484636 (VIOLATED)
_667_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_671_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_672_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_673_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_674_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_675_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_676_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_677_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_678_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_679_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_680_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_681_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_682_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_687_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_714_/D                                 3.000000    6.484636   -3.484636 (VIOLATED)
_715_/SETN                              3.000000    6.484636   -3.484636 (VIOLATED)
_716_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_717_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_718_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_719_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_720_/SETN                              3.000000    6.484636   -3.484636 (VIOLATED)
_721_/SETN                              3.000000    6.484636   -3.484636 (VIOLATED)
_722_/SETN                              3.000000    6.484636   -3.484636 (VIOLATED)
_723_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_724_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_725_/SETN                              3.000000    6.484636   -3.484636 (VIOLATED)
_726_/SETN                              3.000000    6.484636   -3.484636 (VIOLATED)
_727_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_728_/SETN                              3.000000    6.484636   -3.484636 (VIOLATED)
_731_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_732_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_733_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_734_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_735_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_736_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_737_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_738_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_739_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_740_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_741_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_742_/RN                                3.000000    6.484636   -3.484636 (VIOLATED)
_438_/A1                                3.000000    5.104979   -2.104979 (VIOLATED)
_439_/A1                                3.000000    5.104979   -2.104979 (VIOLATED)
_649_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_650_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_651_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_652_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_653_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_654_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_655_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_656_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_657_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_658_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_659_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_660_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_661_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_662_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_663_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_664_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_665_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_666_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_667_/Q                                 3.000000    5.104979   -2.104979 (VIOLATED)
_668_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_669_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_670_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_683_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_684_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_685_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_686_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_687_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_688_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_689_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_690_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_691_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_692_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_693_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_694_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_695_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_696_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_697_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_698_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_699_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_700_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_701_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_702_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_703_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_704_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_705_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_706_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_707_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_708_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_709_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_710_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_711_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_712_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_713_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_714_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_715_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_716_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_717_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_718_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_719_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_720_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_721_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_722_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_723_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_724_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_725_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_726_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_727_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_728_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_729_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_730_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_731_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_732_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_733_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_734_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_735_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_736_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_737_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_738_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_739_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_740_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_741_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_742_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_743_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_744_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_745_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_746_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_747_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_748_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_749_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)
_750_/CLK                               3.000000    5.104979   -2.104979 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_667_/Q                                  10     91    -81 (VIOLATED)
rst_n                                    10     64    -54 (VIOLATED)
_649_/Q                                  10     18     -8 (VIOLATED)
_420_/ZN                                 10     16     -6 (VIOLATED)
_421_/ZN                                 10     12     -2 (VIOLATED)
_685_/Q                                  10     12     -2 (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
rst_n                                   0.200000    0.389917   -0.189917 (VIOLATED)
_667_/Q                                 0.200000    0.304918   -0.104918 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 444 unannotated drivers.
 address_in[0]
 address_in[1]
 address_in[2]
 clk
 data_in[0]
 data_in[1]
 data_in[2]
 data_in[3]
 data_in[4]
 ena
 rst_n
 write_strobe_in
 _330_/ZN
 _331_/ZN
 _332_/ZN
 _333_/ZN
 _334_/ZN
 _335_/ZN
 _336_/ZN
 _337_/ZN
 _338_/ZN
 _339_/ZN
 _340_/ZN
 _341_/ZN
 _342_/ZN
 _343_/ZN
 _344_/ZN
 _345_/ZN
 _346_/ZN
 _347_/ZN
 _348_/ZN
 _349_/ZN
 _350_/ZN
 _351_/ZN
 _352_/ZN
 _353_/ZN
 _354_/ZN
 _355_/ZN
 _356_/ZN
 _357_/Z
 _358_/Z
 _359_/ZN
 _360_/ZN
 _361_/Z
 _362_/Z
 _363_/Z
 _364_/Z
 _365_/Z
 _366_/Z
 _367_/ZN
 _368_/ZN
 _369_/Z
 _370_/Z
 _371_/ZN
 _372_/ZN
 _373_/ZN
 _374_/ZN
 _375_/ZN
 _376_/ZN
 _377_/ZN
 _378_/ZN
 _379_/ZN
 _380_/Z
 _381_/ZN
 _382_/Z
 _383_/ZN
 _384_/ZN
 _385_/Z
 _386_/ZN
 _387_/Z
 _388_/ZN
 _389_/ZN
 _390_/ZN
 _391_/ZN
 _392_/ZN
 _393_/ZN
 _394_/ZN
 _395_/ZN
 _396_/ZN
 _397_/Z
 _398_/ZN
 _399_/ZN
 _400_/ZN
 _401_/Z
 _402_/ZN
 _403_/Z
 _404_/ZN
 _405_/ZN
 _406_/Z
 _407_/ZN
 _408_/ZN
 _409_/Z
 _410_/ZN
 _411_/ZN
 _412_/Z
 _413_/ZN
 _414_/ZN
 _415_/ZN
 _416_/Z
 _417_/Z
 _418_/Z
 _419_/ZN
 _420_/ZN
 _421_/ZN
 _422_/ZN
 _423_/ZN
 _424_/ZN
 _425_/ZN
 _426_/ZN
 _427_/ZN
 _428_/ZN
 _429_/ZN
 _430_/ZN
 _431_/ZN
 _432_/ZN
 _433_/ZN
 _434_/Z
 _435_/Z
 _436_/Z
 _437_/Z
 _438_/ZN
 _439_/ZN
 _440_/ZN
 _441_/Z
 _442_/ZN
 _443_/ZN
 _444_/ZN
 _445_/ZN
 _446_/ZN
 _447_/Z
 _448_/ZN
 _449_/Z
 _450_/ZN
 _451_/ZN
 _452_/ZN
 _453_/ZN
 _454_/ZN
 _455_/ZN
 _456_/ZN
 _457_/Z
 _458_/ZN
 _459_/ZN
 _460_/ZN
 _461_/ZN
 _462_/ZN
 _463_/Z
 _464_/Z
 _465_/ZN
 _466_/ZN
 _467_/ZN
 _468_/ZN
 _469_/Z
 _470_/ZN
 _471_/ZN
 _472_/ZN
 _473_/ZN
 _474_/ZN
 _475_/Z
 _476_/ZN
 _477_/ZN
 _478_/Z
 _479_/ZN
 _480_/ZN
 _481_/ZN
 _482_/Z
 _483_/Z
 _484_/Z
 _485_/Z
 _486_/Z
 _487_/Z
 _488_/ZN
 _489_/Z
 _490_/ZN
 _491_/ZN
 _492_/ZN
 _493_/Z
 _494_/Z
 _495_/Z
 _496_/ZN
 _497_/ZN
 _498_/ZN
 _499_/ZN
 _500_/ZN
 _501_/ZN
 _502_/ZN
 _503_/ZN
 _504_/ZN
 _505_/ZN
 _506_/ZN
 _507_/ZN
 _508_/ZN
 _509_/ZN
 _510_/ZN
 _511_/Z
 _512_/ZN
 _513_/ZN
 _514_/ZN
 _515_/ZN
 _516_/ZN
 _517_/ZN
 _518_/ZN
 _519_/ZN
 _520_/ZN
 _521_/ZN
 _522_/Z
 _523_/Z
 _524_/ZN
 _525_/Z
 _526_/ZN
 _527_/Z
 _528_/Z
 _529_/Z
 _530_/ZN
 _531_/ZN
 _532_/ZN
 _533_/ZN
 _534_/ZN
 _535_/Z
 _536_/ZN
 _537_/Z
 _538_/Z
 _539_/ZN
 _540_/ZN
 _541_/ZN
 _542_/ZN
 _543_/ZN
 _544_/ZN
 _545_/ZN
 _546_/ZN
 _547_/ZN
 _548_/ZN
 _549_/ZN
 _550_/ZN
 _551_/ZN
 _552_/ZN
 _553_/ZN
 _554_/Z
 _555_/ZN
 _556_/ZN
 _557_/ZN
 _558_/ZN
 _559_/ZN
 _560_/ZN
 _561_/ZN
 _562_/ZN
 _563_/ZN
 _564_/ZN
 _565_/ZN
 _566_/ZN
 _567_/ZN
 _568_/Z
 _569_/ZN
 _570_/ZN
 _571_/ZN
 _572_/Z
 _573_/ZN
 _574_/ZN
 _575_/ZN
 _576_/ZN
 _577_/ZN
 _578_/ZN
 _579_/ZN
 _580_/ZN
 _581_/Z
 _582_/ZN
 _583_/ZN
 _584_/ZN
 _585_/ZN
 _586_/Z
 _587_/ZN
 _588_/ZN
 _589_/ZN
 _590_/ZN
 _591_/ZN
 _592_/ZN
 _593_/ZN
 _594_/ZN
 _595_/Z
 _596_/Z
 _597_/ZN
 _598_/ZN
 _599_/ZN
 _600_/Z
 _601_/Z
 _602_/Z
 _603_/Z
 _604_/Z
 _605_/Z
 _606_/Z
 _607_/Z
 _608_/Z
 _609_/Z
 _610_/ZN
 _611_/ZN
 _612_/Z
 _613_/ZN
 _614_/ZN
 _615_/ZN
 _616_/ZN
 _617_/ZN
 _618_/ZN
 _619_/ZN
 _620_/ZN
 _621_/ZN
 _622_/ZN
 _623_/ZN
 _624_/Z
 _625_/ZN
 _626_/Z
 _627_/ZN
 _628_/ZN
 _629_/Z
 _630_/ZN
 _631_/ZN
 _632_/Z
 _633_/ZN
 _634_/ZN
 _635_/ZN
 _636_/ZN
 _637_/ZN
 _638_/Z
 _639_/ZN
 _640_/ZN
 _641_/ZN
 _642_/ZN
 _643_/ZN
 _644_/ZN
 _645_/ZN
 _646_/ZN
 _647_/ZN
 _648_/ZN
 _649_/Q
 _650_/Q
 _651_/Q
 _652_/Q
 _653_/Q
 _654_/Q
 _655_/Q
 _656_/Q
 _657_/Q
 _658_/Q
 _659_/Q
 _660_/Q
 _661_/Q
 _662_/Q
 _663_/Q
 _664_/Q
 _665_/Q
 _666_/Q
 _667_/Q
 _668_/Q
 _669_/Q
 _670_/Q
 _671_/Q
 _672_/Q
 _673_/Q
 _674_/Q
 _675_/Q
 _676_/Q
 _677_/Q
 _678_/Q
 _679_/Q
 _680_/Q
 _681_/Q
 _682_/Q
 _683_/Q
 _684_/Q
 _685_/Q
 _686_/Q
 _687_/Q
 _688_/Q
 _689_/Q
 _690_/Q
 _691_/Q
 _692_/Q
 _693_/Q
 _694_/Q
 _695_/Q
 _696_/Q
 _697_/Q
 _698_/Q
 _699_/Q
 _700_/Q
 _701_/Q
 _702_/Q
 _703_/Q
 _704_/Q
 _705_/Q
 _706_/Q
 _707_/Q
 _708_/Q
 _709_/Q
 _710_/Q
 _711_/Q
 _712_/Q
 _713_/Q
 _714_/Q
 _715_/Q
 _716_/Q
 _717_/Q
 _718_/Q
 _719_/Q
 _720_/Q
 _721_/Q
 _722_/Q
 _723_/Q
 _724_/Q
 _725_/Q
 _726_/Q
 _727_/Q
 _728_/Q
 _729_/Q
 _730_/Q
 _731_/Q
 _732_/Q
 _733_/Q
 _734_/Q
 _735_/Q
 _736_/Q
 _737_/Q
 _738_/Q
 _739_/Q
 _740_/Q
 _741_/Q
 _742_/Q
 _743_/Q
 _744_/Q
 _745_/Q
 _746_/Q
 _747_/Q
 _748_/Q
 _749_/Q
 _750_/Q
 _751_/ZN
 _752_/ZN
 _753_/ZN
 _754_/ZN
 _755_/ZN
 _756_/ZN
 _757_/ZN
 _758_/ZN
 _759_/ZN
 _760_/ZN
 _761_/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 157
%OL_METRIC_I design__max_slew_violation__count__corner:nom_tt_025C_5v00 157
max fanout violation count 6
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_tt_025C_5v00 6
max cap violation count 2
%OL_METRIC_I design__max_cap_violation__count__corner:nom_tt_025C_5v00 2
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 89 unclocked register/latch pins.
  _649_/CLK
  _650_/CLK
  _651_/CLK
  _652_/CLK
  _653_/CLK
  _654_/CLK
  _655_/CLK
  _656_/CLK
  _657_/CLK
  _658_/CLK
  _659_/CLK
  _660_/CLK
  _661_/CLK
  _662_/CLK
  _663_/CLK
  _664_/CLK
  _665_/CLK
  _666_/CLK
  _668_/CLK
  _669_/CLK
  _670_/CLK
  _683_/CLK
  _684_/CLK
  _685_/CLK
  _686_/CLK
  _687_/CLK
  _688_/CLK
  _689_/CLK
  _690_/CLK
  _691_/CLK
  _692_/CLK
  _693_/CLK
  _694_/CLK
  _695_/CLK
  _696_/CLK
  _697_/CLK
  _698_/CLK
  _699_/CLK
  _700_/CLK
  _701_/CLK
  _702_/CLK
  _703_/CLK
  _704_/CLK
  _705_/CLK
  _706_/CLK
  _707_/CLK
  _708_/CLK
  _709_/CLK
  _710_/CLK
  _711_/CLK
  _712_/CLK
  _713_/CLK
  _714_/CLK
  _715_/CLK
  _716_/CLK
  _717_/CLK
  _718_/CLK
  _719_/CLK
  _720_/CLK
  _721_/CLK
  _722_/CLK
  _723_/CLK
  _724_/CLK
  _725_/CLK
  _726_/CLK
  _727_/CLK
  _728_/CLK
  _729_/CLK
  _730_/CLK
  _731_/CLK
  _732_/CLK
  _733_/CLK
  _734_/CLK
  _735_/CLK
  _736_/CLK
  _737_/CLK
  _738_/CLK
  _739_/CLK
  _740_/CLK
  _741_/CLK
  _742_/CLK
  _743_/CLK
  _744_/CLK
  _745_/CLK
  _746_/CLK
  _747_/CLK
  _748_/CLK
  _749_/CLK
  _750_/CLK
Warning: There are 97 unconstrained endpoints.
  signal_bit_out
  _649_/D
  _650_/D
  _651_/D
  _652_/D
  _653_/D
  _654_/D
  _655_/D
  _656_/D
  _657_/D
  _658_/D
  _659_/D
  _660_/D
  _661_/D
  _662_/D
  _663_/D
  _664_/D
  _665_/D
  _666_/D
  _668_/D
  _669_/D
  _670_/D
  _676_/D
  _677_/D
  _678_/D
  _679_/D
  _680_/D
  _681_/D
  _682_/D
  _683_/D
  _684_/D
  _685_/D
  _686_/D
  _687_/D
  _688_/D
  _689_/D
  _690_/D
  _691_/D
  _692_/D
  _693_/D
  _694_/D
  _695_/D
  _696_/D
  _697_/D
  _698_/D
  _699_/D
  _700_/D
  _701_/D
  _702_/D
  _703_/D
  _704_/D
  _705_/D
  _706_/D
  _707_/D
  _708_/D
  _709_/D
  _710_/D
  _711_/D
  _712_/D
  _713_/D
  _714_/D
  _715_/D
  _716_/D
  _717_/D
  _718_/D
  _719_/D
  _720_/D
  _721_/D
  _722_/D
  _723_/D
  _724_/D
  _725_/D
  _726_/D
  _727_/D
  _728_/D
  _729_/D
  _730_/D
  _731_/D
  _732_/D
  _733_/D
  _734_/D
  _735_/D
  _736_/D
  _737_/D
  _738_/D
  _739_/D
  _740_/D
  _741_/D
  _742_/D
  _743_/D
  _744_/D
  _745_/D
  _746_/D
  _747_/D
  _748_/D
  _749_/D
  _750_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.640661e-03 4.493777e-04 4.059132e-08 2.090079e-03  84.4%
Combinational        3.204697e-04 6.711773e-05 3.845058e-08 3.876259e-04  15.6%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.961130e-03 5.164955e-04 7.904188e-08 2.477704e-03 100.0%
                            79.2%        20.8%         0.0%
%OL_METRIC_F power__internal__total 0.0019611299503594637
%OL_METRIC_F power__switching__total 0.0005164954927749932
%OL_METRIC_F power__leakage__total 7.904187526719397e-8
%OL_METRIC_F power__total 0.0024777043145149946

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_tt_025C_5v00 -0.25
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.108111 source latency _667_/CLK ^
-0.108111 target latency _667_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250000 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_tt_025C_5v00 0.25
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.108111 source latency _667_/CLK ^
-0.108111 target latency _667_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250000 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_tt_025C_5v00 0.6967218665869378
nom_tt_025C_5v00: 0.6967218665869378
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_tt_025C_5v00 9.95199861799434
nom_tt_025C_5v00: 9.95199861799434
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_tt_025C_5v00 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_tt_025C_5v00 0.696722
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_tt_025C_5v00 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: no
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.108111         network latency _667_/CLK
        3.691417 network latency _649_/CLK
---------------
0.108111 3.691417 latency
        3.583307 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
2.491458         network latency _649_/CLK
        2.491458 network latency _649_/CLK
---------------
2.491458 2.491458 latency
        0.000000 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.066485         network latency _667_/CLK
        0.066485 network latency _667_/CLK
---------------
0.066485 0.066485 latency
        0.000000 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 4.49 fmax = 222.91
%OL_END_REPORT
Writing SDF files for all corners…
