$date
	Thu Aug 14 20:54:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_cix32_comprehensive $end
$var wire 32 ! pc [31:0] $end
$var wire 1 " halted $end
$var wire 32 # flags [31:0] $end
$var wire 32 $ ecx [31:0] $end
$var wire 32 % eax [31:0] $end
$var wire 3 & cpu_mode [2:0] $end
$var reg 1 ' clk $end
$var reg 1 ( rst_n $end
$scope module dut $end
$var wire 1 ' clk $end
$var wire 3 ) cpu_mode [2:0] $end
$var wire 32 * eax [31:0] $end
$var wire 32 + ecx [31:0] $end
$var wire 32 , flags [31:0] $end
$var wire 1 " halted $end
$var wire 32 - pc [31:0] $end
$var wire 1 ( rst_n $end
$var reg 3 . cpu_mode_reg [2:0] $end
$var reg 4 / exec_state [3:0] $end
$var reg 32 0 flags_reg [31:0] $end
$var reg 1 1 fpu_enabled $end
$var reg 80 2 fpu_st0 [79:0] $end
$var reg 16 3 fpu_status [15:0] $end
$var reg 1 4 halted_reg $end
$var reg 8 5 opcode [7:0] $end
$var reg 1 6 paging_enabled $end
$var reg 32 7 pc_reg [31:0] $end
$var reg 1 8 protection_enabled $end
$var reg 1 9 simd_enabled $end
$var reg 128 : xmm0 [127:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 :
09
08
b0 7
06
bx 5
04
b0 3
b0 2
01
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
0(
0'
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#5
1'
#10
0'
#15
1'
#20
0'
#25
1'
#30
0'
1(
#35
b1 /
b10111000 5
1'
#40
0'
#45
b0 /
b101 !
b101 -
b101 7
b10010001101000101011001111000 %
b10010001101000101011001111000 *
1'
#50
0'
#55
b1 /
b11011011 5
1'
#60
0'
#65
b0 /
b111 !
b111 -
b111 7
11
1'
#70
0'
#75
b1 /
b11011001 5
1'
#80
0'
#85
b0 /
b1001 !
b1001 -
b1001 7
b111111111111111000000000000000000000000000000000000000000000000000000000000000 2
1'
#90
0'
#95
b1 /
b11011000 5
1'
#100
0'
#105
b0 /
b1011 !
b1011 -
b1011 7
b1000000000000001000000000000000000000000000000000000000000000000000000000000000 2
1'
#110
0'
#115
b1 /
b10111000 5
1'
#120
0'
#125
b0 /
b10000 !
b10000 -
b10000 7
b1 %
b1 *
1'
#130
0'
#135
b1 /
b1111 5
1'
#140
0'
#145
b0 /
b10011 !
b10011 -
b10011 7
b1 &
b1 )
b1 .
18
1'
#150
0'
#155
b1 /
1'
#160
0'
#165
b0 /
b10110 !
b10110 -
b10110 7
b10001001000100011001101000100010101010110011001110111100010001001100110101010101110111100110011011101111011101111111100000000 :
19
1'
#170
0'
#175
b1 /
b1000000 5
1'
#180
0'
#185
b0 /
b10111 !
b10111 -
b10111 7
b10 %
b10 *
1'
#190
0'
#195
b1 /
b1000001 5
1'
#200
0'
#205
b0 /
b11000 !
b11000 -
b11000 7
b1 $
b1 +
1'
#210
0'
#215
b1 /
b1001000 5
1'
#220
0'
#225
b0 /
b11001 !
b11001 -
b11001 7
b1 %
b1 *
1'
#230
0'
#235
b1 /
b10111000 5
1'
#240
0'
#245
b0 /
b11110 !
b11110 -
b11110 7
b10000000000000000000000000000001 %
b10000000000000000000000000000001 *
1'
#250
0'
#255
b1 /
b1111 5
1'
#260
0'
#265
b0 /
b100001 !
b100001 -
b100001 7
16
1'
#270
0'
#275
b1 /
b1000000 5
1'
#280
0'
#285
b0 /
b100010 !
b100010 -
b100010 7
b10000000000000000000000000000010 %
b10000000000000000000000000000010 *
1'
#290
0'
#295
b1 /
b1000001 5
1'
#300
0'
#305
b0 /
b100011 !
b100011 -
b100011 7
b10 $
b10 +
1'
#310
0'
#315
b1 /
b11110100 5
1'
#320
0'
#325
b0 /
1"
14
1'
#330
0'
#335
1'
#340
0'
#345
1'
#350
0'
#355
1'
#360
0'
#365
1'
#370
0'
#375
1'
#376
