// Seed: 2653783136
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_13 = 32'd56,
    parameter id_3  = 32'd1
) (
    input supply1 id_0,
    output tri id_1,
    input supply0 id_2,
    input wor _id_3,
    input supply1 id_4,
    output logic id_5
    , id_17,
    input wor id_6,
    input wire id_7,
    output supply0 id_8,
    input wor id_9,
    input tri0 id_10,
    output tri1 id_11,
    input tri0 id_12,
    input tri _id_13,
    output uwire id_14,
    output tri0 id_15
);
  initial id_5 <= 1;
  assign id_17 = !-1'b0;
  logic id_18;
  logic id_19 [id_13  *  1 : id_3] = 1;
  assign id_5 = {(1) - -1{1 ? -1 : id_6}};
  logic id_20 = id_17;
  module_0 modCall_1 (id_17);
  assign id_18 = 1;
  logic id_21;
  ;
  assign id_11 = -1;
  logic id_22;
endmodule
