vendor_name = ModelSim
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/delay_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/divider_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/multiplier_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/split_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/subtractor_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/clock_divider_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/subtractor_module_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/delay_module_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/split_module_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/multiplier_module_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/divider_module_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/bcd_converter.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/test_modules/queue_precharge_data.txt
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/db/KPN_Modules.cbx.xml
design_name = top_module
instance = comp, \hex_4[0]~output , hex_4[0]~output, top_module, 1
instance = comp, \hex_4[1]~output , hex_4[1]~output, top_module, 1
instance = comp, \hex_4[2]~output , hex_4[2]~output, top_module, 1
instance = comp, \hex_4[3]~output , hex_4[3]~output, top_module, 1
instance = comp, \hex_4[4]~output , hex_4[4]~output, top_module, 1
instance = comp, \hex_4[5]~output , hex_4[5]~output, top_module, 1
instance = comp, \hex_4[6]~output , hex_4[6]~output, top_module, 1
instance = comp, \hex_3[0]~output , hex_3[0]~output, top_module, 1
instance = comp, \hex_3[1]~output , hex_3[1]~output, top_module, 1
instance = comp, \hex_3[2]~output , hex_3[2]~output, top_module, 1
instance = comp, \hex_3[3]~output , hex_3[3]~output, top_module, 1
instance = comp, \hex_3[4]~output , hex_3[4]~output, top_module, 1
instance = comp, \hex_3[5]~output , hex_3[5]~output, top_module, 1
instance = comp, \hex_3[6]~output , hex_3[6]~output, top_module, 1
instance = comp, \hex_2[0]~output , hex_2[0]~output, top_module, 1
instance = comp, \hex_2[1]~output , hex_2[1]~output, top_module, 1
instance = comp, \hex_2[2]~output , hex_2[2]~output, top_module, 1
instance = comp, \hex_2[3]~output , hex_2[3]~output, top_module, 1
instance = comp, \hex_2[4]~output , hex_2[4]~output, top_module, 1
instance = comp, \hex_2[5]~output , hex_2[5]~output, top_module, 1
instance = comp, \hex_2[6]~output , hex_2[6]~output, top_module, 1
instance = comp, \hex_1[0]~output , hex_1[0]~output, top_module, 1
instance = comp, \hex_1[1]~output , hex_1[1]~output, top_module, 1
instance = comp, \hex_1[2]~output , hex_1[2]~output, top_module, 1
instance = comp, \hex_1[3]~output , hex_1[3]~output, top_module, 1
instance = comp, \hex_1[4]~output , hex_1[4]~output, top_module, 1
instance = comp, \hex_1[5]~output , hex_1[5]~output, top_module, 1
instance = comp, \hex_1[6]~output , hex_1[6]~output, top_module, 1
instance = comp, \hex_0[0]~output , hex_0[0]~output, top_module, 1
instance = comp, \hex_0[1]~output , hex_0[1]~output, top_module, 1
instance = comp, \hex_0[2]~output , hex_0[2]~output, top_module, 1
instance = comp, \hex_0[3]~output , hex_0[3]~output, top_module, 1
instance = comp, \hex_0[4]~output , hex_0[4]~output, top_module, 1
instance = comp, \hex_0[5]~output , hex_0[5]~output, top_module, 1
instance = comp, \hex_0[6]~output , hex_0[6]~output, top_module, 1
instance = comp, \clk~input , clk~input, top_module, 1
design_name = hard_block
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_NCSO~~ibuf , ~ALTERA_NCSO~~ibuf, hard_block, 1
