{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.391916",
   "Default View_TopLeft":"-411,-79",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 2520 -y 160 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 2520 -y 180 -defaultsOSRD
preplace port S_AXIS_PHASE_0 -pg 1 -lvl 0 -x -20 -y 710 -defaultsOSRD
preplace port M_AXIS_DATA_0 -pg 1 -lvl 7 -x 2520 -y 720 -defaultsOSRD
preplace port data_clk_0 -pg 1 -lvl 7 -x 2520 -y 1350 -defaultsOSRD
preplace port adc_mode_r1_0 -pg 1 -lvl 0 -x -20 -y 1720 -defaultsOSRD
preplace port adc_status_0 -pg 1 -lvl 7 -x 2520 -y 1700 -defaultsOSRD
preplace port adc_valid_0 -pg 1 -lvl 7 -x 2520 -y 1600 -defaultsOSRD
preplace port ap_rst_n_0 -pg 1 -lvl 7 -x 2520 -y 1460 -defaultsOSRD
preplace port dac_mode_r1_0 -pg 1 -lvl 0 -x -20 -y 1740 -defaultsOSRD
preplace port dac_valid_0 -pg 1 -lvl 0 -x -20 -y 1560 -defaultsOSRD
preplace port data_clk_ce_0 -pg 1 -lvl 0 -x -20 -y 1700 -defaultsOSRD
preplace port rx_clk_in_n_0 -pg 1 -lvl 0 -x -20 -y 1460 -defaultsOSRD
preplace port rx_clk_in_p_0 -pg 1 -lvl 0 -x -20 -y 1440 -defaultsOSRD
preplace port rx_frame_in_n_0 -pg 1 -lvl 0 -x -20 -y 1540 -defaultsOSRD
preplace port rx_frame_in_p_0 -pg 1 -lvl 0 -x -20 -y 1520 -defaultsOSRD
preplace port tx_clk_out_n_0 -pg 1 -lvl 7 -x 2520 -y 1500 -defaultsOSRD
preplace port tx_clk_out_p_0 -pg 1 -lvl 7 -x 2520 -y 1480 -defaultsOSRD
preplace port tx_frame_out_n_0 -pg 1 -lvl 7 -x 2520 -y 1540 -defaultsOSRD
preplace port tx_frame_out_p_0 -pg 1 -lvl 7 -x 2520 -y 1520 -defaultsOSRD
preplace port ud_wclk_0 -pg 1 -lvl 0 -x -20 -y 830 -defaultsOSRD
preplace port ud_wde_0 -pg 1 -lvl 0 -x -20 -y 1270 -defaultsOSRD
preplace port SPI0_SCLK_O_0 -pg 1 -lvl 7 -x 2520 -y 240 -defaultsOSRD
preplace port SPI0_MOSI_O_0 -pg 1 -lvl 7 -x 2520 -y 300 -defaultsOSRD
preplace port SPI0_MISO_I_0 -pg 1 -lvl 0 -x -20 -y 20 -defaultsOSRD
preplace port SPI0_SS_O_0 -pg 1 -lvl 7 -x 2520 -y 420 -defaultsOSRD
preplace portBus user_rstn -pg 1 -lvl 7 -x 2520 -y 1090 -defaultsOSRD
preplace portBus user_start -pg 1 -lvl 7 -x 2520 -y 930 -defaultsOSRD
preplace portBus adc_data_i1_0 -pg 1 -lvl 7 -x 2520 -y 1620 -defaultsOSRD
preplace portBus adc_data_i2_0 -pg 1 -lvl 7 -x 2520 -y 1660 -defaultsOSRD
preplace portBus adc_data_q1_0 -pg 1 -lvl 7 -x 2520 -y 1640 -defaultsOSRD
preplace portBus adc_data_q2_0 -pg 1 -lvl 7 -x 2520 -y 1680 -defaultsOSRD
preplace portBus dac_data_i1_0 -pg 1 -lvl 0 -x -20 -y 1580 -defaultsOSRD
preplace portBus dac_data_i2_0 -pg 1 -lvl 0 -x -20 -y 1620 -defaultsOSRD
preplace portBus dac_data_q1_0 -pg 1 -lvl 0 -x -20 -y 1600 -defaultsOSRD
preplace portBus dac_data_q2_0 -pg 1 -lvl 0 -x -20 -y 1640 -defaultsOSRD
preplace portBus rx_data_in_n_0 -pg 1 -lvl 0 -x -20 -y 1500 -defaultsOSRD
preplace portBus rx_data_in_p_0 -pg 1 -lvl 0 -x -20 -y 1480 -defaultsOSRD
preplace portBus tx_data_out_n_0 -pg 1 -lvl 7 -x 2520 -y 1580 -defaultsOSRD
preplace portBus tx_data_out_p_0 -pg 1 -lvl 7 -x 2520 -y 1560 -defaultsOSRD
preplace portBus GPIO_O_0 -pg 1 -lvl 7 -x 2520 -y 120 -defaultsOSRD
preplace portBus phase_0 -pg 1 -lvl 7 -x 2520 -y 1330 -defaultsOSRD
preplace portBus ud_wdata_0 -pg 1 -lvl 0 -x -20 -y 890 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -x 2150 -y 120 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 5 -x 1580 -y 920 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -x 1580 -y 1210 -defaultsOSRD
preplace inst uiFDMA_0 -pg 1 -lvl 4 -x 1250 -y 1150 -defaultsOSRD
preplace inst uifdma_dbuf_0 -pg 1 -lvl 3 -x 940 -y 880 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 2 -x 550 -y 1020 -defaultsOSRD
preplace inst ad9361_if_idelay_0 -pg 1 -lvl 5 -x 1580 -y 1570 -defaultsOSRD
preplace inst axi_lite_0 -pg 1 -lvl 3 -x 940 -y 1240 -defaultsOSRD
preplace inst gpio_user_rstn -pg 1 -lvl 6 -x 2150 -y 1040 -defaultsOSRD
preplace inst gpio_user_start -pg 1 -lvl 6 -x 2150 -y 880 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 200 -y 1170 -defaultsOSRD
preplace inst dds_compiler_0 -pg 1 -lvl 6 -x 2150 -y 680 -defaultsOSRD
preplace netloc xlconcat_0_dout 1 5 1 1740 160n
preplace netloc axi_lite_0_idly_en 1 3 2 1100J 1250 1370
preplace netloc axi_lite_0_idly_d 1 3 2 1090J 1270 1360
preplace netloc processing_system7_0_FCLK_CLK1 1 4 3 1410 330 NJ 330 2370
preplace netloc uifdma_dbuf_0_fdma_wirq 1 3 2 NJ 910 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 7 20 1270 370 1200 720 1150 1120 1240 1390 1070 1750 320 2380
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 10 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 2360
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 5 380 1210 730 1160 1110 1230 1400 1080 1780
preplace netloc gpio_user_rstn_gpio_io_o 1 6 1 2410J 1050n
preplace netloc gpio_user_start_gpio_io_o 1 2 5 760 1070 1110 990 N 990 1770 960 2400J
preplace netloc ad9361_if_idelay_0_data_clk 1 5 2 1800 1350 NJ
preplace netloc ad9361_if_idelay_0_adc_data_i1 1 5 2 NJ 1620 NJ
preplace netloc ad9361_if_idelay_0_adc_data_i2 1 5 2 NJ 1660 NJ
preplace netloc ad9361_if_idelay_0_adc_data_q1 1 5 2 NJ 1640 NJ
preplace netloc ad9361_if_idelay_0_adc_data_q2 1 5 2 NJ 1680 NJ
preplace netloc adc_mode_r1_0_1 1 0 5 NJ 1720 NJ 1720 NJ 1720 NJ 1720 NJ
preplace netloc ad9361_if_idelay_0_adc_status 1 5 2 NJ 1700 NJ
preplace netloc ad9361_if_idelay_0_adc_valid 1 5 2 NJ 1600 NJ
preplace netloc ad9361_if_idelay_0_ap_rst_n 1 5 2 NJ 1460 NJ
preplace netloc dac_data_i1_0_1 1 0 5 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ
preplace netloc dac_data_i2_0_1 1 0 5 NJ 1620 NJ 1620 NJ 1620 NJ 1620 NJ
preplace netloc dac_data_q1_0_1 1 0 5 NJ 1600 NJ 1600 NJ 1600 NJ 1600 NJ
preplace netloc dac_data_q2_0_1 1 0 5 NJ 1640 NJ 1640 NJ 1640 NJ 1640 NJ
preplace netloc dac_mode_r1_0_1 1 0 5 NJ 1740 NJ 1740 NJ 1740 NJ 1740 NJ
preplace netloc dac_valid_0_1 1 0 5 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ
preplace netloc data_clk_ce_0_1 1 0 5 NJ 1700 NJ 1700 NJ 1700 NJ 1700 NJ
preplace netloc rx_clk_in_n_0_1 1 0 5 NJ 1460 NJ 1460 NJ 1460 NJ 1460 NJ
preplace netloc rx_clk_in_p_0_1 1 0 5 NJ 1440 NJ 1440 NJ 1440 NJ 1440 NJ
preplace netloc rx_data_in_n_0_1 1 0 5 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ
preplace netloc rx_data_in_p_0_1 1 0 5 NJ 1480 NJ 1480 NJ 1480 NJ 1480 NJ
preplace netloc rx_frame_in_n_0_1 1 0 5 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ
preplace netloc rx_frame_in_p_0_1 1 0 5 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ
preplace netloc ad9361_if_idelay_0_tx_clk_out_n 1 5 2 NJ 1500 NJ
preplace netloc ad9361_if_idelay_0_tx_clk_out_p 1 5 2 NJ 1480 NJ
preplace netloc ad9361_if_idelay_0_tx_data_out_n 1 5 2 NJ 1580 NJ
preplace netloc ad9361_if_idelay_0_tx_data_out_p 1 5 2 NJ 1560 NJ
preplace netloc ad9361_if_idelay_0_tx_frame_out_n 1 5 2 NJ 1540 NJ
preplace netloc ad9361_if_idelay_0_tx_frame_out_p 1 5 2 NJ 1520 NJ
preplace netloc uifdma_dbuf_0_wbuf_sync_o 1 2 2 770 1080 1090
preplace netloc ud_wclk_0_1 1 0 3 NJ 830 NJ 830 NJ
preplace netloc ud_wde_0_1 1 0 3 0J 1280 NJ 1280 740J
preplace netloc processing_system7_0_GPIO_O 1 6 1 2450J 10n
preplace netloc processing_system7_0_SPI0_SCLK_O 1 6 1 2420J 90n
preplace netloc processing_system7_0_SPI0_MOSI_O 1 6 1 2410J 110n
preplace netloc SPI0_MISO_I_0_1 1 0 7 0J -70 NJ -70 NJ -70 NJ -70 NJ -70 NJ -70 2400
preplace netloc processing_system7_0_SPI0_SS_O 1 6 1 2400J 150n
preplace netloc axi_lite_0_phase 1 3 4 NJ 1260 1380J 1090 1740J 1120 2400J
preplace netloc ud_wdata_0_1 1 0 3 0J 840 NJ 840 750J
preplace netloc axi_interconnect_1_M03_AXI 1 2 4 690J 1060 1100J 850 NJ 850 1780
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 1760 100n
preplace netloc axi_interconnect_1_M02_AXI 1 2 4 710J 1050 NJ 1050 NJ 1050 1790
preplace netloc processing_system7_0_DDR 1 6 1 2440J 30n
preplace netloc uifdma_dbuf_0_FDMA_M 1 3 1 1120 830n
preplace netloc axi_interconnect_1_M00_AXI 1 2 1 700 990n
preplace netloc processing_system7_0_FIXED_IO 1 6 1 2430J 50n
preplace netloc S_AXIS_PHASE_0_1 1 0 6 0J 670 NJ 670 NJ 670 NJ 670 NJ 670 NJ
preplace netloc uiFDMA_0_M_AXI 1 4 1 N 1150
preplace netloc S00_AXI_1 1 1 6 370 310 NJ 310 NJ 310 NJ 310 NJ 310 2390
preplace netloc dds_compiler_0_M_AXIS_DATA 1 6 1 2410J 680n
preplace netloc axi_interconnect_1_M01_AXI 1 2 1 690 770n
levelinfo -pg 1 -20 200 550 940 1250 1580 2150 2520
pagesize -pg 1 -db -bbox -sgen -210 -120 2720 1800
"
}
{
   "da_board_cnt":"2",
   "da_clkrst_cnt":"9",
   "da_ps7_cnt":"1"
}
