SCUBA, Version Diamond (64-bit) 3.13.0.56.2
Mon Jun 24 18:08:02 2024
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\lscc\diamond\3.13\ispfpga\bin\nt64\scuba.exe -w -n PLL -lang vhdl -synth synplify -arch xo2c00 -type pll -fin 23.9 -mdiv 1 -ndiv 1 -trimp 0 -phasep 0 -trimp_r -adiv 15 -trims 0 -phases 0 -trims_r -bdiv 5 -phase_cntl STATIC -fb_mode 1 
    Circuit name     : PLL
    Module type      : pll
    Module Version   : 5.7
    Ports            : 
    Inputs       : CLKI
    Outputs      : CLKOP, CLKOS
    I/O buffer       : not inserted
    EDIF output      : PLL.edn
    VHDL output      : PLL.vhd
    VHDL template    : PLL_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : PLL.srp
    Estimated Resource Usage:
  
END   SCUBA Module Synthesis

