22:45:47 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Documents/ctm_openday/Vivado/matrix_mult/temp_xsdb_launch_script.tcl
22:45:47 INFO  : Registering command handlers for Vitis TCF services
22:45:49 INFO  : Platform repository initialization has completed.
22:45:50 INFO  : XSCT server has started successfully.
22:45:50 INFO  : Successfully done setting XSCT server connection channel  
22:45:50 INFO  : plnx-install-location is set to ''
22:45:50 INFO  : Successfully done setting workspace for the tool. 
22:45:50 INFO  : Successfully done query RDI_DATADIR 
22:46:43 INFO  : Result from executing command 'getProjects': matrix_mult
22:46:43 INFO  : Result from executing command 'getPlatforms': 
22:48:02 INFO  : Result from executing command 'getProjects': matrix_mult
22:48:02 INFO  : Result from executing command 'getPlatforms': matrix_mult|/home/daniel/Documents/ctm_openday/Vivado/matrix_mult/matrix_mult/export/matrix_mult/matrix_mult.xpfm
22:49:53 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_app'...
10:25:18 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/temp_xsdb_launch_script.tcl
10:25:20 INFO  : XSCT server has started successfully.
10:25:20 INFO  : plnx-install-location is set to ''
10:25:20 INFO  : Successfully done setting XSCT server connection channel  
10:25:20 INFO  : Successfully done setting workspace for the tool. 
10:25:22 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


10:25:22 INFO  : Platform repository initialization has completed.
10:25:22 INFO  : Registering command handlers for Vitis TCF services
10:25:22 INFO  : Successfully done query RDI_DATADIR 
10:27:01 INFO  : Result from executing command 'getProjects': matrix_mult_platform
10:27:01 INFO  : Result from executing command 'getPlatforms': 
10:27:58 INFO  : Result from executing command 'getProjects': matrix_mult_platform
10:27:58 INFO  : Result from executing command 'getPlatforms': matrix_mult_platform|/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/matrix_mult_platform.xpfm
10:28:42 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_app'...
10:31:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:10 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:31:10 INFO  : 'jtag frequency' command is executed.
10:31:10 INFO  : Sourcing of '/home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:31:10 INFO  : Context for 'APU' is selected.
10:31:11 INFO  : System reset is completed.
10:31:14 INFO  : 'after 3000' command is executed.
10:31:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:31:17 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/_ide/bitstream/design_1_wrapper.bit"
10:31:18 INFO  : Context for 'APU' is selected.
10:31:18 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa'.
10:31:18 INFO  : 'configparams force-mem-access 1' command is executed.
10:31:18 INFO  : Context for 'APU' is selected.
10:31:18 INFO  : Boot mode is read from the target.
10:31:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:31:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:31:19 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:31:19 INFO  : 'set bp_31_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:31:19 INFO  : 'con -block -timeout 60' command is executed.
10:31:19 INFO  : 'bpremove $bp_31_19_fsbl_bp' command is executed.
10:31:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:31:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:31:19 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/Debug/matrix_mult_app.elf' is downloaded to processor 'psu_cortexa53_0'.
10:31:19 INFO  : 'configparams force-mem-access 0' command is executed.
10:31:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf
set bp_31_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/Debug/matrix_mult_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:31:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:31:19 INFO  : 'con' command is executed.
10:31:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:31:19 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app_system/_ide/scripts/systemdebugger_matrix_mult_app_system_standalone.tcl'
10:31:47 INFO  : Disconnected from the channel tcfchan#4.
10:56:09 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_app'...
10:56:31 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_app'...
10:57:18 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_app'...
10:57:50 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_app'...
10:58:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:35 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:58:35 INFO  : 'jtag frequency' command is executed.
10:58:35 INFO  : Sourcing of '/home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:58:35 INFO  : Context for 'APU' is selected.
10:58:36 INFO  : System reset is completed.
10:58:39 INFO  : 'after 3000' command is executed.
10:58:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:58:43 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/_ide/bitstream/design_1_wrapper.bit"
10:58:43 INFO  : Context for 'APU' is selected.
10:58:43 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa'.
10:58:43 INFO  : 'configparams force-mem-access 1' command is executed.
10:58:43 INFO  : Context for 'APU' is selected.
10:58:43 INFO  : Boot mode is read from the target.
10:58:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:58:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:58:43 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:58:43 INFO  : 'set bp_58_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:58:44 INFO  : 'con -block -timeout 60' command is executed.
10:58:44 INFO  : 'bpremove $bp_58_43_fsbl_bp' command is executed.
10:58:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:58:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:58:45 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/Debug/matrix_mult_app.elf' is downloaded to processor 'psu_cortexa53_0'.
10:58:45 INFO  : 'configparams force-mem-access 0' command is executed.
10:58:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf
set bp_58_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/Debug/matrix_mult_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:58:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:58:45 INFO  : 'con' command is executed.
10:58:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:58:45 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app_system/_ide/scripts/systemdebugger_matrix_mult_app_system_standalone.tcl'
10:59:24 INFO  : Disconnected from the channel tcfchan#9.
10:59:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:59:26 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:59:26 INFO  : 'jtag frequency' command is executed.
10:59:26 INFO  : Sourcing of '/home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:59:26 INFO  : Context for 'APU' is selected.
10:59:26 INFO  : System reset is completed.
10:59:29 INFO  : 'after 3000' command is executed.
10:59:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:59:33 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/_ide/bitstream/design_1_wrapper.bit"
10:59:33 INFO  : Context for 'APU' is selected.
10:59:33 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa'.
10:59:33 INFO  : 'configparams force-mem-access 1' command is executed.
10:59:33 INFO  : Context for 'APU' is selected.
10:59:33 INFO  : Boot mode is read from the target.
10:59:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:59:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:59:33 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:59:33 INFO  : 'set bp_59_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:59:34 INFO  : 'con -block -timeout 60' command is executed.
10:59:34 INFO  : 'bpremove $bp_59_33_fsbl_bp' command is executed.
10:59:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:59:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:59:34 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/Debug/matrix_mult_app.elf' is downloaded to processor 'psu_cortexa53_0'.
10:59:34 INFO  : 'configparams force-mem-access 0' command is executed.
10:59:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf
set bp_59_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/Debug/matrix_mult_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:59:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:59:34 INFO  : 'con' command is executed.
10:59:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:59:34 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app_system/_ide/scripts/systemdebugger_matrix_mult_app_system_standalone.tcl'
11:01:53 INFO  : Disconnected from the channel tcfchan#10.
11:03:27 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_app'...
11:03:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:56 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:03:56 INFO  : 'jtag frequency' command is executed.
11:03:56 INFO  : Sourcing of '/home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:03:56 INFO  : Context for 'APU' is selected.
11:03:57 INFO  : System reset is completed.
11:04:00 INFO  : 'after 3000' command is executed.
11:04:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:04:03 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/_ide/bitstream/design_1_wrapper.bit"
11:04:03 INFO  : Context for 'APU' is selected.
11:04:03 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa'.
11:04:03 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:03 INFO  : Context for 'APU' is selected.
11:04:03 INFO  : Boot mode is read from the target.
11:04:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:04:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:04:04 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:04:04 INFO  : 'set bp_4_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:04:04 INFO  : 'con -block -timeout 60' command is executed.
11:04:04 INFO  : 'bpremove $bp_4_4_fsbl_bp' command is executed.
11:04:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:04:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:04:05 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/Debug/matrix_mult_app.elf' is downloaded to processor 'psu_cortexa53_0'.
11:04:05 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf
set bp_4_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/Debug/matrix_mult_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:04:05 INFO  : 'con' command is executed.
11:04:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:04:05 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app_system/_ide/scripts/systemdebugger_matrix_mult_app_system_standalone.tcl'
11:04:38 INFO  : Disconnected from the channel tcfchan#12.
11:04:42 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_app'...
11:04:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:54 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:04:54 INFO  : 'jtag frequency' command is executed.
11:04:54 INFO  : Sourcing of '/home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:04:54 INFO  : Context for 'APU' is selected.
11:04:55 INFO  : System reset is completed.
11:04:58 INFO  : 'after 3000' command is executed.
11:04:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:05:01 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/_ide/bitstream/design_1_wrapper.bit"
11:05:01 INFO  : Context for 'APU' is selected.
11:05:01 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa'.
11:05:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:02 INFO  : Context for 'APU' is selected.
11:05:02 INFO  : Boot mode is read from the target.
11:05:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:05:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:05:02 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:05:02 INFO  : 'set bp_5_2_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:05:02 INFO  : 'con -block -timeout 60' command is executed.
11:05:02 INFO  : 'bpremove $bp_5_2_fsbl_bp' command is executed.
11:05:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:05:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:05:03 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/Debug/matrix_mult_app.elf' is downloaded to processor 'psu_cortexa53_0'.
11:05:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:05:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf
set bp_5_2_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_2_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/Debug/matrix_mult_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:05:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:05:03 INFO  : 'con' command is executed.
11:05:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:05:03 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app_system/_ide/scripts/systemdebugger_matrix_mult_app_system_standalone.tcl'
11:06:15 INFO  : Disconnected from the channel tcfchan#14.
11:16:08 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_fix_app'...
11:16:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:34 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:16:34 INFO  : 'jtag frequency' command is executed.
11:16:34 INFO  : Sourcing of '/home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:16:34 INFO  : Context for 'APU' is selected.
11:16:35 INFO  : System reset is completed.
11:16:38 INFO  : 'after 3000' command is executed.
11:16:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:16:41 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/_ide/bitstream/design_1_wrapper.bit"
11:16:42 INFO  : Context for 'APU' is selected.
11:16:42 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa'.
11:16:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:16:42 INFO  : Context for 'APU' is selected.
11:16:42 INFO  : Boot mode is read from the target.
11:16:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:16:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:16:42 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:16:42 INFO  : 'set bp_16_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:16:43 INFO  : 'con -block -timeout 60' command is executed.
11:16:43 INFO  : 'bpremove $bp_16_42_fsbl_bp' command is executed.
11:16:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:16:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:16:43 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/Debug/matrix_mult_fix_app.elf' is downloaded to processor 'psu_cortexa53_0'.
11:16:43 INFO  : 'configparams force-mem-access 0' command is executed.
11:16:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf
set bp_16_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/Debug/matrix_mult_fix_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:16:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:16:43 INFO  : 'con' command is executed.
11:16:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:16:43 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app_system/_ide/scripts/systemdebugger_matrix_mult_fix_app_system_standalone.tcl'
11:17:04 INFO  : Disconnected from the channel tcfchan#16.
11:17:08 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_fix_app'...
11:17:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:19 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:17:19 INFO  : 'jtag frequency' command is executed.
11:17:19 INFO  : Sourcing of '/home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:17:19 INFO  : Context for 'APU' is selected.
11:17:20 INFO  : System reset is completed.
11:17:23 INFO  : 'after 3000' command is executed.
11:17:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:17:26 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/_ide/bitstream/design_1_wrapper.bit"
11:17:26 INFO  : Context for 'APU' is selected.
11:17:26 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa'.
11:17:26 INFO  : 'configparams force-mem-access 1' command is executed.
11:17:26 INFO  : Context for 'APU' is selected.
11:17:26 INFO  : Boot mode is read from the target.
11:17:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:17:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:17:27 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:17:27 INFO  : 'set bp_17_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:17:28 INFO  : 'con -block -timeout 60' command is executed.
11:17:28 INFO  : 'bpremove $bp_17_27_fsbl_bp' command is executed.
11:17:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:17:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:17:29 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/Debug/matrix_mult_fix_app.elf' is downloaded to processor 'psu_cortexa53_0'.
11:17:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:17:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf
set bp_17_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/Debug/matrix_mult_fix_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:17:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:17:29 INFO  : 'con' command is executed.
11:17:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:17:29 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app_system/_ide/scripts/systemdebugger_matrix_mult_fix_app_system_standalone.tcl'
11:17:54 INFO  : Disconnected from the channel tcfchan#18.
11:20:07 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_fix_app'...
11:20:16 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_fix_app'...
11:20:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:57 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:20:57 INFO  : 'jtag frequency' command is executed.
11:20:57 INFO  : Sourcing of '/home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:20:57 INFO  : Context for 'APU' is selected.
11:20:58 INFO  : System reset is completed.
11:21:01 INFO  : 'after 3000' command is executed.
11:21:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:21:04 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/_ide/bitstream/design_1_wrapper.bit"
11:21:04 INFO  : Context for 'APU' is selected.
11:21:04 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa'.
11:21:04 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:04 INFO  : Context for 'APU' is selected.
11:21:04 INFO  : Boot mode is read from the target.
11:21:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:21:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:21:05 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:21:05 INFO  : 'set bp_21_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:21:05 INFO  : 'con -block -timeout 60' command is executed.
11:21:05 INFO  : 'bpremove $bp_21_5_fsbl_bp' command is executed.
11:21:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:21:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:21:06 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/Debug/matrix_mult_fix_app.elf' is downloaded to processor 'psu_cortexa53_0'.
11:21:06 INFO  : 'configparams force-mem-access 0' command is executed.
11:21:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf
set bp_21_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/Debug/matrix_mult_fix_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:21:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:21:06 INFO  : 'con' command is executed.
11:21:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:21:06 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app_system/_ide/scripts/systemdebugger_matrix_mult_fix_app_system_standalone.tcl'
11:22:01 INFO  : Disconnected from the channel tcfchan#21.
11:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:21 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:24:21 INFO  : 'jtag frequency' command is executed.
11:24:21 INFO  : Sourcing of '/home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:24:21 INFO  : Context for 'APU' is selected.
11:24:22 INFO  : System reset is completed.
11:24:25 INFO  : 'after 3000' command is executed.
11:24:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:24:28 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/_ide/bitstream/design_1_wrapper.bit"
11:24:28 INFO  : Context for 'APU' is selected.
11:24:28 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa'.
11:24:28 INFO  : 'configparams force-mem-access 1' command is executed.
11:24:28 INFO  : Context for 'APU' is selected.
11:24:28 INFO  : Boot mode is read from the target.
11:24:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:24:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:24:29 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:24:29 INFO  : 'set bp_24_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:24:29 INFO  : 'con -block -timeout 60' command is executed.
11:24:29 INFO  : 'bpremove $bp_24_29_fsbl_bp' command is executed.
11:24:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:24:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:24:30 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/Debug/matrix_mult_fix_app.elf' is downloaded to processor 'psu_cortexa53_0'.
11:24:30 INFO  : 'configparams force-mem-access 0' command is executed.
11:24:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf
set bp_24_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/Debug/matrix_mult_fix_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:24:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:24:30 INFO  : 'con' command is executed.
11:24:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:24:30 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app_system/_ide/scripts/systemdebugger_matrix_mult_fix_app_system_standalone.tcl'
11:25:08 INFO  : Disconnected from the channel tcfchan#22.
11:26:41 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_fix_app'...
11:26:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:55 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:26:55 INFO  : 'jtag frequency' command is executed.
11:26:55 INFO  : Sourcing of '/home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:26:55 INFO  : Context for 'APU' is selected.
11:26:56 INFO  : System reset is completed.
11:26:59 INFO  : 'after 3000' command is executed.
11:26:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:27:02 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/_ide/bitstream/design_1_wrapper.bit"
11:27:02 INFO  : Context for 'APU' is selected.
11:27:02 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa'.
11:27:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:02 INFO  : Context for 'APU' is selected.
11:27:02 INFO  : Boot mode is read from the target.
11:27:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:27:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:27:03 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:27:03 INFO  : 'set bp_27_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:27:03 INFO  : 'con -block -timeout 60' command is executed.
11:27:03 INFO  : 'bpremove $bp_27_3_fsbl_bp' command is executed.
11:27:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:27:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:27:04 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/Debug/matrix_mult_fix_app.elf' is downloaded to processor 'psu_cortexa53_0'.
11:27:04 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf
set bp_27_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/Debug/matrix_mult_fix_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:27:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:27:04 INFO  : 'con' command is executed.
11:27:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:27:04 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app_system/_ide/scripts/systemdebugger_matrix_mult_fix_app_system_standalone.tcl'
11:27:20 INFO  : Disconnected from the channel tcfchan#24.
11:28:11 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_fix_app'...
11:28:44 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_fix_app'...
11:29:35 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_fix_app'...
11:29:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:53 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:29:53 INFO  : 'jtag frequency' command is executed.
11:29:53 INFO  : Sourcing of '/home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:29:53 INFO  : Context for 'APU' is selected.
11:29:53 INFO  : System reset is completed.
11:29:56 INFO  : 'after 3000' command is executed.
11:29:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:30:00 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/_ide/bitstream/design_1_wrapper.bit"
11:30:00 INFO  : Context for 'APU' is selected.
11:30:00 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa'.
11:30:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:00 INFO  : Context for 'APU' is selected.
11:30:00 INFO  : Boot mode is read from the target.
11:30:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:30:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:30:01 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:30:01 INFO  : 'set bp_30_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:30:01 INFO  : 'con -block -timeout 60' command is executed.
11:30:01 INFO  : 'bpremove $bp_30_1_fsbl_bp' command is executed.
11:30:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:30:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:30:02 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/Debug/matrix_mult_fix_app.elf' is downloaded to processor 'psu_cortexa53_0'.
11:30:02 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf
set bp_30_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/Debug/matrix_mult_fix_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:30:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:30:02 INFO  : 'con' command is executed.
11:30:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:30:02 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app_system/_ide/scripts/systemdebugger_matrix_mult_fix_app_system_standalone.tcl'
11:30:22 INFO  : Disconnected from the channel tcfchan#28.
11:30:59 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_fix_app'...
11:31:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:10 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:31:10 INFO  : 'jtag frequency' command is executed.
11:31:10 INFO  : Sourcing of '/home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:31:10 INFO  : Context for 'APU' is selected.
11:31:11 INFO  : System reset is completed.
11:31:14 INFO  : 'after 3000' command is executed.
11:31:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:31:17 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/_ide/bitstream/design_1_wrapper.bit"
11:31:17 INFO  : Context for 'APU' is selected.
11:31:17 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa'.
11:31:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:17 INFO  : Context for 'APU' is selected.
11:31:17 INFO  : Boot mode is read from the target.
11:31:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:31:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:31:18 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:31:18 INFO  : 'set bp_31_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:31:19 INFO  : 'con -block -timeout 60' command is executed.
11:31:19 INFO  : 'bpremove $bp_31_18_fsbl_bp' command is executed.
11:31:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:31:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:31:19 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/Debug/matrix_mult_fix_app.elf' is downloaded to processor 'psu_cortexa53_0'.
11:31:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf
set bp_31_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/Debug/matrix_mult_fix_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:31:20 INFO  : 'con' command is executed.
11:31:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:31:20 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app_system/_ide/scripts/systemdebugger_matrix_mult_fix_app_system_standalone.tcl'
11:33:15 INFO  : Disconnected from the channel tcfchan#30.
11:33:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:17 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:33:17 INFO  : 'jtag frequency' command is executed.
11:33:17 INFO  : Sourcing of '/home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:33:17 INFO  : Context for 'APU' is selected.
11:33:18 INFO  : System reset is completed.
11:33:21 INFO  : 'after 3000' command is executed.
11:33:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:33:24 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/_ide/bitstream/design_1_wrapper.bit"
11:33:24 INFO  : Context for 'APU' is selected.
11:33:24 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa'.
11:33:24 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:24 INFO  : Context for 'APU' is selected.
11:33:24 INFO  : Boot mode is read from the target.
11:33:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:33:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:33:25 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:33:25 INFO  : 'set bp_33_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:33:26 INFO  : 'con -block -timeout 60' command is executed.
11:33:26 INFO  : 'bpremove $bp_33_25_fsbl_bp' command is executed.
11:33:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:33:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:33:27 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/Debug/matrix_mult_fix_app.elf' is downloaded to processor 'psu_cortexa53_0'.
11:33:27 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf
set bp_33_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/Debug/matrix_mult_fix_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:33:27 INFO  : 'con' command is executed.
11:33:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:33:27 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app_system/_ide/scripts/systemdebugger_matrix_mult_fix_app_system_standalone.tcl'
11:34:12 INFO  : Disconnected from the channel tcfchan#31.
11:35:35 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_fix_app'...
11:35:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:49 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:35:49 INFO  : 'jtag frequency' command is executed.
11:35:49 INFO  : Sourcing of '/home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:35:50 INFO  : Context for 'APU' is selected.
11:35:50 INFO  : System reset is completed.
11:35:53 INFO  : 'after 3000' command is executed.
11:35:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:35:57 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/_ide/bitstream/design_1_wrapper.bit"
11:35:57 INFO  : Context for 'APU' is selected.
11:35:57 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa'.
11:35:57 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:57 INFO  : Context for 'APU' is selected.
11:35:57 INFO  : Boot mode is read from the target.
11:35:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:35:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:35:57 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:35:57 INFO  : 'set bp_35_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:35:58 INFO  : 'con -block -timeout 60' command is executed.
11:35:58 INFO  : 'bpremove $bp_35_57_fsbl_bp' command is executed.
11:35:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:35:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:35:59 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/Debug/matrix_mult_fix_app.elf' is downloaded to processor 'psu_cortexa53_0'.
11:35:59 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf
set bp_35_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/Debug/matrix_mult_fix_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:35:59 INFO  : 'con' command is executed.
11:35:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:35:59 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app_system/_ide/scripts/systemdebugger_matrix_mult_fix_app_system_standalone.tcl'
11:40:07 INFO  : Disconnected from the channel tcfchan#33.
11:40:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:12 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:40:12 INFO  : 'jtag frequency' command is executed.
11:40:12 INFO  : Sourcing of '/home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:40:12 INFO  : Context for 'APU' is selected.
11:40:12 INFO  : System reset is completed.
11:40:15 INFO  : 'after 3000' command is executed.
11:40:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
11:40:19 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/_ide/bitstream/design_1_wrapper.bit"
11:40:19 INFO  : Context for 'APU' is selected.
11:40:19 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa'.
11:40:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:40:19 INFO  : Context for 'APU' is selected.
11:40:19 INFO  : Boot mode is read from the target.
11:40:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:40:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:40:19 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:40:19 INFO  : 'set bp_40_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:40:20 INFO  : 'con -block -timeout 60' command is executed.
11:40:20 INFO  : 'bpremove $bp_40_19_fsbl_bp' command is executed.
11:40:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:40:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:40:20 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/Debug/matrix_mult_fix_app.elf' is downloaded to processor 'psu_cortexa53_0'.
11:40:20 INFO  : 'configparams force-mem-access 0' command is executed.
11:40:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf
set bp_40_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app/Debug/matrix_mult_fix_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:40:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:40:20 INFO  : 'con' command is executed.
11:40:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:40:20 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_fix_app_system/_ide/scripts/systemdebugger_matrix_mult_fix_app_system_standalone.tcl'
11:42:20 INFO  : Disconnected from the channel tcfchan#34.
12:17:22 INFO  : Result from executing command 'getProjects': matrix_mult_notimer_platform;matrix_mult_platform
12:17:22 INFO  : Result from executing command 'getPlatforms': matrix_mult_platform|/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/matrix_mult_platform.xpfm
12:18:42 INFO  : Result from executing command 'getProjects': matrix_mult_notimer_platform;matrix_mult_platform
12:18:42 INFO  : Result from executing command 'getPlatforms': matrix_mult_notimer_platform|/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform/export/matrix_mult_notimer_platform/matrix_mult_notimer_platform.xpfm;matrix_mult_platform|/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/matrix_mult_platform.xpfm
12:19:49 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_notimer_app'...
12:20:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:13 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:20:13 INFO  : 'jtag frequency' command is executed.
12:20:13 INFO  : Sourcing of '/home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:20:13 INFO  : Context for 'APU' is selected.
12:20:14 INFO  : System reset is completed.
12:20:17 INFO  : 'after 3000' command is executed.
12:20:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
12:20:20 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_app/_ide/bitstream/design_1_wrapper_notimer.bit"
12:20:20 INFO  : Context for 'APU' is selected.
12:20:21 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform/export/matrix_mult_notimer_platform/hw/design_1_wrapper_notimer.xsa'.
12:20:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:20:21 INFO  : Context for 'APU' is selected.
12:20:21 INFO  : Boot mode is read from the target.
12:20:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:20:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:20:21 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform/export/matrix_mult_notimer_platform/sw/matrix_mult_notimer_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:20:21 INFO  : 'set bp_20_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:20:22 INFO  : 'con -block -timeout 60' command is executed.
12:20:22 INFO  : 'bpremove $bp_20_21_fsbl_bp' command is executed.
12:20:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:20:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:20:23 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_app/Debug/matrix_mult_notimer_app.elf' is downloaded to processor 'psu_cortexa53_0'.
12:20:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:20:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_app/_ide/bitstream/design_1_wrapper_notimer.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform/export/matrix_mult_notimer_platform/hw/design_1_wrapper_notimer.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform/export/matrix_mult_notimer_platform/sw/matrix_mult_notimer_platform/boot/fsbl.elf
set bp_20_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_app/Debug/matrix_mult_notimer_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:20:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:20:23 INFO  : 'con' command is executed.
12:20:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:20:23 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_app_system_standalone.tcl'
12:21:30 INFO  : Disconnected from the channel tcfchan#37.
12:22:05 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_notimer_app'...
12:27:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:28 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:27:28 INFO  : 'jtag frequency' command is executed.
12:27:28 INFO  : Sourcing of '/home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:27:28 INFO  : Context for 'APU' is selected.
12:27:29 INFO  : System reset is completed.
12:27:32 INFO  : 'after 3000' command is executed.
12:27:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
12:27:35 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_app/_ide/bitstream/design_1_wrapper_notimer.bit"
12:27:36 INFO  : Context for 'APU' is selected.
12:27:36 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform/export/matrix_mult_notimer_platform/hw/design_1_wrapper_notimer.xsa'.
12:27:36 INFO  : 'configparams force-mem-access 1' command is executed.
12:27:36 INFO  : Context for 'APU' is selected.
12:27:36 INFO  : Boot mode is read from the target.
12:27:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:27:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:27:36 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform/export/matrix_mult_notimer_platform/sw/matrix_mult_notimer_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:27:36 INFO  : 'set bp_27_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:27:37 INFO  : 'con -block -timeout 60' command is executed.
12:27:37 INFO  : 'bpremove $bp_27_36_fsbl_bp' command is executed.
12:27:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:27:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:27:37 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_app/Debug/matrix_mult_notimer_app.elf' is downloaded to processor 'psu_cortexa53_0'.
12:27:37 INFO  : 'configparams force-mem-access 0' command is executed.
12:27:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_app/_ide/bitstream/design_1_wrapper_notimer.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform/export/matrix_mult_notimer_platform/hw/design_1_wrapper_notimer.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform/export/matrix_mult_notimer_platform/sw/matrix_mult_notimer_platform/boot/fsbl.elf
set bp_27_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_app/Debug/matrix_mult_notimer_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:27:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:27:37 INFO  : 'con' command is executed.
12:27:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:27:37 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_app_system_standalone.tcl'
12:28:45 INFO  : Disconnected from the channel tcfchan#39.
14:13:37 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/temp_xsdb_launch_script.tcl
14:13:40 INFO  : XSCT server has started successfully.
14:13:40 INFO  : plnx-install-location is set to ''
14:13:40 INFO  : Successfully done setting XSCT server connection channel  
14:13:40 INFO  : Successfully done setting workspace for the tool. 
14:13:42 INFO  : Platform repository initialization has completed.
14:13:42 INFO  : Successfully done query RDI_DATADIR 
14:13:42 INFO  : Registering command handlers for Vitis TCF services
14:53:25 INFO  : Result from executing command 'getProjects': matrix_mult_notimer_platform;matrix_mult_notimer_platform_feup;matrix_mult_platform
14:53:25 INFO  : Result from executing command 'getPlatforms': matrix_mult_notimer_platform|/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform/export/matrix_mult_notimer_platform/matrix_mult_notimer_platform.xpfm;matrix_mult_platform|/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/matrix_mult_platform.xpfm;matrix_mult|/home/daniel/Documents/ctm_openday/Vivado/matrix_mult/matrix_mult/export/matrix_mult/matrix_mult.xpfm
14:54:30 INFO  : Result from executing command 'getProjects': matrix_mult_notimer_platform;matrix_mult_notimer_platform_feup;matrix_mult_platform
14:54:30 INFO  : Result from executing command 'getPlatforms': matrix_mult_notimer_platform_feup|/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/matrix_mult_notimer_platform_feup.xpfm;matrix_mult|/home/daniel/Documents/ctm_openday/Vivado/matrix_mult/matrix_mult/export/matrix_mult/matrix_mult.xpfm
14:56:09 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_notimer_feup_app'...
14:56:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:30 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:56:30 INFO  : 'jtag frequency' command is executed.
14:56:30 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:56:30 INFO  : Context for 'APU' is selected.
14:56:31 INFO  : System reset is completed.
14:56:34 INFO  : 'after 3000' command is executed.
14:56:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:56:38 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer.bit"
14:56:38 INFO  : Context for 'APU' is selected.
14:56:38 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer.xsa'.
14:56:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:38 INFO  : Context for 'APU' is selected.
14:56:38 INFO  : Boot mode is read from the target.
14:56:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:56:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:56:39 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:56:39 INFO  : 'set bp_56_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:56:39 INFO  : 'con -block -timeout 60' command is executed.
14:56:39 INFO  : 'bpremove $bp_56_39_fsbl_bp' command is executed.
14:56:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:56:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:56:40 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:56:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_56_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:56:40 INFO  : 'con' command is executed.
14:56:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:56:40 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
14:57:39 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_notimer_feup_app'...
14:58:17 INFO  : Disconnected from the channel tcfchan#5.
14:58:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:18 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:58:18 INFO  : 'jtag frequency' command is executed.
14:58:18 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:58:18 INFO  : Context for 'APU' is selected.
14:58:18 INFO  : System reset is completed.
14:58:21 INFO  : 'after 3000' command is executed.
14:58:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
14:58:25 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer.bit"
14:58:25 INFO  : Context for 'APU' is selected.
14:58:25 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer.xsa'.
14:58:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:25 INFO  : Context for 'APU' is selected.
14:58:25 INFO  : Boot mode is read from the target.
14:58:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:58:25 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:58:25 INFO  : 'set bp_58_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:58:26 INFO  : 'con -block -timeout 60' command is executed.
14:58:26 INFO  : 'bpremove $bp_58_25_fsbl_bp' command is executed.
14:58:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:58:26 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:58:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_58_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:26 INFO  : 'con' command is executed.
14:58:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:58:26 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
14:59:15 INFO  : Disconnected from the channel tcfchan#7.
15:00:35 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_notimer_feup_app'...
15:00:53 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_notimer_feup_app'...
15:01:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:14 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:01:14 INFO  : 'jtag frequency' command is executed.
15:01:14 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:01:14 INFO  : Context for 'APU' is selected.
15:01:15 INFO  : System reset is completed.
15:01:18 INFO  : 'after 3000' command is executed.
15:01:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:01:22 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer.bit"
15:01:22 INFO  : Context for 'APU' is selected.
15:01:22 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer.xsa'.
15:01:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:22 INFO  : Context for 'APU' is selected.
15:01:22 INFO  : Boot mode is read from the target.
15:01:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:01:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:01:22 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:01:22 INFO  : 'set bp_1_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:01:23 INFO  : 'con -block -timeout 60' command is executed.
15:01:23 INFO  : 'bpremove $bp_1_22_fsbl_bp' command is executed.
15:01:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:01:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:01:23 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:01:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_1_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_22_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:01:23 INFO  : 'con' command is executed.
15:01:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:01:23 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
15:03:42 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_notimer_feup_app'...
15:03:59 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_notimer_feup_app'...
15:08:21 INFO  : Disconnected from the channel tcfchan#10.
15:08:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:22 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:08:22 INFO  : 'jtag frequency' command is executed.
15:08:22 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:08:22 INFO  : Context for 'APU' is selected.
15:08:22 INFO  : System reset is completed.
15:08:25 INFO  : 'after 3000' command is executed.
15:08:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:08:29 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer.bit"
15:08:29 INFO  : Context for 'APU' is selected.
15:08:29 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer.xsa'.
15:08:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:29 INFO  : Context for 'APU' is selected.
15:08:29 INFO  : Boot mode is read from the target.
15:08:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:08:30 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:08:30 INFO  : 'set bp_8_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:08:30 INFO  : 'con -block -timeout 60' command is executed.
15:08:30 INFO  : 'bpremove $bp_8_30_fsbl_bp' command is executed.
15:08:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:08:30 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:08:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_8_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:30 INFO  : 'con' command is executed.
15:08:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:08:30 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
15:17:28 INFO  : Disconnected from the channel tcfchan#13.
15:17:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:29 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:17:29 INFO  : 'jtag frequency' command is executed.
15:17:29 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:17:29 INFO  : Context for 'APU' is selected.
15:17:30 INFO  : System reset is completed.
15:17:33 INFO  : 'after 3000' command is executed.
15:17:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:17:36 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer.bit"
15:17:36 INFO  : Context for 'APU' is selected.
15:17:36 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer.xsa'.
15:17:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:36 INFO  : Context for 'APU' is selected.
15:17:36 INFO  : Boot mode is read from the target.
15:17:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:17:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:17:37 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:17:37 INFO  : 'set bp_17_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:17:37 INFO  : 'con -block -timeout 60' command is executed.
15:17:37 INFO  : 'bpremove $bp_17_37_fsbl_bp' command is executed.
15:17:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:17:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:17:38 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:17:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_17_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:17:38 INFO  : 'con' command is executed.
15:17:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:17:38 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
15:23:45 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_notimer_feup_app'...
15:24:13 INFO  : Disconnected from the channel tcfchan#14.
15:24:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:24:23 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:24:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:31 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:24:31 INFO  : 'jtag frequency' command is executed.
15:24:31 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:24:31 INFO  : Context for 'APU' is selected.
15:24:31 INFO  : System reset is completed.
15:24:34 INFO  : 'after 3000' command is executed.
15:24:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:24:38 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer.bit"
15:24:38 INFO  : Context for 'APU' is selected.
15:24:38 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer.xsa'.
15:24:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:38 INFO  : Context for 'APU' is selected.
15:24:38 INFO  : Boot mode is read from the target.
15:24:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:24:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:24:38 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:24:38 INFO  : 'set bp_24_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:24:39 INFO  : 'con -block -timeout 60' command is executed.
15:24:39 INFO  : 'bpremove $bp_24_38_fsbl_bp' command is executed.
15:24:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:24:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:24:39 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:24:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_24_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:24:39 INFO  : 'con' command is executed.
15:24:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:24:39 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
15:25:01 INFO  : Disconnected from the channel tcfchan#16.
15:25:24 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_notimer_app'...
15:25:24 ERROR : Failed to get platform details for the project 'matrix_mult_notimer_app'. Cannot sync application flags.
15:25:24 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_notimer_feup_app'...
15:25:39 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_fix_app'...
15:25:39 ERROR : Failed to get platform details for the project 'matrix_mult_fix_app'. Cannot sync application flags.
15:25:39 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_app'...
15:25:39 ERROR : Failed to get platform details for the project 'matrix_mult_app'. Cannot sync application flags.
15:25:40 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_notimer_feup_app'...
15:25:53 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_notimer_feup_app'...
15:26:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:13 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:26:13 INFO  : 'jtag frequency' command is executed.
15:26:13 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:26:13 INFO  : Context for 'APU' is selected.
15:26:13 INFO  : System reset is completed.
15:26:16 INFO  : 'after 3000' command is executed.
15:26:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:26:20 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer.bit"
15:26:20 INFO  : Context for 'APU' is selected.
15:26:20 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer.xsa'.
15:26:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:20 INFO  : Context for 'APU' is selected.
15:26:20 INFO  : Boot mode is read from the target.
15:26:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:26:21 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:26:21 INFO  : 'set bp_26_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:26:21 INFO  : 'con -block -timeout 60' command is executed.
15:26:21 INFO  : 'bpremove $bp_26_21_fsbl_bp' command is executed.
15:26:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:26:22 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:26:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_26_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:22 INFO  : 'con' command is executed.
15:26:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:26:22 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
15:27:06 INFO  : Disconnected from the channel tcfchan#22.
15:27:24 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_notimer_feup_app'...
15:27:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:48 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:27:48 INFO  : 'jtag frequency' command is executed.
15:27:48 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:27:48 INFO  : Context for 'APU' is selected.
15:27:49 INFO  : System reset is completed.
15:27:52 INFO  : 'after 3000' command is executed.
15:27:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:27:55 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer.bit"
15:27:55 INFO  : Context for 'APU' is selected.
15:27:55 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer.xsa'.
15:27:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:56 INFO  : Context for 'APU' is selected.
15:27:56 INFO  : Boot mode is read from the target.
15:27:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:27:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:27:56 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:27:56 INFO  : 'set bp_27_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:27:57 INFO  : 'con -block -timeout 60' command is executed.
15:27:57 INFO  : 'bpremove $bp_27_56_fsbl_bp' command is executed.
15:27:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:27:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:27:58 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:27:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_27_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:27:58 INFO  : 'con' command is executed.
15:27:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:27:58 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
15:30:29 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_notimer_feup_app'...
15:30:40 INFO  : Disconnected from the channel tcfchan#24.
15:30:46 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_notimer_feup_app'...
15:30:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:59 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:30:59 INFO  : 'jtag frequency' command is executed.
15:30:59 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:30:59 INFO  : Context for 'APU' is selected.
15:31:00 INFO  : System reset is completed.
15:31:03 INFO  : 'after 3000' command is executed.
15:31:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:31:06 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer.bit"
15:31:06 INFO  : Context for 'APU' is selected.
15:31:06 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer.xsa'.
15:31:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:06 INFO  : Context for 'APU' is selected.
15:31:06 INFO  : Boot mode is read from the target.
15:31:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:31:07 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:31:07 INFO  : 'set bp_31_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:31:07 INFO  : 'con -block -timeout 60' command is executed.
15:31:07 INFO  : 'bpremove $bp_31_7_fsbl_bp' command is executed.
15:31:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:31:08 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:31:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_31_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:08 INFO  : 'con' command is executed.
15:31:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:31:08 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
15:31:23 INFO  : Disconnected from the channel tcfchan#27.
15:31:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:28 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:31:28 INFO  : 'jtag frequency' command is executed.
15:31:28 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:31:28 INFO  : Context for 'APU' is selected.
15:31:29 INFO  : System reset is completed.
15:31:32 INFO  : 'after 3000' command is executed.
15:31:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:31:35 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer.bit"
15:31:35 INFO  : Context for 'APU' is selected.
15:31:35 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer.xsa'.
15:31:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:35 INFO  : Context for 'APU' is selected.
15:31:35 INFO  : Boot mode is read from the target.
15:31:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:31:36 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:31:36 INFO  : 'set bp_31_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:31:37 INFO  : 'con -block -timeout 60' command is executed.
15:31:37 INFO  : 'bpremove $bp_31_36_fsbl_bp' command is executed.
15:31:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:31:37 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:31:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_31_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:38 INFO  : 'con' command is executed.
15:31:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:31:38 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
15:36:41 INFO  : Disconnected from the channel tcfchan#28.
15:38:03 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_notimer_feup_app'...
15:38:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:16 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:38:16 INFO  : 'jtag frequency' command is executed.
15:38:16 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:38:16 INFO  : Context for 'APU' is selected.
15:38:17 INFO  : System reset is completed.
15:38:20 INFO  : 'after 3000' command is executed.
15:38:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
15:38:23 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer.bit"
15:38:24 INFO  : Context for 'APU' is selected.
15:38:24 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer.xsa'.
15:38:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:24 INFO  : Context for 'APU' is selected.
15:38:24 INFO  : Boot mode is read from the target.
15:38:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:38:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:38:24 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:38:24 INFO  : 'set bp_38_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:38:24 INFO  : 'con -block -timeout 60' command is executed.
15:38:24 INFO  : 'bpremove $bp_38_24_fsbl_bp' command is executed.
15:38:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:38:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:38:25 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:38:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_38_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:38:25 INFO  : 'con' command is executed.
15:38:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:38:25 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
16:52:14 INFO  : Hardware specification for platform project 'matrix_mult_notimer_platform_feup' is updated.
16:52:25 INFO  : Result from executing command 'getProjects': matrix_mult_notimer_platform;matrix_mult_notimer_platform_feup;matrix_mult_platform
16:52:25 INFO  : Result from executing command 'getPlatforms': matrix_mult_notimer_platform_feup|/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/matrix_mult_notimer_platform_feup.xpfm;matrix_mult|/home/daniel/Documents/ctm_openday/Vivado/matrix_mult/matrix_mult/export/matrix_mult/matrix_mult.xpfm
16:52:46 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.dispose(HwPlatform.java:1326)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.removeHwSpec(HwSpecFactory.java:92)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.validateGetFromCache(HwSpecFactory.java:78)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.createHwSpec(HwSpecFactory.java:48)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigUtil.createHwPlatform(SdsLaunchConfigUtil.java:57)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.iniHwPlatform(SdsLaunchConfigModel.java:179)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.getHwPlatform(BaseLaunchConfigModel.java:577)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:173)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:104)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:634)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:608)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
16:52:46 INFO  : Disconnected from the channel tcfchan#30.
16:52:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:52 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:52:52 INFO  : 'jtag frequency' command is executed.
16:52:52 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:52:52 INFO  : Context for 'APU' is selected.
16:52:53 INFO  : System reset is completed.
16:52:56 INFO  : 'after 3000' command is executed.
16:52:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:52:59 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer.bit"
16:52:59 INFO  : Context for 'APU' is selected.
16:53:00 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer.xsa'.
16:53:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:00 INFO  : Context for 'APU' is selected.
16:53:00 INFO  : Boot mode is read from the target.
16:53:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:53:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:53:01 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:53:01 INFO  : 'set bp_53_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:53:02 INFO  : 'con -block -timeout 60' command is executed.
16:53:02 INFO  : 'bpremove $bp_53_1_fsbl_bp' command is executed.
16:53:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:53:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:53:02 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:53:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_53_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:53:02 INFO  : 'con' command is executed.
16:53:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:53:02 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
16:53:35 INFO  : Disconnected from the channel tcfchan#32.
16:54:19 INFO  : Hardware specification for platform project 'matrix_mult_notimer_platform_feup' is updated.
16:55:20 INFO  : Result from executing command 'getProjects': matrix_mult_notimer_platform;matrix_mult_notimer_platform_feup;matrix_mult_platform
16:55:20 INFO  : Result from executing command 'getPlatforms': matrix_mult_notimer_platform_feup|/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/matrix_mult_notimer_platform_feup.xpfm;matrix_mult|/home/daniel/Documents/ctm_openday/Vivado/matrix_mult/matrix_mult/export/matrix_mult/matrix_mult.xpfm
16:56:12 INFO  : Result from executing command 'getProjects': matrix_mult_notimer_platform;matrix_mult_notimer_platform_feup;matrix_mult_platform
16:56:12 INFO  : Result from executing command 'getPlatforms': matrix_mult_notimer_platform_feup|/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/matrix_mult_notimer_platform_feup.xpfm;matrix_mult|/home/daniel/Documents/ctm_openday/Vivado/matrix_mult/matrix_mult/export/matrix_mult/matrix_mult.xpfm
16:56:15 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_notimer_feup_app'...
16:56:21 INFO  : The hardware specfication used by project 'matrix_mult_notimer_feup_app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:56:21 INFO  : The file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer.bit' stored in project is removed.
16:56:21 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream' in project 'matrix_mult_notimer_feup_app'.
16:56:21 INFO  : The file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/psinit/psu_init.tcl' stored in project is removed.
16:56:22 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/psinit' in project 'matrix_mult_notimer_feup_app'.
16:56:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:41 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:56:41 INFO  : 'jtag frequency' command is executed.
16:56:41 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:56:42 INFO  : Context for 'APU' is selected.
16:56:42 INFO  : System reset is completed.
16:56:45 INFO  : 'after 3000' command is executed.
16:56:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:56:49 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug.bit"
16:56:49 INFO  : Context for 'APU' is selected.
16:56:49 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug.xsa'.
16:56:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:49 INFO  : Context for 'APU' is selected.
16:56:49 INFO  : Boot mode is read from the target.
16:56:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:56:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:56:50 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:56:50 INFO  : 'set bp_56_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:56:50 INFO  : 'con -block -timeout 60' command is executed.
16:56:50 INFO  : 'bpremove $bp_56_50_fsbl_bp' command is executed.
16:56:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:56:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:56:51 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:56:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_56_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:56:51 INFO  : 'con' command is executed.
16:56:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:56:51 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
16:59:24 INFO  : Disconnected from the channel tcfchan#38.
16:59:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:26 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:59:26 INFO  : 'jtag frequency' command is executed.
16:59:26 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:59:26 INFO  : Context for 'APU' is selected.
16:59:26 INFO  : System reset is completed.
16:59:29 INFO  : 'after 3000' command is executed.
16:59:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
16:59:33 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug.bit"
16:59:33 INFO  : Context for 'APU' is selected.
16:59:33 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug.xsa'.
16:59:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:33 INFO  : Context for 'APU' is selected.
16:59:33 INFO  : Boot mode is read from the target.
16:59:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:59:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:59:33 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:59:33 INFO  : 'set bp_59_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:59:34 INFO  : 'con -block -timeout 60' command is executed.
16:59:34 INFO  : 'bpremove $bp_59_33_fsbl_bp' command is executed.
16:59:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:59:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:59:34 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:59:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_59_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:59:34 INFO  : 'con' command is executed.
16:59:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:59:34 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
17:01:12 INFO  : Disconnected from the channel tcfchan#39.
17:01:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:13 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:01:13 INFO  : 'jtag frequency' command is executed.
17:01:13 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:01:14 INFO  : Context for 'APU' is selected.
17:01:14 INFO  : System reset is completed.
17:01:17 INFO  : 'after 3000' command is executed.
17:01:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
17:01:21 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug.bit"
17:01:21 INFO  : Context for 'APU' is selected.
17:01:21 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug.xsa'.
17:01:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:21 INFO  : Context for 'APU' is selected.
17:01:21 INFO  : Boot mode is read from the target.
17:01:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:01:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:01:21 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:01:21 INFO  : 'set bp_1_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:01:22 INFO  : 'con -block -timeout 60' command is executed.
17:01:22 INFO  : 'bpremove $bp_1_21_fsbl_bp' command is executed.
17:01:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:01:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:01:22 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:01:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_1_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:01:22 INFO  : 'con' command is executed.
17:01:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:01:22 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
17:02:24 INFO  : Disconnected from the channel tcfchan#40.
17:02:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:25 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:02:25 INFO  : 'jtag frequency' command is executed.
17:02:25 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:02:25 INFO  : Context for 'APU' is selected.
17:02:26 INFO  : System reset is completed.
17:02:29 INFO  : 'after 3000' command is executed.
17:02:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
17:02:32 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug.bit"
17:02:32 INFO  : Context for 'APU' is selected.
17:02:32 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug.xsa'.
17:02:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:32 INFO  : Context for 'APU' is selected.
17:02:32 INFO  : Boot mode is read from the target.
17:02:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:02:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:02:33 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:02:33 INFO  : 'set bp_2_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:02:33 INFO  : 'con -block -timeout 60' command is executed.
17:02:33 INFO  : 'bpremove $bp_2_33_fsbl_bp' command is executed.
17:02:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:02:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:02:34 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:02:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_2_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:02:34 INFO  : 'con' command is executed.
17:02:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:02:34 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
17:37:50 INFO  : Disconnected from the channel tcfchan#41.
17:37:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:52 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:37:52 INFO  : 'jtag frequency' command is executed.
17:37:52 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:37:52 INFO  : Context for 'APU' is selected.
17:37:52 INFO  : System reset is completed.
17:37:55 INFO  : 'after 3000' command is executed.
17:37:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
17:37:59 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug.bit"
17:37:59 INFO  : Context for 'APU' is selected.
17:37:59 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug.xsa'.
17:37:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:59 INFO  : Context for 'APU' is selected.
17:37:59 INFO  : Boot mode is read from the target.
17:37:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:37:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:37:59 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:37:59 INFO  : 'set bp_37_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:38:00 INFO  : 'con -block -timeout 60' command is executed.
17:38:00 INFO  : 'bpremove $bp_37_59_fsbl_bp' command is executed.
17:38:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:38:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:38:00 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:38:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_37_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:38:00 INFO  : 'con' command is executed.
17:38:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:38:00 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
17:41:46 INFO  : Disconnected from the channel tcfchan#42.
17:41:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:48 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:41:48 INFO  : 'jtag frequency' command is executed.
17:41:48 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:41:48 INFO  : Context for 'APU' is selected.
17:41:48 INFO  : System reset is completed.
17:41:51 INFO  : 'after 3000' command is executed.
17:41:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
17:41:55 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug.bit"
17:41:55 INFO  : Context for 'APU' is selected.
17:41:55 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug.xsa'.
17:41:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:55 INFO  : Context for 'APU' is selected.
17:41:55 INFO  : Boot mode is read from the target.
17:41:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:41:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:41:55 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:41:55 INFO  : 'set bp_41_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:41:56 INFO  : 'con -block -timeout 60' command is executed.
17:41:56 INFO  : 'bpremove $bp_41_55_fsbl_bp' command is executed.
17:41:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:41:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:41:56 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:41:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_41_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:41:56 INFO  : 'con' command is executed.
17:41:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:41:56 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
17:43:22 INFO  : Disconnected from the channel tcfchan#43.
17:43:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:24 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:43:24 INFO  : 'jtag frequency' command is executed.
17:43:24 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:43:24 INFO  : Context for 'APU' is selected.
17:43:25 INFO  : System reset is completed.
17:43:28 INFO  : 'after 3000' command is executed.
17:43:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
17:43:31 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug.bit"
17:43:31 INFO  : Context for 'APU' is selected.
17:43:31 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug.xsa'.
17:43:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:31 INFO  : Context for 'APU' is selected.
17:43:31 INFO  : Boot mode is read from the target.
17:43:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:43:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:43:32 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:43:32 INFO  : 'set bp_43_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:43:32 INFO  : 'con -block -timeout 60' command is executed.
17:43:32 INFO  : 'bpremove $bp_43_32_fsbl_bp' command is executed.
17:43:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:43:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:43:33 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:43:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_43_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:43:33 INFO  : 'con' command is executed.
17:43:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:43:33 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
18:10:35 INFO  : Hardware specification for platform project 'matrix_mult_notimer_platform_feup' is updated.
18:11:22 INFO  : Result from executing command 'getProjects': matrix_mult_notimer_platform;matrix_mult_notimer_platform_feup;matrix_mult_platform
18:11:22 INFO  : Result from executing command 'getPlatforms': matrix_mult_notimer_platform_feup|/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/matrix_mult_notimer_platform_feup.xpfm;matrix_mult|/home/daniel/Documents/ctm_openday/Vivado/matrix_mult/matrix_mult/export/matrix_mult/matrix_mult.xpfm
18:13:51 INFO  : Result from executing command 'getProjects': matrix_mult_notimer_platform;matrix_mult_notimer_platform_feup;matrix_mult_platform
18:13:51 INFO  : Result from executing command 'getPlatforms': matrix_mult_notimer_platform_feup|/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/matrix_mult_notimer_platform_feup.xpfm;matrix_mult|/home/daniel/Documents/ctm_openday/Vivado/matrix_mult/matrix_mult/export/matrix_mult/matrix_mult.xpfm
18:13:54 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_notimer_feup_app'...
18:14:05 INFO  : The hardware specfication used by project 'matrix_mult_notimer_feup_app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:14:05 INFO  : The file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug.bit' stored in project is removed.
18:14:05 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream' in project 'matrix_mult_notimer_feup_app'.
18:14:05 INFO  : The file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/psinit/psu_init.tcl' stored in project is removed.
18:14:06 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/psinit' in project 'matrix_mult_notimer_feup_app'.
18:14:17 INFO  : Disconnected from the channel tcfchan#44.
18:14:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:20 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:14:20 INFO  : 'jtag frequency' command is executed.
18:14:20 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:14:20 INFO  : Context for 'APU' is selected.
18:14:20 INFO  : System reset is completed.
18:14:23 INFO  : 'after 3000' command is executed.
18:14:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
18:14:27 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug_smallburst.bit"
18:14:27 INFO  : Context for 'APU' is selected.
18:14:27 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug_smallburst.xsa'.
18:14:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:14:27 INFO  : Context for 'APU' is selected.
18:14:27 INFO  : Boot mode is read from the target.
18:14:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:14:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:14:28 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:14:28 INFO  : 'set bp_14_28_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:14:28 INFO  : 'con -block -timeout 60' command is executed.
18:14:28 INFO  : 'bpremove $bp_14_28_fsbl_bp' command is executed.
18:14:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:14:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:14:29 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:14:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:14:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug_smallburst.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug_smallburst.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_14_28_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_28_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:14:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:14:29 INFO  : 'con' command is executed.
18:14:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:14:29 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
18:16:16 INFO  : Disconnected from the channel tcfchan#50.
18:16:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:18 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:16:18 INFO  : 'jtag frequency' command is executed.
18:16:18 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:16:18 INFO  : Context for 'APU' is selected.
18:16:18 INFO  : System reset is completed.
18:16:21 INFO  : 'after 3000' command is executed.
18:16:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
18:16:25 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug_smallburst.bit"
18:16:25 INFO  : Context for 'APU' is selected.
18:16:25 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug_smallburst.xsa'.
18:16:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:25 INFO  : Context for 'APU' is selected.
18:16:25 INFO  : Boot mode is read from the target.
18:16:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:16:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:16:26 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:16:26 INFO  : 'set bp_16_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:16:26 INFO  : 'con -block -timeout 60' command is executed.
18:16:26 INFO  : 'bpremove $bp_16_26_fsbl_bp' command is executed.
18:16:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:16:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:16:26 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:16:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug_smallburst.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug_smallburst.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_16_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:16:26 INFO  : 'con' command is executed.
18:16:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:16:27 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
18:17:24 INFO  : Disconnected from the channel tcfchan#51.
18:17:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:26 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:17:26 INFO  : 'jtag frequency' command is executed.
18:17:26 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:17:26 INFO  : Context for 'APU' is selected.
18:17:27 INFO  : System reset is completed.
18:17:30 INFO  : 'after 3000' command is executed.
18:17:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
18:17:33 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug_smallburst.bit"
18:17:33 INFO  : Context for 'APU' is selected.
18:17:33 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug_smallburst.xsa'.
18:17:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:33 INFO  : Context for 'APU' is selected.
18:17:33 INFO  : Boot mode is read from the target.
18:17:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:17:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:17:34 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:17:34 INFO  : 'set bp_17_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:17:35 INFO  : 'con -block -timeout 60' command is executed.
18:17:35 INFO  : 'bpremove $bp_17_34_fsbl_bp' command is executed.
18:17:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:17:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:17:36 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:17:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug_smallburst.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug_smallburst.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_17_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:17:36 INFO  : 'con' command is executed.
18:17:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:17:36 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
18:47:23 INFO  : Hardware specification for platform project 'matrix_mult_notimer_platform_feup' is updated.
18:48:02 INFO  : Result from executing command 'getProjects': matrix_mult_notimer_platform;matrix_mult_notimer_platform_feup;matrix_mult_platform
18:48:02 INFO  : Result from executing command 'getPlatforms': matrix_mult_notimer_platform_feup|/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/matrix_mult_notimer_platform_feup.xpfm;matrix_mult|/home/daniel/Documents/ctm_openday/Vivado/matrix_mult/matrix_mult/export/matrix_mult/matrix_mult.xpfm
18:49:46 INFO  : Result from executing command 'getProjects': matrix_mult_notimer_platform;matrix_mult_notimer_platform_feup;matrix_mult_platform
18:49:46 INFO  : Result from executing command 'getPlatforms': matrix_mult_notimer_platform_feup|/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/matrix_mult_notimer_platform_feup.xpfm;matrix_mult|/home/daniel/Documents/ctm_openday/Vivado/matrix_mult/matrix_mult/export/matrix_mult/matrix_mult.xpfm
18:49:49 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_notimer_feup_app'...
18:49:56 INFO  : The hardware specfication used by project 'matrix_mult_notimer_feup_app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:49:56 INFO  : The file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug_smallburst.bit' stored in project is removed.
18:49:56 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream' in project 'matrix_mult_notimer_feup_app'.
18:49:56 INFO  : The file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/psinit/psu_init.tcl' stored in project is removed.
18:49:56 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/psinit' in project 'matrix_mult_notimer_feup_app'.
18:50:13 INFO  : Disconnected from the channel tcfchan#52.
18:50:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:15 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:50:15 INFO  : 'jtag frequency' command is executed.
18:50:15 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:50:15 INFO  : Context for 'APU' is selected.
18:50:16 INFO  : System reset is completed.
18:50:19 INFO  : 'after 3000' command is executed.
18:50:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
18:50:22 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug_smallburst_noACP.bit"
18:50:22 INFO  : Context for 'APU' is selected.
18:50:23 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug_smallburst_noACP.xsa'.
18:50:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:23 INFO  : Context for 'APU' is selected.
18:50:23 INFO  : Boot mode is read from the target.
18:50:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:50:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:50:24 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:50:24 INFO  : 'set bp_50_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:50:24 INFO  : 'con -block -timeout 60' command is executed.
18:50:24 INFO  : 'bpremove $bp_50_24_fsbl_bp' command is executed.
18:50:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:50:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:50:24 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:50:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug_smallburst_noACP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug_smallburst_noACP.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_50_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:50:25 INFO  : 'con' command is executed.
18:50:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:50:25 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
18:51:05 INFO  : Disconnected from the channel tcfchan#58.
18:51:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:13 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:51:13 INFO  : 'jtag frequency' command is executed.
18:51:13 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:51:13 INFO  : Context for 'APU' is selected.
18:51:14 INFO  : System reset is completed.
18:51:17 INFO  : 'after 3000' command is executed.
18:51:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
18:51:20 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug_smallburst_noACP.bit"
18:51:20 INFO  : Context for 'APU' is selected.
18:51:20 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug_smallburst_noACP.xsa'.
18:51:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:20 INFO  : Context for 'APU' is selected.
18:51:20 INFO  : Boot mode is read from the target.
18:51:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:51:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:51:21 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:51:21 INFO  : 'set bp_51_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:51:22 INFO  : 'con -block -timeout 60' command is executed.
18:51:22 INFO  : 'bpremove $bp_51_21_fsbl_bp' command is executed.
18:51:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:51:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:51:23 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:51:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug_smallburst_noACP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug_smallburst_noACP.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_51_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:51:23 INFO  : 'con' command is executed.
18:51:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:51:23 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
18:52:14 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_notimer_feup_app'...
18:52:30 INFO  : Disconnected from the channel tcfchan#59.
18:52:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:31 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:52:31 INFO  : 'jtag frequency' command is executed.
18:52:31 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:52:31 INFO  : Context for 'APU' is selected.
18:52:31 INFO  : System reset is completed.
18:52:34 INFO  : 'after 3000' command is executed.
18:52:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
18:52:38 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug_smallburst_noACP.bit"
18:52:38 INFO  : Context for 'APU' is selected.
18:52:38 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug_smallburst_noACP.xsa'.
18:52:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:38 INFO  : Context for 'APU' is selected.
18:52:38 INFO  : Boot mode is read from the target.
18:52:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:52:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:52:39 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:52:39 INFO  : 'set bp_52_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:52:39 INFO  : 'con -block -timeout 60' command is executed.
18:52:39 INFO  : 'bpremove $bp_52_39_fsbl_bp' command is executed.
18:52:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:52:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:52:39 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:52:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug_smallburst_noACP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug_smallburst_noACP.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_52_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:52:40 INFO  : 'con' command is executed.
18:52:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:52:40 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
18:52:46 INFO  : Disconnected from the channel tcfchan#61.
18:52:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:50 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:52:50 INFO  : 'jtag frequency' command is executed.
18:52:50 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:52:50 INFO  : Context for 'APU' is selected.
18:52:51 INFO  : System reset is completed.
18:52:54 INFO  : 'after 3000' command is executed.
18:52:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
18:52:57 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug_smallburst_noACP.bit"
18:52:57 INFO  : Context for 'APU' is selected.
18:52:57 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug_smallburst_noACP.xsa'.
18:52:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:57 INFO  : Context for 'APU' is selected.
18:52:57 INFO  : Boot mode is read from the target.
18:52:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:52:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:52:58 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:52:58 INFO  : 'set bp_52_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:52:58 INFO  : 'con -block -timeout 60' command is executed.
18:52:58 INFO  : 'bpremove $bp_52_58_fsbl_bp' command is executed.
18:52:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:52:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:52:59 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:52:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug_smallburst_noACP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug_smallburst_noACP.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_52_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:52:59 INFO  : 'con' command is executed.
18:52:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:52:59 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
18:54:10 INFO  : Disconnected from the channel tcfchan#62.
18:54:15 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_notimer_feup_app'...
18:54:41 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_notimer_feup_app'...
18:54:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:57 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:54:57 INFO  : 'jtag frequency' command is executed.
18:54:57 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:54:57 INFO  : Context for 'APU' is selected.
18:54:58 INFO  : System reset is completed.
18:55:01 INFO  : 'after 3000' command is executed.
18:55:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
18:55:04 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug_smallburst_noACP.bit"
18:55:04 INFO  : Context for 'APU' is selected.
18:55:04 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug_smallburst_noACP.xsa'.
18:55:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:04 INFO  : Context for 'APU' is selected.
18:55:04 INFO  : Boot mode is read from the target.
18:55:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:55:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:55:05 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:55:05 INFO  : 'set bp_55_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:55:06 INFO  : 'con -block -timeout 60' command is executed.
18:55:06 INFO  : 'bpremove $bp_55_5_fsbl_bp' command is executed.
18:55:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:55:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:55:07 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:55:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug_smallburst_noACP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug_smallburst_noACP.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_55_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:55:07 INFO  : 'con' command is executed.
18:55:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:55:07 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
18:55:59 INFO  : Disconnected from the channel tcfchan#65.
18:56:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:10 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:56:10 INFO  : 'jtag frequency' command is executed.
18:56:10 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:56:10 INFO  : Context for 'APU' is selected.
18:56:11 INFO  : System reset is completed.
18:56:14 INFO  : 'after 3000' command is executed.
18:56:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
18:56:17 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug_smallburst_noACP.bit"
18:56:17 INFO  : Context for 'APU' is selected.
18:56:17 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug_smallburst_noACP.xsa'.
18:56:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:17 INFO  : Context for 'APU' is selected.
18:56:17 INFO  : Boot mode is read from the target.
18:56:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:56:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:56:18 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:56:18 INFO  : 'set bp_56_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:56:18 INFO  : 'con -block -timeout 60' command is executed.
18:56:18 INFO  : 'bpremove $bp_56_18_fsbl_bp' command is executed.
18:56:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:56:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:56:19 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:56:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug_smallburst_noACP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug_smallburst_noACP.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_56_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:56:19 INFO  : 'con' command is executed.
18:56:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:56:19 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
18:57:32 INFO  : Disconnected from the channel tcfchan#66.
18:57:47 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_notimer_feup_app'...
18:58:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:03 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:58:03 INFO  : 'jtag frequency' command is executed.
18:58:03 INFO  : Sourcing of '/eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:58:03 INFO  : Context for 'APU' is selected.
18:58:03 INFO  : System reset is completed.
18:58:06 INFO  : 'after 3000' command is executed.
18:58:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
18:58:10 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug_smallburst_noACP.bit"
18:58:10 INFO  : Context for 'APU' is selected.
18:58:10 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug_smallburst_noACP.xsa'.
18:58:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:10 INFO  : Context for 'APU' is selected.
18:58:10 INFO  : Boot mode is read from the target.
18:58:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:58:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:58:11 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:58:11 INFO  : 'set bp_58_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:58:11 INFO  : 'con -block -timeout 60' command is executed.
18:58:11 INFO  : 'bpremove $bp_58_11_fsbl_bp' command is executed.
18:58:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:58:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:58:11 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:58:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /eda/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/_ide/bitstream/design_1_wrapper_notimer_debug_smallburst_noACP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/hw/design_1_wrapper_notimer_debug_smallburst_noACP.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/sw/matrix_mult_notimer_platform_feup/boot/fsbl.elf
set bp_58_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app/Debug/matrix_mult_notimer_feup_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:58:11 INFO  : 'con' command is executed.
18:58:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:58:11 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_feup_app_system/_ide/scripts/systemdebugger_matrix_mult_notimer_feup_app_system_standalone.tcl'
09:53:38 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/temp_xsdb_launch_script.tcl
09:53:40 INFO  : XSCT server has started successfully.
09:53:40 INFO  : plnx-install-location is set to ''
09:53:40 INFO  : Successfully done setting XSCT server connection channel  
09:53:40 INFO  : Successfully done setting workspace for the tool. 
09:53:42 INFO  : Platform repository initialization has completed.
09:53:42 INFO  : Registering command handlers for Vitis TCF services
09:53:42 INFO  : Successfully done query RDI_DATADIR 
09:54:39 WARN  : An unexpected exception occurred in the module 'platform project logging'
09:54:44 WARN  : An unexpected exception occurred in the module 'platform project logging'
09:55:53 INFO  : Result from executing command 'getProjects': matrix_mult_notimer_platform_feup;matrix_mult_platform
09:55:53 INFO  : Result from executing command 'getPlatforms': matrix_mult_notimer_platform_feup|/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/matrix_mult_notimer_platform_feup.xpfm
09:56:50 INFO  : Result from executing command 'getProjects': matrix_mult_notimer_platform_feup;matrix_mult_platform
09:56:50 INFO  : Result from executing command 'getPlatforms': matrix_mult_notimer_platform_feup|/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_notimer_platform_feup/export/matrix_mult_notimer_platform_feup/matrix_mult_notimer_platform_feup.xpfm;matrix_mult_platform|/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/matrix_mult_platform.xpfm
09:59:02 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_app'...
10:00:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:00:43 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:00:43 INFO  : 'jtag frequency' command is executed.
10:00:43 INFO  : Sourcing of '/home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:00:43 INFO  : Context for 'APU' is selected.
10:00:44 INFO  : System reset is completed.
10:00:47 INFO  : 'after 3000' command is executed.
10:00:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:00:50 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/_ide/bitstream/design_1_wrapper_notimer_debug_smallburst_noACP.bit"
10:00:50 INFO  : Context for 'APU' is selected.
10:00:51 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper_notimer_debug_smallburst_noACP.xsa'.
10:00:51 INFO  : 'configparams force-mem-access 1' command is executed.
10:00:51 INFO  : Context for 'APU' is selected.
10:00:51 INFO  : Boot mode is read from the target.
10:00:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:00:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:00:51 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:00:51 INFO  : 'set bp_0_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:00:51 INFO  : 'con -block -timeout 60' command is executed.
10:00:51 INFO  : 'bpremove $bp_0_51_fsbl_bp' command is executed.
10:00:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:00:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:00:52 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/Debug/matrix_mult_app.elf' is downloaded to processor 'psu_cortexa53_0'.
10:00:52 INFO  : 'configparams force-mem-access 0' command is executed.
10:00:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/_ide/bitstream/design_1_wrapper_notimer_debug_smallburst_noACP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper_notimer_debug_smallburst_noACP.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf
set bp_0_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/Debug/matrix_mult_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:00:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:00:52 INFO  : 'con' command is executed.
10:00:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:00:52 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app_system/_ide/scripts/systemdebugger_matrix_mult_app_system_standalone.tcl'
10:05:08 INFO  : Disconnected from the channel tcfchan#3.
10:08:05 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_app'...
10:08:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:43 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:08:43 INFO  : 'jtag frequency' command is executed.
10:08:43 INFO  : Sourcing of '/home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:08:43 INFO  : Context for 'APU' is selected.
10:08:43 INFO  : System reset is completed.
10:08:46 INFO  : 'after 3000' command is executed.
10:08:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:08:50 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/_ide/bitstream/design_1_wrapper_notimer_debug_smallburst_noACP.bit"
10:08:50 INFO  : Context for 'APU' is selected.
10:08:50 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper_notimer_debug_smallburst_noACP.xsa'.
10:08:50 INFO  : 'configparams force-mem-access 1' command is executed.
10:08:50 INFO  : Context for 'APU' is selected.
10:08:50 INFO  : Boot mode is read from the target.
10:08:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:08:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:08:50 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:08:50 INFO  : 'set bp_8_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:08:51 INFO  : 'con -block -timeout 60' command is executed.
10:08:51 INFO  : 'bpremove $bp_8_50_fsbl_bp' command is executed.
10:08:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:08:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:08:51 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/Debug/matrix_mult_app.elf' is downloaded to processor 'psu_cortexa53_0'.
10:08:51 INFO  : 'configparams force-mem-access 0' command is executed.
10:08:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/_ide/bitstream/design_1_wrapper_notimer_debug_smallburst_noACP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper_notimer_debug_smallburst_noACP.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf
set bp_8_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/Debug/matrix_mult_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:08:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:08:51 INFO  : 'con' command is executed.
10:08:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:08:51 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app_system/_ide/scripts/systemdebugger_matrix_mult_app_system_standalone.tcl'
10:09:50 INFO  : Checking for BSP changes to sync application flags for project 'matrix_mult_app'...
10:10:09 INFO  : Disconnected from the channel tcfchan#5.
10:10:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:09 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
10:10:09 INFO  : 'jtag frequency' command is executed.
10:10:09 INFO  : Sourcing of '/home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:10:09 INFO  : Context for 'APU' is selected.
10:10:10 INFO  : System reset is completed.
10:10:13 INFO  : 'after 3000' command is executed.
10:10:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
10:10:16 INFO  : Device configured successfully with "/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/_ide/bitstream/design_1_wrapper_notimer_debug_smallburst_noACP.bit"
10:10:16 INFO  : Context for 'APU' is selected.
10:10:16 INFO  : Hardware design and registers information is loaded from '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper_notimer_debug_smallburst_noACP.xsa'.
10:10:16 INFO  : 'configparams force-mem-access 1' command is executed.
10:10:16 INFO  : Context for 'APU' is selected.
10:10:16 INFO  : Boot mode is read from the target.
10:10:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:10:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:10:17 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:10:17 INFO  : 'set bp_10_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:10:17 INFO  : 'con -block -timeout 60' command is executed.
10:10:17 INFO  : 'bpremove $bp_10_17_fsbl_bp' command is executed.
10:10:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:10:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:10:18 INFO  : The application '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/Debug/matrix_mult_app.elf' is downloaded to processor 'psu_cortexa53_0'.
10:10:18 INFO  : 'configparams force-mem-access 0' command is executed.
10:10:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/_ide/bitstream/design_1_wrapper_notimer_debug_smallburst_noACP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/hw/design_1_wrapper_notimer_debug_smallburst_noACP.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_platform/export/matrix_mult_platform/sw/matrix_mult_platform/boot/fsbl.elf
set bp_10_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app/Debug/matrix_mult_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:10:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:10:18 INFO  : 'con' command is executed.
10:10:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:10:18 INFO  : Launch script is exported to file '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult_app_system/_ide/scripts/systemdebugger_matrix_mult_app_system_standalone.tcl'
10:18:09 INFO  : Disconnected from the channel tcfchan#7.
