
ubuntu-preinstalled/sg_test_rwbuf:     file format elf32-littlearm


Disassembly of section .init:

000006c4 <.init>:
 6c4:	push	{r3, lr}
 6c8:	bl	afc <sg_chk_n_print3@plt+0x324>
 6cc:	pop	{r3, pc}

Disassembly of section .plt:

000006d0 <__cxa_finalize@plt-0x14>:
 6d0:	push	{lr}		; (str lr, [sp, #-4]!)
 6d4:	ldr	lr, [pc, #4]	; 6e0 <__cxa_finalize@plt-0x4>
 6d8:	add	lr, pc, lr
 6dc:	ldr	pc, [lr, #8]!
 6e0:	muleq	r1, r8, r8

000006e4 <__cxa_finalize@plt>:
 6e4:	add	ip, pc, #0, 12
 6e8:	add	ip, ip, #69632	; 0x11000
 6ec:	ldr	pc, [ip, #2200]!	; 0x898

000006f0 <free@plt>:
 6f0:	add	ip, pc, #0, 12
 6f4:	add	ip, ip, #69632	; 0x11000
 6f8:	ldr	pc, [ip, #2192]!	; 0x890

000006fc <time@plt>:
 6fc:	add	ip, pc, #0, 12
 700:	add	ip, ip, #69632	; 0x11000
 704:	ldr	pc, [ip, #2184]!	; 0x888

00000708 <__stack_chk_fail@plt>:
 708:	add	ip, pc, #0, 12
 70c:	add	ip, ip, #69632	; 0x11000
 710:	ldr	pc, [ip, #2176]!	; 0x880

00000714 <pr2serr@plt>:
 714:	add	ip, pc, #0, 12
 718:	add	ip, ip, #69632	; 0x11000
 71c:	ldr	pc, [ip, #2168]!	; 0x878

00000720 <perror@plt>:
 720:	add	ip, pc, #0, 12
 724:	add	ip, ip, #69632	; 0x11000
 728:	ldr	pc, [ip, #2160]!	; 0x870

0000072c <ioctl@plt>:
 72c:	add	ip, pc, #0, 12
 730:	add	ip, ip, #69632	; 0x11000
 734:	ldr	pc, [ip, #2152]!	; 0x868

00000738 <puts@plt>:
 738:			; <UNDEFINED> instruction: 0xe7fd4778
 73c:	add	ip, pc, #0, 12
 740:	add	ip, ip, #69632	; 0x11000
 744:	ldr	pc, [ip, #2140]!	; 0x85c

00000748 <__libc_start_main@plt>:
 748:	add	ip, pc, #0, 12
 74c:	add	ip, ip, #69632	; 0x11000
 750:	ldr	pc, [ip, #2132]!	; 0x854

00000754 <__gmon_start__@plt>:
 754:	add	ip, pc, #0, 12
 758:	add	ip, ip, #69632	; 0x11000
 75c:	ldr	pc, [ip, #2124]!	; 0x84c

00000760 <getopt_long@plt>:
 760:	add	ip, pc, #0, 12
 764:	add	ip, ip, #69632	; 0x11000
 768:	ldr	pc, [ip, #2116]!	; 0x844

0000076c <exit@plt>:
 76c:	add	ip, pc, #0, 12
 770:	add	ip, ip, #69632	; 0x11000
 774:	ldr	pc, [ip, #2108]!	; 0x83c

00000778 <srand@plt>:
 778:	add	ip, pc, #0, 12
 77c:	add	ip, ip, #69632	; 0x11000
 780:	ldr	pc, [ip, #2100]!	; 0x834

00000784 <sg_err_category3@plt>:
 784:	add	ip, pc, #0, 12
 788:	add	ip, ip, #69632	; 0x11000
 78c:	ldr	pc, [ip, #2092]!	; 0x82c

00000790 <memset@plt>:
 790:	add	ip, pc, #0, 12
 794:	add	ip, ip, #69632	; 0x11000
 798:	ldr	pc, [ip, #2084]!	; 0x824

0000079c <__printf_chk@plt>:
 79c:	add	ip, pc, #0, 12
 7a0:	add	ip, ip, #69632	; 0x11000
 7a4:	ldr	pc, [ip, #2076]!	; 0x81c

000007a8 <rand@plt>:
 7a8:	add	ip, pc, #0, 12
 7ac:	add	ip, ip, #69632	; 0x11000
 7b0:	ldr	pc, [ip, #2068]!	; 0x814

000007b4 <sg_get_num@plt>:
 7b4:	add	ip, pc, #0, 12
 7b8:	add	ip, ip, #69632	; 0x11000
 7bc:	ldr	pc, [ip, #2060]!	; 0x80c

000007c0 <sg_memalign@plt>:
 7c0:	add	ip, pc, #0, 12
 7c4:	add	ip, ip, #69632	; 0x11000
 7c8:	ldr	pc, [ip, #2052]!	; 0x804

000007cc <abort@plt>:
 7cc:	add	ip, pc, #0, 12
 7d0:	add	ip, ip, #69632	; 0x11000
 7d4:	ldr	pc, [ip, #2044]!	; 0x7fc

000007d8 <sg_chk_n_print3@plt>:
 7d8:	add	ip, pc, #0, 12
 7dc:	add	ip, ip, #69632	; 0x11000
 7e0:	ldr	pc, [ip, #2036]!	; 0x7f4

Disassembly of section .text:

000007e4 <.text>:
     7e4:	blmi	fe6d3254 <sg_chk_n_print3@plt+0xfe6d2a7c>
     7e8:	push	{r1, r3, r4, r5, r6, sl, lr}
     7ec:	strdlt	r4, [r4], r0
     7f0:	rsbge	pc, r4, #14614528	; 0xdf0000
     7f4:	svcmi	0x0099ae02
     7f8:			; <UNDEFINED> instruction: 0xf8df4604
     7fc:	ldrbtmi	r9, [sl], #612	; 0x264
     800:	ldrbtmi	r5, [pc], #-2259	; 808 <sg_chk_n_print3@plt+0x30>
     804:	subshi	pc, ip, #14614528	; 0xdf0000
     808:			; <UNDEFINED> instruction: 0x460d44f9
     80c:	movwls	r6, #14363	; 0x381b
     810:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     814:			; <UNDEFINED> instruction: 0x465344f8
     818:			; <UNDEFINED> instruction: 0x4629463a
     81c:	strls	r4, [r0], -r0, lsr #12
     820:	stceq	0, cr15, [r0], {79}	; 0x4f
     824:	andgt	pc, r8, sp, asr #17
     828:	svc	0x009af7ff
     82c:			; <UNDEFINED> instruction: 0xf0001c43
     830:	ldmdacc	r6, {r0, r2, r3, r5, r7, pc}^
     834:	stmdale	sp, {r0, r5, fp, sp}^
     838:			; <UNDEFINED> instruction: 0xf853a302
     83c:	ldrmi	r2, [r3], #-32	; 0xffffffe0
     840:	svclt	0x00004718
     844:			; <UNDEFINED> instruction: 0xffffffd3
     848:	muleq	r0, r1, r0
     84c:	muleq	r0, r1, r0
     850:	muleq	r0, r1, r0
     854:	muleq	r0, r1, r0
     858:	muleq	r0, r1, r0
     85c:	muleq	r0, r1, r0
     860:	muleq	r0, r1, r0
     864:	muleq	r0, r1, r0
     868:	muleq	r0, r1, r0
     86c:	muleq	r0, r1, r0
     870:	muleq	r0, r1, r0
     874:	muleq	r0, r1, r0
     878:	muleq	r0, r1, r0
     87c:	muleq	r0, r1, r0
     880:	muleq	r0, r1, r0
     884:	muleq	r0, r1, r0
     888:	muleq	r0, r1, r0
     88c:	andeq	r0, r0, r1, asr #2
     890:	muleq	r0, r1, r0
     894:	muleq	r0, r1, r0
     898:	muleq	r0, r1, r0
     89c:	muleq	r0, r1, r0
     8a0:	muleq	r0, r1, r0
     8a4:	muleq	r0, r1, r0
     8a8:	muleq	r0, r1, r0
     8ac:	muleq	r0, r1, r0
     8b0:			; <UNDEFINED> instruction: 0xffffffd3
     8b4:	andeq	r0, r0, sp, lsl r1
     8b8:	strdeq	r0, [r0], -r9
     8bc:	ldrdeq	r0, [r0], -fp
     8c0:	muleq	r0, r1, r0
     8c4:	andeq	r0, r0, pc, asr #1
     8c8:	andeq	r0, r0, pc, lsr #1
     8cc:	ldrbtmi	r4, [r8], #-2150	; 0xfffff79a
     8d0:	svc	0x0020f7ff
     8d4:	blx	ff1bc8de <sg_chk_n_print3@plt+0xff1bc106>
     8d8:	bmi	19088e4 <sg_chk_n_print3@plt+0x190810c>
     8dc:	ldrbtmi	r4, [sl], #-2909	; 0xfffff4a3
     8e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     8e4:	subsmi	r9, sl, r3, lsl #22
     8e8:	adchi	pc, r7, r0, asr #32
     8ec:	pop	{r2, ip, sp, pc}
     8f0:	blmi	17e28b8 <sg_chk_n_print3@plt+0x17e20e0>
     8f4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
     8f8:			; <UNDEFINED> instruction: 0xf7ff6818
     8fc:			; <UNDEFINED> instruction: 0xf8c9ef5c
     900:	andcc	r0, r1, r8
     904:	ldmdami	fp, {r0, r1, r2, r7, r8, ip, lr, pc}^
     908:			; <UNDEFINED> instruction: 0xf7ff4478
     90c:	andcs	lr, r1, r4, lsl #30
     910:	bmi	167a8a4 <sg_chk_n_print3@plt+0x167a0cc>
     914:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
     918:	andsvs	r3, r3, r1, lsl #6
     91c:	blmi	153a710 <sg_chk_n_print3@plt+0x1539f38>
     920:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
     924:			; <UNDEFINED> instruction: 0xf7ff6818
     928:	andcc	lr, r1, r6, asr #30
     92c:	svcge	0x0073f47f
     930:	ldrbtmi	r4, [r8], #-2130	; 0xfffff7ae
     934:	mcr	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     938:	strb	r2, [lr, r1]
     93c:			; <UNDEFINED> instruction: 0xf8584b4c
     940:	ldmdavs	r8, {r0, r1, ip, sp}
     944:	svc	0x0036f7ff
     948:	ldrbtmi	r4, [fp], #-2893	; 0xfffff4b3
     94c:	andcc	r6, r1, r8, asr r0
     950:	svcge	0x0061f47f
     954:	ldrbtmi	r4, [r8], #-2123	; 0xfffff7b5
     958:	mrc	7, 6, APSR_nzcv, cr12, cr15, {7}
     95c:	ldr	r2, [ip, r1]!
     960:			; <UNDEFINED> instruction: 0xf8584b43
     964:	ldmdavs	r8, {r0, r1, ip, sp}
     968:	svc	0x0024f7ff
     96c:	ldrbtmi	r4, [fp], #-2886	; 0xfffff4ba
     970:	andcc	r6, r1, r8, asr r0
     974:	svcge	0x004ff47f
     978:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
     97c:	mcr	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     980:	str	r2, [sl, r1]!
     984:	blx	1bbc98e <sg_chk_n_print3@plt+0x1bbc1b6>
     988:	str	r2, [r6, r0]!
     98c:			; <UNDEFINED> instruction: 0xf8584b40
     990:	ldmdavs	r3!, {r0, r1, sp, lr}
     994:	ble	f11428 <sg_chk_n_print3@plt+0xf10c50>
     998:	eorsvs	r3, r3, r1, lsl #6
     99c:	ble	e11430 <sg_chk_n_print3@plt+0xe10c58>
     9a0:	ldrbtmi	r4, [pc], #-3900	; 9a8 <sg_chk_n_print3@plt+0x1d0>
     9a4:	andcc	r6, r1, #7995392	; 0x7a0000
     9a8:	svcmi	0x003bd00e
     9ac:	and	r4, r7, pc, ror r4
     9b0:	eorne	pc, r3, r5, asr r8	; <UNPREDICTABLE>
     9b4:			; <UNDEFINED> instruction: 0xf7ff4638
     9b8:	ldmdavs	r3!, {r1, r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
     9bc:	eorsvs	r3, r3, r1, lsl #6
     9c0:	adcmi	r6, r3, #3342336	; 0x330000
     9c4:			; <UNDEFINED> instruction: 0xe785dbf4
     9c8:	eoreq	pc, r3, r5, asr r8	; <UNPREDICTABLE>
     9cc:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
     9d0:	andcc	r6, r1, r8, ror r0
     9d4:	ldmdavs	r3!, {r0, r3, r5, ip, lr, pc}
     9d8:	eorsvs	r3, r3, r1, lsl #6
     9dc:	ble	611470 <sg_chk_n_print3@plt+0x610c98>
     9e0:	eoreq	pc, r3, r5, asr r8	; <UNPREDICTABLE>
     9e4:	mcr	7, 7, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     9e8:	ldrbtmi	r4, [pc], #-3884	; 9f0 <sg_chk_n_print3@plt+0x218>
     9ec:	strhcc	r6, [r1], -r8
     9f0:	ldmdavs	r3!, {r0, r2, r5, ip, lr, pc}
     9f4:	eorsvs	r3, r3, r1, lsl #6
     9f8:	ble	29148c <sg_chk_n_print3@plt+0x290cb4>
     9fc:	eoreq	pc, r3, r5, asr r8	; <UNPREDICTABLE>
     a00:	mrc	7, 6, APSR_nzcv, cr8, cr15, {7}
     a04:	andcc	r6, r1, r8, ror r0
     a08:	svcge	0x0060f43f
     a0c:	adcmi	r6, r3, #3342336	; 0x330000
     a10:	stmdami	r3!, {r0, r1, r3, r6, r7, r8, r9, fp, ip, lr, pc}
     a14:			; <UNDEFINED> instruction: 0xf7ff4478
     a18:	stmdbmi	r2!, {r1, r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
     a1c:	ldrbtmi	r4, [r9], #-2082	; 0xfffff7de
     a20:			; <UNDEFINED> instruction: 0xf7ff4478
     a24:	andcs	lr, r0, r8, ror lr
     a28:	stmdami	r0!, {r0, r1, r2, r4, r6, r8, r9, sl, sp, lr, pc}
     a2c:			; <UNDEFINED> instruction: 0xf7ff4478
     a30:			; <UNDEFINED> instruction: 0xf000ee72
     a34:	andcs	pc, r1, r7, lsl fp	; <UNPREDICTABLE>
     a38:			; <UNDEFINED> instruction: 0xf7ffe74f
     a3c:	ldmdami	ip, {r1, r2, r5, r6, r9, sl, fp, sp, lr, pc}
     a40:			; <UNDEFINED> instruction: 0xf7ff4478
     a44:			; <UNDEFINED> instruction: 0xf000ee68
     a48:	andcs	pc, r1, sp, lsl #22
     a4c:	svclt	0x0000e745
     a50:	andeq	r1, r1, ip, lsl #15
     a54:	andeq	r0, r0, ip, rrx
     a58:	andeq	r1, r1, lr, lsl #16
     a5c:	andeq	r0, r0, r2, ror lr
     a60:	muleq	r1, r8, r8
     a64:	andeq	r1, r1, r0, ror #14
     a68:	andeq	r0, r0, r2, asr #28
     a6c:	muleq	r1, r6, r6
     a70:	andeq	r0, r0, r4, lsl #1
     a74:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     a78:	andeq	r1, r1, ip, lsl #15
     a7c:	andeq	r0, r0, sl, lsl #27
     a80:			; <UNDEFINED> instruction: 0x000116ba
     a84:	andeq	r0, r0, sl, asr #26
     a88:	andeq	r1, r1, r2, lsr r7
     a8c:	andeq	r0, r0, sl, lsl #26
     a90:	andeq	r0, r0, r0, ror r0
     a94:	andeq	r1, r1, r2, ror #12
     a98:	andeq	r0, r0, r4, ror sp
     a9c:			; <UNDEFINED> instruction: 0x000116b6
     aa0:	andeq	r0, r0, ip, lsr #26
     aa4:	andeq	r0, r0, r6, asr sp
     aa8:	andeq	r0, r0, r4, ror #26
     aac:	andeq	r0, r0, r8, asr #25
     ab0:	andeq	r0, r0, r0, asr #25
     ab4:	bleq	3cbf8 <sg_chk_n_print3@plt+0x3c420>
     ab8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     abc:	strbtmi	fp, [sl], -r2, lsl #24
     ac0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     ac4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     ac8:	ldrmi	sl, [sl], #776	; 0x308
     acc:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     ad0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     ad4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     ad8:			; <UNDEFINED> instruction: 0xf85a4b06
     adc:	stmdami	r6, {r0, r1, ip, sp}
     ae0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     ae4:	mrc	7, 1, APSR_nzcv, cr0, cr15, {7}
     ae8:	mrc	7, 3, APSR_nzcv, cr0, cr15, {7}
     aec:	andeq	r1, r1, ip, lsl #9
     af0:	andeq	r0, r0, r0, rrx
     af4:	andeq	r0, r0, r8, ror r0
     af8:	andeq	r0, r0, ip, ror r0
     afc:	ldr	r3, [pc, #20]	; b18 <sg_chk_n_print3@plt+0x340>
     b00:	ldr	r2, [pc, #20]	; b1c <sg_chk_n_print3@plt+0x344>
     b04:	add	r3, pc, r3
     b08:	ldr	r2, [r3, r2]
     b0c:	cmp	r2, #0
     b10:	bxeq	lr
     b14:	b	754 <__gmon_start__@plt>
     b18:	andeq	r1, r1, ip, ror #8
     b1c:	andeq	r0, r0, r4, ror r0
     b20:	blmi	1d2b40 <sg_chk_n_print3@plt+0x1d2368>
     b24:	bmi	1d1d0c <sg_chk_n_print3@plt+0x1d1534>
     b28:	addmi	r4, r3, #2063597568	; 0x7b000000
     b2c:	andle	r4, r3, sl, ror r4
     b30:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     b34:	ldrmi	fp, [r8, -r3, lsl #2]
     b38:	svclt	0x00004770
     b3c:	andeq	r1, r1, r8, ror r5
     b40:	andeq	r1, r1, r4, ror r5
     b44:	andeq	r1, r1, r8, asr #8
     b48:	andeq	r0, r0, r8, rrx
     b4c:	stmdbmi	r9, {r3, fp, lr}
     b50:	bmi	251d38 <sg_chk_n_print3@plt+0x251560>
     b54:	bne	251d40 <sg_chk_n_print3@plt+0x251568>
     b58:	svceq	0x00cb447a
     b5c:			; <UNDEFINED> instruction: 0x01a1eb03
     b60:	andle	r1, r3, r9, asr #32
     b64:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     b68:	ldrmi	fp, [r8, -r3, lsl #2]
     b6c:	svclt	0x00004770
     b70:	andeq	r1, r1, ip, asr #10
     b74:	andeq	r1, r1, r8, asr #10
     b78:	andeq	r1, r1, ip, lsl r4
     b7c:	andeq	r0, r0, r0, lsl #1
     b80:	blmi	2adfa8 <sg_chk_n_print3@plt+0x2ad7d0>
     b84:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     b88:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     b8c:	blmi	26f140 <sg_chk_n_print3@plt+0x26e968>
     b90:	ldrdlt	r5, [r3, -r3]!
     b94:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
     b98:			; <UNDEFINED> instruction: 0xf7ff6818
     b9c:			; <UNDEFINED> instruction: 0xf7ffeda4
     ba0:	blmi	1c0aa4 <sg_chk_n_print3@plt+0x1c02cc>
     ba4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     ba8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
     bac:	andeq	r1, r1, r6, lsl r5
     bb0:	andeq	r1, r1, ip, ror #7
     bb4:	andeq	r0, r0, r4, rrx
     bb8:	andeq	r1, r1, sl, ror #8
     bbc:	strdeq	r1, [r1], -r6
     bc0:	svclt	0x0000e7c4
     bc4:	cfstr64ne	mvdx11, [pc], {248}	; 0xf8
     bc8:	b	5d3848 <sg_chk_n_print3@plt+0x5d3070>
     bcc:	svclt	0x00380721
     bd0:	stmdbcs	r3, {r0, r1, r2, r3, r9, sl, lr}
     bd4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
     bd8:	adcsne	sp, pc, r8, lsl #26
     bdc:	strcs	r1, [r0], #-3845	; 0xfffff0fb
     be0:			; <UNDEFINED> instruction: 0xf8553401
     be4:	adcsmi	r6, ip, #4, 30
     be8:	blle	ffe51cbc <sg_chk_n_print3@plt+0xffe514e4>
     bec:	andle	r0, r7, ip, lsl #15
     bf0:	bicmi	r1, r6, #68, 16	; 0x440000
     bf4:			; <UNDEFINED> instruction: 0xf8141930
     bf8:	streq	r5, [r0, r1, lsl #26]
     bfc:	mvnsle	r4, fp, lsr #8
     c00:	rsbsvs	pc, r8, r5, asr #4
     c04:	eorscs	pc, r4, r1, asr #5
     c08:	andle	r4, r3, r3, lsl #5
     c0c:	adceq	pc, lr, r0, asr #12
     c10:	ldfltp	f3, [r8, #488]!	; 0x1e8
     c14:	ldrbtmi	r4, [sl], #-2572	; 0xfffff5f4
     c18:	bcs	5ac68 <sg_chk_n_print3@plt+0x5a490>
     c1c:	ldrdcs	fp, [r0], -r8
     c20:	stmdbmi	sl, {r0, r1, r2, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}
     c24:	andcs	r4, r1, sl, lsl r6
     c28:			; <UNDEFINED> instruction: 0xf7ff4479
     c2c:			; <UNDEFINED> instruction: 0x2000edb8
     c30:			; <UNDEFINED> instruction: 0x460abdf8
     c34:	andcs	r4, r1, r6, lsl #18
     c38:			; <UNDEFINED> instruction: 0xf7ff4479
     c3c:			; <UNDEFINED> instruction: 0xf640edb0
     c40:	ldcllt	0, cr0, [r8, #696]!	; 0x2b8
     c44:	andeq	r1, r1, r0, lsr r4
     c48:	andeq	r1, r1, sl, lsl #9
     c4c:	andeq	r0, r0, r0, lsr #10
     c50:	andeq	r0, r0, r0, ror #9
     c54:	svcmi	0x00f0e92d
     c58:	addlt	r4, r5, r7, lsl #12
     c5c:	strmi	r2, [r8], r0
     c60:	stcl	7, cr15, [ip, #-1020]	; 0xfffffc04
     c64:	stc	7, cr15, [r8, #1020]	; 0x3fc
     c68:	movweq	pc, #12552	; 0x3108	; <UNPREDICTABLE>
     c6c:	b	4d3554 <sg_chk_n_print3@plt+0x4d2d7c>
     c70:	svclt	0x00380328
     c74:			; <UNDEFINED> instruction: 0xf1a74643
     c78:	vmax.s8	d16, d5, d8
     c7c:	ldrbtmi	r6, [sl], #-2424	; 0xfffff688
     c80:	andls	r1, r3, #155	; 0x9b
     c84:	streq	pc, [r3, #-8]
     c88:	vmvn.i16	d20, #4608	; 0x1200
     c8c:			; <UNDEFINED> instruction: 0x46442934
     c90:	andls	r4, r1, #2046820352	; 0x7a000000
     c94:	addseq	r1, fp, sl, asr lr
     c98:	andls	r4, r0, #503316480	; 0x1e000000
     c9c:			; <UNDEFINED> instruction: 0xf1b89302
     ca0:	stcle	15, cr0, [r9], #-12
     ca4:	stc	7, cr15, [r0, #1020]	; 0x3fc
     ca8:	blx	16678bc <sg_chk_n_print3@plt+0x16670e4>
     cac:			; <UNDEFINED> instruction: 0xf8c3fa80
     cb0:	biclt	sl, r5, #0
     cb4:	bleq	13b8d8 <sg_chk_n_print3@plt+0x13b100>
     cb8:	ldcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
     cbc:			; <UNDEFINED> instruction: 0xf0143c01
     cc0:	blx	16820d4 <sg_chk_n_print3@plt+0x16818fc>
     cc4:			; <UNDEFINED> instruction: 0xf80bfa80
     cc8:	mvnsle	r0, r1, lsl #26
     ccc:	svceq	0x0003f1b8
     cd0:	blls	b817c <sg_chk_n_print3@plt+0xb79a4>
     cd4:	ldrbtvs	pc, [r8], #-581	; 0xfffffdbb	; <UNPREDICTABLE>
     cd8:	ldrtcs	pc, [r4], #-705	; 0xfffffd3f	; <UNPREDICTABLE>
     cdc:	ldrtmi	r4, [fp], #-1601	; 0xfffff9bf
     ce0:	streq	lr, [sl], #-2980	; 0xfffff45c
     ce4:	andcs	r4, r1, #56, 12	; 0x3800000
     ce8:	stcmi	8, cr15, [r4], {67}	; 0x43
     cec:			; <UNDEFINED> instruction: 0xff6af7ff
     cf0:	andlt	fp, r5, r0, lsr fp
     cf4:	svchi	0x00f0e8bd
     cf8:	ldcl	7, cr15, [r6, #-1020]	; 0xfffffc04
     cfc:	bl	27908 <sg_chk_n_print3@plt+0x27130>
     d00:			; <UNDEFINED> instruction: 0xf8c30a09
     d04:	blls	28d0c <sg_chk_n_print3@plt+0x28534>
     d08:	svclt	0x00c82b00
     d0c:	bleq	13d3b0 <sg_chk_n_print3@plt+0x13cbd8>
     d10:			; <UNDEFINED> instruction: 0xf7ffdd06
     d14:			; <UNDEFINED> instruction: 0xf84bed4a
     d18:	ldrmi	r0, [r3, #3844]!	; 0xf04
     d1c:	mvnsle	r4, r2, lsl #9
     d20:	bicle	r2, r7, r0, lsl #26
     d24:	ldmdavc	r8!, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
     d28:	strbmi	r2, [r1], -r1, lsl #4
     d2c:	bl	fe80cf14 <sg_chk_n_print3@plt+0xfe80c73c>
     d30:	ldrtmi	r0, [r8], -sl, lsl #6
     d34:			; <UNDEFINED> instruction: 0xf7ff703b
     d38:	stmdacs	r0, {r0, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
     d3c:	ldrb	sp, [r8, pc, lsr #3]
     d40:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
     d44:	ldcl	7, cr15, [sl], #1020	; 0x3fc
     d48:			; <UNDEFINED> instruction: 0xf7ff2001
     d4c:	svclt	0x0000ed10
     d50:	andeq	r1, r1, r6, lsl #7
     d54:	andeq	r1, r1, r4, ror r3
     d58:	andeq	r0, r0, lr, lsl r4
     d5c:	push	{r0, r2, r4, r6, r8, r9, fp, lr}
     d60:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
     d64:	ldrsbhi	pc, [r0, #-143]	; 0xffffff71	; <UNPREDICTABLE>
     d68:	mrrcmi	6, 0, r4, r4, cr14	; <UNPREDICTABLE>
     d6c:	ldm	r3, {r0, r7, r9, sl, lr}
     d70:	ldrbtmi	r0, [ip], #-7
     d74:	ldrbtmi	r4, [r8], #2898	; 0xb52
     d78:	svcge	0x0012b09e
     d7c:			; <UNDEFINED> instruction: 0xf8d858e3
     d80:	ldrtmi	r4, [sp], -r4
     d84:	tstls	sp, #1769472	; 0x1b0000
     d88:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     d8c:	ldrtmi	r2, [r4], #-768	; 0xfffffd00
     d90:	ldrmi	ip, [r9], -r3, lsl #10
     d94:	strtmi	r8, [r0], -sl, lsr #32
     d98:	movwls	sl, #6657	; 0x1a01
     d9c:	ldc	7, cr15, [r0, #-1020]	; 0xfffffc04
     da0:	rsbsle	r2, r8, r0, lsl #16
     da4:	strmi	r2, [r5], -r0, lsl #6
     da8:	eorscs	r4, r8, #26214400	; 0x1900000
     dac:	stceq	8, cr10, [r3], #-16
     db0:	beq	bcef4 <sg_chk_n_print3@plt+0xbc71c>
     db4:	subcc	pc, lr, sp, lsl #17
     db8:	subsmi	pc, r0, sp, lsl #17
     dbc:			; <UNDEFINED> instruction: 0xf88d0a23
     dc0:			; <UNDEFINED> instruction: 0xf88da049
     dc4:			; <UNDEFINED> instruction: 0xf7ff304f
     dc8:			; <UNDEFINED> instruction: 0xf8d8ece4
     dcc:	vhadd.s8	d18, d2, d0
     dd0:			; <UNDEFINED> instruction: 0xf04f030a
     dd4:			; <UNDEFINED> instruction: 0xf06f0c53
     dd8:			; <UNDEFINED> instruction: 0xf64e0002
     ddc:			; <UNDEFINED> instruction: 0xf8ad2160
     de0:			; <UNDEFINED> instruction: 0xf8cd3010
     de4:	blge	568e9c <sg_chk_n_print3@plt+0x5686c4>
     de8:	stmib	sp, {r0, r2, sl, ip, pc}^
     dec:	stmib	sp, {r1, r2, r8, r9, sl, ip, lr}^
     df0:	stmib	sp, {r1, lr, pc}^
     df4:	bcs	d21c <sg_chk_n_print3@plt+0xca44>
     df8:	svcge	0x0002d136
     dfc:	vmax.s8	q10, q1, q4
     e00:	ldrtmi	r2, [sl], -r5, lsl #3
     e04:	ldc	7, cr15, [r2], {255}	; 0xff
     e08:	blle	11cae10 <sg_chk_n_print3@plt+0x11ca638>
     e0c:			; <UNDEFINED> instruction: 0xf7ff4638
     e10:			; <UNDEFINED> instruction: 0x4604ecba
     e14:	ldmdacs	r5, {r3, r4, r6, r7, r8, ip, sp, pc}
     e18:			; <UNDEFINED> instruction: 0xf04f4639
     e1c:	andsle	r0, r2, r1, lsl #4
     e20:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
     e24:	ldcl	7, cr15, [r8], {255}	; 0xff
     e28:			; <UNDEFINED> instruction: 0xf7ff4628
     e2c:	bmi	9bbfbc <sg_chk_n_print3@plt+0x9bb7e4>
     e30:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
     e34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     e38:	subsmi	r9, sl, sp, lsl fp
     e3c:			; <UNDEFINED> instruction: 0x4620d138
     e40:	pop	{r1, r2, r3, r4, ip, sp, pc}
     e44:	stmdami	r1!, {r4, r5, r6, r7, r8, r9, sl, pc}
     e48:			; <UNDEFINED> instruction: 0xf7ff4478
     e4c:	ldrtmi	lr, [r1], -r6, asr #25
     e50:	andcs	r4, r0, #40, 12	; 0x2800000
     e54:	mrc2	7, 5, pc, cr6, cr15, {7}
     e58:	strmi	r9, [r4], -r1, lsl #22
     e5c:	rscle	r2, r6, r0, lsl #22
     e60:			; <UNDEFINED> instruction: 0xf7ff4618
     e64:	strb	lr, [r2, r6, asr #24]!
     e68:			; <UNDEFINED> instruction: 0xf10d4819
     e6c:			; <UNDEFINED> instruction: 0xf8df0447
     e70:			; <UNDEFINED> instruction: 0xf10d8064
     e74:	ldrbtmi	r0, [r8], #-1873	; 0xfffff8af
     e78:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
     e7c:			; <UNDEFINED> instruction: 0xf81444f8
     e80:	strbmi	r1, [r0], -r1, lsl #30
     e84:	mcrr	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
     e88:	mvnsle	r4, r7, lsr #5
     e8c:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
     e90:	mcrr	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
     e94:			; <UNDEFINED> instruction: 0xf04fe7b1
     e98:			; <UNDEFINED> instruction: 0xe7c834ff
     e9c:			; <UNDEFINED> instruction: 0xf04f480f
     ea0:	ldrbtmi	r3, [r8], #-1279	; 0xfffffb01
     ea4:	ldc	7, cr15, [ip], #-1020	; 0xfffffc04
     ea8:			; <UNDEFINED> instruction: 0xf7ff4628
     eac:	ldr	lr, [lr, r2, lsr #24]!
     eb0:	stc	7, cr15, [sl], #-1020	; 0xfffffc04
     eb4:	andeq	r0, r0, lr, ror sl
     eb8:	andeq	r1, r1, sl, lsr #6
     ebc:	andeq	r1, r1, r2, lsl #4
     ec0:	andeq	r0, r0, ip, rrx
     ec4:	ldrdeq	r0, [r0], -sl
     ec8:	andeq	r1, r1, r2, asr #2
     ecc:	muleq	r0, r4, r3
     ed0:	andeq	r0, r0, lr, lsl #6
     ed4:	andeq	r0, r0, ip, lsr #6
     ed8:	andeq	r0, r0, sl, lsr #16
     edc:	andeq	r0, r0, lr, lsl #6
     ee0:	push	{r0, r2, r4, r6, r9, fp, lr}
     ee4:	ldrbtmi	r4, [sl], #-2032	; 0xfffff810
     ee8:	andcc	r4, ip, #84, 30	; 0x150
     eec:			; <UNDEFINED> instruction: 0x460e4c54
     ef0:	ldrbtmi	r4, [pc], #-2900	; ef8 <sg_chk_n_print3@plt+0x720>
     ef4:	sxtab16mi	r4, r0, ip, ror #8
     ef8:	adclt	ip, r0, r7, lsl #20
     efc:			; <UNDEFINED> instruction: 0xf10d58e3
     f00:	ldmvs	ip!, {r4, r6, r8, fp}
     f04:	beq	3d048 <sg_chk_n_print3@plt+0x3c870>
     f08:	ldmdavs	fp, {r0, r2, r3, r6, r9, sl, lr}
     f0c:			; <UNDEFINED> instruction: 0xf04f931f
     f10:	ldrtmi	r0, [r4], #-768	; 0xfffffd00
     f14:	ldrbmi	ip, [r3], -r3, lsl #10
     f18:	ldrbmi	r8, [r1], -sl, lsr #32
     f1c:	strtmi	sl, [r0], -r3, lsl #20
     f20:	andge	pc, ip, sp, asr #17
     f24:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
     f28:	stmdacs	r0, {r0, ip, pc}
     f2c:			; <UNDEFINED> instruction: 0x4605d074
     f30:	ldrbmi	r4, [r1], -r2, lsr #12
     f34:	stc	7, cr15, [ip], #-1020	; 0xfffffc04
     f38:			; <UNDEFINED> instruction: 0x46284631
     f3c:			; <UNDEFINED> instruction: 0xf7ff2602
     f40:	ldrbmi	pc, [r1], -r9, lsl #29	; <UNPREDICTABLE>
     f44:	stmdage	r6, {r3, r4, r5, r9, sp}
     f48:			; <UNDEFINED> instruction: 0xf88d0c23
     f4c:			; <UNDEFINED> instruction: 0xf88d4058
     f50:	beq	8cd0b0 <sg_chk_n_print3@plt+0x8cc8d8>
     f54:	subsvs	pc, r1, sp, lsl #17
     f58:	subscc	pc, r7, sp, lsl #17
     f5c:	ldc	7, cr15, [r8], {255}	; 0xff
     f60:	subscs	r6, r3, sl, lsr r8
     f64:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
     f68:	movweq	pc, #41538	; 0xa242	; <UNPREDICTABLE>
     f6c:	andcs	r9, r1, r4
     f70:			; <UNDEFINED> instruction: 0xf64e9105
     f74:			; <UNDEFINED> instruction: 0xf8ad2160
     f78:	blge	5ccfe0 <sg_chk_n_print3@plt+0x5cc808>
     f7c:	strls	r9, [r8, #-1031]	; 0xfffffbf9
     f80:	eorls	pc, r4, sp, asr #17
     f84:	andls	r9, sp, sl, lsl #6
     f88:	bllt	1ea53bc <sg_chk_n_print3@plt+0x1ea4be4>
     f8c:	strbmi	sl, [r0], -r4, lsl #28
     f90:	orrcs	pc, r5, r2, asr #4
     f94:			; <UNDEFINED> instruction: 0xf7ff4632
     f98:	stmdacs	r0, {r1, r3, r6, r7, r8, r9, fp, sp, lr, pc}
     f9c:			; <UNDEFINED> instruction: 0x4630db3f
     fa0:	bl	ffc3efa4 <sg_chk_n_print3@plt+0xffc3e7cc>
     fa4:	bicslt	r4, r8, r4, lsl #12
     fa8:			; <UNDEFINED> instruction: 0x46312815
     fac:	andeq	pc, r1, #79	; 0x4f
     fb0:	stmdami	r5!, {r1, r4, ip, lr, pc}
     fb4:			; <UNDEFINED> instruction: 0xf7ff4478
     fb8:			; <UNDEFINED> instruction: 0x4628ec10
     fbc:	bl	fe63efc0 <sg_chk_n_print3@plt+0xfe63e7e8>
     fc0:	blmi	813850 <sg_chk_n_print3@plt+0x813078>
     fc4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     fc8:	blls	7db038 <sg_chk_n_print3@plt+0x7da860>
     fcc:	teqle	r0, sl, asr r0
     fd0:	eorlt	r4, r0, r0, lsr #12
     fd4:			; <UNDEFINED> instruction: 0x87f0e8bd
     fd8:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
     fdc:	bl	fff3efe0 <sg_chk_n_print3@plt+0xfff3e808>
     fe0:	stmdacs	r0, {r0, r1, fp, ip, pc}
     fe4:			; <UNDEFINED> instruction: 0xf7ffd0ec
     fe8:	strb	lr, [r9, r4, lsl #23]!
     fec:			; <UNDEFINED> instruction: 0xf10d4819
     ff0:	svcmi	0x0019044f
     ff4:	ldrbeq	pc, [r9], -sp, lsl #2	; <UNPREDICTABLE>
     ff8:			; <UNDEFINED> instruction: 0xf7ff4478
     ffc:	ldrbtmi	lr, [pc], #-2956	; 1004 <sg_chk_n_print3@plt+0x82c>
    1000:	svcne	0x0001f814
    1004:			; <UNDEFINED> instruction: 0xf7ff4638
    1008:	adcmi	lr, r6, #137216	; 0x21800
    100c:	ldmdami	r3, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    1010:			; <UNDEFINED> instruction: 0xf7ff4478
    1014:	ldr	lr, [r9, r0, lsl #23]!
    1018:	ldrbtcc	pc, [pc], #79	; 1020 <sg_chk_n_print3@plt+0x848>	; <UNPREDICTABLE>
    101c:	ldmdami	r0, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1020:	ldrbtcc	pc, [pc], #79	; 1028 <sg_chk_n_print3@plt+0x850>	; <UNPREDICTABLE>
    1024:			; <UNDEFINED> instruction: 0xf7ff4478
    1028:			; <UNDEFINED> instruction: 0x4628eb7c
    102c:	bl	183f030 <sg_chk_n_print3@plt+0x183e858>
    1030:			; <UNDEFINED> instruction: 0xf7ffe7c6
    1034:	svclt	0x0000eb6a
    1038:	strdeq	r0, [r0], -sl
    103c:	andeq	r1, r1, lr, lsr #3
    1040:	andeq	r1, r1, r0, lsl #1
    1044:	andeq	r0, r0, ip, rrx
    1048:	ldrdeq	r0, [r0], -r4
    104c:			; <UNDEFINED> instruction: 0x00010fb0
    1050:	andeq	r0, r0, lr, lsl #5
    1054:	andeq	r0, r0, ip, lsl r2
    1058:	andeq	r0, r0, sl, lsr #3
    105c:	andeq	r0, r0, r8, lsr #13
    1060:	andeq	r0, r0, r4, lsl r2
    1064:	strlt	r4, [r8, #-2065]	; 0xfffff7ef
    1068:			; <UNDEFINED> instruction: 0xf7ff4478
    106c:	ldmdami	r0, {r3, r5, r6, r8, r9, fp, sp, lr, pc}
    1070:			; <UNDEFINED> instruction: 0xf7ff4478
    1074:	stmdami	pc, {r2, r5, r6, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    1078:			; <UNDEFINED> instruction: 0xf7ff4478
    107c:	stmdami	lr, {r5, r6, r8, r9, fp, sp, lr, pc}
    1080:			; <UNDEFINED> instruction: 0xf7ff4478
    1084:	stmdami	sp, {r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    1088:			; <UNDEFINED> instruction: 0xf7ff4478
    108c:	stmdami	ip, {r3, r4, r6, r8, r9, fp, sp, lr, pc}
    1090:			; <UNDEFINED> instruction: 0xf7ff4478
    1094:	stmdami	fp, {r2, r4, r6, r8, r9, fp, sp, lr, pc}
    1098:			; <UNDEFINED> instruction: 0xf7ff4478
    109c:	stmdami	sl, {r4, r6, r8, r9, fp, sp, lr, pc}
    10a0:			; <UNDEFINED> instruction: 0x4008e8bd
    10a4:			; <UNDEFINED> instruction: 0xf7ff4478
    10a8:	svclt	0x0000bb47
    10ac:	andeq	r0, r0, r8, lsr r2
    10b0:	andeq	r0, r0, r4, ror r2
    10b4:	strdeq	r0, [r0], -ip
    10b8:	andeq	r0, r0, r8, asr #9
    10bc:	andeq	r0, r0, ip, lsl #10
    10c0:	andeq	r0, r0, r0, asr r5
    10c4:	andeq	r0, r0, ip, lsl #11
    10c8:	muleq	r0, r8, r5
    10cc:	mvnsmi	lr, #737280	; 0xb4000
    10d0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    10d4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    10d8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    10dc:	b	ffcbf0e0 <sg_chk_n_print3@plt+0xffcbe908>
    10e0:	blne	1d922dc <sg_chk_n_print3@plt+0x1d91b04>
    10e4:	strhle	r1, [sl], -r6
    10e8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    10ec:	svccc	0x0004f855
    10f0:	strbmi	r3, [sl], -r1, lsl #8
    10f4:	ldrtmi	r4, [r8], -r1, asr #12
    10f8:	adcmi	r4, r6, #152, 14	; 0x2600000
    10fc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1100:	svclt	0x000083f8
    1104:	andeq	r0, r1, lr, lsl #27
    1108:	andeq	r0, r1, r4, lsl #27
    110c:	svclt	0x00004770

Disassembly of section .fini:

00001110 <.fini>:
    1110:	push	{r3, lr}
    1114:	pop	{r3, pc}
