vhdl
====

mux with 2 inputs and 1 output, ctrl signal of 1 bit and generic width to the data inputs and outputs.

To compile and simulate, go to the folder in Modelsim and run:

<code>
do compile.tcl
</code>

Status: Working! (21/11/13)
