---------------------Generating device model using external script:---------------------
cd scripts && ./device_model_gen.py -NR 8 -NC 8 -Arch RIKEN && cd ..
====================================================
============ Universal GRAMM (UGRAMM) ==============
======= helper script: Device Model Generator ======
====================================================

Generating device model for the following CGRA configuration: 
> Arch: RIKEN
> NR: 8
> NC: 8
Creating RIKEN architecture!!
 
 
---------------------Executing GRAMM and producing mapping result in ordered_dot_output.dot & unpositioned_dot_output---------------------
make && ./GRAMM Kernels_Modified/Conv_Balance/conv_nounroll_Balance.dot scripts/riken_8_8.dot 8 8 0
mkdir -p build
g++ -Ilib -lboost_graph -c src/utilities.cpp -o build/utilities.o
g++ build/GRAMM.o build/utilities.o -Ilib -lboost_graph -o GRAMM
***** BEGINNING OUTER WHILE LOOP ***** ITER 1 
OVERUSE 1 ON OVERUSE 1 ON OVERUSE 1 ON OVERUSE 1 ON OVERUSE 1 ON OVERUSE 1 ON OVERUSE 1 ON OVERUSE 1 ON OVERUSE 1 ON OVERUSE 1 ON TOTAL OVERUSE: 10
***** BEGINNING OUTER WHILE LOOP ***** ITER 2 
OVERUSE 1 ON TOTAL OVERUSE: 1
FRACTION OVERLAP: 0.00568182
***** BEGINNING OUTER WHILE LOOP ***** ITER 3 
TOTAL OVERUSE: 0
SUCCESS! :: [iterCount] :: 3 :: [frac] :: 0.00568182 :: [num_vertices(H)] :: 36
Total time taken :: 4.89262 Seconds
** routing for i: 0 {Const_27|float32=5.00}
	 838	 pe.w32.c5.r2.const.outPinA
	 836	 pe.w32.c5.r2.mux_b
	 841	 pe.w32.c5.r2.alu.inPinB
** routing for i: 1 {Const_28|float32=13.00}
	 977	 pe.w32.c6.r1.const.outPinA
	 975	 pe.w32.c6.r1.mux_b
	 982	 pe.w32.c6.r1.alu.inPinB
** routing for i: 2 {Const_29|float32=9.00}
	 319	 pe.w32.c2.r0.const.outPinA
	 317	 pe.w32.c2.r0.mux_b
	 322	 pe.w32.c2.r0.alu.inPinB
** routing for i: 3 {Const_30|float32=11.00}
	 259	 pe.w32.c1.r5.const.outPinA
	 256	 pe.w32.c1.r5.mux_b
	 262	 pe.w32.c1.r5.alu.inPinB
** routing for i: 4 {Const_31|float32=3.00}
	 99	 pe.w32.c8.r1.const.outPinA
	 97	 pe.w32.c8.r1.mux_b
	 103	 pe.w32.c8.r1.alu.inPinB
** routing for i: 5 {Const_32|float32=15.00}
	 539	 pe.w32.c3.r3.const.outPinA
	 537	 pe.w32.c3.r3.mux_b
	 542	 pe.w32.c3.r3.alu.inPinB
** routing for i: 6 {Const_33|float32=17.00}
	 140	 pe.w32.c8.r3.const.outPinA
	 138	 pe.w32.c8.r3.mux_b
	 143	 pe.w32.c8.r3.alu.inPinB
** routing for i: 7 {Const_34|float32=7.00}
	 1118	 pe.w32.c7.r0.const.outPinA
	 1116	 pe.w32.c7.r0.mux_b
	 1121	 pe.w32.c7.r0.alu.inPinB
** routing for i: 8 {Const_35|float32=19.00}
	 578	 pe.w32.c3.r5.const.outPinA
	 576	 pe.w32.c3.r5.mux_b
	 582	 pe.w32.c3.r5.alu.inPinB
** routing for i: 9 {FADD_18}
	 903	 pe.w32.c5.r5.alu.outPinA
	 892	 pe.w32.c5.r5.crossbar_mux_7
	 1072	 pe.w32.c6.r6.crossbar_mux_8
	 1074	 pe.w32.c6.r6.mux_a
	 1080	 pe.w32.c6.r6.alu.inPinA
** routing for i: 10 {FADD_19}
	 1062	 pe.w32.c6.r5.alu.outPinA
	 1050	 pe.w32.c6.r5.crossbar_mux_6
	 1073	 pe.w32.c6.r6.crossbar_mux_9
	 1075	 pe.w32.c6.r6.mux_b
	 1081	 pe.w32.c6.r6.alu.inPinB
** routing for i: 11 {FADD_20}
	 703	 pe.w32.c4.r3.alu.outPinA
	 692	 pe.w32.c4.r3.crossbar_mux_7
	 871	 pe.w32.c5.r4.crossbar_mux_6
	 894	 pe.w32.c5.r5.crossbar_mux_9
	 896	 pe.w32.c5.r5.mux_b
	 902	 pe.w32.c5.r5.alu.inPinB
** routing for i: 12 {FADD_21}
	 5	 pe.w32.c7.r4.alu.outPinA
	 1188	 pe.w32.c7.r4.crossbar_mux_5
	 1053	 pe.w32.c6.r5.crossbar_mux_9
	 1055	 pe.w32.c6.r5.mux_b
	 1061	 pe.w32.c6.r5.alu.inPinB
** routing for i: 13 {FADD_22}
	 862	 pe.w32.c5.r3.alu.outPinA
	 849	 pe.w32.c5.r3.crossbar_mux_5
	 711	 pe.w32.c4.r4.crossbar_mux_7
	 893	 pe.w32.c5.r5.crossbar_mux_8
	 895	 pe.w32.c5.r5.mux_a
	 900	 pe.w32.c5.r5.alu.inPinA
** routing for i: 14 {FADD_23}
	 1022	 pe.w32.c6.r3.alu.outPinA
	 1010	 pe.w32.c6.r3.crossbar_mux_6
	 1030	 pe.w32.c6.r4.crossbar_mux_6
	 1052	 pe.w32.c6.r5.crossbar_mux_8
	 1054	 pe.w32.c6.r5.mux_a
	 1060	 pe.w32.c6.r5.alu.inPinA
** routing for i: 15 {FADD_24}
	 722	 pe.w32.c4.r4.alu.outPinA
	 706	 pe.w32.c4.r4.crossbar_mux_2
	 694	 pe.w32.c4.r3.crossbar_mux_9
	 696	 pe.w32.c4.r3.mux_b
	 702	 pe.w32.c4.r3.alu.inPinB
** routing for i: 16 {FADD_25}
	 1082	 pe.w32.c6.r6.alu.outPinA
	 1070	 pe.w32.c6.r6.crossbar_mux_6
	 1088	 pe.w32.c6.r7.crossbar_mux_5
	 535	 LS.w32.c9.r5.mem.inPinA
** routing for i: 17 {FMUL_10}
	 842	 pe.w32.c5.r2.alu.outPinA
	 830	 pe.w32.c5.r2.crossbar_mux_6
	 843	 pe.w32.c5.r3.crossbar_mux_0
	 1013	 pe.w32.c6.r3.crossbar_mux_8
	 1015	 pe.w32.c6.r3.mux_a
	 1020	 pe.w32.c6.r3.alu.inPinA
** routing for i: 18 {FMUL_11}
	 1122	 pe.w32.c7.r0.alu.outPinA
	 1109	 pe.w32.c7.r0.crossbar_mux_5
	 970	 pe.w32.c6.r1.crossbar_mux_6
	 991	 pe.w32.c6.r2.crossbar_mux_6
	 1014	 pe.w32.c6.r3.crossbar_mux_9
	 1016	 pe.w32.c6.r3.mux_b
	 1021	 pe.w32.c6.r3.alu.inPinB
** routing for i: 19 {FMUL_12}
	 323	 pe.w32.c2.r0.alu.outPinA
	 311	 pe.w32.c2.r0.crossbar_mux_7
	 492	 pe.w32.c3.r1.crossbar_mux_7
	 672	 pe.w32.c4.r2.crossbar_mux_7
	 853	 pe.w32.c5.r3.crossbar_mux_9
	 855	 pe.w32.c5.r3.mux_b
	 861	 pe.w32.c5.r3.alu.inPinB
** routing for i: 20 {FMUL_13}
	 263	 pe.w32.c1.r5.alu.outPinA
	 244	 pe.w32.c1.r5.crossbar_mux_0
	 405	 pe.w32.c2.r5.crossbar_mux_1
	 545	 pe.w32.c3.r4.crossbar_mux_1
	 685	 pe.w32.c4.r3.crossbar_mux_1
	 831	 pe.w32.c5.r2.crossbar_mux_7
	 1011	 pe.w32.c6.r3.crossbar_mux_7
	 1192	 pe.w32.c7.r4.crossbar_mux_8
	 1194	 pe.w32.c7.r4.mux_a
	 1199	 pe.w32.c7.r4.alu.inPinA
** routing for i: 21 {FMUL_14}
	 983	 pe.w32.c6.r1.alu.outPinA
	 969	 pe.w32.c6.r1.crossbar_mux_5
	 829	 pe.w32.c5.r2.crossbar_mux_5
	 693	 pe.w32.c4.r3.crossbar_mux_8
	 695	 pe.w32.c4.r3.mux_a
	 700	 pe.w32.c4.r3.alu.inPinA
** routing for i: 22 {FMUL_15}
	 543	 pe.w32.c3.r3.alu.outPinA
	 531	 pe.w32.c3.r3.crossbar_mux_7
	 713	 pe.w32.c4.r4.crossbar_mux_8
	 715	 pe.w32.c4.r4.mux_a
	 720	 pe.w32.c4.r4.alu.inPinA
** routing for i: 23 {FMUL_16}
	 144	 pe.w32.c8.r3.alu.outPinA
	 131	 pe.w32.c8.r3.crossbar_mux_5
	 1193	 pe.w32.c7.r4.crossbar_mux_9
	 1195	 pe.w32.c7.r4.mux_b
	 4	 pe.w32.c7.r4.alu.inPinB
** routing for i: 24 {FMUL_17}
	 583	 pe.w32.c3.r5.alu.outPinA
	 565	 pe.w32.c3.r5.crossbar_mux_1
	 714	 pe.w32.c4.r4.crossbar_mux_9
	 716	 pe.w32.c4.r4.mux_b
	 721	 pe.w32.c4.r4.alu.inPinB
** routing for i: 25 {FMUL_9}
	 104	 pe.w32.c8.r1.alu.outPinA
	 90	 pe.w32.c8.r1.crossbar_mux_5
	 1148	 pe.w32.c7.r2.crossbar_mux_4
	 989	 pe.w32.c6.r2.crossbar_mux_5
	 852	 pe.w32.c5.r3.crossbar_mux_8
	 854	 pe.w32.c5.r3.mux_a
	 860	 pe.w32.c5.r3.alu.inPinA
** routing for i: 26 {Load_0}
	 346	 LS.w32.c0.r7.memport.outPinA
	 72	 pe.w32.c8.r0.crossbar_mux_6
	 94	 pe.w32.c8.r1.crossbar_mux_8
	 96	 pe.w32.c8.r1.mux_a
	 101	 pe.w32.c8.r1.alu.inPinA
** routing for i: 27 {Load_1}
	 113	 LS.w32.c0.r3.memport.outPinA
	 630	 pe.w32.c4.r0.crossbar_mux_6
	 652	 pe.w32.c4.r1.crossbar_mux_7
	 832	 pe.w32.c5.r2.crossbar_mux_8
	 835	 pe.w32.c5.r2.mux_a
	 840	 pe.w32.c5.r2.alu.inPinA
** routing for i: 28 {Load_2}
	 313	 LS.w32.c0.r6.memport.outPinA
	 1113	 pe.w32.c7.r0.crossbar_mux_8
	 1115	 pe.w32.c7.r0.mux_a
	 1120	 pe.w32.c7.r0.alu.inPinA
** routing for i: 29 {Load_3}
	 645	 LS.w32.c0.r1.memport.outPinA
	 314	 pe.w32.c2.r0.crossbar_mux_8
	 316	 pe.w32.c2.r0.mux_a
	 321	 pe.w32.c2.r0.alu.inPinA
** routing for i: 30 {Load_4}
	 446	 LS.w32.c9.r2.mem.outPinA
	 607	 pe.w32.c3.r7.crossbar_mux_3
	 428	 pe.w32.c2.r6.crossbar_mux_3
	 253	 pe.w32.c1.r5.crossbar_mux_8
	 255	 pe.w32.c1.r5.mux_a
	 261	 pe.w32.c1.r5.alu.inPinA
** routing for i: 31 {Load_5}
	 279	 LS.w32.c0.r5.memport.outPinA
	 950	 pe.w32.c6.r0.crossbar_mux_6
	 972	 pe.w32.c6.r1.crossbar_mux_8
	 974	 pe.w32.c6.r1.mux_a
	 981	 pe.w32.c6.r1.alu.inPinA
** routing for i: 32 {Load_6}
	 312	 LS.w32.c0.r0.memport.outPinA
	 701	 pe.w32.c1.r0.crossbar_mux_7
	 331	 pe.w32.c2.r1.crossbar_mux_6
	 352	 pe.w32.c2.r2.crossbar_mux_7
	 532	 pe.w32.c3.r3.crossbar_mux_8
	 536	 pe.w32.c3.r3.mux_a
	 541	 pe.w32.c3.r3.alu.inPinA
** routing for i: 33 {Load_7}
	 579	 LS.w32.c9.r6.mem.outPinA
	 48	 pe.w32.c7.r7.crossbar_mux_2
	 29	 pe.w32.c7.r6.crossbar_mux_3
	 1044	 pe.w32.c6.r5.crossbar_mux_1
	 1184	 pe.w32.c7.r4.crossbar_mux_1
	 134	 pe.w32.c8.r3.crossbar_mux_8
	 137	 pe.w32.c8.r3.mux_a
	 142	 pe.w32.c8.r3.alu.inPinA
** routing for i: 34 {Load_8}
	 512	 LS.w32.c9.r4.mem.outPinA
	 927	 pe.w32.c5.r7.crossbar_mux_3
	 747	 pe.w32.c4.r6.crossbar_mux_3
	 573	 pe.w32.c3.r5.crossbar_mux_8
	 575	 pe.w32.c3.r5.mux_a
	 581	 pe.w32.c3.r5.alu.inPinA
** routing for i: 35 {Store_26}
	 546	 LS.w32.c9.r5.mem.outPinA
Writing the positioned mapping output in file 'positioned_dot_output.dot' 
Writing the unpositioned mapping output in file 'unpositioned_dot_output.dot' 
LS_w32_c0_r0_memport 1
LS_w32_c0_r0_memport_inPinA 0
LS_w32_c0_r3_memport_inPinA 0
pe_w32_c1_r2_alu_inPinB 0
pe_w32_c7_r4_alu_inPinB 1
pe_w32_c7_r4_alu_outPinA 1
pe_w32_c1_r2_alu_outPinA 0
pe_w32_c7_r5_const 0
pe_w32_c7_r5_const_outPinA 0
pe_w32_c7_r5_alu 0
pe_w32_c7_r5_alu_inPinA 0
pe_w32_c7_r5_alu_inPinB 0
pe_w32_c7_r5_alu_outPinA 0
pe_w32_c7_r6_const 0
pe_w32_c7_r6_const_outPinA 0
pe_w32_c7_r6_alu 0
pe_w32_c7_r6_alu_inPinA 0
pe_w32_c7_r6_alu_inPinB 0
pe_w32_c7_r6_alu_outPinA 0
pe_w32_c7_r7_const 0
pe_w32_c7_r7_const_outPinA 0
pe_w32_c7_r7_alu 0
pe_w32_c7_r7_alu_inPinA 0
pe_w32_c7_r7_alu_inPinB 0
pe_w32_c7_r7_alu_outPinA 0
pe_w32_c8_r0_const 0
pe_w32_c8_r0_const_outPinA 0
pe_w32_c8_r0_alu 0
pe_w32_c8_r0_alu_inPinA 0
pe_w32_c8_r0_alu_inPinB 0
pe_w32_c8_r0_alu_outPinA 0
pe_w32_c8_r1_const 1
pe_w32_c8_r1_const_outPinA 1
pe_w32_c8_r1_alu 1
pe_w32_c8_r1_alu_inPinA 1
pe_w32_c8_r1_alu_inPinB 1
pe_w32_c8_r1_alu_outPinA 1
LS_w32_c0_r3_memport_outPinA 1
pe_w32_c8_r2_const 0
pe_w32_c8_r2_const_outPinA 0
pe_w32_c8_r2_alu 0
pe_w32_c8_r2_alu_inPinA 0
pe_w32_c8_r2_alu_inPinB 0
pe_w32_c8_r2_alu_outPinA 0
pe_w32_c8_r3_const 1
pe_w32_c8_r3_const_outPinA 1
pe_w32_c8_r3_alu 1
pe_w32_c8_r3_alu_inPinA 1
pe_w32_c8_r3_alu_inPinB 1
pe_w32_c8_r3_alu_outPinA 1
pe_w32_c1_r3_const 0
pe_w32_c8_r4_const 0
pe_w32_c8_r4_const_outPinA 0
pe_w32_c8_r4_alu 0
pe_w32_c8_r4_alu_inPinA 0
pe_w32_c8_r4_alu_inPinB 0
pe_w32_c8_r4_alu_outPinA 0
pe_w32_c1_r3_const_outPinA 0
pe_w32_c8_r5_const 0
pe_w32_c8_r5_const_outPinA 0
pe_w32_c1_r3_alu 0
pe_w32_c8_r5_alu 0
pe_w32_c8_r5_alu_inPinA 0
pe_w32_c8_r5_alu_inPinB 0
pe_w32_c8_r5_alu_outPinA 0
pe_w32_c1_r3_alu_inPinA 0
pe_w32_c8_r6_const 0
pe_w32_c8_r6_const_outPinA 0
pe_w32_c8_r6_alu 0
pe_w32_c8_r6_alu_inPinA 0
pe_w32_c1_r3_alu_inPinB 0
pe_w32_c8_r6_alu_inPinB 0
pe_w32_c8_r6_alu_outPinA 0
pe_w32_c1_r3_alu_outPinA 0
pe_w32_c8_r7_const 0
pe_w32_c8_r7_const_outPinA 0
pe_w32_c8_r7_alu 0
pe_w32_c8_r7_alu_inPinA 0
pe_w32_c8_r7_alu_inPinB 0
pe_w32_c8_r7_alu_outPinA 0
LS_w32_c0_r4_memport 0
LS_w32_c0_r4_memport_inPinA 0
pe_w32_c1_r4_const 0
pe_w32_c1_r4_const_outPinA 0
pe_w32_c1_r4_alu 0
pe_w32_c1_r4_alu_inPinA 0
pe_w32_c1_r4_alu_inPinB 0
pe_w32_c1_r4_alu_outPinA 0
LS_w32_c0_r4_memport_outPinA 0
LS_w32_c0_r5_memport 1
pe_w32_c1_r5_const 1
pe_w32_c1_r5_const_outPinA 1
pe_w32_c1_r5_alu 1
pe_w32_c1_r5_alu_inPinA 1
pe_w32_c1_r5_alu_inPinB 1
pe_w32_c1_r5_alu_outPinA 1
LS_w32_c0_r5_memport_inPinA 0
pe_w32_c1_r6_const 0
pe_w32_c1_r6_const_outPinA 0
LS_w32_c0_r5_memport_outPinA 1
pe_w32_c1_r6_alu 0
pe_w32_c1_r6_alu_inPinA 0
pe_w32_c1_r6_alu_inPinB 0
pe_w32_c1_r6_alu_outPinA 0
LS_w32_c0_r6_memport 1
pe_w32_c1_r7_const 0
pe_w32_c1_r7_const_outPinA 0
pe_w32_c1_r7_alu 0
pe_w32_c1_r7_alu_inPinA 0
LS_w32_c0_r6_memport_inPinA 0
pe_w32_c1_r7_alu_inPinB 0
pe_w32_c1_r7_alu_outPinA 0
LS_w32_c0_r0_memport_outPinA 1
LS_w32_c0_r6_memport_outPinA 1
pe_w32_c2_r0_const 1
pe_w32_c2_r0_const_outPinA 1
pe_w32_c2_r0_alu 1
pe_w32_c2_r0_alu_inPinA 1
pe_w32_c2_r0_alu_inPinB 1
pe_w32_c2_r0_alu_outPinA 1
LS_w32_c0_r7_memport 1
LS_w32_c0_r7_memport_inPinA 0
pe_w32_c2_r1_const 0
pe_w32_c2_r1_const_outPinA 0
pe_w32_c2_r1_alu 0
pe_w32_c2_r1_alu_inPinA 0
pe_w32_c2_r1_alu_inPinB 0
pe_w32_c2_r1_alu_outPinA 0
LS_w32_c0_r7_memport_outPinA 1
LS_w32_c9_r0_mem 0
pe_w32_c2_r2_const 0
pe_w32_c2_r2_const_outPinA 0
pe_w32_c2_r2_alu 0
pe_w32_c2_r2_alu_inPinA 0
pe_w32_c2_r2_alu_inPinB 0
pe_w32_c2_r2_alu_outPinA 0
LS_w32_c9_r0_mem_inPinA 0
pe_w32_c2_r3_const 0
pe_w32_c2_r3_const_outPinA 0
LS_w32_c9_r0_mem_outPinA 0
pe_w32_c2_r3_alu 0
pe_w32_c2_r3_alu_inPinA 0
pe_w32_c2_r3_alu_inPinB 0
pe_w32_c2_r3_alu_outPinA 0
LS_w32_c9_r1_mem 0
pe_w32_c2_r4_const 0
pe_w32_c2_r4_const_outPinA 0
pe_w32_c2_r4_alu 0
pe_w32_c2_r4_alu_inPinA 0
LS_w32_c9_r1_mem_inPinA 0
pe_w32_c2_r4_alu_inPinB 0
pe_w32_c2_r4_alu_outPinA 0
LS_w32_c9_r1_mem_outPinA 0
pe_w32_c2_r5_const 0
pe_w32_c2_r5_const_outPinA 0
pe_w32_c2_r5_alu 0
pe_w32_c2_r5_alu_inPinA 0
pe_w32_c2_r5_alu_inPinB 0
pe_w32_c2_r5_alu_outPinA 0
LS_w32_c0_r1_memport 1
LS_w32_c9_r2_mem 1
LS_w32_c9_r2_mem_inPinA 0
pe_w32_c2_r6_const 0
pe_w32_c2_r6_const_outPinA 0
pe_w32_c2_r6_alu 0
pe_w32_c2_r6_alu_inPinA 0
pe_w32_c2_r6_alu_inPinB 0
pe_w32_c2_r6_alu_outPinA 0
LS_w32_c9_r2_mem_outPinA 1
LS_w32_c9_r3_mem 0
pe_w32_c2_r7_const 0
pe_w32_c2_r7_const_outPinA 0
pe_w32_c2_r7_alu 0
pe_w32_c2_r7_alu_inPinA 0
pe_w32_c2_r7_alu_inPinB 0
pe_w32_c2_r7_alu_outPinA 0
LS_w32_c9_r3_mem_inPinA 0
pe_w32_c3_r0_const 0
pe_w32_c3_r0_const_outPinA 0
LS_w32_c9_r3_mem_outPinA 0
pe_w32_c3_r0_alu 0
pe_w32_c3_r0_alu_inPinA 0
pe_w32_c3_r0_alu_inPinB 0
pe_w32_c3_r0_alu_outPinA 0
LS_w32_c9_r4_mem 1
pe_w32_c3_r1_const 0
pe_w32_c3_r1_const_outPinA 0
pe_w32_c3_r1_alu 0
pe_w32_c3_r1_alu_inPinA 0
LS_w32_c9_r4_mem_inPinA 0
pe_w32_c3_r1_alu_inPinB 0
pe_w32_c3_r1_alu_outPinA 0
LS_w32_c9_r4_mem_outPinA 1
pe_w32_c3_r2_const 0
pe_w32_c3_r2_const_outPinA 0
pe_w32_c3_r2_alu 0
pe_w32_c3_r2_alu_inPinA 0
pe_w32_c3_r2_alu_inPinB 0
pe_w32_c3_r2_alu_outPinA 0
LS_w32_c9_r5_mem 1
LS_w32_c0_r1_memport_inPinA 0
LS_w32_c9_r5_mem_inPinA 1
pe_w32_c3_r3_const 1
pe_w32_c3_r3_const_outPinA 1
pe_w32_c3_r3_alu 1
pe_w32_c3_r3_alu_inPinA 1
pe_w32_c3_r3_alu_inPinB 1
pe_w32_c3_r3_alu_outPinA 1
LS_w32_c9_r5_mem_outPinA 1
LS_w32_c9_r6_mem 1
pe_w32_c3_r4_const 0
pe_w32_c3_r4_const_outPinA 0
pe_w32_c3_r4_alu 0
pe_w32_c3_r4_alu_inPinA 0
pe_w32_c3_r4_alu_inPinB 0
pe_w32_c3_r4_alu_outPinA 0
LS_w32_c9_r6_mem_inPinA 0
pe_w32_c3_r5_const 1
pe_w32_c3_r5_const_outPinA 1
LS_w32_c9_r6_mem_outPinA 1
pe_w32_c3_r5_alu 1
pe_w32_c3_r5_alu_inPinA 1
pe_w32_c3_r5_alu_inPinB 1
pe_w32_c3_r5_alu_outPinA 1
LS_w32_c9_r7_mem 0
pe_w32_c3_r6_const 0
pe_w32_c3_r6_const_outPinA 0
pe_w32_c3_r6_alu 0
pe_w32_c3_r6_alu_inPinA 0
LS_w32_c9_r7_mem_inPinA 0
pe_w32_c3_r6_alu_inPinB 0
pe_w32_c3_r6_alu_outPinA 0
LS_w32_c9_r7_mem_outPinA 0
pe_w32_c3_r7_const 0
pe_w32_c3_r7_const_outPinA 0
pe_w32_c3_r7_alu 0
pe_w32_c3_r7_alu_inPinA 0
pe_w32_c3_r7_alu_inPinB 0
pe_w32_c3_r7_alu_outPinA 0
pe_w32_c4_r0_const 0
pe_w32_c4_r0_const_outPinA 0
pe_w32_c4_r0_alu 0
pe_w32_c4_r0_alu_inPinA 0
pe_w32_c4_r0_alu_inPinB 0
pe_w32_c4_r0_alu_outPinA 0
LS_w32_c0_r1_memport_outPinA 1
pe_w32_c4_r1_const 0
pe_w32_c4_r1_const_outPinA 0
pe_w32_c4_r1_alu 0
pe_w32_c4_r1_alu_inPinA 0
pe_w32_c4_r1_alu_inPinB 0
pe_w32_c4_r1_alu_outPinA 0
pe_w32_c4_r2_const 0
pe_w32_c4_r2_const_outPinA 0
pe_w32_c4_r2_alu 0
pe_w32_c4_r2_alu_inPinA 0
pe_w32_c4_r2_alu_inPinB 0
pe_w32_c4_r2_alu_outPinA 0
pe_w32_c4_r3_const 0
pe_w32_c4_r3_const_outPinA 0
pe_w32_c4_r3_alu 1
pe_w32_c4_r3_alu_inPinA 1
pe_w32_c4_r3_alu_inPinB 1
pe_w32_c4_r3_alu_outPinA 1
pe_w32_c4_r4_const 0
pe_w32_c4_r4_const_outPinA 0
pe_w32_c4_r4_alu 1
pe_w32_c4_r4_alu_inPinA 1
pe_w32_c4_r4_alu_inPinB 1
pe_w32_c4_r4_alu_outPinA 1
pe_w32_c4_r5_const 0
pe_w32_c4_r5_const_outPinA 0
pe_w32_c4_r5_alu 0
pe_w32_c4_r5_alu_inPinA 0
pe_w32_c4_r5_alu_inPinB 0
pe_w32_c4_r5_alu_outPinA 0
LS_w32_c0_r2_memport 0
pe_w32_c1_r0_const 0
pe_w32_c4_r6_const 0
pe_w32_c4_r6_const_outPinA 0
pe_w32_c4_r6_alu 0
pe_w32_c4_r6_alu_inPinA 0
pe_w32_c4_r6_alu_inPinB 0
pe_w32_c4_r6_alu_outPinA 0
pe_w32_c1_r0_const_outPinA 0
pe_w32_c4_r7_const 0
pe_w32_c4_r7_const_outPinA 0
pe_w32_c1_r0_alu 0
pe_w32_c4_r7_alu 0
pe_w32_c4_r7_alu_inPinA 0
pe_w32_c4_r7_alu_inPinB 0
pe_w32_c4_r7_alu_outPinA 0
pe_w32_c1_r0_alu_inPinA 0
pe_w32_c5_r0_const 0
pe_w32_c5_r0_const_outPinA 0
pe_w32_c5_r0_alu 0
pe_w32_c5_r0_alu_inPinA 0
pe_w32_c1_r0_alu_inPinB 0
pe_w32_c5_r0_alu_inPinB 0
pe_w32_c5_r0_alu_outPinA 0
pe_w32_c1_r0_alu_outPinA 0
pe_w32_c5_r1_const 0
pe_w32_c5_r1_const_outPinA 0
pe_w32_c5_r1_alu 0
pe_w32_c5_r1_alu_inPinA 0
pe_w32_c5_r1_alu_inPinB 0
pe_w32_c5_r1_alu_outPinA 0
pe_w32_c5_r2_const 1
pe_w32_c5_r2_const_outPinA 1
pe_w32_c5_r2_alu 1
pe_w32_c5_r2_alu_inPinA 1
pe_w32_c5_r2_alu_inPinB 1
pe_w32_c5_r2_alu_outPinA 1
pe_w32_c5_r3_const 0
pe_w32_c5_r3_const_outPinA 0
pe_w32_c5_r3_alu 1
pe_w32_c5_r3_alu_inPinA 1
pe_w32_c5_r3_alu_inPinB 1
pe_w32_c5_r3_alu_outPinA 1
LS_w32_c0_r2_memport_inPinA 0
pe_w32_c5_r4_const 0
pe_w32_c5_r4_const_outPinA 0
pe_w32_c5_r4_alu 0
pe_w32_c5_r4_alu_inPinA 0
pe_w32_c5_r4_alu_inPinB 0
pe_w32_c5_r4_alu_outPinA 0
pe_w32_c5_r5_const 0
pe_w32_c5_r5_const_outPinA 0
pe_w32_c5_r5_alu 1
pe_w32_c5_r5_alu_inPinA 1
pe_w32_c5_r5_alu_inPinB 1
pe_w32_c5_r5_alu_outPinA 1
pe_w32_c5_r6_const 0
pe_w32_c5_r6_const_outPinA 0
pe_w32_c5_r6_alu 0
pe_w32_c5_r6_alu_inPinA 0
pe_w32_c5_r6_alu_inPinB 0
pe_w32_c5_r6_alu_outPinA 0
pe_w32_c5_r7_const 0
pe_w32_c5_r7_const_outPinA 0
pe_w32_c5_r7_alu 0
pe_w32_c5_r7_alu_inPinA 0
pe_w32_c5_r7_alu_inPinB 0
pe_w32_c5_r7_alu_outPinA 0
pe_w32_c1_r1_const 0
pe_w32_c6_r0_const 0
pe_w32_c6_r0_const_outPinA 0
pe_w32_c6_r0_alu 0
pe_w32_c6_r0_alu_inPinA 0
pe_w32_c6_r0_alu_inPinB 0
pe_w32_c6_r0_alu_outPinA 0
pe_w32_c1_r1_const_outPinA 0
pe_w32_c6_r1_const 1
pe_w32_c6_r1_const_outPinA 1
LS_w32_c0_r2_memport_outPinA 0
pe_w32_c1_r1_alu 0
pe_w32_c6_r1_alu 1
pe_w32_c6_r1_alu_inPinA 1
pe_w32_c6_r1_alu_inPinB 1
pe_w32_c6_r1_alu_outPinA 1
pe_w32_c1_r1_alu_inPinA 0
pe_w32_c6_r2_const 0
pe_w32_c6_r2_const_outPinA 0
pe_w32_c6_r2_alu 0
pe_w32_c6_r2_alu_inPinA 0
pe_w32_c1_r1_alu_inPinB 0
pe_w32_c6_r2_alu_inPinB 0
pe_w32_c6_r2_alu_outPinA 0
pe_w32_c1_r1_alu_outPinA 0
pe_w32_c6_r3_const 0
pe_w32_c6_r3_const_outPinA 0
pe_w32_c6_r3_alu 1
pe_w32_c6_r3_alu_inPinA 1
pe_w32_c6_r3_alu_inPinB 1
pe_w32_c6_r3_alu_outPinA 1
pe_w32_c6_r4_const 0
pe_w32_c6_r4_const_outPinA 0
pe_w32_c6_r4_alu 0
pe_w32_c6_r4_alu_inPinA 0
pe_w32_c6_r4_alu_inPinB 0
pe_w32_c6_r4_alu_outPinA 0
pe_w32_c6_r5_const 0
pe_w32_c6_r5_const_outPinA 0
pe_w32_c6_r5_alu 1
pe_w32_c6_r5_alu_inPinA 1
pe_w32_c6_r5_alu_inPinB 1
pe_w32_c6_r5_alu_outPinA 1
pe_w32_c6_r6_const 0
pe_w32_c6_r6_const_outPinA 0
pe_w32_c6_r6_alu 1
pe_w32_c6_r6_alu_inPinA 1
pe_w32_c6_r6_alu_inPinB 1
pe_w32_c6_r6_alu_outPinA 1
LS_w32_c0_r3_memport 1
pe_w32_c6_r7_const 0
pe_w32_c6_r7_const_outPinA 0
pe_w32_c6_r7_alu 0
pe_w32_c6_r7_alu_inPinA 0
pe_w32_c6_r7_alu_inPinB 0
pe_w32_c6_r7_alu_outPinA 0
pe_w32_c7_r0_const 1
pe_w32_c7_r0_const_outPinA 1
pe_w32_c7_r0_alu 1
pe_w32_c7_r0_alu_inPinA 1
pe_w32_c7_r0_alu_inPinB 1
pe_w32_c7_r0_alu_outPinA 1
pe_w32_c7_r1_const 0
pe_w32_c7_r1_const_outPinA 0
pe_w32_c7_r1_alu 0
pe_w32_c7_r1_alu_inPinA 0
pe_w32_c7_r1_alu_inPinB 0
pe_w32_c7_r1_alu_outPinA 0
pe_w32_c1_r2_const 0
pe_w32_c7_r2_const 0
pe_w32_c7_r2_const_outPinA 0
pe_w32_c7_r2_alu 0
pe_w32_c7_r2_alu_inPinA 0
pe_w32_c7_r2_alu_inPinB 0
pe_w32_c7_r2_alu_outPinA 0
pe_w32_c1_r2_const_outPinA 0
pe_w32_c7_r3_const 0
pe_w32_c7_r3_const_outPinA 0
pe_w32_c1_r2_alu 0
pe_w32_c7_r3_alu 0
pe_w32_c7_r3_alu_inPinA 0
pe_w32_c7_r3_alu_inPinB 0
pe_w32_c7_r3_alu_outPinA 0
pe_w32_c1_r2_alu_inPinA 0
pe_w32_c7_r4_const 0
pe_w32_c7_r4_const_outPinA 0
pe_w32_c7_r4_alu 1
pe_w32_c7_r4_alu_inPinA 1
 
 
---------------------Converting the ordered-mapped  positioned_dot_output.dot file into ordered_dot_output.png:---------------------
neato -Tpng positioned_dot_output.dot -o positioned_dot_output.png
 
 
---------------------Converting the unordered-mapped  unpositioned_dot_output.dot file into unpositioned_dot_output.png:---------------------
neato -Tpng unpositioned_dot_output.dot -o unpositioned_dot_output.png
