<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1519" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1519{left:763px;bottom:69px;letter-spacing:0.09px;}
#t2_1519{left:809px;bottom:69px;letter-spacing:0.09px;}
#t3_1519{left:802px;bottom:1141px;letter-spacing:-0.18px;}
#t4_1519{left:87px;bottom:1088px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5_1519{left:161px;bottom:1088px;}
#t6_1519{left:169px;bottom:1088px;letter-spacing:0.12px;}
#t7_1519{left:193px;bottom:1088px;}
#t8_1519{left:201px;bottom:1088px;letter-spacing:0.12px;}
#t9_1519{left:69px;bottom:1072px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ta_1519{left:273px;bottom:1072px;}
#tb_1519{left:281px;bottom:1073px;letter-spacing:0.09px;}
#tc_1519{left:69px;bottom:1057px;letter-spacing:-0.12px;word-spacing:-0.5px;}
#td_1519{left:274px;bottom:1057px;}
#te_1519{left:281px;bottom:1058px;letter-spacing:0.09px;}
#tf_1519{left:305px;bottom:1057px;}
#tg_1519{left:312px;bottom:1058px;letter-spacing:0.13px;}
#th_1519{left:330px;bottom:1057px;}
#ti_1519{left:337px;bottom:1058px;letter-spacing:0.08px;}
#tj_1519{left:355px;bottom:1057px;}
#tk_1519{left:362px;bottom:1058px;letter-spacing:0.12px;}
#tl_1519{left:386px;bottom:1057px;}
#tm_1519{left:393px;bottom:1058px;letter-spacing:0.09px;}
#tn_1519{left:418px;bottom:1057px;}
#to_1519{left:425px;bottom:1058px;letter-spacing:0.08px;}
#tp_1519{left:442px;bottom:1057px;}
#tq_1519{left:124px;bottom:1043px;letter-spacing:0.09px;}
#tr_1519{left:148px;bottom:1042px;}
#ts_1519{left:156px;bottom:1043px;letter-spacing:0.09px;}
#tt_1519{left:180px;bottom:1042px;}
#tu_1519{left:188px;bottom:1043px;letter-spacing:0.08px;}
#tv_1519{left:206px;bottom:1042px;}
#tw_1519{left:213px;bottom:1043px;letter-spacing:0.09px;}
#tx_1519{left:238px;bottom:1042px;}
#ty_1519{left:245px;bottom:1043px;letter-spacing:0.09px;}
#tz_1519{left:277px;bottom:1042px;}
#t10_1519{left:284px;bottom:1043px;letter-spacing:0.09px;}
#t11_1519{left:316px;bottom:1042px;}
#t12_1519{left:323px;bottom:1043px;letter-spacing:0.09px;}
#t13_1519{left:354px;bottom:1042px;}
#t14_1519{left:362px;bottom:1043px;letter-spacing:0.09px;}
#t15_1519{left:69px;bottom:1027px;letter-spacing:-0.12px;}
#t16_1519{left:300px;bottom:1027px;}
#t17_1519{left:308px;bottom:1027px;letter-spacing:0.08px;}
#t18_1519{left:69px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t19_1519{left:183px;bottom:1011px;}
#t1a_1519{left:191px;bottom:1012px;letter-spacing:0.12px;}
#t1b_1519{left:69px;bottom:996px;letter-spacing:-0.11px;}
#t1c_1519{left:69px;bottom:981px;letter-spacing:-0.11px;}
#t1d_1519{left:69px;bottom:941px;}
#t1e_1519{left:69px;bottom:924px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1f_1519{left:87px;bottom:909px;letter-spacing:-0.11px;}
#t1g_1519{left:251px;bottom:909px;}
#t1h_1519{left:258px;bottom:910px;letter-spacing:0.12px;}
#t1i_1519{left:283px;bottom:909px;}
#t1j_1519{left:290px;bottom:910px;letter-spacing:0.12px;}
#t1k_1519{left:69px;bottom:894px;letter-spacing:-0.13px;}
#t1l_1519{left:87px;bottom:878px;letter-spacing:-0.11px;}
#t1m_1519{left:167px;bottom:878px;}
#t1n_1519{left:175px;bottom:879px;letter-spacing:0.09px;}
#t1o_1519{left:87px;bottom:863px;letter-spacing:-0.12px;}
#t1p_1519{left:245px;bottom:863px;}
#t1q_1519{left:252px;bottom:864px;letter-spacing:0.12px;}
#t1r_1519{left:87px;bottom:848px;letter-spacing:-0.12px;}
#t1s_1519{left:234px;bottom:848px;}
#t1t_1519{left:242px;bottom:848px;letter-spacing:0.12px;}
#t1u_1519{left:87px;bottom:833px;letter-spacing:-0.12px;}
#t1v_1519{left:243px;bottom:833px;}
#t1w_1519{left:251px;bottom:833px;letter-spacing:0.09px;}
#t1x_1519{left:69px;bottom:817px;letter-spacing:-0.13px;}
#t1y_1519{left:197px;bottom:817px;}
#t1z_1519{left:204px;bottom:818px;letter-spacing:0.08px;}
#t20_1519{left:69px;bottom:802px;letter-spacing:-0.11px;}
#t21_1519{left:288px;bottom:802px;}
#t22_1519{left:295px;bottom:803px;letter-spacing:0.12px;}
#t23_1519{left:327px;bottom:802px;}
#t24_1519{left:334px;bottom:803px;letter-spacing:0.12px;}
#t25_1519{left:69px;bottom:787px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t26_1519{left:132px;bottom:787px;}
#t27_1519{left:139px;bottom:787px;letter-spacing:0.09px;}
#t28_1519{left:69px;bottom:771px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t29_1519{left:158px;bottom:771px;}
#t2a_1519{left:166px;bottom:772px;letter-spacing:0.12px;}
#t2b_1519{left:190px;bottom:771px;}
#t2c_1519{left:198px;bottom:772px;letter-spacing:0.09px;}
#t2d_1519{left:223px;bottom:771px;}
#t2e_1519{left:230px;bottom:772px;letter-spacing:0.09px;}
#t2f_1519{left:255px;bottom:771px;}
#t2g_1519{left:262px;bottom:772px;letter-spacing:0.09px;}
#t2h_1519{left:287px;bottom:771px;}
#t2i_1519{left:294px;bottom:772px;letter-spacing:0.09px;}
#t2j_1519{left:69px;bottom:756px;letter-spacing:-0.13px;}
#t2k_1519{left:87px;bottom:741px;letter-spacing:-0.11px;}
#t2l_1519{left:320px;bottom:741px;}
#t2m_1519{left:328px;bottom:742px;letter-spacing:0.12px;}
#t2n_1519{left:87px;bottom:726px;letter-spacing:-0.11px;}
#t2o_1519{left:226px;bottom:726px;}
#t2p_1519{left:233px;bottom:726px;letter-spacing:0.09px;}
#t2q_1519{left:87px;bottom:710px;letter-spacing:-0.14px;}
#t2r_1519{left:127px;bottom:710px;}
#t2s_1519{left:134px;bottom:711px;letter-spacing:0.12px;}
#t2t_1519{left:87px;bottom:695px;letter-spacing:-0.11px;}
#t2u_1519{left:178px;bottom:695px;}
#t2v_1519{left:186px;bottom:696px;letter-spacing:0.09px;}
#t2w_1519{left:87px;bottom:680px;letter-spacing:-0.11px;}
#t2x_1519{left:167px;bottom:680px;}
#t2y_1519{left:175px;bottom:680px;letter-spacing:0.09px;}
#t2z_1519{left:199px;bottom:680px;}
#t30_1519{left:207px;bottom:680px;letter-spacing:0.09px;}
#t31_1519{left:231px;bottom:680px;}
#t32_1519{left:239px;bottom:680px;letter-spacing:0.09px;}
#t33_1519{left:87px;bottom:664px;letter-spacing:-0.12px;}
#t34_1519{left:142px;bottom:664px;}
#t35_1519{left:150px;bottom:665px;letter-spacing:0.09px;}
#t36_1519{left:174px;bottom:664px;}
#t37_1519{left:182px;bottom:665px;letter-spacing:0.09px;}
#t38_1519{left:207px;bottom:664px;}
#t39_1519{left:214px;bottom:665px;letter-spacing:0.09px;}
#t3a_1519{left:239px;bottom:664px;}
#t3b_1519{left:246px;bottom:665px;letter-spacing:0.09px;}
#t3c_1519{left:87px;bottom:649px;letter-spacing:-0.11px;}
#t3d_1519{left:242px;bottom:649px;}
#t3e_1519{left:250px;bottom:650px;letter-spacing:0.09px;}
#t3f_1519{left:87px;bottom:634px;letter-spacing:-0.12px;}
#t3g_1519{left:257px;bottom:634px;}
#t3h_1519{left:265px;bottom:635px;letter-spacing:0.12px;}
#t3i_1519{left:87px;bottom:619px;letter-spacing:-0.11px;}
#t3j_1519{left:250px;bottom:619px;}
#t3k_1519{left:258px;bottom:619px;letter-spacing:0.12px;}
#t3l_1519{left:87px;bottom:603px;letter-spacing:-0.11px;}
#t3m_1519{left:233px;bottom:603px;}
#t3n_1519{left:240px;bottom:604px;letter-spacing:0.09px;}
#t3o_1519{left:87px;bottom:588px;letter-spacing:-0.11px;}
#t3p_1519{left:198px;bottom:588px;}
#t3q_1519{left:205px;bottom:589px;letter-spacing:0.09px;}
#t3r_1519{left:87px;bottom:573px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3s_1519{left:177px;bottom:573px;}
#t3t_1519{left:184px;bottom:573px;letter-spacing:0.12px;}
#t3u_1519{left:87px;bottom:558px;letter-spacing:-0.14px;}
#t3v_1519{left:233px;bottom:558px;}
#t3w_1519{left:240px;bottom:558px;letter-spacing:0.12px;}
#t3x_1519{left:265px;bottom:558px;}
#t3y_1519{left:272px;bottom:558px;letter-spacing:0.12px;}
#t3z_1519{left:87px;bottom:542px;letter-spacing:-0.11px;}
#t40_1519{left:276px;bottom:542px;}
#t41_1519{left:284px;bottom:543px;letter-spacing:0.09px;}
#t42_1519{left:87px;bottom:527px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t43_1519{left:332px;bottom:527px;}
#t44_1519{left:340px;bottom:528px;letter-spacing:0.09px;}
#t45_1519{left:365px;bottom:527px;}
#t46_1519{left:372px;bottom:528px;letter-spacing:0.12px;}
#t47_1519{left:87px;bottom:512px;letter-spacing:-0.1px;}
#t48_1519{left:123px;bottom:512px;}
#t49_1519{left:131px;bottom:512px;letter-spacing:0.09px;}
#t4a_1519{left:87px;bottom:496px;letter-spacing:-0.1px;}
#t4b_1519{left:106px;bottom:483px;letter-spacing:0.09px;}
#t4c_1519{left:272px;bottom:482px;}
#t4d_1519{left:279px;bottom:483px;letter-spacing:0.12px;}
#t4e_1519{left:87px;bottom:467px;letter-spacing:-0.11px;}
#t4f_1519{left:258px;bottom:467px;}
#t4g_1519{left:266px;bottom:468px;letter-spacing:0.12px;}
#t4h_1519{left:87px;bottom:452px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4i_1519{left:246px;bottom:452px;}
#t4j_1519{left:254px;bottom:453px;letter-spacing:0.09px;}
#t4k_1519{left:87px;bottom:437px;letter-spacing:-0.12px;}
#t4l_1519{left:302px;bottom:437px;}
#t4m_1519{left:309px;bottom:438px;letter-spacing:0.12px;}
#t4n_1519{left:87px;bottom:422px;letter-spacing:-0.12px;}
#t4o_1519{left:197px;bottom:422px;}
#t4p_1519{left:204px;bottom:422px;letter-spacing:0.09px;}
#t4q_1519{left:87px;bottom:406px;letter-spacing:-0.13px;}
#t4r_1519{left:187px;bottom:406px;}
#t4s_1519{left:195px;bottom:407px;letter-spacing:0.12px;}
#t4t_1519{left:87px;bottom:391px;letter-spacing:-0.12px;}
#t4u_1519{left:251px;bottom:391px;}
#t4v_1519{left:259px;bottom:392px;letter-spacing:0.09px;}
#t4w_1519{left:283px;bottom:391px;}
#t4x_1519{left:291px;bottom:392px;letter-spacing:0.12px;}
#t4y_1519{left:315px;bottom:391px;}
#t4z_1519{left:323px;bottom:392px;letter-spacing:0.12px;}
#t50_1519{left:87px;bottom:376px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t51_1519{left:157px;bottom:376px;}
#t52_1519{left:165px;bottom:376px;letter-spacing:0.09px;}
#t53_1519{left:87px;bottom:360px;letter-spacing:-0.17px;}
#t54_1519{left:128px;bottom:360px;}
#t55_1519{left:135px;bottom:361px;letter-spacing:0.12px;}
#t56_1519{left:160px;bottom:360px;}
#t57_1519{left:168px;bottom:361px;letter-spacing:0.12px;}
#t58_1519{left:87px;bottom:345px;letter-spacing:-0.11px;}
#t59_1519{left:249px;bottom:345px;}
#t5a_1519{left:257px;bottom:346px;letter-spacing:0.12px;}
#t5b_1519{left:87px;bottom:330px;letter-spacing:-0.12px;}
#t5c_1519{left:225px;bottom:330px;}
#t5d_1519{left:232px;bottom:331px;letter-spacing:0.12px;}
#t5e_1519{left:87px;bottom:315px;letter-spacing:-0.18px;}
#t5f_1519{left:112px;bottom:315px;}
#t5g_1519{left:119px;bottom:315px;letter-spacing:0.12px;}
#t5h_1519{left:87px;bottom:299px;letter-spacing:-0.11px;}
#t5i_1519{left:193px;bottom:299px;}
#t5j_1519{left:200px;bottom:300px;letter-spacing:0.12px;}
#t5k_1519{left:225px;bottom:299px;}
#t5l_1519{left:232px;bottom:300px;letter-spacing:0.12px;}
#t5m_1519{left:87px;bottom:284px;letter-spacing:-0.12px;}
#t5n_1519{left:228px;bottom:284px;}
#t5o_1519{left:236px;bottom:285px;letter-spacing:0.1px;}
#t5p_1519{left:274px;bottom:284px;}
#t5q_1519{left:281px;bottom:285px;letter-spacing:0.1px;}
#t5r_1519{left:87px;bottom:269px;letter-spacing:-0.12px;}
#t5s_1519{left:283px;bottom:269px;}
#t5t_1519{left:290px;bottom:269px;letter-spacing:0.12px;}
#t5u_1519{left:315px;bottom:269px;}
#t5v_1519{left:322px;bottom:269px;letter-spacing:0.12px;}
#t5w_1519{left:87px;bottom:254px;letter-spacing:-0.12px;}
#t5x_1519{left:294px;bottom:254px;}
#t5y_1519{left:302px;bottom:254px;letter-spacing:0.12px;}
#t5z_1519{left:87px;bottom:238px;letter-spacing:-0.12px;}
#t60_1519{left:289px;bottom:238px;}
#t61_1519{left:297px;bottom:239px;letter-spacing:0.12px;}
#t62_1519{left:87px;bottom:223px;letter-spacing:-0.12px;}
#t63_1519{left:246px;bottom:223px;}
#t64_1519{left:254px;bottom:224px;letter-spacing:0.12px;}
#t65_1519{left:87px;bottom:208px;letter-spacing:-0.11px;}
#t66_1519{left:200px;bottom:208px;}
#t67_1519{left:208px;bottom:208px;letter-spacing:0.12px;}
#t68_1519{left:87px;bottom:192px;letter-spacing:-0.1px;}
#t69_1519{left:217px;bottom:192px;}
#t6a_1519{left:225px;bottom:193px;letter-spacing:0.12px;}
#t6b_1519{left:87px;bottom:177px;letter-spacing:-0.11px;}
#t6c_1519{left:106px;bottom:164px;letter-spacing:0.1px;}
#t6d_1519{left:217px;bottom:163px;}
#t6e_1519{left:225px;bottom:164px;letter-spacing:0.09px;}
#t6f_1519{left:249px;bottom:163px;}
#t6g_1519{left:257px;bottom:164px;letter-spacing:0.09px;}
#t6h_1519{left:87px;bottom:148px;letter-spacing:-0.12px;}
#t6i_1519{left:181px;bottom:148px;}
#t6j_1519{left:189px;bottom:149px;letter-spacing:0.12px;}
#t6k_1519{left:87px;bottom:133px;letter-spacing:-0.15px;}
#t6l_1519{left:116px;bottom:133px;}
#t6m_1519{left:124px;bottom:133px;letter-spacing:0.12px;}
#t6n_1519{left:472px;bottom:1084px;}
#t6o_1519{left:472px;bottom:1068px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6p_1519{left:490px;bottom:1053px;letter-spacing:-0.12px;}
#t6q_1519{left:564px;bottom:1053px;}
#t6r_1519{left:572px;bottom:1053px;letter-spacing:0.09px;}
#t6s_1519{left:490px;bottom:1037px;letter-spacing:-0.13px;}
#t6t_1519{left:553px;bottom:1037px;}
#t6u_1519{left:561px;bottom:1038px;letter-spacing:0.12px;}
#t6v_1519{left:472px;bottom:1022px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t6w_1519{left:490px;bottom:1007px;letter-spacing:-0.12px;}
#t6x_1519{left:653px;bottom:1007px;}
#t6y_1519{left:661px;bottom:1007px;letter-spacing:0.12px;}
#t6z_1519{left:472px;bottom:991px;letter-spacing:-0.13px;}
#t70_1519{left:490px;bottom:976px;letter-spacing:-0.11px;}
#t71_1519{left:544px;bottom:976px;}
#t72_1519{left:552px;bottom:977px;letter-spacing:0.12px;}
#t73_1519{left:490px;bottom:961px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t74_1519{left:634px;bottom:961px;}
#t75_1519{left:641px;bottom:962px;letter-spacing:0.08px;}
#t76_1519{left:490px;bottom:946px;letter-spacing:-0.11px;}
#t77_1519{left:524px;bottom:946px;}
#t78_1519{left:531px;bottom:946px;letter-spacing:0.08px;}
#t79_1519{left:490px;bottom:930px;letter-spacing:-0.11px;}
#t7a_1519{left:678px;bottom:930px;}
#t7b_1519{left:685px;bottom:931px;letter-spacing:0.12px;}
#t7c_1519{left:490px;bottom:915px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7d_1519{left:581px;bottom:915px;}
#t7e_1519{left:589px;bottom:916px;letter-spacing:0.13px;}
#t7f_1519{left:490px;bottom:900px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7g_1519{left:490px;bottom:884px;letter-spacing:-0.12px;}
#t7h_1519{left:555px;bottom:884px;}
#t7i_1519{left:563px;bottom:885px;letter-spacing:0.13px;}
#t7j_1519{left:490px;bottom:869px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7k_1519{left:542px;bottom:869px;}
#t7l_1519{left:549px;bottom:870px;letter-spacing:0.08px;}
#t7m_1519{left:490px;bottom:854px;letter-spacing:-0.11px;}
#t7n_1519{left:667px;bottom:854px;}
#t7o_1519{left:675px;bottom:855px;letter-spacing:0.12px;}
#t7p_1519{left:490px;bottom:839px;letter-spacing:-0.12px;}
#t7q_1519{left:626px;bottom:839px;}
#t7r_1519{left:633px;bottom:839px;letter-spacing:0.08px;}
#t7s_1519{left:490px;bottom:823px;letter-spacing:-0.15px;}
#t7t_1519{left:522px;bottom:823px;}
#t7u_1519{left:530px;bottom:824px;letter-spacing:0.13px;}
#t7v_1519{left:490px;bottom:808px;letter-spacing:-0.11px;}
#t7w_1519{left:679px;bottom:808px;}
#t7x_1519{left:687px;bottom:809px;letter-spacing:0.13px;}
#t7y_1519{left:490px;bottom:793px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t7z_1519{left:584px;bottom:793px;}
#t80_1519{left:591px;bottom:793px;letter-spacing:0.08px;}
#t81_1519{left:609px;bottom:793px;}
#t82_1519{left:617px;bottom:793px;letter-spacing:0.09px;}
#t83_1519{left:490px;bottom:778px;letter-spacing:-0.11px;}
#t84_1519{left:608px;bottom:778px;}
#t85_1519{left:616px;bottom:778px;letter-spacing:0.09px;}
#t86_1519{left:490px;bottom:762px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t87_1519{left:609px;bottom:762px;}
#t88_1519{left:616px;bottom:763px;letter-spacing:0.12px;}
#t89_1519{left:490px;bottom:747px;letter-spacing:-0.12px;}
#t8a_1519{left:640px;bottom:747px;}
#t8b_1519{left:647px;bottom:748px;letter-spacing:0.08px;}
#t8c_1519{left:490px;bottom:732px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8d_1519{left:582px;bottom:732px;}
#t8e_1519{left:590px;bottom:732px;letter-spacing:0.09px;}
#t8f_1519{left:490px;bottom:716px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t8g_1519{left:522px;bottom:716px;}
#t8h_1519{left:530px;bottom:717px;letter-spacing:0.09px;}
#t8i_1519{left:554px;bottom:716px;}
#t8j_1519{left:562px;bottom:717px;letter-spacing:0.08px;}
#t8k_1519{left:490px;bottom:701px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t8l_1519{left:575px;bottom:701px;}
#t8m_1519{left:582px;bottom:702px;letter-spacing:0.13px;}
#t8n_1519{left:490px;bottom:686px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t8o_1519{left:544px;bottom:686px;}
#t8p_1519{left:551px;bottom:687px;letter-spacing:0.09px;}
#t8q_1519{left:490px;bottom:671px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t8r_1519{left:595px;bottom:671px;}
#t8s_1519{left:603px;bottom:671px;letter-spacing:0.09px;}
#t8t_1519{left:490px;bottom:655px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8u_1519{left:533px;bottom:655px;}
#t8v_1519{left:541px;bottom:656px;letter-spacing:0.12px;}
#t8w_1519{left:490px;bottom:640px;letter-spacing:-0.11px;}
#t8x_1519{left:613px;bottom:640px;}
#t8y_1519{left:620px;bottom:641px;letter-spacing:0.09px;}
#t8z_1519{left:490px;bottom:625px;letter-spacing:-0.14px;}
#t90_1519{left:528px;bottom:625px;}
#t91_1519{left:536px;bottom:625px;letter-spacing:0.13px;}
#t92_1519{left:490px;bottom:609px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t93_1519{left:552px;bottom:609px;}
#t94_1519{left:560px;bottom:610px;letter-spacing:0.12px;}
#t95_1519{left:490px;bottom:594px;letter-spacing:-0.12px;}
#t96_1519{left:553px;bottom:594px;}
#t97_1519{left:560px;bottom:595px;letter-spacing:0.12px;}
#t98_1519{left:490px;bottom:579px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t99_1519{left:561px;bottom:579px;}
#t9a_1519{left:569px;bottom:580px;letter-spacing:0.12px;}
#t9b_1519{left:490px;bottom:564px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t9c_1519{left:552px;bottom:564px;}
#t9d_1519{left:559px;bottom:564px;letter-spacing:0.09px;}
#t9e_1519{left:490px;bottom:548px;letter-spacing:-0.12px;}
#t9f_1519{left:659px;bottom:548px;}
#t9g_1519{left:667px;bottom:549px;letter-spacing:0.13px;}
#t9h_1519{left:490px;bottom:533px;letter-spacing:-0.12px;}
#t9i_1519{left:642px;bottom:533px;}
#t9j_1519{left:649px;bottom:534px;letter-spacing:0.09px;}
#t9k_1519{left:674px;bottom:533px;}
#t9l_1519{left:681px;bottom:534px;letter-spacing:0.08px;}
#t9m_1519{left:490px;bottom:518px;letter-spacing:-0.12px;}
#t9n_1519{left:609px;bottom:518px;}
#t9o_1519{left:617px;bottom:518px;letter-spacing:0.08px;}
#t9p_1519{left:490px;bottom:503px;letter-spacing:-0.12px;}
#t9q_1519{left:657px;bottom:503px;}
#t9r_1519{left:665px;bottom:503px;letter-spacing:0.08px;}
#t9s_1519{left:490px;bottom:487px;letter-spacing:-0.13px;}
#t9t_1519{left:570px;bottom:487px;}
#t9u_1519{left:578px;bottom:488px;letter-spacing:0.08px;}
#t9v_1519{left:490px;bottom:472px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9w_1519{left:580px;bottom:472px;}
#t9x_1519{left:587px;bottom:473px;letter-spacing:0.12px;}
#t9y_1519{left:612px;bottom:472px;}
#t9z_1519{left:619px;bottom:473px;letter-spacing:0.09px;}
#ta0_1519{left:490px;bottom:457px;letter-spacing:-0.14px;}
#ta1_1519{left:616px;bottom:457px;}
#ta2_1519{left:623px;bottom:457px;letter-spacing:0.12px;}
#ta3_1519{left:490px;bottom:441px;letter-spacing:-0.14px;word-spacing:0.01px;}
#ta4_1519{left:629px;bottom:441px;}
#ta5_1519{left:637px;bottom:442px;letter-spacing:0.09px;}
#ta6_1519{left:490px;bottom:426px;letter-spacing:-0.12px;}
#ta7_1519{left:601px;bottom:426px;}
#ta8_1519{left:608px;bottom:427px;letter-spacing:0.12px;}
#ta9_1519{left:490px;bottom:411px;letter-spacing:-0.12px;}
#taa_1519{left:588px;bottom:411px;}
#tab_1519{left:595px;bottom:412px;letter-spacing:0.13px;}
#tac_1519{left:490px;bottom:396px;letter-spacing:-0.12px;}
#tad_1519{left:574px;bottom:396px;}
#tae_1519{left:581px;bottom:396px;letter-spacing:0.12px;}
#taf_1519{left:490px;bottom:380px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tag_1519{left:610px;bottom:380px;}
#tah_1519{left:617px;bottom:381px;letter-spacing:0.13px;}
#tai_1519{left:490px;bottom:365px;letter-spacing:-0.12px;}
#taj_1519{left:652px;bottom:365px;}
#tak_1519{left:660px;bottom:366px;letter-spacing:0.09px;}
#tal_1519{left:490px;bottom:350px;letter-spacing:-0.12px;}
#tam_1519{left:472px;bottom:334px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tan_1519{left:574px;bottom:334px;}
#tao_1519{left:582px;bottom:335px;letter-spacing:0.09px;}
#tap_1519{left:472px;bottom:319px;letter-spacing:-0.14px;}
#taq_1519{left:600px;bottom:319px;}
#tar_1519{left:608px;bottom:320px;letter-spacing:0.12px;}
#tas_1519{left:632px;bottom:319px;}
#tat_1519{left:640px;bottom:320px;letter-spacing:0.12px;}
#tau_1519{left:664px;bottom:319px;}
#tav_1519{left:672px;bottom:320px;letter-spacing:0.12px;}
#taw_1519{left:697px;bottom:319px;}
#tax_1519{left:704px;bottom:320px;letter-spacing:0.12px;}
#tay_1519{left:729px;bottom:319px;}
#taz_1519{left:736px;bottom:320px;letter-spacing:0.12px;}
#tb0_1519{left:472px;bottom:304px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tb1_1519{left:660px;bottom:304px;}
#tb2_1519{left:668px;bottom:305px;letter-spacing:0.12px;}
#tb3_1519{left:693px;bottom:304px;}
#tb4_1519{left:700px;bottom:305px;letter-spacing:0.12px;}
#tb5_1519{left:725px;bottom:304px;}
#tb6_1519{left:732px;bottom:305px;letter-spacing:0.12px;}
#tb7_1519{left:763px;bottom:304px;}
#tb8_1519{left:771px;bottom:305px;letter-spacing:0.12px;}
#tb9_1519{left:802px;bottom:304px;}
#tba_1519{left:810px;bottom:305px;letter-spacing:0.12px;}
#tbb_1519{left:841px;bottom:304px;}
#tbc_1519{left:527px;bottom:289px;letter-spacing:0.09px;}
#tbd_1519{left:558px;bottom:289px;}
#tbe_1519{left:566px;bottom:289px;letter-spacing:0.09px;}
#tbf_1519{left:597px;bottom:289px;}
#tbg_1519{left:604px;bottom:289px;letter-spacing:0.09px;}
#tbh_1519{left:636px;bottom:289px;}
#tbi_1519{left:643px;bottom:289px;letter-spacing:0.09px;}
#tbj_1519{left:675px;bottom:289px;}
#tbk_1519{left:682px;bottom:289px;letter-spacing:0.09px;}
#tbl_1519{left:713px;bottom:289px;}
#tbm_1519{left:721px;bottom:289px;letter-spacing:0.12px;}
#tbn_1519{left:752px;bottom:289px;}
#tbo_1519{left:760px;bottom:289px;letter-spacing:0.12px;}
#tbp_1519{left:791px;bottom:289px;}
#tbq_1519{left:799px;bottom:289px;letter-spacing:0.12px;}
#tbr_1519{left:830px;bottom:289px;}
#tbs_1519{left:527px;bottom:274px;letter-spacing:0.09px;}
#tbt_1519{left:558px;bottom:273px;}
#tbu_1519{left:566px;bottom:274px;letter-spacing:0.09px;}
#tbv_1519{left:597px;bottom:273px;}
#tbw_1519{left:604px;bottom:274px;letter-spacing:0.09px;}
#tbx_1519{left:636px;bottom:273px;}
#tby_1519{left:643px;bottom:274px;letter-spacing:0.09px;}
#tbz_1519{left:675px;bottom:273px;}
#tc0_1519{left:682px;bottom:274px;letter-spacing:0.09px;}
#tc1_1519{left:713px;bottom:273px;}
#tc2_1519{left:721px;bottom:274px;letter-spacing:0.12px;}
#tc3_1519{left:472px;bottom:258px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tc4_1519{left:598px;bottom:258px;}
#tc5_1519{left:606px;bottom:259px;letter-spacing:0.12px;}
#tc6_1519{left:472px;bottom:243px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tc7_1519{left:591px;bottom:243px;}
#tc8_1519{left:598px;bottom:243px;letter-spacing:0.09px;}
#tc9_1519{left:630px;bottom:243px;}
#tca_1519{left:637px;bottom:243px;letter-spacing:0.09px;}
#tcb_1519{left:668px;bottom:243px;}
#tcc_1519{left:676px;bottom:243px;letter-spacing:0.09px;}
#tcd_1519{left:707px;bottom:243px;}
#tce_1519{left:715px;bottom:243px;letter-spacing:0.12px;}
#tcf_1519{left:753px;bottom:243px;}
#tcg_1519{left:761px;bottom:243px;letter-spacing:0.12px;}
#tch_1519{left:472px;bottom:228px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tci_1519{left:565px;bottom:228px;}
#tcj_1519{left:573px;bottom:228px;letter-spacing:0.08px;}
#tck_1519{left:591px;bottom:228px;}
#tcl_1519{left:598px;bottom:228px;letter-spacing:0.08px;}
#tcm_1519{left:616px;bottom:228px;}
#tcn_1519{left:624px;bottom:228px;letter-spacing:0.12px;}
#tco_1519{left:648px;bottom:228px;}
#tcp_1519{left:656px;bottom:228px;letter-spacing:0.12px;}
#tcq_1519{left:472px;bottom:212px;letter-spacing:-0.15px;}
#tcr_1519{left:654px;bottom:212px;}
#tcs_1519{left:662px;bottom:213px;letter-spacing:0.09px;}
#tct_1519{left:472px;bottom:197px;letter-spacing:-0.13px;}
#tcu_1519{left:616px;bottom:197px;}
#tcv_1519{left:623px;bottom:198px;letter-spacing:0.08px;}
#tcw_1519{left:472px;bottom:182px;letter-spacing:-0.14px;}
#tcx_1519{left:574px;bottom:182px;}
#tcy_1519{left:582px;bottom:182px;letter-spacing:0.13px;}
#tcz_1519{left:600px;bottom:182px;}
#td0_1519{left:607px;bottom:182px;letter-spacing:0.12px;}
#td1_1519{left:472px;bottom:166px;letter-spacing:-0.15px;word-spacing:0.01px;}
#td2_1519{left:591px;bottom:166px;}
#td3_1519{left:599px;bottom:167px;letter-spacing:0.12px;}
#td4_1519{left:623px;bottom:166px;}
#td5_1519{left:631px;bottom:167px;letter-spacing:0.12px;}
#td6_1519{left:472px;bottom:151px;letter-spacing:-0.15px;word-spacing:0.01px;}
#td7_1519{left:590px;bottom:151px;}
#td8_1519{left:597px;bottom:152px;letter-spacing:0.12px;}
#td9_1519{left:622px;bottom:151px;}
#tda_1519{left:629px;bottom:152px;letter-spacing:0.12px;}
#tdb_1519{left:472px;bottom:136px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tdc_1519{left:592px;bottom:136px;}
#tdd_1519{left:600px;bottom:136px;letter-spacing:0.12px;}
#tde_1519{left:472px;bottom:121px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tdf_1519{left:591px;bottom:121px;}
#tdg_1519{left:598px;bottom:121px;letter-spacing:0.09px;}

.s1_1519{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1519{font-size:14px;font-family:Verdana-Bold_3e7;color:#0860A8;}
.s3_1519{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_1519{font-size:14px;font-family:Arial_3ed;color:#000;}
.s5_1519{font-size:12px;font-family:Arial_3ed;color:#000;}
.s6_1519{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1519" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1519Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1519" style="-webkit-user-select: none;"><object width="935" height="1210" data="1519/1519.svg" type="image/svg+xml" id="pdf1519" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1519" class="t s1_1519">Vol. 3D </span><span id="t2_1519" class="t s1_1519">INDEX-7 </span>
<span id="t3_1519" class="t s2_1519">INDEX </span>
<span id="t4_1519" class="t s3_1519">DR7 register</span><span id="t5_1519" class="t s4_1519">, </span><span id="t6_1519" class="t s5_1519">18-5</span><span id="t7_1519" class="t s4_1519">, </span><span id="t8_1519" class="t s5_1519">18-10 </span>
<span id="t9_1519" class="t s3_1519">General-detect exception condition</span><span id="ta_1519" class="t s4_1519">, </span><span id="tb_1519" class="t s5_1519">18-10 </span>
<span id="tc_1519" class="t s3_1519">General-protection exception (#GP)</span><span id="td_1519" class="t s4_1519">, </span><span id="te_1519" class="t s5_1519">3-12</span><span id="tf_1519" class="t s4_1519">, </span><span id="tg_1519" class="t s5_1519">5-6</span><span id="th_1519" class="t s4_1519">, </span><span id="ti_1519" class="t s5_1519">5-7</span><span id="tj_1519" class="t s4_1519">, </span><span id="tk_1519" class="t s5_1519">5-11</span><span id="tl_1519" class="t s4_1519">, </span><span id="tm_1519" class="t s5_1519">5-12</span><span id="tn_1519" class="t s4_1519">, </span><span id="to_1519" class="t s5_1519">6-9</span><span id="tp_1519" class="t s4_1519">, </span>
<span id="tq_1519" class="t s5_1519">6-16</span><span id="tr_1519" class="t s4_1519">, </span><span id="ts_1519" class="t s5_1519">6-41</span><span id="tt_1519" class="t s4_1519">, </span><span id="tu_1519" class="t s5_1519">8-5</span><span id="tv_1519" class="t s4_1519">, </span><span id="tw_1519" class="t s5_1519">18-3</span><span id="tx_1519" class="t s4_1519">, </span><span id="ty_1519" class="t s5_1519">23-12</span><span id="tz_1519" class="t s4_1519">, </span><span id="t10_1519" class="t s5_1519">23-21</span><span id="t11_1519" class="t s4_1519">, </span><span id="t12_1519" class="t s5_1519">23-34</span><span id="t13_1519" class="t s4_1519">, </span><span id="t14_1519" class="t s5_1519">23-35 </span>
<span id="t15_1519" class="t s3_1519">General-purpose registers, saved in TSS</span><span id="t16_1519" class="t s4_1519">, </span><span id="t17_1519" class="t s5_1519">8-4 </span>
<span id="t18_1519" class="t s3_1519">Global control MSRs</span><span id="t19_1519" class="t s4_1519">, </span><span id="t1a_1519" class="t s5_1519">16-2 </span>
<span id="t1b_1519" class="t s3_1519">Global descriptor table register (see GDTR) </span>
<span id="t1c_1519" class="t s3_1519">Global descriptor table (see GDT) </span>
<span id="t1d_1519" class="t s6_1519">H </span>
<span id="t1e_1519" class="t s3_1519">HALT state </span>
<span id="t1f_1519" class="t s3_1519">relationship to SMI interrupt</span><span id="t1g_1519" class="t s4_1519">, </span><span id="t1h_1519" class="t s5_1519">32-3</span><span id="t1i_1519" class="t s4_1519">, </span><span id="t1j_1519" class="t s5_1519">32-14 </span>
<span id="t1k_1519" class="t s3_1519">Hardware reset </span>
<span id="t1l_1519" class="t s3_1519">description of</span><span id="t1m_1519" class="t s4_1519">, </span><span id="t1n_1519" class="t s5_1519">10-1 </span>
<span id="t1o_1519" class="t s3_1519">processor state after reset</span><span id="t1p_1519" class="t s4_1519">, </span><span id="t1q_1519" class="t s5_1519">10-2 </span>
<span id="t1r_1519" class="t s3_1519">state of MTRRs following</span><span id="t1s_1519" class="t s4_1519">, </span><span id="t1t_1519" class="t s5_1519">12-20 </span>
<span id="t1u_1519" class="t s3_1519">value of SMBASE following</span><span id="t1v_1519" class="t s4_1519">, </span><span id="t1w_1519" class="t s5_1519">32-4 </span>
<span id="t1x_1519" class="t s3_1519">Hexadecimal numbers</span><span id="t1y_1519" class="t s4_1519">, </span><span id="t1z_1519" class="t s5_1519">1-8 </span>
<span id="t20_1519" class="t s3_1519">high-temperature interrupt enable bit</span><span id="t21_1519" class="t s4_1519">, </span><span id="t22_1519" class="t s5_1519">15-44</span><span id="t23_1519" class="t s4_1519">, </span><span id="t24_1519" class="t s5_1519">15-47 </span>
<span id="t25_1519" class="t s3_1519">HITM# line</span><span id="t26_1519" class="t s4_1519">, </span><span id="t27_1519" class="t s5_1519">12-6 </span>
<span id="t28_1519" class="t s3_1519">HLT instruction</span><span id="t29_1519" class="t s4_1519">, </span><span id="t2a_1519" class="t s5_1519">2-26</span><span id="t2b_1519" class="t s4_1519">, </span><span id="t2c_1519" class="t s5_1519">5-24</span><span id="t2d_1519" class="t s4_1519">, </span><span id="t2e_1519" class="t s5_1519">6-34</span><span id="t2f_1519" class="t s4_1519">, </span><span id="t2g_1519" class="t s5_1519">26-2</span><span id="t2h_1519" class="t s4_1519">, </span><span id="t2i_1519" class="t s5_1519">32-14 </span>
<span id="t2j_1519" class="t s3_1519">Hyper-Threading Technology </span>
<span id="t2k_1519" class="t s3_1519">architectural state of a logical processor</span><span id="t2l_1519" class="t s4_1519">, </span><span id="t2m_1519" class="t s5_1519">9-33 </span>
<span id="t2n_1519" class="t s3_1519">architecture description</span><span id="t2o_1519" class="t s4_1519">, </span><span id="t2p_1519" class="t s5_1519">9-27 </span>
<span id="t2q_1519" class="t s3_1519">caches</span><span id="t2r_1519" class="t s4_1519">, </span><span id="t2s_1519" class="t s5_1519">9-31 </span>
<span id="t2t_1519" class="t s3_1519">debug registers</span><span id="t2u_1519" class="t s4_1519">, </span><span id="t2v_1519" class="t s5_1519">9-30 </span>
<span id="t2w_1519" class="t s3_1519">description of</span><span id="t2x_1519" class="t s4_1519">, </span><span id="t2y_1519" class="t s5_1519">9-25</span><span id="t2z_1519" class="t s4_1519">, </span><span id="t30_1519" class="t s5_1519">23-3</span><span id="t31_1519" class="t s4_1519">, </span><span id="t32_1519" class="t s5_1519">23-4 </span>
<span id="t33_1519" class="t s3_1519">detecting</span><span id="t34_1519" class="t s4_1519">, </span><span id="t35_1519" class="t s5_1519">9-36</span><span id="t36_1519" class="t s4_1519">, </span><span id="t37_1519" class="t s5_1519">9-37</span><span id="t38_1519" class="t s4_1519">, </span><span id="t39_1519" class="t s5_1519">9-42</span><span id="t3a_1519" class="t s4_1519">, </span><span id="t3b_1519" class="t s5_1519">9-44 </span>
<span id="t3c_1519" class="t s3_1519">executing multiple threads</span><span id="t3d_1519" class="t s4_1519">, </span><span id="t3e_1519" class="t s5_1519">9-27 </span>
<span id="t3f_1519" class="t s3_1519">execution-based timing loops</span><span id="t3g_1519" class="t s4_1519">, </span><span id="t3h_1519" class="t s5_1519">9-55 </span>
<span id="t3i_1519" class="t s3_1519">external signal compatibility</span><span id="t3j_1519" class="t s4_1519">, </span><span id="t3k_1519" class="t s5_1519">9-32 </span>
<span id="t3l_1519" class="t s3_1519">halting logical processors</span><span id="t3m_1519" class="t s4_1519">, </span><span id="t3n_1519" class="t s5_1519">9-54 </span>
<span id="t3o_1519" class="t s3_1519">handling interrupts</span><span id="t3p_1519" class="t s4_1519">, </span><span id="t3q_1519" class="t s5_1519">9-27 </span>
<span id="t3r_1519" class="t s3_1519">HLT instruction</span><span id="t3s_1519" class="t s4_1519">, </span><span id="t3t_1519" class="t s5_1519">9-49 </span>
<span id="t3u_1519" class="t s3_1519">IA32_MISC_ENABLE MSR</span><span id="t3v_1519" class="t s4_1519">, </span><span id="t3w_1519" class="t s5_1519">9-30</span><span id="t3x_1519" class="t s4_1519">, </span><span id="t3y_1519" class="t s5_1519">9-33 </span>
<span id="t3z_1519" class="t s3_1519">initializing IA-32 processors with</span><span id="t40_1519" class="t s4_1519">, </span><span id="t41_1519" class="t s5_1519">9-26 </span>
<span id="t42_1519" class="t s3_1519">introduction of into the IA-32 architecture</span><span id="t43_1519" class="t s4_1519">, </span><span id="t44_1519" class="t s5_1519">23-3</span><span id="t45_1519" class="t s4_1519">, </span><span id="t46_1519" class="t s5_1519">23-4 </span>
<span id="t47_1519" class="t s3_1519">local a</span><span id="t48_1519" class="t s4_1519">, </span><span id="t49_1519" class="t s5_1519">9-28 </span>
<span id="t4a_1519" class="t s3_1519">local APIC </span>
<span id="t4b_1519" class="t s1_1519">functionality in logical processor</span><span id="t4c_1519" class="t s4_1519">, </span><span id="t4d_1519" class="t s5_1519">9-29 </span>
<span id="t4e_1519" class="t s3_1519">logical processors, identifying</span><span id="t4f_1519" class="t s4_1519">, </span><span id="t4g_1519" class="t s5_1519">9-39 </span>
<span id="t4h_1519" class="t s3_1519">machine check architecture</span><span id="t4i_1519" class="t s4_1519">, </span><span id="t4j_1519" class="t s5_1519">9-29 </span>
<span id="t4k_1519" class="t s3_1519">managing idle and blocked conditions</span><span id="t4l_1519" class="t s4_1519">, </span><span id="t4m_1519" class="t s5_1519">9-49 </span>
<span id="t4n_1519" class="t s3_1519">mapping resources</span><span id="t4o_1519" class="t s4_1519">, </span><span id="t4p_1519" class="t s5_1519">9-34 </span>
<span id="t4q_1519" class="t s3_1519">memory ordering</span><span id="t4r_1519" class="t s4_1519">, </span><span id="t4s_1519" class="t s5_1519">9-30 </span>
<span id="t4t_1519" class="t s3_1519">microcode update resources</span><span id="t4u_1519" class="t s4_1519">, </span><span id="t4v_1519" class="t s5_1519">9-30</span><span id="t4w_1519" class="t s4_1519">, </span><span id="t4x_1519" class="t s5_1519">9-33</span><span id="t4y_1519" class="t s4_1519">, </span><span id="t4z_1519" class="t s5_1519">10-35 </span>
<span id="t50_1519" class="t s3_1519">MP systems</span><span id="t51_1519" class="t s4_1519">, </span><span id="t52_1519" class="t s5_1519">9-27 </span>
<span id="t53_1519" class="t s3_1519">MTRRs</span><span id="t54_1519" class="t s4_1519">, </span><span id="t55_1519" class="t s5_1519">9-29</span><span id="t56_1519" class="t s4_1519">, </span><span id="t57_1519" class="t s5_1519">9-33 </span>
<span id="t58_1519" class="t s3_1519">multi-threading feature flag</span><span id="t59_1519" class="t s4_1519">, </span><span id="t5a_1519" class="t s5_1519">9-25 </span>
<span id="t5b_1519" class="t s3_1519">multi-threading support</span><span id="t5c_1519" class="t s4_1519">, </span><span id="t5d_1519" class="t s5_1519">9-25 </span>
<span id="t5e_1519" class="t s3_1519">PAT</span><span id="t5f_1519" class="t s4_1519">, </span><span id="t5g_1519" class="t s5_1519">9-29 </span>
<span id="t5h_1519" class="t s3_1519">PAUSE instruction</span><span id="t5i_1519" class="t s4_1519">, </span><span id="t5j_1519" class="t s5_1519">9-49</span><span id="t5k_1519" class="t s4_1519">, </span><span id="t5l_1519" class="t s5_1519">9-50 </span>
<span id="t5m_1519" class="t s3_1519">performance monitoring</span><span id="t5n_1519" class="t s4_1519">, </span><span id="t5o_1519" class="t s5_1519">20-120</span><span id="t5p_1519" class="t s4_1519">, </span><span id="t5q_1519" class="t s5_1519">20-125 </span>
<span id="t5r_1519" class="t s3_1519">performance monitoring counters</span><span id="t5s_1519" class="t s4_1519">, </span><span id="t5t_1519" class="t s5_1519">9-30</span><span id="t5u_1519" class="t s4_1519">, </span><span id="t5v_1519" class="t s5_1519">9-33 </span>
<span id="t5w_1519" class="t s3_1519">placement of locks and semaphores</span><span id="t5x_1519" class="t s4_1519">, </span><span id="t5y_1519" class="t s5_1519">9-55 </span>
<span id="t5z_1519" class="t s3_1519">required operating system support</span><span id="t60_1519" class="t s4_1519">, </span><span id="t61_1519" class="t s5_1519">9-52 </span>
<span id="t62_1519" class="t s3_1519">scheduling multiple threads</span><span id="t63_1519" class="t s4_1519">, </span><span id="t64_1519" class="t s5_1519">9-55 </span>
<span id="t65_1519" class="t s3_1519">self modifying code</span><span id="t66_1519" class="t s4_1519">, </span><span id="t67_1519" class="t s5_1519">9-31 </span>
<span id="t68_1519" class="t s3_1519">serializing instructions</span><span id="t69_1519" class="t s4_1519">, </span><span id="t6a_1519" class="t s5_1519">9-30 </span>
<span id="t6b_1519" class="t s3_1519">spin-wait loops </span>
<span id="t6c_1519" class="t s1_1519">PAUSE instructions in</span><span id="t6d_1519" class="t s4_1519">, </span><span id="t6e_1519" class="t s5_1519">9-52</span><span id="t6f_1519" class="t s4_1519">, </span><span id="t6g_1519" class="t s5_1519">9-54 </span>
<span id="t6h_1519" class="t s3_1519">thermal monitor</span><span id="t6i_1519" class="t s4_1519">, </span><span id="t6j_1519" class="t s5_1519">9-32 </span>
<span id="t6k_1519" class="t s3_1519">TLBs</span><span id="t6l_1519" class="t s4_1519">, </span><span id="t6m_1519" class="t s5_1519">9-31 </span>
<span id="t6n_1519" class="t s6_1519">I </span>
<span id="t6o_1519" class="t s3_1519">IA-32 Intel architecture </span>
<span id="t6p_1519" class="t s3_1519">compatibility</span><span id="t6q_1519" class="t s4_1519">, </span><span id="t6r_1519" class="t s5_1519">23-1 </span>
<span id="t6s_1519" class="t s3_1519">processors</span><span id="t6t_1519" class="t s4_1519">, </span><span id="t6u_1519" class="t s5_1519">23-1 </span>
<span id="t6v_1519" class="t s3_1519">IA32e mode </span>
<span id="t6w_1519" class="t s3_1519">registers and mode changes</span><span id="t6x_1519" class="t s4_1519">, </span><span id="t6y_1519" class="t s5_1519">10-12 </span>
<span id="t6z_1519" class="t s3_1519">IA-32e mode </span>
<span id="t70_1519" class="t s3_1519">call gates</span><span id="t71_1519" class="t s4_1519">, </span><span id="t72_1519" class="t s5_1519">5-14 </span>
<span id="t73_1519" class="t s3_1519">code segment descriptor</span><span id="t74_1519" class="t s4_1519">, </span><span id="t75_1519" class="t s5_1519">5-3 </span>
<span id="t76_1519" class="t s3_1519">D flag</span><span id="t77_1519" class="t s4_1519">, </span><span id="t78_1519" class="t s5_1519">5-4 </span>
<span id="t79_1519" class="t s3_1519">data structures and initialization</span><span id="t7a_1519" class="t s4_1519">, </span><span id="t7b_1519" class="t s5_1519">10-11 </span>
<span id="t7c_1519" class="t s3_1519">debug registers</span><span id="t7d_1519" class="t s4_1519">, </span><span id="t7e_1519" class="t s5_1519">2-7 </span>
<span id="t7f_1519" class="t s3_1519">debug store area </span>
<span id="t7g_1519" class="t s3_1519">descriptors</span><span id="t7h_1519" class="t s4_1519">, </span><span id="t7i_1519" class="t s5_1519">2-4 </span>
<span id="t7j_1519" class="t s3_1519">DPL field</span><span id="t7k_1519" class="t s4_1519">, </span><span id="t7l_1519" class="t s5_1519">5-4 </span>
<span id="t7m_1519" class="t s3_1519">exceptions during initialization</span><span id="t7n_1519" class="t s4_1519">, </span><span id="t7o_1519" class="t s5_1519">10-12 </span>
<span id="t7p_1519" class="t s3_1519">feature-enable register</span><span id="t7q_1519" class="t s4_1519">, </span><span id="t7r_1519" class="t s5_1519">2-7 </span>
<span id="t7s_1519" class="t s3_1519">gates</span><span id="t7t_1519" class="t s4_1519">, </span><span id="t7u_1519" class="t s5_1519">2-4 </span>
<span id="t7v_1519" class="t s3_1519">global and local descriptor tables</span><span id="t7w_1519" class="t s4_1519">, </span><span id="t7x_1519" class="t s5_1519">2-4 </span>
<span id="t7y_1519" class="t s3_1519">IA32_EFER MSR</span><span id="t7z_1519" class="t s4_1519">, </span><span id="t80_1519" class="t s5_1519">2-7</span><span id="t81_1519" class="t s4_1519">, </span><span id="t82_1519" class="t s5_1519">5-30 </span>
<span id="t83_1519" class="t s3_1519">initialization process</span><span id="t84_1519" class="t s4_1519">, </span><span id="t85_1519" class="t s5_1519">10-11 </span>
<span id="t86_1519" class="t s3_1519">interrupt stack table</span><span id="t87_1519" class="t s4_1519">, </span><span id="t88_1519" class="t s5_1519">6-22 </span>
<span id="t89_1519" class="t s3_1519">interrupts and exceptions</span><span id="t8a_1519" class="t s4_1519">, </span><span id="t8b_1519" class="t s5_1519">2-5 </span>
<span id="t8c_1519" class="t s3_1519">IRET instruction</span><span id="t8d_1519" class="t s4_1519">, </span><span id="t8e_1519" class="t s5_1519">6-21 </span>
<span id="t8f_1519" class="t s3_1519">L flag</span><span id="t8g_1519" class="t s4_1519">, </span><span id="t8h_1519" class="t s5_1519">3-12</span><span id="t8i_1519" class="t s4_1519">, </span><span id="t8j_1519" class="t s5_1519">5-4 </span>
<span id="t8k_1519" class="t s3_1519">logical address</span><span id="t8l_1519" class="t s4_1519">, </span><span id="t8m_1519" class="t s5_1519">3-7 </span>
<span id="t8n_1519" class="t s3_1519">MOV CRn</span><span id="t8o_1519" class="t s4_1519">, </span><span id="t8p_1519" class="t s5_1519">10-11 </span>
<span id="t8q_1519" class="t s3_1519">MTRR calculations</span><span id="t8r_1519" class="t s4_1519">, </span><span id="t8s_1519" class="t s5_1519">12-27 </span>
<span id="t8t_1519" class="t s3_1519">NXE bit</span><span id="t8u_1519" class="t s4_1519">, </span><span id="t8v_1519" class="t s5_1519">5-30 </span>
<span id="t8w_1519" class="t s3_1519">page level protection</span><span id="t8x_1519" class="t s4_1519">, </span><span id="t8y_1519" class="t s5_1519">5-30 </span>
<span id="t8z_1519" class="t s3_1519">paging</span><span id="t90_1519" class="t s4_1519">, </span><span id="t91_1519" class="t s5_1519">2-6 </span>
<span id="t92_1519" class="t s3_1519">PDE tables</span><span id="t93_1519" class="t s4_1519">, </span><span id="t94_1519" class="t s5_1519">5-31 </span>
<span id="t95_1519" class="t s3_1519">PDP tables</span><span id="t96_1519" class="t s4_1519">, </span><span id="t97_1519" class="t s5_1519">5-31 </span>
<span id="t98_1519" class="t s3_1519">PML4 tables</span><span id="t99_1519" class="t s4_1519">, </span><span id="t9a_1519" class="t s5_1519">5-31 </span>
<span id="t9b_1519" class="t s3_1519">PTE tables</span><span id="t9c_1519" class="t s4_1519">, </span><span id="t9d_1519" class="t s5_1519">5-31 </span>
<span id="t9e_1519" class="t s3_1519">registers and data structures</span><span id="t9f_1519" class="t s4_1519">, </span><span id="t9g_1519" class="t s5_1519">2-1 </span>
<span id="t9h_1519" class="t s3_1519">segment descriptor tables</span><span id="t9i_1519" class="t s4_1519">, </span><span id="t9j_1519" class="t s5_1519">3-16</span><span id="t9k_1519" class="t s4_1519">, </span><span id="t9l_1519" class="t s5_1519">5-3 </span>
<span id="t9m_1519" class="t s3_1519">segment descriptors</span><span id="t9n_1519" class="t s4_1519">, </span><span id="t9o_1519" class="t s5_1519">3-9 </span>
<span id="t9p_1519" class="t s3_1519">segment loading instructions</span><span id="t9q_1519" class="t s4_1519">, </span><span id="t9r_1519" class="t s5_1519">3-9 </span>
<span id="t9s_1519" class="t s3_1519">segmentation</span><span id="t9t_1519" class="t s4_1519">, </span><span id="t9u_1519" class="t s5_1519">3-5 </span>
<span id="t9v_1519" class="t s3_1519">stack switching</span><span id="t9w_1519" class="t s4_1519">, </span><span id="t9x_1519" class="t s5_1519">5-19</span><span id="t9y_1519" class="t s4_1519">, </span><span id="t9z_1519" class="t s5_1519">6-21 </span>
<span id="ta0_1519" class="t s3_1519">SYSCALL and SYSRET</span><span id="ta1_1519" class="t s4_1519">, </span><span id="ta2_1519" class="t s5_1519">5-22 </span>
<span id="ta3_1519" class="t s3_1519">SYSENTER and SYSEXIT</span><span id="ta4_1519" class="t s4_1519">, </span><span id="ta5_1519" class="t s5_1519">5-21 </span>
<span id="ta6_1519" class="t s3_1519">system descriptors</span><span id="ta7_1519" class="t s4_1519">, </span><span id="ta8_1519" class="t s5_1519">3-14 </span>
<span id="ta9_1519" class="t s3_1519">system registers</span><span id="taa_1519" class="t s4_1519">, </span><span id="tab_1519" class="t s5_1519">2-7 </span>
<span id="tac_1519" class="t s3_1519">task switching</span><span id="tad_1519" class="t s4_1519">, </span><span id="tae_1519" class="t s5_1519">8-19 </span>
<span id="taf_1519" class="t s3_1519">task-state segments</span><span id="tag_1519" class="t s4_1519">, </span><span id="tah_1519" class="t s5_1519">2-5 </span>
<span id="tai_1519" class="t s3_1519">terminating mode operation</span><span id="taj_1519" class="t s4_1519">, </span><span id="tak_1519" class="t s5_1519">10-12 </span>
<span id="tal_1519" class="t s3_1519">See also: 64-bit mode, compatibility mode </span>
<span id="tam_1519" class="t s3_1519">IA32_APERF MSR</span><span id="tan_1519" class="t s4_1519">, </span><span id="tao_1519" class="t s5_1519">15-2 </span>
<span id="tap_1519" class="t s3_1519">IA32_APIC_BASE MSR</span><span id="taq_1519" class="t s4_1519">, </span><span id="tar_1519" class="t s5_1519">9-19</span><span id="tas_1519" class="t s4_1519">, </span><span id="tat_1519" class="t s5_1519">9-20</span><span id="tau_1519" class="t s4_1519">, </span><span id="tav_1519" class="t s5_1519">11-5</span><span id="taw_1519" class="t s4_1519">, </span><span id="tax_1519" class="t s5_1519">11-7</span><span id="tay_1519" class="t s4_1519">, </span><span id="taz_1519" class="t s5_1519">11-8 </span>
<span id="tb0_1519" class="t s3_1519">IA32_CLOCK_MODULATION MSR</span><span id="tb1_1519" class="t s4_1519">, </span><span id="tb2_1519" class="t s5_1519">9-32</span><span id="tb3_1519" class="t s4_1519">, </span><span id="tb4_1519" class="t s5_1519">15-7</span><span id="tb5_1519" class="t s4_1519">, </span><span id="tb6_1519" class="t s5_1519">15-14</span><span id="tb7_1519" class="t s4_1519">, </span><span id="tb8_1519" class="t s5_1519">15-15</span><span id="tb9_1519" class="t s4_1519">, </span><span id="tba_1519" class="t s5_1519">15-16</span><span id="tbb_1519" class="t s4_1519">, </span>
<span id="tbc_1519" class="t s5_1519">15-17</span><span id="tbd_1519" class="t s4_1519">, </span><span id="tbe_1519" class="t s5_1519">15-18</span><span id="tbf_1519" class="t s4_1519">, </span><span id="tbg_1519" class="t s5_1519">15-21</span><span id="tbh_1519" class="t s4_1519">, </span><span id="tbi_1519" class="t s5_1519">15-22</span><span id="tbj_1519" class="t s4_1519">, </span><span id="tbk_1519" class="t s5_1519">15-23</span><span id="tbl_1519" class="t s4_1519">, </span><span id="tbm_1519" class="t s5_1519">15-24</span><span id="tbn_1519" class="t s4_1519">, </span><span id="tbo_1519" class="t s5_1519">15-40</span><span id="tbp_1519" class="t s4_1519">, </span><span id="tbq_1519" class="t s5_1519">15-41</span><span id="tbr_1519" class="t s4_1519">, </span>
<span id="tbs_1519" class="t s5_1519">15-43</span><span id="tbt_1519" class="t s4_1519">, </span><span id="tbu_1519" class="t s5_1519">15-51</span><span id="tbv_1519" class="t s4_1519">, </span><span id="tbw_1519" class="t s5_1519">15-52</span><span id="tbx_1519" class="t s4_1519">, </span><span id="tby_1519" class="t s5_1519">15-53</span><span id="tbz_1519" class="t s4_1519">, </span><span id="tc0_1519" class="t s5_1519">15-54</span><span id="tc1_1519" class="t s4_1519">, </span><span id="tc2_1519" class="t s5_1519">15-55 </span>
<span id="tc3_1519" class="t s3_1519">IA32_DEBUGCTL MSR</span><span id="tc4_1519" class="t s4_1519">, </span><span id="tc5_1519" class="t s5_1519">28-29 </span>
<span id="tc6_1519" class="t s3_1519">IA32_DS_AREA MSR</span><span id="tc7_1519" class="t s4_1519">, </span><span id="tc8_1519" class="t s5_1519">18-19</span><span id="tc9_1519" class="t s4_1519">, </span><span id="tca_1519" class="t s5_1519">18-20</span><span id="tcb_1519" class="t s4_1519">, </span><span id="tcc_1519" class="t s5_1519">18-24</span><span id="tcd_1519" class="t s4_1519">, </span><span id="tce_1519" class="t s5_1519">20-104</span><span id="tcf_1519" class="t s4_1519">, </span><span id="tcg_1519" class="t s5_1519">20-119 </span>
<span id="tch_1519" class="t s3_1519">IA32_EFER MSR</span><span id="tci_1519" class="t s4_1519">, </span><span id="tcj_1519" class="t s5_1519">2-7</span><span id="tck_1519" class="t s4_1519">, </span><span id="tcl_1519" class="t s5_1519">2-8</span><span id="tcm_1519" class="t s4_1519">, </span><span id="tcn_1519" class="t s5_1519">5-30</span><span id="tco_1519" class="t s4_1519">, </span><span id="tcp_1519" class="t s5_1519">28-29 </span>
<span id="tcq_1519" class="t s3_1519">IA32_FEATURE_CONTROL MSR</span><span id="tcr_1519" class="t s4_1519">, </span><span id="tcs_1519" class="t s5_1519">24-3 </span>
<span id="tct_1519" class="t s3_1519">IA32_KernelGSbase MSR</span><span id="tcu_1519" class="t s4_1519">, </span><span id="tcv_1519" class="t s5_1519">2-7 </span>
<span id="tcw_1519" class="t s3_1519">IA32_LSTAR MSR</span><span id="tcx_1519" class="t s4_1519">, </span><span id="tcy_1519" class="t s5_1519">2-7</span><span id="tcz_1519" class="t s4_1519">, </span><span id="td0_1519" class="t s5_1519">5-22 </span>
<span id="td1_1519" class="t s3_1519">IA32_MCG_CAP MSR</span><span id="td2_1519" class="t s4_1519">, </span><span id="td3_1519" class="t s5_1519">16-2</span><span id="td4_1519" class="t s4_1519">, </span><span id="td5_1519" class="t s5_1519">16-28 </span>
<span id="td6_1519" class="t s3_1519">IA32_MCG_CTL MSR</span><span id="td7_1519" class="t s4_1519">, </span><span id="td8_1519" class="t s5_1519">16-2</span><span id="td9_1519" class="t s4_1519">, </span><span id="tda_1519" class="t s5_1519">16-4 </span>
<span id="tdb_1519" class="t s3_1519">IA32_MCG_EAX MSR</span><span id="tdc_1519" class="t s4_1519">, </span><span id="tdd_1519" class="t s5_1519">16-12 </span>
<span id="tde_1519" class="t s3_1519">IA32_MCG_EBP MSR</span><span id="tdf_1519" class="t s4_1519">, </span><span id="tdg_1519" class="t s5_1519">16-12 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
