
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.040023                       # Number of seconds simulated
sim_ticks                                 40023024000                       # Number of ticks simulated
final_tick                                40023024000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 195332                       # Simulator instruction rate (inst/s)
host_op_rate                                   204463                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               50125843                       # Simulator tick rate (ticks/s)
host_mem_usage                                 685816                       # Number of bytes of host memory used
host_seconds                                   798.45                       # Real time elapsed on the host
sim_insts                                   155962852                       # Number of instructions simulated
sim_ops                                     163253344                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            20608                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            16768                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst            11456                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data            98880                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             7104                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data            99136                       # Number of bytes read from this memory
system.physmem.bytes_read::total               253952                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        20608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst        11456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         7104                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39168                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu0.inst               322                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               262                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst               179                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data              1545                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst               111                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data              1549                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3968                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu0.inst              514904                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data              418959                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              286235                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data             2470578                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst              177498                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data             2476974                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 6345148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst         514904                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         286235                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst         177498                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             978637                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst             514904                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data             418959                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             286235                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data            2470578                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst             177498                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data            2476974                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                6345148                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups               20001272                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         20000515                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              509                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            19999856                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               19999518                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.998310                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    245                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                51                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls               45141                       # Number of system calls
system.cpu0.numCycles                        40023025                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles              7297                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     100007525                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   20001272                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          19999763                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     40007331                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1222                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          162                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     1712                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  223                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          40015401                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.499328                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.501732                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   11394      0.03%      0.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     534      0.00%      0.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                19999352     49.98%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                20004121     49.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            40015401                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499744                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.498750                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                    6985                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 4930                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 40002315                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  733                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   438                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 308                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  179                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             100009398                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  419                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   438                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                    7557                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    534                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          1691                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 40002369                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2812                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             100008639                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                    20                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.SQFullEvents                  2656                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          100010148                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            460044571                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       100013825                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            100004248                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    5873                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                43                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            42                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1190                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            39998980                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           20002007                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads         19998194                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        19998167                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 100007197                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 63                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                100005495                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              291                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           4002                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        10319                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     40015401                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.499175                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.708374                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              11835      0.03%      0.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            5002321     12.50%     12.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           10000561     24.99%     37.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           25000684     62.48%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       40015401                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             40005045     40.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            39998639     40.00%     80.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           20001802     20.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             100005495                       # Type of FU issued
system.cpu0.iq.rate                          2.498699                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         240026647                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        100011337                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    100004819                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             100005479                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads        19998355                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1095                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          404                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   438                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    397                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  135                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          100007275                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              234                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             39998980                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            20002007                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                39                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    11                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            91                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect            88                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          263                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 351                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            100005083                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             39998539                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              409                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           15                       # number of nop insts executed
system.cpu0.iew.exec_refs                    60000227                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                20000093                       # Number of branches executed
system.cpu0.iew.exec_forward_branches             736                       # Number of forward branches executed
system.cpu0.iew.exec_backward_branches       19999084                       # Number of backward branches executed
system.cpu0.iew.exec_taken_forward_branches          258                       # Number of forward branches executed that is taken
system.cpu0.iew.exec_nottaken_forward_branches          478                       # Number of forward branches executed that is not taken
system.cpu0.iew.exec_taken_backward_branches     19998883                       # Number of backward branches executed that is taken
system.cpu0.iew.exec_nottaken_backward_branches          201                       # Number of backward branches executed that is not taken
system.cpu0.iew.exec_stores                  20001688                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.498689                       # Inst execution rate
system.cpu0.iew.wb_sent                     100004894                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    100004835                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 60000913                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 60010644                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.498683                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999838                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           4017                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              336                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     40014669                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.499164                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.581495                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        12624      0.03%      0.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     20000582     49.98%     50.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1121      0.00%     50.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5001328     12.50%     62.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9999152     24.99%     87.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4999612     12.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           66      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          107      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           77      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     40014669                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           100000001                       # Number of instructions committed
system.cpu0.commit.committedOps             100003237                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      59999475                       # Number of memory references committed
system.cpu0.commit.loads                     39997876                       # Number of loads committed
system.cpu0.commit.membars                         24                       # Number of memory barriers committed
system.cpu0.commit.branches                  19999793                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 80003787                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 132                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        40003753     40.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       39997876     40.00%     80.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      20001599     20.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        100003237                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   77                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   140021689                       # The number of ROB reads
system.cpu0.rob.rob_writes                  200015264                       # The number of ROB writes
system.cpu0.timesIdled                            224                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           7624                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  100000001                       # Number of Instructions Simulated
system.cpu0.committedOps                    100003237                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400230                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400230                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.498562                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.498562                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               100007580                       # number of integer regfile reads
system.cpu0.int_regfile_writes               40004093                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      336                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                420010083                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                60001844                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               61014720                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    48                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               26                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          126.386445                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           39998758                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              149                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         268448.040268                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   126.386445                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.246849                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.246849                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          123                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          123                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.240234                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         80003543                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        80003543                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     19999882                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19999882                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     19999167                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      19999167                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           20                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           23                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     39999049                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        39999049                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     39999049                       # number of overall hits
system.cpu0.dcache.overall_hits::total       39999049                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          167                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          167                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2365                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2365                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2532                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2532                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2532                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2532                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      8024490                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      8024490                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    118589500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    118589500                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    126613990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    126613990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    126613990                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    126613990                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     20000049                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20000049                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     20001532                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     20001532                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     40001581                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     40001581                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     40001581                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     40001581                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000008                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000063                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000063                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 48050.838323                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48050.838323                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50143.551797                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50143.551797                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 50005.525276                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50005.525276                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 50005.525276                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50005.525276                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            9                       # number of writebacks
system.cpu0.dcache.writebacks::total                9                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           57                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2186                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2186                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2243                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2243                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2243                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2243                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          110                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          110                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          179                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          179                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          289                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          289                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          289                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          289                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      5245506                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      5245506                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      9891000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9891000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     15136506                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     15136506                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     15136506                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     15136506                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000007                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000007                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 47686.418182                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47686.418182                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 55256.983240                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55256.983240                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 52375.453287                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52375.453287                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 52375.453287                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52375.453287                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               51                       # number of replacements
system.cpu0.icache.tags.tagsinuse          286.921298                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               1322                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              338                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.911243                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   286.921298                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.560393                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.560393                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          287                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          287                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.560547                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             3762                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            3762                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         1322                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           1322                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         1322                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            1322                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         1322                       # number of overall hits
system.cpu0.icache.overall_hits::total           1322                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          390                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          390                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          390                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           390                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          390                       # number of overall misses
system.cpu0.icache.overall_misses::total          390                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     20940998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     20940998                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     20940998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     20940998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     20940998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     20940998                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         1712                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         1712                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         1712                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         1712                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         1712                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         1712                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.227804                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.227804                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.227804                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.227804                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.227804                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.227804                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 53694.866667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53694.866667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 53694.866667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53694.866667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 53694.866667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53694.866667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           52                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           52                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           52                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          338                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          338                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          338                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          338                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          338                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          338                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     18138502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     18138502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     18138502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     18138502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     18138502                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     18138502                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.197430                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.197430                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.197430                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.197430                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.197430                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.197430                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 53664.207101                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53664.207101                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 53664.207101                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53664.207101                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 53664.207101                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53664.207101                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups               11156034                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          7682081                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           886006                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             5813951                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                5233576                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.017546                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                1337908                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect            402026                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        39997537                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           8504624                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      54891114                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   11156034                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           6571484                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     30576618                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                1822552                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          361                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  7946148                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               210899                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          39992889                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.528501                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.397510                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                16917508     42.30%     42.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 2174954      5.44%     47.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3747060      9.37%     57.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                17153367     42.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            39992889                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.278918                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.372362                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 7479433                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             13731099                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 16951901                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               921412                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                909044                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             1125897                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 2253                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              48452705                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 6537                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                909044                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 8580608                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1502615                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      11740076                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 16628085                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               632461                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              46071760                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                210687                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                   208                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           56681989                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            208819213                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        49718886                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             38962829                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                17719137                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            327181                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        326951                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  2001866                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             8339436                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            3596893                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           731499                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          218718                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  42403287                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             570283                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 36775183                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           314019                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       10696720                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     33661959                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         74346                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     39992889                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.919543                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.159249                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           21871777     54.69%     54.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            6205942     15.52%     70.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5176269     12.94%     83.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6738901     16.85%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       39992889                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             26023983     70.77%     70.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               50384      0.14%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.90% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             7350073     19.99%     90.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3350743      9.11%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36775183                       # Type of FU issued
system.cpu1.iq.rate                          0.919436                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         113857272                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         53670495                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     35557764                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              36775183                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          383035                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      2255069                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          205                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       489434                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads       126586                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                909044                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1120156                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               351950                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           42973590                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           394981                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              8339436                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             3596893                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            326215                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                 93507                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           205                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        722207                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       254572                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              976779                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             36215819                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              7187499                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           559362                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           20                       # number of nop insts executed
system.cpu1.iew.exec_refs                    10436277                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 6804597                       # Number of branches executed
system.cpu1.iew.exec_forward_branches         2907507                       # Number of forward branches executed
system.cpu1.iew.exec_backward_branches        2486884                       # Number of backward branches executed
system.cpu1.iew.exec_taken_forward_branches      1135582                       # Number of forward branches executed that is taken
system.cpu1.iew.exec_nottaken_forward_branches      1771925                       # Number of forward branches executed that is not taken
system.cpu1.iew.exec_taken_backward_branches      1439407                       # Number of backward branches executed that is taken
system.cpu1.iew.exec_nottaken_backward_branches      1047477                       # Number of backward branches executed that is not taken
system.cpu1.iew.exec_stores                   3248778                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.905451                       # Inst execution rate
system.cpu1.iew.wb_sent                      35827961                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     35557764                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 19994825                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 35778368                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.888999                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.558852                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts       10696741                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         495937                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           883774                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     38186890                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.845233                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.560100                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     23633250     61.89%     61.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7741365     20.27%     82.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2840040      7.44%     89.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1444885      3.78%     93.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       664618      1.74%     95.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       419815      1.10%     96.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       672883      1.76%     97.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       434384      1.14%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       335650      0.88%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     38186890                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            28651146                       # Number of instructions committed
system.cpu1.commit.committedOps              32276833                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       9191821                       # Number of memory references committed
system.cpu1.commit.loads                      6084364                       # Number of loads committed
system.cpu1.commit.membars                     226598                       # Number of memory barriers committed
system.cpu1.commit.branches                   6378056                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 27530220                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              648406                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        23034634     71.37%     71.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          50378      0.16%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.52% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6084364     18.85%     90.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3107457      9.63%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         32276833                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               335650                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    80498241                       # The number of ROB reads
system.cpu1.rob.rob_writes                   87759523                       # The number of ROB writes
system.cpu1.timesIdled                            388                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           4648                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       25487                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   28651146                       # Number of Instructions Simulated
system.cpu1.committedOps                     32276833                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.396019                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.396019                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.716323                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.716323                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                36765785                       # number of integer regfile reads
system.cpu1.int_regfile_writes               21429235                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                129459472                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                21234197                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               13020167                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                713537                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements           161471                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          504.917928                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9046730                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           161982                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            55.850218                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle       2942723500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   504.917928                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.986168                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.986168                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          179                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          266                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         19482076                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        19482076                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      5701854                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5701854                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      2598483                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2598483                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       247027                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       247027                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        99696                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        99696                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      8300337                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8300337                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      8300337                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8300337                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       462769                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       462769                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       259615                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       259615                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        45785                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        45785                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data       116267                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       116267                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       722384                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        722384                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       722384                       # number of overall misses
system.cpu1.dcache.overall_misses::total       722384                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   7594202795                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7594202795                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   5409470139                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   5409470139                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data   1869700776                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   1869700776                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data   1955927057                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   1955927057                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data     10823594                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     10823594                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  13003672934                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13003672934                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  13003672934                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13003672934                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      6164623                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6164623                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      2858098                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2858098                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       292812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       292812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       215963                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       215963                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      9022721                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      9022721                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      9022721                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      9022721                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.075068                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.075068                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.090835                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.090835                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.156363                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.156363                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.538365                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.538365                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.080063                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.080063                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.080063                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.080063                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 16410.353319                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 16410.353319                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 20836.508441                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 20836.508441                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 40836.535459                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40836.535459                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 16822.718888                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 16822.718888                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 18001.053365                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 18001.053365                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 18001.053365                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 18001.053365                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       123168                       # number of writebacks
system.cpu1.dcache.writebacks::total           123168                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        63367                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63367                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       128227                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       128227                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        27870                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        27870                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       191594                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       191594                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       191594                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       191594                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       399402                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       399402                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       131388                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       131388                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data        17915                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        17915                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data       116267                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       116267                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       530790                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       530790                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       530790                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       530790                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   4700015181                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4700015181                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   2481358891                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2481358891                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data    502218332                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    502218332                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data   1618067943                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   1618067943                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data     10093406                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     10093406                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   7181374072                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7181374072                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   7181374072                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7181374072                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.064789                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064789                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.045970                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.045970                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.061183                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.061183                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.538365                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.538365                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.058828                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.058828                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.058828                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.058828                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 11767.630560                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11767.630560                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 18885.734550                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 18885.734550                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 28033.398381                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28033.398381                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 13916.828877                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 13916.828877                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 13529.595644                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13529.595644                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 13529.595644                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13529.595644                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1816                       # number of replacements
system.cpu1.icache.tags.tagsinuse          350.817293                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7943708                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2173                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3655.641049                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   350.817293                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.685190                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.685190                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          357                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          357                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.697266                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15894469                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15894469                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      7943708                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7943708                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      7943708                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7943708                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      7943708                       # number of overall hits
system.cpu1.icache.overall_hits::total        7943708                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         2440                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2440                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         2440                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2440                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         2440                       # number of overall misses
system.cpu1.icache.overall_misses::total         2440                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     45584962                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     45584962                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     45584962                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     45584962                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     45584962                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     45584962                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      7946148                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7946148                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      7946148                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7946148                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      7946148                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7946148                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000307                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000307                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000307                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000307                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000307                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000307                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 18682.361475                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18682.361475                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 18682.361475                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18682.361475                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 18682.361475                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18682.361475                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          267                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          267                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          267                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          267                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          267                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          267                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         2173                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2173                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         2173                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2173                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         2173                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2173                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     35995531                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     35995531                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     35995531                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     35995531                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     35995531                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     35995531                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000273                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000273                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000273                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000273                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000273                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000273                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 16564.901519                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16564.901519                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 16564.901519                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16564.901519                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 16564.901519                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16564.901519                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups               11069625                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          7549175                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           883503                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             5544893                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                5075504                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            91.534751                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                1370781                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect            405689                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                        39997353                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           7928024                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      54525664                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   11069625                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           6446285                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     31161835                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                1807290                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          523                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                  7396133                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               213173                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          39994028                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.523380                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.400560                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                17012724     42.54%     42.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2260962      5.65%     48.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3495898      8.74%     56.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                17224444     43.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            39994028                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.276759                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.363232                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 6803100                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             14447929                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 16897788                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               943816                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                901395                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved             1128582                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                 2267                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              48532619                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 6585                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                901395                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 7885457                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                1698933                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles      12251416                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 16612582                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               644245                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              46204768                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                218962                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents                   233                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           57462439                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            209038631                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        49779872                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             37800342                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                19662078                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts            340683                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts        315017                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  1972055                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             7899218                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            3316677                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           412147                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          110766                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  42512991                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded             557852                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 34926258                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           532118                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined       12097556                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     42087821                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         62129                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     39994028                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.873287                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.037224                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           20744745     51.87%     51.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7195976     17.99%     69.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            8429639     21.08%     90.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3623668      9.06%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       39994028                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                3917349     47.11%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     1      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     47.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               2794449     33.61%     80.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite              1603569     19.28%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             25248473     72.29%     72.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               51654      0.15%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.44% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             6679321     19.12%     91.56% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2946810      8.44%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              34926258                       # Type of FU issued
system.cpu2.iq.rate                          0.873214                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                    8315368                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.238084                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         118694028                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         55168538                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     33928300                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              43241626                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads           18085                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      2430018                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          139                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       526244                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        48033                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                901395                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                1294752                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               365084                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           43070869                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           289357                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              7899218                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             3316677                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts            312563                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                104887                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           139                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        713993                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       248044                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              962037                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             34460648                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              6492143                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           465608                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           26                       # number of nop insts executed
system.cpu2.iew.exec_refs                     9386040                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 6510113                       # Number of branches executed
system.cpu2.iew.exec_forward_branches         2952156                       # Number of forward branches executed
system.cpu2.iew.exec_backward_branches        2112676                       # Number of backward branches executed
system.cpu2.iew.exec_taken_forward_branches      1145603                       # Number of forward branches executed that is taken
system.cpu2.iew.exec_nottaken_forward_branches      1806553                       # Number of forward branches executed that is not taken
system.cpu2.iew.exec_taken_backward_branches      1080364                       # Number of backward branches executed that is taken
system.cpu2.iew.exec_nottaken_backward_branches      1032312                       # Number of backward branches executed that is not taken
system.cpu2.iew.exec_stores                   2893897                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.861573                       # Inst execution rate
system.cpu2.iew.wb_sent                      34192232                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     33928300                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 19533669                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 36522943                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.848264                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.534833                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts       12097584                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls         495723                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           881253                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     38034681                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.814343                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.409602                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     23092043     60.71%     60.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      8041583     21.14%     81.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2802028      7.37%     89.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1865416      4.90%     94.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       714015      1.88%     96.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       739970      1.95%     97.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       430956      1.13%     99.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       199619      0.52%     99.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       149051      0.39%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     38034681                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            27311705                       # Number of instructions committed
system.cpu2.commit.committedOps              30973274                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       8259625                       # Number of memory references committed
system.cpu2.commit.loads                      5469198                       # Number of loads committed
system.cpu2.commit.membars                     230405                       # Number of memory barriers committed
system.cpu2.commit.branches                   6103906                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 26527795                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              658695                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        22661999     73.17%     73.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          51650      0.17%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.33% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5469198     17.66%     90.99% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2790427      9.01%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         30973274                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               149051                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    80696384                       # The number of ROB reads
system.cpu2.rob.rob_writes                   88106831                       # The number of ROB writes
system.cpu2.timesIdled                            223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           3325                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       25671                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   27311705                       # Number of Instructions Simulated
system.cpu2.committedOps                     30973274                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.464477                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.464477                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.682838                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.682838                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                34559879                       # number of integer regfile reads
system.cpu2.int_regfile_writes               20846902                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                122373804                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                20080475                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               12106795                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                713027                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements           165425                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          505.813324                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            8478621                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           165935                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            51.096038                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle       2959035500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   505.813324                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.987917                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.987917                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          234                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          222                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         18316550                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        18316550                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      5444045                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5444045                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      2271280                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2271280                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       245930                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       245930                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data       100640                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       100640                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      7715325                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7715325                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      7715325                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7715325                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       463887                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       463887                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       268727                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       268727                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        36901                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        36901                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data       120425                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       120425                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       732614                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        732614                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       732614                       # number of overall misses
system.cpu2.dcache.overall_misses::total       732614                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   7395946969                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7395946969                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   5963173960                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   5963173960                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data   1475223710                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1475223710                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data   2191214966                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   2191214966                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data     12396076                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total     12396076                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  13359120929                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13359120929                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  13359120929                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13359120929                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      5907932                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5907932                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      2540007                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2540007                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       282831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       282831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       221065                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       221065                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      8447939                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8447939                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      8447939                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8447939                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.078519                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.078519                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.105798                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.105798                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.130470                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.130470                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.544749                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.544749                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.086721                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.086721                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.086721                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.086721                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 15943.423655                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 15943.423655                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 22190.453360                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 22190.453360                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 39977.878919                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 39977.878919                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 18195.681677                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 18195.681677                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 18234.869835                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 18234.869835                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 18234.869835                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 18234.869835                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       127592                       # number of writebacks
system.cpu2.dcache.writebacks::total           127592                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        68590                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        68590                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data       132236                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       132236                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data        21116                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        21116                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       200826                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       200826                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       200826                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       200826                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       395297                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       395297                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data       136491                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       136491                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data        15785                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        15785                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data       120425                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       120425                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       531788                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       531788                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       531788                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       531788                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   4315645865                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4315645865                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   2851144740                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2851144740                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data    467758894                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    467758894                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data   1842831034                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   1842831034                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data     11617924                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total     11617924                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   7166790605                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7166790605                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   7166790605                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7166790605                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.066910                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.066910                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.053736                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.053736                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.055811                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.055811                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.544749                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.544749                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.062949                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.062949                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.062949                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.062949                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 10917.476897                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 10917.476897                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 20888.884542                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 20888.884542                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 29633.126006                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29633.126006                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 15302.728121                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 15302.728121                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 13476.781358                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13476.781358                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 13476.781358                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13476.781358                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              648                       # number of replacements
system.cpu2.icache.tags.tagsinuse          345.643404                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            7395029                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1000                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          7395.029000                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   345.643404                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.675085                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.675085                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          352                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         14793266                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        14793266                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      7395029                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7395029                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      7395029                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7395029                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      7395029                       # number of overall hits
system.cpu2.icache.overall_hits::total        7395029                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1104                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1104                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1104                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1104                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1104                       # number of overall misses
system.cpu2.icache.overall_misses::total         1104                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     24256429                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     24256429                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     24256429                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     24256429                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     24256429                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     24256429                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      7396133                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7396133                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      7396133                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7396133                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      7396133                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7396133                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000149                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000149                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000149                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000149                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000149                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000149                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 21971.403080                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 21971.403080                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 21971.403080                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 21971.403080                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 21971.403080                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 21971.403080                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          104                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          104                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          104                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          104                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          104                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          104                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         1000                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1000                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         1000                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1000                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         1000                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1000                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     19522060                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     19522060                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     19522060                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     19522060                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     19522060                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     19522060                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000135                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000135                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000135                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000135                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000135                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000135                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 19522.060000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 19522.060000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 19522.060000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 19522.060000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 19522.060000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 19522.060000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  3758.901705                       # Cycle average of tags in use
system.l2.tags.total_refs                      528895                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3915                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    135.094508                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2797.503494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       321.902587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        78.057465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       175.771377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       141.357964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       109.871696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       134.437122                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.042687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.002682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.002157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.002051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.057356                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3915                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3915                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.059738                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    667303                       # Number of tag accesses
system.l2.tags.data_accesses                   667303                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  14                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  21                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                1963                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              137090                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                 828                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data              141445                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  281361                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           250767                       # number of Writeback hits
system.l2.Writeback_hits::total                250767                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu1.data               22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data               30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   52                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu1.data                44                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                 6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    50                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   21                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                 1963                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               137134                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                  828                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               141451                       # number of demand (read+write) hits
system.l2.demand_hits::total                   281411                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  14                       # number of overall hits
system.l2.overall_hits::cpu0.data                  21                       # number of overall hits
system.l2.overall_hits::cpu1.inst                1963                       # number of overall hits
system.l2.overall_hits::cpu1.data              137134                       # number of overall hits
system.l2.overall_hits::cpu2.inst                 828                       # number of overall hits
system.l2.overall_hits::cpu2.data              141451                       # number of overall hits
system.l2.overall_hits::total                  281411                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               324                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                89                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               210                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data               144                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               172                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data               144                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1083                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu1.data          35295                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          41182                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              76477                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data        21656                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data        25750                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            47406                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             179                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data            1401                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data            1412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2992                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                324                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                268                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                210                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               1545                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                172                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data               1556                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4075                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               324                       # number of overall misses
system.l2.overall_misses::cpu0.data               268                       # number of overall misses
system.l2.overall_misses::cpu1.inst               210                       # number of overall misses
system.l2.overall_misses::cpu1.data              1545                       # number of overall misses
system.l2.overall_misses::cpu2.inst               172                       # number of overall misses
system.l2.overall_misses::cpu2.data              1556                       # number of overall misses
system.l2.overall_misses::total                  4075                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     17308500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      4804000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst     11028500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data      7658500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      8813500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data      7630500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        57243500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data      3603500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu2.data      1643000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5246500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu1.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        53000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data      9532500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     74306000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     74875000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     158713500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     17308500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     14336500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst     11028500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     81964500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      8813500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     82505500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        215957000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     17308500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     14336500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst     11028500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     81964500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      8813500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     82505500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       215957000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             338                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             110                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst            2173                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          137234                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst            1000                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data          141589                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              282444                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       250767                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            250767                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        35317                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        41212                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            76529                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data        21658                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data        25751                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          47409                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           179                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          1445                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          1418                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3042                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              338                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              289                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             2173                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           138679                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst             1000                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           143007                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               285486                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             338                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             289                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            2173                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          138679                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst            1000                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          143007                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              285486                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.958580                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.809091                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.096641                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.001049                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.172000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.001017                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.003834                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.999377                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.999272                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999321                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.999908                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.999961                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999937                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.969550                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.995769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.983563                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.958580                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.927336                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.096641                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.011141                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.172000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.010881                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.014274                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.958580                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.927336                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.096641                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.011141                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.172000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.010881                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.014274                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53421.296296                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 53977.528090                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 52516.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 53184.027778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 51241.279070                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 52989.583333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52856.417359                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data   102.096614                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu2.data    39.896071                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total    68.602325                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu1.data     2.447359                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total     1.118002                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53254.189944                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53037.830121                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 53027.620397                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53045.955882                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53421.296296                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53494.402985                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 52516.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 53051.456311                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 51241.279070                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 53024.100257                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52995.582822                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53421.296296                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53494.402985                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 52516.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 53051.456311                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 51241.279070                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 53024.100257                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52995.582822                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             31                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             61                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                107                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 107                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                107                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          322                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           83                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst          179                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data          144                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst          111                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data          137                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              976                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data        35295                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data        41182                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         76477                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data        21656                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data        25750                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        47406                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          179                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data         1401                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data         1412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2992                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst           179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data          1545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst           111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data          1549                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3968                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst          179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data         1545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst          111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data         1549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3968                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     13208000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      3502500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      7292500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data      5863500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      4515500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data      5571500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     39953500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data   1430837218                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data   1670637456                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   3101474674                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data    877510114                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data   1043407932                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   1920918046                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      7302500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     56801500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     57236500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    121340500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     13208000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     10805000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      7292500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     62665000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      4515500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     62808000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    161294000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     13208000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     10805000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      7292500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     62665000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      4515500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     62808000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    161294000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.952663                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.754545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.082375                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.001049                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.111000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.000968                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.003456                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.999377                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.999272                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999321                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.999908                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.999961                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999937                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.969550                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.995769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.983563                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.952663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.906574                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.082375                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.011141                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.111000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.010832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.013899                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.952663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.906574                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.082375                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.011141                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.111000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.010832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.013899                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41018.633540                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42198.795181                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40740.223464                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40718.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 40680.180180                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40667.883212                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40935.963115                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40539.374359                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40567.176339                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40554.345411                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40520.415312                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40520.696388                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40520.567987                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40796.089385                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 40543.540328                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 40535.764873                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40554.979947                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41018.633540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 41240.458015                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40740.223464                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 40559.870550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 40680.180180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 40547.449968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40648.689516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41018.633540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 41240.458015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40740.223464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 40559.870550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 40680.180180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 40547.449968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40648.689516                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 976                       # Transaction distribution
system.membus.trans_dist::ReadResp                976                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           267367                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         236158                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          123883                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2992                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2992                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port       635344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 635344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port       253952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  253952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           379642                       # Total snoops (count)
system.membus.snoop_fanout::samples            507636                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  507636    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              507636                       # Request fanout histogram
system.membus.reqLayer0.occupancy           189339856                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          204940140                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq             832020                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            832020                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           250767                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          267419                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        236161                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         503579                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          531                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          531                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3213                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3213                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       984662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         2000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1007264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1999535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        21632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        19072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       139072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     16758080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        64000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     17318336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               34320192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          929919                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1590111                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   5                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                1590111    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1590111                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1049354422                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            507998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            436494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3274969                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         752920747                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1529940                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         749385543                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
