============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 21 2024  11:40:17 pm
  Module:                 b14
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

         Pin                    Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock CLK)                  launch                                     0 R 
IR_reg[10]/CK                                           100    +0       0 R 
IR_reg[10]/Q                 SDFFRHQX1HVT       2  0.4   37  +373     373 F 
g38128/A                                                       +0     373   
g38128/Y                     OR2XLHVT           1  0.2   39  +128     500 F 
ADD_TC_OP_spec1_g2783/A                                        +0     500   
ADD_TC_OP_spec1_g2783/Y      OR2X1HVT           1  0.6   52  +152     653 F 
ADD_TC_OP_spec1_g2757/A                                        +0     653   
ADD_TC_OP_spec1_g2757/Y      NOR2X2HVT          3  0.8   63   +83     736 R 
ADD_TC_OP_spec1_g2726/A                                        +0     736   
ADD_TC_OP_spec1_g2726/Y      CLKAND2X3HVT       9  2.7   52  +190     926 R 
fopt38560/A                                                    +0     926   
fopt38560/Y                  INVX2HVT           1  0.6   40   +58     985 F 
ADD_TC_OP_spec1_g2711/B                                        +0     985   
ADD_TC_OP_spec1_g2711/Y      NOR2X2HVT          1  0.3   48   +55    1040 R 
ADD_TC_OP_spec1_g2682/B                                        +0    1040   
ADD_TC_OP_spec1_g2682/Y      XNOR2X1HVT         1  1.3   64  +222    1261 R 
g10/B                                                          +0    1261   
g10/Y                        NAND2X4HVT         1  2.4  132  +122    1383 F 
g8/B                                                           +0    1383   
g8/Y                         NAND2X8HVT        10  4.6   54   +92    1475 R 
fopt38595/A                                                    +0    1475   
fopt38595/Y                  CLKINVX4HVT       14  3.9   72   +74    1548 F 
g29252__7410/S0                                                +0    1548   
g29252__7410/Y               MX2X1HVT           2  0.4   39  +272    1821 R 
g28607__38647/A1                                               +0    1821   
g28607__38647/Y              AO21X1HVT          8  2.4   96  +264    2085 R 
ADD_TC_OP28_g2149/B                                            +0    2085   
ADD_TC_OP28_g2149/Y          NOR2X2HVT          4  0.9   68   +96    2180 F 
ADD_TC_OP28_g2074/AN                                           +0    2180   
ADD_TC_OP28_g2074/Y          NAND2BX2HVT        2  0.6   96  +174    2355 F 
ADD_TC_OP28_g2041/B                                            +0    2355   
ADD_TC_OP28_g2041/Y          NOR2BX1HVT         2  0.5   71  +102    2457 R 
ADD_TC_OP28_g1990/A0                                           +0    2457   
ADD_TC_OP28_g1990/Y          AO21X1HVT          1  1.3   65  +285    2742 R 
ADD_TC_OP28_g1964/B0                                           +0    2742   
ADD_TC_OP28_g1964/Y          AOI2BB1X4HVT      16  3.6   92   +93    2835 F 
ADD_TC_OP28_g1948/C                                            +0    2835   
ADD_TC_OP28_g1948/Y          NOR3X2HVT          1  0.7  106  +117    2952 R 
ADD_TC_OP28_g1930/D                                            +0    2952   
ADD_TC_OP28_g1930/Y          NOR4X2HVT          1  0.3   75  +103    3055 F 
g38115/B                                                       +0    3055   
g38115/Y                     XOR2XLHVT          2  0.5   46  +205    3260 R 
g37538/B                                                       +0    3260   
g37538/Y                     NAND2X1HVT         1  0.3   91   +94    3354 F 
g36835__1666/C                                                 +0    3354   
g36835__1666/Y               NAND3X1HVT         2  0.6   57   +86    3440 R 
reg1_reg[29]/SI         <<<  SDFFRHQX1HVT                      +0    3440   
reg1_reg[29]/CK              setup                      100  +326    3766 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                  capture                                 2500 R 
                             uncertainty                      -10    2490 R 
----------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :   -1276ps (TIMING VIOLATION)
Start-point  : IR_reg[10]/CK
End-point    : reg1_reg[29]/SI

