[
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-01-16T20:30:06+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hi! I didn&#39;t know if I should&#39;ve flaired this Help Wanted or Hardware since it&#39;s a question post.</p> <p>But, does anyone know if production is still ongoing for the Milk-V Pioneer(64 core RISC-V board)?</p> <p>Arace still lists them as being on pre-order status, so I&#39;d take it they are, at least currently, not in active production?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/RevolutionaryTwo2631\"> /u/RevolutionaryTwo2631 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1i2yiw2/milkv_pioneer_shipping_still/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1i2yiw2/milkv_pioneer_shipping_still/\">[comments]</a></span>",
        "id": 1920384,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1i2yiw2/milkv_pioneer_shipping_still",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Milk-V Pioneer shipping still?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-01-16T10:27:12+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1i2lzql/siflower_sf21h8898_is_a_quadcore_64bit_riscv_soc/\"> <img src=\"https://external-preview.redd.it/NLZPAhHB0XSB4AIqwrLCHST0BBzGxf82uzWXkAsHN0Q.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=507cfeb769b0787ae2c474ba3be06f03c725a5cb\" alt=\"Siflower SF21H8898 is a quad-core 64-bit RISC-V SoC for industrial gateways, routers, and controllers - CNX Software\" title=\"Siflower SF21H8898 is a quad-core 64-bit RISC-V SoC for industrial gateways, routers, and controllers - CNX Software\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/TJSnider1984\"> /u/TJSnider1984 </a> <br/> <span><a href=\"https://www.cnx-software.com/2025/01/15/siflower-sf21h8898-quad-core-64-bit-risc-v-soc-for-industrial-gateways-routers-and-controllers/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1i2lzql/siflower_sf21h8898_is_a_quadcore_64bit_riscv_soc/\">[comments]</a></span> </td></tr></",
        "id": 1915874,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1i2lzql/siflower_sf21h8898_is_a_quadcore_64bit_riscv_soc",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/NLZPAhHB0XSB4AIqwrLCHST0BBzGxf82uzWXkAsHN0Q.jpg?width=640&crop=smart&auto=webp&s=507cfeb769b0787ae2c474ba3be06f03c725a5cb",
        "title": "Siflower SF21H8898 is a quad-core 64-bit RISC-V SoC for industrial gateways, routers, and controllers - CNX Software",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-01-16T09:31:52+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1i2l9dk/xen_hypervisor_support_being_worked_on_for_riscv/\"> <img src=\"https://external-preview.redd.it/8CO-Jt0oCrFxV9SUgWZgw-9y39nKy4t4E7IU1eAYKHU.jpg?width=320&amp;crop=smart&amp;auto=webp&amp;s=36f707e41b8d6c9961f362c073bebac920b9a9ac\" alt=\"Xen Hypervisor Support Being Worked On For RISC-V\" title=\"Xen Hypervisor Support Being Worked On For RISC-V\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/archanox\"> /u/archanox </a> <br/> <span><a href=\"https://www.phoronix.com/news/Xen-RISC-V-Linux-Patches\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1i2l9dk/xen_hypervisor_support_being_worked_on_for_riscv/\">[comments]</a></span> </td></tr></table>",
        "id": 1915524,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1i2l9dk/xen_hypervisor_support_being_worked_on_for_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/8CO-Jt0oCrFxV9SUgWZgw-9y39nKy4t4E7IU1eAYKHU.jpg?width=320&crop=smart&auto=webp&s=36f707e41b8d6c9961f362c073bebac920b9a9ac",
        "title": "Xen Hypervisor Support Being Worked On For RISC-V",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-01-16T08:12:09+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1i2k8np/to_all_supporters_of_milkv_oasis/\"> <img src=\"https://external-preview.redd.it/a5F0x6w8QjdHOUB-2gSiIF6KYGRwo311WMbaYiqDoGo.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=0799f1a01e7767d996ee867c223b22ee83cb6b12\" alt=\"To all supporters of Milk-V Oasis\" title=\"To all supporters of Milk-V Oasis\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/archanox\"> /u/archanox </a> <br/> <span><a href=\"https://x.com/milkv_official/status/1879799138705195303?s=46\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1i2k8np/to_all_supporters_of_milkv_oasis/\">[comments]</a></span> </td></tr></table>",
        "id": 1915280,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1i2k8np/to_all_supporters_of_milkv_oasis",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/a5F0x6w8QjdHOUB-2gSiIF6KYGRwo311WMbaYiqDoGo.jpg?width=640&crop=smart&auto=webp&s=0799f1a01e7767d996ee867c223b22ee83cb6b12",
        "title": "To all supporters of Milk-V Oasis",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-01-16T03:05:27+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Are there any opcode map for ratified RISC-V opcodes similar to this: <a href=\"https://pnx.tf/files/x86_opcode_structure_and_instruction_overview.pdf\">https://pnx.tf/files/x86_opcode_structure_and_instruction_overview.pdf</a>?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/X547\"> /u/X547 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1i2fe5a/visual_opcode_map_for_riscv/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1i2fe5a/visual_opcode_map_for_riscv/\">[comments]</a></span>",
        "id": 1914245,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1i2fe5a/visual_opcode_map_for_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Visual opcode map for RISC-V",
        "vote": 0
    }
]