INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/project_17/project_17.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/project_16/project_16.srcs/sources_1/new/custom_pattern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtm_custom_pattern_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/project_16/project_16.srcs/sources_1/new/test2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/project_16/project_16.srcs/sim_1/new/custom_pattern_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_pattern_tb
