set_location ADC_IAC.adc_state_2__I_0_43_Mux_0_i7_4_lut 7 17 5 # SB_LUT4 (LogicCell: ADC_IAC.adc_state_i0_LC_0)
set_location ADC_IAC.adc_state_i0 7 17 5 # SB_DFFE (LogicCell: ADC_IAC.adc_state_i0_LC_0)
set_location ADC_IAC.adc_state_2__I_0_43_Mux_2_i7_3_lut 6 17 1 # SB_LUT4 (LogicCell: ADC_IAC.adc_state_i2_LC_1)
set_location ADC_IAC.adc_state_i2 6 17 1 # SB_DFFE (LogicCell: ADC_IAC.adc_state_i2_LC_1)
set_location ADC_IAC.add_14_2_lut 7 16 0 # SB_LUT4 (LogicCell: ADC_IAC.bit_cnt_i0_LC_2)
set_location ADC_IAC.bit_cnt_i0 7 16 0 # SB_DFFESR (LogicCell: ADC_IAC.bit_cnt_i0_LC_2)
set_location ADC_IAC.add_14_2 7 16 0 # SB_CARRY (LogicCell: ADC_IAC.bit_cnt_i0_LC_2)
set_location ADC_IAC.add_14_3_lut 7 16 1 # SB_LUT4 (LogicCell: ADC_IAC.bit_cnt_i1_LC_3)
set_location ADC_IAC.bit_cnt_i1 7 16 1 # SB_DFFESR (LogicCell: ADC_IAC.bit_cnt_i1_LC_3)
set_location ADC_IAC.add_14_3 7 16 1 # SB_CARRY (LogicCell: ADC_IAC.bit_cnt_i1_LC_3)
set_location ADC_IAC.add_14_4_lut 7 16 2 # SB_LUT4 (LogicCell: ADC_IAC.bit_cnt_i2_LC_4)
set_location ADC_IAC.bit_cnt_i2 7 16 2 # SB_DFFESR (LogicCell: ADC_IAC.bit_cnt_i2_LC_4)
set_location ADC_IAC.add_14_4 7 16 2 # SB_CARRY (LogicCell: ADC_IAC.bit_cnt_i2_LC_4)
set_location ADC_IAC.add_14_5_lut 7 16 3 # SB_LUT4 (LogicCell: ADC_IAC.bit_cnt_i3_LC_5)
set_location ADC_IAC.bit_cnt_i3 7 16 3 # SB_DFFESR (LogicCell: ADC_IAC.bit_cnt_i3_LC_5)
set_location ADC_IAC.add_14_5 7 16 3 # SB_CARRY (LogicCell: ADC_IAC.bit_cnt_i3_LC_5)
set_location ADC_IAC.add_14_6_lut 7 16 4 # SB_LUT4 (LogicCell: ADC_IAC.bit_cnt_i4_LC_6)
set_location ADC_IAC.bit_cnt_i4 7 16 4 # SB_DFFESR (LogicCell: ADC_IAC.bit_cnt_i4_LC_6)
set_location ADC_IAC.add_14_6 7 16 4 # SB_CARRY (LogicCell: ADC_IAC.bit_cnt_i4_LC_6)
set_location ADC_IAC.add_14_7_lut 7 16 5 # SB_LUT4 (LogicCell: ADC_IAC.bit_cnt_i5_LC_7)
set_location ADC_IAC.bit_cnt_i5 7 16 5 # SB_DFFESR (LogicCell: ADC_IAC.bit_cnt_i5_LC_7)
set_location ADC_IAC.add_14_7 7 16 5 # SB_CARRY (LogicCell: ADC_IAC.bit_cnt_i5_LC_7)
set_location ADC_IAC.add_14_8_lut 7 16 6 # SB_LUT4 (LogicCell: ADC_IAC.bit_cnt_i6_LC_8)
set_location ADC_IAC.bit_cnt_i6 7 16 6 # SB_DFFESR (LogicCell: ADC_IAC.bit_cnt_i6_LC_8)
set_location ADC_IAC.add_14_8 7 16 6 # SB_CARRY (LogicCell: ADC_IAC.bit_cnt_i6_LC_8)
set_location ADC_IAC.add_14_9_lut 7 16 7 # SB_LUT4 (LogicCell: ADC_IAC.bit_cnt_i7_LC_9)
set_location ADC_IAC.bit_cnt_i7 7 16 7 # SB_DFFESR (LogicCell: ADC_IAC.bit_cnt_i7_LC_9)
set_location ADC_IAC.i12899_2_lut 6 16 7 # SB_LUT4 (LogicCell: ADC_IAC.i12899_2_lut_LC_10)
set_location ADC_IAC.i13128_3_lut_4_lut 13 10 0 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i0_LC_11)
set_location ADC_IAC.ADC_DATA_i0 13 10 0 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i0_LC_11)
set_location ADC_IAC.i13203_3_lut_4_lut 12 8 3 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i1_LC_12)
set_location ADC_IAC.ADC_DATA_i1 12 8 3 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i1_LC_12)
set_location ADC_IAC.i13204_3_lut_4_lut 12 8 4 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i2_LC_13)
set_location ADC_IAC.ADC_DATA_i2 12 8 4 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i2_LC_13)
set_location ADC_IAC.i13205_3_lut_4_lut 11 8 4 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i3_LC_14)
set_location ADC_IAC.ADC_DATA_i3 11 8 4 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i3_LC_14)
set_location ADC_IAC.i13206_3_lut_4_lut 3 11 4 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i4_LC_15)
set_location ADC_IAC.ADC_DATA_i4 3 11 4 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i4_LC_15)
set_location ADC_IAC.i13207_3_lut_4_lut 3 12 6 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i5_LC_16)
set_location ADC_IAC.ADC_DATA_i5 3 12 6 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i5_LC_16)
set_location ADC_IAC.i13208_3_lut_4_lut 3 10 4 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i6_LC_17)
set_location ADC_IAC.ADC_DATA_i6 3 10 4 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i6_LC_17)
set_location ADC_IAC.i13209_3_lut_4_lut 3 10 5 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i7_LC_18)
set_location ADC_IAC.ADC_DATA_i7 3 10 5 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i7_LC_18)
set_location ADC_IAC.i13210_3_lut_4_lut 11 17 6 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i8_LC_19)
set_location ADC_IAC.ADC_DATA_i8 11 17 6 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i8_LC_19)
set_location ADC_IAC.i13211_3_lut_4_lut 13 18 7 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i9_LC_20)
set_location ADC_IAC.ADC_DATA_i9 13 18 7 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i9_LC_20)
set_location ADC_IAC.i13212_3_lut_4_lut 9 13 6 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i10_LC_21)
set_location ADC_IAC.ADC_DATA_i10 9 13 6 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i10_LC_21)
set_location ADC_IAC.i13213_3_lut_4_lut 12 17 0 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i11_LC_22)
set_location ADC_IAC.ADC_DATA_i11 12 17 0 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i11_LC_22)
set_location ADC_IAC.i13214_3_lut_4_lut 11 17 4 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i12_LC_23)
set_location ADC_IAC.ADC_DATA_i12 11 17 4 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i12_LC_23)
set_location ADC_IAC.i13215_3_lut_4_lut 8 14 6 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i13_LC_24)
set_location ADC_IAC.ADC_DATA_i13 8 14 6 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i13_LC_24)
set_location ADC_IAC.i13216_3_lut_4_lut 8 16 3 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i14_LC_25)
set_location ADC_IAC.ADC_DATA_i14 8 16 3 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i14_LC_25)
set_location ADC_IAC.i13217_3_lut_4_lut 8 17 7 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i15_LC_26)
set_location ADC_IAC.ADC_DATA_i15 8 17 7 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i15_LC_26)
set_location ADC_IAC.i13218_3_lut_4_lut 9 17 0 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i16_LC_27)
set_location ADC_IAC.ADC_DATA_i16 9 17 0 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i16_LC_27)
set_location ADC_IAC.i13219_3_lut_4_lut 9 17 3 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i17_LC_28)
set_location ADC_IAC.ADC_DATA_i17 9 17 3 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i17_LC_28)
set_location ADC_IAC.i13220_3_lut_4_lut 8 16 4 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i18_LC_29)
set_location ADC_IAC.ADC_DATA_i18 8 16 4 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i18_LC_29)
set_location ADC_IAC.i13221_3_lut_4_lut 8 15 5 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i19_LC_30)
set_location ADC_IAC.ADC_DATA_i19 8 15 5 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i19_LC_30)
set_location ADC_IAC.i13222_3_lut_4_lut 12 17 7 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i20_LC_31)
set_location ADC_IAC.ADC_DATA_i20 12 17 7 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i20_LC_31)
set_location ADC_IAC.i13223_3_lut_4_lut 10 16 0 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i21_LC_32)
set_location ADC_IAC.ADC_DATA_i21 10 16 0 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i21_LC_32)
set_location ADC_IAC.i13224_3_lut_4_lut 8 15 7 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i22_LC_33)
set_location ADC_IAC.ADC_DATA_i22 8 15 7 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i22_LC_33)
set_location ADC_IAC.i13225_3_lut_4_lut 7 14 3 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i23_LC_34)
set_location ADC_IAC.ADC_DATA_i23 7 14 3 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i23_LC_34)
set_location ADC_IAC.i16399_3_lut 6 17 2 # SB_LUT4 (LogicCell: ADC_IAC.adc_state_i1_LC_35)
set_location ADC_IAC.adc_state_i1 6 17 2 # SB_DFFE (LogicCell: ADC_IAC.adc_state_i1_LC_35)
set_location ADC_IAC.i19186_4_lut 7 17 2 # SB_LUT4 (LogicCell: ADC_IAC.i19186_4_lut_LC_36)
set_location ADC_IAC.i19201_4_lut 7 17 3 # SB_LUT4 (LogicCell: ADC_IAC.i19201_4_lut_LC_37)
set_location ADC_IAC.i19757_4_lut 7 17 4 # SB_LUT4 (LogicCell: ADC_IAC.i19757_4_lut_LC_38)
set_location ADC_IAC.i1_2_lut 7 17 0 # SB_LUT4 (LogicCell: ADC_IAC.i1_2_lut_LC_39)
set_location ADC_IAC.i1_3_lut 6 17 4 # SB_LUT4 (LogicCell: ADC_IAC.i1_3_lut_LC_40)
set_location ADC_IAC.i1_4_lut 7 17 1 # SB_LUT4 (LogicCell: ADC_IAC.i1_4_lut_LC_41)
set_location ADC_IAC.i1_4_lut_adj_19 6 17 0 # SB_LUT4 (LogicCell: ADC_IAC.i1_4_lut_adj_19_LC_42)
set_location ADC_IAC.i20195_2_lut 7 17 7 # SB_LUT4 (LogicCell: ADC_IAC.i20195_2_lut_LC_43)
set_location ADC_IAC.i30_4_lut 7 17 6 # SB_LUT4 (LogicCell: ADC_IAC.i30_4_lut_LC_44)
set_location ADC_VAC.adc_state_2__I_0_43_Mux_0_i7_4_lut 3 14 6 # SB_LUT4 (LogicCell: ADC_VAC.adc_state_i0_LC_45)
set_location ADC_VAC.adc_state_i0 3 14 6 # SB_DFFE (LogicCell: ADC_VAC.adc_state_i0_LC_45)
set_location ADC_VAC.adc_state_2__I_0_43_Mux_2_i7_3_lut 3 15 2 # SB_LUT4 (LogicCell: ADC_VAC.adc_state_i2_LC_46)
set_location ADC_VAC.adc_state_i2 3 15 2 # SB_DFFE (LogicCell: ADC_VAC.adc_state_i2_LC_46)
set_location ADC_VAC.add_14_2_lut 2 14 0 # SB_LUT4 (LogicCell: ADC_VAC.bit_cnt_i0_LC_47)
set_location ADC_VAC.bit_cnt_i0 2 14 0 # SB_DFFESR (LogicCell: ADC_VAC.bit_cnt_i0_LC_47)
set_location ADC_VAC.add_14_2 2 14 0 # SB_CARRY (LogicCell: ADC_VAC.bit_cnt_i0_LC_47)
set_location ADC_VAC.add_14_3_lut 2 14 1 # SB_LUT4 (LogicCell: ADC_VAC.bit_cnt_i1_LC_48)
set_location ADC_VAC.bit_cnt_i1 2 14 1 # SB_DFFESR (LogicCell: ADC_VAC.bit_cnt_i1_LC_48)
set_location ADC_VAC.add_14_3 2 14 1 # SB_CARRY (LogicCell: ADC_VAC.bit_cnt_i1_LC_48)
set_location ADC_VAC.add_14_4_lut 2 14 2 # SB_LUT4 (LogicCell: ADC_VAC.bit_cnt_i2_LC_49)
set_location ADC_VAC.bit_cnt_i2 2 14 2 # SB_DFFESR (LogicCell: ADC_VAC.bit_cnt_i2_LC_49)
set_location ADC_VAC.add_14_4 2 14 2 # SB_CARRY (LogicCell: ADC_VAC.bit_cnt_i2_LC_49)
set_location ADC_VAC.add_14_5_lut 2 14 3 # SB_LUT4 (LogicCell: ADC_VAC.bit_cnt_i3_LC_50)
set_location ADC_VAC.bit_cnt_i3 2 14 3 # SB_DFFESR (LogicCell: ADC_VAC.bit_cnt_i3_LC_50)
set_location ADC_VAC.add_14_5 2 14 3 # SB_CARRY (LogicCell: ADC_VAC.bit_cnt_i3_LC_50)
set_location ADC_VAC.add_14_6_lut 2 14 4 # SB_LUT4 (LogicCell: ADC_VAC.bit_cnt_i4_LC_51)
set_location ADC_VAC.bit_cnt_i4 2 14 4 # SB_DFFESR (LogicCell: ADC_VAC.bit_cnt_i4_LC_51)
set_location ADC_VAC.add_14_6 2 14 4 # SB_CARRY (LogicCell: ADC_VAC.bit_cnt_i4_LC_51)
set_location ADC_VAC.add_14_7_lut 2 14 5 # SB_LUT4 (LogicCell: ADC_VAC.bit_cnt_i5_LC_52)
set_location ADC_VAC.bit_cnt_i5 2 14 5 # SB_DFFESR (LogicCell: ADC_VAC.bit_cnt_i5_LC_52)
set_location ADC_VAC.add_14_7 2 14 5 # SB_CARRY (LogicCell: ADC_VAC.bit_cnt_i5_LC_52)
set_location ADC_VAC.add_14_8_lut 2 14 6 # SB_LUT4 (LogicCell: ADC_VAC.bit_cnt_i6_LC_53)
set_location ADC_VAC.bit_cnt_i6 2 14 6 # SB_DFFESR (LogicCell: ADC_VAC.bit_cnt_i6_LC_53)
set_location ADC_VAC.add_14_8 2 14 6 # SB_CARRY (LogicCell: ADC_VAC.bit_cnt_i6_LC_53)
set_location ADC_VAC.add_14_9_lut 2 14 7 # SB_LUT4 (LogicCell: ADC_VAC.bit_cnt_i7_LC_54)
set_location ADC_VAC.bit_cnt_i7 2 14 7 # SB_DFFESR (LogicCell: ADC_VAC.bit_cnt_i7_LC_54)
set_location ADC_VAC.i12937_2_lut 2 15 3 # SB_LUT4 (LogicCell: ADC_VAC.i12937_2_lut_LC_55)
set_location ADC_VAC.i13131_3_lut_4_lut 12 8 2 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i0_LC_56)
set_location ADC_VAC.ADC_DATA_i0 12 8 2 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i0_LC_56)
set_location ADC_VAC.i13226_3_lut_4_lut 11 8 3 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i1_LC_57)
set_location ADC_VAC.ADC_DATA_i1 11 8 3 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i1_LC_57)
set_location ADC_VAC.i13227_3_lut_4_lut 12 8 5 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i2_LC_58)
set_location ADC_VAC.ADC_DATA_i2 12 8 5 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i2_LC_58)
set_location ADC_VAC.i13228_3_lut_4_lut 11 8 5 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i3_LC_59)
set_location ADC_VAC.ADC_DATA_i3 11 8 5 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i3_LC_59)
set_location ADC_VAC.i13229_3_lut_4_lut 2 11 2 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i4_LC_60)
set_location ADC_VAC.ADC_DATA_i4 2 11 2 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i4_LC_60)
set_location ADC_VAC.i13230_3_lut_4_lut 5 13 5 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i5_LC_61)
set_location ADC_VAC.ADC_DATA_i5 5 13 5 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i5_LC_61)
set_location ADC_VAC.i13231_3_lut_4_lut 2 9 6 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i6_LC_62)
set_location ADC_VAC.ADC_DATA_i6 2 9 6 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i6_LC_62)
set_location ADC_VAC.i13232_3_lut_4_lut 3 11 2 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i7_LC_63)
set_location ADC_VAC.ADC_DATA_i7 3 11 2 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i7_LC_63)
set_location ADC_VAC.i13233_3_lut_4_lut 3 13 0 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i8_LC_64)
set_location ADC_VAC.ADC_DATA_i8 3 13 0 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i8_LC_64)
set_location ADC_VAC.i13234_3_lut_4_lut 5 11 4 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i9_LC_65)
set_location ADC_VAC.ADC_DATA_i9 5 11 4 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i9_LC_65)
set_location ADC_VAC.i13235_3_lut_4_lut 5 11 3 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i10_LC_66)
set_location ADC_VAC.ADC_DATA_i10 5 11 3 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i10_LC_66)
set_location ADC_VAC.i13236_3_lut_4_lut 7 11 3 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i11_LC_67)
set_location ADC_VAC.ADC_DATA_i11 7 11 3 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i11_LC_67)
set_location ADC_VAC.i13237_3_lut_4_lut 7 12 0 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i12_LC_68)
set_location ADC_VAC.ADC_DATA_i12 7 12 0 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i12_LC_68)
set_location ADC_VAC.i13238_3_lut_4_lut 10 11 1 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i13_LC_69)
set_location ADC_VAC.ADC_DATA_i13 10 11 1 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i13_LC_69)
set_location ADC_VAC.i13239_3_lut_4_lut 6 12 2 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i14_LC_70)
set_location ADC_VAC.ADC_DATA_i14 6 12 2 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i14_LC_70)
set_location ADC_VAC.i13240_3_lut_4_lut 5 12 5 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i15_LC_71)
set_location ADC_VAC.ADC_DATA_i15 5 12 5 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i15_LC_71)
set_location ADC_VAC.i13241_3_lut_4_lut 5 11 2 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i16_LC_72)
set_location ADC_VAC.ADC_DATA_i16 5 11 2 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i16_LC_72)
set_location ADC_VAC.i13242_3_lut_4_lut 10 11 3 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i17_LC_73)
set_location ADC_VAC.ADC_DATA_i17 10 11 3 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i17_LC_73)
set_location ADC_VAC.i13243_3_lut_4_lut 7 11 0 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i18_LC_74)
set_location ADC_VAC.ADC_DATA_i18 7 11 0 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i18_LC_74)
set_location ADC_VAC.i13244_3_lut_4_lut 8 14 2 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i19_LC_75)
set_location ADC_VAC.ADC_DATA_i19 8 14 2 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i19_LC_75)
set_location ADC_VAC.i13245_3_lut_4_lut 5 13 0 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i20_LC_76)
set_location ADC_VAC.ADC_DATA_i20 5 13 0 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i20_LC_76)
set_location ADC_VAC.i13246_3_lut_4_lut 3 9 4 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i21_LC_77)
set_location ADC_VAC.ADC_DATA_i21 3 9 4 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i21_LC_77)
set_location ADC_VAC.i13247_3_lut_4_lut 5 15 5 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i22_LC_78)
set_location ADC_VAC.ADC_DATA_i22 5 15 5 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i22_LC_78)
set_location ADC_VAC.i13248_3_lut_4_lut 5 15 2 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i23_LC_79)
set_location ADC_VAC.ADC_DATA_i23 5 15 2 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i23_LC_79)
set_location ADC_VAC.i16396_3_lut 1 14 7 # SB_LUT4 (LogicCell: ADC_VAC.adc_state_i1_LC_80)
set_location ADC_VAC.adc_state_i1 1 14 7 # SB_DFFE (LogicCell: ADC_VAC.adc_state_i1_LC_80)
set_location ADC_VAC.i19182_4_lut 3 14 3 # SB_LUT4 (LogicCell: ADC_VAC.i19182_4_lut_LC_81)
set_location ADC_VAC.i19199_4_lut 3 14 4 # SB_LUT4 (LogicCell: ADC_VAC.i19199_4_lut_LC_82)
set_location ADC_VAC.i1_2_lut 3 14 2 # SB_LUT4 (LogicCell: ADC_VAC.i1_2_lut_LC_83)
set_location ADC_VAC.i1_2_lut_4_lut 3 15 0 # SB_LUT4 (LogicCell: ADC_VAC.i1_2_lut_4_lut_LC_84)
set_location ADC_VAC.i1_2_lut_adj_49 10 17 2 # SB_LUT4 (LogicCell: ADC_VAC.i1_2_lut_adj_49_LC_85)
set_location ADC_VAC.i1_4_lut 3 14 1 # SB_LUT4 (LogicCell: ADC_VAC.i1_4_lut_LC_86)
set_location ADC_VAC.i1_4_lut_adj_48 2 15 2 # SB_LUT4 (LogicCell: ADC_VAC.i1_4_lut_adj_48_LC_87)
set_location ADC_VAC.i20123_4_lut 3 14 5 # SB_LUT4 (LogicCell: ADC_VAC.i20123_4_lut_LC_88)
set_location ADC_VAC.i20201_2_lut 2 15 6 # SB_LUT4 (LogicCell: ADC_VAC.i20201_2_lut_LC_89)
set_location ADC_VAC.i30_4_lut 3 14 7 # SB_LUT4 (LogicCell: ADC_VAC.i30_4_lut_LC_90)
set_location ADC_VAC.i3_3_lut 3 14 0 # SB_LUT4 (LogicCell: ADC_VAC.i3_3_lut_LC_91)
set_location ADC_VDC.adc_state_1__bdd_4_lut_4_lut 11 5 7 # SB_LUT4 (LogicCell: ADC_VDC.adc_state_1__bdd_4_lut_4_lut_LC_92)
set_location ADC_VDC.adc_state_3__I_0_56_Mux_1_i10_3_lut 10 3 5 # SB_LUT4 (LogicCell: ADC_VDC.adc_state_3__I_0_56_Mux_1_i10_3_lut_LC_93)
set_location ADC_VDC.adc_state_3__I_0_56_Mux_1_i15_4_lut 10 4 7 # SB_LUT4 (LogicCell: ADC_VDC.adc_state_i1_LC_94)
set_location ADC_VDC.adc_state_i1 10 4 7 # SB_DFFE (LogicCell: ADC_VDC.adc_state_i1_LC_94)
set_location ADC_VDC.adc_state_3__I_0_57_Mux_23_i6_4_lut 10 6 7 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i23_LC_95)
set_location ADC_VDC.cmd_rdadctmp_i23 10 6 7 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadctmp_i23_LC_95)
set_location ADC_VDC.adc_state_3__I_0_58_Mux_34_i15_4_lut 9 10 2 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i34_LC_96)
set_location ADC_VDC.cmd_rdadcbuf_i34 9 10 2 # SB_DFFE (LogicCell: ADC_VDC.cmd_rdadcbuf_i34_LC_96)
set_location ADC_VDC.add_23_10_lut 8 7 0 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i8_LC_97)
set_location ADC_VDC.cmd_rdadcbuf_i8 8 7 0 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i8_LC_97)
set_location ADC_VDC.add_23_10 8 7 0 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i8_LC_97)
set_location ADC_VDC.add_23_11_lut 8 7 1 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i9_LC_98)
set_location ADC_VDC.cmd_rdadcbuf_i9 8 7 1 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i9_LC_98)
set_location ADC_VDC.add_23_11 8 7 1 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i9_LC_98)
set_location ADC_VDC.add_23_12_lut 8 7 2 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i10_LC_99)
set_location ADC_VDC.cmd_rdadcbuf_i10 8 7 2 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i10_LC_99)
set_location ADC_VDC.add_23_12 8 7 2 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i10_LC_99)
set_location ADC_VDC.add_23_13_lut 8 7 3 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i11_LC_100)
set_location ADC_VDC.cmd_rdadcbuf_i11 8 7 3 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i11_LC_100)
set_location ADC_VDC.add_23_13 8 7 3 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i11_LC_100)
set_location ADC_VDC.add_23_14_lut 8 7 4 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i12_LC_101)
set_location ADC_VDC.cmd_rdadcbuf_i12 8 7 4 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i12_LC_101)
set_location ADC_VDC.add_23_14 8 7 4 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i12_LC_101)
set_location ADC_VDC.add_23_15_lut 8 7 5 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i13_LC_102)
set_location ADC_VDC.cmd_rdadcbuf_i13 8 7 5 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i13_LC_102)
set_location ADC_VDC.add_23_15 8 7 5 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i13_LC_102)
set_location ADC_VDC.add_23_16_lut 8 7 6 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i14_LC_103)
set_location ADC_VDC.cmd_rdadcbuf_i14 8 7 6 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i14_LC_103)
set_location ADC_VDC.add_23_16 8 7 6 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i14_LC_103)
set_location ADC_VDC.add_23_17_lut 8 7 7 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i15_LC_104)
set_location ADC_VDC.cmd_rdadcbuf_i15 8 7 7 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i15_LC_104)
set_location ADC_VDC.add_23_17 8 7 7 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i15_LC_104)
set_location ADC_VDC.add_23_18_lut 8 8 0 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i16_LC_105)
set_location ADC_VDC.cmd_rdadcbuf_i16 8 8 0 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i16_LC_105)
set_location ADC_VDC.add_23_18 8 8 0 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i16_LC_105)
set_location ADC_VDC.add_23_19_lut 8 8 1 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i17_LC_106)
set_location ADC_VDC.cmd_rdadcbuf_i17 8 8 1 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i17_LC_106)
set_location ADC_VDC.add_23_19 8 8 1 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i17_LC_106)
set_location ADC_VDC.add_23_20_lut 8 8 2 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i18_LC_107)
set_location ADC_VDC.cmd_rdadcbuf_i18 8 8 2 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i18_LC_107)
set_location ADC_VDC.add_23_20 8 8 2 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i18_LC_107)
set_location ADC_VDC.add_23_21_lut 8 8 3 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i19_LC_108)
set_location ADC_VDC.cmd_rdadcbuf_i19 8 8 3 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i19_LC_108)
set_location ADC_VDC.add_23_21 8 8 3 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i19_LC_108)
set_location ADC_VDC.add_23_22_lut 8 8 4 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i20_LC_109)
set_location ADC_VDC.cmd_rdadcbuf_i20 8 8 4 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i20_LC_109)
set_location ADC_VDC.add_23_22 8 8 4 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i20_LC_109)
set_location ADC_VDC.add_23_23_lut 8 8 5 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i21_LC_110)
set_location ADC_VDC.cmd_rdadcbuf_i21 8 8 5 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i21_LC_110)
set_location ADC_VDC.add_23_23 8 8 5 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i21_LC_110)
set_location ADC_VDC.add_23_24_lut 8 8 6 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i22_LC_111)
set_location ADC_VDC.cmd_rdadcbuf_i22 8 8 6 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i22_LC_111)
set_location ADC_VDC.add_23_24 8 8 6 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i22_LC_111)
set_location ADC_VDC.add_23_25_lut 8 8 7 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i23_LC_112)
set_location ADC_VDC.cmd_rdadcbuf_i23 8 8 7 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i23_LC_112)
set_location ADC_VDC.add_23_25 8 8 7 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i23_LC_112)
set_location ADC_VDC.add_23_26_lut 8 9 0 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i24_LC_113)
set_location ADC_VDC.cmd_rdadcbuf_i24 8 9 0 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i24_LC_113)
set_location ADC_VDC.add_23_26 8 9 0 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i24_LC_113)
set_location ADC_VDC.add_23_27_lut 8 9 1 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i25_LC_114)
set_location ADC_VDC.cmd_rdadcbuf_i25 8 9 1 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i25_LC_114)
set_location ADC_VDC.add_23_27 8 9 1 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i25_LC_114)
set_location ADC_VDC.add_23_28_lut 8 9 2 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i26_LC_115)
set_location ADC_VDC.cmd_rdadcbuf_i26 8 9 2 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i26_LC_115)
set_location ADC_VDC.add_23_28 8 9 2 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i26_LC_115)
set_location ADC_VDC.add_23_29_lut 8 9 3 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i27_LC_116)
set_location ADC_VDC.cmd_rdadcbuf_i27 8 9 3 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i27_LC_116)
set_location ADC_VDC.add_23_29 8 9 3 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i27_LC_116)
set_location ADC_VDC.add_23_2_lut 8 6 0 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i0_LC_117)
set_location ADC_VDC.cmd_rdadcbuf_i0 8 6 0 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i0_LC_117)
set_location ADC_VDC.add_23_2 8 6 0 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i0_LC_117)
set_location ADC_VDC.add_23_30_lut 8 9 4 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i28_LC_118)
set_location ADC_VDC.cmd_rdadcbuf_i28 8 9 4 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i28_LC_118)
set_location ADC_VDC.add_23_30 8 9 4 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i28_LC_118)
set_location ADC_VDC.add_23_31_lut 8 9 5 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i29_LC_119)
set_location ADC_VDC.cmd_rdadcbuf_i29 8 9 5 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i29_LC_119)
set_location ADC_VDC.add_23_31 8 9 5 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i29_LC_119)
set_location ADC_VDC.add_23_32_lut 8 9 6 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i30_LC_120)
set_location ADC_VDC.cmd_rdadcbuf_i30 8 9 6 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i30_LC_120)
set_location ADC_VDC.add_23_32 8 9 6 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i30_LC_120)
set_location ADC_VDC.add_23_33_lut 8 9 7 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i31_LC_121)
set_location ADC_VDC.cmd_rdadcbuf_i31 8 9 7 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i31_LC_121)
set_location ADC_VDC.add_23_33 8 9 7 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i31_LC_121)
set_location ADC_VDC.add_23_34_lut 8 10 0 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i32_LC_122)
set_location ADC_VDC.cmd_rdadcbuf_i32 8 10 0 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i32_LC_122)
set_location ADC_VDC.add_23_34 8 10 0 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i32_LC_122)
set_location ADC_VDC.add_23_35_lut 8 10 1 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i33_LC_123)
set_location ADC_VDC.cmd_rdadcbuf_i33 8 10 1 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i33_LC_123)
set_location ADC_VDC.add_23_35 8 10 1 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i33_LC_123)
set_location ADC_VDC.add_23_36_lut 8 10 2 # SB_LUT4 (LogicCell: ADC_VDC.add_23_36_lut_LC_124)
set_location ADC_VDC.add_23_3_lut 8 6 1 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i1_LC_125)
set_location ADC_VDC.cmd_rdadcbuf_i1 8 6 1 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i1_LC_125)
set_location ADC_VDC.add_23_3 8 6 1 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i1_LC_125)
set_location ADC_VDC.add_23_4_lut 8 6 2 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i2_LC_126)
set_location ADC_VDC.cmd_rdadcbuf_i2 8 6 2 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i2_LC_126)
set_location ADC_VDC.add_23_4 8 6 2 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i2_LC_126)
set_location ADC_VDC.add_23_5_lut 8 6 3 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i3_LC_127)
set_location ADC_VDC.cmd_rdadcbuf_i3 8 6 3 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i3_LC_127)
set_location ADC_VDC.add_23_5 8 6 3 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i3_LC_127)
set_location ADC_VDC.add_23_6_lut 8 6 4 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i4_LC_128)
set_location ADC_VDC.cmd_rdadcbuf_i4 8 6 4 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i4_LC_128)
set_location ADC_VDC.add_23_6 8 6 4 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i4_LC_128)
set_location ADC_VDC.add_23_7_lut 8 6 5 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i5_LC_129)
set_location ADC_VDC.cmd_rdadcbuf_i5 8 6 5 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i5_LC_129)
set_location ADC_VDC.add_23_7 8 6 5 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i5_LC_129)
set_location ADC_VDC.add_23_8_lut 8 6 6 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i6_LC_130)
set_location ADC_VDC.cmd_rdadcbuf_i6 8 6 6 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i6_LC_130)
set_location ADC_VDC.add_23_8 8 6 6 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i6_LC_130)
set_location ADC_VDC.add_23_9_lut 8 6 7 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i7_LC_131)
set_location ADC_VDC.cmd_rdadcbuf_i7 8 6 7 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i7_LC_131)
set_location ADC_VDC.add_23_9 8 6 7 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i7_LC_131)
set_location ADC_VDC.add_24_10_lut 8 3 0 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i8_LC_132)
set_location ADC_VDC.avg_cnt_i8 8 3 0 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i8_LC_132)
set_location ADC_VDC.add_24_10 8 3 0 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i8_LC_132)
set_location ADC_VDC.add_24_11_lut 8 3 1 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i9_LC_133)
set_location ADC_VDC.avg_cnt_i9 8 3 1 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i9_LC_133)
set_location ADC_VDC.add_24_11 8 3 1 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i9_LC_133)
set_location ADC_VDC.add_24_12_lut 8 3 2 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i10_LC_134)
set_location ADC_VDC.avg_cnt_i10 8 3 2 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i10_LC_134)
set_location ADC_VDC.add_24_12 8 3 2 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i10_LC_134)
set_location ADC_VDC.add_24_13_lut 8 3 3 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i11_LC_135)
set_location ADC_VDC.avg_cnt_i11 8 3 3 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i11_LC_135)
set_location ADC_VDC.add_24_2_lut 8 2 0 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i0_LC_136)
set_location ADC_VDC.avg_cnt_i0 8 2 0 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i0_LC_136)
set_location ADC_VDC.add_24_2 8 2 0 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i0_LC_136)
set_location ADC_VDC.add_24_3_lut 8 2 1 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i1_LC_137)
set_location ADC_VDC.avg_cnt_i1 8 2 1 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i1_LC_137)
set_location ADC_VDC.add_24_3 8 2 1 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i1_LC_137)
set_location ADC_VDC.add_24_4_lut 8 2 2 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i2_LC_138)
set_location ADC_VDC.avg_cnt_i2 8 2 2 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i2_LC_138)
set_location ADC_VDC.add_24_4 8 2 2 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i2_LC_138)
set_location ADC_VDC.add_24_5_lut 8 2 3 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i3_LC_139)
set_location ADC_VDC.avg_cnt_i3 8 2 3 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i3_LC_139)
set_location ADC_VDC.add_24_5 8 2 3 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i3_LC_139)
set_location ADC_VDC.add_24_6_lut 8 2 4 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i4_LC_140)
set_location ADC_VDC.avg_cnt_i4 8 2 4 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i4_LC_140)
set_location ADC_VDC.add_24_6 8 2 4 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i4_LC_140)
set_location ADC_VDC.add_24_7_lut 8 2 5 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i5_LC_141)
set_location ADC_VDC.avg_cnt_i5 8 2 5 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i5_LC_141)
set_location ADC_VDC.add_24_7 8 2 5 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i5_LC_141)
set_location ADC_VDC.add_24_8_lut 8 2 6 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i6_LC_142)
set_location ADC_VDC.avg_cnt_i6 8 2 6 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i6_LC_142)
set_location ADC_VDC.add_24_8 8 2 6 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i6_LC_142)
set_location ADC_VDC.add_24_9_lut 8 2 7 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i7_LC_143)
set_location ADC_VDC.avg_cnt_i7 8 2 7 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i7_LC_143)
set_location ADC_VDC.add_24_9 8 2 7 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i7_LC_143)
set_location ADC_VDC.bit_cnt_3791_add_4_2_lut 11 6 0 # SB_LUT4 (LogicCell: ADC_VDC.bit_cnt_3791__i0_LC_144)
set_location ADC_VDC.bit_cnt_3791__i0 11 6 0 # SB_DFFESR (LogicCell: ADC_VDC.bit_cnt_3791__i0_LC_144)
set_location ADC_VDC.bit_cnt_3791_add_4_2 11 6 0 # SB_CARRY (LogicCell: ADC_VDC.bit_cnt_3791__i0_LC_144)
set_location ADC_VDC.bit_cnt_3791_add_4_3_lut 11 6 1 # SB_LUT4 (LogicCell: ADC_VDC.bit_cnt_3791__i1_LC_145)
set_location ADC_VDC.bit_cnt_3791__i1 11 6 1 # SB_DFFESR (LogicCell: ADC_VDC.bit_cnt_3791__i1_LC_145)
set_location ADC_VDC.bit_cnt_3791_add_4_3 11 6 1 # SB_CARRY (LogicCell: ADC_VDC.bit_cnt_3791__i1_LC_145)
set_location ADC_VDC.bit_cnt_3791_add_4_4_lut 11 6 2 # SB_LUT4 (LogicCell: ADC_VDC.bit_cnt_3791__i2_LC_146)
set_location ADC_VDC.bit_cnt_3791__i2 11 6 2 # SB_DFFESR (LogicCell: ADC_VDC.bit_cnt_3791__i2_LC_146)
set_location ADC_VDC.bit_cnt_3791_add_4_4 11 6 2 # SB_CARRY (LogicCell: ADC_VDC.bit_cnt_3791__i2_LC_146)
set_location ADC_VDC.bit_cnt_3791_add_4_5_lut 11 6 3 # SB_LUT4 (LogicCell: ADC_VDC.bit_cnt_3791__i3_LC_147)
set_location ADC_VDC.bit_cnt_3791__i3 11 6 3 # SB_DFFESR (LogicCell: ADC_VDC.bit_cnt_3791__i3_LC_147)
set_location ADC_VDC.bit_cnt_3791_add_4_5 11 6 3 # SB_CARRY (LogicCell: ADC_VDC.bit_cnt_3791__i3_LC_147)
set_location ADC_VDC.bit_cnt_3791_add_4_6_lut 11 6 4 # SB_LUT4 (LogicCell: ADC_VDC.bit_cnt_3791__i4_LC_148)
set_location ADC_VDC.bit_cnt_3791__i4 11 6 4 # SB_DFFESR (LogicCell: ADC_VDC.bit_cnt_3791__i4_LC_148)
set_location ADC_VDC.bit_cnt_3791_add_4_6 11 6 4 # SB_CARRY (LogicCell: ADC_VDC.bit_cnt_3791__i4_LC_148)
set_location ADC_VDC.bit_cnt_3791_add_4_7_lut 11 6 5 # SB_LUT4 (LogicCell: ADC_VDC.bit_cnt_3791__i5_LC_149)
set_location ADC_VDC.bit_cnt_3791__i5 11 6 5 # SB_DFFESR (LogicCell: ADC_VDC.bit_cnt_3791__i5_LC_149)
set_location ADC_VDC.bit_cnt_3791_add_4_7 11 6 5 # SB_CARRY (LogicCell: ADC_VDC.bit_cnt_3791__i5_LC_149)
set_location ADC_VDC.bit_cnt_3791_add_4_8_lut 11 6 6 # SB_LUT4 (LogicCell: ADC_VDC.bit_cnt_3791__i6_LC_150)
set_location ADC_VDC.bit_cnt_3791__i6 11 6 6 # SB_DFFESR (LogicCell: ADC_VDC.bit_cnt_3791__i6_LC_150)
set_location ADC_VDC.bit_cnt_3791_add_4_8 11 6 6 # SB_CARRY (LogicCell: ADC_VDC.bit_cnt_3791__i6_LC_150)
set_location ADC_VDC.bit_cnt_3791_add_4_9_lut 11 6 7 # SB_LUT4 (LogicCell: ADC_VDC.bit_cnt_3791__i7_LC_151)
set_location ADC_VDC.bit_cnt_3791__i7 11 6 7 # SB_DFFESR (LogicCell: ADC_VDC.bit_cnt_3791__i7_LC_151)
set_location ADC_VDC.genclk.add_32_10_lut 19 6 0 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i8_LC_152)
set_location ADC_VDC.genclk.t0on_i8 19 6 0 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i8_LC_152)
set_location ADC_VDC.genclk.add_32_10 19 6 0 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i8_LC_152)
set_location ADC_VDC.genclk.add_32_11_lut 19 6 1 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i9_LC_153)
set_location ADC_VDC.genclk.t0on_i9 19 6 1 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i9_LC_153)
set_location ADC_VDC.genclk.add_32_11 19 6 1 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i9_LC_153)
set_location ADC_VDC.genclk.add_32_12_lut 19 6 2 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i10_LC_154)
set_location ADC_VDC.genclk.t0on_i10 19 6 2 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i10_LC_154)
set_location ADC_VDC.genclk.add_32_12 19 6 2 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i10_LC_154)
set_location ADC_VDC.genclk.add_32_13_lut 19 6 3 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i11_LC_155)
set_location ADC_VDC.genclk.t0on_i11 19 6 3 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i11_LC_155)
set_location ADC_VDC.genclk.add_32_13 19 6 3 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i11_LC_155)
set_location ADC_VDC.genclk.add_32_14_lut 19 6 4 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i12_LC_156)
set_location ADC_VDC.genclk.t0on_i12 19 6 4 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i12_LC_156)
set_location ADC_VDC.genclk.add_32_14 19 6 4 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i12_LC_156)
set_location ADC_VDC.genclk.add_32_15_lut 19 6 5 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i13_LC_157)
set_location ADC_VDC.genclk.t0on_i13 19 6 5 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i13_LC_157)
set_location ADC_VDC.genclk.add_32_15 19 6 5 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i13_LC_157)
set_location ADC_VDC.genclk.add_32_16_lut 19 6 6 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i14_LC_158)
set_location ADC_VDC.genclk.t0on_i14 19 6 6 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i14_LC_158)
set_location ADC_VDC.genclk.add_32_16 19 6 6 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i14_LC_158)
set_location ADC_VDC.genclk.add_32_17_lut 19 6 7 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i15_LC_159)
set_location ADC_VDC.genclk.t0on_i15 19 6 7 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i15_LC_159)
set_location ADC_VDC.genclk.add_32_2_lut 19 5 0 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i0_LC_160)
set_location ADC_VDC.genclk.t0on_i0 19 5 0 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i0_LC_160)
set_location ADC_VDC.genclk.add_32_2 19 5 0 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i0_LC_160)
set_location ADC_VDC.genclk.add_32_3_lut 19 5 1 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i1_LC_161)
set_location ADC_VDC.genclk.t0on_i1 19 5 1 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i1_LC_161)
set_location ADC_VDC.genclk.add_32_3 19 5 1 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i1_LC_161)
set_location ADC_VDC.genclk.add_32_4_lut 19 5 2 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i2_LC_162)
set_location ADC_VDC.genclk.t0on_i2 19 5 2 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i2_LC_162)
set_location ADC_VDC.genclk.add_32_4 19 5 2 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i2_LC_162)
set_location ADC_VDC.genclk.add_32_5_lut 19 5 3 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i3_LC_163)
set_location ADC_VDC.genclk.t0on_i3 19 5 3 # SB_DFFNESS (LogicCell: ADC_VDC.genclk.t0on_i3_LC_163)
set_location ADC_VDC.genclk.add_32_5 19 5 3 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i3_LC_163)
set_location ADC_VDC.genclk.add_32_6_lut 19 5 4 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i4_LC_164)
set_location ADC_VDC.genclk.t0on_i4 19 5 4 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i4_LC_164)
set_location ADC_VDC.genclk.add_32_6 19 5 4 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i4_LC_164)
set_location ADC_VDC.genclk.add_32_7_lut 19 5 5 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i5_LC_165)
set_location ADC_VDC.genclk.t0on_i5 19 5 5 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i5_LC_165)
set_location ADC_VDC.genclk.add_32_7 19 5 5 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i5_LC_165)
set_location ADC_VDC.genclk.add_32_8_lut 19 5 6 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i6_LC_166)
set_location ADC_VDC.genclk.t0on_i6 19 5 6 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i6_LC_166)
set_location ADC_VDC.genclk.add_32_8 19 5 6 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i6_LC_166)
set_location ADC_VDC.genclk.add_32_9_lut 19 5 7 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i7_LC_167)
set_location ADC_VDC.genclk.t0on_i7 19 5 7 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i7_LC_167)
set_location ADC_VDC.genclk.add_32_9 19 5 7 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i7_LC_167)
set_location ADC_VDC.genclk.add_33_10_lut 23 6 0 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i8_LC_168)
set_location ADC_VDC.genclk.t0off_i8 23 6 0 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i8_LC_168)
set_location ADC_VDC.genclk.add_33_10 23 6 0 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i8_LC_168)
set_location ADC_VDC.genclk.add_33_11_lut 23 6 1 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i9_LC_169)
set_location ADC_VDC.genclk.t0off_i9 23 6 1 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i9_LC_169)
set_location ADC_VDC.genclk.add_33_11 23 6 1 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i9_LC_169)
set_location ADC_VDC.genclk.add_33_12_lut 23 6 2 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i10_LC_170)
set_location ADC_VDC.genclk.t0off_i10 23 6 2 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i10_LC_170)
set_location ADC_VDC.genclk.add_33_12 23 6 2 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i10_LC_170)
set_location ADC_VDC.genclk.add_33_13_lut 23 6 3 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i11_LC_171)
set_location ADC_VDC.genclk.t0off_i11 23 6 3 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i11_LC_171)
set_location ADC_VDC.genclk.add_33_13 23 6 3 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i11_LC_171)
set_location ADC_VDC.genclk.add_33_14_lut 23 6 4 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i12_LC_172)
set_location ADC_VDC.genclk.t0off_i12 23 6 4 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i12_LC_172)
set_location ADC_VDC.genclk.add_33_14 23 6 4 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i12_LC_172)
set_location ADC_VDC.genclk.add_33_15_lut 23 6 5 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i13_LC_173)
set_location ADC_VDC.genclk.t0off_i13 23 6 5 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i13_LC_173)
set_location ADC_VDC.genclk.add_33_15 23 6 5 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i13_LC_173)
set_location ADC_VDC.genclk.add_33_16_lut 23 6 6 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i14_LC_174)
set_location ADC_VDC.genclk.t0off_i14 23 6 6 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i14_LC_174)
set_location ADC_VDC.genclk.add_33_16 23 6 6 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i14_LC_174)
set_location ADC_VDC.genclk.add_33_17_lut 23 6 7 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i15_LC_175)
set_location ADC_VDC.genclk.t0off_i15 23 6 7 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i15_LC_175)
set_location ADC_VDC.genclk.add_33_2_lut 23 5 0 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i0_LC_176)
set_location ADC_VDC.genclk.t0off_i0 23 5 0 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i0_LC_176)
set_location ADC_VDC.genclk.add_33_2 23 5 0 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i0_LC_176)
set_location ADC_VDC.genclk.add_33_3_lut 23 5 1 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i1_LC_177)
set_location ADC_VDC.genclk.t0off_i1 23 5 1 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i1_LC_177)
set_location ADC_VDC.genclk.add_33_3 23 5 1 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i1_LC_177)
set_location ADC_VDC.genclk.add_33_4_lut 23 5 2 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i2_LC_178)
set_location ADC_VDC.genclk.t0off_i2 23 5 2 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i2_LC_178)
set_location ADC_VDC.genclk.add_33_4 23 5 2 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i2_LC_178)
set_location ADC_VDC.genclk.add_33_5_lut 23 5 3 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i3_LC_179)
set_location ADC_VDC.genclk.t0off_i3 23 5 3 # SB_DFFNESS (LogicCell: ADC_VDC.genclk.t0off_i3_LC_179)
set_location ADC_VDC.genclk.add_33_5 23 5 3 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i3_LC_179)
set_location ADC_VDC.genclk.add_33_6_lut 23 5 4 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i4_LC_180)
set_location ADC_VDC.genclk.t0off_i4 23 5 4 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i4_LC_180)
set_location ADC_VDC.genclk.add_33_6 23 5 4 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i4_LC_180)
set_location ADC_VDC.genclk.add_33_7_lut 23 5 5 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i5_LC_181)
set_location ADC_VDC.genclk.t0off_i5 23 5 5 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i5_LC_181)
set_location ADC_VDC.genclk.add_33_7 23 5 5 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i5_LC_181)
set_location ADC_VDC.genclk.add_33_8_lut 23 5 6 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i6_LC_182)
set_location ADC_VDC.genclk.t0off_i6 23 5 6 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i6_LC_182)
set_location ADC_VDC.genclk.add_33_8 23 5 6 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i6_LC_182)
set_location ADC_VDC.genclk.add_33_9_lut 23 5 7 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i7_LC_183)
set_location ADC_VDC.genclk.t0off_i7 23 5 7 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i7_LC_183)
set_location ADC_VDC.genclk.add_33_9 23 5 7 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i7_LC_183)
set_location ADC_VDC.genclk.div_state_1__I_0_1_lut 20 6 6 # SB_LUT4 (LogicCell: ADC_VDC.genclk.div_state_1__I_0_1_lut_LC_184)
set_location ADC_VDC.genclk.i10_4_lut 22 5 2 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i10_4_lut_LC_185)
set_location ADC_VDC.genclk.i10_4_lut_adj_4 20 6 4 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i10_4_lut_adj_4_LC_186)
set_location ADC_VDC.genclk.i11_4_lut 22 5 3 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i11_4_lut_LC_187)
set_location ADC_VDC.genclk.i11_4_lut_adj_5 20 6 2 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i11_4_lut_adj_5_LC_188)
set_location ADC_VDC.genclk.i12405_2_lut 20 5 1 # SB_LUT4 (LogicCell: ADC_VDC.genclk.div_state_i1_LC_189)
set_location ADC_VDC.genclk.div_state_i1 20 5 1 # SB_DFFNE (LogicCell: ADC_VDC.genclk.div_state_i1_LC_189)
set_location ADC_VDC.genclk.i12_4_lut 22 6 4 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i12_4_lut_LC_190)
set_location ADC_VDC.genclk.i12_4_lut_adj_3 20 6 3 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i12_4_lut_adj_3_LC_191)
set_location ADC_VDC.genclk.i19909_4_lut 22 5 6 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i19909_4_lut_LC_192)
set_location ADC_VDC.genclk.i19910_4_lut 20 6 0 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i19910_4_lut_LC_193)
set_location ADC_VDC.genclk.i20011_4_lut 22 5 5 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i20011_4_lut_LC_194)
set_location ADC_VDC.genclk.i20049_4_lut 20 6 1 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i20049_4_lut_LC_195)
set_location ADC_VDC.genclk.i20142_2_lut 20 5 3 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i20142_2_lut_LC_196)
set_location ADC_VDC.genclk.i20146_2_lut_4_lut 20 5 0 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i20146_2_lut_4_lut_LC_197)
set_location ADC_VDC.genclk.i20156_2_lut 20 5 2 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i20156_2_lut_LC_198)
set_location ADC_VDC.genclk.i20184_2_lut_4_lut 22 5 7 # SB_LUT4 (LogicCell: ADC_VDC.genclk.div_state_i0_LC_199)
set_location ADC_VDC.genclk.div_state_i0 22 5 7 # SB_DFFN (LogicCell: ADC_VDC.genclk.div_state_i0_LC_199)
set_location ADC_VDC.i11_3_lut 9 2 2 # SB_LUT4 (LogicCell: ADC_VDC.i11_3_lut_LC_200)
set_location ADC_VDC.i12406_2_lut_3_lut 9 2 6 # SB_LUT4 (LogicCell: ADC_VDC.adc_state_i2_LC_201)
set_location ADC_VDC.adc_state_i2 9 2 6 # SB_DFFESR (LogicCell: ADC_VDC.adc_state_i2_LC_201)
set_location ADC_VDC.i13037_2_lut 9 8 7 # SB_LUT4 (LogicCell: ADC_VDC.i13037_2_lut_LC_202)
set_location ADC_VDC.i14816_4_lut 11 5 3 # SB_LUT4 (LogicCell: ADC_VDC.i14816_4_lut_LC_203)
set_location ADC_VDC.i14825_3_lut 9 4 4 # SB_LUT4 (LogicCell: ADC_VDC.i14825_3_lut_LC_204)
set_location ADC_VDC.i14850_3_lut_4_lut 9 4 1 # SB_LUT4 (LogicCell: ADC_VDC.adc_state_i3_LC_205)
set_location ADC_VDC.adc_state_i3 9 4 1 # SB_DFFE (LogicCell: ADC_VDC.adc_state_i3_LC_205)
set_location ADC_VDC.i16328_4_lut_4_lut 9 5 0 # SB_LUT4 (LogicCell: ADC_VDC.adc_state_i0_LC_206)
set_location ADC_VDC.adc_state_i0 9 5 0 # SB_DFFE (LogicCell: ADC_VDC.adc_state_i0_LC_206)
set_location ADC_VDC.i19130_2_lut 9 2 5 # SB_LUT4 (LogicCell: ADC_VDC.i19130_2_lut_LC_207)
set_location ADC_VDC.i19137_2_lut 11 4 4 # SB_LUT4 (LogicCell: ADC_VDC.i19137_2_lut_LC_208)
set_location ADC_VDC.i19141_2_lut 11 4 0 # SB_LUT4 (LogicCell: ADC_VDC.i19141_2_lut_LC_209)
set_location ADC_VDC.i19145_2_lut_3_lut 8 4 6 # SB_LUT4 (LogicCell: ADC_VDC.i19145_2_lut_3_lut_LC_210)
set_location ADC_VDC.i19149_2_lut 10 5 5 # SB_LUT4 (LogicCell: ADC_VDC.i19149_2_lut_LC_211)
set_location ADC_VDC.i1_2_lut 10 3 4 # SB_LUT4 (LogicCell: ADC_VDC.i1_2_lut_LC_212)
set_location ADC_VDC.i1_2_lut_3_lut 10 6 2 # SB_LUT4 (LogicCell: ADC_VDC.i1_2_lut_3_lut_LC_213)
set_location ADC_VDC.i1_2_lut_adj_10 10 5 7 # SB_LUT4 (LogicCell: ADC_VDC.i1_2_lut_adj_10_LC_214)
set_location ADC_VDC.i1_2_lut_adj_13 10 5 1 # SB_LUT4 (LogicCell: ADC_VDC.i1_2_lut_adj_13_LC_215)
set_location ADC_VDC.i1_2_lut_adj_7 11 5 2 # SB_LUT4 (LogicCell: ADC_VDC.i1_2_lut_adj_7_LC_216)
set_location ADC_VDC.i1_2_lut_adj_8 11 5 4 # SB_LUT4 (LogicCell: ADC_VDC.i1_2_lut_adj_8_LC_217)
set_location ADC_VDC.i1_2_lut_adj_9 10 3 3 # SB_LUT4 (LogicCell: ADC_VDC.i1_2_lut_adj_9_LC_218)
set_location ADC_VDC.i1_3_lut 9 10 1 # SB_LUT4 (LogicCell: ADC_VDC.i1_3_lut_LC_219)
set_location ADC_VDC.i1_3_lut_4_lut 9 10 0 # SB_LUT4 (LogicCell: ADC_VDC.i1_3_lut_4_lut_LC_220)
set_location ADC_VDC.i1_3_lut_4_lut_adj_17 9 10 6 # SB_LUT4 (LogicCell: ADC_VDC.i1_3_lut_4_lut_adj_17_LC_221)
set_location ADC_VDC.i1_3_lut_4_lut_adj_18 7 4 0 # SB_LUT4 (LogicCell: ADC_VDC.i1_3_lut_4_lut_adj_18_LC_222)
set_location ADC_VDC.i1_4_lut 9 3 7 # SB_LUT4 (LogicCell: ADC_VDC.i1_4_lut_LC_223)
set_location ADC_VDC.i1_4_lut_4_lut 8 4 3 # SB_LUT4 (LogicCell: ADC_VDC.i1_4_lut_4_lut_LC_224)
set_location ADC_VDC.i1_4_lut_4_lut_adj_12 9 7 1 # SB_LUT4 (LogicCell: ADC_VDC.i1_4_lut_4_lut_adj_12_LC_225)
set_location ADC_VDC.i1_4_lut_adj_14 10 4 5 # SB_LUT4 (LogicCell: ADC_VDC.i1_4_lut_adj_14_LC_226)
set_location ADC_VDC.i1_4_lut_adj_15 9 4 5 # SB_LUT4 (LogicCell: ADC_VDC.i1_4_lut_adj_15_LC_227)
set_location ADC_VDC.i1_4_lut_adj_16 10 5 6 # SB_LUT4 (LogicCell: ADC_VDC.i1_4_lut_adj_16_LC_228)
set_location ADC_VDC.i1_4_lut_adj_6 10 5 0 # SB_LUT4 (LogicCell: ADC_VDC.i1_4_lut_adj_6_LC_229)
set_location ADC_VDC.i20014_4_lut 10 6 3 # SB_LUT4 (LogicCell: ADC_VDC.i20014_4_lut_LC_230)
set_location ADC_VDC.i20026_4_lut 10 4 2 # SB_LUT4 (LogicCell: ADC_VDC.i20026_4_lut_LC_231)
set_location ADC_VDC.i20101_4_lut 10 6 4 # SB_LUT4 (LogicCell: ADC_VDC.i20101_4_lut_LC_232)
set_location ADC_VDC.i20132_4_lut_4_lut 7 7 6 # SB_LUT4 (LogicCell: ADC_VDC.i20132_4_lut_4_lut_LC_233)
set_location ADC_VDC.i20180_3_lut 9 4 7 # SB_LUT4 (LogicCell: ADC_VDC.i20180_3_lut_LC_234)
set_location ADC_VDC.i24_4_lut 11 5 6 # SB_LUT4 (LogicCell: ADC_VDC.i24_4_lut_LC_235)
set_location ADC_VDC.i2_3_lut 10 6 1 # SB_LUT4 (LogicCell: ADC_VDC.i2_3_lut_LC_236)
set_location ADC_VDC.i33_3_lut 10 4 4 # SB_LUT4 (LogicCell: ADC_VDC.i33_3_lut_LC_237)
set_location ADC_VDC.i34_3_lut_4_lut 8 4 7 # SB_LUT4 (LogicCell: ADC_VDC.i34_3_lut_4_lut_LC_238)
set_location ADC_VDC.i35_4_lut 10 4 3 # SB_LUT4 (LogicCell: ADC_VDC.i35_4_lut_LC_239)
set_location ADC_VDC.i4_4_lut 10 6 6 # SB_LUT4 (LogicCell: ADC_VDC.i4_4_lut_LC_240)
set_location ADC_VDC.i4_4_lut_adj_11 10 5 2 # SB_LUT4 (LogicCell: ADC_VDC.i4_4_lut_adj_11_LC_241)
set_location ADC_VDC.i5307_4_lut 10 5 3 # SB_LUT4 (LogicCell: ADC_VDC.i5307_4_lut_LC_242)
set_location ADC_VDC.i7_4_lut 9 2 1 # SB_LUT4 (LogicCell: ADC_VDC.i7_4_lut_LC_243)
set_location ADC_VDC.i8_4_lut 7 2 4 # SB_LUT4 (LogicCell: ADC_VDC.i8_4_lut_LC_244)
set_location ADC_VDC.i9_4_lut 7 2 5 # SB_LUT4 (LogicCell: ADC_VDC.i9_4_lut_LC_245)
set_location ADC_VDC.n23528_bdd_4_lut_4_lut 10 5 4 # SB_LUT4 (LogicCell: ADC_VDC.n23528_bdd_4_lut_4_lut_LC_246)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_0_i7_4_lut 6 14 0 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i0_LC_247)
set_location CLK_DDS.tmp_buf_i0 6 14 0 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i0_LC_247)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_10_i7_4_lut 6 13 0 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i10_LC_248)
set_location CLK_DDS.tmp_buf_i10 6 13 0 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i10_LC_248)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_11_i7_4_lut 6 13 1 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i11_LC_249)
set_location CLK_DDS.tmp_buf_i11 6 13 1 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i11_LC_249)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_12_i7_4_lut 6 13 2 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i12_LC_250)
set_location CLK_DDS.tmp_buf_i12 6 13 2 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i12_LC_250)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_13_i7_4_lut 6 13 3 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i13_LC_251)
set_location CLK_DDS.tmp_buf_i13 6 13 3 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i13_LC_251)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_14_i7_4_lut 6 13 4 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i14_LC_252)
set_location CLK_DDS.tmp_buf_i14 6 13 4 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i14_LC_252)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_15_i7_4_lut 6 13 5 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i15_LC_253)
set_location CLK_DDS.tmp_buf_i15 6 13 5 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i15_LC_253)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_1_i7_4_lut 6 14 1 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i1_LC_254)
set_location CLK_DDS.tmp_buf_i1 6 14 1 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i1_LC_254)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_2_i7_4_lut 6 14 2 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i2_LC_255)
set_location CLK_DDS.tmp_buf_i2 6 14 2 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i2_LC_255)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_3_i7_4_lut 6 14 3 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i3_LC_256)
set_location CLK_DDS.tmp_buf_i3 6 14 3 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i3_LC_256)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_4_i7_4_lut 6 14 4 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i4_LC_257)
set_location CLK_DDS.tmp_buf_i4 6 14 4 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i4_LC_257)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_5_i7_4_lut 6 14 5 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i5_LC_258)
set_location CLK_DDS.tmp_buf_i5 6 14 5 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i5_LC_258)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_6_i7_4_lut 6 14 6 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i6_LC_259)
set_location CLK_DDS.tmp_buf_i6 6 14 6 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i6_LC_259)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_7_i7_4_lut 6 14 7 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i7_LC_260)
set_location CLK_DDS.tmp_buf_i7 6 14 7 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i7_LC_260)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_8_i7_4_lut 6 13 7 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i8_LC_261)
set_location CLK_DDS.tmp_buf_i8 6 13 7 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i8_LC_261)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_9_i7_4_lut 6 13 6 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i9_LC_262)
set_location CLK_DDS.tmp_buf_i9 6 13 6 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i9_LC_262)
set_location CLK_DDS.dds_state_2__I_0_i7_3_lut 3 5 2 # SB_LUT4 (LogicCell: CLK_DDS.CS_28_LC_263)
set_location CLK_DDS.CS_28 3 5 2 # SB_DFFE (LogicCell: CLK_DDS.CS_28_LC_263)
set_location CLK_DDS.i12562_2_lut 2 10 0 # SB_LUT4 (LogicCell: CLK_DDS.dds_state_i1_LC_264)
set_location CLK_DDS.dds_state_i1 2 10 0 # SB_DFFESR (LogicCell: CLK_DDS.dds_state_i1_LC_264)
set_location CLK_DDS.i15687_3_lut_4_lut 2 6 0 # SB_LUT4 (LogicCell: CLK_DDS.bit_cnt_i0_LC_265)
set_location CLK_DDS.bit_cnt_i0 2 6 0 # SB_DFF (LogicCell: CLK_DDS.bit_cnt_i0_LC_265)
set_location CLK_DDS.i1_2_lut 3 4 2 # SB_LUT4 (LogicCell: CLK_DDS.dds_state_i2_LC_266)
set_location CLK_DDS.dds_state_i2 3 4 2 # SB_DFF (LogicCell: CLK_DDS.dds_state_i2_LC_266)
set_location CLK_DDS.i1_3_lut 2 7 5 # SB_LUT4 (LogicCell: CLK_DDS.i1_3_lut_LC_267)
set_location CLK_DDS.i20130_4_lut 3 4 0 # SB_LUT4 (LogicCell: CLK_DDS.i20130_4_lut_LC_268)
set_location CLK_DDS.i20153_4_lut 2 9 5 # SB_LUT4 (LogicCell: CLK_DDS.i20153_4_lut_LC_269)
set_location CLK_DDS.i23_4_lut 3 4 1 # SB_LUT4 (LogicCell: CLK_DDS.i23_4_lut_LC_270)
set_location CLK_DDS.i3_3_lut_4_lut 3 7 7 # SB_LUT4 (LogicCell: CLK_DDS.i3_3_lut_4_lut_LC_271)
set_location EIS_SYNCCLK_I_0_1_lut 8 1 2 # SB_LUT4 (LogicCell: EIS_SYNCCLK_I_0_1_lut_LC_272)
set_location RTD.adc_state_3__I_0_62_Mux_0_i3_3_lut_4_lut 5 8 0 # SB_LUT4 (LogicCell: RTD.adress_i0_LC_273)
set_location RTD.adress_i0 5 8 0 # SB_DFFESR (LogicCell: RTD.adress_i0_LC_273)
set_location RTD.adc_state_3__I_0_62_Mux_7_i3_3_lut_4_lut 5 8 1 # SB_LUT4 (LogicCell: RTD.adress_i7_LC_274)
set_location RTD.adress_i7 5 8 1 # SB_DFFESR (LogicCell: RTD.adress_i7_LC_274)
set_location RTD.adc_state_3__I_0_64_Mux_0_i7_4_lut 5 9 0 # SB_LUT4 (LogicCell: RTD.cfg_tmp_i0_LC_275)
set_location RTD.cfg_tmp_i0 5 9 0 # SB_DFFESR (LogicCell: RTD.cfg_tmp_i0_LC_275)
set_location RTD.adc_state_3__I_0_64_Mux_1_i7_4_lut 5 9 1 # SB_LUT4 (LogicCell: RTD.cfg_tmp_i1_LC_276)
set_location RTD.cfg_tmp_i1 5 9 1 # SB_DFFESR (LogicCell: RTD.cfg_tmp_i1_LC_276)
set_location RTD.adc_state_3__I_0_64_Mux_2_i7_4_lut 5 9 2 # SB_LUT4 (LogicCell: RTD.cfg_tmp_i2_LC_277)
set_location RTD.cfg_tmp_i2 5 9 2 # SB_DFFESR (LogicCell: RTD.cfg_tmp_i2_LC_277)
set_location RTD.adc_state_3__I_0_64_Mux_3_i7_4_lut 5 9 3 # SB_LUT4 (LogicCell: RTD.cfg_tmp_i3_LC_278)
set_location RTD.cfg_tmp_i3 5 9 3 # SB_DFFESR (LogicCell: RTD.cfg_tmp_i3_LC_278)
set_location RTD.adc_state_3__I_0_64_Mux_4_i7_4_lut 5 9 4 # SB_LUT4 (LogicCell: RTD.cfg_tmp_i4_LC_279)
set_location RTD.cfg_tmp_i4 5 9 4 # SB_DFFESR (LogicCell: RTD.cfg_tmp_i4_LC_279)
set_location RTD.adc_state_3__I_0_64_Mux_5_i7_4_lut 5 9 5 # SB_LUT4 (LogicCell: RTD.cfg_tmp_i5_LC_280)
set_location RTD.cfg_tmp_i5 5 9 5 # SB_DFFESR (LogicCell: RTD.cfg_tmp_i5_LC_280)
set_location RTD.adc_state_3__I_0_64_Mux_6_i7_4_lut 5 9 6 # SB_LUT4 (LogicCell: RTD.cfg_tmp_i6_LC_281)
set_location RTD.cfg_tmp_i6 5 9 6 # SB_DFFESR (LogicCell: RTD.cfg_tmp_i6_LC_281)
set_location RTD.adc_state_3__I_0_64_Mux_7_i7_4_lut 5 9 7 # SB_LUT4 (LogicCell: RTD.cfg_tmp_i7_LC_282)
set_location RTD.cfg_tmp_i7 5 9 7 # SB_DFFESR (LogicCell: RTD.cfg_tmp_i7_LC_282)
set_location RTD.adc_state_3__I_0_69_i15_4_lut_4_lut 1 3 5 # SB_LUT4 (LogicCell: RTD.SCLK_51_LC_283)
set_location RTD.SCLK_51 1 3 5 # SB_DFFE (LogicCell: RTD.SCLK_51_LC_283)
set_location RTD.adc_state_3__I_0_70_i15_4_lut_4_lut 5 2 0 # SB_LUT4 (LogicCell: RTD.CS_52_LC_284)
set_location RTD.CS_52 5 2 0 # SB_DFFE (LogicCell: RTD.CS_52_LC_284)
set_location RTD.i11_4_lut 6 7 0 # SB_LUT4 (LogicCell: RTD.mode_53_LC_285)
set_location RTD.mode_53 6 7 0 # SB_DFF (LogicCell: RTD.mode_53_LC_285)
set_location RTD.i12395_4_lut 1 6 3 # SB_LUT4 (LogicCell: RTD.MOSI_59_LC_286)
set_location RTD.MOSI_59 1 6 3 # SB_DFFESR (LogicCell: RTD.MOSI_59_LC_286)
set_location RTD.i12862_2_lut 6 8 6 # SB_LUT4 (LogicCell: RTD.i12862_2_lut_LC_287)
set_location RTD.i12_4_lut 5 6 0 # SB_LUT4 (LogicCell: RTD.READ_DATA_i4_LC_288)
set_location RTD.READ_DATA_i4 5 6 0 # SB_DFF (LogicCell: RTD.READ_DATA_i4_LC_288)
set_location RTD.i12_4_lut_adj_39 3 6 1 # SB_LUT4 (LogicCell: RTD.READ_DATA_i15_LC_289)
set_location RTD.READ_DATA_i15 3 6 1 # SB_DFF (LogicCell: RTD.READ_DATA_i15_LC_289)
set_location RTD.i13671_4_lut_4_lut 5 7 1 # SB_LUT4 (LogicCell: RTD.cfg_buf_i4_LC_290)
set_location RTD.cfg_buf_i4 5 7 1 # SB_DFF (LogicCell: RTD.cfg_buf_i4_LC_290)
set_location RTD.i13683_4_lut_4_lut 6 9 0 # SB_LUT4 (LogicCell: RTD.adress_i6_LC_291)
set_location RTD.adress_i6 6 9 0 # SB_DFF (LogicCell: RTD.adress_i6_LC_291)
set_location RTD.i13686_4_lut_4_lut 6 9 1 # SB_LUT4 (LogicCell: RTD.adress_i5_LC_292)
set_location RTD.adress_i5 6 9 1 # SB_DFF (LogicCell: RTD.adress_i5_LC_292)
set_location RTD.i13689_4_lut_4_lut 6 9 2 # SB_LUT4 (LogicCell: RTD.adress_i4_LC_293)
set_location RTD.adress_i4 6 9 2 # SB_DFF (LogicCell: RTD.adress_i4_LC_293)
set_location RTD.i13692_4_lut_4_lut 6 9 3 # SB_LUT4 (LogicCell: RTD.adress_i3_LC_294)
set_location RTD.adress_i3 6 9 3 # SB_DFF (LogicCell: RTD.adress_i3_LC_294)
set_location RTD.i13695_4_lut_4_lut 6 9 4 # SB_LUT4 (LogicCell: RTD.adress_i2_LC_295)
set_location RTD.adress_i2 6 9 4 # SB_DFF (LogicCell: RTD.adress_i2_LC_295)
set_location RTD.i13698_4_lut_4_lut 6 9 7 # SB_LUT4 (LogicCell: RTD.adress_i1_LC_296)
set_location RTD.adress_i1 6 9 7 # SB_DFF (LogicCell: RTD.adress_i1_LC_296)
set_location RTD.i14783_3_lut_4_lut 2 6 5 # SB_LUT4 (LogicCell: buf_cfgRTD_i7_LC_297)
set_location buf_cfgRTD_i7 2 6 5 # SB_DFF (LogicCell: buf_cfgRTD_i7_LC_297)
set_location RTD.i14786_3_lut 6 7 7 # SB_LUT4 (LogicCell: RTD.i14786_3_lut_LC_298)
set_location RTD.i14990_4_lut 6 9 6 # SB_LUT4 (LogicCell: RTD.read_buf_i9_LC_299)
set_location RTD.read_buf_i9 6 9 6 # SB_DFF (LogicCell: RTD.read_buf_i9_LC_299)
set_location RTD.i14993_4_lut 3 7 1 # SB_LUT4 (LogicCell: RTD.read_buf_i10_LC_300)
set_location RTD.read_buf_i10 3 7 1 # SB_DFF (LogicCell: RTD.read_buf_i10_LC_300)
set_location RTD.i14996_4_lut 3 7 3 # SB_LUT4 (LogicCell: RTD.read_buf_i3_LC_301)
set_location RTD.read_buf_i3 3 7 3 # SB_DFF (LogicCell: RTD.read_buf_i3_LC_301)
set_location RTD.i14999_4_lut 3 7 2 # SB_LUT4 (LogicCell: RTD.read_buf_i11_LC_302)
set_location RTD.read_buf_i11 3 7 2 # SB_DFF (LogicCell: RTD.read_buf_i11_LC_302)
set_location RTD.i15007_4_lut 3 8 1 # SB_LUT4 (LogicCell: RTD.read_buf_i12_LC_303)
set_location RTD.read_buf_i12 3 8 1 # SB_DFF (LogicCell: RTD.read_buf_i12_LC_303)
set_location RTD.i15010_4_lut 6 10 0 # SB_LUT4 (LogicCell: RTD.read_buf_i8_LC_304)
set_location RTD.read_buf_i8 6 10 0 # SB_DFF (LogicCell: RTD.read_buf_i8_LC_304)
set_location RTD.i15013_4_lut 3 8 2 # SB_LUT4 (LogicCell: RTD.read_buf_i13_LC_305)
set_location RTD.read_buf_i13 3 8 2 # SB_DFF (LogicCell: RTD.read_buf_i13_LC_305)
set_location RTD.i15016_4_lut 5 6 3 # SB_LUT4 (LogicCell: RTD.read_buf_i5_LC_306)
set_location RTD.read_buf_i5 5 6 3 # SB_DFF (LogicCell: RTD.read_buf_i5_LC_306)
set_location RTD.i15019_4_lut 5 6 6 # SB_LUT4 (LogicCell: RTD.read_buf_i6_LC_307)
set_location RTD.read_buf_i6 5 6 6 # SB_DFF (LogicCell: RTD.read_buf_i6_LC_307)
set_location RTD.i15022_4_lut 2 7 7 # SB_LUT4 (LogicCell: RTD.read_buf_i1_LC_308)
set_location RTD.read_buf_i1 2 7 7 # SB_DFF (LogicCell: RTD.read_buf_i1_LC_308)
set_location RTD.i15025_4_lut 5 6 4 # SB_LUT4 (LogicCell: RTD.read_buf_i2_LC_309)
set_location RTD.read_buf_i2 5 6 4 # SB_DFF (LogicCell: RTD.read_buf_i2_LC_309)
set_location RTD.i15028_4_lut 6 10 1 # SB_LUT4 (LogicCell: RTD.read_buf_i7_LC_310)
set_location RTD.read_buf_i7 6 10 1 # SB_DFF (LogicCell: RTD.read_buf_i7_LC_310)
set_location RTD.i15031_4_lut 3 6 6 # SB_LUT4 (LogicCell: RTD.read_buf_i4_LC_311)
set_location RTD.read_buf_i4 3 6 6 # SB_DFF (LogicCell: RTD.read_buf_i4_LC_311)
set_location RTD.i17343_4_lut 5 4 4 # SB_LUT4 (LogicCell: RTD.adc_state_i3_LC_312)
set_location RTD.adc_state_i3 5 4 4 # SB_DFFE (LogicCell: RTD.adc_state_i3_LC_312)
set_location RTD.i17362_4_lut 3 4 6 # SB_LUT4 (LogicCell: RTD.i17362_4_lut_LC_313)
set_location RTD.i17370_4_lut 5 4 7 # SB_LUT4 (LogicCell: RTD.adc_state_i0_LC_314)
set_location RTD.adc_state_i0 5 4 7 # SB_DFFE (LogicCell: RTD.adc_state_i0_LC_314)
set_location RTD.i17375_3_lut 6 7 5 # SB_LUT4 (LogicCell: RTD.i17375_3_lut_LC_315)
set_location RTD.i17868_1_lut 12 4 7 # SB_LUT4 (LogicCell: RTD.bit_cnt_3789__i0_LC_316)
set_location RTD.bit_cnt_3789__i0 12 4 7 # SB_DFFESR (LogicCell: RTD.bit_cnt_3789__i0_LC_316)
set_location RTD.i17870_2_lut 12 4 2 # SB_LUT4 (LogicCell: RTD.bit_cnt_3789__i1_LC_317)
set_location RTD.bit_cnt_3789__i1 12 4 2 # SB_DFFESR (LogicCell: RTD.bit_cnt_3789__i1_LC_317)
set_location RTD.i17877_2_lut_3_lut 12 4 1 # SB_LUT4 (LogicCell: RTD.bit_cnt_3789__i2_LC_318)
set_location RTD.bit_cnt_3789__i2 12 4 1 # SB_DFFESR (LogicCell: RTD.bit_cnt_3789__i2_LC_318)
set_location RTD.i17884_3_lut_4_lut 12 4 0 # SB_LUT4 (LogicCell: RTD.bit_cnt_3789__i3_LC_319)
set_location RTD.bit_cnt_3789__i3 12 4 0 # SB_DFFESR (LogicCell: RTD.bit_cnt_3789__i3_LC_319)
set_location RTD.i19113_2_lut_3_lut_4_lut 5 8 4 # SB_LUT4 (LogicCell: RTD.i19113_2_lut_3_lut_4_lut_LC_320)
set_location RTD.i19153_2_lut 3 6 4 # SB_LUT4 (LogicCell: RTD.i19153_2_lut_LC_321)
set_location RTD.i19155_2_lut 6 8 7 # SB_LUT4 (LogicCell: RTD.i19155_2_lut_LC_322)
set_location RTD.i19756_2_lut 5 3 3 # SB_LUT4 (LogicCell: RTD.i19756_2_lut_LC_323)
set_location RTD.i1_2_lut 7 8 3 # SB_LUT4 (LogicCell: RTD.i1_2_lut_LC_324)
set_location RTD.i1_2_lut_3_lut 5 8 6 # SB_LUT4 (LogicCell: RTD.i1_2_lut_3_lut_LC_325)
set_location RTD.i1_2_lut_3_lut_adj_24 5 6 2 # SB_LUT4 (LogicCell: RTD.i1_2_lut_3_lut_adj_24_LC_326)
set_location RTD.i1_2_lut_4_lut 6 4 5 # SB_LUT4 (LogicCell: RTD.i1_2_lut_4_lut_LC_327)
set_location RTD.i1_2_lut_adj_20 5 7 2 # SB_LUT4 (LogicCell: RTD.i1_2_lut_adj_20_LC_328)
set_location RTD.i1_2_lut_adj_21 5 4 2 # SB_LUT4 (LogicCell: RTD.i1_2_lut_adj_21_LC_329)
set_location RTD.i1_2_lut_adj_22 6 5 0 # SB_LUT4 (LogicCell: RTD.i1_2_lut_adj_22_LC_330)
set_location RTD.i1_2_lut_adj_25 6 8 4 # SB_LUT4 (LogicCell: RTD.i1_2_lut_adj_25_LC_331)
set_location RTD.i1_2_lut_adj_26 5 5 5 # SB_LUT4 (LogicCell: RTD.i1_2_lut_adj_26_LC_332)
set_location RTD.i1_2_lut_adj_28 6 8 0 # SB_LUT4 (LogicCell: RTD.i1_2_lut_adj_28_LC_333)
set_location RTD.i1_3_lut_4_lut 5 4 6 # SB_LUT4 (LogicCell: RTD.i1_3_lut_4_lut_LC_334)
set_location RTD.i1_3_lut_4_lut_adj_31 6 8 2 # SB_LUT4 (LogicCell: RTD.i1_3_lut_4_lut_adj_31_LC_335)
set_location RTD.i1_4_lut 5 5 7 # SB_LUT4 (LogicCell: RTD.i1_4_lut_LC_336)
set_location RTD.i1_4_lut_4_lut 6 5 6 # SB_LUT4 (LogicCell: RTD.i1_4_lut_4_lut_LC_337)
set_location RTD.i1_4_lut_4_lut_adj_23 5 5 2 # SB_LUT4 (LogicCell: RTD.i1_4_lut_4_lut_adj_23_LC_338)
set_location RTD.i1_4_lut_4_lut_adj_27 8 4 5 # SB_LUT4 (LogicCell: RTD.i1_4_lut_4_lut_adj_27_LC_339)
set_location RTD.i1_4_lut_4_lut_adj_32 5 7 3 # SB_LUT4 (LogicCell: RTD.cfg_buf_i0_LC_340)
set_location RTD.cfg_buf_i0 5 7 3 # SB_DFF (LogicCell: RTD.cfg_buf_i0_LC_340)
set_location RTD.i1_4_lut_4_lut_adj_33 5 7 0 # SB_LUT4 (LogicCell: RTD.cfg_buf_i2_LC_341)
set_location RTD.cfg_buf_i2 5 7 0 # SB_DFF (LogicCell: RTD.cfg_buf_i2_LC_341)
set_location RTD.i1_4_lut_4_lut_adj_34 5 7 7 # SB_LUT4 (LogicCell: RTD.cfg_buf_i3_LC_342)
set_location RTD.cfg_buf_i3 5 7 7 # SB_DFF (LogicCell: RTD.cfg_buf_i3_LC_342)
set_location RTD.i1_4_lut_4_lut_adj_35 6 7 4 # SB_LUT4 (LogicCell: RTD.cfg_buf_i1_LC_343)
set_location RTD.cfg_buf_i1 6 7 4 # SB_DFF (LogicCell: RTD.cfg_buf_i1_LC_343)
set_location RTD.i1_4_lut_4_lut_adj_36 6 7 2 # SB_LUT4 (LogicCell: RTD.cfg_buf_i5_LC_344)
set_location RTD.cfg_buf_i5 6 7 2 # SB_DFF (LogicCell: RTD.cfg_buf_i5_LC_344)
set_location RTD.i1_4_lut_4_lut_adj_37 6 7 1 # SB_LUT4 (LogicCell: RTD.cfg_buf_i6_LC_345)
set_location RTD.cfg_buf_i6 6 7 1 # SB_DFF (LogicCell: RTD.cfg_buf_i6_LC_345)
set_location RTD.i1_4_lut_4_lut_adj_38 6 7 6 # SB_LUT4 (LogicCell: RTD.cfg_buf_i7_LC_346)
set_location RTD.cfg_buf_i7 6 7 6 # SB_DFF (LogicCell: RTD.cfg_buf_i7_LC_346)
set_location RTD.i1_4_lut_4_lut_adj_40 5 4 5 # SB_LUT4 (LogicCell: RTD.adc_state_i2_LC_347)
set_location RTD.adc_state_i2 5 4 5 # SB_DFFE (LogicCell: RTD.adc_state_i2_LC_347)
set_location RTD.i1_4_lut_4_lut_adj_41 6 6 0 # SB_LUT4 (LogicCell: RTD.adc_state_i1_LC_348)
set_location RTD.adc_state_i1 6 6 0 # SB_DFFE (LogicCell: RTD.adc_state_i1_LC_348)
set_location RTD.i1_4_lut_adj_30 5 7 5 # SB_LUT4 (LogicCell: RTD.i1_4_lut_adj_30_LC_349)
set_location RTD.i1_rep_43_2_lut_3_lut 5 4 1 # SB_LUT4 (LogicCell: RTD.i1_rep_43_2_lut_3_lut_LC_350)
set_location RTD.i20043_3_lut 3 4 5 # SB_LUT4 (LogicCell: RTD.i20043_3_lut_LC_351)
set_location RTD.i20050_3_lut_4_lut 5 4 3 # SB_LUT4 (LogicCell: RTD.i20050_3_lut_4_lut_LC_352)
set_location RTD.i20122_3_lut_4_lut 5 5 6 # SB_LUT4 (LogicCell: RTD.i20122_3_lut_4_lut_LC_353)
set_location RTD.i20131_3_lut_3_lut 6 8 1 # SB_LUT4 (LogicCell: RTD.i20131_3_lut_3_lut_LC_354)
set_location RTD.i20152_4_lut_4_lut 1 4 0 # SB_LUT4 (LogicCell: RTD.i20152_4_lut_4_lut_LC_355)
set_location RTD.i22_4_lut 5 8 7 # SB_LUT4 (LogicCell: RTD.i22_4_lut_LC_356)
set_location RTD.i27_4_lut_4_lut 2 6 3 # SB_LUT4 (LogicCell: RTD.i27_4_lut_4_lut_LC_357)
set_location RTD.i2_2_lut 6 5 1 # SB_LUT4 (LogicCell: RTD.i2_2_lut_LC_358)
set_location RTD.i2_3_lut 11 4 5 # SB_LUT4 (LogicCell: RTD.i2_3_lut_LC_359)
set_location RTD.i2_3_lut_4_lut 1 5 4 # SB_LUT4 (LogicCell: RTD.i2_3_lut_4_lut_LC_360)
set_location RTD.i2_4_lut 5 7 4 # SB_LUT4 (LogicCell: RTD.i2_4_lut_LC_361)
set_location RTD.i30_4_lut 6 8 5 # SB_LUT4 (LogicCell: RTD.i30_4_lut_LC_362)
set_location RTD.i31_3_lut 7 8 2 # SB_LUT4 (LogicCell: RTD.i31_3_lut_LC_363)
set_location RTD.i34_3_lut_4_lut 5 8 2 # SB_LUT4 (LogicCell: RTD.i34_3_lut_4_lut_LC_364)
set_location RTD.i35_4_lut 5 8 3 # SB_LUT4 (LogicCell: RTD.i35_4_lut_LC_365)
set_location RTD.i3_4_lut 6 6 3 # SB_LUT4 (LogicCell: RTD.i3_4_lut_LC_366)
set_location RTD.i4_4_lut 6 5 2 # SB_LUT4 (LogicCell: RTD.i4_4_lut_LC_367)
set_location RTD.i4_4_lut_adj_29 6 7 3 # SB_LUT4 (LogicCell: RTD.i4_4_lut_adj_29_LC_368)
set_location RTD.i7_4_lut 5 7 6 # SB_LUT4 (LogicCell: RTD.i7_4_lut_LC_369)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_0_i7_4_lut 12 19 2 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i0_LC_370)
set_location SIG_DDS.tmp_buf_i0 12 19 2 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i0_LC_370)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_10_i7_4_lut 10 18 0 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i10_LC_371)
set_location SIG_DDS.tmp_buf_i10 10 18 0 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i10_LC_371)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_11_i7_4_lut 10 20 0 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i11_LC_372)
set_location SIG_DDS.tmp_buf_i11 10 20 0 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i11_LC_372)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_12_i7_4_lut 10 19 0 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i12_LC_373)
set_location SIG_DDS.tmp_buf_i12 10 19 0 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i12_LC_373)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_13_i7_4_lut 10 19 2 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i13_LC_374)
set_location SIG_DDS.tmp_buf_i13 10 19 2 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i13_LC_374)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_14_i7_4_lut 10 19 4 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i14_LC_375)
set_location SIG_DDS.tmp_buf_i14 10 19 4 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i14_LC_375)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_15_i7_4_lut 10 19 6 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i15_LC_376)
set_location SIG_DDS.tmp_buf_i15 10 19 6 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i15_LC_376)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_1_i7_4_lut 12 19 0 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i1_LC_377)
set_location SIG_DDS.tmp_buf_i1 12 19 0 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i1_LC_377)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_2_i7_4_lut 12 19 6 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i2_LC_378)
set_location SIG_DDS.tmp_buf_i2 12 19 6 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i2_LC_378)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_3_i7_4_lut 12 19 3 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i3_LC_379)
set_location SIG_DDS.tmp_buf_i3 12 19 3 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i3_LC_379)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_4_i7_4_lut 10 18 4 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i4_LC_380)
set_location SIG_DDS.tmp_buf_i4 10 18 4 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i4_LC_380)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_5_i7_4_lut 10 18 5 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i5_LC_381)
set_location SIG_DDS.tmp_buf_i5 10 18 5 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i5_LC_381)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_6_i7_4_lut 10 18 2 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i6_LC_382)
set_location SIG_DDS.tmp_buf_i6 10 18 2 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i6_LC_382)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_7_i7_4_lut 10 18 7 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i7_LC_383)
set_location SIG_DDS.tmp_buf_i7 10 18 7 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i7_LC_383)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_8_i7_4_lut 10 19 7 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i8_LC_384)
set_location SIG_DDS.tmp_buf_i8 10 19 7 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i8_LC_384)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_9_i7_4_lut 10 18 6 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i9_LC_385)
set_location SIG_DDS.tmp_buf_i9 10 18 6 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i9_LC_385)
set_location SIG_DDS.dds_state_2__I_0_i7_3_lut 17 20 7 # SB_LUT4 (LogicCell: SIG_DDS.CS_28_LC_386)
set_location SIG_DDS.CS_28 17 20 7 # SB_DFFE (LogicCell: SIG_DDS.CS_28_LC_386)
set_location SIG_DDS.i12561_2_lut 16 19 0 # SB_LUT4 (LogicCell: SIG_DDS.dds_state_i1_LC_387)
set_location SIG_DDS.dds_state_i1 16 19 0 # SB_DFFESR (LogicCell: SIG_DDS.dds_state_i1_LC_387)
set_location SIG_DDS.i12583_4_lut 15 20 0 # SB_LUT4 (LogicCell: SIG_DDS.dds_state_i0_LC_388)
set_location SIG_DDS.dds_state_i0 15 20 0 # SB_DFFE (LogicCell: SIG_DDS.dds_state_i0_LC_388)
set_location SIG_DDS.i12835_3_lut 16 18 6 # SB_LUT4 (LogicCell: SIG_DDS.i12835_3_lut_LC_389)
set_location SIG_DDS.i19893_2_lut 15 19 1 # SB_LUT4 (LogicCell: SIG_DDS.i19893_2_lut_LC_390)
set_location SIG_DDS.i1_2_lut 14 20 0 # SB_LUT4 (LogicCell: SIG_DDS.dds_state_i2_LC_391)
set_location SIG_DDS.dds_state_i2 14 20 0 # SB_DFF (LogicCell: SIG_DDS.dds_state_i2_LC_391)
set_location SIG_DDS.i20129_4_lut 14 20 4 # SB_LUT4 (LogicCell: SIG_DDS.i20129_4_lut_LC_392)
set_location SIG_DDS.i20157_4_lut 16 18 2 # SB_LUT4 (LogicCell: SIG_DDS.i20157_4_lut_LC_393)
set_location SIG_DDS.i23_4_lut 16 20 6 # SB_LUT4 (LogicCell: SIG_DDS.i23_4_lut_LC_394)
set_location SIG_DDS.i3866_2_lut 15 18 2 # SB_LUT4 (LogicCell: SIG_DDS.bit_cnt_i1_LC_395)
set_location SIG_DDS.bit_cnt_i1 15 18 2 # SB_DFFESR (LogicCell: SIG_DDS.bit_cnt_i1_LC_395)
set_location SIG_DDS.i3873_2_lut_3_lut 15 18 1 # SB_LUT4 (LogicCell: SIG_DDS.bit_cnt_i2_LC_396)
set_location SIG_DDS.bit_cnt_i2 15 18 1 # SB_DFFESR (LogicCell: SIG_DDS.bit_cnt_i2_LC_396)
set_location SIG_DDS.i3880_3_lut_4_lut 15 18 0 # SB_LUT4 (LogicCell: SIG_DDS.bit_cnt_i3_LC_397)
set_location SIG_DDS.bit_cnt_i3 15 18 0 # SB_DFFESR (LogicCell: SIG_DDS.bit_cnt_i3_LC_397)
set_location SIG_DDS.i4_4_lut 14 18 4 # SB_LUT4 (LogicCell: SIG_DDS.i4_4_lut_LC_398)
set_location THERMOSTAT_I_0_1_lut 16 13 0 # SB_LUT4 (LogicCell: buf_control_i7_LC_399)
set_location buf_control_i7 16 13 0 # SB_DFFESR (LogicCell: buf_control_i7_LC_399)
set_location acadc_rst_I_0_1_lut 5 19 3 # SB_LUT4 (LogicCell: acadc_rst_I_0_1_lut_LC_400)
set_location add_122_10_lut 13 16 0 # SB_LUT4 (LogicCell: add_122_10_lut_LC_401)
set_location add_122_10 13 16 0 # SB_CARRY (LogicCell: add_122_10_lut_LC_401)
set_location add_122_11_lut 13 16 1 # SB_LUT4 (LogicCell: add_122_11_lut_LC_402)
set_location add_122_2_lut 13 15 0 # SB_LUT4 (LogicCell: add_122_2_lut_LC_403)
set_location add_122_2 13 15 0 # SB_CARRY (LogicCell: add_122_2_lut_LC_403)
set_location add_122_3_lut 13 15 1 # SB_LUT4 (LogicCell: add_122_3_lut_LC_404)
set_location add_122_3 13 15 1 # SB_CARRY (LogicCell: add_122_3_lut_LC_404)
set_location add_122_4_lut 13 15 2 # SB_LUT4 (LogicCell: add_122_4_lut_LC_405)
set_location add_122_4 13 15 2 # SB_CARRY (LogicCell: add_122_4_lut_LC_405)
set_location add_122_5_lut 13 15 3 # SB_LUT4 (LogicCell: add_122_5_lut_LC_406)
set_location add_122_5 13 15 3 # SB_CARRY (LogicCell: add_122_5_lut_LC_406)
set_location add_122_6_lut 13 15 4 # SB_LUT4 (LogicCell: add_122_6_lut_LC_407)
set_location add_122_6 13 15 4 # SB_CARRY (LogicCell: add_122_6_lut_LC_407)
set_location add_122_7_lut 13 15 5 # SB_LUT4 (LogicCell: add_122_7_lut_LC_408)
set_location add_122_7 13 15 5 # SB_CARRY (LogicCell: add_122_7_lut_LC_408)
set_location add_122_8_lut 13 15 6 # SB_LUT4 (LogicCell: add_122_8_lut_LC_409)
set_location add_122_8 13 15 6 # SB_CARRY (LogicCell: add_122_8_lut_LC_409)
set_location add_122_9_lut 13 15 7 # SB_LUT4 (LogicCell: add_122_9_lut_LC_410)
set_location add_122_9 13 15 7 # SB_CARRY (LogicCell: add_122_9_lut_LC_410)
set_location add_123_10_lut 16 17 0 # SB_LUT4 (LogicCell: data_idxvec_i8_LC_411)
set_location data_idxvec_i8 16 17 0 # SB_DFFE (LogicCell: data_idxvec_i8_LC_411)
set_location add_123_10 16 17 0 # SB_CARRY (LogicCell: data_idxvec_i8_LC_411)
set_location add_123_11_lut 16 17 1 # SB_LUT4 (LogicCell: data_idxvec_i9_LC_412)
set_location data_idxvec_i9 16 17 1 # SB_DFFE (LogicCell: data_idxvec_i9_LC_412)
set_location add_123_11 16 17 1 # SB_CARRY (LogicCell: data_idxvec_i9_LC_412)
set_location add_123_12_lut 16 17 2 # SB_LUT4 (LogicCell: data_idxvec_i10_LC_413)
set_location data_idxvec_i10 16 17 2 # SB_DFFE (LogicCell: data_idxvec_i10_LC_413)
set_location add_123_12 16 17 2 # SB_CARRY (LogicCell: data_idxvec_i10_LC_413)
set_location add_123_13_lut 16 17 3 # SB_LUT4 (LogicCell: data_idxvec_i11_LC_414)
set_location data_idxvec_i11 16 17 3 # SB_DFFE (LogicCell: data_idxvec_i11_LC_414)
set_location add_123_13 16 17 3 # SB_CARRY (LogicCell: data_idxvec_i11_LC_414)
set_location add_123_14_lut 16 17 4 # SB_LUT4 (LogicCell: data_idxvec_i12_LC_415)
set_location data_idxvec_i12 16 17 4 # SB_DFFE (LogicCell: data_idxvec_i12_LC_415)
set_location add_123_14 16 17 4 # SB_CARRY (LogicCell: data_idxvec_i12_LC_415)
set_location add_123_15_lut 16 17 5 # SB_LUT4 (LogicCell: data_idxvec_i13_LC_416)
set_location data_idxvec_i13 16 17 5 # SB_DFFE (LogicCell: data_idxvec_i13_LC_416)
set_location add_123_15 16 17 5 # SB_CARRY (LogicCell: data_idxvec_i13_LC_416)
set_location add_123_16_lut 16 17 6 # SB_LUT4 (LogicCell: data_idxvec_i14_LC_417)
set_location data_idxvec_i14 16 17 6 # SB_DFFE (LogicCell: data_idxvec_i14_LC_417)
set_location add_123_16 16 17 6 # SB_CARRY (LogicCell: data_idxvec_i14_LC_417)
set_location add_123_17_lut 16 17 7 # SB_LUT4 (LogicCell: data_idxvec_i15_LC_418)
set_location data_idxvec_i15 16 17 7 # SB_DFFE (LogicCell: data_idxvec_i15_LC_418)
set_location add_123_2_lut 16 16 0 # SB_LUT4 (LogicCell: data_idxvec_i0_LC_419)
set_location data_idxvec_i0 16 16 0 # SB_DFFE (LogicCell: data_idxvec_i0_LC_419)
set_location add_123_2 16 16 0 # SB_CARRY (LogicCell: data_idxvec_i0_LC_419)
set_location add_123_3_lut 16 16 1 # SB_LUT4 (LogicCell: data_idxvec_i1_LC_420)
set_location data_idxvec_i1 16 16 1 # SB_DFFE (LogicCell: data_idxvec_i1_LC_420)
set_location add_123_3 16 16 1 # SB_CARRY (LogicCell: data_idxvec_i1_LC_420)
set_location add_123_4_lut 16 16 2 # SB_LUT4 (LogicCell: data_idxvec_i2_LC_421)
set_location data_idxvec_i2 16 16 2 # SB_DFFE (LogicCell: data_idxvec_i2_LC_421)
set_location add_123_4 16 16 2 # SB_CARRY (LogicCell: data_idxvec_i2_LC_421)
set_location add_123_5_lut 16 16 3 # SB_LUT4 (LogicCell: data_idxvec_i3_LC_422)
set_location data_idxvec_i3 16 16 3 # SB_DFFE (LogicCell: data_idxvec_i3_LC_422)
set_location add_123_5 16 16 3 # SB_CARRY (LogicCell: data_idxvec_i3_LC_422)
set_location add_123_6_lut 16 16 4 # SB_LUT4 (LogicCell: data_idxvec_i4_LC_423)
set_location data_idxvec_i4 16 16 4 # SB_DFFE (LogicCell: data_idxvec_i4_LC_423)
set_location add_123_6 16 16 4 # SB_CARRY (LogicCell: data_idxvec_i4_LC_423)
set_location add_123_7_lut 16 16 5 # SB_LUT4 (LogicCell: data_idxvec_i5_LC_424)
set_location data_idxvec_i5 16 16 5 # SB_DFFE (LogicCell: data_idxvec_i5_LC_424)
set_location add_123_7 16 16 5 # SB_CARRY (LogicCell: data_idxvec_i5_LC_424)
set_location add_123_8_lut 16 16 6 # SB_LUT4 (LogicCell: data_idxvec_i6_LC_425)
set_location data_idxvec_i6 16 16 6 # SB_DFFE (LogicCell: data_idxvec_i6_LC_425)
set_location add_123_8 16 16 6 # SB_CARRY (LogicCell: data_idxvec_i6_LC_425)
set_location add_123_9_lut 16 16 7 # SB_LUT4 (LogicCell: data_idxvec_i7_LC_426)
set_location data_idxvec_i7 16 16 7 # SB_DFFE (LogicCell: data_idxvec_i7_LC_426)
set_location add_123_9 16 16 7 # SB_CARRY (LogicCell: data_idxvec_i7_LC_426)
set_location add_64_10_lut 9 15 0 # SB_LUT4 (LogicCell: data_count_i0_i8_LC_427)
set_location data_count_i0_i8 9 15 0 # SB_DFFNESR (LogicCell: data_count_i0_i8_LC_427)
set_location add_64_10 9 15 0 # SB_CARRY (LogicCell: data_count_i0_i8_LC_427)
set_location add_64_11_lut 9 15 1 # SB_LUT4 (LogicCell: data_count_i0_i9_LC_428)
set_location data_count_i0_i9 9 15 1 # SB_DFFNESR (LogicCell: data_count_i0_i9_LC_428)
set_location add_64_2_lut 9 14 0 # SB_LUT4 (LogicCell: data_count_i0_i0_LC_429)
set_location data_count_i0_i0 9 14 0 # SB_DFFNESR (LogicCell: data_count_i0_i0_LC_429)
set_location add_64_2 9 14 0 # SB_CARRY (LogicCell: data_count_i0_i0_LC_429)
set_location add_64_3_lut 9 14 1 # SB_LUT4 (LogicCell: data_count_i0_i1_LC_430)
set_location data_count_i0_i1 9 14 1 # SB_DFFNESR (LogicCell: data_count_i0_i1_LC_430)
set_location add_64_3 9 14 1 # SB_CARRY (LogicCell: data_count_i0_i1_LC_430)
set_location add_64_4_lut 9 14 2 # SB_LUT4 (LogicCell: data_count_i0_i2_LC_431)
set_location data_count_i0_i2 9 14 2 # SB_DFFNESR (LogicCell: data_count_i0_i2_LC_431)
set_location add_64_4 9 14 2 # SB_CARRY (LogicCell: data_count_i0_i2_LC_431)
set_location add_64_5_lut 9 14 3 # SB_LUT4 (LogicCell: data_count_i0_i3_LC_432)
set_location data_count_i0_i3 9 14 3 # SB_DFFNESR (LogicCell: data_count_i0_i3_LC_432)
set_location add_64_5 9 14 3 # SB_CARRY (LogicCell: data_count_i0_i3_LC_432)
set_location add_64_6_lut 9 14 4 # SB_LUT4 (LogicCell: data_count_i0_i4_LC_433)
set_location data_count_i0_i4 9 14 4 # SB_DFFNESR (LogicCell: data_count_i0_i4_LC_433)
set_location add_64_6 9 14 4 # SB_CARRY (LogicCell: data_count_i0_i4_LC_433)
set_location add_64_7_lut 9 14 5 # SB_LUT4 (LogicCell: data_count_i0_i5_LC_434)
set_location data_count_i0_i5 9 14 5 # SB_DFFNESR (LogicCell: data_count_i0_i5_LC_434)
set_location add_64_7 9 14 5 # SB_CARRY (LogicCell: data_count_i0_i5_LC_434)
set_location add_64_8_lut 9 14 6 # SB_LUT4 (LogicCell: data_count_i0_i6_LC_435)
set_location data_count_i0_i6 9 14 6 # SB_DFFNESR (LogicCell: data_count_i0_i6_LC_435)
set_location add_64_8 9 14 6 # SB_CARRY (LogicCell: data_count_i0_i6_LC_435)
set_location add_64_9_lut 9 14 7 # SB_LUT4 (LogicCell: data_count_i0_i7_LC_436)
set_location data_count_i0_i7 9 14 7 # SB_DFFNESR (LogicCell: data_count_i0_i7_LC_436)
set_location add_64_9 9 14 7 # SB_CARRY (LogicCell: data_count_i0_i7_LC_436)
set_location add_65_10_lut 17 16 0 # SB_LUT4 (LogicCell: data_cntvec_i0_i8_LC_437)
set_location data_cntvec_i0_i8 17 16 0 # SB_DFFNESR (LogicCell: data_cntvec_i0_i8_LC_437)
set_location add_65_10 17 16 0 # SB_CARRY (LogicCell: data_cntvec_i0_i8_LC_437)
set_location add_65_11_lut 17 16 1 # SB_LUT4 (LogicCell: data_cntvec_i0_i9_LC_438)
set_location data_cntvec_i0_i9 17 16 1 # SB_DFFNESR (LogicCell: data_cntvec_i0_i9_LC_438)
set_location add_65_11 17 16 1 # SB_CARRY (LogicCell: data_cntvec_i0_i9_LC_438)
set_location add_65_12_lut 17 16 2 # SB_LUT4 (LogicCell: data_cntvec_i0_i10_LC_439)
set_location data_cntvec_i0_i10 17 16 2 # SB_DFFNESR (LogicCell: data_cntvec_i0_i10_LC_439)
set_location add_65_12 17 16 2 # SB_CARRY (LogicCell: data_cntvec_i0_i10_LC_439)
set_location add_65_13_lut 17 16 3 # SB_LUT4 (LogicCell: data_cntvec_i0_i11_LC_440)
set_location data_cntvec_i0_i11 17 16 3 # SB_DFFNESR (LogicCell: data_cntvec_i0_i11_LC_440)
set_location add_65_13 17 16 3 # SB_CARRY (LogicCell: data_cntvec_i0_i11_LC_440)
set_location add_65_14_lut 17 16 4 # SB_LUT4 (LogicCell: data_cntvec_i0_i12_LC_441)
set_location data_cntvec_i0_i12 17 16 4 # SB_DFFNESR (LogicCell: data_cntvec_i0_i12_LC_441)
set_location add_65_14 17 16 4 # SB_CARRY (LogicCell: data_cntvec_i0_i12_LC_441)
set_location add_65_15_lut 17 16 5 # SB_LUT4 (LogicCell: data_cntvec_i0_i13_LC_442)
set_location data_cntvec_i0_i13 17 16 5 # SB_DFFNESR (LogicCell: data_cntvec_i0_i13_LC_442)
set_location add_65_15 17 16 5 # SB_CARRY (LogicCell: data_cntvec_i0_i13_LC_442)
set_location add_65_16_lut 17 16 6 # SB_LUT4 (LogicCell: data_cntvec_i0_i14_LC_443)
set_location data_cntvec_i0_i14 17 16 6 # SB_DFFNESR (LogicCell: data_cntvec_i0_i14_LC_443)
set_location add_65_16 17 16 6 # SB_CARRY (LogicCell: data_cntvec_i0_i14_LC_443)
set_location add_65_17_lut 17 16 7 # SB_LUT4 (LogicCell: data_cntvec_i0_i15_LC_444)
set_location data_cntvec_i0_i15 17 16 7 # SB_DFFNESR (LogicCell: data_cntvec_i0_i15_LC_444)
set_location add_65_2_lut 17 15 0 # SB_LUT4 (LogicCell: data_cntvec_i0_i0_LC_445)
set_location data_cntvec_i0_i0 17 15 0 # SB_DFFNESR (LogicCell: data_cntvec_i0_i0_LC_445)
set_location add_65_2 17 15 0 # SB_CARRY (LogicCell: data_cntvec_i0_i0_LC_445)
set_location add_65_3_lut 17 15 1 # SB_LUT4 (LogicCell: data_cntvec_i0_i1_LC_446)
set_location data_cntvec_i0_i1 17 15 1 # SB_DFFNESR (LogicCell: data_cntvec_i0_i1_LC_446)
set_location add_65_3 17 15 1 # SB_CARRY (LogicCell: data_cntvec_i0_i1_LC_446)
set_location add_65_4_lut 17 15 2 # SB_LUT4 (LogicCell: data_cntvec_i0_i2_LC_447)
set_location data_cntvec_i0_i2 17 15 2 # SB_DFFNESR (LogicCell: data_cntvec_i0_i2_LC_447)
set_location add_65_4 17 15 2 # SB_CARRY (LogicCell: data_cntvec_i0_i2_LC_447)
set_location add_65_5_lut 17 15 3 # SB_LUT4 (LogicCell: data_cntvec_i0_i3_LC_448)
set_location data_cntvec_i0_i3 17 15 3 # SB_DFFNESR (LogicCell: data_cntvec_i0_i3_LC_448)
set_location add_65_5 17 15 3 # SB_CARRY (LogicCell: data_cntvec_i0_i3_LC_448)
set_location add_65_6_lut 17 15 4 # SB_LUT4 (LogicCell: data_cntvec_i0_i4_LC_449)
set_location data_cntvec_i0_i4 17 15 4 # SB_DFFNESR (LogicCell: data_cntvec_i0_i4_LC_449)
set_location add_65_6 17 15 4 # SB_CARRY (LogicCell: data_cntvec_i0_i4_LC_449)
set_location add_65_7_lut 17 15 5 # SB_LUT4 (LogicCell: data_cntvec_i0_i5_LC_450)
set_location data_cntvec_i0_i5 17 15 5 # SB_DFFNESR (LogicCell: data_cntvec_i0_i5_LC_450)
set_location add_65_7 17 15 5 # SB_CARRY (LogicCell: data_cntvec_i0_i5_LC_450)
set_location add_65_8_lut 17 15 6 # SB_LUT4 (LogicCell: data_cntvec_i0_i6_LC_451)
set_location data_cntvec_i0_i6 17 15 6 # SB_DFFNESR (LogicCell: data_cntvec_i0_i6_LC_451)
set_location add_65_8 17 15 6 # SB_CARRY (LogicCell: data_cntvec_i0_i6_LC_451)
set_location add_65_9_lut 17 15 7 # SB_LUT4 (LogicCell: data_cntvec_i0_i7_LC_452)
set_location data_cntvec_i0_i7 17 15 7 # SB_DFFNESR (LogicCell: data_cntvec_i0_i7_LC_452)
set_location add_65_9 17 15 7 # SB_CARRY (LogicCell: data_cntvec_i0_i7_LC_452)
set_location add_70_10_lut 11 19 7 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i8_LC_453)
set_location acadc_skipcnt_i0_i8 11 19 7 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i8_LC_453)
set_location add_70_10 11 19 7 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i8_LC_453)
set_location add_70_11_lut 11 20 0 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i9_LC_454)
set_location acadc_skipcnt_i0_i9 11 20 0 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i9_LC_454)
set_location add_70_11 11 20 0 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i9_LC_454)
set_location add_70_12_lut 11 20 1 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i10_LC_455)
set_location acadc_skipcnt_i0_i10 11 20 1 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i10_LC_455)
set_location add_70_12 11 20 1 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i10_LC_455)
set_location add_70_13_lut 11 20 2 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i11_LC_456)
set_location acadc_skipcnt_i0_i11 11 20 2 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i11_LC_456)
set_location add_70_13 11 20 2 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i11_LC_456)
set_location add_70_14_lut 11 20 3 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i12_LC_457)
set_location acadc_skipcnt_i0_i12 11 20 3 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i12_LC_457)
set_location add_70_14 11 20 3 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i12_LC_457)
set_location add_70_15_lut 11 20 4 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i13_LC_458)
set_location acadc_skipcnt_i0_i13 11 20 4 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i13_LC_458)
set_location add_70_15 11 20 4 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i13_LC_458)
set_location add_70_16_lut 11 20 5 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i14_LC_459)
set_location acadc_skipcnt_i0_i14 11 20 5 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i14_LC_459)
set_location add_70_16 11 20 5 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i14_LC_459)
set_location add_70_17_lut 11 20 6 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i15_LC_460)
set_location acadc_skipcnt_i0_i15 11 20 6 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i15_LC_460)
set_location add_70_2_lut 11 18 0 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i0_LC_461)
set_location acadc_skipcnt_i0_i0 11 18 0 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i0_LC_461)
set_location add_70_2 11 18 0 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i0_LC_461)
set_location add_70_3_lut 11 19 0 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i1_LC_462)
set_location acadc_skipcnt_i0_i1 11 19 0 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i1_LC_462)
set_location add_70_3 11 19 0 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i1_LC_462)
set_location add_70_4_lut 11 19 1 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i2_LC_463)
set_location acadc_skipcnt_i0_i2 11 19 1 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i2_LC_463)
set_location add_70_4 11 19 1 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i2_LC_463)
set_location add_70_5_lut 11 19 2 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i3_LC_464)
set_location acadc_skipcnt_i0_i3 11 19 2 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i3_LC_464)
set_location add_70_5 11 19 2 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i3_LC_464)
set_location add_70_6_lut 11 19 3 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i4_LC_465)
set_location acadc_skipcnt_i0_i4 11 19 3 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i4_LC_465)
set_location add_70_6 11 19 3 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i4_LC_465)
set_location add_70_7_lut 11 19 4 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i5_LC_466)
set_location acadc_skipcnt_i0_i5 11 19 4 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i5_LC_466)
set_location add_70_7 11 19 4 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i5_LC_466)
set_location add_70_8_lut 11 19 5 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i6_LC_467)
set_location acadc_skipcnt_i0_i6 11 19 5 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i6_LC_467)
set_location add_70_8 11 19 5 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i6_LC_467)
set_location add_70_9_lut 11 19 6 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i7_LC_468)
set_location acadc_skipcnt_i0_i7 11 19 6 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i7_LC_468)
set_location add_70_9 11 19 6 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i7_LC_468)
set_location comm_cmd_0__bdd_4_lut 7 14 0 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_LC_469)
set_location comm_cmd_0__bdd_4_lut_20409 11 14 1 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_20409_LC_470)
set_location comm_cmd_0__bdd_4_lut_20478 13 14 5 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_20478_LC_471)
set_location comm_cmd_0__bdd_4_lut_20518 12 6 0 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_20518_LC_472)
set_location comm_cmd_0__bdd_4_lut_20523 13 16 2 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_20523_LC_473)
set_location comm_cmd_0__bdd_4_lut_20538 13 11 6 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_20538_LC_474)
set_location comm_cmd_0__bdd_4_lut_20553 15 11 5 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_20553_LC_475)
set_location comm_cmd_0__bdd_4_lut_20562 11 14 0 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_20562_LC_476)
set_location comm_cmd_0__bdd_4_lut_20567 9 18 0 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_20567_LC_477)
set_location comm_cmd_1__bdd_4_lut 15 17 5 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_LC_478)
set_location comm_cmd_1__bdd_4_lut_20372 15 13 1 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_20372_LC_479)
set_location comm_cmd_1__bdd_4_lut_20377 7 14 6 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_20377_LC_480)
set_location comm_cmd_1__bdd_4_lut_20382 15 12 2 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_20382_LC_481)
set_location comm_cmd_1__bdd_4_lut_20387 15 17 0 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_20387_LC_482)
set_location comm_cmd_1__bdd_4_lut_20400 18 15 1 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_20400_LC_483)
set_location comm_cmd_1__bdd_4_lut_20414 18 13 1 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_20414_LC_484)
set_location comm_cmd_1__bdd_4_lut_20424 13 10 2 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_20424_LC_485)
set_location comm_cmd_1__bdd_4_lut_20439 6 16 4 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_20439_LC_486)
set_location comm_cmd_1__bdd_4_lut_20473 10 9 0 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_20473_LC_487)
set_location comm_cmd_1__bdd_4_lut_20483 8 12 5 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_20483_LC_488)
set_location comm_cmd_1__bdd_4_lut_20498 10 9 6 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_20498_LC_489)
set_location comm_cmd_1__bdd_4_lut_20508 20 15 5 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_20508_LC_490)
set_location comm_cmd_1__bdd_4_lut_20513 9 12 3 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_20513_LC_491)
set_location comm_cmd_1__bdd_4_lut_20533 8 12 0 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_20533_LC_492)
set_location comm_cmd_1__bdd_4_lut_20543 7 13 0 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_20543_LC_493)
set_location comm_cmd_1__bdd_4_lut_20548 10 14 0 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_20548_LC_494)
set_location comm_cmd_1__bdd_4_lut_20572 17 14 4 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_20572_LC_495)
set_location comm_cmd_1__bdd_4_lut_20577 15 15 6 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_20577_LC_496)
set_location comm_cmd_1__bdd_4_lut_20582 16 14 4 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_20582_LC_497)
set_location comm_cmd_2__bdd_4_lut 20 14 6 # SB_LUT4 (LogicCell: comm_cmd_2__bdd_4_lut_LC_498)
set_location comm_cmd_2__bdd_4_lut_20468 18 14 2 # SB_LUT4 (LogicCell: comm_cmd_2__bdd_4_lut_20468_LC_499)
set_location comm_cmd_2__bdd_4_lut_20488 19 13 2 # SB_LUT4 (LogicCell: comm_cmd_2__bdd_4_lut_20488_LC_500)
set_location comm_cmd_2__bdd_4_lut_20493 18 16 2 # SB_LUT4 (LogicCell: comm_cmd_2__bdd_4_lut_20493_LC_501)
set_location comm_cmd_2__bdd_4_lut_20503 13 13 1 # SB_LUT4 (LogicCell: comm_cmd_2__bdd_4_lut_20503_LC_502)
set_location comm_cmd_2__bdd_4_lut_20528 17 17 1 # SB_LUT4 (LogicCell: comm_cmd_2__bdd_4_lut_20528_LC_503)
set_location comm_cmd_6__I_0_372_i8_2_lut 14 13 5 # SB_LUT4 (LogicCell: comm_cmd_6__I_0_372_i8_2_lut_LC_504)
set_location comm_cmd_6__I_0_374_i10_2_lut 15 12 5 # SB_LUT4 (LogicCell: comm_cmd_6__I_0_374_i10_2_lut_LC_505)
set_location comm_cmd_6__I_0_374_i9_2_lut_3_lut 15 7 3 # SB_LUT4 (LogicCell: comm_cmd_6__I_0_374_i9_2_lut_3_lut_LC_506)
set_location comm_index_1__bdd_4_lut 16 8 5 # SB_LUT4 (LogicCell: comm_index_1__bdd_4_lut_LC_507)
set_location comm_index_1__bdd_4_lut_20419 11 12 1 # SB_LUT4 (LogicCell: comm_index_1__bdd_4_lut_20419_LC_508)
set_location comm_index_1__bdd_4_lut_20429 14 9 2 # SB_LUT4 (LogicCell: comm_index_1__bdd_4_lut_20429_LC_509)
set_location comm_index_1__bdd_4_lut_20434 15 9 2 # SB_LUT4 (LogicCell: comm_index_1__bdd_4_lut_20434_LC_510)
set_location comm_index_1__bdd_4_lut_20444 16 12 5 # SB_LUT4 (LogicCell: comm_index_1__bdd_4_lut_20444_LC_511)
set_location comm_index_1__bdd_4_lut_20449 13 5 1 # SB_LUT4 (LogicCell: comm_index_1__bdd_4_lut_20449_LC_512)
set_location comm_index_1__bdd_4_lut_20454 14 10 2 # SB_LUT4 (LogicCell: comm_index_1__bdd_4_lut_20454_LC_513)
set_location comm_index_1__bdd_4_lut_20463 12 10 3 # SB_LUT4 (LogicCell: comm_index_1__bdd_4_lut_20463_LC_514)
set_location comm_spi.RESET_I_0_100_2_lut 14 9 7 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_100_2_lut_LC_515)
set_location comm_spi.RESET_I_0_101_2_lut 11 10 7 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_101_2_lut_LC_516)
set_location comm_spi.RESET_I_0_102_2_lut 12 7 5 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_102_2_lut_LC_517)
set_location comm_spi.RESET_I_0_103_2_lut 12 10 7 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_103_2_lut_LC_518)
set_location comm_spi.RESET_I_0_104_2_lut 16 12 7 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_104_2_lut_LC_519)
set_location comm_spi.RESET_I_0_105_2_lut 14 10 7 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_105_2_lut_LC_520)
set_location comm_spi.RESET_I_0_106_2_lut 13 5 4 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_106_2_lut_LC_521)
set_location comm_spi.RESET_I_0_2_lut 12 6 3 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_2_lut_LC_522)
set_location comm_spi.RESET_I_0_86_2_lut 17 3 6 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_86_2_lut_LC_523)
set_location comm_spi.RESET_I_0_87_2_lut 15 5 6 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_87_2_lut_LC_524)
set_location comm_spi.RESET_I_0_88_2_lut 18 4 2 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_88_2_lut_LC_525)
set_location comm_spi.RESET_I_0_89_2_lut 16 2 7 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_89_2_lut_LC_526)
set_location comm_spi.RESET_I_0_90_2_lut 15 1 1 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_90_2_lut_LC_527)
set_location comm_spi.RESET_I_0_91_2_lut 15 5 7 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_91_2_lut_LC_528)
set_location comm_spi.RESET_I_0_92_2_lut 9 11 4 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_92_2_lut_LC_529)
set_location comm_spi.RESET_I_0_93_2_lut 12 9 5 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_93_2_lut_LC_530)
set_location comm_spi.RESET_I_0_94_2_lut 12 9 7 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_94_2_lut_LC_531)
set_location comm_spi.RESET_I_0_95_2_lut 9 11 0 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_95_2_lut_LC_532)
set_location comm_spi.RESET_I_0_96_2_lut 12 9 0 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_96_2_lut_LC_533)
set_location comm_spi.RESET_I_0_97_2_lut 12 9 3 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_97_2_lut_LC_534)
set_location comm_spi.RESET_I_0_98_2_lut 13 4 2 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_98_2_lut_LC_535)
set_location comm_spi.RESET_I_0_99_2_lut 13 4 3 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_99_2_lut_LC_536)
set_location comm_spi.i12596_3_lut 13 4 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i1_12620_12621_set_LC_537)
set_location comm_spi.data_tx_i1_12620_12621_set 13 4 0 # SB_DFFS (LogicCell: comm_spi.data_tx_i1_12620_12621_set_LC_537)
set_location comm_spi.i12600_3_lut 14 3 3 # SB_LUT4 (LogicCell: comm_spi.i12600_3_lut_LC_538)
set_location comm_spi.i12604_3_lut 16 4 5 # SB_LUT4 (LogicCell: comm_spi.i12604_3_lut_LC_539)
set_location comm_spi.i12608_3_lut 12 6 6 # SB_LUT4 (LogicCell: comm_spi.i12608_3_lut_LC_540)
set_location comm_spi.i12611_3_lut 13 12 0 # SB_LUT4 (LogicCell: comm_spi.imiso_83_12612_12613_set_LC_541)
set_location comm_spi.imiso_83_12612_12613_set 13 12 0 # SB_DFFNS (LogicCell: comm_spi.imiso_83_12612_12613_set_LC_541)
set_location comm_spi.i12614_3_lut 14 17 4 # SB_LUT4 (LogicCell: comm_spi.MISO_48_12606_12607_set_LC_542)
set_location comm_spi.MISO_48_12606_12607_set 14 17 4 # SB_DFFNS (LogicCell: comm_spi.MISO_48_12606_12607_set_LC_542)
set_location comm_spi.i12618_3_lut 16 4 7 # SB_LUT4 (LogicCell: comm_spi.i12618_3_lut_LC_543)
set_location comm_spi.i12622_3_lut 12 13 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i2_12624_12625_set_LC_544)
set_location comm_spi.data_tx_i2_12624_12625_set 12 13 0 # SB_DFFS (LogicCell: comm_spi.data_tx_i2_12624_12625_set_LC_544)
set_location comm_spi.i12626_3_lut 12 9 2 # SB_LUT4 (LogicCell: comm_spi.data_tx_i3_12628_12629_set_LC_545)
set_location comm_spi.data_tx_i3_12628_12629_set 12 9 2 # SB_DFFS (LogicCell: comm_spi.data_tx_i3_12628_12629_set_LC_545)
set_location comm_spi.i12630_3_lut 10 12 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i4_12632_12633_set_LC_546)
set_location comm_spi.data_tx_i4_12632_12633_set 10 12 0 # SB_DFFS (LogicCell: comm_spi.data_tx_i4_12632_12633_set_LC_546)
set_location comm_spi.i12634_3_lut 9 11 2 # SB_LUT4 (LogicCell: comm_spi.data_tx_i5_12636_12637_set_LC_547)
set_location comm_spi.data_tx_i5_12636_12637_set 9 11 2 # SB_DFFS (LogicCell: comm_spi.data_tx_i5_12636_12637_set_LC_547)
set_location comm_spi.i12638_3_lut 12 14 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i6_12640_12641_set_LC_548)
set_location comm_spi.data_tx_i6_12640_12641_set 12 14 0 # SB_DFFS (LogicCell: comm_spi.data_tx_i6_12640_12641_set_LC_548)
set_location comm_spi.i12642_3_lut 9 8 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i7_12609_12610_set_LC_549)
set_location comm_spi.data_tx_i7_12609_12610_set 9 8 0 # SB_DFFS (LogicCell: comm_spi.data_tx_i7_12609_12610_set_LC_549)
set_location comm_spi.i17839_1_lut 16 10 3 # SB_LUT4 (LogicCell: comm_spi.bit_cnt_3787__i0_LC_550)
set_location comm_spi.bit_cnt_3787__i0 16 10 3 # SB_DFFNR (LogicCell: comm_spi.bit_cnt_3787__i0_LC_550)
set_location comm_spi.i17841_2_lut 16 10 2 # SB_LUT4 (LogicCell: comm_spi.bit_cnt_3787__i1_LC_551)
set_location comm_spi.bit_cnt_3787__i1 16 10 2 # SB_DFFNR (LogicCell: comm_spi.bit_cnt_3787__i1_LC_551)
set_location comm_spi.i17848_2_lut_3_lut 16 10 1 # SB_LUT4 (LogicCell: comm_spi.bit_cnt_3787__i2_LC_552)
set_location comm_spi.bit_cnt_3787__i2 16 10 1 # SB_DFFNR (LogicCell: comm_spi.bit_cnt_3787__i2_LC_552)
set_location comm_spi.i17855_3_lut_4_lut 16 10 0 # SB_LUT4 (LogicCell: comm_spi.bit_cnt_3787__i3_LC_553)
set_location comm_spi.bit_cnt_3787__i3 16 10 0 # SB_DFFNR (LogicCell: comm_spi.bit_cnt_3787__i3_LC_553)
set_location comm_spi.i1_2_lut 19 9 0 # SB_LUT4 (LogicCell: comm_spi.data_valid_85_LC_554)
set_location comm_spi.data_valid_85 19 9 0 # SB_DFFNR (LogicCell: comm_spi.data_valid_85_LC_554)
set_location comm_spi.i1_2_lut_3_lut 19 10 0 # SB_LUT4 (LogicCell: comm_spi.data_rx_i7_LC_555)
set_location comm_spi.data_rx_i7 19 10 0 # SB_DFFR (LogicCell: comm_spi.data_rx_i7_LC_555)
set_location comm_spi.i1_2_lut_3_lut_adj_42 19 10 1 # SB_LUT4 (LogicCell: comm_spi.data_rx_i6_LC_556)
set_location comm_spi.data_rx_i6 19 10 1 # SB_DFFR (LogicCell: comm_spi.data_rx_i6_LC_556)
set_location comm_spi.i1_2_lut_3_lut_adj_43 19 10 2 # SB_LUT4 (LogicCell: comm_spi.data_rx_i5_LC_557)
set_location comm_spi.data_rx_i5 19 10 2 # SB_DFFR (LogicCell: comm_spi.data_rx_i5_LC_557)
set_location comm_spi.i1_2_lut_3_lut_adj_44 19 10 3 # SB_LUT4 (LogicCell: comm_spi.data_rx_i4_LC_558)
set_location comm_spi.data_rx_i4 19 10 3 # SB_DFFR (LogicCell: comm_spi.data_rx_i4_LC_558)
set_location comm_spi.i1_2_lut_3_lut_adj_45 19 10 4 # SB_LUT4 (LogicCell: comm_spi.data_rx_i3_LC_559)
set_location comm_spi.data_rx_i3 19 10 4 # SB_DFFR (LogicCell: comm_spi.data_rx_i3_LC_559)
set_location comm_spi.i1_2_lut_3_lut_adj_46 19 10 5 # SB_LUT4 (LogicCell: comm_spi.data_rx_i2_LC_560)
set_location comm_spi.data_rx_i2 19 10 5 # SB_DFFR (LogicCell: comm_spi.data_rx_i2_LC_560)
set_location comm_spi.i1_2_lut_3_lut_adj_47 19 10 6 # SB_LUT4 (LogicCell: comm_spi.data_rx_i1_LC_561)
set_location comm_spi.data_rx_i1 19 10 6 # SB_DFFR (LogicCell: comm_spi.data_rx_i1_LC_561)
set_location comm_spi.i20203_4_lut_3_lut 14 3 2 # SB_LUT4 (LogicCell: comm_spi.i20203_4_lut_3_lut_LC_562)
set_location comm_spi.i20208_4_lut_3_lut 16 7 1 # SB_LUT4 (LogicCell: comm_spi.i20208_4_lut_3_lut_LC_563)
set_location comm_spi.i20213_4_lut_3_lut 14 9 6 # SB_LUT4 (LogicCell: comm_spi.i20213_4_lut_3_lut_LC_564)
set_location comm_spi.i20218_4_lut_3_lut 13 4 4 # SB_LUT4 (LogicCell: comm_spi.i20218_4_lut_3_lut_LC_565)
set_location comm_spi.i20223_4_lut_3_lut 16 4 6 # SB_LUT4 (LogicCell: comm_spi.i20223_4_lut_3_lut_LC_566)
set_location comm_spi.i20228_4_lut_3_lut 12 9 1 # SB_LUT4 (LogicCell: comm_spi.i20228_4_lut_3_lut_LC_567)
set_location comm_spi.i20233_4_lut_3_lut 11 9 4 # SB_LUT4 (LogicCell: comm_spi.i20233_4_lut_3_lut_LC_568)
set_location comm_spi.i20238_4_lut_3_lut 9 11 1 # SB_LUT4 (LogicCell: comm_spi.i20238_4_lut_3_lut_LC_569)
set_location comm_spi.i20243_4_lut_3_lut 9 11 3 # SB_LUT4 (LogicCell: comm_spi.i20243_4_lut_3_lut_LC_570)
set_location comm_spi.i20248_4_lut_3_lut 12 9 6 # SB_LUT4 (LogicCell: comm_spi.i20248_4_lut_3_lut_LC_571)
set_location comm_spi.i20253_4_lut_3_lut 13 5 3 # SB_LUT4 (LogicCell: comm_spi.i20253_4_lut_3_lut_LC_572)
set_location comm_spi.i2_3_lut 18 10 6 # SB_LUT4 (LogicCell: comm_spi.i2_3_lut_LC_573)
set_location comm_state_1__bdd_4_lut 19 11 1 # SB_LUT4 (LogicCell: comm_state_1__bdd_4_lut_LC_574)
set_location comm_state_3__I_0_346_Mux_0_i15_3_lut 17 10 1 # SB_LUT4 (LogicCell: comm_state_i0_LC_575)
set_location comm_state_i0 17 10 1 # SB_DFFE (LogicCell: comm_state_i0_LC_575)
set_location comm_state_3__I_0_346_Mux_1_i15_4_lut 20 9 5 # SB_LUT4 (LogicCell: comm_state_i1_LC_576)
set_location comm_state_i1 20 9 5 # SB_DFFE (LogicCell: comm_state_i1_LC_576)
set_location comm_state_3__I_0_346_Mux_1_i2_3_lut_4_lut 20 9 3 # SB_LUT4 (LogicCell: comm_state_3__I_0_346_Mux_1_i2_3_lut_4_lut_LC_577)
set_location comm_state_3__I_0_346_Mux_1_i8_3_lut_4_lut 20 9 0 # SB_LUT4 (LogicCell: comm_state_3__I_0_346_Mux_1_i8_3_lut_4_lut_LC_578)
set_location comm_state_3__I_0_346_Mux_2_i4_3_lut 16 9 6 # SB_LUT4 (LogicCell: comm_state_3__I_0_346_Mux_2_i4_3_lut_LC_579)
set_location comm_state_3__I_0_346_Mux_2_i6_4_lut 20 10 2 # SB_LUT4 (LogicCell: comm_state_3__I_0_346_Mux_2_i6_4_lut_LC_580)
set_location comm_state_3__I_0_346_Mux_2_i7_4_lut 20 10 3 # SB_LUT4 (LogicCell: comm_state_i2_LC_581)
set_location comm_state_i2 20 10 3 # SB_DFFESR (LogicCell: comm_state_i2_LC_581)
set_location comm_state_3__I_0_346_Mux_3_i15_4_lut 18 8 1 # SB_LUT4 (LogicCell: comm_state_i3_LC_582)
set_location comm_state_i3 18 8 1 # SB_DFFE (LogicCell: comm_state_i3_LC_582)
set_location comm_state_3__I_0_346_Mux_3_i7_4_lut 18 8 6 # SB_LUT4 (LogicCell: comm_state_3__I_0_346_Mux_3_i7_4_lut_LC_583)
set_location comm_state_3__I_0_351_Mux_0_i6_3_lut 12 11 0 # SB_LUT4 (LogicCell: comm_buf_0__i0_LC_584)
set_location comm_buf_0__i0 12 11 0 # SB_DFFESR (LogicCell: comm_buf_0__i0_LC_584)
set_location comm_state_3__I_0_351_Mux_1_i6_3_lut 12 11 1 # SB_LUT4 (LogicCell: comm_buf_0__i1_LC_585)
set_location comm_buf_0__i1 12 11 1 # SB_DFFESR (LogicCell: comm_buf_0__i1_LC_585)
set_location comm_state_3__I_0_351_Mux_2_i6_3_lut 12 11 2 # SB_LUT4 (LogicCell: comm_buf_0__i2_LC_586)
set_location comm_buf_0__i2 12 11 2 # SB_DFFESR (LogicCell: comm_buf_0__i2_LC_586)
set_location comm_state_3__I_0_351_Mux_3_i6_3_lut 22 11 4 # SB_LUT4 (LogicCell: comm_buf_0__i3_LC_587)
set_location comm_buf_0__i3 22 11 4 # SB_DFFESR (LogicCell: comm_buf_0__i3_LC_587)
set_location comm_state_3__I_0_351_Mux_4_i6_3_lut 12 11 3 # SB_LUT4 (LogicCell: comm_buf_0__i4_LC_588)
set_location comm_buf_0__i4 12 11 3 # SB_DFFESR (LogicCell: comm_buf_0__i4_LC_588)
set_location comm_state_3__I_0_351_Mux_5_i6_3_lut 12 11 4 # SB_LUT4 (LogicCell: comm_buf_0__i5_LC_589)
set_location comm_buf_0__i5 12 11 4 # SB_DFFESR (LogicCell: comm_buf_0__i5_LC_589)
set_location comm_state_3__I_0_351_Mux_6_i6_3_lut 12 11 5 # SB_LUT4 (LogicCell: comm_buf_0__i6_LC_590)
set_location comm_buf_0__i6 12 11 5 # SB_DFFESR (LogicCell: comm_buf_0__i6_LC_590)
set_location comm_state_3__I_0_351_Mux_7_i6_3_lut 12 11 6 # SB_LUT4 (LogicCell: comm_buf_0__i7_LC_591)
set_location comm_buf_0__i7 12 11 6 # SB_DFFESR (LogicCell: comm_buf_0__i7_LC_591)
set_location comm_state_3__I_0_352_Mux_1_i6_3_lut 18 14 5 # SB_LUT4 (LogicCell: comm_buf_1__i1_LC_592)
set_location comm_buf_1__i1 18 14 5 # SB_DFFESR (LogicCell: comm_buf_1__i1_LC_592)
set_location comm_state_3__I_0_352_Mux_2_i6_3_lut 18 16 5 # SB_LUT4 (LogicCell: comm_buf_1__i2_LC_593)
set_location comm_buf_1__i2 18 16 5 # SB_DFFESR (LogicCell: comm_buf_1__i2_LC_593)
set_location comm_state_3__I_0_352_Mux_3_i6_3_lut 17 13 0 # SB_LUT4 (LogicCell: comm_buf_1__i3_LC_594)
set_location comm_buf_1__i3 17 13 0 # SB_DFFESR (LogicCell: comm_buf_1__i3_LC_594)
set_location comm_state_3__I_0_352_Mux_4_i6_3_lut 18 15 5 # SB_LUT4 (LogicCell: comm_buf_1__i4_LC_595)
set_location comm_buf_1__i4 18 15 5 # SB_DFFESR (LogicCell: comm_buf_1__i4_LC_595)
set_location comm_state_3__I_0_352_Mux_5_i6_3_lut 18 13 5 # SB_LUT4 (LogicCell: comm_buf_1__i5_LC_596)
set_location comm_buf_1__i5 18 13 5 # SB_DFFESR (LogicCell: comm_buf_1__i5_LC_596)
set_location comm_state_3__I_0_352_Mux_6_i6_3_lut 17 13 1 # SB_LUT4 (LogicCell: comm_buf_1__i6_LC_597)
set_location comm_buf_1__i6 17 13 1 # SB_DFFESR (LogicCell: comm_buf_1__i6_LC_597)
set_location comm_state_3__I_0_352_Mux_7_i6_3_lut 19 13 5 # SB_LUT4 (LogicCell: comm_buf_1__i7_LC_598)
set_location comm_buf_1__i7 19 13 5 # SB_DFFESR (LogicCell: comm_buf_1__i7_LC_598)
set_location comm_state_3__I_0_353_Mux_0_i6_3_lut 12 12 0 # SB_LUT4 (LogicCell: comm_buf_2__i0_LC_599)
set_location comm_buf_2__i0 12 12 0 # SB_DFFESR (LogicCell: comm_buf_2__i0_LC_599)
set_location comm_state_3__I_0_353_Mux_1_i6_3_lut 12 12 1 # SB_LUT4 (LogicCell: comm_buf_2__i1_LC_600)
set_location comm_buf_2__i1 12 12 1 # SB_DFFESR (LogicCell: comm_buf_2__i1_LC_600)
set_location comm_state_3__I_0_353_Mux_2_i6_3_lut 12 12 2 # SB_LUT4 (LogicCell: comm_buf_2__i2_LC_601)
set_location comm_buf_2__i2 12 12 2 # SB_DFFESR (LogicCell: comm_buf_2__i2_LC_601)
set_location comm_state_3__I_0_353_Mux_3_i6_3_lut 12 12 3 # SB_LUT4 (LogicCell: comm_buf_2__i3_LC_602)
set_location comm_buf_2__i3 12 12 3 # SB_DFFESR (LogicCell: comm_buf_2__i3_LC_602)
set_location comm_state_3__I_0_353_Mux_4_i6_3_lut 12 12 4 # SB_LUT4 (LogicCell: comm_buf_2__i4_LC_603)
set_location comm_buf_2__i4 12 12 4 # SB_DFFESR (LogicCell: comm_buf_2__i4_LC_603)
set_location comm_state_3__I_0_353_Mux_5_i6_3_lut 12 12 5 # SB_LUT4 (LogicCell: comm_buf_2__i5_LC_604)
set_location comm_buf_2__i5 12 12 5 # SB_DFFESR (LogicCell: comm_buf_2__i5_LC_604)
set_location comm_state_3__I_0_353_Mux_6_i6_3_lut 12 12 6 # SB_LUT4 (LogicCell: comm_buf_2__i6_LC_605)
set_location comm_buf_2__i6 12 12 6 # SB_DFFESR (LogicCell: comm_buf_2__i6_LC_605)
set_location comm_state_3__I_0_353_Mux_7_i6_3_lut 12 12 7 # SB_LUT4 (LogicCell: comm_buf_2__i7_LC_606)
set_location comm_buf_2__i7 12 12 7 # SB_DFFESR (LogicCell: comm_buf_2__i7_LC_606)
set_location comm_state_3__I_0_358_Mux_0_i15_4_lut 18 19 6 # SB_LUT4 (LogicCell: comm_state_3__I_0_358_Mux_0_i15_4_lut_LC_607)
set_location comm_state_3__I_0_358_Mux_1_i15_4_lut 13 19 4 # SB_LUT4 (LogicCell: comm_state_3__I_0_358_Mux_1_i15_4_lut_LC_608)
set_location comm_state_3__I_0_358_Mux_2_i15_4_lut 14 16 2 # SB_LUT4 (LogicCell: comm_state_3__I_0_358_Mux_2_i15_4_lut_LC_609)
set_location comm_state_3__I_0_358_Mux_3_i15_4_lut 13 17 0 # SB_LUT4 (LogicCell: comm_state_3__I_0_358_Mux_3_i15_4_lut_LC_610)
set_location comm_state_3__I_0_358_Mux_4_i15_4_lut 15 15 2 # SB_LUT4 (LogicCell: comm_state_3__I_0_358_Mux_4_i15_4_lut_LC_611)
set_location comm_state_3__I_0_358_Mux_5_i15_4_lut 19 15 2 # SB_LUT4 (LogicCell: comm_state_3__I_0_358_Mux_5_i15_4_lut_LC_612)
set_location comm_state_3__I_0_358_Mux_6_i15_4_lut 15 19 4 # SB_LUT4 (LogicCell: comm_state_3__I_0_358_Mux_6_i15_4_lut_LC_613)
set_location comm_state_3__I_0_358_Mux_7_i15_4_lut 15 19 7 # SB_LUT4 (LogicCell: comm_state_3__I_0_358_Mux_7_i15_4_lut_LC_614)
set_location comm_state_3__I_0_358_Mux_8_i15_4_lut 14 19 7 # SB_LUT4 (LogicCell: comm_state_3__I_0_358_Mux_8_i15_4_lut_LC_615)
set_location comm_state_3__I_0_358_Mux_9_i15_4_lut 15 19 2 # SB_LUT4 (LogicCell: comm_state_3__I_0_358_Mux_9_i15_4_lut_LC_616)
set_location comm_state_3__I_0_370_i15_4_lut_4_lut 22 8 7 # SB_LUT4 (LogicCell: comm_response_305_LC_617)
set_location comm_response_305 22 8 7 # SB_DFFE (LogicCell: comm_response_305_LC_617)
set_location dds0_mclkcnt_i7_3792_add_4_2_lut 19 7 0 # SB_LUT4 (LogicCell: dds0_mclkcnt_i7_3792__i0_LC_618)
set_location dds0_mclkcnt_i7_3792__i0 19 7 0 # SB_DFFN (LogicCell: dds0_mclkcnt_i7_3792__i0_LC_618)
set_location dds0_mclkcnt_i7_3792_add_4_2 19 7 0 # SB_CARRY (LogicCell: dds0_mclkcnt_i7_3792__i0_LC_618)
set_location dds0_mclkcnt_i7_3792_add_4_3_lut 19 7 1 # SB_LUT4 (LogicCell: dds0_mclkcnt_i7_3792__i1_LC_619)
set_location dds0_mclkcnt_i7_3792__i1 19 7 1 # SB_DFFN (LogicCell: dds0_mclkcnt_i7_3792__i1_LC_619)
set_location dds0_mclkcnt_i7_3792_add_4_3 19 7 1 # SB_CARRY (LogicCell: dds0_mclkcnt_i7_3792__i1_LC_619)
set_location dds0_mclkcnt_i7_3792_add_4_4_lut 19 7 2 # SB_LUT4 (LogicCell: dds0_mclkcnt_i7_3792__i2_LC_620)
set_location dds0_mclkcnt_i7_3792__i2 19 7 2 # SB_DFFN (LogicCell: dds0_mclkcnt_i7_3792__i2_LC_620)
set_location dds0_mclkcnt_i7_3792_add_4_4 19 7 2 # SB_CARRY (LogicCell: dds0_mclkcnt_i7_3792__i2_LC_620)
set_location dds0_mclkcnt_i7_3792_add_4_5_lut 19 7 3 # SB_LUT4 (LogicCell: dds0_mclkcnt_i7_3792__i3_LC_621)
set_location dds0_mclkcnt_i7_3792__i3 19 7 3 # SB_DFFN (LogicCell: dds0_mclkcnt_i7_3792__i3_LC_621)
set_location dds0_mclkcnt_i7_3792_add_4_5 19 7 3 # SB_CARRY (LogicCell: dds0_mclkcnt_i7_3792__i3_LC_621)
set_location dds0_mclkcnt_i7_3792_add_4_6_lut 19 7 4 # SB_LUT4 (LogicCell: dds0_mclkcnt_i7_3792__i4_LC_622)
set_location dds0_mclkcnt_i7_3792__i4 19 7 4 # SB_DFFN (LogicCell: dds0_mclkcnt_i7_3792__i4_LC_622)
set_location dds0_mclkcnt_i7_3792_add_4_6 19 7 4 # SB_CARRY (LogicCell: dds0_mclkcnt_i7_3792__i4_LC_622)
set_location dds0_mclkcnt_i7_3792_add_4_7_lut 19 7 5 # SB_LUT4 (LogicCell: dds0_mclkcnt_i7_3792__i5_LC_623)
set_location dds0_mclkcnt_i7_3792__i5 19 7 5 # SB_DFFN (LogicCell: dds0_mclkcnt_i7_3792__i5_LC_623)
set_location dds0_mclkcnt_i7_3792_add_4_7 19 7 5 # SB_CARRY (LogicCell: dds0_mclkcnt_i7_3792__i5_LC_623)
set_location dds0_mclkcnt_i7_3792_add_4_8_lut 19 7 6 # SB_LUT4 (LogicCell: dds0_mclkcnt_i7_3792__i6_LC_624)
set_location dds0_mclkcnt_i7_3792__i6 19 7 6 # SB_DFFN (LogicCell: dds0_mclkcnt_i7_3792__i6_LC_624)
set_location dds0_mclkcnt_i7_3792_add_4_8 19 7 6 # SB_CARRY (LogicCell: dds0_mclkcnt_i7_3792__i6_LC_624)
set_location dds0_mclkcnt_i7_3792_add_4_9_lut 19 7 7 # SB_LUT4 (LogicCell: dds0_mclkcnt_i7_3792__i7_LC_625)
set_location dds0_mclkcnt_i7_3792__i7 19 7 7 # SB_DFFN (LogicCell: dds0_mclkcnt_i7_3792__i7_LC_625)
set_location eis_state_1__bdd_4_lut_4_lut 11 15 2 # SB_LUT4 (LogicCell: eis_state_1__bdd_4_lut_4_lut_LC_626)
set_location equal_185_i9_2_lut_3_lut 20 12 6 # SB_LUT4 (LogicCell: equal_185_i9_2_lut_3_lut_LC_627)
set_location equal_188_i9_2_lut_3_lut 15 11 3 # SB_LUT4 (LogicCell: equal_188_i9_2_lut_3_lut_LC_628)
set_location equal_58_i14_2_lut 13 16 3 # SB_LUT4 (LogicCell: equal_58_i14_2_lut_LC_629)
set_location i10475_3_lut 13 11 5 # SB_LUT4 (LogicCell: i10475_3_lut_LC_630)
set_location i10476_3_lut 11 11 0 # SB_LUT4 (LogicCell: comm_test_buf_24_i1_LC_631)
set_location comm_test_buf_24_i1 11 11 0 # SB_DFFESR (LogicCell: comm_test_buf_24_i1_LC_631)
set_location i10481_3_lut 14 10 6 # SB_LUT4 (LogicCell: i10481_3_lut_LC_632)
set_location i10482_3_lut 11 11 1 # SB_LUT4 (LogicCell: comm_test_buf_24_i2_LC_633)
set_location comm_test_buf_24_i2 11 11 1 # SB_DFFESR (LogicCell: comm_test_buf_24_i2_LC_633)
set_location i10493_3_lut 12 10 6 # SB_LUT4 (LogicCell: i10493_3_lut_LC_634)
set_location i10494_3_lut 11 11 2 # SB_LUT4 (LogicCell: comm_test_buf_24_i4_LC_635)
set_location comm_test_buf_24_i4 11 11 2 # SB_DFFESR (LogicCell: comm_test_buf_24_i4_LC_635)
set_location i10505_3_lut 11 10 6 # SB_LUT4 (LogicCell: i10505_3_lut_LC_636)
set_location i10506_3_lut 11 11 3 # SB_LUT4 (LogicCell: comm_test_buf_24_i6_LC_637)
set_location comm_test_buf_24_i6 11 11 3 # SB_DFFESR (LogicCell: comm_test_buf_24_i6_LC_637)
set_location i10511_3_lut 10 13 7 # SB_LUT4 (LogicCell: i10511_3_lut_LC_638)
set_location i10512_3_lut 11 11 4 # SB_LUT4 (LogicCell: comm_test_buf_24_i7_LC_639)
set_location comm_test_buf_24_i7 11 11 4 # SB_DFFESR (LogicCell: comm_test_buf_24_i7_LC_639)
set_location i10_4_lut 15 6 5 # SB_LUT4 (LogicCell: i10_4_lut_LC_640)
set_location i10_4_lut_adj_236 14 16 5 # SB_LUT4 (LogicCell: i10_4_lut_adj_236_LC_641)
set_location i11570_3_lut 18 11 7 # SB_LUT4 (LogicCell: i11570_3_lut_LC_642)
set_location i11636_3_lut 14 15 0 # SB_LUT4 (LogicCell: comm_length_i0_LC_643)
set_location comm_length_i0 14 15 0 # SB_DFFESR (LogicCell: comm_length_i0_LC_643)
set_location i11652_3_lut 17 13 2 # SB_LUT4 (LogicCell: comm_buf_1__i0_LC_644)
set_location comm_buf_1__i0 17 13 2 # SB_DFFESR (LogicCell: comm_buf_1__i0_LC_644)
set_location i11656_3_lut 14 11 0 # SB_LUT4 (LogicCell: comm_buf_3__i0_LC_645)
set_location comm_buf_3__i0 14 11 0 # SB_DFFESR (LogicCell: comm_buf_3__i0_LC_645)
set_location i11660_3_lut 19 12 0 # SB_LUT4 (LogicCell: comm_buf_4__i0_LC_646)
set_location comm_buf_4__i0 19 12 0 # SB_DFFESR (LogicCell: comm_buf_4__i0_LC_646)
set_location i11664_3_lut 15 10 0 # SB_LUT4 (LogicCell: comm_buf_5__i0_LC_647)
set_location comm_buf_5__i0 15 10 0 # SB_DFFESR (LogicCell: comm_buf_5__i0_LC_647)
set_location i11_3_lut_4_lut 6 8 3 # SB_LUT4 (LogicCell: buf_cfgRTD_i5_LC_648)
set_location buf_cfgRTD_i5 6 8 3 # SB_DFF (LogicCell: buf_cfgRTD_i5_LC_648)
set_location i11_3_lut_4_lut_adj_246 14 18 2 # SB_LUT4 (LogicCell: trig_dds0_307_LC_649)
set_location trig_dds0_307 14 18 2 # SB_DFF (LogicCell: trig_dds0_307_LC_649)
set_location i11_4_lut 16 6 0 # SB_LUT4 (LogicCell: i11_4_lut_LC_650)
set_location i11_4_lut_adj_122 15 11 2 # SB_LUT4 (LogicCell: comm_cmd_i3_LC_651)
set_location comm_cmd_i3 15 11 2 # SB_DFF (LogicCell: comm_cmd_i3_LC_651)
set_location i11_4_lut_adj_123 15 11 1 # SB_LUT4 (LogicCell: comm_cmd_i2_LC_652)
set_location comm_cmd_i2 15 11 1 # SB_DFF (LogicCell: comm_cmd_i2_LC_652)
set_location i11_4_lut_adj_124 16 11 1 # SB_LUT4 (LogicCell: comm_cmd_i1_LC_653)
set_location comm_cmd_i1 16 11 1 # SB_DFF (LogicCell: comm_cmd_i1_LC_653)
set_location i11_4_lut_adj_203 15 6 4 # SB_LUT4 (LogicCell: i11_4_lut_adj_203_LC_654)
set_location i11_4_lut_adj_223 15 11 0 # SB_LUT4 (LogicCell: comm_cmd_i0_LC_655)
set_location comm_cmd_i0 15 11 0 # SB_DFF (LogicCell: comm_cmd_i0_LC_655)
set_location i11_4_lut_adj_293 15 12 4 # SB_LUT4 (LogicCell: comm_cmd_i4_LC_656)
set_location comm_cmd_i4 15 12 4 # SB_DFF (LogicCell: comm_cmd_i4_LC_656)
set_location i12011_3_lut 15 10 1 # SB_LUT4 (LogicCell: comm_buf_5__i7_LC_657)
set_location comm_buf_5__i7 15 10 1 # SB_DFFESR (LogicCell: comm_buf_5__i7_LC_657)
set_location i12015_3_lut 15 10 2 # SB_LUT4 (LogicCell: comm_buf_5__i6_LC_658)
set_location comm_buf_5__i6 15 10 2 # SB_DFFESR (LogicCell: comm_buf_5__i6_LC_658)
set_location i12019_3_lut 15 10 3 # SB_LUT4 (LogicCell: comm_buf_5__i5_LC_659)
set_location comm_buf_5__i5 15 10 3 # SB_DFFESR (LogicCell: comm_buf_5__i5_LC_659)
set_location i12023_3_lut 15 10 4 # SB_LUT4 (LogicCell: comm_buf_5__i4_LC_660)
set_location comm_buf_5__i4 15 10 4 # SB_DFFESR (LogicCell: comm_buf_5__i4_LC_660)
set_location i12027_3_lut 15 10 5 # SB_LUT4 (LogicCell: comm_buf_5__i3_LC_661)
set_location comm_buf_5__i3 15 10 5 # SB_DFFESR (LogicCell: comm_buf_5__i3_LC_661)
set_location i12031_3_lut 15 10 6 # SB_LUT4 (LogicCell: comm_buf_5__i2_LC_662)
set_location comm_buf_5__i2 15 10 6 # SB_DFFESR (LogicCell: comm_buf_5__i2_LC_662)
set_location i12035_3_lut 15 10 7 # SB_LUT4 (LogicCell: comm_buf_5__i1_LC_663)
set_location comm_buf_5__i1 15 10 7 # SB_DFFESR (LogicCell: comm_buf_5__i1_LC_663)
set_location i12039_3_lut 19 12 1 # SB_LUT4 (LogicCell: comm_buf_4__i7_LC_664)
set_location comm_buf_4__i7 19 12 1 # SB_DFFESR (LogicCell: comm_buf_4__i7_LC_664)
set_location i12043_3_lut 19 12 2 # SB_LUT4 (LogicCell: comm_buf_4__i6_LC_665)
set_location comm_buf_4__i6 19 12 2 # SB_DFFESR (LogicCell: comm_buf_4__i6_LC_665)
set_location i12047_3_lut 19 12 3 # SB_LUT4 (LogicCell: comm_buf_4__i5_LC_666)
set_location comm_buf_4__i5 19 12 3 # SB_DFFESR (LogicCell: comm_buf_4__i5_LC_666)
set_location i12051_3_lut 19 12 4 # SB_LUT4 (LogicCell: comm_buf_4__i4_LC_667)
set_location comm_buf_4__i4 19 12 4 # SB_DFFESR (LogicCell: comm_buf_4__i4_LC_667)
set_location i12055_3_lut 19 12 5 # SB_LUT4 (LogicCell: comm_buf_4__i3_LC_668)
set_location comm_buf_4__i3 19 12 5 # SB_DFFESR (LogicCell: comm_buf_4__i3_LC_668)
set_location i12059_3_lut 19 12 6 # SB_LUT4 (LogicCell: comm_buf_4__i2_LC_669)
set_location comm_buf_4__i2 19 12 6 # SB_DFFESR (LogicCell: comm_buf_4__i2_LC_669)
set_location i12063_3_lut 19 12 7 # SB_LUT4 (LogicCell: comm_buf_4__i1_LC_670)
set_location comm_buf_4__i1 19 12 7 # SB_DFFESR (LogicCell: comm_buf_4__i1_LC_670)
set_location i12067_3_lut 14 11 1 # SB_LUT4 (LogicCell: comm_buf_3__i7_LC_671)
set_location comm_buf_3__i7 14 11 1 # SB_DFFESR (LogicCell: comm_buf_3__i7_LC_671)
set_location i12071_3_lut 14 11 2 # SB_LUT4 (LogicCell: comm_buf_3__i6_LC_672)
set_location comm_buf_3__i6 14 11 2 # SB_DFFESR (LogicCell: comm_buf_3__i6_LC_672)
set_location i12075_3_lut 14 11 3 # SB_LUT4 (LogicCell: comm_buf_3__i5_LC_673)
set_location comm_buf_3__i5 14 11 3 # SB_DFFESR (LogicCell: comm_buf_3__i5_LC_673)
set_location i12079_3_lut 14 11 4 # SB_LUT4 (LogicCell: comm_buf_3__i4_LC_674)
set_location comm_buf_3__i4 14 11 4 # SB_DFFESR (LogicCell: comm_buf_3__i4_LC_674)
set_location i12083_3_lut 14 11 5 # SB_LUT4 (LogicCell: comm_buf_3__i3_LC_675)
set_location comm_buf_3__i3 14 11 5 # SB_DFFESR (LogicCell: comm_buf_3__i3_LC_675)
set_location i12087_3_lut 14 11 6 # SB_LUT4 (LogicCell: comm_buf_3__i2_LC_676)
set_location comm_buf_3__i2 14 11 6 # SB_DFFESR (LogicCell: comm_buf_3__i2_LC_676)
set_location i12091_3_lut 14 11 7 # SB_LUT4 (LogicCell: comm_buf_3__i1_LC_677)
set_location comm_buf_3__i1 14 11 7 # SB_DFFESR (LogicCell: comm_buf_3__i1_LC_677)
set_location i12123_2_lut 18 10 2 # SB_LUT4 (LogicCell: i12123_2_lut_LC_678)
set_location i12520_2_lut 13 12 5 # SB_LUT4 (LogicCell: i12520_2_lut_LC_679)
set_location i12533_2_lut 17 10 4 # SB_LUT4 (LogicCell: i12533_2_lut_LC_680)
set_location i12699_2_lut 16 10 6 # SB_LUT4 (LogicCell: i12699_2_lut_LC_681)
set_location i12759_2_lut 19 11 6 # SB_LUT4 (LogicCell: i12759_2_lut_LC_682)
set_location i12766_2_lut 18 12 7 # SB_LUT4 (LogicCell: i12766_2_lut_LC_683)
set_location i12773_2_lut 13 12 6 # SB_LUT4 (LogicCell: i12773_2_lut_LC_684)
set_location i12780_2_lut 13 12 7 # SB_LUT4 (LogicCell: i12780_2_lut_LC_685)
set_location i12787_2_lut 18 12 3 # SB_LUT4 (LogicCell: i12787_2_lut_LC_686)
set_location i12794_2_lut 16 10 7 # SB_LUT4 (LogicCell: i12794_2_lut_LC_687)
set_location i12808_3_lut 15 8 6 # SB_LUT4 (LogicCell: i12808_3_lut_LC_688)
set_location i12815_2_lut_3_lut 11 12 7 # SB_LUT4 (LogicCell: i12815_2_lut_3_lut_LC_689)
set_location i12822_2_lut_3_lut 11 12 4 # SB_LUT4 (LogicCell: i12822_2_lut_3_lut_LC_690)
set_location i12830_2_lut_3_lut 14 12 7 # SB_LUT4 (LogicCell: i12830_2_lut_3_lut_LC_691)
set_location i12_4_lut 7 18 6 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i1_LC_692)
set_location ADC_IAC.cmd_rdadctmp_i1 7 18 6 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i1_LC_692)
set_location i12_4_lut_4_lut 7 15 4 # SB_LUT4 (LogicCell: acadc_trig_303_LC_693)
set_location acadc_trig_303 7 15 4 # SB_DFFN (LogicCell: acadc_trig_303_LC_693)
set_location i12_4_lut_adj_100 16 9 1 # SB_LUT4 (LogicCell: comm_buf_6__i3_LC_694)
set_location comm_buf_6__i3 16 9 1 # SB_DFF (LogicCell: comm_buf_6__i3_LC_694)
set_location i12_4_lut_adj_101 16 9 3 # SB_LUT4 (LogicCell: comm_buf_6__i2_LC_695)
set_location comm_buf_6__i2 16 9 3 # SB_DFF (LogicCell: comm_buf_6__i2_LC_695)
set_location i12_4_lut_adj_102 10 9 3 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i13_LC_696)
set_location ADC_VDC.ADC_DATA_i13 10 9 3 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i13_LC_696)
set_location i12_4_lut_adj_103 14 8 4 # SB_LUT4 (LogicCell: comm_buf_6__i1_LC_697)
set_location comm_buf_6__i1 14 8 4 # SB_DFF (LogicCell: comm_buf_6__i1_LC_697)
set_location i12_4_lut_adj_104 7 9 0 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i12_LC_698)
set_location ADC_VDC.ADC_DATA_i12 7 9 0 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i12_LC_698)
set_location i12_4_lut_adj_105 9 7 0 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i11_LC_699)
set_location ADC_VDC.ADC_DATA_i11 9 7 0 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i11_LC_699)
set_location i12_4_lut_adj_108 7 10 0 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i10_LC_700)
set_location ADC_VDC.ADC_DATA_i10 7 10 0 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i10_LC_700)
set_location i12_4_lut_adj_111 7 10 3 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i9_LC_701)
set_location ADC_VDC.ADC_DATA_i9 7 10 3 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i9_LC_701)
set_location i12_4_lut_adj_112 16 5 0 # SB_LUT4 (LogicCell: i12_4_lut_adj_112_LC_702)
set_location i12_4_lut_adj_113 7 10 4 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i8_LC_703)
set_location ADC_VDC.ADC_DATA_i8 7 10 4 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i8_LC_703)
set_location i12_4_lut_adj_115 7 9 4 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i7_LC_704)
set_location ADC_VDC.ADC_DATA_i7 7 9 4 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i7_LC_704)
set_location i12_4_lut_adj_116 15 8 3 # SB_LUT4 (LogicCell: comm_cmd_i7_LC_705)
set_location comm_cmd_i7 15 8 3 # SB_DFF (LogicCell: comm_cmd_i7_LC_705)
set_location i12_4_lut_adj_117 14 12 2 # SB_LUT4 (LogicCell: comm_cmd_i6_LC_706)
set_location comm_cmd_i6 14 12 2 # SB_DFF (LogicCell: comm_cmd_i6_LC_706)
set_location i12_4_lut_adj_118 15 12 7 # SB_LUT4 (LogicCell: comm_cmd_i5_LC_707)
set_location comm_cmd_i5 15 12 7 # SB_DFF (LogicCell: comm_cmd_i5_LC_707)
set_location i12_4_lut_adj_119 7 10 5 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i6_LC_708)
set_location ADC_VDC.ADC_DATA_i6 7 10 5 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i6_LC_708)
set_location i12_4_lut_adj_120 9 7 5 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i5_LC_709)
set_location ADC_VDC.ADC_DATA_i5 9 7 5 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i5_LC_709)
set_location i12_4_lut_adj_125 7 9 7 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i4_LC_710)
set_location ADC_VDC.ADC_DATA_i4 7 9 7 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i4_LC_710)
set_location i12_4_lut_adj_126 9 6 3 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i3_LC_711)
set_location ADC_VDC.ADC_DATA_i3 9 6 3 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i3_LC_711)
set_location i12_4_lut_adj_127 6 11 2 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i12_LC_712)
set_location ADC_VAC.cmd_rdadctmp_i12 6 11 2 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i12_LC_712)
set_location i12_4_lut_adj_129 9 7 2 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i2_LC_713)
set_location ADC_VDC.ADC_DATA_i2 9 7 2 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i2_LC_713)
set_location i12_4_lut_adj_131 7 7 1 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i1_LC_714)
set_location ADC_VDC.ADC_DATA_i1 7 7 1 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i1_LC_714)
set_location i12_4_lut_adj_133 7 8 0 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i22_LC_715)
set_location ADC_VDC.cmd_rdadctmp_i22 7 8 0 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i22_LC_715)
set_location i12_4_lut_adj_134 16 9 5 # SB_LUT4 (LogicCell: comm_length_i2_LC_716)
set_location comm_length_i2 16 9 5 # SB_DFF (LogicCell: comm_length_i2_LC_716)
set_location i12_4_lut_adj_135 7 7 3 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i21_LC_717)
set_location ADC_VDC.cmd_rdadctmp_i21 7 7 3 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i21_LC_717)
set_location i12_4_lut_adj_136 7 7 7 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i20_LC_718)
set_location ADC_VDC.cmd_rdadctmp_i20 7 7 7 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i20_LC_718)
set_location i12_4_lut_adj_137 7 8 7 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i19_LC_719)
set_location ADC_VDC.cmd_rdadctmp_i19 7 8 7 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i19_LC_719)
set_location i12_4_lut_adj_138 7 8 4 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i18_LC_720)
set_location ADC_VDC.cmd_rdadctmp_i18 7 8 4 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i18_LC_720)
set_location i12_4_lut_adj_139 7 8 5 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i17_LC_721)
set_location ADC_VDC.cmd_rdadctmp_i17 7 8 5 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i17_LC_721)
set_location i12_4_lut_adj_140 7 7 2 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i16_LC_722)
set_location ADC_VDC.cmd_rdadctmp_i16 7 7 2 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i16_LC_722)
set_location i12_4_lut_adj_141 8 5 2 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i15_LC_723)
set_location ADC_VDC.cmd_rdadctmp_i15 8 5 2 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i15_LC_723)
set_location i12_4_lut_adj_142 7 7 0 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i14_LC_724)
set_location ADC_VDC.cmd_rdadctmp_i14 7 7 0 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i14_LC_724)
set_location i12_4_lut_adj_145 7 7 5 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i13_LC_725)
set_location ADC_VDC.cmd_rdadctmp_i13 7 7 5 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i13_LC_725)
set_location i12_4_lut_adj_146 7 6 2 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i12_LC_726)
set_location ADC_VDC.cmd_rdadctmp_i12 7 6 2 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i12_LC_726)
set_location i12_4_lut_adj_148 7 6 4 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i11_LC_727)
set_location ADC_VDC.cmd_rdadctmp_i11 7 6 4 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i11_LC_727)
set_location i12_4_lut_adj_149 7 7 4 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i10_LC_728)
set_location ADC_VDC.cmd_rdadctmp_i10 7 7 4 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i10_LC_728)
set_location i12_4_lut_adj_151 9 6 7 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i9_LC_729)
set_location ADC_VDC.cmd_rdadctmp_i9 9 6 7 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i9_LC_729)
set_location i12_4_lut_adj_152 7 6 6 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i8_LC_730)
set_location ADC_VDC.cmd_rdadctmp_i8 7 6 6 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i8_LC_730)
set_location i12_4_lut_adj_153 7 9 2 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i15_LC_731)
set_location ADC_VDC.ADC_DATA_i15 7 9 2 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i15_LC_731)
set_location i12_4_lut_adj_154 7 6 3 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i7_LC_732)
set_location ADC_VDC.cmd_rdadctmp_i7 7 6 3 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i7_LC_732)
set_location i12_4_lut_adj_155 8 5 4 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i6_LC_733)
set_location ADC_VDC.cmd_rdadctmp_i6 8 5 4 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i6_LC_733)
set_location i12_4_lut_adj_156 8 5 1 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i5_LC_734)
set_location ADC_VDC.cmd_rdadctmp_i5 8 5 1 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i5_LC_734)
set_location i12_4_lut_adj_157 8 5 0 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i4_LC_735)
set_location ADC_VDC.cmd_rdadctmp_i4 8 5 0 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i4_LC_735)
set_location i12_4_lut_adj_158 8 5 6 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i3_LC_736)
set_location ADC_VDC.cmd_rdadctmp_i3 8 5 6 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i3_LC_736)
set_location i12_4_lut_adj_159 8 18 5 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i17_LC_737)
set_location ADC_IAC.cmd_rdadctmp_i17 8 18 5 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i17_LC_737)
set_location i12_4_lut_adj_160 5 13 1 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i16_LC_738)
set_location ADC_IAC.cmd_rdadctmp_i16 5 13 1 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i16_LC_738)
set_location i12_4_lut_adj_162 3 10 7 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i15_LC_739)
set_location ADC_IAC.cmd_rdadctmp_i15 3 10 7 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i15_LC_739)
set_location i12_4_lut_adj_163 3 10 6 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i14_LC_740)
set_location ADC_IAC.cmd_rdadctmp_i14 3 10 6 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i14_LC_740)
set_location i12_4_lut_adj_164 7 6 5 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i2_LC_741)
set_location ADC_VDC.cmd_rdadctmp_i2 7 6 5 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i2_LC_741)
set_location i12_4_lut_adj_165 3 12 2 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i13_LC_742)
set_location ADC_IAC.cmd_rdadctmp_i13 3 12 2 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i13_LC_742)
set_location i12_4_lut_adj_166 5 11 0 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i12_LC_743)
set_location ADC_IAC.cmd_rdadctmp_i12 5 11 0 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i12_LC_743)
set_location i12_4_lut_adj_167 12 8 7 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i11_LC_744)
set_location ADC_IAC.cmd_rdadctmp_i11 12 8 7 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i11_LC_744)
set_location i12_4_lut_adj_168 12 8 6 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i10_LC_745)
set_location ADC_IAC.cmd_rdadctmp_i10 12 8 6 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i10_LC_745)
set_location i12_4_lut_adj_169 7 6 7 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i1_LC_746)
set_location ADC_VDC.cmd_rdadctmp_i1 7 6 7 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i1_LC_746)
set_location i12_4_lut_adj_170 5 15 1 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i31_LC_747)
set_location ADC_VAC.cmd_rdadctmp_i31 5 15 1 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i31_LC_747)
set_location i12_4_lut_adj_171 5 15 3 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i30_LC_748)
set_location ADC_VAC.cmd_rdadctmp_i30 5 15 3 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i30_LC_748)
set_location i12_4_lut_adj_173 3 9 6 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i29_LC_749)
set_location ADC_VAC.cmd_rdadctmp_i29 3 9 6 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i29_LC_749)
set_location i12_4_lut_adj_174 5 12 0 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i28_LC_750)
set_location ADC_VAC.cmd_rdadctmp_i28 5 12 0 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i28_LC_750)
set_location i12_4_lut_adj_175 5 12 3 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i27_LC_751)
set_location ADC_VAC.cmd_rdadctmp_i27 5 12 3 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i27_LC_751)
set_location i12_4_lut_adj_176 5 10 2 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i26_LC_752)
set_location ADC_VAC.cmd_rdadctmp_i26 5 10 2 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i26_LC_752)
set_location i12_4_lut_adj_177 3 8 3 # SB_LUT4 (LogicCell: RTD.read_buf_i14_LC_753)
set_location RTD.read_buf_i14 3 8 3 # SB_DFF (LogicCell: RTD.read_buf_i14_LC_753)
set_location i12_4_lut_adj_178 5 12 6 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i25_LC_754)
set_location ADC_VAC.cmd_rdadctmp_i25 5 12 6 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i25_LC_754)
set_location i12_4_lut_adj_179 3 6 0 # SB_LUT4 (LogicCell: RTD.read_buf_i15_LC_755)
set_location RTD.read_buf_i15 3 6 0 # SB_DFF (LogicCell: RTD.read_buf_i15_LC_755)
set_location i12_4_lut_adj_180 5 12 4 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i24_LC_756)
set_location ADC_VAC.cmd_rdadctmp_i24 5 12 4 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i24_LC_756)
set_location i12_4_lut_adj_181 3 13 7 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i23_LC_757)
set_location ADC_VAC.cmd_rdadctmp_i23 3 13 7 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i23_LC_757)
set_location i12_4_lut_adj_182 6 11 7 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i22_LC_758)
set_location ADC_VAC.cmd_rdadctmp_i22 6 11 7 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i22_LC_758)
set_location i12_4_lut_adj_183 6 12 4 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i21_LC_759)
set_location ADC_VAC.cmd_rdadctmp_i21 6 12 4 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i21_LC_759)
set_location i12_4_lut_adj_184 9 12 0 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i20_LC_760)
set_location ADC_VAC.cmd_rdadctmp_i20 9 12 0 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i20_LC_760)
set_location i12_4_lut_adj_185 5 11 1 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i19_LC_761)
set_location ADC_VAC.cmd_rdadctmp_i19 5 11 1 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i19_LC_761)
set_location i12_4_lut_adj_186 5 14 0 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i18_LC_762)
set_location ADC_VAC.cmd_rdadctmp_i18 5 14 0 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i18_LC_762)
set_location i12_4_lut_adj_187 7 6 1 # SB_LUT4 (LogicCell: ADC_VDC.SCLK_46_LC_763)
set_location ADC_VDC.SCLK_46 7 6 1 # SB_DFF (LogicCell: ADC_VDC.SCLK_46_LC_763)
set_location i12_4_lut_adj_188 5 11 7 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i17_LC_764)
set_location ADC_VAC.cmd_rdadctmp_i17 5 11 7 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i17_LC_764)
set_location i12_4_lut_adj_189 5 6 5 # SB_LUT4 (LogicCell: RTD.READ_DATA_i1_LC_765)
set_location RTD.READ_DATA_i1 5 6 5 # SB_DFF (LogicCell: RTD.READ_DATA_i1_LC_765)
set_location i12_4_lut_adj_190 3 12 4 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i16_LC_766)
set_location ADC_VAC.cmd_rdadctmp_i16 3 12 4 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i16_LC_766)
set_location i12_4_lut_adj_191 10 9 4 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i0_LC_767)
set_location ADC_VDC.ADC_DATA_i0 10 9 4 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i0_LC_767)
set_location i12_4_lut_adj_192 2 13 5 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i15_LC_768)
set_location ADC_VAC.cmd_rdadctmp_i15 2 13 5 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i15_LC_768)
set_location i12_4_lut_adj_194 2 13 3 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i14_LC_769)
set_location ADC_VAC.cmd_rdadctmp_i14 2 13 3 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i14_LC_769)
set_location i12_4_lut_adj_195 2 13 7 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i13_LC_770)
set_location ADC_VAC.cmd_rdadctmp_i13 2 13 7 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i13_LC_770)
set_location i12_4_lut_adj_197 1 13 3 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i0_LC_771)
set_location ADC_VAC.cmd_rdadctmp_i0 1 13 3 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i0_LC_771)
set_location i12_4_lut_adj_199 6 18 2 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i0_LC_772)
set_location ADC_IAC.cmd_rdadctmp_i0 6 18 2 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i0_LC_772)
set_location i12_4_lut_adj_200 5 6 7 # SB_LUT4 (LogicCell: RTD.READ_DATA_i2_LC_773)
set_location RTD.READ_DATA_i2 5 6 7 # SB_DFF (LogicCell: RTD.READ_DATA_i2_LC_773)
set_location i12_4_lut_adj_201 5 6 1 # SB_LUT4 (LogicCell: RTD.READ_DATA_i0_LC_774)
set_location RTD.READ_DATA_i0 5 6 1 # SB_DFF (LogicCell: RTD.READ_DATA_i0_LC_774)
set_location i12_4_lut_adj_202 16 5 3 # SB_LUT4 (LogicCell: i12_4_lut_adj_202_LC_775)
set_location i12_4_lut_adj_208 3 8 5 # SB_LUT4 (LogicCell: RTD.READ_DATA_i3_LC_776)
set_location RTD.READ_DATA_i3 3 8 5 # SB_DFF (LogicCell: RTD.READ_DATA_i3_LC_776)
set_location i12_4_lut_adj_212 15 8 4 # SB_LUT4 (LogicCell: comm_buf_6__i0_LC_777)
set_location comm_buf_6__i0 15 8 4 # SB_DFF (LogicCell: comm_buf_6__i0_LC_777)
set_location i12_4_lut_adj_216 10 10 6 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i9_LC_778)
set_location ADC_IAC.cmd_rdadctmp_i9 10 10 6 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i9_LC_778)
set_location i12_4_lut_adj_217 13 9 6 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i8_LC_779)
set_location ADC_IAC.cmd_rdadctmp_i8 13 9 6 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i8_LC_779)
set_location i12_4_lut_adj_218 10 16 6 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i7_LC_780)
set_location ADC_IAC.cmd_rdadctmp_i7 10 16 6 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i7_LC_780)
set_location i12_4_lut_adj_219 9 17 1 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i6_LC_781)
set_location ADC_IAC.cmd_rdadctmp_i6 9 17 1 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i6_LC_781)
set_location i12_4_lut_adj_220 7 18 5 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i5_LC_782)
set_location ADC_IAC.cmd_rdadctmp_i5 7 18 5 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i5_LC_782)
set_location i12_4_lut_adj_221 7 18 4 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i4_LC_783)
set_location ADC_IAC.cmd_rdadctmp_i4 7 18 4 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i4_LC_783)
set_location i12_4_lut_adj_222 7 18 3 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i3_LC_784)
set_location ADC_IAC.cmd_rdadctmp_i3 7 18 3 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i3_LC_784)
set_location i12_4_lut_adj_229 7 18 2 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i2_LC_785)
set_location ADC_IAC.cmd_rdadctmp_i2 7 18 2 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i2_LC_785)
set_location i12_4_lut_adj_231 6 5 7 # SB_LUT4 (LogicCell: RTD.READ_DATA_i5_LC_786)
set_location RTD.READ_DATA_i5 6 5 7 # SB_DFF (LogicCell: RTD.READ_DATA_i5_LC_786)
set_location i12_4_lut_adj_237 6 5 5 # SB_LUT4 (LogicCell: RTD.READ_DATA_i6_LC_787)
set_location RTD.READ_DATA_i6 6 5 5 # SB_DFF (LogicCell: RTD.READ_DATA_i6_LC_787)
set_location i12_4_lut_adj_239 6 11 3 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i11_LC_788)
set_location ADC_VAC.cmd_rdadctmp_i11 6 11 3 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i11_LC_788)
set_location i12_4_lut_adj_242 6 10 2 # SB_LUT4 (LogicCell: RTD.READ_DATA_i7_LC_789)
set_location RTD.READ_DATA_i7 6 10 2 # SB_DFF (LogicCell: RTD.READ_DATA_i7_LC_789)
set_location i12_4_lut_adj_245 6 10 5 # SB_LUT4 (LogicCell: RTD.READ_DATA_i8_LC_790)
set_location RTD.READ_DATA_i8 6 10 5 # SB_DFF (LogicCell: RTD.READ_DATA_i8_LC_790)
set_location i12_4_lut_adj_247 6 10 6 # SB_LUT4 (LogicCell: RTD.READ_DATA_i9_LC_791)
set_location RTD.READ_DATA_i9 6 10 6 # SB_DFF (LogicCell: RTD.READ_DATA_i9_LC_791)
set_location i12_4_lut_adj_252 3 6 3 # SB_LUT4 (LogicCell: RTD.READ_DATA_i10_LC_792)
set_location RTD.READ_DATA_i10 3 6 3 # SB_DFF (LogicCell: RTD.READ_DATA_i10_LC_792)
set_location i12_4_lut_adj_260 11 9 7 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i10_LC_793)
set_location ADC_VAC.cmd_rdadctmp_i10 11 9 7 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i10_LC_793)
set_location i12_4_lut_adj_262 11 9 6 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i9_LC_794)
set_location ADC_VAC.cmd_rdadctmp_i9 11 9 6 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i9_LC_794)
set_location i12_4_lut_adj_263 10 10 0 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i8_LC_795)
set_location ADC_VAC.cmd_rdadctmp_i8 10 10 0 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i8_LC_795)
set_location i12_4_lut_adj_266 3 7 6 # SB_LUT4 (LogicCell: RTD.READ_DATA_i11_LC_796)
set_location RTD.READ_DATA_i11 3 7 6 # SB_DFF (LogicCell: RTD.READ_DATA_i11_LC_796)
set_location i12_4_lut_adj_267 3 7 5 # SB_LUT4 (LogicCell: RTD.READ_DATA_i12_LC_797)
set_location RTD.READ_DATA_i12 3 7 5 # SB_DFF (LogicCell: RTD.READ_DATA_i12_LC_797)
set_location i12_4_lut_adj_273 3 8 6 # SB_LUT4 (LogicCell: RTD.READ_DATA_i13_LC_798)
set_location RTD.READ_DATA_i13 3 8 6 # SB_DFF (LogicCell: RTD.READ_DATA_i13_LC_798)
set_location i12_4_lut_adj_274 2 7 2 # SB_LUT4 (LogicCell: RTD.read_buf_i0_LC_799)
set_location RTD.read_buf_i0 2 7 2 # SB_DFF (LogicCell: RTD.read_buf_i0_LC_799)
set_location i12_4_lut_adj_275 3 7 4 # SB_LUT4 (LogicCell: RTD.READ_DATA_i14_LC_800)
set_location RTD.READ_DATA_i14 3 7 4 # SB_DFF (LogicCell: RTD.READ_DATA_i14_LC_800)
set_location i12_4_lut_adj_277 10 10 1 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i7_LC_801)
set_location ADC_VAC.cmd_rdadctmp_i7 10 10 1 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i7_LC_801)
set_location i12_4_lut_adj_278 10 10 2 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i6_LC_802)
set_location ADC_VAC.cmd_rdadctmp_i6 10 10 2 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i6_LC_802)
set_location i12_4_lut_adj_279 10 10 3 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i5_LC_803)
set_location ADC_VAC.cmd_rdadctmp_i5 10 10 3 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i5_LC_803)
set_location i12_4_lut_adj_280 10 10 4 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i4_LC_804)
set_location ADC_VAC.cmd_rdadctmp_i4 10 10 4 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i4_LC_804)
set_location i12_4_lut_adj_282 8 5 5 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i0_LC_805)
set_location ADC_VDC.cmd_rdadctmp_i0 8 5 5 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i0_LC_805)
set_location i12_4_lut_adj_288 5 10 6 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i3_LC_806)
set_location ADC_VAC.cmd_rdadctmp_i3 5 10 6 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i3_LC_806)
set_location i12_4_lut_adj_296 2 12 6 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i2_LC_807)
set_location ADC_VAC.cmd_rdadctmp_i2 2 12 6 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i2_LC_807)
set_location i12_4_lut_adj_305 1 13 1 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i1_LC_808)
set_location ADC_VAC.cmd_rdadctmp_i1 1 13 1 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i1_LC_808)
set_location i12_4_lut_adj_307 7 14 5 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i31_LC_809)
set_location ADC_IAC.cmd_rdadctmp_i31 7 14 5 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i31_LC_809)
set_location i12_4_lut_adj_314 10 16 2 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i30_LC_810)
set_location ADC_IAC.cmd_rdadctmp_i30 10 16 2 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i30_LC_810)
set_location i12_4_lut_adj_319 10 17 4 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i29_LC_811)
set_location ADC_IAC.cmd_rdadctmp_i29 10 17 4 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i29_LC_811)
set_location i12_4_lut_adj_320 9 17 7 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i28_LC_812)
set_location ADC_IAC.cmd_rdadctmp_i28 9 17 7 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i28_LC_812)
set_location i12_4_lut_adj_322 8 13 7 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i27_LC_813)
set_location ADC_IAC.cmd_rdadctmp_i27 8 13 7 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i27_LC_813)
set_location i12_4_lut_adj_325 8 16 7 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i26_LC_814)
set_location ADC_IAC.cmd_rdadctmp_i26 8 16 7 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i26_LC_814)
set_location i12_4_lut_adj_327 8 18 2 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i25_LC_815)
set_location ADC_IAC.cmd_rdadctmp_i25 8 18 2 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i25_LC_815)
set_location i12_4_lut_adj_328 8 17 6 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i24_LC_816)
set_location ADC_IAC.cmd_rdadctmp_i24 8 17 6 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i24_LC_816)
set_location i12_4_lut_adj_329 8 17 3 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i23_LC_817)
set_location ADC_IAC.cmd_rdadctmp_i23 8 17 3 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i23_LC_817)
set_location i12_4_lut_adj_63 8 17 5 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i22_LC_818)
set_location ADC_IAC.cmd_rdadctmp_i22 8 17 5 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i22_LC_818)
set_location i12_4_lut_adj_65 8 17 4 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i21_LC_819)
set_location ADC_IAC.cmd_rdadctmp_i21 8 17 4 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i21_LC_819)
set_location i12_4_lut_adj_69 12 17 3 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i20_LC_820)
set_location ADC_IAC.cmd_rdadctmp_i20 12 17 3 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i20_LC_820)
set_location i12_4_lut_adj_80 8 19 7 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i19_LC_821)
set_location ADC_IAC.cmd_rdadctmp_i19 8 19 7 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i19_LC_821)
set_location i12_4_lut_adj_81 8 18 1 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i18_LC_822)
set_location ADC_IAC.cmd_rdadctmp_i18 8 18 1 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i18_LC_822)
set_location i12_4_lut_adj_84 7 9 5 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i23_LC_823)
set_location ADC_VDC.ADC_DATA_i23 7 9 5 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i23_LC_823)
set_location i12_4_lut_adj_85 7 10 6 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i22_LC_824)
set_location ADC_VDC.ADC_DATA_i22 7 10 6 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i22_LC_824)
set_location i12_4_lut_adj_89 10 9 2 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i21_LC_825)
set_location ADC_VDC.ADC_DATA_i21 10 9 2 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i21_LC_825)
set_location i12_4_lut_adj_90 7 10 7 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i20_LC_826)
set_location ADC_VDC.ADC_DATA_i20 7 10 7 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i20_LC_826)
set_location i12_4_lut_adj_91 7 9 3 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i19_LC_827)
set_location ADC_VDC.ADC_DATA_i19 7 9 3 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i19_LC_827)
set_location i12_4_lut_adj_92 7 10 2 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i18_LC_828)
set_location ADC_VDC.ADC_DATA_i18 7 10 2 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i18_LC_828)
set_location i12_4_lut_adj_93 15 8 0 # SB_LUT4 (LogicCell: comm_buf_6__i7_LC_829)
set_location comm_buf_6__i7 15 8 0 # SB_DFF (LogicCell: comm_buf_6__i7_LC_829)
set_location i12_4_lut_adj_94 7 9 1 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i17_LC_830)
set_location ADC_VDC.ADC_DATA_i17 7 9 1 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i17_LC_830)
set_location i12_4_lut_adj_95 13 10 3 # SB_LUT4 (LogicCell: comm_buf_6__i6_LC_831)
set_location comm_buf_6__i6 13 10 3 # SB_DFF (LogicCell: comm_buf_6__i6_LC_831)
set_location i12_4_lut_adj_96 9 7 7 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i16_LC_832)
set_location ADC_VDC.ADC_DATA_i16 9 7 7 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i16_LC_832)
set_location i12_4_lut_adj_97 15 8 7 # SB_LUT4 (LogicCell: comm_buf_6__i5_LC_833)
set_location comm_buf_6__i5 15 8 7 # SB_DFF (LogicCell: comm_buf_6__i5_LC_833)
set_location i12_4_lut_adj_98 7 9 6 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i14_LC_834)
set_location ADC_VDC.ADC_DATA_i14 7 9 6 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i14_LC_834)
set_location i12_4_lut_adj_99 13 9 7 # SB_LUT4 (LogicCell: comm_buf_6__i4_LC_835)
set_location comm_buf_6__i4 13 9 7 # SB_DFF (LogicCell: comm_buf_6__i4_LC_835)
set_location i13118_3_lut 16 15 5 # SB_LUT4 (LogicCell: buf_control_i0_LC_836)
set_location buf_control_i0 16 15 5 # SB_DFF (LogicCell: buf_control_i0_LC_836)
set_location i13119_3_lut_4_lut 16 15 7 # SB_LUT4 (LogicCell: buf_dds0_i0_LC_837)
set_location buf_dds0_i0 16 15 7 # SB_DFF (LogicCell: buf_dds0_i0_LC_837)
set_location i13120_3_lut 17 12 2 # SB_LUT4 (LogicCell: buf_cfgRTD_i0_LC_838)
set_location buf_cfgRTD_i0 17 12 2 # SB_DFF (LogicCell: buf_cfgRTD_i0_LC_838)
set_location i13121_3_lut_4_lut 13 18 5 # SB_LUT4 (LogicCell: acadc_skipCount_i0_LC_839)
set_location acadc_skipCount_i0 13 18 5 # SB_DFF (LogicCell: acadc_skipCount_i0_LC_839)
set_location i13122_3_lut_4_lut 15 15 4 # SB_LUT4 (LogicCell: req_data_cnt_i0_LC_840)
set_location req_data_cnt_i0 15 15 4 # SB_DFF (LogicCell: req_data_cnt_i0_LC_840)
set_location i13123_3_lut 12 16 3 # SB_LUT4 (LogicCell: acadc_rst_330_LC_841)
set_location acadc_rst_330 12 16 3 # SB_DFF (LogicCell: acadc_rst_330_LC_841)
set_location i13124_3_lut 13 14 7 # SB_LUT4 (LogicCell: eis_stop_331_LC_842)
set_location eis_stop_331 13 14 7 # SB_DFF (LogicCell: eis_stop_331_LC_842)
set_location i13125_3_lut 15 15 0 # SB_LUT4 (LogicCell: eis_start_332_LC_843)
set_location eis_start_332 15 15 0 # SB_DFF (LogicCell: eis_start_332_LC_843)
set_location i13126_3_lut_4_lut 16 20 2 # SB_LUT4 (LogicCell: SIG_DDS.SCLK_27_LC_844)
set_location SIG_DDS.SCLK_27 16 20 2 # SB_DFF (LogicCell: SIG_DDS.SCLK_27_LC_844)
set_location i13127_3_lut_4_lut 2 6 1 # SB_LUT4 (LogicCell: CLK_DDS.SCLK_27_LC_845)
set_location CLK_DDS.SCLK_27 2 6 1 # SB_DFF (LogicCell: CLK_DDS.SCLK_27_LC_845)
set_location i13134_3_lut 13 20 4 # SB_LUT4 (LogicCell: SIG_DDS.MOSI_31_LC_846)
set_location SIG_DDS.MOSI_31 13 20 4 # SB_DFF (LogicCell: SIG_DDS.MOSI_31_LC_846)
set_location i13135_4_lut_4_lut 10 14 5 # SB_LUT4 (LogicCell: eis_end_302_LC_847)
set_location eis_end_302 10 14 5 # SB_DFFN (LogicCell: eis_end_302_LC_847)
set_location i13136_3_lut 6 12 1 # SB_LUT4 (LogicCell: CLK_DDS.MOSI_31_LC_848)
set_location CLK_DDS.MOSI_31 6 12 1 # SB_DFF (LogicCell: CLK_DDS.MOSI_31_LC_848)
set_location i13137_3_lut_4_lut 15 11 7 # SB_LUT4 (LogicCell: buf_control_i1_LC_849)
set_location buf_control_i1 15 11 7 # SB_DFF (LogicCell: buf_control_i1_LC_849)
set_location i13138_3_lut 12 18 4 # SB_LUT4 (LogicCell: buf_control_i2_LC_850)
set_location buf_control_i2 12 18 4 # SB_DFF (LogicCell: buf_control_i2_LC_850)
set_location i13139_3_lut 13 19 6 # SB_LUT4 (LogicCell: buf_control_i3_LC_851)
set_location buf_control_i3 13 19 6 # SB_DFF (LogicCell: buf_control_i3_LC_851)
set_location i13140_3_lut 12 18 7 # SB_LUT4 (LogicCell: buf_control_i4_LC_852)
set_location buf_control_i4 12 18 7 # SB_DFF (LogicCell: buf_control_i4_LC_852)
set_location i13141_3_lut_4_lut 12 6 2 # SB_LUT4 (LogicCell: buf_control_i5_LC_853)
set_location buf_control_i5 12 6 2 # SB_DFF (LogicCell: buf_control_i5_LC_853)
set_location i13142_3_lut_4_lut 12 18 3 # SB_LUT4 (LogicCell: buf_control_i6_LC_854)
set_location buf_control_i6 12 18 3 # SB_DFF (LogicCell: buf_control_i6_LC_854)
set_location i13143_3_lut_4_lut 13 19 0 # SB_LUT4 (LogicCell: buf_dds0_i1_LC_855)
set_location buf_dds0_i1 13 19 0 # SB_DFF (LogicCell: buf_dds0_i1_LC_855)
set_location i13144_3_lut_4_lut 14 18 6 # SB_LUT4 (LogicCell: buf_dds0_i2_LC_856)
set_location buf_dds0_i2 14 18 6 # SB_DFF (LogicCell: buf_dds0_i2_LC_856)
set_location i13145_3_lut_4_lut 13 19 5 # SB_LUT4 (LogicCell: buf_dds0_i3_LC_857)
set_location buf_dds0_i3 13 19 5 # SB_DFF (LogicCell: buf_dds0_i3_LC_857)
set_location i13146_3_lut_4_lut 16 15 6 # SB_LUT4 (LogicCell: buf_dds0_i4_LC_858)
set_location buf_dds0_i4 16 15 6 # SB_DFF (LogicCell: buf_dds0_i4_LC_858)
set_location i13147_3_lut_4_lut 9 13 4 # SB_LUT4 (LogicCell: buf_dds0_i5_LC_859)
set_location buf_dds0_i5 9 13 4 # SB_DFF (LogicCell: buf_dds0_i5_LC_859)
set_location i13148_3_lut 8 15 1 # SB_LUT4 (LogicCell: buf_dds0_i6_LC_860)
set_location buf_dds0_i6 8 15 1 # SB_DFF (LogicCell: buf_dds0_i6_LC_860)
set_location i13149_3_lut 10 17 3 # SB_LUT4 (LogicCell: buf_dds0_i7_LC_861)
set_location buf_dds0_i7 10 17 3 # SB_DFF (LogicCell: buf_dds0_i7_LC_861)
set_location i13150_3_lut 13 19 2 # SB_LUT4 (LogicCell: buf_dds0_i8_LC_862)
set_location buf_dds0_i8 13 19 2 # SB_DFF (LogicCell: buf_dds0_i8_LC_862)
set_location i13151_3_lut 17 18 3 # SB_LUT4 (LogicCell: buf_dds0_i9_LC_863)
set_location buf_dds0_i9 17 18 3 # SB_DFF (LogicCell: buf_dds0_i9_LC_863)
set_location i13152_3_lut 9 18 1 # SB_LUT4 (LogicCell: buf_dds0_i10_LC_864)
set_location buf_dds0_i10 9 18 1 # SB_DFF (LogicCell: buf_dds0_i10_LC_864)
set_location i13153_3_lut 8 13 6 # SB_LUT4 (LogicCell: buf_dds0_i11_LC_865)
set_location buf_dds0_i11 8 13 6 # SB_DFF (LogicCell: buf_dds0_i11_LC_865)
set_location i13154_3_lut 9 13 3 # SB_LUT4 (LogicCell: buf_dds0_i12_LC_866)
set_location buf_dds0_i12 9 13 3 # SB_DFF (LogicCell: buf_dds0_i12_LC_866)
set_location i13155_3_lut_4_lut 14 8 7 # SB_LUT4 (LogicCell: buf_dds0_i13_LC_867)
set_location buf_dds0_i13 14 8 7 # SB_DFF (LogicCell: buf_dds0_i13_LC_867)
set_location i13156_3_lut_4_lut 8 14 1 # SB_LUT4 (LogicCell: buf_dds0_i14_LC_868)
set_location buf_dds0_i14 8 14 1 # SB_DFF (LogicCell: buf_dds0_i14_LC_868)
set_location i13157_3_lut_4_lut 9 18 4 # SB_LUT4 (LogicCell: buf_dds0_i15_LC_869)
set_location buf_dds0_i15 9 18 4 # SB_DFF (LogicCell: buf_dds0_i15_LC_869)
set_location i13158_3_lut 12 16 2 # SB_LUT4 (LogicCell: buf_cfgRTD_i1_LC_870)
set_location buf_cfgRTD_i1 12 16 2 # SB_DFF (LogicCell: buf_cfgRTD_i1_LC_870)
set_location i13159_3_lut 9 13 1 # SB_LUT4 (LogicCell: buf_cfgRTD_i2_LC_871)
set_location buf_cfgRTD_i2 9 13 1 # SB_DFF (LogicCell: buf_cfgRTD_i2_LC_871)
set_location i13160_3_lut 7 12 3 # SB_LUT4 (LogicCell: buf_cfgRTD_i3_LC_872)
set_location buf_cfgRTD_i3 7 12 3 # SB_DFF (LogicCell: buf_cfgRTD_i3_LC_872)
set_location i13161_3_lut 9 13 2 # SB_LUT4 (LogicCell: buf_cfgRTD_i4_LC_873)
set_location buf_cfgRTD_i4 9 13 2 # SB_DFF (LogicCell: buf_cfgRTD_i4_LC_873)
set_location i13163_3_lut_4_lut 9 13 0 # SB_LUT4 (LogicCell: buf_cfgRTD_i6_LC_874)
set_location buf_cfgRTD_i6 9 13 0 # SB_DFF (LogicCell: buf_cfgRTD_i6_LC_874)
set_location i13165_3_lut_4_lut 15 13 3 # SB_LUT4 (LogicCell: acadc_skipCount_i1_LC_875)
set_location acadc_skipCount_i1 15 13 3 # SB_DFF (LogicCell: acadc_skipCount_i1_LC_875)
set_location i13166_3_lut_4_lut 14 16 3 # SB_LUT4 (LogicCell: acadc_skipCount_i2_LC_876)
set_location acadc_skipCount_i2 14 16 3 # SB_DFF (LogicCell: acadc_skipCount_i2_LC_876)
set_location i13167_3_lut_4_lut 15 17 4 # SB_LUT4 (LogicCell: acadc_skipCount_i3_LC_877)
set_location acadc_skipCount_i3 15 17 4 # SB_DFF (LogicCell: acadc_skipCount_i3_LC_877)
set_location i13168_3_lut_4_lut 16 15 4 # SB_LUT4 (LogicCell: acadc_skipCount_i4_LC_878)
set_location acadc_skipCount_i4 16 15 4 # SB_DFF (LogicCell: acadc_skipCount_i4_LC_878)
set_location i13169_3_lut_4_lut 15 13 2 # SB_LUT4 (LogicCell: acadc_skipCount_i5_LC_879)
set_location acadc_skipCount_i5 15 13 2 # SB_DFF (LogicCell: acadc_skipCount_i5_LC_879)
set_location i13170_3_lut 13 18 1 # SB_LUT4 (LogicCell: acadc_skipCount_i6_LC_880)
set_location acadc_skipCount_i6 13 18 1 # SB_DFF (LogicCell: acadc_skipCount_i6_LC_880)
set_location i13171_3_lut 13 17 2 # SB_LUT4 (LogicCell: acadc_skipCount_i7_LC_881)
set_location acadc_skipCount_i7 13 17 2 # SB_DFF (LogicCell: acadc_skipCount_i7_LC_881)
set_location i13172_3_lut 15 16 2 # SB_LUT4 (LogicCell: acadc_skipCount_i8_LC_882)
set_location acadc_skipCount_i8 15 16 2 # SB_DFF (LogicCell: acadc_skipCount_i8_LC_882)
set_location i13173_3_lut 12 16 1 # SB_LUT4 (LogicCell: acadc_skipCount_i9_LC_883)
set_location acadc_skipCount_i9 12 16 1 # SB_DFF (LogicCell: acadc_skipCount_i9_LC_883)
set_location i13174_3_lut 12 18 1 # SB_LUT4 (LogicCell: acadc_skipCount_i10_LC_884)
set_location acadc_skipCount_i10 12 18 1 # SB_DFF (LogicCell: acadc_skipCount_i10_LC_884)
set_location i13175_3_lut 13 17 4 # SB_LUT4 (LogicCell: acadc_skipCount_i11_LC_885)
set_location acadc_skipCount_i11 13 17 4 # SB_DFF (LogicCell: acadc_skipCount_i11_LC_885)
set_location i13176_3_lut 13 17 7 # SB_LUT4 (LogicCell: acadc_skipCount_i12_LC_886)
set_location acadc_skipCount_i12 13 17 7 # SB_DFF (LogicCell: acadc_skipCount_i12_LC_886)
set_location i13177_3_lut 13 16 4 # SB_LUT4 (LogicCell: acadc_skipCount_i13_LC_887)
set_location acadc_skipCount_i13 13 16 4 # SB_DFF (LogicCell: acadc_skipCount_i13_LC_887)
set_location i13178_3_lut_4_lut 12 17 4 # SB_LUT4 (LogicCell: acadc_skipCount_i14_LC_888)
set_location acadc_skipCount_i14 12 17 4 # SB_DFF (LogicCell: acadc_skipCount_i14_LC_888)
set_location i13179_3_lut_4_lut 12 18 2 # SB_LUT4 (LogicCell: acadc_skipCount_i15_LC_889)
set_location acadc_skipCount_i15 12 18 2 # SB_DFF (LogicCell: acadc_skipCount_i15_LC_889)
set_location i13180_3_lut 15 14 3 # SB_LUT4 (LogicCell: req_data_cnt_i1_LC_890)
set_location req_data_cnt_i1 15 14 3 # SB_DFF (LogicCell: req_data_cnt_i1_LC_890)
set_location i13181_3_lut 15 13 4 # SB_LUT4 (LogicCell: req_data_cnt_i2_LC_891)
set_location req_data_cnt_i2 15 13 4 # SB_DFF (LogicCell: req_data_cnt_i2_LC_891)
set_location i13182_3_lut 14 13 4 # SB_LUT4 (LogicCell: req_data_cnt_i3_LC_892)
set_location req_data_cnt_i3 14 13 4 # SB_DFF (LogicCell: req_data_cnt_i3_LC_892)
set_location i13183_3_lut 16 14 6 # SB_LUT4 (LogicCell: req_data_cnt_i4_LC_893)
set_location req_data_cnt_i4 16 14 6 # SB_DFF (LogicCell: req_data_cnt_i4_LC_893)
set_location i13184_3_lut 13 14 1 # SB_LUT4 (LogicCell: req_data_cnt_i5_LC_894)
set_location req_data_cnt_i5 13 14 1 # SB_DFF (LogicCell: req_data_cnt_i5_LC_894)
set_location i13185_3_lut 15 16 1 # SB_LUT4 (LogicCell: req_data_cnt_i6_LC_895)
set_location req_data_cnt_i6 15 16 1 # SB_DFF (LogicCell: req_data_cnt_i6_LC_895)
set_location i13186_3_lut 15 14 6 # SB_LUT4 (LogicCell: req_data_cnt_i7_LC_896)
set_location req_data_cnt_i7 15 14 6 # SB_DFF (LogicCell: req_data_cnt_i7_LC_896)
set_location i13188_3_lut 15 16 5 # SB_LUT4 (LogicCell: req_data_cnt_i9_LC_897)
set_location req_data_cnt_i9 15 16 5 # SB_DFF (LogicCell: req_data_cnt_i9_LC_897)
set_location i13189_3_lut 13 14 2 # SB_LUT4 (LogicCell: req_data_cnt_i10_LC_898)
set_location req_data_cnt_i10 13 14 2 # SB_DFF (LogicCell: req_data_cnt_i10_LC_898)
set_location i13190_3_lut 18 11 1 # SB_LUT4 (LogicCell: req_data_cnt_i11_LC_899)
set_location req_data_cnt_i11 18 11 1 # SB_DFF (LogicCell: req_data_cnt_i11_LC_899)
set_location i13191_3_lut 13 14 4 # SB_LUT4 (LogicCell: req_data_cnt_i12_LC_900)
set_location req_data_cnt_i12 13 14 4 # SB_DFF (LogicCell: req_data_cnt_i12_LC_900)
set_location i13192_3_lut 11 14 6 # SB_LUT4 (LogicCell: req_data_cnt_i13_LC_901)
set_location req_data_cnt_i13 11 14 6 # SB_DFF (LogicCell: req_data_cnt_i13_LC_901)
set_location i13193_3_lut 18 10 5 # SB_LUT4 (LogicCell: req_data_cnt_i14_LC_902)
set_location req_data_cnt_i14 18 10 5 # SB_DFF (LogicCell: req_data_cnt_i14_LC_902)
set_location i13194_3_lut_4_lut 15 15 3 # SB_LUT4 (LogicCell: req_data_cnt_i15_LC_903)
set_location req_data_cnt_i15 15 15 3 # SB_DFF (LogicCell: req_data_cnt_i15_LC_903)
set_location i13195_3_lut_4_lut 13 11 1 # SB_LUT4 (LogicCell: comm_test_buf_24_i16_LC_904)
set_location comm_test_buf_24_i16 13 11 1 # SB_DFF (LogicCell: comm_test_buf_24_i16_LC_904)
set_location i13196_3_lut_4_lut 15 8 1 # SB_LUT4 (LogicCell: comm_test_buf_24_i17_LC_905)
set_location comm_test_buf_24_i17 15 8 1 # SB_DFF (LogicCell: comm_test_buf_24_i17_LC_905)
set_location i13197_3_lut_4_lut 13 11 2 # SB_LUT4 (LogicCell: comm_test_buf_24_i18_LC_906)
set_location comm_test_buf_24_i18 13 11 2 # SB_DFF (LogicCell: comm_test_buf_24_i18_LC_906)
set_location i13198_3_lut_4_lut 9 13 5 # SB_LUT4 (LogicCell: comm_test_buf_24_i19_LC_907)
set_location comm_test_buf_24_i19 9 13 5 # SB_DFF (LogicCell: comm_test_buf_24_i19_LC_907)
set_location i13199_3_lut_4_lut 10 11 5 # SB_LUT4 (LogicCell: comm_test_buf_24_i20_LC_908)
set_location comm_test_buf_24_i20 10 11 5 # SB_DFF (LogicCell: comm_test_buf_24_i20_LC_908)
set_location i13200_3_lut_4_lut 11 17 5 # SB_LUT4 (LogicCell: comm_test_buf_24_i21_LC_909)
set_location comm_test_buf_24_i21 11 17 5 # SB_DFF (LogicCell: comm_test_buf_24_i21_LC_909)
set_location i13201_3_lut_4_lut 7 11 7 # SB_LUT4 (LogicCell: comm_test_buf_24_i22_LC_910)
set_location comm_test_buf_24_i22 7 11 7 # SB_DFF (LogicCell: comm_test_buf_24_i22_LC_910)
set_location i13202_3_lut_4_lut 14 18 5 # SB_LUT4 (LogicCell: comm_test_buf_24_i23_LC_911)
set_location comm_test_buf_24_i23 14 18 5 # SB_DFF (LogicCell: comm_test_buf_24_i23_LC_911)
set_location i13762_4_lut 7 12 1 # SB_LUT4 (LogicCell: buf_dds1_i15_LC_912)
set_location buf_dds1_i15 7 12 1 # SB_DFF (LogicCell: buf_dds1_i15_LC_912)
set_location i13765_4_lut 7 12 4 # SB_LUT4 (LogicCell: buf_dds1_i14_LC_913)
set_location buf_dds1_i14 7 12 4 # SB_DFF (LogicCell: buf_dds1_i14_LC_913)
set_location i13767_4_lut_4_lut 19 14 7 # SB_LUT4 (LogicCell: buf_dds1_i13_LC_914)
set_location buf_dds1_i13 19 14 7 # SB_DFF (LogicCell: buf_dds1_i13_LC_914)
set_location i13770_4_lut 6 15 2 # SB_LUT4 (LogicCell: buf_dds1_i12_LC_915)
set_location buf_dds1_i12 6 15 2 # SB_DFF (LogicCell: buf_dds1_i12_LC_915)
set_location i13773_4_lut 9 13 7 # SB_LUT4 (LogicCell: buf_dds1_i11_LC_916)
set_location buf_dds1_i11 9 13 7 # SB_DFF (LogicCell: buf_dds1_i11_LC_916)
set_location i13776_4_lut 7 14 1 # SB_LUT4 (LogicCell: buf_dds1_i10_LC_917)
set_location buf_dds1_i10 7 14 1 # SB_DFF (LogicCell: buf_dds1_i10_LC_917)
set_location i13780_4_lut 8 13 4 # SB_LUT4 (LogicCell: buf_dds1_i9_LC_918)
set_location buf_dds1_i9 8 13 4 # SB_DFF (LogicCell: buf_dds1_i9_LC_918)
set_location i13783_4_lut 11 12 6 # SB_LUT4 (LogicCell: buf_dds1_i8_LC_919)
set_location buf_dds1_i8 11 12 6 # SB_DFF (LogicCell: buf_dds1_i8_LC_919)
set_location i13786_4_lut 7 14 4 # SB_LUT4 (LogicCell: buf_dds1_i7_LC_920)
set_location buf_dds1_i7 7 14 4 # SB_DFF (LogicCell: buf_dds1_i7_LC_920)
set_location i13789_4_lut 10 10 5 # SB_LUT4 (LogicCell: buf_dds1_i6_LC_921)
set_location buf_dds1_i6 10 10 5 # SB_DFF (LogicCell: buf_dds1_i6_LC_921)
set_location i13791_4_lut_4_lut 8 14 0 # SB_LUT4 (LogicCell: buf_dds1_i5_LC_922)
set_location buf_dds1_i5 8 14 0 # SB_DFF (LogicCell: buf_dds1_i5_LC_922)
set_location i13794_4_lut 17 14 6 # SB_LUT4 (LogicCell: buf_dds1_i4_LC_923)
set_location buf_dds1_i4 17 14 6 # SB_DFF (LogicCell: buf_dds1_i4_LC_923)
set_location i13797_4_lut_4_lut 10 16 1 # SB_LUT4 (LogicCell: buf_dds1_i3_LC_924)
set_location buf_dds1_i3 10 16 1 # SB_DFF (LogicCell: buf_dds1_i3_LC_924)
set_location i13850_3_lut 16 18 7 # SB_LUT4 (LogicCell: SIG_DDS.bit_cnt_i0_LC_925)
set_location SIG_DDS.bit_cnt_i0 16 18 7 # SB_DFF (LogicCell: SIG_DDS.bit_cnt_i0_LC_925)
set_location i13_2_lut 1 7 2 # SB_LUT4 (LogicCell: CLK_DDS.bit_cnt_i1_LC_926)
set_location CLK_DDS.bit_cnt_i1 1 7 2 # SB_DFFESR (LogicCell: CLK_DDS.bit_cnt_i1_LC_926)
set_location i13_4_lut 11 14 4 # SB_LUT4 (LogicCell: i13_4_lut_LC_927)
set_location i13_4_lut_adj_110 16 5 2 # SB_LUT4 (LogicCell: i13_4_lut_adj_110_LC_928)
set_location i14917_4_lut 11 15 0 # SB_LUT4 (LogicCell: i14917_4_lut_LC_929)
set_location i14949_3_lut 11 14 2 # SB_LUT4 (LogicCell: req_data_cnt_i8_LC_930)
set_location req_data_cnt_i8 11 14 2 # SB_DFF (LogicCell: req_data_cnt_i8_LC_930)
set_location i14_4_lut 16 5 1 # SB_LUT4 (LogicCell: i14_4_lut_LC_931)
set_location i14_4_lut_adj_238 13 17 6 # SB_LUT4 (LogicCell: i14_4_lut_adj_238_LC_932)
set_location i14_4_lut_adj_313 14 14 4 # SB_LUT4 (LogicCell: i14_4_lut_adj_313_LC_933)
set_location i15665_4_lut 2 8 0 # SB_LUT4 (LogicCell: CLK_DDS.dds_state_i0_LC_934)
set_location CLK_DDS.dds_state_i0 2 8 0 # SB_DFFE (LogicCell: CLK_DDS.dds_state_i0_LC_934)
set_location i15_4_lut 16 18 3 # SB_LUT4 (LogicCell: i15_4_lut_LC_935)
set_location i15_4_lut_adj_109 16 6 3 # SB_LUT4 (LogicCell: i15_4_lut_adj_109_LC_936)
set_location i15_4_lut_adj_205 15 6 1 # SB_LUT4 (LogicCell: i15_4_lut_adj_205_LC_937)
set_location i15_4_lut_adj_241 14 16 6 # SB_LUT4 (LogicCell: i15_4_lut_adj_241_LC_938)
set_location i16113_3_lut 15 9 5 # SB_LUT4 (LogicCell: i16113_3_lut_LC_939)
set_location i16114_3_lut 15 9 0 # SB_LUT4 (LogicCell: i16114_3_lut_LC_940)
set_location i16116_3_lut 15 9 1 # SB_LUT4 (LogicCell: i16116_3_lut_LC_941)
set_location i16121_3_lut 15 9 6 # SB_LUT4 (LogicCell: i16121_3_lut_LC_942)
set_location i16122_3_lut 11 11 5 # SB_LUT4 (LogicCell: comm_test_buf_24_i0_LC_943)
set_location comm_test_buf_24_i0 11 11 5 # SB_DFFESR (LogicCell: comm_test_buf_24_i0_LC_943)
set_location i16132_3_lut 11 13 0 # SB_LUT4 (LogicCell: comm_test_buf_24_i8_LC_944)
set_location comm_test_buf_24_i8 11 13 0 # SB_DFFESR (LogicCell: comm_test_buf_24_i8_LC_944)
set_location i16149_3_lut 16 12 0 # SB_LUT4 (LogicCell: i16149_3_lut_LC_945)
set_location i16150_3_lut 16 12 3 # SB_LUT4 (LogicCell: i16150_3_lut_LC_946)
set_location i16152_3_lut 16 12 4 # SB_LUT4 (LogicCell: i16152_3_lut_LC_947)
set_location i16157_3_lut 16 12 6 # SB_LUT4 (LogicCell: i16157_3_lut_LC_948)
set_location i16158_3_lut 11 11 6 # SB_LUT4 (LogicCell: comm_test_buf_24_i3_LC_949)
set_location comm_test_buf_24_i3 11 11 6 # SB_DFFESR (LogicCell: comm_test_buf_24_i3_LC_949)
set_location i16164_3_lut 13 16 6 # SB_LUT4 (LogicCell: i16164_3_lut_LC_950)
set_location i16167_3_lut 11 13 1 # SB_LUT4 (LogicCell: comm_test_buf_24_i11_LC_951)
set_location comm_test_buf_24_i11 11 13 1 # SB_DFFESR (LogicCell: comm_test_buf_24_i11_LC_951)
set_location i16182_3_lut 16 8 0 # SB_LUT4 (LogicCell: i16182_3_lut_LC_952)
set_location i16183_3_lut 16 8 2 # SB_LUT4 (LogicCell: i16183_3_lut_LC_953)
set_location i16185_3_lut 16 8 4 # SB_LUT4 (LogicCell: i16185_3_lut_LC_954)
set_location i16190_3_lut 13 10 6 # SB_LUT4 (LogicCell: i16190_3_lut_LC_955)
set_location i16191_3_lut 11 11 7 # SB_LUT4 (LogicCell: comm_test_buf_24_i5_LC_956)
set_location comm_test_buf_24_i5 11 11 7 # SB_DFFESR (LogicCell: comm_test_buf_24_i5_LC_956)
set_location i16198_3_lut 19 15 1 # SB_LUT4 (LogicCell: i16198_3_lut_LC_957)
set_location i16199_3_lut 11 13 2 # SB_LUT4 (LogicCell: comm_test_buf_24_i13_LC_958)
set_location comm_test_buf_24_i13 11 13 2 # SB_DFFESR (LogicCell: comm_test_buf_24_i13_LC_958)
set_location i16252_2_lut_2_lut 18 18 5 # SB_LUT4 (LogicCell: i16252_2_lut_2_lut_LC_959)
set_location i16256_2_lut 16 6 5 # SB_LUT4 (LogicCell: wdtick_flag_292_LC_960)
set_location wdtick_flag_292 16 6 5 # SB_DFFR (LogicCell: wdtick_flag_292_LC_960)
set_location i16279_2_lut 16 11 2 # SB_LUT4 (LogicCell: i16279_2_lut_LC_961)
set_location i16282_2_lut 17 12 3 # SB_LUT4 (LogicCell: i16282_2_lut_LC_962)
set_location i16298_2_lut 12 11 7 # SB_LUT4 (LogicCell: i16298_2_lut_LC_963)
set_location i16302_2_lut 13 11 3 # SB_LUT4 (LogicCell: i16302_2_lut_LC_964)
set_location i16307_2_lut_3_lut 20 7 0 # SB_LUT4 (LogicCell: comm_clear_304_LC_965)
set_location comm_clear_304 20 7 0 # SB_DFFE (LogicCell: comm_clear_304_LC_965)
set_location i16310_2_lut 18 9 6 # SB_LUT4 (LogicCell: flagcntwd_306_LC_966)
set_location flagcntwd_306 18 9 6 # SB_DFFESR (LogicCell: flagcntwd_306_LC_966)
set_location i16388_2_lut 19 8 0 # SB_LUT4 (LogicCell: i16388_2_lut_LC_967)
set_location i16444_2_lut_3_lut 17 12 0 # SB_LUT4 (LogicCell: i16444_2_lut_3_lut_LC_968)
set_location i16445_2_lut_3_lut 11 16 6 # SB_LUT4 (LogicCell: i16445_2_lut_3_lut_LC_969)
set_location i16454_2_lut_3_lut 14 8 3 # SB_LUT4 (LogicCell: i16454_2_lut_3_lut_LC_970)
set_location i16455_2_lut_3_lut 15 18 3 # SB_LUT4 (LogicCell: i16455_2_lut_3_lut_LC_971)
set_location i16456_2_lut_3_lut 19 17 4 # SB_LUT4 (LogicCell: i16456_2_lut_3_lut_LC_972)
set_location i16457_2_lut_3_lut 13 12 1 # SB_LUT4 (LogicCell: i16457_2_lut_3_lut_LC_973)
set_location i16458_2_lut_3_lut 15 18 6 # SB_LUT4 (LogicCell: i16458_2_lut_3_lut_LC_974)
set_location i16459_2_lut_3_lut 16 13 7 # SB_LUT4 (LogicCell: i16459_2_lut_3_lut_LC_975)
set_location i16462_2_lut_3_lut 13 12 2 # SB_LUT4 (LogicCell: i16462_2_lut_3_lut_LC_976)
set_location i16463_2_lut_3_lut 15 18 4 # SB_LUT4 (LogicCell: i16463_2_lut_3_lut_LC_977)
set_location i16464_2_lut_3_lut 13 18 0 # SB_LUT4 (LogicCell: i16464_2_lut_3_lut_LC_978)
set_location i16465_2_lut_3_lut 19 17 2 # SB_LUT4 (LogicCell: i16465_2_lut_3_lut_LC_979)
set_location i16466_2_lut_3_lut 14 13 0 # SB_LUT4 (LogicCell: i16466_2_lut_3_lut_LC_980)
set_location i16467_2_lut_3_lut 11 16 4 # SB_LUT4 (LogicCell: i16467_2_lut_3_lut_LC_981)
set_location i1661462_i1_3_lut 20 14 2 # SB_LUT4 (LogicCell: i1661462_i1_3_lut_LC_982)
set_location i1662065_i1_3_lut 8 12 2 # SB_LUT4 (LogicCell: i1662065_i1_3_lut_LC_983)
set_location i1662668_i1_3_lut 8 12 3 # SB_LUT4 (LogicCell: i1662668_i1_3_lut_LC_984)
set_location i1663271_i1_3_lut 10 14 2 # SB_LUT4 (LogicCell: i1663271_i1_3_lut_LC_985)
set_location i1665080_i1_3_lut 15 17 2 # SB_LUT4 (LogicCell: i1665080_i1_3_lut_LC_986)
set_location i1667693_i1_3_lut 18 15 3 # SB_LUT4 (LogicCell: i1667693_i1_3_lut_LC_987)
set_location i1668296_i1_3_lut 18 13 3 # SB_LUT4 (LogicCell: i1668296_i1_3_lut_LC_988)
set_location i1668899_i1_3_lut 17 14 1 # SB_LUT4 (LogicCell: i1668899_i1_3_lut_LC_989)
set_location i16700105_i1_3_lut 17 14 5 # SB_LUT4 (LogicCell: i16700105_i1_3_lut_LC_990)
set_location i17897_1_lut 12 5 1 # SB_LUT4 (LogicCell: clk_cnt_3781_3782__i1_LC_991)
set_location clk_cnt_3781_3782__i1 12 5 1 # SB_DFFSR (LogicCell: clk_cnt_3781_3782__i1_LC_991)
set_location i17899_2_lut 12 5 0 # SB_LUT4 (LogicCell: clk_cnt_3781_3782__i2_LC_992)
set_location clk_cnt_3781_3782__i2 12 5 0 # SB_DFFSR (LogicCell: clk_cnt_3781_3782__i2_LC_992)
set_location i17_3_lut_3_lut 18 9 7 # SB_LUT4 (LogicCell: i17_3_lut_3_lut_LC_993)
set_location i18_4_lut 16 6 4 # SB_LUT4 (LogicCell: i18_4_lut_LC_994)
set_location i19116_4_lut 7 15 3 # SB_LUT4 (LogicCell: i19116_4_lut_LC_995)
set_location i19133_2_lut 16 14 1 # SB_LUT4 (LogicCell: i19133_2_lut_LC_996)
set_location i19135_2_lut_3_lut 15 12 3 # SB_LUT4 (LogicCell: i19135_2_lut_3_lut_LC_997)
set_location i19147_2_lut 18 9 4 # SB_LUT4 (LogicCell: i19147_2_lut_LC_998)
set_location i19163_2_lut 17 12 6 # SB_LUT4 (LogicCell: i19163_2_lut_LC_999)
set_location i19165_3_lut_1_lut_2_lut 13 14 6 # SB_LUT4 (LogicCell: i19165_3_lut_1_lut_2_lut_LC_1000)
set_location i19209_3_lut 18 17 7 # SB_LUT4 (LogicCell: i19209_3_lut_LC_1001)
set_location i19210_3_lut 5 10 3 # SB_LUT4 (LogicCell: i19210_3_lut_LC_1002)
set_location i19215_3_lut 18 14 1 # SB_LUT4 (LogicCell: i19215_3_lut_LC_1003)
set_location i19216_4_lut 18 14 6 # SB_LUT4 (LogicCell: i19216_4_lut_LC_1004)
set_location i19221_3_lut 14 17 3 # SB_LUT4 (LogicCell: i19221_3_lut_LC_1005)
set_location i19222_3_lut 6 11 1 # SB_LUT4 (LogicCell: i19222_3_lut_LC_1006)
set_location i19224_3_lut 18 16 6 # SB_LUT4 (LogicCell: i19224_3_lut_LC_1007)
set_location i19225_4_lut 18 16 1 # SB_LUT4 (LogicCell: i19225_4_lut_LC_1008)
set_location i19233_3_lut 9 18 6 # SB_LUT4 (LogicCell: i19233_3_lut_LC_1009)
set_location i19234_3_lut 9 18 7 # SB_LUT4 (LogicCell: i19234_3_lut_LC_1010)
set_location i19236_3_lut 10 11 7 # SB_LUT4 (LogicCell: i19236_3_lut_LC_1011)
set_location i19237_3_lut 9 12 2 # SB_LUT4 (LogicCell: i19237_3_lut_LC_1012)
set_location i19239_3_lut 13 18 3 # SB_LUT4 (LogicCell: i19239_3_lut_LC_1013)
set_location i19240_3_lut 13 16 7 # SB_LUT4 (LogicCell: i19240_3_lut_LC_1014)
set_location i19242_3_lut 15 16 7 # SB_LUT4 (LogicCell: i19242_3_lut_LC_1015)
set_location i19247_3_lut 14 14 6 # SB_LUT4 (LogicCell: i19247_3_lut_LC_1016)
set_location i19257_3_lut 17 17 3 # SB_LUT4 (LogicCell: i19257_3_lut_LC_1017)
set_location i19259_4_lut 17 17 4 # SB_LUT4 (LogicCell: i19259_4_lut_LC_1018)
set_location i19311_3_lut 15 7 5 # SB_LUT4 (LogicCell: i19311_3_lut_LC_1019)
set_location i19313_4_lut 17 10 0 # SB_LUT4 (LogicCell: i19313_4_lut_LC_1020)
set_location i19335_3_lut 19 14 3 # SB_LUT4 (LogicCell: i19335_3_lut_LC_1021)
set_location i19336_4_lut 19 13 1 # SB_LUT4 (LogicCell: i19336_4_lut_LC_1022)
set_location i19341_3_lut 16 15 2 # SB_LUT4 (LogicCell: i19341_3_lut_LC_1023)
set_location i19343_4_lut 13 13 0 # SB_LUT4 (LogicCell: i19343_4_lut_LC_1024)
set_location i19344_3_lut 16 15 1 # SB_LUT4 (LogicCell: i19344_3_lut_LC_1025)
set_location i19345_3_lut 6 12 7 # SB_LUT4 (LogicCell: i19345_3_lut_LC_1026)
set_location i19349_3_lut 5 14 6 # SB_LUT4 (LogicCell: i19349_3_lut_LC_1027)
set_location i19746_3_lut 19 14 0 # SB_LUT4 (LogicCell: i19746_3_lut_LC_1028)
set_location i19747_2_lut 14 10 1 # SB_LUT4 (LogicCell: i19747_2_lut_LC_1029)
set_location i19751_2_lut 20 17 3 # SB_LUT4 (LogicCell: i19751_2_lut_LC_1030)
set_location i19755_2_lut 20 13 5 # SB_LUT4 (LogicCell: i19755_2_lut_LC_1031)
set_location i19758_2_lut 14 9 1 # SB_LUT4 (LogicCell: i19758_2_lut_LC_1032)
set_location i19760_4_lut 19 11 0 # SB_LUT4 (LogicCell: i19760_4_lut_LC_1033)
set_location i19773_2_lut_4_lut 16 11 7 # SB_LUT4 (LogicCell: i19773_2_lut_4_lut_LC_1034)
set_location i19781_2_lut_3_lut 18 10 7 # SB_LUT4 (LogicCell: i19781_2_lut_3_lut_LC_1035)
set_location i19782_2_lut 13 8 2 # SB_LUT4 (LogicCell: i19782_2_lut_LC_1036)
set_location i19784_2_lut_3_lut_4_lut 20 12 2 # SB_LUT4 (LogicCell: i19784_2_lut_3_lut_4_lut_LC_1037)
set_location i19785_2_lut 17 13 5 # SB_LUT4 (LogicCell: i19785_2_lut_LC_1038)
set_location i19787_2_lut 16 12 2 # SB_LUT4 (LogicCell: i19787_2_lut_LC_1039)
set_location i19790_2_lut 18 8 0 # SB_LUT4 (LogicCell: i19790_2_lut_LC_1040)
set_location i19794_4_lut 17 11 5 # SB_LUT4 (LogicCell: i19794_4_lut_LC_1041)
set_location i19795_2_lut_3_lut 13 11 7 # SB_LUT4 (LogicCell: i19795_2_lut_3_lut_LC_1042)
set_location i19796_2_lut_3_lut 10 16 4 # SB_LUT4 (LogicCell: i19796_2_lut_3_lut_LC_1043)
set_location i19802_4_lut 20 12 5 # SB_LUT4 (LogicCell: i19802_4_lut_LC_1044)
set_location i19803_3_lut_4_lut 20 12 3 # SB_LUT4 (LogicCell: i19803_3_lut_4_lut_LC_1045)
set_location i19807_4_lut 16 9 4 # SB_LUT4 (LogicCell: i19807_4_lut_LC_1046)
set_location i19812_2_lut 10 15 5 # SB_LUT4 (LogicCell: i19812_2_lut_LC_1047)
set_location i19814_3_lut_4_lut 15 13 5 # SB_LUT4 (LogicCell: i19814_3_lut_4_lut_LC_1048)
set_location i19824_2_lut_3_lut 18 9 0 # SB_LUT4 (LogicCell: i19824_2_lut_3_lut_LC_1049)
set_location i19864_3_lut 1 7 1 # SB_LUT4 (LogicCell: CLK_DDS.bit_cnt_i2_LC_1050)
set_location CLK_DDS.bit_cnt_i2 1 7 1 # SB_DFFESR (LogicCell: CLK_DDS.bit_cnt_i2_LC_1050)
set_location i19888_4_lut 19 15 5 # SB_LUT4 (LogicCell: i19888_4_lut_LC_1051)
set_location i19894_2_lut 17 13 6 # SB_LUT4 (LogicCell: i19894_2_lut_LC_1052)
set_location i19900_2_lut 2 7 6 # SB_LUT4 (LogicCell: i19900_2_lut_LC_1053)
set_location i19903_2_lut_3_lut 20 10 0 # SB_LUT4 (LogicCell: i19903_2_lut_3_lut_LC_1054)
set_location i19906_4_lut 15 13 6 # SB_LUT4 (LogicCell: i19906_4_lut_LC_1055)
set_location i19916_2_lut 16 8 1 # SB_LUT4 (LogicCell: i19916_2_lut_LC_1056)
set_location i19937_2_lut 20 15 6 # SB_LUT4 (LogicCell: i19937_2_lut_LC_1057)
set_location i19938_2_lut 15 9 4 # SB_LUT4 (LogicCell: i19938_2_lut_LC_1058)
set_location i19973_2_lut_4_lut 17 11 3 # SB_LUT4 (LogicCell: i19973_2_lut_4_lut_LC_1059)
set_location i19_4_lut 19 15 3 # SB_LUT4 (LogicCell: trig_dds1_308_LC_1060)
set_location trig_dds1_308 19 15 3 # SB_DFF (LogicCell: trig_dds1_308_LC_1060)
set_location i19_4_lut_adj_312 17 12 1 # SB_LUT4 (LogicCell: i19_4_lut_adj_312_LC_1061)
set_location i19_4_lut_adj_317 18 12 1 # SB_LUT4 (LogicCell: i19_4_lut_adj_317_LC_1062)
set_location i19_4_lut_adj_330 17 12 7 # SB_LUT4 (LogicCell: i19_4_lut_adj_330_LC_1063)
set_location i1_2_lut 14 12 5 # SB_LUT4 (LogicCell: i1_2_lut_LC_1064)
set_location i1_2_lut_3_lut 19 11 7 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_LC_1065)
set_location i1_2_lut_3_lut_4_lut 14 12 3 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_4_lut_LC_1066)
set_location i1_2_lut_3_lut_4_lut_adj_106 18 10 0 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_4_lut_adj_106_LC_1067)
set_location i1_2_lut_3_lut_4_lut_adj_107 18 10 1 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_4_lut_adj_107_LC_1068)
set_location i1_2_lut_3_lut_4_lut_adj_114 17 10 7 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_4_lut_adj_114_LC_1069)
set_location i1_2_lut_3_lut_adj_128 17 10 5 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_adj_128_LC_1070)
set_location i1_2_lut_3_lut_adj_206 10 16 7 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_adj_206_LC_1071)
set_location i1_2_lut_3_lut_adj_209 18 12 4 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_adj_209_LC_1072)
set_location i1_2_lut_3_lut_adj_285 17 17 6 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_adj_285_LC_1073)
set_location i1_2_lut_3_lut_adj_298 19 15 4 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_adj_298_LC_1074)
set_location i1_2_lut_3_lut_adj_76 12 3 0 # SB_LUT4 (LogicCell: clk_RTD_290_LC_1075)
set_location clk_RTD_290 12 3 0 # SB_DFF (LogicCell: clk_RTD_290_LC_1075)
set_location i1_2_lut_3_lut_adj_77 11 16 7 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_adj_77_LC_1076)
set_location i1_2_lut_3_lut_adj_78 17 9 7 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_adj_78_LC_1077)
set_location i1_2_lut_3_lut_adj_82 18 12 0 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_adj_82_LC_1078)
set_location i1_2_lut_4_lut 13 9 4 # SB_LUT4 (LogicCell: i1_2_lut_4_lut_LC_1079)
set_location i1_2_lut_4_lut_adj_121 13 16 5 # SB_LUT4 (LogicCell: i1_2_lut_4_lut_adj_121_LC_1080)
set_location i1_2_lut_4_lut_adj_268 12 15 5 # SB_LUT4 (LogicCell: i1_2_lut_4_lut_adj_268_LC_1081)
set_location i1_2_lut_4_lut_adj_269 12 15 7 # SB_LUT4 (LogicCell: i1_2_lut_4_lut_adj_269_LC_1082)
set_location i1_2_lut_4_lut_adj_270 9 16 0 # SB_LUT4 (LogicCell: i1_2_lut_4_lut_adj_270_LC_1083)
set_location i1_2_lut_4_lut_adj_271 9 16 2 # SB_LUT4 (LogicCell: i1_2_lut_4_lut_adj_271_LC_1084)
set_location i1_2_lut_4_lut_adj_276 9 16 6 # SB_LUT4 (LogicCell: i1_2_lut_4_lut_adj_276_LC_1085)
set_location i1_2_lut_4_lut_adj_289 10 13 0 # SB_LUT4 (LogicCell: i1_2_lut_4_lut_adj_289_LC_1086)
set_location i1_2_lut_4_lut_adj_292 10 13 5 # SB_LUT4 (LogicCell: i1_2_lut_4_lut_adj_292_LC_1087)
set_location i1_2_lut_4_lut_adj_338 14 12 6 # SB_LUT4 (LogicCell: i1_2_lut_4_lut_adj_338_LC_1088)
set_location i1_2_lut_adj_147 20 10 6 # SB_LUT4 (LogicCell: i1_2_lut_adj_147_LC_1089)
set_location i1_2_lut_adj_193 13 12 4 # SB_LUT4 (LogicCell: i1_2_lut_adj_193_LC_1090)
set_location i1_2_lut_adj_226 16 11 0 # SB_LUT4 (LogicCell: i1_2_lut_adj_226_LC_1091)
set_location i1_2_lut_adj_227 16 13 1 # SB_LUT4 (LogicCell: i1_2_lut_adj_227_LC_1092)
set_location i1_2_lut_adj_244 14 15 2 # SB_LUT4 (LogicCell: i1_2_lut_adj_244_LC_1093)
set_location i1_2_lut_adj_264 9 17 4 # SB_LUT4 (LogicCell: i1_2_lut_adj_264_LC_1094)
set_location i1_2_lut_adj_297 17 12 4 # SB_LUT4 (LogicCell: i1_2_lut_adj_297_LC_1095)
set_location i1_2_lut_adj_299 19 11 3 # SB_LUT4 (LogicCell: i1_2_lut_adj_299_LC_1096)
set_location i1_2_lut_adj_303 1 15 0 # SB_LUT4 (LogicCell: i1_2_lut_adj_303_LC_1097)
set_location i1_2_lut_adj_311 17 11 2 # SB_LUT4 (LogicCell: i1_2_lut_adj_311_LC_1098)
set_location i1_2_lut_adj_323 17 11 7 # SB_LUT4 (LogicCell: i1_2_lut_adj_323_LC_1099)
set_location i1_2_lut_adj_326 18 11 3 # SB_LUT4 (LogicCell: i1_2_lut_adj_326_LC_1100)
set_location i1_2_lut_adj_331 14 15 3 # SB_LUT4 (LogicCell: i1_2_lut_adj_331_LC_1101)
set_location i1_2_lut_adj_334 15 7 2 # SB_LUT4 (LogicCell: SecClk_295_LC_1102)
set_location SecClk_295 15 7 2 # SB_DFF (LogicCell: SecClk_295_LC_1102)
set_location i1_2_lut_adj_60 15 11 4 # SB_LUT4 (LogicCell: i1_2_lut_adj_60_LC_1103)
set_location i1_2_lut_adj_61 6 17 3 # SB_LUT4 (LogicCell: i1_2_lut_adj_61_LC_1104)
set_location i1_2_lut_adj_66 16 7 6 # SB_LUT4 (LogicCell: i1_2_lut_adj_66_LC_1105)
set_location i1_2_lut_adj_70 18 8 4 # SB_LUT4 (LogicCell: i1_2_lut_adj_70_LC_1106)
set_location i1_2_lut_adj_74 6 17 7 # SB_LUT4 (LogicCell: i1_2_lut_adj_74_LC_1107)
set_location i1_2_lut_adj_75 19 8 5 # SB_LUT4 (LogicCell: i1_2_lut_adj_75_LC_1108)
set_location i1_2_lut_adj_79 16 11 5 # SB_LUT4 (LogicCell: i1_2_lut_adj_79_LC_1109)
set_location i1_2_lut_adj_83 5 15 4 # SB_LUT4 (LogicCell: i1_2_lut_adj_83_LC_1110)
set_location i1_3_lut 11 14 5 # SB_LUT4 (LogicCell: i1_3_lut_LC_1111)
set_location i1_3_lut_4_lut 22 10 5 # SB_LUT4 (LogicCell: i1_3_lut_4_lut_LC_1112)
set_location i1_3_lut_4_lut_adj_302 15 14 5 # SB_LUT4 (LogicCell: i1_3_lut_4_lut_adj_302_LC_1113)
set_location i1_3_lut_4_lut_adj_308 12 7 4 # SB_LUT4 (LogicCell: i1_3_lut_4_lut_adj_308_LC_1114)
set_location i1_3_lut_4_lut_adj_315 15 12 0 # SB_LUT4 (LogicCell: i1_3_lut_4_lut_adj_315_LC_1115)
set_location i1_3_lut_adj_261 19 8 1 # SB_LUT4 (LogicCell: dds0_mclk_297_LC_1116)
set_location dds0_mclk_297 19 8 1 # SB_DFFN (LogicCell: dds0_mclk_297_LC_1116)
set_location i1_3_lut_adj_286 17 9 6 # SB_LUT4 (LogicCell: i1_3_lut_adj_286_LC_1117)
set_location i1_3_lut_adj_295 13 9 5 # SB_LUT4 (LogicCell: i1_3_lut_adj_295_LC_1118)
set_location i1_3_lut_adj_316 14 12 1 # SB_LUT4 (LogicCell: i1_3_lut_adj_316_LC_1119)
set_location i1_3_lut_adj_318 18 12 2 # SB_LUT4 (LogicCell: i1_3_lut_adj_318_LC_1120)
set_location i1_3_lut_adj_332 16 11 3 # SB_LUT4 (LogicCell: i1_3_lut_adj_332_LC_1121)
set_location i1_4_lut 9 16 5 # SB_LUT4 (LogicCell: i1_4_lut_LC_1122)
set_location i1_4_lut_4_lut 1 15 1 # SB_LUT4 (LogicCell: ADC_VAC.SCLK_35_LC_1123)
set_location ADC_VAC.SCLK_35 1 15 1 # SB_DFF (LogicCell: ADC_VAC.SCLK_35_LC_1123)
set_location i1_4_lut_4_lut_adj_150 8 17 1 # SB_LUT4 (LogicCell: ADC_IAC.SCLK_35_LC_1124)
set_location ADC_IAC.SCLK_35 8 17 1 # SB_DFF (LogicCell: ADC_IAC.SCLK_35_LC_1124)
set_location i1_4_lut_4_lut_adj_281 20 10 7 # SB_LUT4 (LogicCell: i1_4_lut_4_lut_adj_281_LC_1125)
set_location i1_4_lut_adj_130 18 11 4 # SB_LUT4 (LogicCell: i1_4_lut_adj_130_LC_1126)
set_location i1_4_lut_adj_132 18 10 4 # SB_LUT4 (LogicCell: i1_4_lut_adj_132_LC_1127)
set_location i1_4_lut_adj_143 18 9 3 # SB_LUT4 (LogicCell: i1_4_lut_adj_143_LC_1128)
set_location i1_4_lut_adj_161 7 14 7 # SB_LUT4 (LogicCell: buf_dds1_i2_LC_1129)
set_location buf_dds1_i2 7 14 7 # SB_DFF (LogicCell: buf_dds1_i2_LC_1129)
set_location i1_4_lut_adj_172 8 15 2 # SB_LUT4 (LogicCell: buf_dds1_i1_LC_1130)
set_location buf_dds1_i1 8 15 2 # SB_DFF (LogicCell: buf_dds1_i1_LC_1130)
set_location i1_4_lut_adj_196 1 15 3 # SB_LUT4 (LogicCell: i1_4_lut_adj_196_LC_1131)
set_location i1_4_lut_adj_198 6 17 6 # SB_LUT4 (LogicCell: i1_4_lut_adj_198_LC_1132)
set_location i1_4_lut_adj_207 14 18 1 # SB_LUT4 (LogicCell: i1_4_lut_adj_207_LC_1133)
set_location i1_4_lut_adj_211 16 9 2 # SB_LUT4 (LogicCell: i1_4_lut_adj_211_LC_1134)
set_location i1_4_lut_adj_213 9 17 6 # SB_LUT4 (LogicCell: ADC_IAC.DTRIG_39_LC_1135)
set_location ADC_IAC.DTRIG_39 9 17 6 # SB_DFF (LogicCell: ADC_IAC.DTRIG_39_LC_1135)
set_location i1_4_lut_adj_214 10 17 5 # SB_LUT4 (LogicCell: ADC_VAC.DTRIG_39_LC_1136)
set_location ADC_VAC.DTRIG_39 10 17 5 # SB_DFF (LogicCell: ADC_VAC.DTRIG_39_LC_1136)
set_location i1_4_lut_adj_215 14 8 6 # SB_LUT4 (LogicCell: i1_4_lut_adj_215_LC_1137)
set_location i1_4_lut_adj_224 18 9 5 # SB_LUT4 (LogicCell: i1_4_lut_adj_224_LC_1138)
set_location i1_4_lut_adj_225 11 15 7 # SB_LUT4 (LogicCell: eis_state_i1_LC_1139)
set_location eis_state_i1 11 15 7 # SB_DFFNER (LogicCell: eis_state_i1_LC_1139)
set_location i1_4_lut_adj_228 17 10 6 # SB_LUT4 (LogicCell: i1_4_lut_adj_228_LC_1140)
set_location i1_4_lut_adj_230 8 14 3 # SB_LUT4 (LogicCell: buf_dds1_i0_LC_1141)
set_location buf_dds1_i0 8 14 3 # SB_DFF (LogicCell: buf_dds1_i0_LC_1141)
set_location i1_4_lut_adj_240 13 18 2 # SB_LUT4 (LogicCell: i1_4_lut_adj_240_LC_1142)
set_location i1_4_lut_adj_257 12 6 1 # SB_LUT4 (LogicCell: i1_4_lut_adj_257_LC_1143)
set_location i1_4_lut_adj_258 12 15 3 # SB_LUT4 (LogicCell: i1_4_lut_adj_258_LC_1144)
set_location i1_4_lut_adj_259 15 16 0 # SB_LUT4 (LogicCell: i1_4_lut_adj_259_LC_1145)
set_location i1_4_lut_adj_283 20 10 4 # SB_LUT4 (LogicCell: i1_4_lut_adj_283_LC_1146)
set_location i1_4_lut_adj_287 14 8 1 # SB_LUT4 (LogicCell: i1_4_lut_adj_287_LC_1147)
set_location i1_4_lut_adj_290 16 13 4 # SB_LUT4 (LogicCell: i1_4_lut_adj_290_LC_1148)
set_location i1_4_lut_adj_291 16 13 2 # SB_LUT4 (LogicCell: i1_4_lut_adj_291_LC_1149)
set_location i1_4_lut_adj_294 19 11 5 # SB_LUT4 (LogicCell: i1_4_lut_adj_294_LC_1150)
set_location i1_4_lut_adj_300 20 12 0 # SB_LUT4 (LogicCell: i1_4_lut_adj_300_LC_1151)
set_location i1_4_lut_adj_301 18 12 6 # SB_LUT4 (LogicCell: i1_4_lut_adj_301_LC_1152)
set_location i1_4_lut_adj_306 16 14 0 # SB_LUT4 (LogicCell: i1_4_lut_adj_306_LC_1153)
set_location i1_4_lut_adj_309 15 12 1 # SB_LUT4 (LogicCell: i1_4_lut_adj_309_LC_1154)
set_location i1_4_lut_adj_321 14 16 7 # SB_LUT4 (LogicCell: i1_4_lut_adj_321_LC_1155)
set_location i1_4_lut_adj_333 14 8 2 # SB_LUT4 (LogicCell: i1_4_lut_adj_333_LC_1156)
set_location i1_4_lut_adj_335 11 17 0 # SB_LUT4 (LogicCell: i1_4_lut_adj_335_LC_1157)
set_location i1_4_lut_adj_337 8 13 3 # SB_LUT4 (LogicCell: i1_4_lut_adj_337_LC_1158)
set_location i1_4_lut_adj_51 12 15 0 # SB_LUT4 (LogicCell: i1_4_lut_adj_51_LC_1159)
set_location i1_4_lut_adj_52 18 11 0 # SB_LUT4 (LogicCell: i1_4_lut_adj_52_LC_1160)
set_location i1_4_lut_adj_54 12 16 0 # SB_LUT4 (LogicCell: i1_4_lut_adj_54_LC_1161)
set_location i1_4_lut_adj_56 15 13 7 # SB_LUT4 (LogicCell: i1_4_lut_adj_56_LC_1162)
set_location i1_4_lut_adj_57 10 13 6 # SB_LUT4 (LogicCell: i1_4_lut_adj_57_LC_1163)
set_location i1_4_lut_adj_62 15 12 6 # SB_LUT4 (LogicCell: i1_4_lut_adj_62_LC_1164)
set_location i1_4_lut_adj_64 10 13 3 # SB_LUT4 (LogicCell: i1_4_lut_adj_64_LC_1165)
set_location i1_4_lut_adj_68 16 7 7 # SB_LUT4 (LogicCell: i1_4_lut_adj_68_LC_1166)
set_location i1_4_lut_adj_71 19 8 4 # SB_LUT4 (LogicCell: i1_4_lut_adj_71_LC_1167)
set_location i1_4_lut_adj_72 19 8 3 # SB_LUT4 (LogicCell: i1_4_lut_adj_72_LC_1168)
set_location i1_4_lut_adj_73 14 14 1 # SB_LUT4 (LogicCell: i1_4_lut_adj_73_LC_1169)
set_location i1_4_lut_adj_86 17 11 0 # SB_LUT4 (LogicCell: i1_4_lut_adj_86_LC_1170)
set_location i1_4_lut_adj_88 18 8 3 # SB_LUT4 (LogicCell: i1_4_lut_adj_88_LC_1171)
set_location i20000_4_lut 19 11 2 # SB_LUT4 (LogicCell: i20000_4_lut_LC_1172)
set_location i20024_2_lut 7 5 4 # SB_LUT4 (LogicCell: i20024_2_lut_LC_1173)
set_location i20030_2_lut 11 10 2 # SB_LUT4 (LogicCell: i20030_2_lut_LC_1174)
set_location i20034_2_lut 8 12 7 # SB_LUT4 (LogicCell: i20034_2_lut_LC_1175)
set_location i20042_2_lut 18 3 7 # SB_LUT4 (LogicCell: i20042_2_lut_LC_1176)
set_location i20047_4_lut 20 9 6 # SB_LUT4 (LogicCell: i20047_4_lut_LC_1177)
set_location i20048_2_lut 15 16 6 # SB_LUT4 (LogicCell: i20048_2_lut_LC_1178)
set_location i20051_2_lut 18 11 2 # SB_LUT4 (LogicCell: i20051_2_lut_LC_1179)
set_location i20055_2_lut 14 15 5 # SB_LUT4 (LogicCell: i20055_2_lut_LC_1180)
set_location i20060_2_lut 16 9 0 # SB_LUT4 (LogicCell: i20060_2_lut_LC_1181)
set_location i20075_2_lut 16 9 7 # SB_LUT4 (LogicCell: i20075_2_lut_LC_1182)
set_location i20087_2_lut 20 11 0 # SB_LUT4 (LogicCell: i20087_2_lut_LC_1183)
set_location i20091_2_lut 19 4 7 # SB_LUT4 (LogicCell: i20091_2_lut_LC_1184)
set_location i20094_4_lut 20 12 4 # SB_LUT4 (LogicCell: i20094_4_lut_LC_1185)
set_location i20099_2_lut 20 18 2 # SB_LUT4 (LogicCell: i20099_2_lut_LC_1186)
set_location i20104_2_lut 20 8 2 # SB_LUT4 (LogicCell: i20104_2_lut_LC_1187)
set_location i20112_2_lut 19 14 6 # SB_LUT4 (LogicCell: i20112_2_lut_LC_1188)
set_location i20124_2_lut 12 10 4 # SB_LUT4 (LogicCell: i20124_2_lut_LC_1189)
set_location i20126_3_lut 17 10 2 # SB_LUT4 (LogicCell: i20126_3_lut_LC_1190)
set_location i20128_4_lut 1 7 0 # SB_LUT4 (LogicCell: CLK_DDS.bit_cnt_i3_LC_1191)
set_location CLK_DDS.bit_cnt_i3 1 7 0 # SB_DFFESR (LogicCell: CLK_DDS.bit_cnt_i3_LC_1191)
set_location i20133_3_lut_4_lut 10 15 2 # SB_LUT4 (LogicCell: i20133_3_lut_4_lut_LC_1192)
set_location i20149_4_lut 1 15 4 # SB_LUT4 (LogicCell: ADC_VAC.CS_37_LC_1193)
set_location ADC_VAC.CS_37 1 15 4 # SB_DFF (LogicCell: ADC_VAC.CS_37_LC_1193)
set_location i20160_4_lut 7 18 0 # SB_LUT4 (LogicCell: ADC_IAC.CS_37_LC_1194)
set_location ADC_IAC.CS_37 7 18 0 # SB_DFF (LogicCell: ADC_IAC.CS_37_LC_1194)
set_location i20166_3_lut 10 15 7 # SB_LUT4 (LogicCell: i20166_3_lut_LC_1195)
set_location i20168_4_lut 20 9 7 # SB_LUT4 (LogicCell: i20168_4_lut_LC_1196)
set_location i20171_2_lut_3_lut 20 10 5 # SB_LUT4 (LogicCell: i20171_2_lut_3_lut_LC_1197)
set_location i20174_2_lut 11 17 3 # SB_LUT4 (LogicCell: i20174_2_lut_LC_1198)
set_location i20187_2_lut_3_lut 10 15 6 # SB_LUT4 (LogicCell: i20187_2_lut_3_lut_LC_1199)
set_location i20191_3_lut_4_lut 11 17 2 # SB_LUT4 (LogicCell: i20191_3_lut_4_lut_LC_1200)
set_location i228_2_lut 20 9 2 # SB_LUT4 (LogicCell: i228_2_lut_LC_1201)
set_location i22_3_lut_4_lut 20 8 6 # SB_LUT4 (LogicCell: i22_3_lut_4_lut_LC_1202)
set_location i24_4_lut 10 15 0 # SB_LUT4 (LogicCell: i24_4_lut_LC_1203)
set_location i24_4_lut_adj_265 10 16 5 # SB_LUT4 (LogicCell: i24_4_lut_adj_265_LC_1204)
set_location i2_2_lut 15 6 3 # SB_LUT4 (LogicCell: i2_2_lut_LC_1205)
set_location i2_2_lut_3_lut 16 5 4 # SB_LUT4 (LogicCell: i2_2_lut_3_lut_LC_1206)
set_location i2_2_lut_3_lut_adj_144 20 8 5 # SB_LUT4 (LogicCell: i2_2_lut_3_lut_adj_144_LC_1207)
set_location i2_2_lut_4_lut 17 9 0 # SB_LUT4 (LogicCell: i2_2_lut_4_lut_LC_1208)
set_location i2_3_lut 13 12 3 # SB_LUT4 (LogicCell: i2_3_lut_LC_1209)
set_location i2_3_lut_4_lut 18 8 2 # SB_LUT4 (LogicCell: i2_3_lut_4_lut_LC_1210)
set_location i2_3_lut_4_lut_adj_304 18 9 2 # SB_LUT4 (LogicCell: i2_3_lut_4_lut_adj_304_LC_1211)
set_location i2_3_lut_4_lut_adj_310 14 12 4 # SB_LUT4 (LogicCell: i2_3_lut_4_lut_adj_310_LC_1212)
set_location i2_3_lut_adj_59 12 16 7 # SB_LUT4 (LogicCell: i2_3_lut_adj_59_LC_1213)
set_location i2_3_lut_adj_87 18 11 5 # SB_LUT4 (LogicCell: i2_3_lut_adj_87_LC_1214)
set_location i2_4_lut 9 16 1 # SB_LUT4 (LogicCell: buf_device_acadc_i3_LC_1215)
set_location buf_device_acadc_i3 9 16 1 # SB_DFFESR (LogicCell: buf_device_acadc_i3_LC_1215)
set_location i2_4_lut_4_lut 18 9 1 # SB_LUT4 (LogicCell: i2_4_lut_4_lut_LC_1216)
set_location i2_4_lut_4_lut_4_lut 11 15 6 # SB_LUT4 (LogicCell: i2_4_lut_4_lut_4_lut_LC_1217)
set_location i2_4_lut_adj_210 14 13 6 # SB_LUT4 (LogicCell: i2_4_lut_adj_210_LC_1218)
set_location i2_4_lut_adj_235 15 14 7 # SB_LUT4 (LogicCell: i2_4_lut_adj_235_LC_1219)
set_location i2_4_lut_adj_255 15 14 2 # SB_LUT4 (LogicCell: i2_4_lut_adj_255_LC_1220)
set_location i2_4_lut_adj_272 10 15 1 # SB_LUT4 (LogicCell: i2_4_lut_adj_272_LC_1221)
set_location i2_4_lut_adj_324 12 15 4 # SB_LUT4 (LogicCell: buf_device_acadc_i1_LC_1222)
set_location buf_device_acadc_i1 12 15 4 # SB_DFFESR (LogicCell: buf_device_acadc_i1_LC_1222)
set_location i2_4_lut_adj_336 11 16 1 # SB_LUT4 (LogicCell: buf_device_acadc_i2_LC_1223)
set_location buf_device_acadc_i2 11 16 1 # SB_DFFESR (LogicCell: buf_device_acadc_i2_LC_1223)
set_location i2_4_lut_adj_50 9 16 3 # SB_LUT4 (LogicCell: buf_device_acadc_i4_LC_1224)
set_location buf_device_acadc_i4 9 16 3 # SB_DFFESR (LogicCell: buf_device_acadc_i4_LC_1224)
set_location i2_4_lut_adj_53 12 15 1 # SB_LUT4 (LogicCell: buf_device_acadc_i5_LC_1225)
set_location buf_device_acadc_i5 12 15 1 # SB_DFFESR (LogicCell: buf_device_acadc_i5_LC_1225)
set_location i2_4_lut_adj_55 11 16 2 # SB_LUT4 (LogicCell: buf_device_acadc_i6_LC_1226)
set_location buf_device_acadc_i6 11 16 2 # SB_DFFESR (LogicCell: buf_device_acadc_i6_LC_1226)
set_location i2_4_lut_adj_58 10 13 1 # SB_LUT4 (LogicCell: buf_device_acadc_i7_LC_1227)
set_location buf_device_acadc_i7 10 13 1 # SB_DFFESR (LogicCell: buf_device_acadc_i7_LC_1227)
set_location i2_4_lut_adj_67 10 13 4 # SB_LUT4 (LogicCell: buf_device_acadc_i8_LC_1228)
set_location buf_device_acadc_i8 10 13 4 # SB_DFFESR (LogicCell: buf_device_acadc_i8_LC_1228)
set_location i33_4_lut 10 15 4 # SB_LUT4 (LogicCell: eis_state_i2_LC_1229)
set_location eis_state_i2 10 15 4 # SB_DFFNER (LogicCell: eis_state_i2_LC_1229)
set_location i34_3_lut 10 15 3 # SB_LUT4 (LogicCell: i34_3_lut_LC_1230)
set_location i3823_3_lut_3_lut_4_lut 11 15 4 # SB_LUT4 (LogicCell: i3823_3_lut_3_lut_4_lut_LC_1231)
set_location i3915_2_lut_3_lut 17 9 4 # SB_LUT4 (LogicCell: comm_index_i0_LC_1232)
set_location comm_index_i0 17 9 4 # SB_DFFESR (LogicCell: comm_index_i0_LC_1232)
set_location i3923_2_lut_3_lut_4_lut 17 9 1 # SB_LUT4 (LogicCell: comm_index_i1_LC_1233)
set_location comm_index_i1 17 9 1 # SB_DFFESR (LogicCell: comm_index_i1_LC_1233)
set_location i3930_3_lut_4_lut 17 9 3 # SB_LUT4 (LogicCell: comm_index_i2_LC_1234)
set_location comm_index_i2 17 9 3 # SB_DFFESR (LogicCell: comm_index_i2_LC_1234)
set_location i3_2_lut_3_lut 13 10 4 # SB_LUT4 (LogicCell: i3_2_lut_3_lut_LC_1235)
set_location i3_3_lut 18 10 3 # SB_LUT4 (LogicCell: i3_3_lut_LC_1236)
set_location i3_3_lut_4_lut 11 8 6 # SB_LUT4 (LogicCell: i3_3_lut_4_lut_LC_1237)
set_location i3_3_lut_4_lut_adj_284 17 9 5 # SB_LUT4 (LogicCell: i3_3_lut_4_lut_adj_284_LC_1238)
set_location i3_4_lut 14 13 2 # SB_LUT4 (LogicCell: i3_4_lut_LC_1239)
set_location i3_4_lut_adj_256 11 14 3 # SB_LUT4 (LogicCell: i3_4_lut_adj_256_LC_1240)
set_location i4032_2_lut_3_lut 12 13 3 # SB_LUT4 (LogicCell: i4032_2_lut_3_lut_LC_1241)
set_location i4034_2_lut_3_lut_4_lut 13 10 5 # SB_LUT4 (LogicCell: i4034_2_lut_3_lut_4_lut_LC_1242)
set_location i4170_2_lut 19 8 2 # SB_LUT4 (LogicCell: i4170_2_lut_LC_1243)
set_location i4188_3_lut 11 13 3 # SB_LUT4 (LogicCell: comm_test_buf_24_i9_LC_1244)
set_location comm_test_buf_24_i9 11 13 3 # SB_DFFESR (LogicCell: comm_test_buf_24_i9_LC_1244)
set_location i4190_3_lut 11 13 4 # SB_LUT4 (LogicCell: comm_test_buf_24_i10_LC_1245)
set_location comm_test_buf_24_i10 11 13 4 # SB_DFFESR (LogicCell: comm_test_buf_24_i10_LC_1245)
set_location i4221_3_lut 11 13 5 # SB_LUT4 (LogicCell: comm_test_buf_24_i12_LC_1246)
set_location comm_test_buf_24_i12 11 13 5 # SB_DFFESR (LogicCell: comm_test_buf_24_i12_LC_1246)
set_location i4227_3_lut 11 13 6 # SB_LUT4 (LogicCell: comm_test_buf_24_i14_LC_1247)
set_location comm_test_buf_24_i14 11 13 6 # SB_DFFESR (LogicCell: comm_test_buf_24_i14_LC_1247)
set_location i4232_3_lut 11 13 7 # SB_LUT4 (LogicCell: comm_test_buf_24_i15_LC_1248)
set_location comm_test_buf_24_i15 11 13 7 # SB_DFFESR (LogicCell: comm_test_buf_24_i15_LC_1248)
set_location i44_3_lut 16 13 3 # SB_LUT4 (LogicCell: i44_3_lut_LC_1249)
set_location i44_4_lut 19 11 4 # SB_LUT4 (LogicCell: i44_4_lut_LC_1250)
set_location i4594_3_lut 14 18 0 # SB_LUT4 (LogicCell: i4594_3_lut_LC_1251)
set_location i45_3_lut 12 13 4 # SB_LUT4 (LogicCell: i45_3_lut_LC_1252)
set_location i45_4_lut 17 12 5 # SB_LUT4 (LogicCell: i45_4_lut_LC_1253)
set_location i462_2_lut 17 9 2 # SB_LUT4 (LogicCell: i462_2_lut_LC_1254)
set_location i4_4_lut 14 14 2 # SB_LUT4 (LogicCell: i4_4_lut_LC_1255)
set_location i4_4_lut_adj_254 13 14 0 # SB_LUT4 (LogicCell: i4_4_lut_adj_254_LC_1256)
set_location i50_4_lut 17 11 4 # SB_LUT4 (LogicCell: i50_4_lut_LC_1257)
set_location i58_4_lut 16 11 4 # SB_LUT4 (LogicCell: i58_4_lut_LC_1258)
set_location i59_4_lut 19 15 6 # SB_LUT4 (LogicCell: i59_4_lut_LC_1259)
set_location i5_4_lut 16 6 1 # SB_LUT4 (LogicCell: i5_4_lut_LC_1260)
set_location i5_4_lut_adj_234 13 17 5 # SB_LUT4 (LogicCell: i5_4_lut_adj_234_LC_1261)
set_location i5_4_lut_adj_243 19 8 6 # SB_LUT4 (LogicCell: i5_4_lut_adj_243_LC_1262)
set_location i5_4_lut_adj_253 13 14 3 # SB_LUT4 (LogicCell: i5_4_lut_adj_253_LC_1263)
set_location i6571_3_lut 14 19 5 # SB_LUT4 (LogicCell: i6571_3_lut_LC_1264)
set_location i6581_3_lut 14 19 6 # SB_LUT4 (LogicCell: i6581_3_lut_LC_1265)
set_location i6591_3_lut 14 18 7 # SB_LUT4 (LogicCell: i6591_3_lut_LC_1266)
set_location i6601_3_lut 15 19 3 # SB_LUT4 (LogicCell: i6601_3_lut_LC_1267)
set_location i6621_3_lut 15 15 1 # SB_LUT4 (LogicCell: i6621_3_lut_LC_1268)
set_location i6641_3_lut 14 16 1 # SB_LUT4 (LogicCell: i6641_3_lut_LC_1269)
set_location i6651_3_lut 13 19 3 # SB_LUT4 (LogicCell: i6651_3_lut_LC_1270)
set_location i6984_2_lut 16 13 6 # SB_LUT4 (LogicCell: i6984_2_lut_LC_1271)
set_location i6_4_lut 16 6 2 # SB_LUT4 (LogicCell: i6_4_lut_LC_1272)
set_location i6_4_lut_adj_204 14 8 0 # SB_LUT4 (LogicCell: i6_4_lut_adj_204_LC_1273)
set_location i6_4_lut_adj_232 13 17 1 # SB_LUT4 (LogicCell: i6_4_lut_adj_232_LC_1274)
set_location i6_4_lut_adj_248 19 8 7 # SB_LUT4 (LogicCell: i6_4_lut_adj_248_LC_1275)
set_location i6_4_lut_adj_250 15 14 0 # SB_LUT4 (LogicCell: i6_4_lut_adj_250_LC_1276)
set_location i7001_3_lut_4_lut 20 10 1 # SB_LUT4 (LogicCell: i7001_3_lut_4_lut_LC_1277)
set_location i7121_2_lut 20 8 1 # SB_LUT4 (LogicCell: i7121_2_lut_LC_1278)
set_location i72_4_lut 18 12 5 # SB_LUT4 (LogicCell: i72_4_lut_LC_1279)
set_location i7_4_lut 15 6 2 # SB_LUT4 (LogicCell: i7_4_lut_LC_1280)
set_location i7_4_lut_adj_233 12 17 2 # SB_LUT4 (LogicCell: i7_4_lut_adj_233_LC_1281)
set_location i7_4_lut_adj_251 18 11 6 # SB_LUT4 (LogicCell: i7_4_lut_adj_251_LC_1282)
set_location i8_4_lut 12 17 1 # SB_LUT4 (LogicCell: i8_4_lut_LC_1283)
set_location i8_4_lut_adj_249 15 16 4 # SB_LUT4 (LogicCell: i8_4_lut_adj_249_LC_1284)
set_location i9640_1_lut 15 7 4 # SB_LUT4 (LogicCell: i9640_1_lut_LC_1285)
set_location i9_4_lut 15 6 0 # SB_LUT4 (LogicCell: i9_4_lut_LC_1286)
set_location mux_124_Mux_0_i30_4_lut_4_lut 15 15 7 # SB_LUT4 (LogicCell: mux_124_Mux_0_i30_4_lut_4_lut_LC_1287)
set_location mux_124_Mux_1_i127_3_lut 14 15 1 # SB_LUT4 (LogicCell: comm_length_i1_LC_1288)
set_location comm_length_i1 14 15 1 # SB_DFFESR (LogicCell: comm_length_i1_LC_1288)
set_location mux_124_Mux_1_i30_4_lut_4_lut 10 9 7 # SB_LUT4 (LogicCell: mux_124_Mux_1_i30_4_lut_4_lut_LC_1289)
set_location mux_125_Mux_0_i111_3_lut 13 13 7 # SB_LUT4 (LogicCell: mux_125_Mux_0_i111_3_lut_LC_1290)
set_location mux_125_Mux_0_i112_3_lut 13 13 3 # SB_LUT4 (LogicCell: mux_125_Mux_0_i112_3_lut_LC_1291)
set_location mux_125_Mux_0_i127_3_lut 13 11 0 # SB_LUT4 (LogicCell: mux_125_Mux_0_i127_3_lut_LC_1292)
set_location mux_125_Mux_1_i111_3_lut 13 10 7 # SB_LUT4 (LogicCell: mux_125_Mux_1_i111_3_lut_LC_1293)
set_location mux_125_Mux_1_i112_3_lut 14 17 7 # SB_LUT4 (LogicCell: mux_125_Mux_1_i112_3_lut_LC_1294)
set_location mux_125_Mux_1_i127_3_lut 15 14 1 # SB_LUT4 (LogicCell: mux_125_Mux_1_i127_3_lut_LC_1295)
set_location mux_125_Mux_2_i111_3_lut 12 13 5 # SB_LUT4 (LogicCell: mux_125_Mux_2_i111_3_lut_LC_1296)
set_location mux_125_Mux_2_i112_3_lut 12 13 6 # SB_LUT4 (LogicCell: mux_125_Mux_2_i112_3_lut_LC_1297)
set_location mux_125_Mux_2_i127_3_lut 13 13 6 # SB_LUT4 (LogicCell: mux_125_Mux_2_i127_3_lut_LC_1298)
set_location mux_125_Mux_3_i111_3_lut 10 12 1 # SB_LUT4 (LogicCell: mux_125_Mux_3_i111_3_lut_LC_1299)
set_location mux_125_Mux_3_i112_3_lut 11 12 3 # SB_LUT4 (LogicCell: mux_125_Mux_3_i112_3_lut_LC_1300)
set_location mux_125_Mux_3_i127_3_lut 20 14 3 # SB_LUT4 (LogicCell: mux_125_Mux_3_i127_3_lut_LC_1301)
set_location mux_125_Mux_3_i16_3_lut 7 13 6 # SB_LUT4 (LogicCell: mux_125_Mux_3_i16_3_lut_LC_1302)
set_location mux_125_Mux_3_i17_3_lut 7 13 7 # SB_LUT4 (LogicCell: mux_125_Mux_3_i17_3_lut_LC_1303)
set_location mux_125_Mux_3_i19_3_lut 8 13 0 # SB_LUT4 (LogicCell: mux_125_Mux_3_i19_3_lut_LC_1304)
set_location mux_125_Mux_3_i20_3_lut 7 12 7 # SB_LUT4 (LogicCell: mux_125_Mux_3_i20_3_lut_LC_1305)
set_location mux_125_Mux_3_i23_3_lut 18 17 2 # SB_LUT4 (LogicCell: mux_125_Mux_3_i23_3_lut_LC_1306)
set_location mux_125_Mux_3_i26_3_lut 19 16 4 # SB_LUT4 (LogicCell: mux_125_Mux_3_i26_3_lut_LC_1307)
set_location mux_125_Mux_4_i111_3_lut 10 12 4 # SB_LUT4 (LogicCell: mux_125_Mux_4_i111_3_lut_LC_1308)
set_location mux_125_Mux_4_i112_3_lut 7 11 1 # SB_LUT4 (LogicCell: mux_125_Mux_4_i112_3_lut_LC_1309)
set_location mux_125_Mux_4_i127_3_lut 7 11 2 # SB_LUT4 (LogicCell: mux_125_Mux_4_i127_3_lut_LC_1310)
set_location mux_125_Mux_4_i16_3_lut 8 15 6 # SB_LUT4 (LogicCell: mux_125_Mux_4_i16_3_lut_LC_1311)
set_location mux_125_Mux_4_i17_3_lut 12 15 2 # SB_LUT4 (LogicCell: mux_125_Mux_4_i17_3_lut_LC_1312)
set_location mux_125_Mux_4_i19_3_lut 7 13 4 # SB_LUT4 (LogicCell: mux_125_Mux_4_i19_3_lut_LC_1313)
set_location mux_125_Mux_4_i20_3_lut 9 11 7 # SB_LUT4 (LogicCell: mux_125_Mux_4_i20_3_lut_LC_1314)
set_location mux_125_Mux_4_i23_3_lut 13 18 4 # SB_LUT4 (LogicCell: mux_125_Mux_4_i23_3_lut_LC_1315)
set_location mux_125_Mux_5_i111_3_lut 12 16 5 # SB_LUT4 (LogicCell: mux_125_Mux_5_i111_3_lut_LC_1316)
set_location mux_125_Mux_5_i112_3_lut 12 16 6 # SB_LUT4 (LogicCell: mux_125_Mux_5_i112_3_lut_LC_1317)
set_location mux_125_Mux_5_i127_3_lut 20 11 6 # SB_LUT4 (LogicCell: mux_125_Mux_5_i127_3_lut_LC_1318)
set_location mux_125_Mux_5_i23_3_lut 12 14 1 # SB_LUT4 (LogicCell: mux_125_Mux_5_i23_3_lut_LC_1319)
set_location mux_125_Mux_5_i25_4_lut 20 14 7 # SB_LUT4 (LogicCell: mux_125_Mux_5_i25_4_lut_LC_1320)
set_location mux_125_Mux_5_i28_4_lut 20 14 5 # SB_LUT4 (LogicCell: mux_125_Mux_5_i28_4_lut_LC_1321)
set_location mux_125_Mux_6_i111_3_lut 7 11 6 # SB_LUT4 (LogicCell: mux_125_Mux_6_i111_3_lut_LC_1322)
set_location mux_125_Mux_6_i112_3_lut 7 12 2 # SB_LUT4 (LogicCell: mux_125_Mux_6_i112_3_lut_LC_1323)
set_location mux_125_Mux_6_i127_3_lut 8 12 4 # SB_LUT4 (LogicCell: mux_125_Mux_6_i127_3_lut_LC_1324)
set_location mux_125_Mux_6_i16_3_lut 9 12 4 # SB_LUT4 (LogicCell: mux_125_Mux_6_i16_3_lut_LC_1325)
set_location mux_125_Mux_6_i17_3_lut 10 13 2 # SB_LUT4 (LogicCell: mux_125_Mux_6_i17_3_lut_LC_1326)
set_location mux_125_Mux_6_i19_3_lut 5 16 5 # SB_LUT4 (LogicCell: mux_125_Mux_6_i19_3_lut_LC_1327)
set_location mux_125_Mux_6_i23_3_lut 12 18 6 # SB_LUT4 (LogicCell: mux_125_Mux_6_i23_3_lut_LC_1328)
set_location mux_125_Mux_7_i111_3_lut 12 14 2 # SB_LUT4 (LogicCell: mux_125_Mux_7_i111_3_lut_LC_1329)
set_location mux_125_Mux_7_i112_3_lut 10 14 6 # SB_LUT4 (LogicCell: mux_125_Mux_7_i112_3_lut_LC_1330)
set_location mux_125_Mux_7_i127_3_lut 10 14 3 # SB_LUT4 (LogicCell: mux_125_Mux_7_i127_3_lut_LC_1331)
set_location mux_125_Mux_7_i23_3_lut 14 14 3 # SB_LUT4 (LogicCell: mux_125_Mux_7_i23_3_lut_LC_1332)
set_location mux_125_Mux_7_i26_3_lut 10 14 4 # SB_LUT4 (LogicCell: mux_125_Mux_7_i26_3_lut_LC_1333)
set_location mux_126_Mux_0_i111_3_lut 17 11 6 # SB_LUT4 (LogicCell: mux_126_Mux_0_i111_3_lut_LC_1334)
set_location mux_126_Mux_0_i16_3_lut 12 17 5 # SB_LUT4 (LogicCell: mux_126_Mux_0_i16_3_lut_LC_1335)
set_location mux_126_Mux_0_i19_3_lut 7 12 5 # SB_LUT4 (LogicCell: mux_126_Mux_0_i19_3_lut_LC_1336)
set_location mux_126_Mux_0_i26_3_lut 16 14 3 # SB_LUT4 (LogicCell: mux_126_Mux_0_i26_3_lut_LC_1337)
set_location mux_126_Mux_1_i111_3_lut 12 14 5 # SB_LUT4 (LogicCell: mux_126_Mux_1_i111_3_lut_LC_1338)
set_location mux_126_Mux_1_i127_3_lut 18 14 4 # SB_LUT4 (LogicCell: mux_126_Mux_1_i127_3_lut_LC_1339)
set_location mux_126_Mux_1_i16_3_lut 14 17 0 # SB_LUT4 (LogicCell: mux_126_Mux_1_i16_3_lut_LC_1340)
set_location mux_126_Mux_1_i19_3_lut 6 10 3 # SB_LUT4 (LogicCell: mux_126_Mux_1_i19_3_lut_LC_1341)
set_location mux_126_Mux_1_i26_3_lut 18 14 0 # SB_LUT4 (LogicCell: mux_126_Mux_1_i26_3_lut_LC_1342)
set_location mux_126_Mux_2_i111_3_lut 12 13 7 # SB_LUT4 (LogicCell: mux_126_Mux_2_i111_3_lut_LC_1343)
set_location mux_126_Mux_2_i127_3_lut 18 16 4 # SB_LUT4 (LogicCell: mux_126_Mux_2_i127_3_lut_LC_1344)
set_location mux_126_Mux_2_i16_3_lut 14 17 2 # SB_LUT4 (LogicCell: mux_126_Mux_2_i16_3_lut_LC_1345)
set_location mux_126_Mux_2_i19_3_lut 7 11 5 # SB_LUT4 (LogicCell: mux_126_Mux_2_i19_3_lut_LC_1346)
set_location mux_126_Mux_2_i26_3_lut 18 16 0 # SB_LUT4 (LogicCell: mux_126_Mux_2_i26_3_lut_LC_1347)
set_location mux_126_Mux_3_i111_3_lut 10 12 2 # SB_LUT4 (LogicCell: mux_126_Mux_3_i111_3_lut_LC_1348)
set_location mux_126_Mux_3_i127_3_lut 15 17 3 # SB_LUT4 (LogicCell: mux_126_Mux_3_i127_3_lut_LC_1349)
set_location mux_126_Mux_3_i16_3_lut 12 14 6 # SB_LUT4 (LogicCell: mux_126_Mux_3_i16_3_lut_LC_1350)
set_location mux_126_Mux_3_i19_3_lut 14 13 7 # SB_LUT4 (LogicCell: mux_126_Mux_3_i19_3_lut_LC_1351)
set_location mux_126_Mux_3_i26_3_lut 16 14 2 # SB_LUT4 (LogicCell: mux_126_Mux_3_i26_3_lut_LC_1352)
set_location mux_126_Mux_4_i111_3_lut 10 12 6 # SB_LUT4 (LogicCell: mux_126_Mux_4_i111_3_lut_LC_1353)
set_location mux_126_Mux_4_i127_3_lut 18 15 4 # SB_LUT4 (LogicCell: mux_126_Mux_4_i127_3_lut_LC_1354)
set_location mux_126_Mux_4_i16_3_lut 12 14 7 # SB_LUT4 (LogicCell: mux_126_Mux_4_i16_3_lut_LC_1355)
set_location mux_126_Mux_4_i19_3_lut 10 9 5 # SB_LUT4 (LogicCell: mux_126_Mux_4_i19_3_lut_LC_1356)
set_location mux_126_Mux_4_i26_3_lut 18 15 0 # SB_LUT4 (LogicCell: mux_126_Mux_4_i26_3_lut_LC_1357)
set_location mux_126_Mux_5_i111_3_lut 9 8 1 # SB_LUT4 (LogicCell: mux_126_Mux_5_i111_3_lut_LC_1358)
set_location mux_126_Mux_5_i127_3_lut 18 13 4 # SB_LUT4 (LogicCell: mux_126_Mux_5_i127_3_lut_LC_1359)
set_location mux_126_Mux_5_i16_3_lut 9 8 2 # SB_LUT4 (LogicCell: mux_126_Mux_5_i16_3_lut_LC_1360)
set_location mux_126_Mux_5_i19_3_lut 13 10 1 # SB_LUT4 (LogicCell: mux_126_Mux_5_i19_3_lut_LC_1361)
set_location mux_126_Mux_5_i26_3_lut 18 13 0 # SB_LUT4 (LogicCell: mux_126_Mux_5_i26_3_lut_LC_1362)
set_location mux_126_Mux_6_i111_3_lut 11 14 7 # SB_LUT4 (LogicCell: mux_126_Mux_6_i111_3_lut_LC_1363)
set_location mux_126_Mux_6_i127_3_lut 17 14 2 # SB_LUT4 (LogicCell: mux_126_Mux_6_i127_3_lut_LC_1364)
set_location mux_126_Mux_6_i16_3_lut 9 8 4 # SB_LUT4 (LogicCell: mux_126_Mux_6_i16_3_lut_LC_1365)
set_location mux_126_Mux_6_i19_3_lut 9 8 5 # SB_LUT4 (LogicCell: mux_126_Mux_6_i19_3_lut_LC_1366)
set_location mux_126_Mux_6_i26_3_lut 17 14 3 # SB_LUT4 (LogicCell: mux_126_Mux_6_i26_3_lut_LC_1367)
set_location mux_126_Mux_7_i111_3_lut 13 11 4 # SB_LUT4 (LogicCell: mux_126_Mux_7_i111_3_lut_LC_1368)
set_location mux_126_Mux_7_i127_3_lut 19 13 4 # SB_LUT4 (LogicCell: mux_126_Mux_7_i127_3_lut_LC_1369)
set_location mux_126_Mux_7_i16_3_lut 8 17 0 # SB_LUT4 (LogicCell: mux_126_Mux_7_i16_3_lut_LC_1370)
set_location mux_126_Mux_7_i19_3_lut 6 12 6 # SB_LUT4 (LogicCell: mux_126_Mux_7_i19_3_lut_LC_1371)
set_location mux_126_Mux_7_i26_3_lut 19 13 0 # SB_LUT4 (LogicCell: mux_126_Mux_7_i26_3_lut_LC_1372)
set_location mux_127_Mux_0_i127_3_lut 11 12 2 # SB_LUT4 (LogicCell: mux_127_Mux_0_i127_3_lut_LC_1373)
set_location mux_127_Mux_0_i19_3_lut 13 9 2 # SB_LUT4 (LogicCell: mux_127_Mux_0_i19_3_lut_LC_1374)
set_location mux_127_Mux_0_i22_3_lut 13 9 3 # SB_LUT4 (LogicCell: mux_127_Mux_0_i22_3_lut_LC_1375)
set_location mux_127_Mux_0_i30_3_lut 10 11 0 # SB_LUT4 (LogicCell: mux_127_Mux_0_i30_3_lut_LC_1376)
set_location mux_127_Mux_1_i127_3_lut 11 9 3 # SB_LUT4 (LogicCell: mux_127_Mux_1_i127_3_lut_LC_1377)
set_location mux_127_Mux_1_i19_3_lut 11 9 0 # SB_LUT4 (LogicCell: mux_127_Mux_1_i19_3_lut_LC_1378)
set_location mux_127_Mux_1_i22_3_lut 11 9 1 # SB_LUT4 (LogicCell: mux_127_Mux_1_i22_3_lut_LC_1379)
set_location mux_127_Mux_1_i30_3_lut 11 9 2 # SB_LUT4 (LogicCell: mux_127_Mux_1_i30_3_lut_LC_1380)
set_location mux_127_Mux_2_i127_3_lut 14 12 0 # SB_LUT4 (LogicCell: mux_127_Mux_2_i127_3_lut_LC_1381)
set_location mux_127_Mux_2_i19_3_lut 12 8 0 # SB_LUT4 (LogicCell: mux_127_Mux_2_i19_3_lut_LC_1382)
set_location mux_127_Mux_2_i22_3_lut 12 8 1 # SB_LUT4 (LogicCell: mux_127_Mux_2_i22_3_lut_LC_1383)
set_location mux_127_Mux_2_i30_3_lut 14 8 5 # SB_LUT4 (LogicCell: mux_127_Mux_2_i30_3_lut_LC_1384)
set_location mux_127_Mux_3_i127_3_lut 11 9 5 # SB_LUT4 (LogicCell: mux_127_Mux_3_i127_3_lut_LC_1385)
set_location mux_127_Mux_3_i19_3_lut 11 8 0 # SB_LUT4 (LogicCell: mux_127_Mux_3_i19_3_lut_LC_1386)
set_location mux_127_Mux_3_i22_3_lut 11 8 1 # SB_LUT4 (LogicCell: mux_127_Mux_3_i22_3_lut_LC_1387)
set_location mux_127_Mux_3_i30_3_lut 11 8 2 # SB_LUT4 (LogicCell: mux_127_Mux_3_i30_3_lut_LC_1388)
set_location mux_127_Mux_4_i127_3_lut 8 12 6 # SB_LUT4 (LogicCell: mux_127_Mux_4_i127_3_lut_LC_1389)
set_location mux_127_Mux_4_i19_3_lut 2 11 7 # SB_LUT4 (LogicCell: mux_127_Mux_4_i19_3_lut_LC_1390)
set_location mux_127_Mux_4_i22_3_lut 3 11 0 # SB_LUT4 (LogicCell: mux_127_Mux_4_i22_3_lut_LC_1391)
set_location mux_127_Mux_4_i30_3_lut 3 11 1 # SB_LUT4 (LogicCell: mux_127_Mux_4_i30_3_lut_LC_1392)
set_location mux_127_Mux_5_i127_3_lut 9 12 6 # SB_LUT4 (LogicCell: mux_127_Mux_5_i127_3_lut_LC_1393)
set_location mux_127_Mux_5_i19_3_lut 5 11 5 # SB_LUT4 (LogicCell: mux_127_Mux_5_i19_3_lut_LC_1394)
set_location mux_127_Mux_5_i22_3_lut 3 11 7 # SB_LUT4 (LogicCell: mux_127_Mux_5_i22_3_lut_LC_1395)
set_location mux_127_Mux_5_i30_3_lut 3 10 3 # SB_LUT4 (LogicCell: mux_127_Mux_5_i30_3_lut_LC_1396)
set_location mux_127_Mux_6_i127_3_lut 7 12 6 # SB_LUT4 (LogicCell: mux_127_Mux_6_i127_3_lut_LC_1397)
set_location mux_127_Mux_6_i19_3_lut 3 10 0 # SB_LUT4 (LogicCell: mux_127_Mux_6_i19_3_lut_LC_1398)
set_location mux_127_Mux_6_i22_3_lut 3 10 1 # SB_LUT4 (LogicCell: mux_127_Mux_6_i22_3_lut_LC_1399)
set_location mux_127_Mux_6_i30_3_lut 5 10 0 # SB_LUT4 (LogicCell: mux_127_Mux_6_i30_3_lut_LC_1400)
set_location mux_127_Mux_7_i127_3_lut 10 11 2 # SB_LUT4 (LogicCell: mux_127_Mux_7_i127_3_lut_LC_1401)
set_location mux_127_Mux_7_i19_3_lut 3 9 1 # SB_LUT4 (LogicCell: mux_127_Mux_7_i19_3_lut_LC_1402)
set_location mux_127_Mux_7_i22_3_lut 3 9 2 # SB_LUT4 (LogicCell: mux_127_Mux_7_i22_3_lut_LC_1403)
set_location mux_127_Mux_7_i30_3_lut 5 11 6 # SB_LUT4 (LogicCell: mux_127_Mux_7_i30_3_lut_LC_1404)
set_location mux_133_Mux_2_i127_4_lut 16 11 6 # SB_LUT4 (LogicCell: mux_133_Mux_2_i127_4_lut_LC_1405)
set_location mux_134_Mux_1_i1_3_lut 13 8 0 # SB_LUT4 (LogicCell: mux_134_Mux_1_i1_3_lut_LC_1406)
set_location mux_134_Mux_1_i2_3_lut 13 8 4 # SB_LUT4 (LogicCell: mux_134_Mux_1_i2_3_lut_LC_1407)
set_location mux_134_Mux_1_i4_3_lut 15 5 5 # SB_LUT4 (LogicCell: mux_134_Mux_1_i4_3_lut_LC_1408)
set_location mux_134_Mux_2_i1_3_lut 14 10 3 # SB_LUT4 (LogicCell: mux_134_Mux_2_i1_3_lut_LC_1409)
set_location mux_134_Mux_2_i2_3_lut 14 10 5 # SB_LUT4 (LogicCell: mux_134_Mux_2_i2_3_lut_LC_1410)
set_location mux_134_Mux_2_i4_3_lut 14 10 0 # SB_LUT4 (LogicCell: mux_134_Mux_2_i4_3_lut_LC_1411)
set_location mux_134_Mux_4_i1_3_lut 12 10 5 # SB_LUT4 (LogicCell: mux_134_Mux_4_i1_3_lut_LC_1412)
set_location mux_134_Mux_4_i2_3_lut 12 10 0 # SB_LUT4 (LogicCell: mux_134_Mux_4_i2_3_lut_LC_1413)
set_location mux_134_Mux_4_i4_3_lut 12 10 2 # SB_LUT4 (LogicCell: mux_134_Mux_4_i4_3_lut_LC_1414)
set_location mux_134_Mux_6_i1_3_lut 11 10 5 # SB_LUT4 (LogicCell: mux_134_Mux_6_i1_3_lut_LC_1415)
set_location mux_134_Mux_6_i2_3_lut 11 10 0 # SB_LUT4 (LogicCell: mux_134_Mux_6_i2_3_lut_LC_1416)
set_location mux_134_Mux_6_i4_3_lut 11 10 3 # SB_LUT4 (LogicCell: mux_134_Mux_6_i4_3_lut_LC_1417)
set_location mux_134_Mux_7_i1_3_lut 14 9 5 # SB_LUT4 (LogicCell: mux_134_Mux_7_i1_3_lut_LC_1418)
set_location mux_134_Mux_7_i2_3_lut 14 9 0 # SB_LUT4 (LogicCell: mux_134_Mux_7_i2_3_lut_LC_1419)
set_location mux_134_Mux_7_i4_3_lut 14 9 4 # SB_LUT4 (LogicCell: mux_134_Mux_7_i4_3_lut_LC_1420)
set_location n23288_bdd_4_lut 14 13 1 # SB_LUT4 (LogicCell: n23288_bdd_4_lut_LC_1421)
set_location n23294_bdd_4_lut 11 10 1 # SB_LUT4 (LogicCell: comm_tx_buf_i6_LC_1422)
set_location comm_tx_buf_i6 11 10 1 # SB_DFFESR (LogicCell: comm_tx_buf_i6_LC_1422)
set_location n23300_bdd_4_lut 16 15 0 # SB_LUT4 (LogicCell: n23300_bdd_4_lut_LC_1423)
set_location n23306_bdd_4_lut 9 12 1 # SB_LUT4 (LogicCell: n23306_bdd_4_lut_LC_1424)
set_location n23312_bdd_4_lut 15 17 1 # SB_LUT4 (LogicCell: n23312_bdd_4_lut_LC_1425)
set_location n23318_bdd_4_lut 18 15 2 # SB_LUT4 (LogicCell: n23318_bdd_4_lut_LC_1426)
set_location n23324_bdd_4_lut 11 12 0 # SB_LUT4 (LogicCell: n23324_bdd_4_lut_LC_1427)
set_location n23330_bdd_4_lut_4_lut 11 15 1 # SB_LUT4 (LogicCell: eis_state_i0_LC_1428)
set_location eis_state_i0 11 15 1 # SB_DFFNER (LogicCell: eis_state_i0_LC_1428)
set_location n23336_bdd_4_lut 18 13 2 # SB_LUT4 (LogicCell: n23336_bdd_4_lut_LC_1429)
set_location n23342_bdd_4_lut 20 9 4 # SB_LUT4 (LogicCell: n23342_bdd_4_lut_LC_1430)
set_location n23348_bdd_4_lut 19 14 1 # SB_LUT4 (LogicCell: n23348_bdd_4_lut_LC_1431)
set_location n23354_bdd_4_lut 18 13 6 # SB_LUT4 (LogicCell: n23354_bdd_4_lut_LC_1432)
set_location n23360_bdd_4_lut 14 9 3 # SB_LUT4 (LogicCell: comm_tx_buf_i7_LC_1433)
set_location comm_tx_buf_i7 14 9 3 # SB_DFFESR (LogicCell: comm_tx_buf_i7_LC_1433)
set_location n23366_bdd_4_lut 9 12 5 # SB_LUT4 (LogicCell: n23366_bdd_4_lut_LC_1434)
set_location n23372_bdd_4_lut 15 9 3 # SB_LUT4 (LogicCell: comm_tx_buf_i0_LC_1435)
set_location comm_tx_buf_i0 15 9 3 # SB_DFFESR (LogicCell: comm_tx_buf_i0_LC_1435)
set_location n23378_bdd_4_lut 16 12 1 # SB_LUT4 (LogicCell: comm_tx_buf_i3_LC_1436)
set_location comm_tx_buf_i3 16 12 1 # SB_DFFESR (LogicCell: comm_tx_buf_i3_LC_1436)
set_location n23384_bdd_4_lut 10 9 1 # SB_LUT4 (LogicCell: n23384_bdd_4_lut_LC_1437)
set_location n23390_bdd_4_lut 13 8 1 # SB_LUT4 (LogicCell: comm_tx_buf_i1_LC_1438)
set_location comm_tx_buf_i1 13 8 1 # SB_DFFESR (LogicCell: comm_tx_buf_i1_LC_1438)
set_location n23396_bdd_4_lut 14 10 4 # SB_LUT4 (LogicCell: comm_tx_buf_i2_LC_1439)
set_location comm_tx_buf_i2 14 10 4 # SB_DFFESR (LogicCell: comm_tx_buf_i2_LC_1439)
set_location n23402_bdd_4_lut 12 10 1 # SB_LUT4 (LogicCell: comm_tx_buf_i4_LC_1440)
set_location comm_tx_buf_i4 12 10 1 # SB_DFFESR (LogicCell: comm_tx_buf_i4_LC_1440)
set_location n23408_bdd_4_lut 18 14 3 # SB_LUT4 (LogicCell: n23408_bdd_4_lut_LC_1441)
set_location n23414_bdd_4_lut 16 8 3 # SB_LUT4 (LogicCell: comm_tx_buf_i5_LC_1442)
set_location comm_tx_buf_i5 16 8 3 # SB_DFFESR (LogicCell: comm_tx_buf_i5_LC_1442)
set_location n23420_bdd_4_lut 19 13 3 # SB_LUT4 (LogicCell: n23420_bdd_4_lut_LC_1443)
set_location n23426_bdd_4_lut 8 13 1 # SB_LUT4 (LogicCell: n23426_bdd_4_lut_LC_1444)
set_location n23432_bdd_4_lut 6 6 5 # SB_LUT4 (LogicCell: n23432_bdd_4_lut_LC_1445)
set_location n23438_bdd_4_lut 12 16 4 # SB_LUT4 (LogicCell: n23438_bdd_4_lut_LC_1446)
set_location n23444_bdd_4_lut 18 16 3 # SB_LUT4 (LogicCell: n23444_bdd_4_lut_LC_1447)
set_location n23450_bdd_4_lut 13 13 2 # SB_LUT4 (LogicCell: n23450_bdd_4_lut_LC_1448)
set_location n23456_bdd_4_lut 20 14 1 # SB_LUT4 (LogicCell: n23456_bdd_4_lut_LC_1449)
set_location n23462_bdd_4_lut 17 17 2 # SB_LUT4 (LogicCell: n23462_bdd_4_lut_LC_1450)
set_location n23468_bdd_4_lut 9 17 2 # SB_LUT4 (LogicCell: n23468_bdd_4_lut_LC_1451)
set_location n23474_bdd_4_lut 8 12 1 # SB_LUT4 (LogicCell: n23474_bdd_4_lut_LC_1452)
set_location n23480_bdd_4_lut 17 17 0 # SB_LUT4 (LogicCell: n23480_bdd_4_lut_LC_1453)
set_location n23486_bdd_4_lut 17 11 1 # SB_LUT4 (LogicCell: n23486_bdd_4_lut_LC_1454)
set_location n23492_bdd_4_lut 20 12 7 # SB_LUT4 (LogicCell: n23492_bdd_4_lut_LC_1455)
set_location n23498_bdd_4_lut 7 13 1 # SB_LUT4 (LogicCell: n23498_bdd_4_lut_LC_1456)
set_location n23504_bdd_4_lut 15 11 6 # SB_LUT4 (LogicCell: n23504_bdd_4_lut_LC_1457)
set_location n23510_bdd_4_lut 10 14 1 # SB_LUT4 (LogicCell: n23510_bdd_4_lut_LC_1458)
set_location n23516_bdd_4_lut 17 14 0 # SB_LUT4 (LogicCell: n23516_bdd_4_lut_LC_1459)
set_location n23522_bdd_4_lut 13 13 5 # SB_LUT4 (LogicCell: n23522_bdd_4_lut_LC_1460)
set_location n23534_bdd_4_lut 10 17 6 # SB_LUT4 (LogicCell: n23534_bdd_4_lut_LC_1461)
set_location n23540_bdd_4_lut 5 14 5 # SB_LUT4 (LogicCell: n23540_bdd_4_lut_LC_1462)
set_location n23546_bdd_4_lut 14 14 5 # SB_LUT4 (LogicCell: n23546_bdd_4_lut_LC_1463)
set_location n23552_bdd_4_lut 16 14 5 # SB_LUT4 (LogicCell: n23552_bdd_4_lut_LC_1464)
set_location n23558_bdd_4_lut 15 17 6 # SB_LUT4 (LogicCell: n23558_bdd_4_lut_LC_1465)
set_location secclk_cnt_3785_3786_add_4_10_lut 14 6 0 # SB_LUT4 (LogicCell: secclk_cnt_3785_3786__i9_LC_1466)
set_location secclk_cnt_3785_3786__i9 14 6 0 # SB_DFFSR (LogicCell: secclk_cnt_3785_3786__i9_LC_1466)
set_location secclk_cnt_3785_3786_add_4_10 14 6 0 # SB_CARRY (LogicCell: secclk_cnt_3785_3786__i9_LC_1466)
set_location secclk_cnt_3785_3786_add_4_11_lut 14 6 1 # SB_LUT4 (LogicCell: secclk_cnt_3785_3786__i10_LC_1467)
set_location secclk_cnt_3785_3786__i10 14 6 1 # SB_DFFSR (LogicCell: secclk_cnt_3785_3786__i10_LC_1467)
set_location secclk_cnt_3785_3786_add_4_11 14 6 1 # SB_CARRY (LogicCell: secclk_cnt_3785_3786__i10_LC_1467)
set_location secclk_cnt_3785_3786_add_4_12_lut 14 6 2 # SB_LUT4 (LogicCell: secclk_cnt_3785_3786__i11_LC_1468)
set_location secclk_cnt_3785_3786__i11 14 6 2 # SB_DFFSR (LogicCell: secclk_cnt_3785_3786__i11_LC_1468)
set_location secclk_cnt_3785_3786_add_4_12 14 6 2 # SB_CARRY (LogicCell: secclk_cnt_3785_3786__i11_LC_1468)
set_location secclk_cnt_3785_3786_add_4_13_lut 14 6 3 # SB_LUT4 (LogicCell: secclk_cnt_3785_3786__i12_LC_1469)
set_location secclk_cnt_3785_3786__i12 14 6 3 # SB_DFFSR (LogicCell: secclk_cnt_3785_3786__i12_LC_1469)
set_location secclk_cnt_3785_3786_add_4_13 14 6 3 # SB_CARRY (LogicCell: secclk_cnt_3785_3786__i12_LC_1469)
set_location secclk_cnt_3785_3786_add_4_14_lut 14 6 4 # SB_LUT4 (LogicCell: secclk_cnt_3785_3786__i13_LC_1470)
set_location secclk_cnt_3785_3786__i13 14 6 4 # SB_DFFSR (LogicCell: secclk_cnt_3785_3786__i13_LC_1470)
set_location secclk_cnt_3785_3786_add_4_14 14 6 4 # SB_CARRY (LogicCell: secclk_cnt_3785_3786__i13_LC_1470)
set_location secclk_cnt_3785_3786_add_4_15_lut 14 6 5 # SB_LUT4 (LogicCell: secclk_cnt_3785_3786__i14_LC_1471)
set_location secclk_cnt_3785_3786__i14 14 6 5 # SB_DFFSR (LogicCell: secclk_cnt_3785_3786__i14_LC_1471)
set_location secclk_cnt_3785_3786_add_4_15 14 6 5 # SB_CARRY (LogicCell: secclk_cnt_3785_3786__i14_LC_1471)
set_location secclk_cnt_3785_3786_add_4_16_lut 14 6 6 # SB_LUT4 (LogicCell: secclk_cnt_3785_3786__i15_LC_1472)
set_location secclk_cnt_3785_3786__i15 14 6 6 # SB_DFFSR (LogicCell: secclk_cnt_3785_3786__i15_LC_1472)
set_location secclk_cnt_3785_3786_add_4_16 14 6 6 # SB_CARRY (LogicCell: secclk_cnt_3785_3786__i15_LC_1472)
set_location secclk_cnt_3785_3786_add_4_17_lut 14 6 7 # SB_LUT4 (LogicCell: secclk_cnt_3785_3786__i16_LC_1473)
set_location secclk_cnt_3785_3786__i16 14 6 7 # SB_DFFSR (LogicCell: secclk_cnt_3785_3786__i16_LC_1473)
set_location secclk_cnt_3785_3786_add_4_17 14 6 7 # SB_CARRY (LogicCell: secclk_cnt_3785_3786__i16_LC_1473)
set_location secclk_cnt_3785_3786_add_4_18_lut 14 7 0 # SB_LUT4 (LogicCell: secclk_cnt_3785_3786__i17_LC_1474)
set_location secclk_cnt_3785_3786__i17 14 7 0 # SB_DFFSR (LogicCell: secclk_cnt_3785_3786__i17_LC_1474)
set_location secclk_cnt_3785_3786_add_4_18 14 7 0 # SB_CARRY (LogicCell: secclk_cnt_3785_3786__i17_LC_1474)
set_location secclk_cnt_3785_3786_add_4_19_lut 14 7 1 # SB_LUT4 (LogicCell: secclk_cnt_3785_3786__i18_LC_1475)
set_location secclk_cnt_3785_3786__i18 14 7 1 # SB_DFFSR (LogicCell: secclk_cnt_3785_3786__i18_LC_1475)
set_location secclk_cnt_3785_3786_add_4_19 14 7 1 # SB_CARRY (LogicCell: secclk_cnt_3785_3786__i18_LC_1475)
set_location secclk_cnt_3785_3786_add_4_20_lut 14 7 2 # SB_LUT4 (LogicCell: secclk_cnt_3785_3786__i19_LC_1476)
set_location secclk_cnt_3785_3786__i19 14 7 2 # SB_DFFSR (LogicCell: secclk_cnt_3785_3786__i19_LC_1476)
set_location secclk_cnt_3785_3786_add_4_20 14 7 2 # SB_CARRY (LogicCell: secclk_cnt_3785_3786__i19_LC_1476)
set_location secclk_cnt_3785_3786_add_4_21_lut 14 7 3 # SB_LUT4 (LogicCell: secclk_cnt_3785_3786__i20_LC_1477)
set_location secclk_cnt_3785_3786__i20 14 7 3 # SB_DFFSR (LogicCell: secclk_cnt_3785_3786__i20_LC_1477)
set_location secclk_cnt_3785_3786_add_4_21 14 7 3 # SB_CARRY (LogicCell: secclk_cnt_3785_3786__i20_LC_1477)
set_location secclk_cnt_3785_3786_add_4_22_lut 14 7 4 # SB_LUT4 (LogicCell: secclk_cnt_3785_3786__i21_LC_1478)
set_location secclk_cnt_3785_3786__i21 14 7 4 # SB_DFFSR (LogicCell: secclk_cnt_3785_3786__i21_LC_1478)
set_location secclk_cnt_3785_3786_add_4_22 14 7 4 # SB_CARRY (LogicCell: secclk_cnt_3785_3786__i21_LC_1478)
set_location secclk_cnt_3785_3786_add_4_23_lut 14 7 5 # SB_LUT4 (LogicCell: secclk_cnt_3785_3786__i22_LC_1479)
set_location secclk_cnt_3785_3786__i22 14 7 5 # SB_DFFSR (LogicCell: secclk_cnt_3785_3786__i22_LC_1479)
set_location secclk_cnt_3785_3786_add_4_23 14 7 5 # SB_CARRY (LogicCell: secclk_cnt_3785_3786__i22_LC_1479)
set_location secclk_cnt_3785_3786_add_4_24_lut 14 7 6 # SB_LUT4 (LogicCell: secclk_cnt_3785_3786__i23_LC_1480)
set_location secclk_cnt_3785_3786__i23 14 7 6 # SB_DFFSR (LogicCell: secclk_cnt_3785_3786__i23_LC_1480)
set_location secclk_cnt_3785_3786_add_4_2_lut 14 5 0 # SB_LUT4 (LogicCell: secclk_cnt_3785_3786__i1_LC_1481)
set_location secclk_cnt_3785_3786__i1 14 5 0 # SB_DFFSR (LogicCell: secclk_cnt_3785_3786__i1_LC_1481)
set_location secclk_cnt_3785_3786_add_4_2 14 5 0 # SB_CARRY (LogicCell: secclk_cnt_3785_3786__i1_LC_1481)
set_location secclk_cnt_3785_3786_add_4_3_lut 14 5 1 # SB_LUT4 (LogicCell: secclk_cnt_3785_3786__i2_LC_1482)
set_location secclk_cnt_3785_3786__i2 14 5 1 # SB_DFFSR (LogicCell: secclk_cnt_3785_3786__i2_LC_1482)
set_location secclk_cnt_3785_3786_add_4_3 14 5 1 # SB_CARRY (LogicCell: secclk_cnt_3785_3786__i2_LC_1482)
set_location secclk_cnt_3785_3786_add_4_4_lut 14 5 2 # SB_LUT4 (LogicCell: secclk_cnt_3785_3786__i3_LC_1483)
set_location secclk_cnt_3785_3786__i3 14 5 2 # SB_DFFSR (LogicCell: secclk_cnt_3785_3786__i3_LC_1483)
set_location secclk_cnt_3785_3786_add_4_4 14 5 2 # SB_CARRY (LogicCell: secclk_cnt_3785_3786__i3_LC_1483)
set_location secclk_cnt_3785_3786_add_4_5_lut 14 5 3 # SB_LUT4 (LogicCell: secclk_cnt_3785_3786__i4_LC_1484)
set_location secclk_cnt_3785_3786__i4 14 5 3 # SB_DFFSR (LogicCell: secclk_cnt_3785_3786__i4_LC_1484)
set_location secclk_cnt_3785_3786_add_4_5 14 5 3 # SB_CARRY (LogicCell: secclk_cnt_3785_3786__i4_LC_1484)
set_location secclk_cnt_3785_3786_add_4_6_lut 14 5 4 # SB_LUT4 (LogicCell: secclk_cnt_3785_3786__i5_LC_1485)
set_location secclk_cnt_3785_3786__i5 14 5 4 # SB_DFFSR (LogicCell: secclk_cnt_3785_3786__i5_LC_1485)
set_location secclk_cnt_3785_3786_add_4_6 14 5 4 # SB_CARRY (LogicCell: secclk_cnt_3785_3786__i5_LC_1485)
set_location secclk_cnt_3785_3786_add_4_7_lut 14 5 5 # SB_LUT4 (LogicCell: secclk_cnt_3785_3786__i6_LC_1486)
set_location secclk_cnt_3785_3786__i6 14 5 5 # SB_DFFSR (LogicCell: secclk_cnt_3785_3786__i6_LC_1486)
set_location secclk_cnt_3785_3786_add_4_7 14 5 5 # SB_CARRY (LogicCell: secclk_cnt_3785_3786__i6_LC_1486)
set_location secclk_cnt_3785_3786_add_4_8_lut 14 5 6 # SB_LUT4 (LogicCell: secclk_cnt_3785_3786__i7_LC_1487)
set_location secclk_cnt_3785_3786__i7 14 5 6 # SB_DFFSR (LogicCell: secclk_cnt_3785_3786__i7_LC_1487)
set_location secclk_cnt_3785_3786_add_4_8 14 5 6 # SB_CARRY (LogicCell: secclk_cnt_3785_3786__i7_LC_1487)
set_location secclk_cnt_3785_3786_add_4_9_lut 14 5 7 # SB_LUT4 (LogicCell: secclk_cnt_3785_3786__i8_LC_1488)
set_location secclk_cnt_3785_3786__i8 14 5 7 # SB_DFFSR (LogicCell: secclk_cnt_3785_3786__i8_LC_1488)
set_location secclk_cnt_3785_3786_add_4_9 14 5 7 # SB_CARRY (LogicCell: secclk_cnt_3785_3786__i8_LC_1488)
set_location wdtick_cnt_3783_3784_add_4_10_lut 17 6 0 # SB_LUT4 (LogicCell: wdtick_cnt_3783_3784__i9_LC_1489)
set_location wdtick_cnt_3783_3784__i9 17 6 0 # SB_DFFER (LogicCell: wdtick_cnt_3783_3784__i9_LC_1489)
set_location wdtick_cnt_3783_3784_add_4_10 17 6 0 # SB_CARRY (LogicCell: wdtick_cnt_3783_3784__i9_LC_1489)
set_location wdtick_cnt_3783_3784_add_4_11_lut 17 6 1 # SB_LUT4 (LogicCell: wdtick_cnt_3783_3784__i10_LC_1490)
set_location wdtick_cnt_3783_3784__i10 17 6 1 # SB_DFFER (LogicCell: wdtick_cnt_3783_3784__i10_LC_1490)
set_location wdtick_cnt_3783_3784_add_4_11 17 6 1 # SB_CARRY (LogicCell: wdtick_cnt_3783_3784__i10_LC_1490)
set_location wdtick_cnt_3783_3784_add_4_12_lut 17 6 2 # SB_LUT4 (LogicCell: wdtick_cnt_3783_3784__i11_LC_1491)
set_location wdtick_cnt_3783_3784__i11 17 6 2 # SB_DFFER (LogicCell: wdtick_cnt_3783_3784__i11_LC_1491)
set_location wdtick_cnt_3783_3784_add_4_12 17 6 2 # SB_CARRY (LogicCell: wdtick_cnt_3783_3784__i11_LC_1491)
set_location wdtick_cnt_3783_3784_add_4_13_lut 17 6 3 # SB_LUT4 (LogicCell: wdtick_cnt_3783_3784__i12_LC_1492)
set_location wdtick_cnt_3783_3784__i12 17 6 3 # SB_DFFER (LogicCell: wdtick_cnt_3783_3784__i12_LC_1492)
set_location wdtick_cnt_3783_3784_add_4_13 17 6 3 # SB_CARRY (LogicCell: wdtick_cnt_3783_3784__i12_LC_1492)
set_location wdtick_cnt_3783_3784_add_4_14_lut 17 6 4 # SB_LUT4 (LogicCell: wdtick_cnt_3783_3784__i13_LC_1493)
set_location wdtick_cnt_3783_3784__i13 17 6 4 # SB_DFFER (LogicCell: wdtick_cnt_3783_3784__i13_LC_1493)
set_location wdtick_cnt_3783_3784_add_4_14 17 6 4 # SB_CARRY (LogicCell: wdtick_cnt_3783_3784__i13_LC_1493)
set_location wdtick_cnt_3783_3784_add_4_15_lut 17 6 5 # SB_LUT4 (LogicCell: wdtick_cnt_3783_3784__i14_LC_1494)
set_location wdtick_cnt_3783_3784__i14 17 6 5 # SB_DFFER (LogicCell: wdtick_cnt_3783_3784__i14_LC_1494)
set_location wdtick_cnt_3783_3784_add_4_15 17 6 5 # SB_CARRY (LogicCell: wdtick_cnt_3783_3784__i14_LC_1494)
set_location wdtick_cnt_3783_3784_add_4_16_lut 17 6 6 # SB_LUT4 (LogicCell: wdtick_cnt_3783_3784__i15_LC_1495)
set_location wdtick_cnt_3783_3784__i15 17 6 6 # SB_DFFER (LogicCell: wdtick_cnt_3783_3784__i15_LC_1495)
set_location wdtick_cnt_3783_3784_add_4_16 17 6 6 # SB_CARRY (LogicCell: wdtick_cnt_3783_3784__i15_LC_1495)
set_location wdtick_cnt_3783_3784_add_4_17_lut 17 6 7 # SB_LUT4 (LogicCell: wdtick_cnt_3783_3784__i16_LC_1496)
set_location wdtick_cnt_3783_3784__i16 17 6 7 # SB_DFFER (LogicCell: wdtick_cnt_3783_3784__i16_LC_1496)
set_location wdtick_cnt_3783_3784_add_4_17 17 6 7 # SB_CARRY (LogicCell: wdtick_cnt_3783_3784__i16_LC_1496)
set_location wdtick_cnt_3783_3784_add_4_18_lut 17 7 0 # SB_LUT4 (LogicCell: wdtick_cnt_3783_3784__i17_LC_1497)
set_location wdtick_cnt_3783_3784__i17 17 7 0 # SB_DFFER (LogicCell: wdtick_cnt_3783_3784__i17_LC_1497)
set_location wdtick_cnt_3783_3784_add_4_18 17 7 0 # SB_CARRY (LogicCell: wdtick_cnt_3783_3784__i17_LC_1497)
set_location wdtick_cnt_3783_3784_add_4_19_lut 17 7 1 # SB_LUT4 (LogicCell: wdtick_cnt_3783_3784__i18_LC_1498)
set_location wdtick_cnt_3783_3784__i18 17 7 1 # SB_DFFER (LogicCell: wdtick_cnt_3783_3784__i18_LC_1498)
set_location wdtick_cnt_3783_3784_add_4_19 17 7 1 # SB_CARRY (LogicCell: wdtick_cnt_3783_3784__i18_LC_1498)
set_location wdtick_cnt_3783_3784_add_4_20_lut 17 7 2 # SB_LUT4 (LogicCell: wdtick_cnt_3783_3784__i19_LC_1499)
set_location wdtick_cnt_3783_3784__i19 17 7 2 # SB_DFFER (LogicCell: wdtick_cnt_3783_3784__i19_LC_1499)
set_location wdtick_cnt_3783_3784_add_4_20 17 7 2 # SB_CARRY (LogicCell: wdtick_cnt_3783_3784__i19_LC_1499)
set_location wdtick_cnt_3783_3784_add_4_21_lut 17 7 3 # SB_LUT4 (LogicCell: wdtick_cnt_3783_3784__i20_LC_1500)
set_location wdtick_cnt_3783_3784__i20 17 7 3 # SB_DFFER (LogicCell: wdtick_cnt_3783_3784__i20_LC_1500)
set_location wdtick_cnt_3783_3784_add_4_21 17 7 3 # SB_CARRY (LogicCell: wdtick_cnt_3783_3784__i20_LC_1500)
set_location wdtick_cnt_3783_3784_add_4_22_lut 17 7 4 # SB_LUT4 (LogicCell: wdtick_cnt_3783_3784__i21_LC_1501)
set_location wdtick_cnt_3783_3784__i21 17 7 4 # SB_DFFER (LogicCell: wdtick_cnt_3783_3784__i21_LC_1501)
set_location wdtick_cnt_3783_3784_add_4_22 17 7 4 # SB_CARRY (LogicCell: wdtick_cnt_3783_3784__i21_LC_1501)
set_location wdtick_cnt_3783_3784_add_4_23_lut 17 7 5 # SB_LUT4 (LogicCell: wdtick_cnt_3783_3784__i22_LC_1502)
set_location wdtick_cnt_3783_3784__i22 17 7 5 # SB_DFFER (LogicCell: wdtick_cnt_3783_3784__i22_LC_1502)
set_location wdtick_cnt_3783_3784_add_4_23 17 7 5 # SB_CARRY (LogicCell: wdtick_cnt_3783_3784__i22_LC_1502)
set_location wdtick_cnt_3783_3784_add_4_24_lut 17 7 6 # SB_LUT4 (LogicCell: wdtick_cnt_3783_3784__i23_LC_1503)
set_location wdtick_cnt_3783_3784__i23 17 7 6 # SB_DFFER (LogicCell: wdtick_cnt_3783_3784__i23_LC_1503)
set_location wdtick_cnt_3783_3784_add_4_24 17 7 6 # SB_CARRY (LogicCell: wdtick_cnt_3783_3784__i23_LC_1503)
set_location wdtick_cnt_3783_3784_add_4_25_lut 17 7 7 # SB_LUT4 (LogicCell: wdtick_cnt_3783_3784__i24_LC_1504)
set_location wdtick_cnt_3783_3784__i24 17 7 7 # SB_DFFER (LogicCell: wdtick_cnt_3783_3784__i24_LC_1504)
set_location wdtick_cnt_3783_3784_add_4_25 17 7 7 # SB_CARRY (LogicCell: wdtick_cnt_3783_3784__i24_LC_1504)
set_location wdtick_cnt_3783_3784_add_4_26_lut 17 8 0 # SB_LUT4 (LogicCell: wdtick_cnt_3783_3784__i25_LC_1505)
set_location wdtick_cnt_3783_3784__i25 17 8 0 # SB_DFFER (LogicCell: wdtick_cnt_3783_3784__i25_LC_1505)
set_location wdtick_cnt_3783_3784_add_4_2_lut 17 5 0 # SB_LUT4 (LogicCell: wdtick_cnt_3783_3784__i1_LC_1506)
set_location wdtick_cnt_3783_3784__i1 17 5 0 # SB_DFFER (LogicCell: wdtick_cnt_3783_3784__i1_LC_1506)
set_location wdtick_cnt_3783_3784_add_4_2 17 5 0 # SB_CARRY (LogicCell: wdtick_cnt_3783_3784__i1_LC_1506)
set_location wdtick_cnt_3783_3784_add_4_3_lut 17 5 1 # SB_LUT4 (LogicCell: wdtick_cnt_3783_3784__i2_LC_1507)
set_location wdtick_cnt_3783_3784__i2 17 5 1 # SB_DFFER (LogicCell: wdtick_cnt_3783_3784__i2_LC_1507)
set_location wdtick_cnt_3783_3784_add_4_3 17 5 1 # SB_CARRY (LogicCell: wdtick_cnt_3783_3784__i2_LC_1507)
set_location wdtick_cnt_3783_3784_add_4_4_lut 17 5 2 # SB_LUT4 (LogicCell: wdtick_cnt_3783_3784__i3_LC_1508)
set_location wdtick_cnt_3783_3784__i3 17 5 2 # SB_DFFER (LogicCell: wdtick_cnt_3783_3784__i3_LC_1508)
set_location wdtick_cnt_3783_3784_add_4_4 17 5 2 # SB_CARRY (LogicCell: wdtick_cnt_3783_3784__i3_LC_1508)
set_location wdtick_cnt_3783_3784_add_4_5_lut 17 5 3 # SB_LUT4 (LogicCell: wdtick_cnt_3783_3784__i4_LC_1509)
set_location wdtick_cnt_3783_3784__i4 17 5 3 # SB_DFFER (LogicCell: wdtick_cnt_3783_3784__i4_LC_1509)
set_location wdtick_cnt_3783_3784_add_4_5 17 5 3 # SB_CARRY (LogicCell: wdtick_cnt_3783_3784__i4_LC_1509)
set_location wdtick_cnt_3783_3784_add_4_6_lut 17 5 4 # SB_LUT4 (LogicCell: wdtick_cnt_3783_3784__i5_LC_1510)
set_location wdtick_cnt_3783_3784__i5 17 5 4 # SB_DFFER (LogicCell: wdtick_cnt_3783_3784__i5_LC_1510)
set_location wdtick_cnt_3783_3784_add_4_6 17 5 4 # SB_CARRY (LogicCell: wdtick_cnt_3783_3784__i5_LC_1510)
set_location wdtick_cnt_3783_3784_add_4_7_lut 17 5 5 # SB_LUT4 (LogicCell: wdtick_cnt_3783_3784__i6_LC_1511)
set_location wdtick_cnt_3783_3784__i6 17 5 5 # SB_DFFER (LogicCell: wdtick_cnt_3783_3784__i6_LC_1511)
set_location wdtick_cnt_3783_3784_add_4_7 17 5 5 # SB_CARRY (LogicCell: wdtick_cnt_3783_3784__i6_LC_1511)
set_location wdtick_cnt_3783_3784_add_4_8_lut 17 5 6 # SB_LUT4 (LogicCell: wdtick_cnt_3783_3784__i7_LC_1512)
set_location wdtick_cnt_3783_3784__i7 17 5 6 # SB_DFFER (LogicCell: wdtick_cnt_3783_3784__i7_LC_1512)
set_location wdtick_cnt_3783_3784_add_4_8 17 5 6 # SB_CARRY (LogicCell: wdtick_cnt_3783_3784__i7_LC_1512)
set_location wdtick_cnt_3783_3784_add_4_9_lut 17 5 7 # SB_LUT4 (LogicCell: wdtick_cnt_3783_3784__i8_LC_1513)
set_location wdtick_cnt_3783_3784__i8 17 5 7 # SB_DFFER (LogicCell: wdtick_cnt_3783_3784__i8_LC_1513)
set_location wdtick_cnt_3783_3784_add_4_9 17 5 7 # SB_CARRY (LogicCell: wdtick_cnt_3783_3784__i8_LC_1513)
set_location ADC_VDC.genclk.div_state_1__I_0_1_lut_ADC_VDC.genclk.t_clk_24_REP_LUT4_0 15 5 4 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t_clk_24_LC_1514)
set_location ADC_VDC.genclk.t_clk_24 15 5 4 # SB_DFFN (LogicCell: ADC_VDC.genclk.t_clk_24_LC_1514)
set_location comm_spi.data_tx_i0_12594_12595_reset_THRU_LUT4_0 7 3 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i0_12594_12595_reset_LC_1515)
set_location comm_spi.data_tx_i0_12594_12595_reset 7 3 0 # SB_DFFR (LogicCell: comm_spi.data_tx_i0_12594_12595_reset_LC_1515)
set_location comm_spi.data_tx_i0_12594_12595_set_THRU_LUT4_0 14 4 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i0_12594_12595_set_LC_1516)
set_location comm_spi.data_tx_i0_12594_12595_set 14 4 0 # SB_DFFS (LogicCell: comm_spi.data_tx_i0_12594_12595_set_LC_1516)
set_location comm_spi.i12596_3_lut_comm_spi.data_tx_i1_12620_12621_reset_REP_LUT4_0 13 3 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i1_12620_12621_reset_LC_1517)
set_location comm_spi.data_tx_i1_12620_12621_reset 13 3 0 # SB_DFFR (LogicCell: comm_spi.data_tx_i1_12620_12621_reset_LC_1517)
set_location comm_spi.i12604_3_lut_comm_spi.data_rx_i0_12616_12617_reset_REP_LUT4_0 15 4 0 # SB_LUT4 (LogicCell: comm_spi.data_rx_i0_12616_12617_reset_LC_1518)
set_location comm_spi.data_rx_i0_12616_12617_reset 15 4 0 # SB_DFFR (LogicCell: comm_spi.data_rx_i0_12616_12617_reset_LC_1518)
set_location comm_spi.i12604_3_lut_comm_spi.data_rx_i0_12616_12617_set_REP_LUT4_0 16 3 0 # SB_LUT4 (LogicCell: comm_spi.data_rx_i0_12616_12617_set_LC_1519)
set_location comm_spi.data_rx_i0_12616_12617_set 16 3 0 # SB_DFFS (LogicCell: comm_spi.data_rx_i0_12616_12617_set_LC_1519)
set_location comm_spi.i12611_3_lut_comm_spi.imiso_83_12612_12613_reset_REP_LUT4_0 10 7 0 # SB_LUT4 (LogicCell: comm_spi.imiso_83_12612_12613_reset_LC_1520)
set_location comm_spi.imiso_83_12612_12613_reset 10 7 0 # SB_DFFNR (LogicCell: comm_spi.imiso_83_12612_12613_reset_LC_1520)
set_location comm_spi.i12614_3_lut_comm_spi.MISO_48_12606_12607_reset_REP_LUT4_0 13 7 0 # SB_LUT4 (LogicCell: comm_spi.MISO_48_12606_12607_reset_LC_1521)
set_location comm_spi.MISO_48_12606_12607_reset 13 7 0 # SB_DFFNR (LogicCell: comm_spi.MISO_48_12606_12607_reset_LC_1521)
set_location comm_spi.i12622_3_lut_comm_spi.data_tx_i2_12624_12625_reset_REP_LUT4_0 13 6 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i2_12624_12625_reset_LC_1522)
set_location comm_spi.data_tx_i2_12624_12625_reset 13 6 0 # SB_DFFR (LogicCell: comm_spi.data_tx_i2_12624_12625_reset_LC_1522)
set_location comm_spi.i12626_3_lut_comm_spi.data_tx_i3_12628_12629_reset_REP_LUT4_0 18 7 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i3_12628_12629_reset_LC_1523)
set_location comm_spi.data_tx_i3_12628_12629_reset 18 7 0 # SB_DFFR (LogicCell: comm_spi.data_tx_i3_12628_12629_reset_LC_1523)
set_location comm_spi.i12630_3_lut_comm_spi.data_tx_i4_12632_12633_reset_REP_LUT4_0 11 7 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i4_12632_12633_reset_LC_1524)
set_location comm_spi.data_tx_i4_12632_12633_reset 11 7 0 # SB_DFFR (LogicCell: comm_spi.data_tx_i4_12632_12633_reset_LC_1524)
set_location comm_spi.i12634_3_lut_comm_spi.data_tx_i5_12636_12637_reset_REP_LUT4_0 9 9 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i5_12636_12637_reset_LC_1525)
set_location comm_spi.data_tx_i5_12636_12637_reset 9 9 0 # SB_DFFR (LogicCell: comm_spi.data_tx_i5_12636_12637_reset_LC_1525)
set_location comm_spi.i12638_3_lut_comm_spi.data_tx_i6_12640_12641_reset_REP_LUT4_0 8 11 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i6_12640_12641_reset_LC_1526)
set_location comm_spi.data_tx_i6_12640_12641_reset 8 11 0 # SB_DFFR (LogicCell: comm_spi.data_tx_i6_12640_12641_reset_LC_1526)
set_location comm_spi.i12642_3_lut_comm_spi.data_tx_i7_12609_12610_reset_REP_LUT4_0 10 8 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i7_12609_12610_reset_LC_1527)
set_location comm_spi.data_tx_i7_12609_12610_reset 10 8 0 # SB_DFFR (LogicCell: comm_spi.data_tx_i7_12609_12610_reset_LC_1527)
set_location comm_spi.iclk_40_12598_12599_reset_THRU_LUT4_0 15 3 0 # SB_LUT4 (LogicCell: comm_spi.iclk_40_12598_12599_reset_LC_1528)
set_location comm_spi.iclk_40_12598_12599_reset 15 3 0 # SB_DFFR (LogicCell: comm_spi.iclk_40_12598_12599_reset_LC_1528)
set_location comm_spi.iclk_40_12598_12599_set_THRU_LUT4_0 14 2 0 # SB_LUT4 (LogicCell: comm_spi.iclk_40_12598_12599_set_LC_1529)
set_location comm_spi.iclk_40_12598_12599_set 14 2 0 # SB_DFFS (LogicCell: comm_spi.iclk_40_12598_12599_set_LC_1529)
set_location comm_spi.imosi_44_12602_12603_reset_THRU_LUT4_0 15 2 0 # SB_LUT4 (LogicCell: comm_spi.imosi_44_12602_12603_reset_LC_1530)
set_location comm_spi.imosi_44_12602_12603_reset 15 2 0 # SB_DFFR (LogicCell: comm_spi.imosi_44_12602_12603_reset_LC_1530)
set_location comm_spi.imosi_44_12602_12603_set_THRU_LUT4_0 17 4 0 # SB_LUT4 (LogicCell: comm_spi.imosi_44_12602_12603_set_LC_1531)
set_location comm_spi.imosi_44_12602_12603_set 17 4 0 # SB_DFFS (LogicCell: comm_spi.imosi_44_12602_12603_set_LC_1531)
set_location comm_state_3__I_0_358_Mux_0_i15_4_lut_data_index_i0_REP_LUT4_0 16 18 1 # SB_LUT4 (LogicCell: data_index_i0_LC_1532)
set_location data_index_i0 16 18 1 # SB_DFF (LogicCell: data_index_i0_LC_1532)
set_location comm_state_3__I_0_358_Mux_1_i15_4_lut_data_index_i1_REP_LUT4_0 13 19 1 # SB_LUT4 (LogicCell: data_index_i1_LC_1533)
set_location data_index_i1 13 19 1 # SB_DFF (LogicCell: data_index_i1_LC_1533)
set_location comm_state_3__I_0_358_Mux_2_i15_4_lut_data_index_i2_REP_LUT4_0 14 16 0 # SB_LUT4 (LogicCell: data_index_i2_LC_1534)
set_location data_index_i2 14 16 0 # SB_DFF (LogicCell: data_index_i2_LC_1534)
set_location comm_state_3__I_0_358_Mux_3_i15_4_lut_data_index_i3_REP_LUT4_0 14 16 4 # SB_LUT4 (LogicCell: data_index_i3_LC_1535)
set_location data_index_i3 14 16 4 # SB_DFF (LogicCell: data_index_i3_LC_1535)
set_location comm_state_3__I_0_358_Mux_4_i15_4_lut_data_index_i4_REP_LUT4_0 15 15 5 # SB_LUT4 (LogicCell: data_index_i4_LC_1536)
set_location data_index_i4 15 15 5 # SB_DFF (LogicCell: data_index_i4_LC_1536)
set_location comm_state_3__I_0_358_Mux_5_i15_4_lut_data_index_i5_REP_LUT4_0 19 15 0 # SB_LUT4 (LogicCell: data_index_i5_LC_1537)
set_location data_index_i5 19 15 0 # SB_DFF (LogicCell: data_index_i5_LC_1537)
set_location comm_state_3__I_0_358_Mux_6_i15_4_lut_data_index_i6_REP_LUT4_0 15 19 0 # SB_LUT4 (LogicCell: data_index_i6_LC_1538)
set_location data_index_i6 15 19 0 # SB_DFF (LogicCell: data_index_i6_LC_1538)
set_location comm_state_3__I_0_358_Mux_7_i15_4_lut_data_index_i7_REP_LUT4_0 15 19 5 # SB_LUT4 (LogicCell: data_index_i7_LC_1539)
set_location data_index_i7 15 19 5 # SB_DFF (LogicCell: data_index_i7_LC_1539)
set_location comm_state_3__I_0_358_Mux_8_i15_4_lut_data_index_i8_REP_LUT4_0 15 19 6 # SB_LUT4 (LogicCell: data_index_i8_LC_1540)
set_location data_index_i8 15 19 6 # SB_DFF (LogicCell: data_index_i8_LC_1540)
set_location comm_state_3__I_0_358_Mux_9_i15_4_lut_data_index_i9_REP_LUT4_0 11 17 1 # SB_LUT4 (LogicCell: data_index_i9_LC_1541)
set_location data_index_i9 11 17 1 # SB_DFF (LogicCell: data_index_i9_LC_1541)
set_location GB_BUFFER_DDS_MCLK1_THRU_LUT4_0 7 1 1 # SB_LUT4 (LogicCell: GB_BUFFER_DDS_MCLK1_THRU_LUT4_0_LC_1542)
set_location GND -1 -1 -1 # GND
set_location iac_raw_buf_vac_raw_buf_merged0 21 1 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged1 21 3 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged10 21 5 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged11 21 7 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged2 21 9 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged3 21 11 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged4 21 13 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged5 21 15 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged6 21 17 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged7 21 19 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged8 4 5 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged9 4 7 0 # SB_RAM40_4KNW
set_io ipInertedIOPad_AC_ADC_SYNC 3 21 1 # ICE_IO
set_io ipInertedIOPad_AMPV_POW 0 3 1 # ICE_IO
set_io ipInertedIOPad_CONT_SD 19 21 0 # ICE_IO
set_io ipInertedIOPad_DDS_CS 24 21 1 # ICE_IO
set_io ipInertedIOPad_DDS_CS1 4 0 1 # ICE_IO
set_io ipInertedIOPad_DDS_MCLK 23 21 0 # ICE_IO
set_io ipInertedIOPad_DDS_MCLK1 3 0 1 # ICE_IO
set_io ipInertedIOPad_DDS_MOSI 23 21 1 # ICE_IO
set_io ipInertedIOPad_DDS_MOSI1 7 0 1 # ICE_IO
set_io ipInertedIOPad_DDS_RNG_0 22 21 1 # ICE_IO
set_io ipInertedIOPad_DDS_SCK 24 21 0 # ICE_IO
set_io ipInertedIOPad_DDS_SCK1 5 0 0 # ICE_IO
set_io ipInertedIOPad_EIS_SYNCCLK 11 0 1 # ICE_IO
set_io ipInertedIOPad_IAC_CLK 7 21 0 # ICE_IO
set_io ipInertedIOPad_IAC_CS 6 21 1 # ICE_IO
set_io ipInertedIOPad_IAC_DRDY 4 21 0 # ICE_IO
set_io ipInertedIOPad_IAC_FLT0 9 21 1 # ICE_IO
set_io ipInertedIOPad_IAC_FLT1 7 21 1 # ICE_IO
set_io ipInertedIOPad_IAC_MISO 5 21 0 # ICE_IO
set_io ipInertedIOPad_IAC_MOSI 5 21 1 # ICE_IO
set_io ipInertedIOPad_IAC_OSR0 15 21 0 # ICE_IO
set_io ipInertedIOPad_IAC_OSR1 14 21 1 # ICE_IO
set_io ipInertedIOPad_IAC_SCLK 6 21 0 # ICE_IO
set_io ipInertedIOPad_ICE_GPMI_0 25 5 0 # ICE_IO
set_io ipInertedIOPad_ICE_GPMO_0 25 3 1 # ICE_IO
set_io ipInertedIOPad_ICE_GPMO_1 25 4 0 # ICE_IO
set_io ipInertedIOPad_ICE_GPMO_2 25 4 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_102 21 0 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_103 22 0 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_104 22 0 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_80 12 0 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_81 12 0 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_82 13 0 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_91 17 0 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_94 18 0 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_95 18 0 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_96 19 0 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOL_12A 0 12 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOL_12B 0 12 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOL_13A 0 11 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOL_13B 0 11 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOL_14A 0 10 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOL_18B 0 6 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOL_4A 0 18 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOL_4B 0 18 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_118 25 5 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_119 25 6 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_120 25 6 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_128 25 7 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_136 25 8 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_137 25 9 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_138 25 9 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_139 25 10 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_140 25 10 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_141 25 11 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_144 25 12 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_146 25 13 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_147 25 14 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_148 25 14 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_152 25 15 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_160 25 16 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_161 25 17 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_164 25 18 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_165 25 19 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_166 25 19 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_167 25 20 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOT_173 22 21 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOT_174 21 21 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOT_177 20 21 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOT_178 19 21 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOT_197 13 21 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOT_198 12 21 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOT_221 3 21 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOT_222 2 21 1 # ICE_IO
set_io ipInertedIOPad_ICE_SPI_CE0 25 2 1 # ICE_IO
set_io ipInertedIOPad_ICE_SPI_MISO 25 2 0 # ICE_IO
set_io ipInertedIOPad_ICE_SPI_MOSI 25 1 1 # ICE_IO
set_io ipInertedIOPad_ICE_SPI_SCLK 25 1 0 # ICE_IO
set_io ipInertedIOPad_ICE_SYSCLK 2 0 0 # ICE_IO
set_io ipInertedIOPad_RTD_CS 0 1 1 # ICE_IO
set_io ipInertedIOPad_RTD_DRDY 0 3 0 # ICE_IO
set_io ipInertedIOPad_RTD_SCLK 0 2 0 # ICE_IO
set_io ipInertedIOPad_RTD_SDI 0 2 1 # ICE_IO
set_io ipInertedIOPad_RTD_SDO 0 1 0 # ICE_IO
set_io ipInertedIOPad_SELIRNG0 18 21 0 # ICE_IO
set_io ipInertedIOPad_SELIRNG1 15 21 1 # ICE_IO
set_io ipInertedIOPad_STAT_COMM 8 0 1 # ICE_IO
set_io ipInertedIOPad_TEST_LED 2 0 1 # ICE_IO
set_io ipInertedIOPad_THERMOSTAT 8 0 0 # ICE_IO
set_io ipInertedIOPad_VAC_CLK 0 17 1 # ICE_IO
set_io ipInertedIOPad_VAC_CS 0 17 0 # ICE_IO
set_io ipInertedIOPad_VAC_DRDY 0 13 0 # ICE_IO
set_io ipInertedIOPad_VAC_FLT0 0 19 1 # ICE_IO
set_io ipInertedIOPad_VAC_FLT1 0 19 0 # ICE_IO
set_io ipInertedIOPad_VAC_MISO 0 13 1 # ICE_IO
set_io ipInertedIOPad_VAC_MOSI 0 15 0 # ICE_IO
set_io ipInertedIOPad_VAC_OSR0 0 20 1 # ICE_IO
set_io ipInertedIOPad_VAC_OSR1 0 20 0 # ICE_IO
set_io ipInertedIOPad_VAC_SCLK 0 15 1 # ICE_IO
set_io ipInertedIOPad_VDC_CLK 0 7 0 # ICE_IO
set_io ipInertedIOPad_VDC_RNG0 0 6 1 # ICE_IO
set_io ipInertedIOPad_VDC_SCLK 0 7 1 # ICE_IO
set_io ipInertedIOPad_VDC_SDO 0 10 0 # ICE_IO
set_location pll_main.zim_pll_inst 12 0 1 # SB_PLL40_2F_CORE
set_location INV_DDS_MCLK1 -1 -1 -1 # INV
set_location INV_clk_32MHz -1 -1 -1 # INV
set_location INV_comm_spi.iclk -1 -1 -1 # INV
set_location CONSTANT_ONE_LUT4 7 6 0 # SB_LUT4 (LogicCell: LC_1543)
set_location add_70_2_THRU_CRY_0 11 18 1 # SB_CARRY (LogicCell: LC_1544)
set_location add_70_2_THRU_CRY_1 11 18 2 # SB_CARRY (LogicCell: LC_1545)
set_location add_70_2_THRU_CRY_2 11 18 3 # SB_CARRY (LogicCell: LC_1546)
set_location add_70_2_THRU_CRY_3 11 18 4 # SB_CARRY (LogicCell: LC_1547)
set_location add_70_2_THRU_CRY_4 11 18 5 # SB_CARRY (LogicCell: LC_1548)
set_location add_70_2_THRU_CRY_5 11 18 6 # SB_CARRY (LogicCell: LC_1549)
set_location add_70_2_THRU_CRY_6 11 18 7 # SB_CARRY (LogicCell: LC_1550)
