--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml PushBox_Control.twx PushBox_Control.ncd -o
PushBox_Control.twr PushBox_Control.pcf -ucf test.ucf

Design file:              PushBox_Control.ncd
Physical constraint file: PushBox_Control.pcf
Device,package,speed:     xc3s200,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ps2_clk     |    1.051(R)|    0.435(R)|clk_BUFGP         |   0.000|
ps2_data    |    0.971(R)|    1.000(R)|clk_BUFGP         |   0.000|
rst         |    7.151(R)|   -0.535(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AN<0>       |   10.238(R)|clk_BUFGP         |   0.000|
AN<1>       |   10.707(R)|clk_BUFGP         |   0.000|
AN<2>       |   10.125(R)|clk_BUFGP         |   0.000|
AN<3>       |   10.083(R)|clk_BUFGP         |   0.000|
SEGMENT<0>  |   14.424(R)|clk_BUFGP         |   0.000|
SEGMENT<1>  |   14.160(R)|clk_BUFGP         |   0.000|
SEGMENT<2>  |   14.605(R)|clk_BUFGP         |   0.000|
SEGMENT<3>  |   15.387(R)|clk_BUFGP         |   0.000|
SEGMENT<4>  |   14.971(R)|clk_BUFGP         |   0.000|
SEGMENT<5>  |   13.807(R)|clk_BUFGP         |   0.000|
SEGMENT<6>  |   15.168(R)|clk_BUFGP         |   0.000|
VGA_B       |   18.612(R)|clk_BUFGP         |   0.000|
            |   16.527(F)|clk_BUFGP         |   0.000|
VGA_G       |   18.492(R)|clk_BUFGP         |   0.000|
            |   16.407(F)|clk_BUFGP         |   0.000|
VGA_R       |   18.465(R)|clk_BUFGP         |   0.000|
            |   16.380(F)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.468|    6.249|    4.590|    7.344|
---------------+---------+---------+---------+---------+


Analysis completed Tue Jan 12 15:35:18 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 111 MB



