[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~preprocess_top_chisel|poly_ram",
    "duplicate":"~preprocess_top_chisel|preprocess_top_chisel/u_intt_buf_0:poly_ram_35_9_8/u_ram:poly_ram",
    "index":0.15384615384615385
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~preprocess_top_chisel|poly_ram_35_9_8",
    "duplicate":"~preprocess_top_chisel|preprocess_top_chisel/u_intt_buf_0:poly_ram_35_9_8",
    "index":0.23076923076923078
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~preprocess_top_chisel|poly_ram_1",
    "duplicate":"~preprocess_top_chisel|preprocess_top_chisel/u_tpp_0:triple_pp_buffer_35_512_8/u_ram_0:poly_ram_35_9_8/u_ram:poly_ram",
    "index":0.3076923076923077
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~preprocess_top_chisel|poly_ram_35_9_8_1",
    "duplicate":"~preprocess_top_chisel|preprocess_top_chisel/u_tpp_0:triple_pp_buffer_35_512_8/u_ram_0:poly_ram_35_9_8",
    "index":0.38461538461538464
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~preprocess_top_chisel|poly_ram_2",
    "duplicate":"~preprocess_top_chisel|preprocess_top_chisel/u_tpp_0:triple_pp_buffer_35_512_8/u_ram_1:poly_ram_35_9_8/u_ram:poly_ram",
    "index":0.46153846153846156
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~preprocess_top_chisel|poly_ram_35_9_8_2",
    "duplicate":"~preprocess_top_chisel|preprocess_top_chisel/u_tpp_0:triple_pp_buffer_35_512_8/u_ram_1:poly_ram_35_9_8",
    "index":0.5384615384615384
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~preprocess_top_chisel|poly_ram_3",
    "duplicate":"~preprocess_top_chisel|preprocess_top_chisel/u_tpp_0:triple_pp_buffer_35_512_8/u_ram_2:poly_ram_35_9_8/u_ram:poly_ram",
    "index":0.6153846153846154
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~preprocess_top_chisel|poly_ram_35_9_8_3",
    "duplicate":"~preprocess_top_chisel|preprocess_top_chisel/u_tpp_0:triple_pp_buffer_35_512_8/u_ram_2:poly_ram_35_9_8",
    "index":0.6923076923076923
  },
  {
    "class":"firrtl.CustomDefaultRegisterEmission",
    "useInitAsPreset":false,
    "disableRandomization":true
  },
  {
    "class":"firrtl.CustomDefaultMemoryEmission",
    "initValue":{
      
    }
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated/preprocess"
  }
]