{
  "module_name": "pfc-sh7785.c",
  "hash_id": "86869cf3a5e9ee785d21dae2ad145fc569c4a8baefc610d28e5d0425c6b07dae",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/renesas/pfc-sh7785.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n#include <cpu/sh7785.h>\n\n#include \"sh_pfc.h\"\n\nenum {\n\tPINMUX_RESERVED = 0,\n\n\tPINMUX_DATA_BEGIN,\n\tPA7_DATA, PA6_DATA, PA5_DATA, PA4_DATA,\n\tPA3_DATA, PA2_DATA, PA1_DATA, PA0_DATA,\n\tPB7_DATA, PB6_DATA, PB5_DATA, PB4_DATA,\n\tPB3_DATA, PB2_DATA, PB1_DATA, PB0_DATA,\n\tPC7_DATA, PC6_DATA, PC5_DATA, PC4_DATA,\n\tPC3_DATA, PC2_DATA, PC1_DATA, PC0_DATA,\n\tPD7_DATA, PD6_DATA, PD5_DATA, PD4_DATA,\n\tPD3_DATA, PD2_DATA, PD1_DATA, PD0_DATA,\n\tPE5_DATA, PE4_DATA, PE3_DATA, PE2_DATA, PE1_DATA, PE0_DATA,\n\tPF7_DATA, PF6_DATA, PF5_DATA, PF4_DATA,\n\tPF3_DATA, PF2_DATA, PF1_DATA, PF0_DATA,\n\tPG7_DATA, PG6_DATA, PG5_DATA, PG4_DATA,\n\tPG3_DATA, PG2_DATA, PG1_DATA, PG0_DATA,\n\tPH7_DATA, PH6_DATA, PH5_DATA, PH4_DATA,\n\tPH3_DATA, PH2_DATA, PH1_DATA, PH0_DATA,\n\tPJ7_DATA, PJ6_DATA, PJ5_DATA, PJ4_DATA,\n\tPJ3_DATA, PJ2_DATA, PJ1_DATA, PJ0_DATA,\n\tPK7_DATA, PK6_DATA, PK5_DATA, PK4_DATA,\n\tPK3_DATA, PK2_DATA, PK1_DATA, PK0_DATA,\n\tPL7_DATA, PL6_DATA, PL5_DATA, PL4_DATA,\n\tPL3_DATA, PL2_DATA, PL1_DATA, PL0_DATA,\n\tPM1_DATA, PM0_DATA,\n\tPN7_DATA, PN6_DATA, PN5_DATA, PN4_DATA,\n\tPN3_DATA, PN2_DATA, PN1_DATA, PN0_DATA,\n\tPP5_DATA, PP4_DATA, PP3_DATA, PP2_DATA, PP1_DATA, PP0_DATA,\n\tPQ4_DATA, PQ3_DATA, PQ2_DATA, PQ1_DATA, PQ0_DATA,\n\tPR3_DATA, PR2_DATA, PR1_DATA, PR0_DATA,\n\tPINMUX_DATA_END,\n\n\tPINMUX_INPUT_BEGIN,\n\tPA7_IN, PA6_IN, PA5_IN, PA4_IN,\n\tPA3_IN, PA2_IN, PA1_IN, PA0_IN,\n\tPB7_IN, PB6_IN, PB5_IN, PB4_IN,\n\tPB3_IN, PB2_IN, PB1_IN, PB0_IN,\n\tPC7_IN, PC6_IN, PC5_IN, PC4_IN,\n\tPC3_IN, PC2_IN, PC1_IN, PC0_IN,\n\tPD7_IN, PD6_IN, PD5_IN, PD4_IN,\n\tPD3_IN, PD2_IN, PD1_IN, PD0_IN,\n\tPE5_IN, PE4_IN, PE3_IN, PE2_IN, PE1_IN, PE0_IN,\n\tPF7_IN, PF6_IN, PF5_IN, PF4_IN,\n\tPF3_IN, PF2_IN, PF1_IN, PF0_IN,\n\tPG7_IN, PG6_IN, PG5_IN, PG4_IN,\n\tPG3_IN, PG2_IN, PG1_IN, PG0_IN,\n\tPH7_IN, PH6_IN, PH5_IN, PH4_IN,\n\tPH3_IN, PH2_IN, PH1_IN, PH0_IN,\n\tPJ7_IN, PJ6_IN, PJ5_IN, PJ4_IN,\n\tPJ3_IN, PJ2_IN, PJ1_IN, PJ0_IN,\n\tPK7_IN, PK6_IN, PK5_IN, PK4_IN,\n\tPK3_IN, PK2_IN, PK1_IN, PK0_IN,\n\tPL7_IN, PL6_IN, PL5_IN, PL4_IN,\n\tPL3_IN, PL2_IN, PL1_IN, PL0_IN,\n\tPM1_IN, PM0_IN,\n\tPN7_IN, PN6_IN, PN5_IN, PN4_IN,\n\tPN3_IN, PN2_IN, PN1_IN, PN0_IN,\n\tPP5_IN, PP4_IN, PP3_IN, PP2_IN, PP1_IN, PP0_IN,\n\tPQ4_IN, PQ3_IN, PQ2_IN, PQ1_IN, PQ0_IN,\n\tPR3_IN, PR2_IN, PR1_IN, PR0_IN,\n\tPINMUX_INPUT_END,\n\n\tPINMUX_OUTPUT_BEGIN,\n\tPA7_OUT, PA6_OUT, PA5_OUT, PA4_OUT,\n\tPA3_OUT, PA2_OUT, PA1_OUT, PA0_OUT,\n\tPB7_OUT, PB6_OUT, PB5_OUT, PB4_OUT,\n\tPB3_OUT, PB2_OUT, PB1_OUT, PB0_OUT,\n\tPC7_OUT, PC6_OUT, PC5_OUT, PC4_OUT,\n\tPC3_OUT, PC2_OUT, PC1_OUT, PC0_OUT,\n\tPD7_OUT, PD6_OUT, PD5_OUT, PD4_OUT,\n\tPD3_OUT, PD2_OUT, PD1_OUT, PD0_OUT,\n\tPE5_OUT, PE4_OUT, PE3_OUT, PE2_OUT, PE1_OUT, PE0_OUT,\n\tPF7_OUT, PF6_OUT, PF5_OUT, PF4_OUT,\n\tPF3_OUT, PF2_OUT, PF1_OUT, PF0_OUT,\n\tPG7_OUT, PG6_OUT, PG5_OUT, PG4_OUT,\n\tPG3_OUT, PG2_OUT, PG1_OUT, PG0_OUT,\n\tPH7_OUT, PH6_OUT, PH5_OUT, PH4_OUT,\n\tPH3_OUT, PH2_OUT, PH1_OUT, PH0_OUT,\n\tPJ7_OUT, PJ6_OUT, PJ5_OUT, PJ4_OUT,\n\tPJ3_OUT, PJ2_OUT, PJ1_OUT, PJ0_OUT,\n\tPK7_OUT, PK6_OUT, PK5_OUT, PK4_OUT,\n\tPK3_OUT, PK2_OUT, PK1_OUT, PK0_OUT,\n\tPL7_OUT, PL6_OUT, PL5_OUT, PL4_OUT,\n\tPL3_OUT, PL2_OUT, PL1_OUT, PL0_OUT,\n\tPM1_OUT, PM0_OUT,\n\tPN7_OUT, PN6_OUT, PN5_OUT, PN4_OUT,\n\tPN3_OUT, PN2_OUT, PN1_OUT, PN0_OUT,\n\tPP5_OUT, PP4_OUT, PP3_OUT, PP2_OUT, PP1_OUT, PP0_OUT,\n\tPQ4_OUT, PQ3_OUT, PQ2_OUT, PQ1_OUT, PQ0_OUT,\n\tPR3_OUT, PR2_OUT, PR1_OUT, PR0_OUT,\n\tPINMUX_OUTPUT_END,\n\n\tPINMUX_FUNCTION_BEGIN,\n\tPA7_FN, PA6_FN, PA5_FN, PA4_FN,\n\tPA3_FN, PA2_FN, PA1_FN, PA0_FN,\n\tPB7_FN, PB6_FN, PB5_FN, PB4_FN,\n\tPB3_FN, PB2_FN, PB1_FN, PB0_FN,\n\tPC7_FN, PC6_FN, PC5_FN, PC4_FN,\n\tPC3_FN, PC2_FN, PC1_FN, PC0_FN,\n\tPD7_FN, PD6_FN, PD5_FN, PD4_FN,\n\tPD3_FN, PD2_FN, PD1_FN, PD0_FN,\n\tPE5_FN, PE4_FN, PE3_FN, PE2_FN, PE1_FN, PE0_FN,\n\tPF7_FN, PF6_FN, PF5_FN, PF4_FN,\n\tPF3_FN, PF2_FN, PF1_FN, PF0_FN,\n\tPG7_FN, PG6_FN, PG5_FN, PG4_FN,\n\tPG3_FN, PG2_FN, PG1_FN, PG0_FN,\n\tPH7_FN, PH6_FN, PH5_FN, PH4_FN,\n\tPH3_FN, PH2_FN, PH1_FN, PH0_FN,\n\tPJ7_FN, PJ6_FN, PJ5_FN, PJ4_FN,\n\tPJ3_FN, PJ2_FN, PJ1_FN, PJ0_FN,\n\tPK7_FN, PK6_FN, PK5_FN, PK4_FN,\n\tPK3_FN, PK2_FN, PK1_FN, PK0_FN,\n\tPL7_FN, PL6_FN, PL5_FN, PL4_FN,\n\tPL3_FN, PL2_FN, PL1_FN, PL0_FN,\n\tPM1_FN, PM0_FN,\n\tPN7_FN, PN6_FN, PN5_FN, PN4_FN,\n\tPN3_FN, PN2_FN, PN1_FN, PN0_FN,\n\tPP5_FN, PP4_FN, PP3_FN, PP2_FN, PP1_FN, PP0_FN,\n\tPQ4_FN, PQ3_FN, PQ2_FN, PQ1_FN, PQ0_FN,\n\tPR3_FN, PR2_FN, PR1_FN, PR0_FN,\n\tP1MSEL15_0, P1MSEL15_1,\n\tP1MSEL14_0, P1MSEL14_1,\n\tP1MSEL13_0, P1MSEL13_1,\n\tP1MSEL12_0, P1MSEL12_1,\n\tP1MSEL11_0, P1MSEL11_1,\n\tP1MSEL10_0, P1MSEL10_1,\n\tP1MSEL9_0, P1MSEL9_1,\n\tP1MSEL8_0, P1MSEL8_1,\n\tP1MSEL7_0, P1MSEL7_1,\n\tP1MSEL6_0, P1MSEL6_1,\n\tP1MSEL5_0,\n\tP1MSEL4_0, P1MSEL4_1,\n\tP1MSEL3_0, P1MSEL3_1,\n\tP1MSEL2_0, P1MSEL2_1,\n\tP1MSEL1_0, P1MSEL1_1,\n\tP1MSEL0_0, P1MSEL0_1,\n\tP2MSEL2_0, P2MSEL2_1,\n\tP2MSEL1_0, P2MSEL1_1,\n\tP2MSEL0_0, P2MSEL0_1,\n\tPINMUX_FUNCTION_END,\n\n\tPINMUX_MARK_BEGIN,\n\tD63_AD31_MARK,\n\tD62_AD30_MARK,\n\tD61_AD29_MARK,\n\tD60_AD28_MARK,\n\tD59_AD27_MARK,\n\tD58_AD26_MARK,\n\tD57_AD25_MARK,\n\tD56_AD24_MARK,\n\tD55_AD23_MARK,\n\tD54_AD22_MARK,\n\tD53_AD21_MARK,\n\tD52_AD20_MARK,\n\tD51_AD19_MARK,\n\tD50_AD18_MARK,\n\tD49_AD17_DB5_MARK,\n\tD48_AD16_DB4_MARK,\n\tD47_AD15_DB3_MARK,\n\tD46_AD14_DB2_MARK,\n\tD45_AD13_DB1_MARK,\n\tD44_AD12_DB0_MARK,\n\tD43_AD11_DG5_MARK,\n\tD42_AD10_DG4_MARK,\n\tD41_AD9_DG3_MARK,\n\tD40_AD8_DG2_MARK,\n\tD39_AD7_DG1_MARK,\n\tD38_AD6_DG0_MARK,\n\tD37_AD5_DR5_MARK,\n\tD36_AD4_DR4_MARK,\n\tD35_AD3_DR3_MARK,\n\tD34_AD2_DR2_MARK,\n\tD33_AD1_DR1_MARK,\n\tD32_AD0_DR0_MARK,\n\tREQ1_MARK,\n\tREQ2_MARK,\n\tREQ3_MARK,\n\tGNT1_MARK,\n\tGNT2_MARK,\n\tGNT3_MARK,\n\tMMCCLK_MARK,\n\tD31_MARK,\n\tD30_MARK,\n\tD29_MARK,\n\tD28_MARK,\n\tD27_MARK,\n\tD26_MARK,\n\tD25_MARK,\n\tD24_MARK,\n\tD23_MARK,\n\tD22_MARK,\n\tD21_MARK,\n\tD20_MARK,\n\tD19_MARK,\n\tD18_MARK,\n\tD17_MARK,\n\tD16_MARK,\n\tSCIF1_SCK_MARK,\n\tSCIF1_RXD_MARK,\n\tSCIF1_TXD_MARK,\n\tSCIF0_CTS_MARK,\n\tINTD_MARK,\n\tFCE_MARK,\n\tSCIF0_RTS_MARK,\n\tHSPI_CS_MARK,\n\tFSE_MARK,\n\tSCIF0_SCK_MARK,\n\tHSPI_CLK_MARK,\n\tFRE_MARK,\n\tSCIF0_RXD_MARK,\n\tHSPI_RX_MARK,\n\tFRB_MARK,\n\tSCIF0_TXD_MARK,\n\tHSPI_TX_MARK,\n\tFWE_MARK,\n\tSCIF5_TXD_MARK,\n\tHAC1_SYNC_MARK,\n\tSSI1_WS_MARK,\n\tSIOF_TXD_PJ_MARK,\n\tHAC0_SDOUT_MARK,\n\tSSI0_SDATA_MARK,\n\tSIOF_RXD_PJ_MARK,\n\tHAC0_SDIN_MARK,\n\tSSI0_SCK_MARK,\n\tSIOF_SYNC_PJ_MARK,\n\tHAC0_SYNC_MARK,\n\tSSI0_WS_MARK,\n\tSIOF_MCLK_PJ_MARK,\n\tHAC_RES_MARK,\n\tSIOF_SCK_PJ_MARK,\n\tHAC0_BITCLK_MARK,\n\tSSI0_CLK_MARK,\n\tHAC1_BITCLK_MARK,\n\tSSI1_CLK_MARK,\n\tTCLK_MARK,\n\tIOIS16_MARK,\n\tSTATUS0_MARK,\n\tDRAK0_PK3_MARK,\n\tSTATUS1_MARK,\n\tDRAK1_PK2_MARK,\n\tDACK2_MARK,\n\tSCIF2_TXD_MARK,\n\tMMCCMD_MARK,\n\tSIOF_TXD_PK_MARK,\n\tDACK3_MARK,\n\tSCIF2_SCK_MARK,\n\tMMCDAT_MARK,\n\tSIOF_SCK_PK_MARK,\n\tDREQ0_MARK,\n\tDREQ1_MARK,\n\tDRAK0_PK1_MARK,\n\tDRAK1_PK0_MARK,\n\tDREQ2_MARK,\n\tINTB_MARK,\n\tDREQ3_MARK,\n\tINTC_MARK,\n\tDRAK2_MARK,\n\tCE2A_MARK,\n\tIRL4_MARK,\n\tFD4_MARK,\n\tIRL5_MARK,\n\tFD5_MARK,\n\tIRL6_MARK,\n\tFD6_MARK,\n\tIRL7_MARK,\n\tFD7_MARK,\n\tDRAK3_MARK,\n\tCE2B_MARK,\n\tBREQ_BSACK_MARK,\n\tBACK_BSREQ_MARK,\n\tSCIF5_RXD_MARK,\n\tHAC1_SDIN_MARK,\n\tSSI1_SCK_MARK,\n\tSCIF5_SCK_MARK,\n\tHAC1_SDOUT_MARK,\n\tSSI1_SDATA_MARK,\n\tSCIF3_TXD_MARK,\n\tFCLE_MARK,\n\tSCIF3_RXD_MARK,\n\tFALE_MARK,\n\tSCIF3_SCK_MARK,\n\tFD0_MARK,\n\tSCIF4_TXD_MARK,\n\tFD1_MARK,\n\tSCIF4_RXD_MARK,\n\tFD2_MARK,\n\tSCIF4_SCK_MARK,\n\tFD3_MARK,\n\tDEVSEL_DCLKOUT_MARK,\n\tSTOP_CDE_MARK,\n\tLOCK_ODDF_MARK,\n\tTRDY_DISPL_MARK,\n\tIRDY_HSYNC_MARK,\n\tPCIFRAME_VSYNC_MARK,\n\tINTA_MARK,\n\tGNT0_GNTIN_MARK,\n\tREQ0_REQOUT_MARK,\n\tPERR_MARK,\n\tSERR_MARK,\n\tWE7_CBE3_MARK,\n\tWE6_CBE2_MARK,\n\tWE5_CBE1_MARK,\n\tWE4_CBE0_MARK,\n\tSCIF2_RXD_MARK,\n\tSIOF_RXD_MARK,\n\tMRESETOUT_MARK,\n\tIRQOUT_MARK,\n\tPINMUX_MARK_END,\n};\n\nstatic const u16 pinmux_data[] = {\n\t \n\tPINMUX_DATA(PA7_DATA, PA7_IN, PA7_OUT),\n\tPINMUX_DATA(PA6_DATA, PA6_IN, PA6_OUT),\n\tPINMUX_DATA(PA5_DATA, PA5_IN, PA5_OUT),\n\tPINMUX_DATA(PA4_DATA, PA4_IN, PA4_OUT),\n\tPINMUX_DATA(PA3_DATA, PA3_IN, PA3_OUT),\n\tPINMUX_DATA(PA2_DATA, PA2_IN, PA2_OUT),\n\tPINMUX_DATA(PA1_DATA, PA1_IN, PA1_OUT),\n\tPINMUX_DATA(PA0_DATA, PA0_IN, PA0_OUT),\n\n\t \n\tPINMUX_DATA(PB7_DATA, PB7_IN, PB7_OUT),\n\tPINMUX_DATA(PB6_DATA, PB6_IN, PB6_OUT),\n\tPINMUX_DATA(PB5_DATA, PB5_IN, PB5_OUT),\n\tPINMUX_DATA(PB4_DATA, PB4_IN, PB4_OUT),\n\tPINMUX_DATA(PB3_DATA, PB3_IN, PB3_OUT),\n\tPINMUX_DATA(PB2_DATA, PB2_IN, PB2_OUT),\n\tPINMUX_DATA(PB1_DATA, PB1_IN, PB1_OUT),\n\tPINMUX_DATA(PB0_DATA, PB0_IN, PB0_OUT),\n\n\t \n\tPINMUX_DATA(PC7_DATA, PC7_IN, PC7_OUT),\n\tPINMUX_DATA(PC6_DATA, PC6_IN, PC6_OUT),\n\tPINMUX_DATA(PC5_DATA, PC5_IN, PC5_OUT),\n\tPINMUX_DATA(PC4_DATA, PC4_IN, PC4_OUT),\n\tPINMUX_DATA(PC3_DATA, PC3_IN, PC3_OUT),\n\tPINMUX_DATA(PC2_DATA, PC2_IN, PC2_OUT),\n\tPINMUX_DATA(PC1_DATA, PC1_IN, PC1_OUT),\n\tPINMUX_DATA(PC0_DATA, PC0_IN, PC0_OUT),\n\n\t \n\tPINMUX_DATA(PD7_DATA, PD7_IN, PD7_OUT),\n\tPINMUX_DATA(PD6_DATA, PD6_IN, PD6_OUT),\n\tPINMUX_DATA(PD5_DATA, PD5_IN, PD5_OUT),\n\tPINMUX_DATA(PD4_DATA, PD4_IN, PD4_OUT),\n\tPINMUX_DATA(PD3_DATA, PD3_IN, PD3_OUT),\n\tPINMUX_DATA(PD2_DATA, PD2_IN, PD2_OUT),\n\tPINMUX_DATA(PD1_DATA, PD1_IN, PD1_OUT),\n\tPINMUX_DATA(PD0_DATA, PD0_IN, PD0_OUT),\n\n\t \n\tPINMUX_DATA(PE5_DATA, PE5_IN, PE5_OUT),\n\tPINMUX_DATA(PE4_DATA, PE4_IN, PE4_OUT),\n\tPINMUX_DATA(PE3_DATA, PE3_IN, PE3_OUT),\n\tPINMUX_DATA(PE2_DATA, PE2_IN, PE2_OUT),\n\tPINMUX_DATA(PE1_DATA, PE1_IN, PE1_OUT),\n\tPINMUX_DATA(PE0_DATA, PE0_IN, PE0_OUT),\n\n\t \n\tPINMUX_DATA(PF7_DATA, PF7_IN, PF7_OUT),\n\tPINMUX_DATA(PF6_DATA, PF6_IN, PF6_OUT),\n\tPINMUX_DATA(PF5_DATA, PF5_IN, PF5_OUT),\n\tPINMUX_DATA(PF4_DATA, PF4_IN, PF4_OUT),\n\tPINMUX_DATA(PF3_DATA, PF3_IN, PF3_OUT),\n\tPINMUX_DATA(PF2_DATA, PF2_IN, PF2_OUT),\n\tPINMUX_DATA(PF1_DATA, PF1_IN, PF1_OUT),\n\tPINMUX_DATA(PF0_DATA, PF0_IN, PF0_OUT),\n\n\t \n\tPINMUX_DATA(PG7_DATA, PG7_IN, PG7_OUT),\n\tPINMUX_DATA(PG6_DATA, PG6_IN, PG6_OUT),\n\tPINMUX_DATA(PG5_DATA, PG5_IN, PG5_OUT),\n\tPINMUX_DATA(PG4_DATA, PG4_IN, PG4_OUT),\n\tPINMUX_DATA(PG3_DATA, PG3_IN, PG3_OUT),\n\tPINMUX_DATA(PG2_DATA, PG2_IN, PG2_OUT),\n\tPINMUX_DATA(PG1_DATA, PG1_IN, PG1_OUT),\n\tPINMUX_DATA(PG0_DATA, PG0_IN, PG0_OUT),\n\n\t \n\tPINMUX_DATA(PH7_DATA, PH7_IN, PH7_OUT),\n\tPINMUX_DATA(PH6_DATA, PH6_IN, PH6_OUT),\n\tPINMUX_DATA(PH5_DATA, PH5_IN, PH5_OUT),\n\tPINMUX_DATA(PH4_DATA, PH4_IN, PH4_OUT),\n\tPINMUX_DATA(PH3_DATA, PH3_IN, PH3_OUT),\n\tPINMUX_DATA(PH2_DATA, PH2_IN, PH2_OUT),\n\tPINMUX_DATA(PH1_DATA, PH1_IN, PH1_OUT),\n\tPINMUX_DATA(PH0_DATA, PH0_IN, PH0_OUT),\n\n\t \n\tPINMUX_DATA(PJ7_DATA, PJ7_IN, PJ7_OUT),\n\tPINMUX_DATA(PJ6_DATA, PJ6_IN, PJ6_OUT),\n\tPINMUX_DATA(PJ5_DATA, PJ5_IN, PJ5_OUT),\n\tPINMUX_DATA(PJ4_DATA, PJ4_IN, PJ4_OUT),\n\tPINMUX_DATA(PJ3_DATA, PJ3_IN, PJ3_OUT),\n\tPINMUX_DATA(PJ2_DATA, PJ2_IN, PJ2_OUT),\n\tPINMUX_DATA(PJ1_DATA, PJ1_IN, PJ1_OUT),\n\tPINMUX_DATA(PJ0_DATA, PJ0_IN, PJ0_OUT),\n\n\t \n\tPINMUX_DATA(PK7_DATA, PK7_IN, PK7_OUT),\n\tPINMUX_DATA(PK6_DATA, PK6_IN, PK6_OUT),\n\tPINMUX_DATA(PK5_DATA, PK5_IN, PK5_OUT),\n\tPINMUX_DATA(PK4_DATA, PK4_IN, PK4_OUT),\n\tPINMUX_DATA(PK3_DATA, PK3_IN, PK3_OUT),\n\tPINMUX_DATA(PK2_DATA, PK2_IN, PK2_OUT),\n\tPINMUX_DATA(PK1_DATA, PK1_IN, PK1_OUT),\n\tPINMUX_DATA(PK0_DATA, PK0_IN, PK0_OUT),\n\n\t \n\tPINMUX_DATA(PL7_DATA, PL7_IN, PL7_OUT),\n\tPINMUX_DATA(PL6_DATA, PL6_IN, PL6_OUT),\n\tPINMUX_DATA(PL5_DATA, PL5_IN, PL5_OUT),\n\tPINMUX_DATA(PL4_DATA, PL4_IN, PL4_OUT),\n\tPINMUX_DATA(PL3_DATA, PL3_IN, PL3_OUT),\n\tPINMUX_DATA(PL2_DATA, PL2_IN, PL2_OUT),\n\tPINMUX_DATA(PL1_DATA, PL1_IN, PL1_OUT),\n\tPINMUX_DATA(PL0_DATA, PL0_IN, PL0_OUT),\n\n\t \n\tPINMUX_DATA(PM1_DATA, PM1_IN, PM1_OUT),\n\tPINMUX_DATA(PM0_DATA, PM0_IN, PM0_OUT),\n\n\t \n\tPINMUX_DATA(PN7_DATA, PN7_IN, PN7_OUT),\n\tPINMUX_DATA(PN6_DATA, PN6_IN, PN6_OUT),\n\tPINMUX_DATA(PN5_DATA, PN5_IN, PN5_OUT),\n\tPINMUX_DATA(PN4_DATA, PN4_IN, PN4_OUT),\n\tPINMUX_DATA(PN3_DATA, PN3_IN, PN3_OUT),\n\tPINMUX_DATA(PN2_DATA, PN2_IN, PN2_OUT),\n\tPINMUX_DATA(PN1_DATA, PN1_IN, PN1_OUT),\n\tPINMUX_DATA(PN0_DATA, PN0_IN, PN0_OUT),\n\n\t \n\tPINMUX_DATA(PP5_DATA, PP5_IN, PP5_OUT),\n\tPINMUX_DATA(PP4_DATA, PP4_IN, PP4_OUT),\n\tPINMUX_DATA(PP3_DATA, PP3_IN, PP3_OUT),\n\tPINMUX_DATA(PP2_DATA, PP2_IN, PP2_OUT),\n\tPINMUX_DATA(PP1_DATA, PP1_IN, PP1_OUT),\n\tPINMUX_DATA(PP0_DATA, PP0_IN, PP0_OUT),\n\n\t \n\tPINMUX_DATA(PQ4_DATA, PQ4_IN, PQ4_OUT),\n\tPINMUX_DATA(PQ3_DATA, PQ3_IN, PQ3_OUT),\n\tPINMUX_DATA(PQ2_DATA, PQ2_IN, PQ2_OUT),\n\tPINMUX_DATA(PQ1_DATA, PQ1_IN, PQ1_OUT),\n\tPINMUX_DATA(PQ0_DATA, PQ0_IN, PQ0_OUT),\n\n\t \n\tPINMUX_DATA(PR3_DATA, PR3_IN, PR3_OUT),\n\tPINMUX_DATA(PR2_DATA, PR2_IN, PR2_OUT),\n\tPINMUX_DATA(PR1_DATA, PR1_IN, PR1_OUT),\n\tPINMUX_DATA(PR0_DATA, PR0_IN, PR0_OUT),\n\n\t \n\tPINMUX_DATA(D63_AD31_MARK, PA7_FN),\n\tPINMUX_DATA(D62_AD30_MARK, PA6_FN),\n\tPINMUX_DATA(D61_AD29_MARK, PA5_FN),\n\tPINMUX_DATA(D60_AD28_MARK, PA4_FN),\n\tPINMUX_DATA(D59_AD27_MARK, PA3_FN),\n\tPINMUX_DATA(D58_AD26_MARK, PA2_FN),\n\tPINMUX_DATA(D57_AD25_MARK, PA1_FN),\n\tPINMUX_DATA(D56_AD24_MARK, PA0_FN),\n\n\t \n\tPINMUX_DATA(D55_AD23_MARK, PB7_FN),\n\tPINMUX_DATA(D54_AD22_MARK, PB6_FN),\n\tPINMUX_DATA(D53_AD21_MARK, PB5_FN),\n\tPINMUX_DATA(D52_AD20_MARK, PB4_FN),\n\tPINMUX_DATA(D51_AD19_MARK, PB3_FN),\n\tPINMUX_DATA(D50_AD18_MARK, PB2_FN),\n\tPINMUX_DATA(D49_AD17_DB5_MARK, PB1_FN),\n\tPINMUX_DATA(D48_AD16_DB4_MARK, PB0_FN),\n\n\t \n\tPINMUX_DATA(D47_AD15_DB3_MARK, PC7_FN),\n\tPINMUX_DATA(D46_AD14_DB2_MARK, PC6_FN),\n\tPINMUX_DATA(D45_AD13_DB1_MARK, PC5_FN),\n\tPINMUX_DATA(D44_AD12_DB0_MARK, PC4_FN),\n\tPINMUX_DATA(D43_AD11_DG5_MARK, PC3_FN),\n\tPINMUX_DATA(D42_AD10_DG4_MARK, PC2_FN),\n\tPINMUX_DATA(D41_AD9_DG3_MARK, PC1_FN),\n\tPINMUX_DATA(D40_AD8_DG2_MARK, PC0_FN),\n\n\t \n\tPINMUX_DATA(D39_AD7_DG1_MARK, PD7_FN),\n\tPINMUX_DATA(D38_AD6_DG0_MARK, PD6_FN),\n\tPINMUX_DATA(D37_AD5_DR5_MARK, PD5_FN),\n\tPINMUX_DATA(D36_AD4_DR4_MARK, PD4_FN),\n\tPINMUX_DATA(D35_AD3_DR3_MARK, PD3_FN),\n\tPINMUX_DATA(D34_AD2_DR2_MARK, PD2_FN),\n\tPINMUX_DATA(D33_AD1_DR1_MARK, PD1_FN),\n\tPINMUX_DATA(D32_AD0_DR0_MARK, PD0_FN),\n\n\t \n\tPINMUX_DATA(REQ1_MARK, PE5_FN),\n\tPINMUX_DATA(REQ2_MARK, PE4_FN),\n\tPINMUX_DATA(REQ3_MARK, P2MSEL0_0, PE3_FN),\n\tPINMUX_DATA(GNT1_MARK, PE2_FN),\n\tPINMUX_DATA(GNT2_MARK, PE1_FN),\n\tPINMUX_DATA(GNT3_MARK, P2MSEL0_0, PE0_FN),\n\tPINMUX_DATA(MMCCLK_MARK, P2MSEL0_1, PE0_FN),\n\n\t \n\tPINMUX_DATA(D31_MARK, PF7_FN),\n\tPINMUX_DATA(D30_MARK, PF6_FN),\n\tPINMUX_DATA(D29_MARK, PF5_FN),\n\tPINMUX_DATA(D28_MARK, PF4_FN),\n\tPINMUX_DATA(D27_MARK, PF3_FN),\n\tPINMUX_DATA(D26_MARK, PF2_FN),\n\tPINMUX_DATA(D25_MARK, PF1_FN),\n\tPINMUX_DATA(D24_MARK, PF0_FN),\n\n\t \n\tPINMUX_DATA(D23_MARK, PG7_FN),\n\tPINMUX_DATA(D22_MARK, PG6_FN),\n\tPINMUX_DATA(D21_MARK, PG5_FN),\n\tPINMUX_DATA(D20_MARK, PG4_FN),\n\tPINMUX_DATA(D19_MARK, PG3_FN),\n\tPINMUX_DATA(D18_MARK, PG2_FN),\n\tPINMUX_DATA(D17_MARK, PG1_FN),\n\tPINMUX_DATA(D16_MARK, PG0_FN),\n\n\t \n\tPINMUX_DATA(SCIF1_SCK_MARK, PH7_FN),\n\tPINMUX_DATA(SCIF1_RXD_MARK, PH6_FN),\n\tPINMUX_DATA(SCIF1_TXD_MARK, PH5_FN),\n\tPINMUX_DATA(SCIF0_CTS_MARK, PH4_FN),\n\tPINMUX_DATA(INTD_MARK, P1MSEL7_1, PH4_FN),\n\tPINMUX_DATA(FCE_MARK, P1MSEL8_1, P1MSEL7_0, PH4_FN),\n\tPINMUX_DATA(SCIF0_RTS_MARK, P1MSEL8_0, P1MSEL7_0, PH3_FN),\n\tPINMUX_DATA(HSPI_CS_MARK, P1MSEL8_0, P1MSEL7_1, PH3_FN),\n\tPINMUX_DATA(FSE_MARK, P1MSEL8_1, P1MSEL7_0, PH3_FN),\n\tPINMUX_DATA(SCIF0_SCK_MARK, P1MSEL8_0, P1MSEL7_0, PH2_FN),\n\tPINMUX_DATA(HSPI_CLK_MARK, P1MSEL8_0, P1MSEL7_1, PH2_FN),\n\tPINMUX_DATA(FRE_MARK, P1MSEL8_1, P1MSEL7_0, PH2_FN),\n\tPINMUX_DATA(SCIF0_RXD_MARK, P1MSEL8_0, P1MSEL7_0, PH1_FN),\n\tPINMUX_DATA(HSPI_RX_MARK, P1MSEL8_0, P1MSEL7_1, PH1_FN),\n\tPINMUX_DATA(FRB_MARK, P1MSEL8_1, P1MSEL7_0, PH1_FN),\n\tPINMUX_DATA(SCIF0_TXD_MARK, P1MSEL8_0, P1MSEL7_0, PH0_FN),\n\tPINMUX_DATA(HSPI_TX_MARK, P1MSEL8_0, P1MSEL7_1, PH0_FN),\n\tPINMUX_DATA(FWE_MARK, P1MSEL8_1, P1MSEL7_0, PH0_FN),\n\n\t \n\tPINMUX_DATA(SCIF5_TXD_MARK, P1MSEL2_0, P1MSEL1_0, PJ7_FN),\n\tPINMUX_DATA(HAC1_SYNC_MARK, P1MSEL2_0, P1MSEL1_1, PJ7_FN),\n\tPINMUX_DATA(SSI1_WS_MARK, P1MSEL2_1, P1MSEL1_0, PJ7_FN),\n\tPINMUX_DATA(SIOF_TXD_PJ_MARK, P2MSEL1_0, P1MSEL4_0, P1MSEL3_0, PJ6_FN),\n\tPINMUX_DATA(HAC0_SDOUT_MARK, P1MSEL4_0, P1MSEL3_1, PJ6_FN),\n\tPINMUX_DATA(SSI0_SDATA_MARK, P1MSEL4_1, P1MSEL3_0, PJ6_FN),\n\tPINMUX_DATA(SIOF_RXD_PJ_MARK, P2MSEL1_0, P1MSEL4_0, P1MSEL3_0, PJ5_FN),\n\tPINMUX_DATA(HAC0_SDIN_MARK, P1MSEL4_0, P1MSEL3_1, PJ5_FN),\n\tPINMUX_DATA(SSI0_SCK_MARK, P1MSEL4_1, P1MSEL3_0, PJ5_FN),\n\tPINMUX_DATA(SIOF_SYNC_PJ_MARK, P2MSEL1_0, P1MSEL4_0, P1MSEL3_0, PJ4_FN),\n\tPINMUX_DATA(HAC0_SYNC_MARK, P1MSEL4_0, P1MSEL3_1, PJ4_FN),\n\tPINMUX_DATA(SSI0_WS_MARK, P1MSEL4_1, P1MSEL3_0, PJ4_FN),\n\tPINMUX_DATA(SIOF_MCLK_PJ_MARK, P2MSEL1_0, P1MSEL4_0, P1MSEL3_0, PJ3_FN),\n\tPINMUX_DATA(HAC_RES_MARK, P1MSEL4_0, P1MSEL3_1, PJ3_FN),\n\tPINMUX_DATA(SIOF_SCK_PJ_MARK, P2MSEL1_0, P1MSEL4_0, P1MSEL3_0, PJ2_FN),\n\tPINMUX_DATA(HAC0_BITCLK_MARK, P1MSEL4_0, P1MSEL3_1, PJ2_FN),\n\tPINMUX_DATA(SSI0_CLK_MARK, P1MSEL4_1, P1MSEL3_0, PJ2_FN),\n\tPINMUX_DATA(HAC1_BITCLK_MARK, P1MSEL2_0, PJ1_FN),\n\tPINMUX_DATA(SSI1_CLK_MARK, P1MSEL2_1, P1MSEL1_0, PJ1_FN),\n\tPINMUX_DATA(TCLK_MARK, P1MSEL9_0, PJ0_FN),\n\tPINMUX_DATA(IOIS16_MARK, P1MSEL9_1, PJ0_FN),\n\n\t \n\tPINMUX_DATA(STATUS0_MARK, P1MSEL15_0, PK7_FN),\n\tPINMUX_DATA(DRAK0_PK3_MARK, P1MSEL15_1, PK7_FN),\n\tPINMUX_DATA(STATUS1_MARK, P1MSEL15_0, PK6_FN),\n\tPINMUX_DATA(DRAK1_PK2_MARK, P1MSEL15_1, PK6_FN),\n\tPINMUX_DATA(DACK2_MARK, P1MSEL12_0, P1MSEL11_0, PK5_FN),\n\tPINMUX_DATA(SCIF2_TXD_MARK, P1MSEL12_1, P1MSEL11_0, PK5_FN),\n\tPINMUX_DATA(MMCCMD_MARK, P1MSEL12_1, P1MSEL11_1, PK5_FN),\n\tPINMUX_DATA(SIOF_TXD_PK_MARK, P2MSEL1_1,\n\t\t    P1MSEL12_0, P1MSEL11_1, PK5_FN),\n\tPINMUX_DATA(DACK3_MARK, P1MSEL12_0, P1MSEL11_0, PK4_FN),\n\tPINMUX_DATA(SCIF2_SCK_MARK, P1MSEL12_1, P1MSEL11_0, PK4_FN),\n\tPINMUX_DATA(MMCDAT_MARK, P1MSEL12_1, P1MSEL11_1, PK4_FN),\n\tPINMUX_DATA(SIOF_SCK_PK_MARK, P2MSEL1_1,\n\t\t    P1MSEL12_0, P1MSEL11_1, PK4_FN),\n\tPINMUX_DATA(DREQ0_MARK, PK3_FN),\n\tPINMUX_DATA(DREQ1_MARK, PK2_FN),\n\tPINMUX_DATA(DRAK0_PK1_MARK, PK1_FN),\n\tPINMUX_DATA(DRAK1_PK0_MARK, PK0_FN),\n\n\t \n\tPINMUX_DATA(DREQ2_MARK, P1MSEL13_0, PL7_FN),\n\tPINMUX_DATA(INTB_MARK, P1MSEL13_1, PL7_FN),\n\tPINMUX_DATA(DREQ3_MARK, P1MSEL13_0, PL6_FN),\n\tPINMUX_DATA(INTC_MARK, P1MSEL13_1, PL6_FN),\n\tPINMUX_DATA(DRAK2_MARK, P1MSEL10_0, PL5_FN),\n\tPINMUX_DATA(CE2A_MARK, P1MSEL10_1, PL5_FN),\n\tPINMUX_DATA(IRL4_MARK, P1MSEL14_0, PL4_FN),\n\tPINMUX_DATA(FD4_MARK, P1MSEL14_1, PL4_FN),\n\tPINMUX_DATA(IRL5_MARK, P1MSEL14_0, PL3_FN),\n\tPINMUX_DATA(FD5_MARK, P1MSEL14_1, PL3_FN),\n\tPINMUX_DATA(IRL6_MARK, P1MSEL14_0, PL2_FN),\n\tPINMUX_DATA(FD6_MARK, P1MSEL14_1, PL2_FN),\n\tPINMUX_DATA(IRL7_MARK, P1MSEL14_0, PL1_FN),\n\tPINMUX_DATA(FD7_MARK, P1MSEL14_1, PL1_FN),\n\tPINMUX_DATA(DRAK3_MARK, P1MSEL10_0, PL0_FN),\n\tPINMUX_DATA(CE2B_MARK, P1MSEL10_1, PL0_FN),\n\n\t \n\tPINMUX_DATA(BREQ_BSACK_MARK, PM1_FN),\n\tPINMUX_DATA(BACK_BSREQ_MARK, PM0_FN),\n\n\t \n\tPINMUX_DATA(SCIF5_RXD_MARK, P1MSEL2_0, P1MSEL1_0, PN7_FN),\n\tPINMUX_DATA(HAC1_SDIN_MARK, P1MSEL2_0, P1MSEL1_1, PN7_FN),\n\tPINMUX_DATA(SSI1_SCK_MARK, P1MSEL2_1, P1MSEL1_0, PN7_FN),\n\tPINMUX_DATA(SCIF5_SCK_MARK, P1MSEL2_0, P1MSEL1_0, PN6_FN),\n\tPINMUX_DATA(HAC1_SDOUT_MARK, P1MSEL2_0, P1MSEL1_1, PN6_FN),\n\tPINMUX_DATA(SSI1_SDATA_MARK, P1MSEL2_1, P1MSEL1_0, PN6_FN),\n\tPINMUX_DATA(SCIF3_TXD_MARK, P1MSEL0_0, PN5_FN),\n\tPINMUX_DATA(FCLE_MARK, P1MSEL0_1, PN5_FN),\n\tPINMUX_DATA(SCIF3_RXD_MARK, P1MSEL0_0, PN4_FN),\n\tPINMUX_DATA(FALE_MARK, P1MSEL0_1, PN4_FN),\n\tPINMUX_DATA(SCIF3_SCK_MARK, P1MSEL0_0, PN3_FN),\n\tPINMUX_DATA(FD0_MARK, P1MSEL0_1, PN3_FN),\n\tPINMUX_DATA(SCIF4_TXD_MARK, P1MSEL0_0, PN2_FN),\n\tPINMUX_DATA(FD1_MARK, P1MSEL0_1, PN2_FN),\n\tPINMUX_DATA(SCIF4_RXD_MARK, P1MSEL0_0, PN1_FN),\n\tPINMUX_DATA(FD2_MARK, P1MSEL0_1, PN1_FN),\n\tPINMUX_DATA(SCIF4_SCK_MARK, P1MSEL0_0, PN0_FN),\n\tPINMUX_DATA(FD3_MARK, P1MSEL0_1, PN0_FN),\n\n\t \n\tPINMUX_DATA(DEVSEL_DCLKOUT_MARK, PP5_FN),\n\tPINMUX_DATA(STOP_CDE_MARK, PP4_FN),\n\tPINMUX_DATA(LOCK_ODDF_MARK, PP3_FN),\n\tPINMUX_DATA(TRDY_DISPL_MARK, PP2_FN),\n\tPINMUX_DATA(IRDY_HSYNC_MARK, PP1_FN),\n\tPINMUX_DATA(PCIFRAME_VSYNC_MARK, PP0_FN),\n\n\t \n\tPINMUX_DATA(INTA_MARK, PQ4_FN),\n\tPINMUX_DATA(GNT0_GNTIN_MARK, PQ3_FN),\n\tPINMUX_DATA(REQ0_REQOUT_MARK, PQ2_FN),\n\tPINMUX_DATA(PERR_MARK, PQ1_FN),\n\tPINMUX_DATA(SERR_MARK, PQ0_FN),\n\n\t \n\tPINMUX_DATA(WE7_CBE3_MARK, PR3_FN),\n\tPINMUX_DATA(WE6_CBE2_MARK, PR2_FN),\n\tPINMUX_DATA(WE5_CBE1_MARK, PR1_FN),\n\tPINMUX_DATA(WE4_CBE0_MARK, PR0_FN),\n\n\t \n\tPINMUX_DATA(SCIF2_RXD_MARK, P1MSEL6_0, P1MSEL5_0),\n\tPINMUX_DATA(SIOF_RXD_MARK, P2MSEL1_1, P1MSEL6_1, P1MSEL5_0),\n\tPINMUX_DATA(MRESETOUT_MARK, P2MSEL2_0),\n\tPINMUX_DATA(IRQOUT_MARK, P2MSEL2_1),\n};\n\nstatic const struct sh_pfc_pin pinmux_pins[] = {\n\t \n\tPINMUX_GPIO(PA7),\n\tPINMUX_GPIO(PA6),\n\tPINMUX_GPIO(PA5),\n\tPINMUX_GPIO(PA4),\n\tPINMUX_GPIO(PA3),\n\tPINMUX_GPIO(PA2),\n\tPINMUX_GPIO(PA1),\n\tPINMUX_GPIO(PA0),\n\n\t \n\tPINMUX_GPIO(PB7),\n\tPINMUX_GPIO(PB6),\n\tPINMUX_GPIO(PB5),\n\tPINMUX_GPIO(PB4),\n\tPINMUX_GPIO(PB3),\n\tPINMUX_GPIO(PB2),\n\tPINMUX_GPIO(PB1),\n\tPINMUX_GPIO(PB0),\n\n\t \n\tPINMUX_GPIO(PC7),\n\tPINMUX_GPIO(PC6),\n\tPINMUX_GPIO(PC5),\n\tPINMUX_GPIO(PC4),\n\tPINMUX_GPIO(PC3),\n\tPINMUX_GPIO(PC2),\n\tPINMUX_GPIO(PC1),\n\tPINMUX_GPIO(PC0),\n\n\t \n\tPINMUX_GPIO(PD7),\n\tPINMUX_GPIO(PD6),\n\tPINMUX_GPIO(PD5),\n\tPINMUX_GPIO(PD4),\n\tPINMUX_GPIO(PD3),\n\tPINMUX_GPIO(PD2),\n\tPINMUX_GPIO(PD1),\n\tPINMUX_GPIO(PD0),\n\n\t \n\tPINMUX_GPIO(PE5),\n\tPINMUX_GPIO(PE4),\n\tPINMUX_GPIO(PE3),\n\tPINMUX_GPIO(PE2),\n\tPINMUX_GPIO(PE1),\n\tPINMUX_GPIO(PE0),\n\n\t \n\tPINMUX_GPIO(PF7),\n\tPINMUX_GPIO(PF6),\n\tPINMUX_GPIO(PF5),\n\tPINMUX_GPIO(PF4),\n\tPINMUX_GPIO(PF3),\n\tPINMUX_GPIO(PF2),\n\tPINMUX_GPIO(PF1),\n\tPINMUX_GPIO(PF0),\n\n\t \n\tPINMUX_GPIO(PG7),\n\tPINMUX_GPIO(PG6),\n\tPINMUX_GPIO(PG5),\n\tPINMUX_GPIO(PG4),\n\tPINMUX_GPIO(PG3),\n\tPINMUX_GPIO(PG2),\n\tPINMUX_GPIO(PG1),\n\tPINMUX_GPIO(PG0),\n\n\t \n\tPINMUX_GPIO(PH7),\n\tPINMUX_GPIO(PH6),\n\tPINMUX_GPIO(PH5),\n\tPINMUX_GPIO(PH4),\n\tPINMUX_GPIO(PH3),\n\tPINMUX_GPIO(PH2),\n\tPINMUX_GPIO(PH1),\n\tPINMUX_GPIO(PH0),\n\n\t \n\tPINMUX_GPIO(PJ7),\n\tPINMUX_GPIO(PJ6),\n\tPINMUX_GPIO(PJ5),\n\tPINMUX_GPIO(PJ4),\n\tPINMUX_GPIO(PJ3),\n\tPINMUX_GPIO(PJ2),\n\tPINMUX_GPIO(PJ1),\n\tPINMUX_GPIO(PJ0),\n\n\t \n\tPINMUX_GPIO(PK7),\n\tPINMUX_GPIO(PK6),\n\tPINMUX_GPIO(PK5),\n\tPINMUX_GPIO(PK4),\n\tPINMUX_GPIO(PK3),\n\tPINMUX_GPIO(PK2),\n\tPINMUX_GPIO(PK1),\n\tPINMUX_GPIO(PK0),\n\n\t \n\tPINMUX_GPIO(PL7),\n\tPINMUX_GPIO(PL6),\n\tPINMUX_GPIO(PL5),\n\tPINMUX_GPIO(PL4),\n\tPINMUX_GPIO(PL3),\n\tPINMUX_GPIO(PL2),\n\tPINMUX_GPIO(PL1),\n\tPINMUX_GPIO(PL0),\n\n\t \n\tPINMUX_GPIO(PM1),\n\tPINMUX_GPIO(PM0),\n\n\t \n\tPINMUX_GPIO(PN7),\n\tPINMUX_GPIO(PN6),\n\tPINMUX_GPIO(PN5),\n\tPINMUX_GPIO(PN4),\n\tPINMUX_GPIO(PN3),\n\tPINMUX_GPIO(PN2),\n\tPINMUX_GPIO(PN1),\n\tPINMUX_GPIO(PN0),\n\n\t \n\tPINMUX_GPIO(PP5),\n\tPINMUX_GPIO(PP4),\n\tPINMUX_GPIO(PP3),\n\tPINMUX_GPIO(PP2),\n\tPINMUX_GPIO(PP1),\n\tPINMUX_GPIO(PP0),\n\n\t \n\tPINMUX_GPIO(PQ4),\n\tPINMUX_GPIO(PQ3),\n\tPINMUX_GPIO(PQ2),\n\tPINMUX_GPIO(PQ1),\n\tPINMUX_GPIO(PQ0),\n\n\t \n\tPINMUX_GPIO(PR3),\n\tPINMUX_GPIO(PR2),\n\tPINMUX_GPIO(PR1),\n\tPINMUX_GPIO(PR0),\n};\n\n#define PINMUX_FN_BASE\tARRAY_SIZE(pinmux_pins)\n\nstatic const struct pinmux_func pinmux_func_gpios[] = {\n\t \n\tGPIO_FN(D63_AD31),\n\tGPIO_FN(D62_AD30),\n\tGPIO_FN(D61_AD29),\n\tGPIO_FN(D60_AD28),\n\tGPIO_FN(D59_AD27),\n\tGPIO_FN(D58_AD26),\n\tGPIO_FN(D57_AD25),\n\tGPIO_FN(D56_AD24),\n\tGPIO_FN(D55_AD23),\n\tGPIO_FN(D54_AD22),\n\tGPIO_FN(D53_AD21),\n\tGPIO_FN(D52_AD20),\n\tGPIO_FN(D51_AD19),\n\tGPIO_FN(D50_AD18),\n\tGPIO_FN(D49_AD17_DB5),\n\tGPIO_FN(D48_AD16_DB4),\n\tGPIO_FN(D47_AD15_DB3),\n\tGPIO_FN(D46_AD14_DB2),\n\tGPIO_FN(D45_AD13_DB1),\n\tGPIO_FN(D44_AD12_DB0),\n\tGPIO_FN(D43_AD11_DG5),\n\tGPIO_FN(D42_AD10_DG4),\n\tGPIO_FN(D41_AD9_DG3),\n\tGPIO_FN(D40_AD8_DG2),\n\tGPIO_FN(D39_AD7_DG1),\n\tGPIO_FN(D38_AD6_DG0),\n\tGPIO_FN(D37_AD5_DR5),\n\tGPIO_FN(D36_AD4_DR4),\n\tGPIO_FN(D35_AD3_DR3),\n\tGPIO_FN(D34_AD2_DR2),\n\tGPIO_FN(D33_AD1_DR1),\n\tGPIO_FN(D32_AD0_DR0),\n\tGPIO_FN(REQ1),\n\tGPIO_FN(REQ2),\n\tGPIO_FN(REQ3),\n\tGPIO_FN(GNT1),\n\tGPIO_FN(GNT2),\n\tGPIO_FN(GNT3),\n\tGPIO_FN(MMCCLK),\n\tGPIO_FN(D31),\n\tGPIO_FN(D30),\n\tGPIO_FN(D29),\n\tGPIO_FN(D28),\n\tGPIO_FN(D27),\n\tGPIO_FN(D26),\n\tGPIO_FN(D25),\n\tGPIO_FN(D24),\n\tGPIO_FN(D23),\n\tGPIO_FN(D22),\n\tGPIO_FN(D21),\n\tGPIO_FN(D20),\n\tGPIO_FN(D19),\n\tGPIO_FN(D18),\n\tGPIO_FN(D17),\n\tGPIO_FN(D16),\n\tGPIO_FN(SCIF1_SCK),\n\tGPIO_FN(SCIF1_RXD),\n\tGPIO_FN(SCIF1_TXD),\n\tGPIO_FN(SCIF0_CTS),\n\tGPIO_FN(INTD),\n\tGPIO_FN(FCE),\n\tGPIO_FN(SCIF0_RTS),\n\tGPIO_FN(HSPI_CS),\n\tGPIO_FN(FSE),\n\tGPIO_FN(SCIF0_SCK),\n\tGPIO_FN(HSPI_CLK),\n\tGPIO_FN(FRE),\n\tGPIO_FN(SCIF0_RXD),\n\tGPIO_FN(HSPI_RX),\n\tGPIO_FN(FRB),\n\tGPIO_FN(SCIF0_TXD),\n\tGPIO_FN(HSPI_TX),\n\tGPIO_FN(FWE),\n\tGPIO_FN(SCIF5_TXD),\n\tGPIO_FN(HAC1_SYNC),\n\tGPIO_FN(SSI1_WS),\n\tGPIO_FN(SIOF_TXD_PJ),\n\tGPIO_FN(HAC0_SDOUT),\n\tGPIO_FN(SSI0_SDATA),\n\tGPIO_FN(SIOF_RXD_PJ),\n\tGPIO_FN(HAC0_SDIN),\n\tGPIO_FN(SSI0_SCK),\n\tGPIO_FN(SIOF_SYNC_PJ),\n\tGPIO_FN(HAC0_SYNC),\n\tGPIO_FN(SSI0_WS),\n\tGPIO_FN(SIOF_MCLK_PJ),\n\tGPIO_FN(HAC_RES),\n\tGPIO_FN(SIOF_SCK_PJ),\n\tGPIO_FN(HAC0_BITCLK),\n\tGPIO_FN(SSI0_CLK),\n\tGPIO_FN(HAC1_BITCLK),\n\tGPIO_FN(SSI1_CLK),\n\tGPIO_FN(TCLK),\n\tGPIO_FN(IOIS16),\n\tGPIO_FN(STATUS0),\n\tGPIO_FN(DRAK0_PK3),\n\tGPIO_FN(STATUS1),\n\tGPIO_FN(DRAK1_PK2),\n\tGPIO_FN(DACK2),\n\tGPIO_FN(SCIF2_TXD),\n\tGPIO_FN(MMCCMD),\n\tGPIO_FN(SIOF_TXD_PK),\n\tGPIO_FN(DACK3),\n\tGPIO_FN(SCIF2_SCK),\n\tGPIO_FN(MMCDAT),\n\tGPIO_FN(SIOF_SCK_PK),\n\tGPIO_FN(DREQ0),\n\tGPIO_FN(DREQ1),\n\tGPIO_FN(DRAK0_PK1),\n\tGPIO_FN(DRAK1_PK0),\n\tGPIO_FN(DREQ2),\n\tGPIO_FN(INTB),\n\tGPIO_FN(DREQ3),\n\tGPIO_FN(INTC),\n\tGPIO_FN(DRAK2),\n\tGPIO_FN(CE2A),\n\tGPIO_FN(IRL4),\n\tGPIO_FN(FD4),\n\tGPIO_FN(IRL5),\n\tGPIO_FN(FD5),\n\tGPIO_FN(IRL6),\n\tGPIO_FN(FD6),\n\tGPIO_FN(IRL7),\n\tGPIO_FN(FD7),\n\tGPIO_FN(DRAK3),\n\tGPIO_FN(CE2B),\n\tGPIO_FN(BREQ_BSACK),\n\tGPIO_FN(BACK_BSREQ),\n\tGPIO_FN(SCIF5_RXD),\n\tGPIO_FN(HAC1_SDIN),\n\tGPIO_FN(SSI1_SCK),\n\tGPIO_FN(SCIF5_SCK),\n\tGPIO_FN(HAC1_SDOUT),\n\tGPIO_FN(SSI1_SDATA),\n\tGPIO_FN(SCIF3_TXD),\n\tGPIO_FN(FCLE),\n\tGPIO_FN(SCIF3_RXD),\n\tGPIO_FN(FALE),\n\tGPIO_FN(SCIF3_SCK),\n\tGPIO_FN(FD0),\n\tGPIO_FN(SCIF4_TXD),\n\tGPIO_FN(FD1),\n\tGPIO_FN(SCIF4_RXD),\n\tGPIO_FN(FD2),\n\tGPIO_FN(SCIF4_SCK),\n\tGPIO_FN(FD3),\n\tGPIO_FN(DEVSEL_DCLKOUT),\n\tGPIO_FN(STOP_CDE),\n\tGPIO_FN(LOCK_ODDF),\n\tGPIO_FN(TRDY_DISPL),\n\tGPIO_FN(IRDY_HSYNC),\n\tGPIO_FN(PCIFRAME_VSYNC),\n\tGPIO_FN(INTA),\n\tGPIO_FN(GNT0_GNTIN),\n\tGPIO_FN(REQ0_REQOUT),\n\tGPIO_FN(PERR),\n\tGPIO_FN(SERR),\n\tGPIO_FN(WE7_CBE3),\n\tGPIO_FN(WE6_CBE2),\n\tGPIO_FN(WE5_CBE1),\n\tGPIO_FN(WE4_CBE0),\n\tGPIO_FN(SCIF2_RXD),\n\tGPIO_FN(SIOF_RXD),\n\tGPIO_FN(MRESETOUT),\n\tGPIO_FN(IRQOUT),\n};\n\nstatic const struct pinmux_cfg_reg pinmux_config_regs[] = {\n\t{ PINMUX_CFG_REG(\"PACR\", 0xffe70000, 16, 2, GROUP(\n\t\tPA7_FN, PA7_OUT, PA7_IN, 0,\n\t\tPA6_FN, PA6_OUT, PA6_IN, 0,\n\t\tPA5_FN, PA5_OUT, PA5_IN, 0,\n\t\tPA4_FN, PA4_OUT, PA4_IN, 0,\n\t\tPA3_FN, PA3_OUT, PA3_IN, 0,\n\t\tPA2_FN, PA2_OUT, PA2_IN, 0,\n\t\tPA1_FN, PA1_OUT, PA1_IN, 0,\n\t\tPA0_FN, PA0_OUT, PA0_IN, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PBCR\", 0xffe70002, 16, 2, GROUP(\n\t\tPB7_FN, PB7_OUT, PB7_IN, 0,\n\t\tPB6_FN, PB6_OUT, PB6_IN, 0,\n\t\tPB5_FN, PB5_OUT, PB5_IN, 0,\n\t\tPB4_FN, PB4_OUT, PB4_IN, 0,\n\t\tPB3_FN, PB3_OUT, PB3_IN, 0,\n\t\tPB2_FN, PB2_OUT, PB2_IN, 0,\n\t\tPB1_FN, PB1_OUT, PB1_IN, 0,\n\t\tPB0_FN, PB0_OUT, PB0_IN, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PCCR\", 0xffe70004, 16, 2, GROUP(\n\t\tPC7_FN, PC7_OUT, PC7_IN, 0,\n\t\tPC6_FN, PC6_OUT, PC6_IN, 0,\n\t\tPC5_FN, PC5_OUT, PC5_IN, 0,\n\t\tPC4_FN, PC4_OUT, PC4_IN, 0,\n\t\tPC3_FN, PC3_OUT, PC3_IN, 0,\n\t\tPC2_FN, PC2_OUT, PC2_IN, 0,\n\t\tPC1_FN, PC1_OUT, PC1_IN, 0,\n\t\tPC0_FN, PC0_OUT, PC0_IN, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PDCR\", 0xffe70006, 16, 2, GROUP(\n\t\tPD7_FN, PD7_OUT, PD7_IN, 0,\n\t\tPD6_FN, PD6_OUT, PD6_IN, 0,\n\t\tPD5_FN, PD5_OUT, PD5_IN, 0,\n\t\tPD4_FN, PD4_OUT, PD4_IN, 0,\n\t\tPD3_FN, PD3_OUT, PD3_IN, 0,\n\t\tPD2_FN, PD2_OUT, PD2_IN, 0,\n\t\tPD1_FN, PD1_OUT, PD1_IN, 0,\n\t\tPD0_FN, PD0_OUT, PD0_IN, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PECR\", 0xffe70008, 16,\n\t\t\t     GROUP(-4, 2, 2, 2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tPE5_FN, PE5_OUT, PE5_IN, 0,\n\t\tPE4_FN, PE4_OUT, PE4_IN, 0,\n\t\tPE3_FN, PE3_OUT, PE3_IN, 0,\n\t\tPE2_FN, PE2_OUT, PE2_IN, 0,\n\t\tPE1_FN, PE1_OUT, PE1_IN, 0,\n\t\tPE0_FN, PE0_OUT, PE0_IN, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PFCR\", 0xffe7000a, 16, 2, GROUP(\n\t\tPF7_FN, PF7_OUT, PF7_IN, 0,\n\t\tPF6_FN, PF6_OUT, PF6_IN, 0,\n\t\tPF5_FN, PF5_OUT, PF5_IN, 0,\n\t\tPF4_FN, PF4_OUT, PF4_IN, 0,\n\t\tPF3_FN, PF3_OUT, PF3_IN, 0,\n\t\tPF2_FN, PF2_OUT, PF2_IN, 0,\n\t\tPF1_FN, PF1_OUT, PF1_IN, 0,\n\t\tPF0_FN, PF0_OUT, PF0_IN, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PGCR\", 0xffe7000c, 16, 2, GROUP(\n\t\tPG7_FN, PG7_OUT, PG7_IN, 0,\n\t\tPG6_FN, PG6_OUT, PG6_IN, 0,\n\t\tPG5_FN, PG5_OUT, PG5_IN, 0,\n\t\tPG4_FN, PG4_OUT, PG4_IN, 0,\n\t\tPG3_FN, PG3_OUT, PG3_IN, 0,\n\t\tPG2_FN, PG2_OUT, PG2_IN, 0,\n\t\tPG1_FN, PG1_OUT, PG1_IN, 0,\n\t\tPG0_FN, PG0_OUT, PG0_IN, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PHCR\", 0xffe7000e, 16, 2, GROUP(\n\t\tPH7_FN, PH7_OUT, PH7_IN, 0,\n\t\tPH6_FN, PH6_OUT, PH6_IN, 0,\n\t\tPH5_FN, PH5_OUT, PH5_IN, 0,\n\t\tPH4_FN, PH4_OUT, PH4_IN, 0,\n\t\tPH3_FN, PH3_OUT, PH3_IN, 0,\n\t\tPH2_FN, PH2_OUT, PH2_IN, 0,\n\t\tPH1_FN, PH1_OUT, PH1_IN, 0,\n\t\tPH0_FN, PH0_OUT, PH0_IN, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PJCR\", 0xffe70010, 16, 2, GROUP(\n\t\tPJ7_FN, PJ7_OUT, PJ7_IN, 0,\n\t\tPJ6_FN, PJ6_OUT, PJ6_IN, 0,\n\t\tPJ5_FN, PJ5_OUT, PJ5_IN, 0,\n\t\tPJ4_FN, PJ4_OUT, PJ4_IN, 0,\n\t\tPJ3_FN, PJ3_OUT, PJ3_IN, 0,\n\t\tPJ2_FN, PJ2_OUT, PJ2_IN, 0,\n\t\tPJ1_FN, PJ1_OUT, PJ1_IN, 0,\n\t\tPJ0_FN, PJ0_OUT, PJ0_IN, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PKCR\", 0xffe70012, 16, 2, GROUP(\n\t\tPK7_FN, PK7_OUT, PK7_IN, 0,\n\t\tPK6_FN, PK6_OUT, PK6_IN, 0,\n\t\tPK5_FN, PK5_OUT, PK5_IN, 0,\n\t\tPK4_FN, PK4_OUT, PK4_IN, 0,\n\t\tPK3_FN, PK3_OUT, PK3_IN, 0,\n\t\tPK2_FN, PK2_OUT, PK2_IN, 0,\n\t\tPK1_FN, PK1_OUT, PK1_IN, 0,\n\t\tPK0_FN, PK0_OUT, PK0_IN, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PLCR\", 0xffe70014, 16, 2, GROUP(\n\t\tPL7_FN, PL7_OUT, PL7_IN, 0,\n\t\tPL6_FN, PL6_OUT, PL6_IN, 0,\n\t\tPL5_FN, PL5_OUT, PL5_IN, 0,\n\t\tPL4_FN, PL4_OUT, PL4_IN, 0,\n\t\tPL3_FN, PL3_OUT, PL3_IN, 0,\n\t\tPL2_FN, PL2_OUT, PL2_IN, 0,\n\t\tPL1_FN, PL1_OUT, PL1_IN, 0,\n\t\tPL0_FN, PL0_OUT, PL0_IN, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PMCR\", 0xffe70016, 16,\n\t\t\t     GROUP(-12, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tPM1_FN, PM1_OUT, PM1_IN, 0,\n\t\tPM0_FN, PM0_OUT, PM0_IN, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"PNCR\", 0xffe70018, 16, 2, GROUP(\n\t\tPN7_FN, PN7_OUT, PN7_IN, 0,\n\t\tPN6_FN, PN6_OUT, PN6_IN, 0,\n\t\tPN5_FN, PN5_OUT, PN5_IN, 0,\n\t\tPN4_FN, PN4_OUT, PN4_IN, 0,\n\t\tPN3_FN, PN3_OUT, PN3_IN, 0,\n\t\tPN2_FN, PN2_OUT, PN2_IN, 0,\n\t\tPN1_FN, PN1_OUT, PN1_IN, 0,\n\t\tPN0_FN, PN0_OUT, PN0_IN, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PPCR\", 0xffe7001a, 16,\n\t\t\t     GROUP(-4, 2, 2, 2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tPP5_FN, PP5_OUT, PP5_IN, 0,\n\t\tPP4_FN, PP4_OUT, PP4_IN, 0,\n\t\tPP3_FN, PP3_OUT, PP3_IN, 0,\n\t\tPP2_FN, PP2_OUT, PP2_IN, 0,\n\t\tPP1_FN, PP1_OUT, PP1_IN, 0,\n\t\tPP0_FN, PP0_OUT, PP0_IN, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PQCR\", 0xffe7001c, 16,\n\t\t\t     GROUP(-6, 2, 2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tPQ4_FN, PQ4_OUT, PQ4_IN, 0,\n\t\tPQ3_FN, PQ3_OUT, PQ3_IN, 0,\n\t\tPQ2_FN, PQ2_OUT, PQ2_IN, 0,\n\t\tPQ1_FN, PQ1_OUT, PQ1_IN, 0,\n\t\tPQ0_FN, PQ0_OUT, PQ0_IN, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"PRCR\", 0xffe7001e, 16,\n\t\t\t     GROUP(-8, 2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tPR3_FN, PR3_OUT, PR3_IN, 0,\n\t\tPR2_FN, PR2_OUT, PR2_IN, 0,\n\t\tPR1_FN, PR1_OUT, PR1_IN, 0,\n\t\tPR0_FN, PR0_OUT, PR0_IN, 0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"P1MSELR\", 0xffe70080, 16, 1, GROUP(\n\t\tP1MSEL15_0, P1MSEL15_1,\n\t\tP1MSEL14_0, P1MSEL14_1,\n\t\tP1MSEL13_0, P1MSEL13_1,\n\t\tP1MSEL12_0, P1MSEL12_1,\n\t\tP1MSEL11_0, P1MSEL11_1,\n\t\tP1MSEL10_0, P1MSEL10_1,\n\t\tP1MSEL9_0, P1MSEL9_1,\n\t\tP1MSEL8_0, P1MSEL8_1,\n\t\tP1MSEL7_0, P1MSEL7_1,\n\t\tP1MSEL6_0, P1MSEL6_1,\n\t\tP1MSEL5_0, 0,\n\t\tP1MSEL4_0, P1MSEL4_1,\n\t\tP1MSEL3_0, P1MSEL3_1,\n\t\tP1MSEL2_0, P1MSEL2_1,\n\t\tP1MSEL1_0, P1MSEL1_1,\n\t\tP1MSEL0_0, P1MSEL0_1 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"P2MSELR\", 0xffe70082, 16,\n\t\t\t     GROUP(-13, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tP2MSEL2_0, P2MSEL2_1,\n\t\tP2MSEL1_0, P2MSEL1_1,\n\t\tP2MSEL0_0, P2MSEL0_1 ))\n\t},\n\t{   }\n};\n\nstatic const struct pinmux_data_reg pinmux_data_regs[] = {\n\t{ PINMUX_DATA_REG(\"PADR\", 0xffe70020, 8, GROUP(\n\t\tPA7_DATA, PA6_DATA, PA5_DATA, PA4_DATA,\n\t\tPA3_DATA, PA2_DATA, PA1_DATA, PA0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PBDR\", 0xffe70022, 8, GROUP(\n\t\tPB7_DATA, PB6_DATA, PB5_DATA, PB4_DATA,\n\t\tPB3_DATA, PB2_DATA, PB1_DATA, PB0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PCDR\", 0xffe70024, 8, GROUP(\n\t\tPC7_DATA, PC6_DATA, PC5_DATA, PC4_DATA,\n\t\tPC3_DATA, PC2_DATA, PC1_DATA, PC0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PDDR\", 0xffe70026, 8, GROUP(\n\t\tPD7_DATA, PD6_DATA, PD5_DATA, PD4_DATA,\n\t\tPD3_DATA, PD2_DATA, PD1_DATA, PD0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PEDR\", 0xffe70028, 8, GROUP(\n\t\t0, 0, PE5_DATA, PE4_DATA,\n\t\tPE3_DATA, PE2_DATA, PE1_DATA, PE0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PFDR\", 0xffe7002a, 8, GROUP(\n\t\tPF7_DATA, PF6_DATA, PF5_DATA, PF4_DATA,\n\t\tPF3_DATA, PF2_DATA, PF1_DATA, PF0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PGDR\", 0xffe7002c, 8, GROUP(\n\t\tPG7_DATA, PG6_DATA, PG5_DATA, PG4_DATA,\n\t\tPG3_DATA, PG2_DATA, PG1_DATA, PG0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PHDR\", 0xffe7002e, 8, GROUP(\n\t\tPH7_DATA, PH6_DATA, PH5_DATA, PH4_DATA,\n\t\tPH3_DATA, PH2_DATA, PH1_DATA, PH0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PJDR\", 0xffe70030, 8, GROUP(\n\t\tPJ7_DATA, PJ6_DATA, PJ5_DATA, PJ4_DATA,\n\t\tPJ3_DATA, PJ2_DATA, PJ1_DATA, PJ0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PKDR\", 0xffe70032, 8, GROUP(\n\t\tPK7_DATA, PK6_DATA, PK5_DATA, PK4_DATA,\n\t\tPK3_DATA, PK2_DATA, PK1_DATA, PK0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PLDR\", 0xffe70034, 8, GROUP(\n\t\tPL7_DATA, PL6_DATA, PL5_DATA, PL4_DATA,\n\t\tPL3_DATA, PL2_DATA, PL1_DATA, PL0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PMDR\", 0xffe70036, 8, GROUP(\n\t\t0, 0, 0, 0,\n\t\t0, 0, PM1_DATA, PM0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PNDR\", 0xffe70038, 8, GROUP(\n\t\tPN7_DATA, PN6_DATA, PN5_DATA, PN4_DATA,\n\t\tPN3_DATA, PN2_DATA, PN1_DATA, PN0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PPDR\", 0xffe7003a, 8, GROUP(\n\t\t0, 0, PP5_DATA, PP4_DATA,\n\t\tPP3_DATA, PP2_DATA, PP1_DATA, PP0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PQDR\", 0xffe7003c, 8, GROUP(\n\t\t0, 0, 0, PQ4_DATA,\n\t\tPQ3_DATA, PQ2_DATA, PQ1_DATA, PQ0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PRDR\", 0xffe7003e, 8, GROUP(\n\t\t0, 0, 0, 0,\n\t\tPR3_DATA, PR2_DATA, PR1_DATA, PR0_DATA ))\n\t},\n\t{   }\n};\n\nconst struct sh_pfc_soc_info sh7785_pinmux_info = {\n\t.name = \"sh7785_pfc\",\n\t.input = { PINMUX_INPUT_BEGIN, PINMUX_INPUT_END },\n\t.output = { PINMUX_OUTPUT_BEGIN, PINMUX_OUTPUT_END },\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\t.func_gpios = pinmux_func_gpios,\n\t.nr_func_gpios = ARRAY_SIZE(pinmux_func_gpios),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.data_regs = pinmux_data_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}