Analysis & Synthesis report for MultiFKlok
Sat Apr 11 22:16:52 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |MultiFKlok|timer_func:Inst_Timerfunctie_top|selCtr:Inst_selCtr|next_state
  9. State Machine - |MultiFKlok|timer_func:Inst_Timerfunctie_top|selCtr:Inst_selCtr|present_state
 10. State Machine - |MultiFKlok|alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|next_state
 11. State Machine - |MultiFKlok|alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|present_state
 12. State Machine - |MultiFKlok|date_func:Inst_Datumfunctie_top|selCtr:Inst_selCtr|next_state
 13. State Machine - |MultiFKlok|date_func:Inst_Datumfunctie_top|selCtr:Inst_selCtr|present_state
 14. State Machine - |MultiFKlok|time_func:Inst_tijdsfunctie|besturing:Inst_besturing|next_state
 15. State Machine - |MultiFKlok|time_func:Inst_tijdsfunctie|besturing:Inst_besturing|present_state
 16. State Machine - |MultiFKlok|state_control:Inst_State_Bediening|next_state
 17. State Machine - |MultiFKlok|state_control:Inst_State_Bediening|present_state
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Parameter Settings for User Entity Instance: clock_divider:Inst_klokdeler|nnCounterV2:Inst_clk100Hz
 24. Parameter Settings for User Entity Instance: clock_divider:Inst_klokdeler|nnCounterV2:Inst_clk4Hz
 25. Parameter Settings for User Entity Instance: clock_divider:Inst_klokdeler|nnCounterV2:Inst_clk1Hz
 26. Parameter Settings for User Entity Instance: time_func:Inst_tijdsfunctie|SEC:Inst_SEC|nnCounter:Inst_nnCounter
 27. Parameter Settings for User Entity Instance: time_func:Inst_tijdsfunctie|MIN:Inst_MIN|nnCounter:Inst_nnCounter
 28. Parameter Settings for User Entity Instance: time_func:Inst_tijdsfunctie|UREN:Inst_UREN|nnCounter:Inst_nnCounter
 29. Parameter Settings for User Entity Instance: date_func:Inst_Datumfunctie_top|Dagen:Inst_Dagen|X28_31Counter:Inst_X28_31Counter
 30. Parameter Settings for User Entity Instance: date_func:Inst_Datumfunctie_top|Maanden:Inst_Maanden|X12Counter:Inst_X12Counter
 31. Parameter Settings for User Entity Instance: date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X99Counter:Inst_X99Counter
 32. Parameter Settings for User Entity Instance: alarm_clock_func:Inst_Wekkerfunctie_top|MIN:Inst_MIN|nnCounter:Inst_nnCounter
 33. Parameter Settings for User Entity Instance: alarm_clock_func:Inst_Wekkerfunctie_top|UREN:Inst_UREN|nnCounter:Inst_nnCounter
 34. Parameter Settings for User Entity Instance: chronometer:Inst_chronometer|HONDERDSTEN:Inst_HONDERDSTEN|nnCounter:Inst_eenheden
 35. Parameter Settings for User Entity Instance: chronometer:Inst_chronometer|SEC:Inst_SEC|nnCounter:Inst_nnCounter
 36. Parameter Settings for User Entity Instance: chronometer:Inst_chronometer|MIN:Inst_MIN|nnCounter:Inst_nnCounter
 37. Port Connectivity Checks: "VGA:Inst_vga_initials_top|vga_640x480:Inst_vga_640x480"
 38. Port Connectivity Checks: "chronometer:Inst_chronometer|MIN:Inst_MIN"
 39. Port Connectivity Checks: "chronometer:Inst_chronometer|SEC:Inst_SEC"
 40. Port Connectivity Checks: "chronometer:Inst_chronometer|HONDERDSTEN:Inst_HONDERDSTEN"
 41. Port Connectivity Checks: "timer_func:Inst_Timerfunctie_top"
 42. Port Connectivity Checks: "alarm_clock_func:Inst_Wekkerfunctie_top|UREN:Inst_UREN"
 43. Port Connectivity Checks: "alarm_clock_func:Inst_Wekkerfunctie_top|MIN:Inst_MIN"
 44. Port Connectivity Checks: "alarm_clock_func:Inst_Wekkerfunctie_top"
 45. Port Connectivity Checks: "time_func:Inst_tijdsfunctie|UREN:Inst_UREN"
 46. Port Connectivity Checks: "time_func:Inst_tijdsfunctie|MIN:Inst_MIN"
 47. Port Connectivity Checks: "clock_divider:Inst_klokdeler|nnCounterV2:Inst_clk1Hz"
 48. Port Connectivity Checks: "clock_divider:Inst_klokdeler|nnCounterV2:Inst_clk4Hz"
 49. Port Connectivity Checks: "clock_divider:Inst_klokdeler|nnCounterV2:Inst_clk100Hz"
 50. Post-Synthesis Netlist Statistics for Top Partition
 51. Elapsed Time Per Partition
 52. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Apr 11 22:16:51 2020       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; MultiFKlok                                  ;
; Top-level Entity Name           ; MultiFKlok                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 230                                         ;
; Total pins                      ; 16                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; MultiFKlok         ; MultiFKlok         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                 ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                          ; Library ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------+---------+
; X28_31Counter.vhd                ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/X28_31Counter.vhd          ;         ;
; Wekkerfunctie_top.vhd            ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/Wekkerfunctie_top.vhd      ;         ;
; WeergaveModule.VHD               ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/WeergaveModule.VHD         ;         ;
; vga_synccounter.vhd              ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/vga_synccounter.vhd        ;         ;
; vga_prom.vhd                     ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/vga_prom.vhd               ;         ;
; vga_initials_top.vhd             ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/vga_initials_top.vhd       ;         ;
; vga_contentplacement.vhd         ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd   ;         ;
; UREN.vhd                         ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/UREN.vhd                   ;         ;
; Timerfunctie_top.vhd             ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/Timerfunctie_top.vhd       ;         ;
; tijdsfunctie_besturing.vhd       ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/tijdsfunctie_besturing.vhd ;         ;
; tijdsfunctie.vhd                 ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/tijdsfunctie.vhd           ;         ;
; State_Bediening.vhd              ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/State_Bediening.vhd        ;         ;
; selCtr.vhd                       ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/selCtr.vhd                 ;         ;
; Sel_Uit_VGA.vhd                  ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/Sel_Uit_VGA.vhd            ;         ;
; sel_intern.vhd                   ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/sel_intern.vhd             ;         ;
; SEC.vhd                          ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/SEC.vhd                    ;         ;
; nnCounterV2.vhd                  ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/nnCounterV2.vhd            ;         ;
; nnCounter.vhd                    ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/nnCounter.vhd              ;         ;
; MultiFKlok.vhd                   ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd             ;         ;
; MIN.vhd                          ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/MIN.vhd                    ;         ;
; Maanden.vhd                      ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/Maanden.vhd                ;         ;
; klokdeler.vhd                    ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/klokdeler.vhd              ;         ;
; Keuze_Uitgang_VGA.vhd            ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/Keuze_Uitgang_VGA.vhd      ;         ;
; Jaren.vhd                        ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/Jaren.vhd                  ;         ;
; honderdsten.vhd                  ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/honderdsten.vhd            ;         ;
; Datumfunctie_top.vhd             ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/Datumfunctie_top.vhd       ;         ;
; Dagen.vhd                        ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/Dagen.vhd                  ;         ;
; Countdown.vhd                    ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/Countdown.vhd              ;         ;
; Convert_Alarm.vhd                ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/Convert_Alarm.vhd          ;         ;
; Comporator.vhd                   ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/Comporator.vhd             ;         ;
; clk25MHz.vhd                     ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/clk25MHz.vhd               ;         ;
; chronometer_freeze.vhd           ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/chronometer_freeze.vhd     ;         ;
; chronometer_besturing.vhd        ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/chronometer_besturing.vhd  ;         ;
; chronometer.vhd                  ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/chronometer.vhd            ;         ;
; BesturingWekF.vhd                ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/BesturingWekF.vhd          ;         ;
; BesturingTiF.vhd                 ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/BesturingTiF.vhd           ;         ;
; BesturingDatF.vhd                ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/BesturingDatF.vhd          ;         ;
; Auto_Alarm.vhd                   ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/Auto_Alarm.vhd             ;         ;
; Alarm.vhd                        ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/Alarm.vhd                  ;         ;
; 99Counter.vhd                    ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/99Counter.vhd              ;         ;
; 12Counter.vhd                    ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/12Counter.vhd              ;         ;
; 4Counter.vhd                     ; yes             ; User VHDL File  ; D:/intelFPGA_lite/program/Multi_func_clock/4Counter.vhd               ;         ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                 ;
+---------------------------------------------+---------------------------------------------------------------+
; Resource                                    ; Usage                                                         ;
+---------------------------------------------+---------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 258                                                           ;
;                                             ;                                                               ;
; Combinational ALUT usage for logic          ; 378                                                           ;
;     -- 7 input functions                    ; 16                                                            ;
;     -- 6 input functions                    ; 114                                                           ;
;     -- 5 input functions                    ; 46                                                            ;
;     -- 4 input functions                    ; 44                                                            ;
;     -- <=3 input functions                  ; 158                                                           ;
;                                             ;                                                               ;
; Dedicated logic registers                   ; 230                                                           ;
;                                             ;                                                               ;
; I/O pins                                    ; 16                                                            ;
;                                             ;                                                               ;
; Total DSP Blocks                            ; 0                                                             ;
;                                             ;                                                               ;
; Maximum fan-out node                        ; clock_divider:Inst_klokdeler|clk25MHz:Inst_clk25MHz|EnOut_int ;
; Maximum fan-out                             ; 164                                                           ;
; Total fan-out                               ; 2259                                                          ;
; Average fan-out                             ; 3.53                                                          ;
+---------------------------------------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                    ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                     ; Entity Name       ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------+-------------------+--------------+
; |MultiFKlok                                      ; 378 (0)             ; 230 (0)                   ; 0                 ; 0          ; 16   ; 0            ; |MultiFKlok                                                                             ; MultiFKlok        ; work         ;
;    |VGA:Inst_vga_initials_top|                   ; 225 (0)             ; 84 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |MultiFKlok|VGA:Inst_vga_initials_top                                                   ; VGA               ; work         ;
;       |prom_DMH:Inst_prom_DMH|                   ; 108 (108)           ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |MultiFKlok|VGA:Inst_vga_initials_top|prom_DMH:Inst_prom_DMH                            ; prom_DMH          ; work         ;
;       |vga_640x480:Inst_vga_640x480|             ; 30 (30)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |MultiFKlok|VGA:Inst_vga_initials_top|vga_640x480:Inst_vga_640x480                      ; vga_640x480       ; work         ;
;       |vga_initials:Inst_vga_initials|           ; 87 (87)             ; 54 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |MultiFKlok|VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials                    ; vga_initials      ; work         ;
;    |clock_divider:Inst_klokdeler|                ; 120 (0)             ; 101 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MultiFKlok|clock_divider:Inst_klokdeler                                                ; clock_divider     ; work         ;
;       |clk25MHz:Inst_clk25MHz|                   ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MultiFKlok|clock_divider:Inst_klokdeler|clk25MHz:Inst_clk25MHz                         ; clk25MHz          ; work         ;
;       |nnCounterV2:Inst_clk100Hz|                ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |MultiFKlok|clock_divider:Inst_klokdeler|nnCounterV2:Inst_clk100Hz                      ; nnCounterV2       ; work         ;
;       |nnCounterV2:Inst_clk1Hz|                  ; 39 (39)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |MultiFKlok|clock_divider:Inst_klokdeler|nnCounterV2:Inst_clk1Hz                        ; nnCounterV2       ; work         ;
;       |nnCounterV2:Inst_clk4Hz|                  ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |MultiFKlok|clock_divider:Inst_klokdeler|nnCounterV2:Inst_clk4Hz                        ; nnCounterV2       ; work         ;
;    |display_module:Inst_WeergaveModule|          ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |MultiFKlok|display_module:Inst_WeergaveModule                                          ; display_module    ; work         ;
;       |Keuze_Uitgang_VGA:Inst_Keuze_Uitgang_VGA| ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |MultiFKlok|display_module:Inst_WeergaveModule|Keuze_Uitgang_VGA:Inst_Keuze_Uitgang_VGA ; Keuze_Uitgang_VGA ; work         ;
;    |time_func:Inst_tijdsfunctie|                 ; 33 (0)              ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |MultiFKlok|time_func:Inst_tijdsfunctie                                                 ; time_func         ; work         ;
;       |MIN:Inst_MIN|                             ; 11 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MultiFKlok|time_func:Inst_tijdsfunctie|MIN:Inst_MIN                                    ; MIN               ; work         ;
;          |nnCounter:Inst_nnCounter|              ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |MultiFKlok|time_func:Inst_tijdsfunctie|MIN:Inst_MIN|nnCounter:Inst_nnCounter           ; nnCounter         ; work         ;
;       |SEC:Inst_SEC|                             ; 11 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MultiFKlok|time_func:Inst_tijdsfunctie|SEC:Inst_SEC                                    ; SEC               ; work         ;
;          |nnCounter:Inst_nnCounter|              ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |MultiFKlok|time_func:Inst_tijdsfunctie|SEC:Inst_SEC|nnCounter:Inst_nnCounter           ; nnCounter         ; work         ;
;       |UREN:Inst_UREN|                           ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MultiFKlok|time_func:Inst_tijdsfunctie|UREN:Inst_UREN                                  ; UREN              ; work         ;
;          |nnCounter:Inst_nnCounter|              ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |MultiFKlok|time_func:Inst_tijdsfunctie|UREN:Inst_UREN|nnCounter:Inst_nnCounter         ; nnCounter         ; work         ;
;       |besturing:Inst_besturing|                 ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MultiFKlok|time_func:Inst_tijdsfunctie|besturing:Inst_besturing                        ; besturing         ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |MultiFKlok|timer_func:Inst_Timerfunctie_top|selCtr:Inst_selCtr|next_state        ;
+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; next_state.state3 ; next_state.state2 ; next_state.state1 ; next_state.state0 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+
; next_state.state0 ; 0                 ; 0                 ; 0                 ; 0                 ;
; next_state.state1 ; 0                 ; 0                 ; 1                 ; 1                 ;
; next_state.state2 ; 0                 ; 1                 ; 0                 ; 1                 ;
; next_state.state3 ; 1                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |MultiFKlok|timer_func:Inst_Timerfunctie_top|selCtr:Inst_selCtr|present_state                    ;
+----------------------+----------------------+----------------------+----------------------+----------------------+
; Name                 ; present_state.state3 ; present_state.state2 ; present_state.state1 ; present_state.state0 ;
+----------------------+----------------------+----------------------+----------------------+----------------------+
; present_state.state0 ; 0                    ; 0                    ; 0                    ; 0                    ;
; present_state.state1 ; 0                    ; 0                    ; 1                    ; 1                    ;
; present_state.state2 ; 0                    ; 1                    ; 0                    ; 1                    ;
; present_state.state3 ; 1                    ; 0                    ; 0                    ; 1                    ;
+----------------------+----------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |MultiFKlok|alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|next_state ;
+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; next_state.state3 ; next_state.state2 ; next_state.state1 ; next_state.state0 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+
; next_state.state0 ; 0                 ; 0                 ; 0                 ; 0                 ;
; next_state.state1 ; 0                 ; 0                 ; 1                 ; 1                 ;
; next_state.state2 ; 0                 ; 1                 ; 0                 ; 1                 ;
; next_state.state3 ; 1                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |MultiFKlok|alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|present_state             ;
+----------------------+----------------------+----------------------+----------------------+----------------------+
; Name                 ; present_state.state3 ; present_state.state2 ; present_state.state1 ; present_state.state0 ;
+----------------------+----------------------+----------------------+----------------------+----------------------+
; present_state.state0 ; 0                    ; 0                    ; 0                    ; 0                    ;
; present_state.state1 ; 0                    ; 0                    ; 1                    ; 1                    ;
; present_state.state2 ; 0                    ; 1                    ; 0                    ; 1                    ;
; present_state.state3 ; 1                    ; 0                    ; 0                    ; 1                    ;
+----------------------+----------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |MultiFKlok|date_func:Inst_Datumfunctie_top|selCtr:Inst_selCtr|next_state         ;
+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; next_state.state3 ; next_state.state2 ; next_state.state1 ; next_state.state0 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+
; next_state.state0 ; 0                 ; 0                 ; 0                 ; 0                 ;
; next_state.state1 ; 0                 ; 0                 ; 1                 ; 1                 ;
; next_state.state2 ; 0                 ; 1                 ; 0                 ; 1                 ;
; next_state.state3 ; 1                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |MultiFKlok|date_func:Inst_Datumfunctie_top|selCtr:Inst_selCtr|present_state                     ;
+----------------------+----------------------+----------------------+----------------------+----------------------+
; Name                 ; present_state.state3 ; present_state.state2 ; present_state.state1 ; present_state.state0 ;
+----------------------+----------------------+----------------------+----------------------+----------------------+
; present_state.state0 ; 0                    ; 0                    ; 0                    ; 0                    ;
; present_state.state1 ; 0                    ; 0                    ; 1                    ; 1                    ;
; present_state.state2 ; 0                    ; 1                    ; 0                    ; 1                    ;
; present_state.state3 ; 1                    ; 0                    ; 0                    ; 1                    ;
+----------------------+----------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |MultiFKlok|time_func:Inst_tijdsfunctie|besturing:Inst_besturing|next_state       ;
+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; next_state.state3 ; next_state.state2 ; next_state.state1 ; next_state.state0 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+
; next_state.state0 ; 0                 ; 0                 ; 0                 ; 0                 ;
; next_state.state1 ; 0                 ; 0                 ; 1                 ; 1                 ;
; next_state.state2 ; 0                 ; 1                 ; 0                 ; 1                 ;
; next_state.state3 ; 1                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |MultiFKlok|time_func:Inst_tijdsfunctie|besturing:Inst_besturing|present_state                   ;
+----------------------+----------------------+----------------------+----------------------+----------------------+
; Name                 ; present_state.state3 ; present_state.state2 ; present_state.state1 ; present_state.state0 ;
+----------------------+----------------------+----------------------+----------------------+----------------------+
; present_state.state0 ; 0                    ; 0                    ; 0                    ; 0                    ;
; present_state.state1 ; 0                    ; 0                    ; 1                    ; 1                    ;
; present_state.state2 ; 0                    ; 1                    ; 0                    ; 1                    ;
; present_state.state3 ; 1                    ; 0                    ; 0                    ; 1                    ;
+----------------------+----------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |MultiFKlok|state_control:Inst_State_Bediening|next_state                                             ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; next_state.state4 ; next_state.state3 ; next_state.state2 ; next_state.state1 ; next_state.state0 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; next_state.state0 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; next_state.state1 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; next_state.state2 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; next_state.state3 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; next_state.state4 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MultiFKlok|state_control:Inst_State_Bediening|present_state                                                            ;
+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+
; Name                 ; present_state.state4 ; present_state.state3 ; present_state.state2 ; present_state.state1 ; present_state.state0 ;
+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+
; present_state.state0 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ;
; present_state.state1 ; 0                    ; 0                    ; 0                    ; 1                    ; 1                    ;
; present_state.state2 ; 0                    ; 0                    ; 1                    ; 0                    ; 1                    ;
; present_state.state3 ; 0                    ; 1                    ; 0                    ; 0                    ; 1                    ;
; present_state.state4 ; 1                    ; 0                    ; 0                    ; 0                    ; 1                    ;
+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                         ;
+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Register name                                                                            ; Reason for Removal                                                                              ;
+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|hc_int[10..31]                  ; Stuck at GND due to stuck port data_in                                                          ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|vc_int[10..31]                  ; Stuck at GND due to stuck port data_in                                                          ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des1[5..30]                     ; Stuck at GND due to stuck port data_in                                                          ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des2[5..30]                     ; Stuck at GND due to stuck port data_in                                                          ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des3[5..30]                     ; Stuck at GND due to stuck port data_in                                                          ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des4[5..30]                     ; Stuck at GND due to stuck port data_in                                                          ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des5[5..30]                     ; Stuck at GND due to stuck port data_in                                                          ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des6[5..30]                     ; Stuck at GND due to stuck port data_in                                                          ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des7[2,5..30]                   ; Stuck at GND due to stuck port data_in                                                          ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des7[0]                         ; Stuck at VCC due to stuck port data_in                                                          ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des8[2,5..30]                   ; Stuck at GND due to stuck port data_in                                                          ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des8[0]                         ; Stuck at VCC due to stuck port data_in                                                          ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|splittoken[5..30]               ; Stuck at GND due to stuck port data_in                                                          ;
; chronometer:Inst_chronometer|c_freeze:Inst_freeze|ftM_int[3]                             ; Stuck at GND due to stuck port data_in                                                          ;
; chronometer:Inst_chronometer|c_freeze:Inst_freeze|ftS_int[3]                             ; Stuck at GND due to stuck port data_in                                                          ;
; timer_func:Inst_Timerfunctie_top|Alarm:Inst_Alarm|previous                               ; Stuck at GND due to stuck port clock_enable                                                     ;
; timer_func:Inst_Timerfunctie_top|Alarm:Inst_Alarm|al                                     ; Stuck at GND due to stuck port data_in                                                          ;
; timer_func:Inst_Timerfunctie_top|Convert_Alarm:Inst_Convert_Alarm|previous               ; Stuck at GND due to stuck port clock_enable                                                     ;
; timer_func:Inst_Timerfunctie_top|Convert_Alarm:Inst_Convert_Alarm|start_int              ; Stuck at GND due to stuck port data_in                                                          ;
; timer_func:Inst_Timerfunctie_top|BesturingTiF:Inst_BesturingTiF|Ti_clr_int               ; Stuck at GND due to stuck port data_in                                                          ;
; alarm_clock_func:Inst_Wekkerfunctie_top|Comporator:Inst_Comporator|OFFA_int              ; Lost fanout                                                                                     ;
; alarm_clock_func:Inst_Wekkerfunctie_top|Alarm:Inst_Alarm|previous                        ; Stuck at GND due to stuck port clock_enable                                                     ;
; alarm_clock_func:Inst_Wekkerfunctie_top|Comporator:Inst_Comporator|gelijk_int            ; Lost fanout                                                                                     ;
; alarm_clock_func:Inst_Wekkerfunctie_top|Alarm:Inst_Alarm|al                              ; Stuck at GND due to stuck port data_in                                                          ;
; alarm_clock_func:Inst_Wekkerfunctie_top|BesturingWekF:Inst_BesturingWekF|w_clr_int       ; Stuck at GND due to stuck port data_in                                                          ;
; timer_func:Inst_Timerfunctie_top|Auto_Alarm:Inst_Auto_Alarm|stop_int                     ; Lost fanout                                                                                     ;
; timer_func:Inst_Timerfunctie_top|Auto_Alarm:Inst_Auto_Alarm|cnt[0..9]                    ; Lost fanout                                                                                     ;
; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|al_int                         ; Lost fanout                                                                                     ;
; alarm_clock_func:Inst_Wekkerfunctie_top|Comporator:Inst_Comporator|eU_int[0..3]          ; Lost fanout                                                                                     ;
; alarm_clock_func:Inst_Wekkerfunctie_top|Comporator:Inst_Comporator|tU_int[0..3]          ; Lost fanout                                                                                     ;
; alarm_clock_func:Inst_Wekkerfunctie_top|Comporator:Inst_Comporator|tM_int[0..3]          ; Lost fanout                                                                                     ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|splittoken[0]                   ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|splittoken[31]             ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|splittoken[31]                  ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des8[31]                   ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des8[31]                        ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des7[31]                   ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des7[31]                        ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des6[31]                   ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des6[31]                        ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des5[31]                   ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des5[31]                        ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des4[31]                   ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des4[31]                        ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des3[31]                   ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des3[31]                        ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des2[31]                   ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des2[31]                        ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des1[31]                   ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|splittoken[3]                   ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|splittoken[4]              ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|splittoken[4]                   ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des8[1]                    ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des8[1]                         ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des8[3]                    ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des8[3]                         ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des8[4]                    ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des8[4]                         ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des7[1]                    ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des7[1]                         ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des7[3]                    ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des7[3]                         ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des7[4]                    ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des7[4]                         ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des6[4]                    ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des6[4]                         ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des3[4]                    ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des2[1,3]                       ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des1[3]                    ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des4[4]                         ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des1[3]                    ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des2[4]                         ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des1[1]                    ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des6[2]                         ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des2[2]                    ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des6[3]                         ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des4[3]                    ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des6[1]                         ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des5[1]                    ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|char[5..29]                     ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|char[30]                   ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|G                               ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|R                          ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|B                               ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|R                          ;
; display_module:Inst_WeergaveModule|Keuze_Uitgang_VGA:Inst_Keuze_Uitgang_VGA|V_t2[3]      ; Merged with display_module:Inst_WeergaveModule|Keuze_Uitgang_VGA:Inst_Keuze_Uitgang_VGA|V_t1[3] ;
; display_module:Inst_WeergaveModule|Keuze_Uitgang_VGA:Inst_Keuze_Uitgang_VGA|V_t1[3]      ; Stuck at GND due to stuck port data_in                                                          ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|char[30]                        ; Stuck at GND due to stuck port data_in                                                          ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des3[0]                         ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des2[2]                    ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des5[0]                         ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des5[2]                    ;
; chronometer:Inst_chronometer|c_besturing:Inst_besturing|en_int                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|HONDERDSTEN:Inst_HONDERDSTEN|nnCounter:Inst_eenheden|carry  ; Lost fanout                                                                                     ;
; chronometer:Inst_chronometer|SEC:Inst_SEC|nnCounter:Inst_nnCounter|carry                 ; Lost fanout                                                                                     ;
; timer_func:Inst_Timerfunctie_top|BesturingTiF:Inst_BesturingTiF|start_stop_int           ; Stuck at GND due to stuck port clock_enable                                                     ;
; timer_func:Inst_Timerfunctie_top|BesturingTiF:Inst_BesturingTiF|SEn_int                  ; Stuck at GND due to stuck port data_in                                                          ;
; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|clr_int                        ; Stuck at GND due to stuck port data_in                                                          ;
; timer_func:Inst_Timerfunctie_top|BesturingTiF:Inst_BesturingTiF|previous_ss              ; Stuck at GND due to stuck port data_in                                                          ;
; timer_func:Inst_Timerfunctie_top|selCtr:Inst_selCtr|previous_sel                         ; Lost fanout                                                                                     ;
; alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|previous_sel                  ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|selCtr:Inst_selCtr|previous_sel                          ; Lost fanout                                                                                     ;
; alarm_clock_func:Inst_Wekkerfunctie_top|BesturingWekF:Inst_BesturingWekF|w_act_int       ; Stuck at GND due to stuck port clock_enable                                                     ;
; alarm_clock_func:Inst_Wekkerfunctie_top|BesturingWekF:Inst_BesturingWekF|previous        ; Lost fanout                                                                                     ;
; chronometer:Inst_chronometer|c_besturing:Inst_besturing|fze_int                          ; Stuck at GND due to stuck port data_in                                                          ;
; chronometer:Inst_chronometer|c_besturing:Inst_besturing|clr_int                          ; Stuck at GND due to stuck port data_in                                                          ;
; timer_func:Inst_Timerfunctie_top|BesturingTiF:Inst_BesturingTiF|Ti_sEn_int               ; Stuck at GND due to stuck port data_in                                                          ;
; time_func:Inst_tijdsfunctie|besturing:Inst_besturing|t_down_int                          ; Stuck at GND due to stuck port data_in                                                          ;
; date_func:Inst_Datumfunctie_top|BesturingDatF:Inst_BesturingDatF|d_down_int              ; Stuck at GND due to stuck port data_in                                                          ;
; alarm_clock_func:Inst_Wekkerfunctie_top|BesturingWekF:Inst_BesturingWekF|w_down_int      ; Stuck at GND due to stuck port data_in                                                          ;
; alarm_clock_func:Inst_Wekkerfunctie_top|BesturingWekF:Inst_BesturingWekF|w_MinEn_int     ; Stuck at GND due to stuck port data_in                                                          ;
; timer_func:Inst_Timerfunctie_top|BesturingTiF:Inst_BesturingTiF|Ti_mEn_int               ; Stuck at GND due to stuck port data_in                                                          ;
; alarm_clock_func:Inst_Wekkerfunctie_top|BesturingWekF:Inst_BesturingWekF|w_UurEn_int     ; Stuck at GND due to stuck port data_in                                                          ;
; timer_func:Inst_Timerfunctie_top|BesturingTiF:Inst_BesturingTiF|Ti_uEn_int               ; Stuck at GND due to stuck port data_in                                                          ;
; chronometer:Inst_chronometer|c_freeze:Inst_freeze|feH_int[3]                             ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|c_freeze:Inst_freeze|ftH_int[3]                             ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|c_freeze:Inst_freeze|feS_int[3]                             ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|c_freeze:Inst_freeze|feM_int[3]                             ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|c_freeze:Inst_freeze|feH_int[2]                             ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|c_freeze:Inst_freeze|ftH_int[2]                             ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|c_freeze:Inst_freeze|feS_int[2]                             ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|c_freeze:Inst_freeze|ftS_int[2]                             ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|c_freeze:Inst_freeze|feM_int[2]                             ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|c_freeze:Inst_freeze|ftM_int[2]                             ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|c_freeze:Inst_freeze|feH_int[1]                             ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|c_freeze:Inst_freeze|ftH_int[1]                             ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|c_freeze:Inst_freeze|feS_int[1]                             ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|c_freeze:Inst_freeze|ftS_int[1]                             ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|c_freeze:Inst_freeze|feM_int[1]                             ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|c_freeze:Inst_freeze|ftM_int[1]                             ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|c_freeze:Inst_freeze|feH_int[0]                             ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|c_freeze:Inst_freeze|ftH_int[0]                             ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|c_freeze:Inst_freeze|feS_int[0]                             ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|c_freeze:Inst_freeze|ftS_int[0]                             ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|c_freeze:Inst_freeze|feM_int[0]                             ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|c_freeze:Inst_freeze|ftM_int[0]                             ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|HONDERDSTEN:Inst_HONDERDSTEN|nnCounter:Inst_eenheden|e_v[3] ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|HONDERDSTEN:Inst_HONDERDSTEN|nnCounter:Inst_eenheden|t_v[3] ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|SEC:Inst_SEC|nnCounter:Inst_nnCounter|e_v[3]                ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|MIN:Inst_MIN|nnCounter:Inst_nnCounter|e_v[3]                ; Stuck at GND due to stuck port clock_enable                                                     ;
; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|eS_v[3]                        ; Stuck at GND due to stuck port clock_enable                                                     ;
; alarm_clock_func:Inst_Wekkerfunctie_top|MIN:Inst_MIN|nnCounter:Inst_nnCounter|e_v[3]     ; Stuck at GND due to stuck port clock_enable                                                     ;
; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|eM_v[3]                        ; Stuck at GND due to stuck port clock_enable                                                     ;
; alarm_clock_func:Inst_Wekkerfunctie_top|UREN:Inst_UREN|nnCounter:Inst_nnCounter|e_v[3]   ; Stuck at GND due to stuck port clock_enable                                                     ;
; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|eU_v[3]                        ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|HONDERDSTEN:Inst_HONDERDSTEN|nnCounter:Inst_eenheden|e_v[2] ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|HONDERDSTEN:Inst_HONDERDSTEN|nnCounter:Inst_eenheden|t_v[2] ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|SEC:Inst_SEC|nnCounter:Inst_nnCounter|e_v[2]                ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|SEC:Inst_SEC|nnCounter:Inst_nnCounter|t_v[2]                ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|MIN:Inst_MIN|nnCounter:Inst_nnCounter|e_v[2]                ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|MIN:Inst_MIN|nnCounter:Inst_nnCounter|t_v[2]                ; Stuck at GND due to stuck port clock_enable                                                     ;
; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|eS_v[2]                        ; Stuck at GND due to stuck port clock_enable                                                     ;
; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|tS_v[2]                        ; Stuck at GND due to stuck port clock_enable                                                     ;
; alarm_clock_func:Inst_Wekkerfunctie_top|MIN:Inst_MIN|nnCounter:Inst_nnCounter|e_v[2]     ; Stuck at GND due to stuck port clock_enable                                                     ;
; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|eM_v[2]                        ; Stuck at GND due to stuck port clock_enable                                                     ;
; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|tM_v[2]                        ; Stuck at GND due to stuck port clock_enable                                                     ;
; alarm_clock_func:Inst_Wekkerfunctie_top|UREN:Inst_UREN|nnCounter:Inst_nnCounter|e_v[2]   ; Stuck at GND due to stuck port clock_enable                                                     ;
; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|eU_v[2]                        ; Stuck at GND due to stuck port clock_enable                                                     ;
; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|tU_v[2]                        ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|HONDERDSTEN:Inst_HONDERDSTEN|nnCounter:Inst_eenheden|e_v[1] ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|HONDERDSTEN:Inst_HONDERDSTEN|nnCounter:Inst_eenheden|t_v[1] ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|SEC:Inst_SEC|nnCounter:Inst_nnCounter|e_v[1]                ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|SEC:Inst_SEC|nnCounter:Inst_nnCounter|t_v[1]                ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|MIN:Inst_MIN|nnCounter:Inst_nnCounter|e_v[1]                ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|MIN:Inst_MIN|nnCounter:Inst_nnCounter|t_v[1]                ; Stuck at GND due to stuck port clock_enable                                                     ;
; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|eS_v[1]                        ; Stuck at GND due to stuck port clock_enable                                                     ;
; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|tS_v[1]                        ; Stuck at GND due to stuck port clock_enable                                                     ;
; alarm_clock_func:Inst_Wekkerfunctie_top|MIN:Inst_MIN|nnCounter:Inst_nnCounter|e_v[1]     ; Stuck at GND due to stuck port clock_enable                                                     ;
; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|eM_v[1]                        ; Stuck at GND due to stuck port clock_enable                                                     ;
; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|tM_v[1]                        ; Stuck at GND due to stuck port clock_enable                                                     ;
; alarm_clock_func:Inst_Wekkerfunctie_top|UREN:Inst_UREN|nnCounter:Inst_nnCounter|e_v[1]   ; Stuck at GND due to stuck port clock_enable                                                     ;
; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|eU_v[1]                        ; Stuck at GND due to stuck port clock_enable                                                     ;
; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|tU_v[1]                        ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|HONDERDSTEN:Inst_HONDERDSTEN|nnCounter:Inst_eenheden|e_v[0] ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|HONDERDSTEN:Inst_HONDERDSTEN|nnCounter:Inst_eenheden|t_v[0] ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|SEC:Inst_SEC|nnCounter:Inst_nnCounter|e_v[0]                ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|SEC:Inst_SEC|nnCounter:Inst_nnCounter|t_v[0]                ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|MIN:Inst_MIN|nnCounter:Inst_nnCounter|e_v[0]                ; Stuck at GND due to stuck port clock_enable                                                     ;
; chronometer:Inst_chronometer|MIN:Inst_MIN|nnCounter:Inst_nnCounter|t_v[0]                ; Stuck at GND due to stuck port clock_enable                                                     ;
; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|eS_v[0]                        ; Stuck at GND due to stuck port clock_enable                                                     ;
; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|tS_v[0]                        ; Stuck at GND due to stuck port clock_enable                                                     ;
; timer_func:Inst_Timerfunctie_top|BesturingTiF:Inst_BesturingTiF|Ti_down_int              ; Lost fanout                                                                                     ;
; alarm_clock_func:Inst_Wekkerfunctie_top|MIN:Inst_MIN|nnCounter:Inst_nnCounter|e_v[0]     ; Stuck at GND due to stuck port clock_enable                                                     ;
; alarm_clock_func:Inst_Wekkerfunctie_top|UREN:Inst_UREN|nnCounter:Inst_nnCounter|e_v[0]   ; Stuck at GND due to stuck port clock_enable                                                     ;
; alarm_clock_func:Inst_Wekkerfunctie_top|MIN:Inst_MIN|nnCounter:Inst_nnCounter|t_v[1,2]   ; Stuck at GND due to stuck port data_in                                                          ;
; alarm_clock_func:Inst_Wekkerfunctie_top|UREN:Inst_UREN|nnCounter:Inst_nnCounter|t_v[1]   ; Stuck at GND due to stuck port data_in                                                          ;
; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|eM_v[0]                        ; Stuck at GND due to stuck port data_in                                                          ;
; alarm_clock_func:Inst_Wekkerfunctie_top|MIN:Inst_MIN|nnCounter:Inst_nnCounter|t_v[0]     ; Stuck at GND due to stuck port data_in                                                          ;
; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|tM_v[0]                        ; Stuck at GND due to stuck port data_in                                                          ;
; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|eU_v[0]                        ; Stuck at GND due to stuck port data_in                                                          ;
; alarm_clock_func:Inst_Wekkerfunctie_top|UREN:Inst_UREN|nnCounter:Inst_nnCounter|t_v[0]   ; Stuck at GND due to stuck port data_in                                                          ;
; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|tU_v[0]                        ; Stuck at GND due to stuck port data_in                                                          ;
; display_module:Inst_WeergaveModule|Keuze_Uitgang_VGA:Inst_Keuze_Uitgang_VGA|V_t1[2]      ; Stuck at GND due to stuck port data_in                                                          ;
; time_func:Inst_tijdsfunctie|besturing:Inst_besturing|next_state.state0                   ; Lost fanout                                                                                     ;
; time_func:Inst_tijdsfunctie|besturing:Inst_besturing|next_state.state1                   ; Lost fanout                                                                                     ;
; time_func:Inst_tijdsfunctie|besturing:Inst_besturing|next_state.state2                   ; Lost fanout                                                                                     ;
; time_func:Inst_tijdsfunctie|besturing:Inst_besturing|next_state.state3                   ; Lost fanout                                                                                     ;
; state_control:Inst_State_Bediening|next_state.state0                                     ; Lost fanout                                                                                     ;
; state_control:Inst_State_Bediening|next_state.state1                                     ; Lost fanout                                                                                     ;
; state_control:Inst_State_Bediening|next_state.state2                                     ; Lost fanout                                                                                     ;
; state_control:Inst_State_Bediening|next_state.state3                                     ; Lost fanout                                                                                     ;
; state_control:Inst_State_Bediening|next_state.state4                                     ; Lost fanout                                                                                     ;
; timer_func:Inst_Timerfunctie_top|selCtr:Inst_selCtr|next_state.state0                    ; Lost fanout                                                                                     ;
; timer_func:Inst_Timerfunctie_top|selCtr:Inst_selCtr|next_state.state1                    ; Lost fanout                                                                                     ;
; timer_func:Inst_Timerfunctie_top|selCtr:Inst_selCtr|next_state.state2                    ; Lost fanout                                                                                     ;
; timer_func:Inst_Timerfunctie_top|selCtr:Inst_selCtr|next_state.state3                    ; Lost fanout                                                                                     ;
; alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|next_state.state0             ; Lost fanout                                                                                     ;
; alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|next_state.state1             ; Lost fanout                                                                                     ;
; alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|next_state.state2             ; Lost fanout                                                                                     ;
; alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|next_state.state3             ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|selCtr:Inst_selCtr|next_state.state0                     ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|selCtr:Inst_selCtr|next_state.state1                     ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|selCtr:Inst_selCtr|next_state.state2                     ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|selCtr:Inst_selCtr|next_state.state3                     ; Lost fanout                                                                                     ;
; timer_func:Inst_Timerfunctie_top|selCtr:Inst_selCtr|present_state.state3                 ; Lost fanout                                                                                     ;
; alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|present_state.state3          ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|selCtr:Inst_selCtr|present_state.state3                  ; Lost fanout                                                                                     ;
; state_control:Inst_State_Bediening|timer_en_int                                          ; Merged with state_control:Inst_State_Bediening|datum_en_int                                     ;
; state_control:Inst_State_Bediening|wekker_en_int                                         ; Merged with state_control:Inst_State_Bediening|datum_en_int                                     ;
; alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|selectie[1]                   ; Merged with alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|selectie[0]              ;
; date_func:Inst_Datumfunctie_top|selCtr:Inst_selCtr|selectie[0,1]                         ; Merged with alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|selectie[0]              ;
; timer_func:Inst_Timerfunctie_top|selCtr:Inst_selCtr|selectie[0,1]                        ; Merged with alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|selectie[0]              ;
; alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|present_state.state1          ; Merged with alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|present_state.state0     ;
; alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|present_state.state2          ; Merged with alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|present_state.state0     ;
; date_func:Inst_Datumfunctie_top|selCtr:Inst_selCtr|present_state.state0                  ; Merged with alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|present_state.state0     ;
; date_func:Inst_Datumfunctie_top|selCtr:Inst_selCtr|present_state.state1                  ; Merged with alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|present_state.state0     ;
; date_func:Inst_Datumfunctie_top|selCtr:Inst_selCtr|present_state.state2                  ; Merged with alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|present_state.state0     ;
; state_control:Inst_State_Bediening|present_state.state0                                  ; Merged with alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|present_state.state0     ;
; state_control:Inst_State_Bediening|present_state.state1                                  ; Merged with alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|present_state.state0     ;
; state_control:Inst_State_Bediening|present_state.state2                                  ; Merged with alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|present_state.state0     ;
; state_control:Inst_State_Bediening|present_state.state3                                  ; Merged with alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|present_state.state0     ;
; state_control:Inst_State_Bediening|present_state.state4                                  ; Merged with alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|present_state.state0     ;
; timer_func:Inst_Timerfunctie_top|selCtr:Inst_selCtr|present_state.state0                 ; Merged with alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|present_state.state0     ;
; timer_func:Inst_Timerfunctie_top|selCtr:Inst_selCtr|present_state.state1                 ; Merged with alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|present_state.state0     ;
; timer_func:Inst_Timerfunctie_top|selCtr:Inst_selCtr|present_state.state2                 ; Merged with alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|present_state.state0     ;
; time_func:Inst_tijdsfunctie|besturing:Inst_besturing|present_state.state2                ; Merged with time_func:Inst_tijdsfunctie|besturing:Inst_besturing|present_state.state1           ;
; time_func:Inst_tijdsfunctie|besturing:Inst_besturing|present_state.state3                ; Merged with time_func:Inst_tijdsfunctie|besturing:Inst_besturing|present_state.state1           ;
; display_module:Inst_WeergaveModule|Sel_Uit_VGA:Inst_Sel_Uit_VGA|selectie[1]              ; Stuck at GND due to stuck port data_in                                                          ;
; alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|selectie[0]                   ; Stuck at GND due to stuck port data_in                                                          ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des6[0]                         ; Stuck at VCC due to stuck port data_in                                                          ;
; time_func:Inst_tijdsfunctie|besturing:Inst_besturing|present_state.state1                ; Stuck at GND due to stuck port data_in                                                          ;
; alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|present_state.state0          ; Stuck at GND due to stuck port data_in                                                          ;
; time_func:Inst_tijdsfunctie|besturing:Inst_besturing|t_clr_int                           ; Stuck at GND due to stuck port data_in                                                          ;
; time_func:Inst_tijdsfunctie|besturing:Inst_besturing|selectie[0]                         ; Stuck at GND due to stuck port data_in                                                          ;
; state_control:Inst_State_Bediening|chrono_en_int                                         ; Stuck at GND due to stuck port data_in                                                          ;
; display_module:Inst_WeergaveModule|sel_intern:Inst_sel_intern|selectie[0]                ; Stuck at GND due to stuck port data_in                                                          ;
; display_module:Inst_WeergaveModule|Sel_Uit_VGA:Inst_Sel_Uit_VGA|selectie[2]              ; Stuck at GND due to stuck port data_in                                                          ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des1[0]                         ; Stuck at VCC due to stuck port data_in                                                          ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des3[3]                         ; Stuck at GND due to stuck port data_in                                                          ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des4[1]                         ; Stuck at GND due to stuck port data_in                                                          ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des2[2]                         ; Stuck at GND due to stuck port data_in                                                          ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des5[2]                         ; Stuck at GND due to stuck port data_in                                                          ;
; state_control:Inst_State_Bediening|datum_en_int                                          ; Stuck at GND due to stuck port data_in                                                          ;
; display_module:Inst_WeergaveModule|Sel_Uit_VGA:Inst_Sel_Uit_VGA|selectie[0]              ; Stuck at GND due to stuck port data_in                                                          ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des1[3]                         ; Stuck at GND due to stuck port data_in                                                          ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des3[1,2]                       ; Stuck at GND due to stuck port data_in                                                          ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|splittoken[2]                   ; Stuck at GND due to stuck port data_in                                                          ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des4[0]                         ; Stuck at VCC due to stuck port data_in                                                          ;
; display_module:Inst_WeergaveModule|Keuze_Uitgang_VGA:Inst_Keuze_Uitgang_VGA|V_t3[3]      ; Stuck at GND due to stuck port data_in                                                          ;
; date_func:Inst_Datumfunctie_top|Dagen:Inst_Dagen|X28_31Counter:Inst_X28_31Counter|e_v[3] ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|Maanden:Inst_Maanden|X12Counter:Inst_X12Counter|e_v[3]   ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X99Counter:Inst_X99Counter|t_v[3]       ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X99Counter:Inst_X99Counter|e_v[3]       ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|Dagen:Inst_Dagen|X28_31Counter:Inst_X28_31Counter|t_v[1] ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|Dagen:Inst_Dagen|X28_31Counter:Inst_X28_31Counter|e_v[1] ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|Maanden:Inst_Maanden|X12Counter:Inst_X12Counter|e_v[1]   ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X99Counter:Inst_X99Counter|t_v[1]       ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X99Counter:Inst_X99Counter|e_v[1]       ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|Dagen:Inst_Dagen|X28_31Counter:Inst_X28_31Counter|e_v[2] ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|Maanden:Inst_Maanden|X12Counter:Inst_X12Counter|e_v[2]   ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X99Counter:Inst_X99Counter|t_v[2]       ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X99Counter:Inst_X99Counter|e_v[2]       ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|Dagen:Inst_Dagen|X28_31Counter:Inst_X28_31Counter|t_v[0] ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|Dagen:Inst_Dagen|X28_31Counter:Inst_X28_31Counter|e_v[0] ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|Maanden:Inst_Maanden|X12Counter:Inst_X12Counter|t_v      ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|Maanden:Inst_Maanden|X12Counter:Inst_X12Counter|e_v[0]   ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X99Counter:Inst_X99Counter|t_v[0]       ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X99Counter:Inst_X99Counter|e_v[0]       ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|Maanden:Inst_Maanden|X12Counter:Inst_X12Counter|FEB      ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|Maanden:Inst_Maanden|X12Counter:Inst_X12Counter|GMaand   ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X4Counter:Inst_X4Counter|SJ             ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|BesturingDatF:Inst_BesturingDatF|d_DEn_int               ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|BesturingDatF:Inst_BesturingDatF|d_MEn_int               ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|BesturingDatF:Inst_BesturingDatF|d_JEn_int               ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X4Counter:Inst_X4Counter|e_v[0,1]       ; Lost fanout                                                                                     ;
; time_func:Inst_tijdsfunctie|UREN:Inst_UREN|nnCounter:Inst_nnCounter|carry                ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|Dagen:Inst_Dagen|X28_31Counter:Inst_X28_31Counter|carry  ; Lost fanout                                                                                     ;
; date_func:Inst_Datumfunctie_top|Maanden:Inst_Maanden|X12Counter:Inst_X12Counter|carry    ; Lost fanout                                                                                     ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des2[0]                         ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des1[31]                   ;
; state_control:Inst_State_Bediening|tijd_en_int                                           ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des4[2]                    ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des4[2]                         ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des1[2]                    ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des1[2]                         ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|splittoken[1]              ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|splittoken[1]                   ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des5[1]                    ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des5[1]                         ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des5[3]                    ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des5[3]                         ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des4[3]                    ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des4[3]                         ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des5[4]                    ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des5[4]                         ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des3[4]                    ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des3[4]                         ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des1[1]                    ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des1[1]                         ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des1[4]                    ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des1[4]                         ; Merged with VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des1[31]                   ;
; time_func:Inst_tijdsfunctie|besturing:Inst_besturing|present_state.state0                ; Stuck at GND due to stuck port data_in                                                          ;
; time_func:Inst_tijdsfunctie|besturing:Inst_besturing|selectie[1]                         ; Stuck at GND due to stuck port data_in                                                          ;
; display_module:Inst_WeergaveModule|sel_intern:Inst_sel_intern|selectie[1]                ; Stuck at GND due to stuck port data_in                                                          ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|seg[0,1]                        ; Lost fanout                                                                                     ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|visible                         ; Lost fanout                                                                                     ;
; Total Number of Removed Registers = 594                                                  ;                                                                                                 ;
+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                       ;
+--------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------+
; Register name                                                                        ; Reason for Removal             ; Registers Removed due to This Register                                                    ;
+--------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------+
; chronometer:Inst_chronometer|c_besturing:Inst_besturing|fze_int                      ; Stuck at GND                   ; chronometer:Inst_chronometer|c_freeze:Inst_freeze|feH_int[3],                             ;
;                                                                                      ; due to stuck port data_in      ; chronometer:Inst_chronometer|c_freeze:Inst_freeze|ftH_int[3],                             ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|c_freeze:Inst_freeze|feS_int[3],                             ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|c_freeze:Inst_freeze|feM_int[3],                             ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|c_freeze:Inst_freeze|feH_int[2],                             ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|c_freeze:Inst_freeze|ftH_int[2],                             ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|c_freeze:Inst_freeze|feS_int[2],                             ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|c_freeze:Inst_freeze|ftS_int[2],                             ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|c_freeze:Inst_freeze|feM_int[2],                             ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|c_freeze:Inst_freeze|ftM_int[2],                             ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|c_freeze:Inst_freeze|feH_int[1],                             ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|c_freeze:Inst_freeze|ftH_int[1],                             ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|c_freeze:Inst_freeze|feS_int[1],                             ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|c_freeze:Inst_freeze|ftS_int[1],                             ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|c_freeze:Inst_freeze|feM_int[1],                             ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|c_freeze:Inst_freeze|ftM_int[1],                             ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|c_freeze:Inst_freeze|feH_int[0],                             ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|c_freeze:Inst_freeze|ftH_int[0],                             ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|c_freeze:Inst_freeze|feS_int[0],                             ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|c_freeze:Inst_freeze|ftS_int[0],                             ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|c_freeze:Inst_freeze|feM_int[0],                             ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|c_freeze:Inst_freeze|ftM_int[0],                             ;
;                                                                                      ;                                ; display_module:Inst_WeergaveModule|Keuze_Uitgang_VGA:Inst_Keuze_Uitgang_VGA|V_t1[2],      ;
;                                                                                      ;                                ; display_module:Inst_WeergaveModule|Keuze_Uitgang_VGA:Inst_Keuze_Uitgang_VGA|V_t3[3],      ;
;                                                                                      ;                                ; date_func:Inst_Datumfunctie_top|Maanden:Inst_Maanden|X12Counter:Inst_X12Counter|e_v[3],   ;
;                                                                                      ;                                ; date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X99Counter:Inst_X99Counter|t_v[3],       ;
;                                                                                      ;                                ; date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X99Counter:Inst_X99Counter|e_v[3],       ;
;                                                                                      ;                                ; date_func:Inst_Datumfunctie_top|Dagen:Inst_Dagen|X28_31Counter:Inst_X28_31Counter|t_v[1], ;
;                                                                                      ;                                ; date_func:Inst_Datumfunctie_top|Maanden:Inst_Maanden|X12Counter:Inst_X12Counter|e_v[1],   ;
;                                                                                      ;                                ; date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X99Counter:Inst_X99Counter|t_v[1],       ;
;                                                                                      ;                                ; date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X99Counter:Inst_X99Counter|e_v[1],       ;
;                                                                                      ;                                ; date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X99Counter:Inst_X99Counter|e_v[2]        ;
; chronometer:Inst_chronometer|c_besturing:Inst_besturing|en_int                       ; Stuck at GND                   ; chronometer:Inst_chronometer|HONDERDSTEN:Inst_HONDERDSTEN|nnCounter:Inst_eenheden|carry,  ;
;                                                                                      ; due to stuck port clock_enable ; chronometer:Inst_chronometer|SEC:Inst_SEC|nnCounter:Inst_nnCounter|carry,                 ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|HONDERDSTEN:Inst_HONDERDSTEN|nnCounter:Inst_eenheden|e_v[3], ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|HONDERDSTEN:Inst_HONDERDSTEN|nnCounter:Inst_eenheden|t_v[3], ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|SEC:Inst_SEC|nnCounter:Inst_nnCounter|e_v[3],                ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|MIN:Inst_MIN|nnCounter:Inst_nnCounter|e_v[3],                ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|HONDERDSTEN:Inst_HONDERDSTEN|nnCounter:Inst_eenheden|e_v[2], ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|HONDERDSTEN:Inst_HONDERDSTEN|nnCounter:Inst_eenheden|t_v[2], ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|SEC:Inst_SEC|nnCounter:Inst_nnCounter|e_v[2],                ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|SEC:Inst_SEC|nnCounter:Inst_nnCounter|t_v[2],                ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|MIN:Inst_MIN|nnCounter:Inst_nnCounter|e_v[2],                ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|MIN:Inst_MIN|nnCounter:Inst_nnCounter|t_v[2],                ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|HONDERDSTEN:Inst_HONDERDSTEN|nnCounter:Inst_eenheden|e_v[1], ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|HONDERDSTEN:Inst_HONDERDSTEN|nnCounter:Inst_eenheden|t_v[1], ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|SEC:Inst_SEC|nnCounter:Inst_nnCounter|e_v[1],                ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|SEC:Inst_SEC|nnCounter:Inst_nnCounter|t_v[1],                ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|MIN:Inst_MIN|nnCounter:Inst_nnCounter|e_v[1],                ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|MIN:Inst_MIN|nnCounter:Inst_nnCounter|t_v[1],                ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|HONDERDSTEN:Inst_HONDERDSTEN|nnCounter:Inst_eenheden|e_v[0], ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|HONDERDSTEN:Inst_HONDERDSTEN|nnCounter:Inst_eenheden|t_v[0], ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|SEC:Inst_SEC|nnCounter:Inst_nnCounter|e_v[0],                ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|SEC:Inst_SEC|nnCounter:Inst_nnCounter|t_v[0],                ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|MIN:Inst_MIN|nnCounter:Inst_nnCounter|e_v[0],                ;
;                                                                                      ;                                ; chronometer:Inst_chronometer|MIN:Inst_MIN|nnCounter:Inst_nnCounter|t_v[0]                 ;
; timer_func:Inst_Timerfunctie_top|BesturingTiF:Inst_BesturingTiF|Ti_clr_int           ; Stuck at GND                   ; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|clr_int,                        ;
;                                                                                      ; due to stuck port data_in      ; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|eS_v[3],                        ;
;                                                                                      ;                                ; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|eM_v[3],                        ;
;                                                                                      ;                                ; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|eU_v[3],                        ;
;                                                                                      ;                                ; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|eS_v[2],                        ;
;                                                                                      ;                                ; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|tS_v[2],                        ;
;                                                                                      ;                                ; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|eM_v[2],                        ;
;                                                                                      ;                                ; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|tM_v[2],                        ;
;                                                                                      ;                                ; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|eU_v[2],                        ;
;                                                                                      ;                                ; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|tU_v[2],                        ;
;                                                                                      ;                                ; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|eS_v[1],                        ;
;                                                                                      ;                                ; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|tS_v[1],                        ;
;                                                                                      ;                                ; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|eM_v[1],                        ;
;                                                                                      ;                                ; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|tM_v[1],                        ;
;                                                                                      ;                                ; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|eU_v[1],                        ;
;                                                                                      ;                                ; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|tU_v[1],                        ;
;                                                                                      ;                                ; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|eS_v[0],                        ;
;                                                                                      ;                                ; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|tS_v[0],                        ;
;                                                                                      ;                                ; timer_func:Inst_Timerfunctie_top|BesturingTiF:Inst_BesturingTiF|Ti_down_int,              ;
;                                                                                      ;                                ; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|eM_v[0],                        ;
;                                                                                      ;                                ; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|tM_v[0],                        ;
;                                                                                      ;                                ; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|eU_v[0],                        ;
;                                                                                      ;                                ; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|tU_v[0]                         ;
; date_func:Inst_Datumfunctie_top|BesturingDatF:Inst_BesturingDatF|d_down_int          ; Stuck at GND                   ; date_func:Inst_Datumfunctie_top|Dagen:Inst_Dagen|X28_31Counter:Inst_X28_31Counter|e_v[3], ;
;                                                                                      ; due to stuck port data_in      ; date_func:Inst_Datumfunctie_top|Dagen:Inst_Dagen|X28_31Counter:Inst_X28_31Counter|e_v[1], ;
;                                                                                      ;                                ; date_func:Inst_Datumfunctie_top|Dagen:Inst_Dagen|X28_31Counter:Inst_X28_31Counter|e_v[2], ;
;                                                                                      ;                                ; date_func:Inst_Datumfunctie_top|Maanden:Inst_Maanden|X12Counter:Inst_X12Counter|e_v[2],   ;
;                                                                                      ;                                ; date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X99Counter:Inst_X99Counter|t_v[2],       ;
;                                                                                      ;                                ; date_func:Inst_Datumfunctie_top|Dagen:Inst_Dagen|X28_31Counter:Inst_X28_31Counter|t_v[0], ;
;                                                                                      ;                                ; date_func:Inst_Datumfunctie_top|Dagen:Inst_Dagen|X28_31Counter:Inst_X28_31Counter|e_v[0], ;
;                                                                                      ;                                ; date_func:Inst_Datumfunctie_top|Maanden:Inst_Maanden|X12Counter:Inst_X12Counter|t_v,      ;
;                                                                                      ;                                ; date_func:Inst_Datumfunctie_top|Maanden:Inst_Maanden|X12Counter:Inst_X12Counter|e_v[0],   ;
;                                                                                      ;                                ; date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X99Counter:Inst_X99Counter|t_v[0],       ;
;                                                                                      ;                                ; date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X99Counter:Inst_X99Counter|e_v[0],       ;
;                                                                                      ;                                ; date_func:Inst_Datumfunctie_top|Maanden:Inst_Maanden|X12Counter:Inst_X12Counter|FEB,      ;
;                                                                                      ;                                ; date_func:Inst_Datumfunctie_top|Maanden:Inst_Maanden|X12Counter:Inst_X12Counter|GMaand,   ;
;                                                                                      ;                                ; date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X4Counter:Inst_X4Counter|SJ,             ;
;                                                                                      ;                                ; date_func:Inst_Datumfunctie_top|BesturingDatF:Inst_BesturingDatF|d_DEn_int,               ;
;                                                                                      ;                                ; date_func:Inst_Datumfunctie_top|BesturingDatF:Inst_BesturingDatF|d_MEn_int,               ;
;                                                                                      ;                                ; date_func:Inst_Datumfunctie_top|BesturingDatF:Inst_BesturingDatF|d_JEn_int,               ;
;                                                                                      ;                                ; date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X4Counter:Inst_X4Counter|e_v[0],         ;
;                                                                                      ;                                ; date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X4Counter:Inst_X4Counter|e_v[1]          ;
; display_module:Inst_WeergaveModule|Sel_Uit_VGA:Inst_Sel_Uit_VGA|selectie[1]          ; Stuck at GND                   ; display_module:Inst_WeergaveModule|sel_intern:Inst_sel_intern|selectie[0],                ;
;                                                                                      ; due to stuck port data_in      ; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des1[0],                         ;
;                                                                                      ;                                ; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des3[3],                         ;
;                                                                                      ;                                ; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des4[1],                         ;
;                                                                                      ;                                ; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des2[2],                         ;
;                                                                                      ;                                ; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des5[2],                         ;
;                                                                                      ;                                ; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des1[3],                         ;
;                                                                                      ;                                ; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des3[1],                         ;
;                                                                                      ;                                ; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des3[2],                         ;
;                                                                                      ;                                ; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des4[0],                         ;
;                                                                                      ;                                ; display_module:Inst_WeergaveModule|sel_intern:Inst_sel_intern|selectie[1]                 ;
; alarm_clock_func:Inst_Wekkerfunctie_top|BesturingWekF:Inst_BesturingWekF|w_clr_int   ; Stuck at GND                   ; alarm_clock_func:Inst_Wekkerfunctie_top|MIN:Inst_MIN|nnCounter:Inst_nnCounter|e_v[3],     ;
;                                                                                      ; due to stuck port data_in      ; alarm_clock_func:Inst_Wekkerfunctie_top|UREN:Inst_UREN|nnCounter:Inst_nnCounter|e_v[3],   ;
;                                                                                      ;                                ; alarm_clock_func:Inst_Wekkerfunctie_top|MIN:Inst_MIN|nnCounter:Inst_nnCounter|e_v[2],     ;
;                                                                                      ;                                ; alarm_clock_func:Inst_Wekkerfunctie_top|UREN:Inst_UREN|nnCounter:Inst_nnCounter|e_v[2],   ;
;                                                                                      ;                                ; alarm_clock_func:Inst_Wekkerfunctie_top|MIN:Inst_MIN|nnCounter:Inst_nnCounter|e_v[1],     ;
;                                                                                      ;                                ; alarm_clock_func:Inst_Wekkerfunctie_top|MIN:Inst_MIN|nnCounter:Inst_nnCounter|e_v[0],     ;
;                                                                                      ;                                ; alarm_clock_func:Inst_Wekkerfunctie_top|UREN:Inst_UREN|nnCounter:Inst_nnCounter|e_v[0],   ;
;                                                                                      ;                                ; alarm_clock_func:Inst_Wekkerfunctie_top|MIN:Inst_MIN|nnCounter:Inst_nnCounter|t_v[1],     ;
;                                                                                      ;                                ; alarm_clock_func:Inst_Wekkerfunctie_top|MIN:Inst_MIN|nnCounter:Inst_nnCounter|t_v[0],     ;
;                                                                                      ;                                ; alarm_clock_func:Inst_Wekkerfunctie_top|UREN:Inst_UREN|nnCounter:Inst_nnCounter|t_v[0]    ;
; alarm_clock_func:Inst_Wekkerfunctie_top|Comporator:Inst_Comporator|OFFA_int          ; Lost Fanouts                   ; alarm_clock_func:Inst_Wekkerfunctie_top|Comporator:Inst_Comporator|eU_int[3],             ;
;                                                                                      ;                                ; alarm_clock_func:Inst_Wekkerfunctie_top|Comporator:Inst_Comporator|eU_int[2],             ;
;                                                                                      ;                                ; alarm_clock_func:Inst_Wekkerfunctie_top|Comporator:Inst_Comporator|tU_int[3],             ;
;                                                                                      ;                                ; alarm_clock_func:Inst_Wekkerfunctie_top|Comporator:Inst_Comporator|tU_int[2],             ;
;                                                                                      ;                                ; alarm_clock_func:Inst_Wekkerfunctie_top|Comporator:Inst_Comporator|tU_int[1],             ;
;                                                                                      ;                                ; alarm_clock_func:Inst_Wekkerfunctie_top|Comporator:Inst_Comporator|tM_int[1],             ;
;                                                                                      ;                                ; alarm_clock_func:Inst_Wekkerfunctie_top|Comporator:Inst_Comporator|tM_int[2],             ;
;                                                                                      ;                                ; alarm_clock_func:Inst_Wekkerfunctie_top|Comporator:Inst_Comporator|tM_int[3]              ;
; alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|present_state.state0      ; Stuck at GND                   ; state_control:Inst_State_Bediening|chrono_en_int,                                         ;
;                                                                                      ; due to stuck port data_in      ; display_module:Inst_WeergaveModule|Sel_Uit_VGA:Inst_Sel_Uit_VGA|selectie[2],              ;
;                                                                                      ;                                ; state_control:Inst_State_Bediening|datum_en_int,                                          ;
;                                                                                      ;                                ; display_module:Inst_WeergaveModule|Sel_Uit_VGA:Inst_Sel_Uit_VGA|selectie[0],              ;
;                                                                                      ;                                ; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|splittoken[2]                    ;
; timer_func:Inst_Timerfunctie_top|Auto_Alarm:Inst_Auto_Alarm|stop_int                 ; Lost Fanouts                   ; timer_func:Inst_Timerfunctie_top|Auto_Alarm:Inst_Auto_Alarm|cnt[3],                       ;
;                                                                                      ;                                ; timer_func:Inst_Timerfunctie_top|Auto_Alarm:Inst_Auto_Alarm|cnt[9],                       ;
;                                                                                      ;                                ; timer_func:Inst_Timerfunctie_top|Auto_Alarm:Inst_Auto_Alarm|cnt[6],                       ;
;                                                                                      ;                                ; timer_func:Inst_Timerfunctie_top|Auto_Alarm:Inst_Auto_Alarm|cnt[4]                        ;
; timer_func:Inst_Timerfunctie_top|Convert_Alarm:Inst_Convert_Alarm|start_int          ; Stuck at GND                   ; timer_func:Inst_Timerfunctie_top|Auto_Alarm:Inst_Auto_Alarm|cnt[8],                       ;
;                                                                                      ; due to stuck port data_in      ; timer_func:Inst_Timerfunctie_top|Auto_Alarm:Inst_Auto_Alarm|cnt[7],                       ;
;                                                                                      ;                                ; timer_func:Inst_Timerfunctie_top|Auto_Alarm:Inst_Auto_Alarm|cnt[5]                        ;
; time_func:Inst_tijdsfunctie|besturing:Inst_besturing|present_state.state1            ; Stuck at GND                   ; time_func:Inst_tijdsfunctie|besturing:Inst_besturing|t_clr_int,                           ;
;                                                                                      ; due to stuck port data_in      ; time_func:Inst_tijdsfunctie|besturing:Inst_besturing|selectie[0],                         ;
;                                                                                      ;                                ; time_func:Inst_tijdsfunctie|besturing:Inst_besturing|selectie[1]                          ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|hc_int[31]                  ; Stuck at GND                   ; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|seg[0],                          ;
;                                                                                      ; due to stuck port data_in      ; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|seg[1]                           ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|vc_int[31]                  ; Stuck at GND                   ; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|char[30],                        ;
;                                                                                      ; due to stuck port data_in      ; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|visible                          ;
; alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|selectie[0]               ; Stuck at GND                   ; date_func:Inst_Datumfunctie_top|Dagen:Inst_Dagen|X28_31Counter:Inst_X28_31Counter|carry,  ;
;                                                                                      ; due to stuck port data_in      ; date_func:Inst_Datumfunctie_top|Maanden:Inst_Maanden|X12Counter:Inst_X12Counter|carry     ;
; chronometer:Inst_chronometer|c_freeze:Inst_freeze|ftM_int[3]                         ; Stuck at GND                   ; display_module:Inst_WeergaveModule|Keuze_Uitgang_VGA:Inst_Keuze_Uitgang_VGA|V_t1[3]       ;
;                                                                                      ; due to stuck port data_in      ;                                                                                           ;
; timer_func:Inst_Timerfunctie_top|Alarm:Inst_Alarm|previous                           ; Stuck at GND                   ; timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|al_int                          ;
;                                                                                      ; due to stuck port clock_enable ;                                                                                           ;
; alarm_clock_func:Inst_Wekkerfunctie_top|Alarm:Inst_Alarm|previous                    ; Stuck at GND                   ; alarm_clock_func:Inst_Wekkerfunctie_top|Comporator:Inst_Comporator|gelijk_int             ;
;                                                                                      ; due to stuck port clock_enable ;                                                                                           ;
; timer_func:Inst_Timerfunctie_top|BesturingTiF:Inst_BesturingTiF|start_stop_int       ; Stuck at GND                   ; timer_func:Inst_Timerfunctie_top|BesturingTiF:Inst_BesturingTiF|SEn_int                   ;
;                                                                                      ; due to stuck port clock_enable ;                                                                                           ;
; time_func:Inst_tijdsfunctie|besturing:Inst_besturing|t_down_int                      ; Stuck at GND                   ; time_func:Inst_tijdsfunctie|UREN:Inst_UREN|nnCounter:Inst_nnCounter|carry                 ;
;                                                                                      ; due to stuck port data_in      ;                                                                                           ;
; alarm_clock_func:Inst_Wekkerfunctie_top|BesturingWekF:Inst_BesturingWekF|w_down_int  ; Stuck at GND                   ; alarm_clock_func:Inst_Wekkerfunctie_top|UREN:Inst_UREN|nnCounter:Inst_nnCounter|e_v[1]    ;
;                                                                                      ; due to stuck port data_in      ;                                                                                           ;
; alarm_clock_func:Inst_Wekkerfunctie_top|BesturingWekF:Inst_BesturingWekF|w_UurEn_int ; Stuck at GND                   ; alarm_clock_func:Inst_Wekkerfunctie_top|UREN:Inst_UREN|nnCounter:Inst_nnCounter|t_v[1]    ;
;                                                                                      ; due to stuck port data_in      ;                                                                                           ;
; timer_func:Inst_Timerfunctie_top|selCtr:Inst_selCtr|next_state.state0                ; Lost Fanouts                   ; timer_func:Inst_Timerfunctie_top|selCtr:Inst_selCtr|present_state.state3                  ;
; alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|next_state.state0         ; Lost Fanouts                   ; alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|present_state.state3           ;
; date_func:Inst_Datumfunctie_top|selCtr:Inst_selCtr|next_state.state0                 ; Lost Fanouts                   ; date_func:Inst_Datumfunctie_top|selCtr:Inst_selCtr|present_state.state3                   ;
+--------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 230   ;
; Number of registers using Synchronous Clear  ; 116   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 132   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------+
; Inverted Register Statistics                                                ;
+-------------------------------------------------------------------+---------+
; Inverted Register                                                 ; Fan out ;
+-------------------------------------------------------------------+---------+
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|char[31] ; 6       ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|char[0]  ; 4       ;
; VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|des1[31] ; 11      ;
; Total number of inverted registers = 3                            ;         ;
+-------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |MultiFKlok|VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|rom_pix[3]                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |MultiFKlok|display_module:Inst_WeergaveModule|Keuze_Uitgang_VGA:Inst_Keuze_Uitgang_VGA|V_t2[1]      ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |MultiFKlok|display_module:Inst_WeergaveModule|Keuze_Uitgang_VGA:Inst_Keuze_Uitgang_VGA|V_e3[2]      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |MultiFKlok|display_module:Inst_WeergaveModule|sel_intern:Inst_sel_intern|selectie[0]                ;
; 8:1                ; 11 bits   ; 55 LEs        ; 44 LEs               ; 11 LEs                 ; Yes        ; |MultiFKlok|display_module:Inst_WeergaveModule|Keuze_Uitgang_VGA:Inst_Keuze_Uitgang_VGA|V_t1[0]      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |MultiFKlok|chronometer:Inst_chronometer|HONDERDSTEN:Inst_HONDERDSTEN|nnCounter:Inst_eenheden|t_v[3] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |MultiFKlok|chronometer:Inst_chronometer|HONDERDSTEN:Inst_HONDERDSTEN|nnCounter:Inst_eenheden|e_v[0] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |MultiFKlok|chronometer:Inst_chronometer|SEC:Inst_SEC|nnCounter:Inst_nnCounter|t_v[2]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |MultiFKlok|chronometer:Inst_chronometer|SEC:Inst_SEC|nnCounter:Inst_nnCounter|e_v[2]                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |MultiFKlok|chronometer:Inst_chronometer|MIN:Inst_MIN|nnCounter:Inst_nnCounter|t_v[2]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |MultiFKlok|chronometer:Inst_chronometer|MIN:Inst_MIN|nnCounter:Inst_nnCounter|e_v[3]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |MultiFKlok|VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials|rom_addr[0]                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MultiFKlok|display_module:Inst_WeergaveModule|Sel_Uit_VGA:Inst_Sel_Uit_VGA|selectie[0]              ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MultiFKlok|date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X99Counter:Inst_X99Counter|t_v[2]       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |MultiFKlok|date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X99Counter:Inst_X99Counter|e_v[3]       ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MultiFKlok|time_func:Inst_tijdsfunctie|MIN:Inst_MIN|nnCounter:Inst_nnCounter|t_v[2]                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |MultiFKlok|time_func:Inst_tijdsfunctie|MIN:Inst_MIN|nnCounter:Inst_nnCounter|e_v[1]                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MultiFKlok|alarm_clock_func:Inst_Wekkerfunctie_top|MIN:Inst_MIN|nnCounter:Inst_nnCounter|t_v[1]     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |MultiFKlok|alarm_clock_func:Inst_Wekkerfunctie_top|MIN:Inst_MIN|nnCounter:Inst_nnCounter|e_v[1]     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MultiFKlok|time_func:Inst_tijdsfunctie|UREN:Inst_UREN|nnCounter:Inst_nnCounter|t_v[1]               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |MultiFKlok|time_func:Inst_tijdsfunctie|UREN:Inst_UREN|nnCounter:Inst_nnCounter|e_v[2]               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MultiFKlok|alarm_clock_func:Inst_Wekkerfunctie_top|UREN:Inst_UREN|nnCounter:Inst_nnCounter|t_v[1]   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |MultiFKlok|alarm_clock_func:Inst_Wekkerfunctie_top|UREN:Inst_UREN|nnCounter:Inst_nnCounter|e_v[2]   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |MultiFKlok|time_func:Inst_tijdsfunctie|SEC:Inst_SEC|nnCounter:Inst_nnCounter|t_v[1]                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |MultiFKlok|time_func:Inst_tijdsfunctie|SEC:Inst_SEC|nnCounter:Inst_nnCounter|e_v[1]                 ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |MultiFKlok|date_func:Inst_Datumfunctie_top|Maanden:Inst_Maanden|X12Counter:Inst_X12Counter|e_v[1]   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |MultiFKlok|timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|tU_v[2]                        ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |MultiFKlok|timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|tM_v[1]                        ;
; 13:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MultiFKlok|timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|eU_v[1]                        ;
; 12:1               ; 3 bits    ; 24 LEs        ; 15 LEs               ; 9 LEs                  ; Yes        ; |MultiFKlok|timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|tS_v[1]                        ;
; 14:1               ; 4 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |MultiFKlok|timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|eS_v[1]                        ;
; 14:1               ; 3 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |MultiFKlok|timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown|eM_v[1]                        ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |MultiFKlok|date_func:Inst_Datumfunctie_top|Dagen:Inst_Dagen|X28_31Counter:Inst_X28_31Counter|e_v[1] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |MultiFKlok|time_func:Inst_tijdsfunctie|besturing:Inst_besturing|present_state                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MultiFKlok|timer_func:Inst_Timerfunctie_top|selCtr:Inst_selCtr|present_state                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MultiFKlok|alarm_clock_func:Inst_Wekkerfunctie_top|selCtr:Inst_selCtr|present_state                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MultiFKlok|date_func:Inst_Datumfunctie_top|selCtr:Inst_selCtr|present_state                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:Inst_klokdeler|nnCounterV2:Inst_clk100Hz ;
+----------------+--------+---------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                      ;
+----------------+--------+---------------------------------------------------------------------------+
; i              ; 250000 ; Signed Integer                                                            ;
+----------------+--------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:Inst_klokdeler|nnCounterV2:Inst_clk4Hz ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; i              ; 25    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:Inst_klokdeler|nnCounterV2:Inst_clk1Hz ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; i              ; 4     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: time_func:Inst_tijdsfunctie|SEC:Inst_SEC|nnCounter:Inst_nnCounter ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; e              ; 0     ; Signed Integer                                                                        ;
; t              ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: time_func:Inst_tijdsfunctie|MIN:Inst_MIN|nnCounter:Inst_nnCounter ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; e              ; 0     ; Signed Integer                                                                        ;
; t              ; 6     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: time_func:Inst_tijdsfunctie|UREN:Inst_UREN|nnCounter:Inst_nnCounter ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; e              ; 4     ; Signed Integer                                                                          ;
; t              ; 2     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: date_func:Inst_Datumfunctie_top|Dagen:Inst_Dagen|X28_31Counter:Inst_X28_31Counter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; e              ; 2     ; Signed Integer                                                                                        ;
; t              ; 3     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: date_func:Inst_Datumfunctie_top|Maanden:Inst_Maanden|X12Counter:Inst_X12Counter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; e              ; 3     ; Signed Integer                                                                                      ;
; t              ; 1     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X99Counter:Inst_X99Counter ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; e              ; 9     ; Signed Integer                                                                                  ;
; t              ; 9     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alarm_clock_func:Inst_Wekkerfunctie_top|MIN:Inst_MIN|nnCounter:Inst_nnCounter ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; e              ; 0     ; Signed Integer                                                                                    ;
; t              ; 6     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alarm_clock_func:Inst_Wekkerfunctie_top|UREN:Inst_UREN|nnCounter:Inst_nnCounter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; e              ; 4     ; Signed Integer                                                                                      ;
; t              ; 2     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: chronometer:Inst_chronometer|HONDERDSTEN:Inst_HONDERDSTEN|nnCounter:Inst_eenheden ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; e              ; 0     ; Signed Integer                                                                                        ;
; t              ; 10    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: chronometer:Inst_chronometer|SEC:Inst_SEC|nnCounter:Inst_nnCounter ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; e              ; 0     ; Signed Integer                                                                         ;
; t              ; 6     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: chronometer:Inst_chronometer|MIN:Inst_MIN|nnCounter:Inst_nnCounter ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; e              ; 0     ; Signed Integer                                                                         ;
; t              ; 6     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:Inst_vga_initials_top|vga_640x480:Inst_vga_640x480" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "chronometer:Inst_chronometer|MIN:Inst_MIN"                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; down ; Input  ; Info     ; Stuck at GND                                                                        ;
; uen  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "chronometer:Inst_chronometer|SEC:Inst_SEC" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; down ; Input ; Info     ; Stuck at GND                                ;
+------+-------+----------+---------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "chronometer:Inst_chronometer|HONDERDSTEN:Inst_HONDERDSTEN" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; down ; Input ; Info     ; Stuck at GND                                                ;
+------+-------+----------+-------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "timer_func:Inst_Timerfunctie_top" ;
+-------+-------+----------+-----------------------------------+
; Port  ; Type  ; Severity ; Details                           ;
+-------+-------+----------+-----------------------------------+
; aloff ; Input ; Info     ; Stuck at VCC                      ;
+-------+-------+----------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock_func:Inst_Wekkerfunctie_top|UREN:Inst_UREN"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; od   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock_func:Inst_Wekkerfunctie_top|MIN:Inst_MIN"                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; uen  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_clock_func:Inst_Wekkerfunctie_top"                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; aloff  ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; clk4hz ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "time_func:Inst_tijdsfunctie|UREN:Inst_UREN" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                 ;
+------+-------+----------+----------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "time_func:Inst_tijdsfunctie|MIN:Inst_MIN" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                               ;
+------+-------+----------+--------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_divider:Inst_klokdeler|nnCounterV2:Inst_clk1Hz" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                           ;
; down ; Input ; Info     ; Stuck at GND                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_divider:Inst_klokdeler|nnCounterV2:Inst_clk4Hz" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                           ;
; down ; Input ; Info     ; Stuck at GND                                           ;
+------+-------+----------+--------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_divider:Inst_klokdeler|nnCounterV2:Inst_clk100Hz" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                             ;
; down ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 230                         ;
;     ENA               ; 26                          ;
;     ENA SCLR          ; 106                         ;
;     SCLR              ; 10                          ;
;     plain             ; 88                          ;
; arriav_lcell_comb     ; 378                         ;
;     arith             ; 116                         ;
;         1 data inputs ; 116                         ;
;     extend            ; 16                          ;
;         7 data inputs ; 16                          ;
;     normal            ; 246                         ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 20                          ;
;         4 data inputs ; 44                          ;
;         5 data inputs ; 46                          ;
;         6 data inputs ; 114                         ;
; boundary_port         ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.24                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Apr 11 22:16:32 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MultiFKlok -c MultiFKlok
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file x28_31counter.vhd
    Info (12022): Found design unit 1: X28_31Counter-Behavioral File: D:/intelFPGA_lite/program/Multi_func_clock/X28_31Counter.vhd Line: 28
    Info (12023): Found entity 1: X28_31Counter File: D:/intelFPGA_lite/program/Multi_func_clock/X28_31Counter.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file wekkerfunctie_top.vhd
    Info (12022): Found design unit 1: alarm_clock_func-Structural File: D:/intelFPGA_lite/program/Multi_func_clock/Wekkerfunctie_top.vhd Line: 36
    Info (12023): Found entity 1: alarm_clock_func File: D:/intelFPGA_lite/program/Multi_func_clock/Wekkerfunctie_top.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file weergavemodule.vhd
    Info (12022): Found design unit 1: display_module-Structural File: D:/intelFPGA_lite/program/Multi_func_clock/WeergaveModule.VHD Line: 81
    Info (12023): Found entity 1: display_module File: D:/intelFPGA_lite/program/Multi_func_clock/WeergaveModule.VHD Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file vga_synccounter.vhd
    Info (12022): Found design unit 1: vga_640x480-vga_640x480 File: D:/intelFPGA_lite/program/Multi_func_clock/vga_synccounter.vhd Line: 24
    Info (12023): Found entity 1: vga_640x480 File: D:/intelFPGA_lite/program/Multi_func_clock/vga_synccounter.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file vga_prom.vhd
    Info (12022): Found design unit 1: prom_DMH-prom_DMH File: D:/intelFPGA_lite/program/Multi_func_clock/vga_prom.vhd Line: 21
    Info (12023): Found entity 1: prom_DMH File: D:/intelFPGA_lite/program/Multi_func_clock/vga_prom.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file vga_initials_top.vhd
    Info (12022): Found design unit 1: VGA-structural File: D:/intelFPGA_lite/program/Multi_func_clock/vga_initials_top.vhd Line: 31
    Info (12023): Found entity 1: VGA File: D:/intelFPGA_lite/program/Multi_func_clock/vga_initials_top.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file vga_contentplacement.vhd
    Info (12022): Found design unit 1: vga_initials-vga_initials File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 47
    Info (12023): Found entity 1: vga_initials File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file uren.vhd
    Info (12022): Found design unit 1: UREN-Behavioral File: D:/intelFPGA_lite/program/Multi_func_clock/UREN.vhd Line: 25
    Info (12023): Found entity 1: UREN File: D:/intelFPGA_lite/program/Multi_func_clock/UREN.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file timerfunctie_top.vhd
    Info (12022): Found design unit 1: timer_func-Structural File: D:/intelFPGA_lite/program/Multi_func_clock/Timerfunctie_top.vhd Line: 32
    Info (12023): Found entity 1: timer_func File: D:/intelFPGA_lite/program/Multi_func_clock/Timerfunctie_top.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file tijdsfunctie_besturing.vhd
    Info (12022): Found design unit 1: besturing-Behavioral File: D:/intelFPGA_lite/program/Multi_func_clock/tijdsfunctie_besturing.vhd Line: 33
    Info (12023): Found entity 1: besturing File: D:/intelFPGA_lite/program/Multi_func_clock/tijdsfunctie_besturing.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file tijdsfunctie.vhd
    Info (12022): Found design unit 1: time_func-Structural File: D:/intelFPGA_lite/program/Multi_func_clock/tijdsfunctie.vhd Line: 32
    Info (12023): Found entity 1: time_func File: D:/intelFPGA_lite/program/Multi_func_clock/tijdsfunctie.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file state_bediening.vhd
    Info (12022): Found design unit 1: state_control-behavioral File: D:/intelFPGA_lite/program/Multi_func_clock/State_Bediening.vhd Line: 16
    Info (12023): Found entity 1: state_control File: D:/intelFPGA_lite/program/Multi_func_clock/State_Bediening.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file selctr.vhd
    Info (12022): Found design unit 1: selCtr-Behavioral File: D:/intelFPGA_lite/program/Multi_func_clock/selCtr.vhd Line: 22
    Info (12023): Found entity 1: selCtr File: D:/intelFPGA_lite/program/Multi_func_clock/selCtr.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file sel_uit_vga.vhd
    Info (12022): Found design unit 1: Sel_Uit_VGA-Behavioral File: D:/intelFPGA_lite/program/Multi_func_clock/Sel_Uit_VGA.vhd Line: 25
    Info (12023): Found entity 1: Sel_Uit_VGA File: D:/intelFPGA_lite/program/Multi_func_clock/Sel_Uit_VGA.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file sel_intern.vhd
    Info (12022): Found design unit 1: sel_intern-Behavioral File: D:/intelFPGA_lite/program/Multi_func_clock/sel_intern.vhd Line: 24
    Info (12023): Found entity 1: sel_intern File: D:/intelFPGA_lite/program/Multi_func_clock/sel_intern.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file sec.vhd
    Info (12022): Found design unit 1: SEC-Structural File: D:/intelFPGA_lite/program/Multi_func_clock/SEC.vhd Line: 25
    Info (12023): Found entity 1: SEC File: D:/intelFPGA_lite/program/Multi_func_clock/SEC.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file nncounterv2.vhd
    Info (12022): Found design unit 1: nnCounterV2-Behavioral File: D:/intelFPGA_lite/program/Multi_func_clock/nnCounterV2.vhd Line: 24
    Info (12023): Found entity 1: nnCounterV2 File: D:/intelFPGA_lite/program/Multi_func_clock/nnCounterV2.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file nncounter.vhd
    Info (12022): Found design unit 1: nnCounter-Behavioral File: D:/intelFPGA_lite/program/Multi_func_clock/nnCounter.vhd Line: 27
    Info (12023): Found entity 1: nnCounter File: D:/intelFPGA_lite/program/Multi_func_clock/nnCounter.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file multifklok.vhd
    Info (12022): Found design unit 1: MultiFKlok-Behavioral File: D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd Line: 28
    Info (12023): Found entity 1: MultiFKlok File: D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file min.vhd
    Info (12022): Found design unit 1: MIN-Structural File: D:/intelFPGA_lite/program/Multi_func_clock/MIN.vhd Line: 25
    Info (12023): Found entity 1: MIN File: D:/intelFPGA_lite/program/Multi_func_clock/MIN.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file maanden.vhd
    Info (12022): Found design unit 1: Maanden-Behavioral File: D:/intelFPGA_lite/program/Multi_func_clock/Maanden.vhd Line: 25
    Info (12023): Found entity 1: Maanden File: D:/intelFPGA_lite/program/Multi_func_clock/Maanden.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file klokdeler.vhd
    Info (12022): Found design unit 1: clock_divider-Structural File: D:/intelFPGA_lite/program/Multi_func_clock/klokdeler.vhd Line: 23
    Info (12023): Found entity 1: clock_divider File: D:/intelFPGA_lite/program/Multi_func_clock/klokdeler.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file keuze_uitgang_vga.vhd
    Info (12022): Found design unit 1: Keuze_Uitgang_VGA-Behavioral File: D:/intelFPGA_lite/program/Multi_func_clock/Keuze_Uitgang_VGA.vhd Line: 65
    Info (12023): Found entity 1: Keuze_Uitgang_VGA File: D:/intelFPGA_lite/program/Multi_func_clock/Keuze_Uitgang_VGA.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file jaren.vhd
    Info (12022): Found design unit 1: Jaren-Structure File: D:/intelFPGA_lite/program/Multi_func_clock/Jaren.vhd Line: 22
    Info (12023): Found entity 1: Jaren File: D:/intelFPGA_lite/program/Multi_func_clock/Jaren.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file honderdsten.vhd
    Info (12022): Found design unit 1: HONDERDSTEN-Structural File: D:/intelFPGA_lite/program/Multi_func_clock/honderdsten.vhd Line: 25
    Info (12023): Found entity 1: HONDERDSTEN File: D:/intelFPGA_lite/program/Multi_func_clock/honderdsten.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file debouncing.vhd
    Info (12022): Found design unit 1: debouncer-Behavioral File: D:/intelFPGA_lite/program/Multi_func_clock/debouncing.vhd Line: 22
    Info (12023): Found entity 1: debouncer File: D:/intelFPGA_lite/program/Multi_func_clock/debouncing.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file datumfunctie_top.vhd
    Info (12022): Found design unit 1: date_func-Structural File: D:/intelFPGA_lite/program/Multi_func_clock/Datumfunctie_top.vhd Line: 29
    Info (12023): Found entity 1: date_func File: D:/intelFPGA_lite/program/Multi_func_clock/Datumfunctie_top.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file dagen.vhd
    Info (12022): Found design unit 1: Dagen-Structure File: D:/intelFPGA_lite/program/Multi_func_clock/Dagen.vhd Line: 26
    Info (12023): Found entity 1: Dagen File: D:/intelFPGA_lite/program/Multi_func_clock/Dagen.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file countdown.vhd
    Info (12022): Found design unit 1: Countdown-Behavioral File: D:/intelFPGA_lite/program/Multi_func_clock/Countdown.vhd Line: 34
    Info (12023): Found entity 1: Countdown File: D:/intelFPGA_lite/program/Multi_func_clock/Countdown.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file convert_alarm.vhd
    Info (12022): Found design unit 1: Convert_Alarm-Behavioral File: D:/intelFPGA_lite/program/Multi_func_clock/Convert_Alarm.vhd Line: 21
    Info (12023): Found entity 1: Convert_Alarm File: D:/intelFPGA_lite/program/Multi_func_clock/Convert_Alarm.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file comporator.vhd
    Info (12022): Found design unit 1: Comporator-Behavioral File: D:/intelFPGA_lite/program/Multi_func_clock/Comporator.vhd Line: 28
    Info (12023): Found entity 1: Comporator File: D:/intelFPGA_lite/program/Multi_func_clock/Comporator.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file clk25mhz.vhd
    Info (12022): Found design unit 1: clk25MHz-Behavioral File: D:/intelFPGA_lite/program/Multi_func_clock/clk25MHz.vhd Line: 20
    Info (12023): Found entity 1: clk25MHz File: D:/intelFPGA_lite/program/Multi_func_clock/clk25MHz.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file chronometer_freeze.vhd
    Info (12022): Found design unit 1: c_freeze-Behavioral File: D:/intelFPGA_lite/program/Multi_func_clock/chronometer_freeze.vhd Line: 34
    Info (12023): Found entity 1: c_freeze File: D:/intelFPGA_lite/program/Multi_func_clock/chronometer_freeze.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file chronometer_besturing.vhd
    Info (12022): Found design unit 1: c_besturing-Behavioral File: D:/intelFPGA_lite/program/Multi_func_clock/chronometer_besturing.vhd Line: 28
    Info (12023): Found entity 1: c_besturing File: D:/intelFPGA_lite/program/Multi_func_clock/chronometer_besturing.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file chronometer.vhd
    Info (12022): Found design unit 1: chronometer-Structural File: D:/intelFPGA_lite/program/Multi_func_clock/chronometer.vhd Line: 37
    Info (12023): Found entity 1: chronometer File: D:/intelFPGA_lite/program/Multi_func_clock/chronometer.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file besturingwekf.vhd
    Info (12022): Found design unit 1: BesturingWekF-Behavioral File: D:/intelFPGA_lite/program/Multi_func_clock/BesturingWekF.vhd Line: 28
    Info (12023): Found entity 1: BesturingWekF File: D:/intelFPGA_lite/program/Multi_func_clock/BesturingWekF.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file besturingtif.vhd
    Info (12022): Found design unit 1: BesturingTiF-Behavioral File: D:/intelFPGA_lite/program/Multi_func_clock/BesturingTiF.vhd Line: 30
    Info (12023): Found entity 1: BesturingTiF File: D:/intelFPGA_lite/program/Multi_func_clock/BesturingTiF.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file besturingdatf.vhd
    Info (12022): Found design unit 1: BesturingDatF-Behavioral File: D:/intelFPGA_lite/program/Multi_func_clock/BesturingDatF.vhd Line: 28
    Info (12023): Found entity 1: BesturingDatF File: D:/intelFPGA_lite/program/Multi_func_clock/BesturingDatF.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file auto_alarm.vhd
    Info (12022): Found design unit 1: Auto_Alarm-Behavioral File: D:/intelFPGA_lite/program/Multi_func_clock/Auto_Alarm.vhd Line: 22
    Info (12023): Found entity 1: Auto_Alarm File: D:/intelFPGA_lite/program/Multi_func_clock/Auto_Alarm.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file alarm.vhd
    Info (12022): Found design unit 1: Alarm-Behavioral File: D:/intelFPGA_lite/program/Multi_func_clock/Alarm.vhd Line: 23
    Info (12023): Found entity 1: Alarm File: D:/intelFPGA_lite/program/Multi_func_clock/Alarm.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file 99counter.vhd
    Info (12022): Found design unit 1: X99Counter-Behavioral File: D:/intelFPGA_lite/program/Multi_func_clock/99Counter.vhd Line: 35
    Info (12023): Found entity 1: X99Counter File: D:/intelFPGA_lite/program/Multi_func_clock/99Counter.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file 12counter.vhd
    Info (12022): Found design unit 1: X12Counter-Behavioral File: D:/intelFPGA_lite/program/Multi_func_clock/12Counter.vhd Line: 27
    Info (12023): Found entity 1: X12Counter File: D:/intelFPGA_lite/program/Multi_func_clock/12Counter.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file 4counter.vhd
    Info (12022): Found design unit 1: X4Counter-Behavioral File: D:/intelFPGA_lite/program/Multi_func_clock/4Counter.vhd Line: 20
    Info (12023): Found entity 1: X4Counter File: D:/intelFPGA_lite/program/Multi_func_clock/4Counter.vhd Line: 13
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(380): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 380
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(382): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 382
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(384): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 384
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(386): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 386
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(388): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 388
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(390): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 390
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(392): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 392
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(394): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 394
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(396): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 396
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(398): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 398
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(400): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 400
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(402): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 402
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(404): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 404
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(406): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 406
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(408): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 408
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(410): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 410
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(412): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 412
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(414): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 414
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(416): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 416
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(418): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 418
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(420): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 420
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(422): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 422
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(424): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 424
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(426): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 426
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(428): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 428
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(430): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 430
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(432): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 432
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(434): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 434
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(436): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 436
Warning (10645): VHDL type inferencing warning at vga_contentplacement.vhd(438): two visible identifiers match "CONV_STD_LOGIC_VECTOR" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd Line: 438
Info (12127): Elaborating entity "MultiFKlok" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at MultiFKlok.vhd(231): used implicit default value for signal "btn1_int" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd Line: 231
Warning (10541): VHDL Signal Declaration warning at MultiFKlok.vhd(231): used implicit default value for signal "btn2_int" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd Line: 231
Warning (10541): VHDL Signal Declaration warning at MultiFKlok.vhd(231): used implicit default value for signal "btn3_int" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd Line: 231
Warning (10541): VHDL Signal Declaration warning at MultiFKlok.vhd(231): used implicit default value for signal "btn4_int" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd Line: 231
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:Inst_klokdeler" File: D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd Line: 258
Info (12128): Elaborating entity "clk25MHz" for hierarchy "clock_divider:Inst_klokdeler|clk25MHz:Inst_clk25MHz" File: D:/intelFPGA_lite/program/Multi_func_clock/klokdeler.vhd Line: 51
Info (12128): Elaborating entity "nnCounterV2" for hierarchy "clock_divider:Inst_klokdeler|nnCounterV2:Inst_clk100Hz" File: D:/intelFPGA_lite/program/Multi_func_clock/klokdeler.vhd Line: 58
Info (12128): Elaborating entity "nnCounterV2" for hierarchy "clock_divider:Inst_klokdeler|nnCounterV2:Inst_clk4Hz" File: D:/intelFPGA_lite/program/Multi_func_clock/klokdeler.vhd Line: 71
Info (12128): Elaborating entity "nnCounterV2" for hierarchy "clock_divider:Inst_klokdeler|nnCounterV2:Inst_clk1Hz" File: D:/intelFPGA_lite/program/Multi_func_clock/klokdeler.vhd Line: 84
Info (12128): Elaborating entity "state_control" for hierarchy "state_control:Inst_State_Bediening" File: D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd Line: 267
Info (12128): Elaborating entity "time_func" for hierarchy "time_func:Inst_tijdsfunctie" File: D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd Line: 278
Warning (10540): VHDL Signal Declaration warning at tijdsfunctie.vhd(93): used explicit default value for signal "t_mclr_int" because signal was never assigned a value File: D:/intelFPGA_lite/program/Multi_func_clock/tijdsfunctie.vhd Line: 93
Warning (10540): VHDL Signal Declaration warning at tijdsfunctie.vhd(93): used explicit default value for signal "t_uclr_int" because signal was never assigned a value File: D:/intelFPGA_lite/program/Multi_func_clock/tijdsfunctie.vhd Line: 93
Info (12128): Elaborating entity "besturing" for hierarchy "time_func:Inst_tijdsfunctie|besturing:Inst_besturing" File: D:/intelFPGA_lite/program/Multi_func_clock/tijdsfunctie.vhd Line: 98
Info (12128): Elaborating entity "SEC" for hierarchy "time_func:Inst_tijdsfunctie|SEC:Inst_SEC" File: D:/intelFPGA_lite/program/Multi_func_clock/tijdsfunctie.vhd Line: 115
Info (12128): Elaborating entity "nnCounter" for hierarchy "time_func:Inst_tijdsfunctie|SEC:Inst_SEC|nnCounter:Inst_nnCounter" File: D:/intelFPGA_lite/program/Multi_func_clock/SEC.vhd Line: 42
Info (12128): Elaborating entity "MIN" for hierarchy "time_func:Inst_tijdsfunctie|MIN:Inst_MIN" File: D:/intelFPGA_lite/program/Multi_func_clock/tijdsfunctie.vhd Line: 125
Info (12128): Elaborating entity "UREN" for hierarchy "time_func:Inst_tijdsfunctie|UREN:Inst_UREN" File: D:/intelFPGA_lite/program/Multi_func_clock/tijdsfunctie.vhd Line: 135
Info (12128): Elaborating entity "nnCounter" for hierarchy "time_func:Inst_tijdsfunctie|UREN:Inst_UREN|nnCounter:Inst_nnCounter" File: D:/intelFPGA_lite/program/Multi_func_clock/UREN.vhd Line: 44
Info (12128): Elaborating entity "date_func" for hierarchy "date_func:Inst_Datumfunctie_top" File: D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd Line: 296
Info (12128): Elaborating entity "selCtr" for hierarchy "date_func:Inst_Datumfunctie_top|selCtr:Inst_selCtr" File: D:/intelFPGA_lite/program/Multi_func_clock/Datumfunctie_top.vhd Line: 101
Info (12128): Elaborating entity "BesturingDatF" for hierarchy "date_func:Inst_Datumfunctie_top|BesturingDatF:Inst_BesturingDatF" File: D:/intelFPGA_lite/program/Multi_func_clock/Datumfunctie_top.vhd Line: 108
Warning (10492): VHDL Process Statement warning at BesturingDatF.vhd(71): signal "d_DEn_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/program/Multi_func_clock/BesturingDatF.vhd Line: 71
Warning (10492): VHDL Process Statement warning at BesturingDatF.vhd(72): signal "d_MEn_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/program/Multi_func_clock/BesturingDatF.vhd Line: 72
Warning (10492): VHDL Process Statement warning at BesturingDatF.vhd(73): signal "d_JEn_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/program/Multi_func_clock/BesturingDatF.vhd Line: 73
Warning (10492): VHDL Process Statement warning at BesturingDatF.vhd(74): signal "d_down_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/program/Multi_func_clock/BesturingDatF.vhd Line: 74
Info (12128): Elaborating entity "Dagen" for hierarchy "date_func:Inst_Datumfunctie_top|Dagen:Inst_Dagen" File: D:/intelFPGA_lite/program/Multi_func_clock/Datumfunctie_top.vhd Line: 122
Info (12128): Elaborating entity "X28_31Counter" for hierarchy "date_func:Inst_Datumfunctie_top|Dagen:Inst_Dagen|X28_31Counter:Inst_X28_31Counter" File: D:/intelFPGA_lite/program/Multi_func_clock/Dagen.vhd Line: 46
Info (12128): Elaborating entity "Maanden" for hierarchy "date_func:Inst_Datumfunctie_top|Maanden:Inst_Maanden" File: D:/intelFPGA_lite/program/Multi_func_clock/Datumfunctie_top.vhd Line: 135
Info (12128): Elaborating entity "X12Counter" for hierarchy "date_func:Inst_Datumfunctie_top|Maanden:Inst_Maanden|X12Counter:Inst_X12Counter" File: D:/intelFPGA_lite/program/Multi_func_clock/Maanden.vhd Line: 42
Warning (10492): VHDL Process Statement warning at 12Counter.vhd(139): signal "FEB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/program/Multi_func_clock/12Counter.vhd Line: 139
Warning (10492): VHDL Process Statement warning at 12Counter.vhd(140): signal "GMaand" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/program/Multi_func_clock/12Counter.vhd Line: 140
Info (12128): Elaborating entity "Jaren" for hierarchy "date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren" File: D:/intelFPGA_lite/program/Multi_func_clock/Datumfunctie_top.vhd Line: 147
Info (12128): Elaborating entity "X99Counter" for hierarchy "date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X99Counter:Inst_X99Counter" File: D:/intelFPGA_lite/program/Multi_func_clock/Jaren.vhd Line: 45
Info (12128): Elaborating entity "X4Counter" for hierarchy "date_func:Inst_Datumfunctie_top|Jaren:Inst_Jaren|X4Counter:Inst_X4Counter" File: D:/intelFPGA_lite/program/Multi_func_clock/Jaren.vhd Line: 53
Warning (10492): VHDL Process Statement warning at 4Counter.vhd(66): signal "SJ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/program/Multi_func_clock/4Counter.vhd Line: 66
Info (12128): Elaborating entity "alarm_clock_func" for hierarchy "alarm_clock_func:Inst_Wekkerfunctie_top" File: D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd Line: 313
Info (12128): Elaborating entity "BesturingWekF" for hierarchy "alarm_clock_func:Inst_Wekkerfunctie_top|BesturingWekF:Inst_BesturingWekF" File: D:/intelFPGA_lite/program/Multi_func_clock/Wekkerfunctie_top.vhd Line: 126
Warning (10492): VHDL Process Statement warning at BesturingWekF.vhd(83): signal "w_act_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/program/Multi_func_clock/BesturingWekF.vhd Line: 83
Warning (10492): VHDL Process Statement warning at BesturingWekF.vhd(84): signal "w_MinEn_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/program/Multi_func_clock/BesturingWekF.vhd Line: 84
Warning (10492): VHDL Process Statement warning at BesturingWekF.vhd(85): signal "w_UurEn_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/program/Multi_func_clock/BesturingWekF.vhd Line: 85
Warning (10492): VHDL Process Statement warning at BesturingWekF.vhd(87): signal "w_down_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/program/Multi_func_clock/BesturingWekF.vhd Line: 87
Warning (10492): VHDL Process Statement warning at BesturingWekF.vhd(88): signal "w_clr_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/program/Multi_func_clock/BesturingWekF.vhd Line: 88
Info (12128): Elaborating entity "Comporator" for hierarchy "alarm_clock_func:Inst_Wekkerfunctie_top|Comporator:Inst_Comporator" File: D:/intelFPGA_lite/program/Multi_func_clock/Wekkerfunctie_top.vhd Line: 157
Info (12128): Elaborating entity "Alarm" for hierarchy "alarm_clock_func:Inst_Wekkerfunctie_top|Alarm:Inst_Alarm" File: D:/intelFPGA_lite/program/Multi_func_clock/Wekkerfunctie_top.vhd Line: 172
Info (12128): Elaborating entity "timer_func" for hierarchy "timer_func:Inst_Timerfunctie_top" File: D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd Line: 334
Info (12128): Elaborating entity "BesturingTiF" for hierarchy "timer_func:Inst_Timerfunctie_top|BesturingTiF:Inst_BesturingTiF" File: D:/intelFPGA_lite/program/Multi_func_clock/Timerfunctie_top.vhd Line: 121
Warning (10492): VHDL Process Statement warning at BesturingTiF.vhd(94): signal "SEn_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/program/Multi_func_clock/BesturingTiF.vhd Line: 94
Warning (10492): VHDL Process Statement warning at BesturingTiF.vhd(95): signal "Ti_sEn_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/program/Multi_func_clock/BesturingTiF.vhd Line: 95
Warning (10492): VHDL Process Statement warning at BesturingTiF.vhd(96): signal "Ti_mEn_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/program/Multi_func_clock/BesturingTiF.vhd Line: 96
Warning (10492): VHDL Process Statement warning at BesturingTiF.vhd(97): signal "Ti_uEn_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/program/Multi_func_clock/BesturingTiF.vhd Line: 97
Warning (10492): VHDL Process Statement warning at BesturingTiF.vhd(98): signal "Ti_down_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/program/Multi_func_clock/BesturingTiF.vhd Line: 98
Warning (10492): VHDL Process Statement warning at BesturingTiF.vhd(99): signal "Ti_clr_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/program/Multi_func_clock/BesturingTiF.vhd Line: 99
Info (12128): Elaborating entity "Countdown" for hierarchy "timer_func:Inst_Timerfunctie_top|Countdown:Inst_Countdown" File: D:/intelFPGA_lite/program/Multi_func_clock/Timerfunctie_top.vhd Line: 137
Info (12128): Elaborating entity "Convert_Alarm" for hierarchy "timer_func:Inst_Timerfunctie_top|Convert_Alarm:Inst_Convert_Alarm" File: D:/intelFPGA_lite/program/Multi_func_clock/Timerfunctie_top.vhd Line: 155
Info (12128): Elaborating entity "Auto_Alarm" for hierarchy "timer_func:Inst_Timerfunctie_top|Auto_Alarm:Inst_Auto_Alarm" File: D:/intelFPGA_lite/program/Multi_func_clock/Timerfunctie_top.vhd Line: 163
Info (12128): Elaborating entity "chronometer" for hierarchy "chronometer:Inst_chronometer" File: D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd Line: 354
Warning (10036): Verilog HDL or VHDL warning at chronometer.vhd(108): object "uEn_int" assigned a value but never read File: D:/intelFPGA_lite/program/Multi_func_clock/chronometer.vhd Line: 108
Warning (10540): VHDL Signal Declaration warning at chronometer.vhd(110): used explicit default value for signal "down_int" because signal was never assigned a value File: D:/intelFPGA_lite/program/Multi_func_clock/chronometer.vhd Line: 110
Info (12128): Elaborating entity "c_besturing" for hierarchy "chronometer:Inst_chronometer|c_besturing:Inst_besturing" File: D:/intelFPGA_lite/program/Multi_func_clock/chronometer.vhd Line: 124
Info (12128): Elaborating entity "c_freeze" for hierarchy "chronometer:Inst_chronometer|c_freeze:Inst_freeze" File: D:/intelFPGA_lite/program/Multi_func_clock/chronometer.vhd Line: 137
Info (12128): Elaborating entity "HONDERDSTEN" for hierarchy "chronometer:Inst_chronometer|HONDERDSTEN:Inst_HONDERDSTEN" File: D:/intelFPGA_lite/program/Multi_func_clock/chronometer.vhd Line: 156
Info (12128): Elaborating entity "nnCounter" for hierarchy "chronometer:Inst_chronometer|HONDERDSTEN:Inst_HONDERDSTEN|nnCounter:Inst_eenheden" File: D:/intelFPGA_lite/program/Multi_func_clock/honderdsten.vhd Line: 43
Info (12128): Elaborating entity "display_module" for hierarchy "display_module:Inst_WeergaveModule" File: D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd Line: 376
Info (12128): Elaborating entity "Sel_Uit_VGA" for hierarchy "display_module:Inst_WeergaveModule|Sel_Uit_VGA:Inst_Sel_Uit_VGA" File: D:/intelFPGA_lite/program/Multi_func_clock/WeergaveModule.VHD Line: 159
Info (12128): Elaborating entity "Keuze_Uitgang_VGA" for hierarchy "display_module:Inst_WeergaveModule|Keuze_Uitgang_VGA:Inst_Keuze_Uitgang_VGA" File: D:/intelFPGA_lite/program/Multi_func_clock/WeergaveModule.VHD Line: 170
Info (12128): Elaborating entity "sel_intern" for hierarchy "display_module:Inst_WeergaveModule|sel_intern:Inst_sel_intern" File: D:/intelFPGA_lite/program/Multi_func_clock/WeergaveModule.VHD Line: 215
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:Inst_vga_initials_top" File: D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd Line: 444
Info (12128): Elaborating entity "vga_640x480" for hierarchy "VGA:Inst_vga_initials_top|vga_640x480:Inst_vga_640x480" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_initials_top.vhd Line: 82
Warning (10492): VHDL Process Statement warning at vga_synccounter.vhd(58): signal "vsenable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/program/Multi_func_clock/vga_synccounter.vhd Line: 58
Info (12128): Elaborating entity "vga_initials" for hierarchy "VGA:Inst_vga_initials_top|vga_initials:Inst_vga_initials" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_initials_top.vhd Line: 94
Info (12128): Elaborating entity "prom_DMH" for hierarchy "VGA:Inst_vga_initials_top|prom_DMH:Inst_prom_DMH" File: D:/intelFPGA_lite/program/Multi_func_clock/vga_initials_top.vhd Line: 125
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 90 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "btn1" File: D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd Line: 15
    Warning (15610): No output dependent on input pin "btn2" File: D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd Line: 16
    Warning (15610): No output dependent on input pin "btn3" File: D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd Line: 17
    Warning (15610): No output dependent on input pin "btn4" File: D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd Line: 18
    Warning (15610): No output dependent on input pin "clk4Hz" File: D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd Line: 24
Info (21057): Implemented 465 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 449 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 723 megabytes
    Info: Processing ended: Sat Apr 11 22:16:52 2020
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:30


