0.7
2020.2
Oct 19 2021
03:16:22
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/GPREG_IP/sim/GPREG_IP.v,1645091437,verilog,,E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/SysClkWizard/SysClkWizard_clk_wiz.v,,GPREG_IP,,,../../../../HTMega_FPGA.gen/sources_1/ip/SysClkWizard,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/Program_BRAM/sim/Program_BRAM.v,1645345928,verilog,,E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/GPREG_IP/sim/GPREG_IP.v,,Program_BRAM,,,../../../../HTMega_FPGA.gen/sources_1/ip/SysClkWizard,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/SysClkWizard/SysClkWizard.v,1645091624,verilog,,,,SysClkWizard,,,../../../../HTMega_FPGA.gen/sources_1/ip/SysClkWizard,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/SysClkWizard/SysClkWizard_clk_wiz.v,1645091623,verilog,,E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/SysClkWizard/SysClkWizard.v,,SysClkWizard_clk_wiz,,,../../../../HTMega_FPGA.gen/sources_1/ip/SysClkWizard,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/ALU_16bit.vhd,1645603255,vhdl,,,,alu_16bit,,,,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/BootLoader.vhd,1645477623,vhdl,,,,bootloader,,,,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/Boot_Mode_Controller.vhd,1645469374,vhdl,,,,boot_mode_controller,,,,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/Bus_Loader.vhd,1645293685,vhdl,,,,bus_loader,,,,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/Constants.vhd,1645091438,vhdl,E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/ALU_16bit.vhd;E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/BootLoader.vhd;E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/GPIO_Interface.vhd;E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/GP_Bus.vhd;E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/Instruction_Decoder.vhd;E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/Main.vhd;E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/Special_REG.vhd;E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/Timers.vhd;E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/UART_Interface.vhd,,,constants,,,,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/GPIO_Interface.vhd,1645480773,vhdl,,,,gpio_interface,,,,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/GPREG.vhd,1645091438,vhdl,,,,gpreg,,,,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/GP_Bus.vhd,1645522140,vhdl,,,,gp_bus,,,,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/GP_Bus_Master.vhd,1645520965,vhdl,,,,gp_bus_master,,,,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/GP_RegisterBank.vhd,1645465758,vhdl,,,,gp_registerbank,,,,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/Instruction_Decoder.vhd,1645544287,vhdl,,,,instruction_decoder,,,,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/Main.vhd,1645549701,vhdl,,,,main,,,,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/Memory_Loader.vhd,1645293664,vhdl,,,,memory_loader,,,,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/Memory_Writer.vhd,1645474292,vhdl,,,,memory_writer,,,,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/MicrosCounter.vhd,1645298250,vhdl,,,,microscounter,,,,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/PM_Controller.vhd,1645468948,vhdl,,,,pm_controller,,,,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/Program_Loader.vhd,1645458863,vhdl,,,,program_loader,,,,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/RAM_Controller.vhd,1645468921,vhdl,,,,ram_controller,,,,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/RAM_Loader.vhd,1645293909,vhdl,,,,ram_loader,,,,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/Special_REG.vhd,1645469168,vhdl,,,,special_registers,,,,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/Timer_16bit.vhd,1646128702,vhdl,,,,timer_16bit,,,,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/Timers.vhd,1645540114,vhdl,,,,timers,,,,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/UART_Interface.vhd,1645545419,vhdl,,,,uart_interface,,,,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/UART_Reciever.vhd,1645091438,vhdl,,,,uart_reciever,,,,,,,,
E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/UART_Transmitter.vhd,1645091438,vhdl,,,,uart_transmitter,,,,,,,,
