#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x633a9a4afdd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x633a9a47f490 .scope module, "tb_timer_ip" "tb_timer_ip" 3 3;
 .timescale -9 -12;
v0x633a9a4e91c0_0 .var "addr", 31 0;
v0x633a9a4e92a0_0 .var "clk", 0 0;
v0x633a9a4e9370_0 .net "rdata", 31 0, v0x633a9a4e8a60_0;  1 drivers
v0x633a9a4e9470_0 .var "resetn", 0 0;
v0x633a9a4e9540_0 .var "sel", 0 0;
v0x633a9a4e95e0_0 .net "timeout", 0 0, v0x633a9a4e8d80_0;  1 drivers
v0x633a9a4e96b0_0 .var "wdata", 31 0;
v0x633a9a4e9780_0 .var "we", 0 0;
S_0x633a9a47f620 .scope task, "bus_read" "bus_read" 3 57, 3 57 0, S_0x633a9a47f490;
 .timescale -9 -12;
v0x633a9a4b3960_0 .var "a", 31 0;
E_0x633a9a4c2810 .event posedge, v0x633a9a4aa2a0_0;
TD_tb_timer_ip.bus_read ;
    %wait E_0x633a9a4c2810;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x633a9a4e9540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x633a9a4e9780_0, 0;
    %load/vec4 v0x633a9a4b3960_0;
    %assign/vec4 v0x633a9a4e91c0_0, 0;
    %wait E_0x633a9a4c2810;
    %vpi_call/w 3 64 "$display", "[%0t] READ addr=0x%0h data=0x%0h", $time, v0x633a9a4b3960_0, v0x633a9a4e9370_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x633a9a4e9540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x633a9a4e91c0_0, 0;
    %end;
S_0x633a9a4e8140 .scope task, "bus_write" "bus_write" 3 39, 3 39 0, S_0x633a9a47f490;
 .timescale -9 -12;
v0x633a9a4b4570_0 .var "a", 31 0;
v0x633a9a4ac580_0 .var "d", 31 0;
TD_tb_timer_ip.bus_write ;
    %wait E_0x633a9a4c2810;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x633a9a4e9540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x633a9a4e9780_0, 0;
    %load/vec4 v0x633a9a4b4570_0;
    %assign/vec4 v0x633a9a4e91c0_0, 0;
    %load/vec4 v0x633a9a4ac580_0;
    %assign/vec4 v0x633a9a4e96b0_0, 0;
    %wait E_0x633a9a4c2810;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x633a9a4e9540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x633a9a4e9780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x633a9a4e91c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x633a9a4e96b0_0, 0;
    %end;
S_0x633a9a4e83c0 .scope module, "dut" "timer_ip" 3 20, 4 1 0, S_0x633a9a47f490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "timeout";
P_0x633a9a4ca2e0 .param/l "REG_CTRL" 1 4 19, C4<00000000000000000000000000000000>;
P_0x633a9a4ca320 .param/l "REG_LOAD" 1 4 20, C4<00000000000000000000000000000100>;
P_0x633a9a4ca360 .param/l "REG_STAT" 1 4 22, C4<00000000000000000000000000001100>;
P_0x633a9a4ca3a0 .param/l "REG_VALUE" 1 4 21, C4<00000000000000000000000000001000>;
v0x633a9a4ac620_0 .net "addr", 31 0, v0x633a9a4e91c0_0;  1 drivers
v0x633a9a4aa2a0_0 .net "clk", 0 0, v0x633a9a4e92a0_0;  1 drivers
v0x633a9a4aa8c0_0 .var "en", 0 0;
v0x633a9a4a8160_0 .var "load_reg", 31 0;
v0x633a9a4e8950_0 .var "mode", 0 0;
v0x633a9a4e8a60_0 .var "rdata", 31 0;
v0x633a9a4e8b40_0 .net "resetn", 0 0, v0x633a9a4e9470_0;  1 drivers
v0x633a9a4e8c00_0 .net "sel", 0 0, v0x633a9a4e9540_0;  1 drivers
L_0x7c4837285018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x633a9a4e8cc0_0 .net "tick", 0 0, L_0x7c4837285018;  1 drivers
v0x633a9a4e8d80_0 .var "timeout", 0 0;
v0x633a9a4e8e40_0 .var "value_reg", 31 0;
v0x633a9a4e8f20_0 .net "wdata", 31 0, v0x633a9a4e96b0_0;  1 drivers
v0x633a9a4e9000_0 .net "we", 0 0, v0x633a9a4e9780_0;  1 drivers
E_0x633a9a4c2360/0 .event anyedge, v0x633a9a4ac620_0, v0x633a9a4e8950_0, v0x633a9a4aa8c0_0, v0x633a9a4a8160_0;
E_0x633a9a4c2360/1 .event anyedge, v0x633a9a4e8e40_0, v0x633a9a4e8d80_0;
E_0x633a9a4c2360 .event/or E_0x633a9a4c2360/0, E_0x633a9a4c2360/1;
E_0x633a9a4c1ce0/0 .event negedge, v0x633a9a4e8b40_0;
E_0x633a9a4c1ce0/1 .event posedge, v0x633a9a4aa2a0_0;
E_0x633a9a4c1ce0 .event/or E_0x633a9a4c1ce0/0, E_0x633a9a4c1ce0/1;
    .scope S_0x633a9a4e83c0;
T_2 ;
    %wait E_0x633a9a4c1ce0;
    %load/vec4 v0x633a9a4e8b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x633a9a4aa8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x633a9a4e8950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x633a9a4a8160_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x633a9a4e8c00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0x633a9a4e9000_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x633a9a4ac620_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0x633a9a4e8f20_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x633a9a4aa8c0_0, 0;
    %load/vec4 v0x633a9a4e8f20_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x633a9a4e8950_0, 0;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0x633a9a4e8f20_0;
    %assign/vec4 v0x633a9a4a8160_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x633a9a4e83c0;
T_3 ;
    %wait E_0x633a9a4c1ce0;
    %load/vec4 v0x633a9a4e8b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x633a9a4e8e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x633a9a4e8d80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x633a9a4e8d80_0, 0;
    %load/vec4 v0x633a9a4aa8c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x633a9a4e8cc0_0;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x633a9a4e8e40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.5, 5;
    %load/vec4 v0x633a9a4e8e40_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x633a9a4e8e40_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x633a9a4e8d80_0, 0;
    %load/vec4 v0x633a9a4e8950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v0x633a9a4a8160_0;
    %assign/vec4 v0x633a9a4e8e40_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x633a9a4e8e40_0, 0;
T_3.8 ;
T_3.6 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x633a9a4e83c0;
T_4 ;
    %wait E_0x633a9a4c2360;
    %load/vec4 v0x633a9a4ac620_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x633a9a4e8a60_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x633a9a4e8950_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x633a9a4aa8c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x633a9a4e8a60_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x633a9a4a8160_0;
    %store/vec4 v0x633a9a4e8a60_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x633a9a4e8e40_0;
    %store/vec4 v0x633a9a4e8a60_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x633a9a4e8d80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x633a9a4e8a60_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x633a9a47f490;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0x633a9a4e92a0_0;
    %inv;
    %store/vec4 v0x633a9a4e92a0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x633a9a47f490;
T_6 ;
    %wait E_0x633a9a4c2810;
    %load/vec4 v0x633a9a4e95e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %vpi_call/w 3 76 "$display", "[%0t] >>> TIMEOUT ASSERTED <<<", $time {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x633a9a47f490;
T_7 ;
    %vpi_call/w 3 83 "$dumpfile", "timer_ip.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x633a9a47f490 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x633a9a47f490;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x633a9a4e92a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x633a9a4e9470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x633a9a4e9540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x633a9a4e9780_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x633a9a4e91c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x633a9a4e96b0_0, 0, 32;
    %vpi_call/w 3 99 "$display", "==== TIMER IP TESTBENCH START ====" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x633a9a4e9470_0, 0, 1;
    %vpi_call/w 3 104 "$display", "[%0t] Reset deasserted", $time {0 0 0};
    %vpi_call/w 3 109 "$display", "\012--- ONE-SHOT MODE TEST ---" {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x633a9a4b4570_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x633a9a4ac580_0, 0, 32;
    %fork TD_tb_timer_ip.bus_write, S_0x633a9a4e8140;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x633a9a4b4570_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x633a9a4ac580_0, 0, 32;
    %fork TD_tb_timer_ip.bus_write, S_0x633a9a4e8140;
    %join;
    %pushi/vec4 15, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x633a9a4c2810;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x633a9a4b3960_0, 0, 32;
    %fork TD_tb_timer_ip.bus_read, S_0x633a9a47f620;
    %join;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 122 "$display", "\012--- PERIODIC MODE TEST ---" {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x633a9a4b4570_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x633a9a4ac580_0, 0, 32;
    %fork TD_tb_timer_ip.bus_write, S_0x633a9a4e8140;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x633a9a4b4570_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x633a9a4ac580_0, 0, 32;
    %fork TD_tb_timer_ip.bus_write, S_0x633a9a4e8140;
    %join;
    %pushi/vec4 20, 0, 32;
T_8.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.3, 5;
    %jmp/1 T_8.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x633a9a4c2810;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x633a9a4b3960_0, 0, 32;
    %fork TD_tb_timer_ip.bus_read, S_0x633a9a47f620;
    %join;
    %jmp T_8.2;
T_8.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 135 "$display", "\012--- DISABLE TIMER ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x633a9a4b4570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x633a9a4ac580_0, 0, 32;
    %fork TD_tb_timer_ip.bus_write, S_0x633a9a4e8140;
    %join;
    %pushi/vec4 5, 0, 32;
T_8.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.5, 5;
    %jmp/1 T_8.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x633a9a4c2810;
    %jmp T_8.4;
T_8.5 ;
    %pop/vec4 1;
    %vpi_call/w 3 140 "$display", "\012==== SIMULATION END ====" {0 0 0};
    %vpi_call/w 3 141 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_timer_ip.v";
    "timer_ip.v";
