// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _extr_half_1_cent_HH_
#define _extr_half_1_cent_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "extract_third_and_fo_1.h"
#include "get_centroid_fh.h"
#include "extract_micro_roi.h"
#include "extr_half_1_cent_Rg6.h"

namespace ap_rtl {

struct extr_half_1_cent : public sc_module {
    // Port declarations 17
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<3> > line_bases_address0;
    sc_out< sc_logic > line_bases_ce0;
    sc_in< sc_lv<17> > line_bases_q0;
    sc_in< sc_lv<8> > eroded_data_V_dout;
    sc_in< sc_logic > eroded_data_V_empty_n;
    sc_out< sc_logic > eroded_data_V_read;
    sc_out< sc_lv<7> > centroids_address0;
    sc_out< sc_logic > centroids_ce0;
    sc_out< sc_logic > centroids_we0;
    sc_out< sc_lv<48> > centroids_d0;
    sc_in< sc_lv<48> > centroids_q0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<8> > ap_var_for_const0;


    // Module declarations
    extr_half_1_cent(sc_module_name name);
    SC_HAS_PROCESS(extr_half_1_cent);

    ~extr_half_1_cent();

    sc_trace_file* mVcdFile;

    extr_half_1_cent_Rg6* micro_roi_1_data_V_U;
    extr_half_1_cent_Rg6* micro_roi_0_data_V_U;
    extract_third_and_fo_1* grp_extract_third_and_fo_1_fu_189;
    get_centroid_fh* grp_get_centroid_fh_fu_203;
    extract_micro_roi* grp_extract_micro_roi_fu_217;
    sc_signal< sc_lv<15> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > line_index_fu_246_p2;
    sc_signal< sc_lv<3> > line_index_reg_462;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<64> > zext_ln208_fu_252_p1;
    sc_signal< sc_lv<64> > zext_ln208_reg_467;
    sc_signal< sc_lv<1> > icmp_ln207_fu_240_p2;
    sc_signal< sc_lv<1> > grp_fu_232_p3;
    sc_signal< sc_lv<1> > tmp_58_reg_477;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<16> > select_ln212_fu_297_p3;
    sc_signal< sc_lv<16> > select_ln212_reg_481;
    sc_signal< sc_lv<16> > select_ln212_1_fu_312_p3;
    sc_signal< sc_lv<16> > select_ln212_1_reg_488;
    sc_signal< sc_lv<16> > sub_ln215_fu_321_p2;
    sc_signal< sc_lv<16> > sub_ln215_reg_494;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<3> > line_index_1_fu_336_p2;
    sc_signal< sc_lv<3> > line_index_1_reg_502;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<64> > zext_ln230_fu_342_p1;
    sc_signal< sc_lv<64> > zext_ln230_reg_507;
    sc_signal< sc_lv<1> > icmp_ln229_fu_330_p2;
    sc_signal< sc_lv<1> > tmp_60_reg_517;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<16> > select_ln235_fu_399_p3;
    sc_signal< sc_lv<16> > select_ln235_reg_526;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<16> > select_ln235_1_fu_414_p3;
    sc_signal< sc_lv<16> > select_ln235_1_reg_533;
    sc_signal< sc_lv<16> > sub_ln238_fu_423_p2;
    sc_signal< sc_lv<16> > sub_ln238_reg_539;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<10> > micro_roi_1_data_V_address0;
    sc_signal< sc_logic > micro_roi_1_data_V_ce0;
    sc_signal< sc_logic > micro_roi_1_data_V_we0;
    sc_signal< sc_lv<8> > micro_roi_1_data_V_q0;
    sc_signal< sc_lv<10> > micro_roi_0_data_V_address0;
    sc_signal< sc_logic > micro_roi_0_data_V_ce0;
    sc_signal< sc_logic > micro_roi_0_data_V_we0;
    sc_signal< sc_lv<8> > micro_roi_0_data_V_q0;
    sc_signal< sc_logic > grp_extract_third_and_fo_1_fu_189_ap_start;
    sc_signal< sc_logic > grp_extract_third_and_fo_1_fu_189_ap_done;
    sc_signal< sc_logic > grp_extract_third_and_fo_1_fu_189_ap_idle;
    sc_signal< sc_logic > grp_extract_third_and_fo_1_fu_189_ap_ready;
    sc_signal< sc_lv<3> > grp_extract_third_and_fo_1_fu_189_line_bases_active_address0;
    sc_signal< sc_logic > grp_extract_third_and_fo_1_fu_189_line_bases_active_ce0;
    sc_signal< sc_logic > grp_extract_third_and_fo_1_fu_189_eroded_data_V_read;
    sc_signal< sc_lv<7> > grp_extract_third_and_fo_1_fu_189_centroids_address0;
    sc_signal< sc_logic > grp_extract_third_and_fo_1_fu_189_centroids_ce0;
    sc_signal< sc_logic > grp_extract_third_and_fo_1_fu_189_centroids_we0;
    sc_signal< sc_lv<48> > grp_extract_third_and_fo_1_fu_189_centroids_d0;
    sc_signal< sc_lv<10> > grp_get_centroid_fh_fu_203_micro_roi_data_V_address0;
    sc_signal< sc_logic > grp_get_centroid_fh_fu_203_micro_roi_data_V_ce0;
    sc_signal< sc_lv<8> > grp_get_centroid_fh_fu_203_micro_roi_data_V_d0;
    sc_signal< sc_lv<8> > grp_get_centroid_fh_fu_203_micro_roi_data_V_q0;
    sc_signal< sc_logic > grp_get_centroid_fh_fu_203_micro_roi_data_V_we0;
    sc_signal< sc_lv<10> > grp_get_centroid_fh_fu_203_micro_roi_data_V_address1;
    sc_signal< sc_logic > grp_get_centroid_fh_fu_203_micro_roi_data_V_ce1;
    sc_signal< sc_lv<8> > grp_get_centroid_fh_fu_203_micro_roi_data_V_d1;
    sc_signal< sc_logic > grp_get_centroid_fh_fu_203_micro_roi_data_V_we1;
    sc_signal< sc_lv<16> > grp_get_centroid_fh_fu_203_h_offset;
    sc_signal< sc_lv<8> > grp_get_centroid_fh_fu_203_v_offset;
    sc_signal< sc_lv<8> > grp_get_centroid_fh_fu_203_v_limit;
    sc_signal< sc_lv<16> > grp_get_centroid_fh_fu_203_h_limit;
    sc_signal< sc_lv<48> > grp_get_centroid_fh_fu_203_c;
    sc_signal< sc_logic > grp_get_centroid_fh_fu_203_ap_start;
    sc_signal< sc_logic > grp_get_centroid_fh_fu_203_c_ap_vld;
    sc_signal< sc_logic > grp_get_centroid_fh_fu_203_ap_done;
    sc_signal< sc_logic > grp_get_centroid_fh_fu_203_ap_ready;
    sc_signal< sc_logic > grp_get_centroid_fh_fu_203_ap_idle;
    sc_signal< sc_logic > grp_get_centroid_fh_fu_203_ap_continue;
    sc_signal< sc_logic > grp_extract_micro_roi_fu_217_ap_start;
    sc_signal< sc_logic > grp_extract_micro_roi_fu_217_ap_done;
    sc_signal< sc_logic > grp_extract_micro_roi_fu_217_ap_idle;
    sc_signal< sc_logic > grp_extract_micro_roi_fu_217_ap_ready;
    sc_signal< sc_logic > grp_extract_micro_roi_fu_217_img_in_mr_data_V_read;
    sc_signal< sc_lv<10> > grp_extract_micro_roi_fu_217_x_top;
    sc_signal< sc_lv<10> > grp_extract_micro_roi_fu_217_x_bottom;
    sc_signal< sc_lv<16> > grp_extract_micro_roi_fu_217_y_left;
    sc_signal< sc_lv<16> > grp_extract_micro_roi_fu_217_y_right;
    sc_signal< sc_lv<10> > grp_extract_micro_roi_fu_217_micro_roi_data_V_address0;
    sc_signal< sc_logic > grp_extract_micro_roi_fu_217_micro_roi_data_V_ce0;
    sc_signal< sc_logic > grp_extract_micro_roi_fu_217_micro_roi_data_V_we0;
    sc_signal< sc_lv<8> > grp_extract_micro_roi_fu_217_micro_roi_data_V_d0;
    sc_signal< sc_lv<3> > line_index_0_i_reg_166;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<3> > line_index_0_i2_reg_177;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > grp_extract_third_and_fo_1_fu_189_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > grp_get_centroid_fh_fu_203_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_sync_grp_get_centroid_fh_fu_203_ap_ready;
    sc_signal< sc_logic > ap_sync_grp_get_centroid_fh_fu_203_ap_done;
    sc_signal< bool > ap_block_state6_on_subcall_done;
    sc_signal< sc_logic > ap_sync_reg_grp_get_centroid_fh_fu_203_ap_ready;
    sc_signal< sc_logic > ap_sync_reg_grp_get_centroid_fh_fu_203_ap_done;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< bool > ap_block_state13_on_subcall_done;
    sc_signal< sc_lv<48> > c_fu_108;
    sc_signal< sc_lv<48> > c_1_fu_100;
    sc_signal< sc_logic > grp_extract_micro_roi_fu_217_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<64> > zext_ln239_1_fu_438_p1;
    sc_signal< sc_lv<16> > trunc_ln209_fu_257_p1;
    sc_signal< sc_lv<17> > zext_ln209_fu_261_p1;
    sc_signal< sc_lv<17> > y_left_fu_265_p2;
    sc_signal< sc_lv<17> > y_right_fu_271_p2;
    sc_signal< sc_lv<1> > tmp_59_fu_277_p3;
    sc_signal< sc_lv<16> > add_ln212_1_fu_291_p2;
    sc_signal< sc_lv<1> > icmp_ln211_fu_285_p2;
    sc_signal< sc_lv<16> > add_ln212_fu_306_p2;
    sc_signal< sc_lv<32> > centroids_y_11_load_s_fu_347_p4;
    sc_signal< sc_lv<32> > y_left_1_fu_367_p2;
    sc_signal< sc_lv<32> > y_right_1_fu_373_p2;
    sc_signal< sc_lv<16> > tmp_fu_357_p4;
    sc_signal< sc_lv<1> > tmp_61_fu_379_p3;
    sc_signal< sc_lv<16> > add_ln235_1_fu_393_p2;
    sc_signal< sc_lv<1> > icmp_ln234_fu_387_p2;
    sc_signal< sc_lv<16> > add_ln235_fu_408_p2;
    sc_signal< sc_lv<4> > zext_ln239_fu_428_p1;
    sc_signal< sc_lv<4> > add_ln239_fu_432_p2;
    sc_signal< sc_lv<15> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<15> ap_ST_fsm_state1;
    static const sc_lv<15> ap_ST_fsm_state2;
    static const sc_lv<15> ap_ST_fsm_state3;
    static const sc_lv<15> ap_ST_fsm_state4;
    static const sc_lv<15> ap_ST_fsm_state5;
    static const sc_lv<15> ap_ST_fsm_state6;
    static const sc_lv<15> ap_ST_fsm_state7;
    static const sc_lv<15> ap_ST_fsm_state8;
    static const sc_lv<15> ap_ST_fsm_state9;
    static const sc_lv<15> ap_ST_fsm_state10;
    static const sc_lv<15> ap_ST_fsm_state11;
    static const sc_lv<15> ap_ST_fsm_state12;
    static const sc_lv<15> ap_ST_fsm_state13;
    static const sc_lv<15> ap_ST_fsm_state14;
    static const sc_lv<15> ap_ST_fsm_state15;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_5;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<8> ap_const_lv8_A1;
    static const sc_lv<8> ap_const_lv8_86;
    static const sc_lv<8> ap_const_lv8_13;
    static const sc_lv<8> ap_const_lv8_1B;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<10> ap_const_lv10_A1;
    static const sc_lv<10> ap_const_lv10_86;
    static const sc_lv<10> ap_const_lv10_B4;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<17> ap_const_lv17_1FFF0;
    static const sc_lv<17> ap_const_lv17_10;
    static const sc_lv<17> ap_const_lv17_13F;
    static const sc_lv<16> ap_const_lv16_FFF0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<16> ap_const_lv16_10;
    static const sc_lv<16> ap_const_lv16_13F;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_FFFFFFF1;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_13F;
    static const sc_lv<16> ap_const_lv16_FFF1;
    static const sc_lv<16> ap_const_lv16_F;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<8> ap_const_lv8_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln212_1_fu_291_p2();
    void thread_add_ln212_fu_306_p2();
    void thread_add_ln235_1_fu_393_p2();
    void thread_add_ln235_fu_408_p2();
    void thread_add_ln239_fu_432_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state13_on_subcall_done();
    void thread_ap_block_state6_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_grp_get_centroid_fh_fu_203_ap_done();
    void thread_ap_sync_grp_get_centroid_fh_fu_203_ap_ready();
    void thread_centroids_address0();
    void thread_centroids_ce0();
    void thread_centroids_d0();
    void thread_centroids_we0();
    void thread_centroids_y_11_load_s_fu_347_p4();
    void thread_eroded_data_V_read();
    void thread_grp_extract_micro_roi_fu_217_ap_start();
    void thread_grp_extract_micro_roi_fu_217_x_bottom();
    void thread_grp_extract_micro_roi_fu_217_x_top();
    void thread_grp_extract_micro_roi_fu_217_y_left();
    void thread_grp_extract_micro_roi_fu_217_y_right();
    void thread_grp_extract_third_and_fo_1_fu_189_ap_start();
    void thread_grp_fu_232_p3();
    void thread_grp_get_centroid_fh_fu_203_ap_continue();
    void thread_grp_get_centroid_fh_fu_203_ap_start();
    void thread_grp_get_centroid_fh_fu_203_h_limit();
    void thread_grp_get_centroid_fh_fu_203_h_offset();
    void thread_grp_get_centroid_fh_fu_203_micro_roi_data_V_q0();
    void thread_grp_get_centroid_fh_fu_203_v_limit();
    void thread_grp_get_centroid_fh_fu_203_v_offset();
    void thread_icmp_ln207_fu_240_p2();
    void thread_icmp_ln211_fu_285_p2();
    void thread_icmp_ln229_fu_330_p2();
    void thread_icmp_ln234_fu_387_p2();
    void thread_line_bases_address0();
    void thread_line_bases_ce0();
    void thread_line_index_1_fu_336_p2();
    void thread_line_index_fu_246_p2();
    void thread_micro_roi_0_data_V_address0();
    void thread_micro_roi_0_data_V_ce0();
    void thread_micro_roi_0_data_V_we0();
    void thread_micro_roi_1_data_V_address0();
    void thread_micro_roi_1_data_V_ce0();
    void thread_micro_roi_1_data_V_we0();
    void thread_select_ln212_1_fu_312_p3();
    void thread_select_ln212_fu_297_p3();
    void thread_select_ln235_1_fu_414_p3();
    void thread_select_ln235_fu_399_p3();
    void thread_sub_ln215_fu_321_p2();
    void thread_sub_ln238_fu_423_p2();
    void thread_tmp_59_fu_277_p3();
    void thread_tmp_61_fu_379_p3();
    void thread_tmp_fu_357_p4();
    void thread_trunc_ln209_fu_257_p1();
    void thread_y_left_1_fu_367_p2();
    void thread_y_left_fu_265_p2();
    void thread_y_right_1_fu_373_p2();
    void thread_y_right_fu_271_p2();
    void thread_zext_ln208_fu_252_p1();
    void thread_zext_ln209_fu_261_p1();
    void thread_zext_ln230_fu_342_p1();
    void thread_zext_ln239_1_fu_438_p1();
    void thread_zext_ln239_fu_428_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
