Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,13
design__inferred_latch__count,0
design__instance__count,777
design__instance__area,6251
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,7
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00031198712531477213
power__switching__total,0.0001177697631646879
power__leakage__total,7.590792883149788E-9
power__total,0.0004297644773032516
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.25557368056373575
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2554521944058303
timing__hold__ws__corner:nom_tt_025C_1v80,0.3268864160767404
timing__setup__ws__corner:nom_tt_025C_1v80,18.22251201511147
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.326886
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,20.936806
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,7
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2573178132291737
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2572004626521519
timing__hold__ws__corner:nom_ss_100C_1v60,0.867996366017893
timing__setup__ws__corner:nom_ss_100C_1v60,16.768297447408457
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.867996
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,16.768297
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,7
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.25458288975296317
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25445996030508483
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11587825471603325
timing__setup__ws__corner:nom_ff_n40C_1v95,18.74472186081378
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.115878
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,22.397329
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,7
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2539094562027552
clock__skew__worst_setup,0.25377825559310946
timing__hold__ws,0.11164885998410827
timing__setup__ws,16.686268838958703
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.111649
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.686270
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 110.8 121.52
design__core__bbox,5.52 10.88 104.88 108.8
design__io,131
design__die__area,13464.4
design__core__area,9729.33
design__instance__count__stdcell,777
design__instance__area__stdcell,6251
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.64249
design__instance__utilization__stdcell,0.64249
design__instance__count__class:buffer,32
design__instance__count__class:inverter,1
design__instance__count__class:sequential_cell,97
design__instance__count__class:multi_input_combinational_cell,258
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,613
design__instance__count__class:tap_cell,133
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,129
design__io__hpwl,7244316
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,13411.2
design__violations,0
design__instance__count__class:timing_repair_buffer,241
design__instance__count__class:clock_buffer,10
design__instance__count__class:clock_inverter,5
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,83
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,703
route__net__special,2
route__drc_errors__iter:1,254
route__wirelength__iter:1,14501
route__drc_errors__iter:2,88
route__wirelength__iter:2,14322
route__drc_errors__iter:3,78
route__wirelength__iter:3,14252
route__drc_errors__iter:4,0
route__wirelength__iter:4,14246
route__drc_errors,0
route__wirelength,14246
route__vias,4021
route__vias__singlecut,4021
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,205.2
timing__unannotated_net__count__corner:nom_tt_025C_1v80,7
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,7
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,7
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,7
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.25479166719864854
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2546625205016565
timing__hold__ws__corner:min_tt_025C_1v80,0.3222610047807315
timing__setup__ws__corner:min_tt_025C_1v80,18.262787354870255
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.322261
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,20.984884
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,7
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,7
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.256613987322807
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2564903639855187
timing__hold__ws__corner:min_ss_100C_1v60,0.8620966406981793
timing__setup__ws__corner:min_ss_100C_1v60,16.856426065417228
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.862097
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,16.856426
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,7
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,7
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2539094562027552
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25377825559310946
timing__hold__ws__corner:min_ff_n40C_1v95,0.11164885998410827
timing__setup__ws__corner:min_ff_n40C_1v95,18.772202101896493
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.111649
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,22.429424
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,7
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,7
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2569187990628385
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2569187990628385
timing__hold__ws__corner:max_tt_025C_1v80,0.3321855107231449
timing__setup__ws__corner:max_tt_025C_1v80,18.174537944592988
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.332186
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,20.890514
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,7
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,7
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.25856137407422664
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.25856137407422664
timing__hold__ws__corner:max_ss_100C_1v60,0.8772496866117868
timing__setup__ws__corner:max_ss_100C_1v60,16.686268838958703
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.877250
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,16.686270
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,7
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,7
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.25577371500285495
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.25577371500285495
timing__hold__ws__corner:max_ff_n40C_1v95,0.1210160339523974
timing__setup__ws__corner:max_ff_n40C_1v95,18.713692458665562
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.121016
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,22.367384
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,7
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,7
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.7996
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000399926
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0003119
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000704155
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0003119
design_powergrid__voltage__worst,0.0003119
design_powergrid__voltage__worst__net:VPWR,1.7996
design_powergrid__drop__worst,0.000399926
design_powergrid__drop__worst__net:VPWR,0.000399926
design_powergrid__voltage__worst__net:VGND,0.0003119
design_powergrid__drop__worst__net:VGND,0.0003119
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000082000000000000000948026379621325077096116729080677032470703125
ir__drop__worst,0.0004000000000000000191686944095437183932517655193805694580078125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
