// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// Generated by Quartus Prime Version 17.0 (Build Build 595 04/25/2017)
// Created on Sun Nov 19 20:46:19 2017

Frame_Makers Frame_Makers_inst
(
	.ERROR(ERROR_sig) ,	// input  ERROR_sig
	.reset(reset_sig) ,	// input  reset_sig
	.RX(RX_sig) ,	// input  RX_sig
	.SP(SP_sig) ,	// input  SP_sig
	.F_IDF(F_IDF_sig) ,	// output  F_IDF_sig
	.F_CRC(F_CRC_sig) ,	// output  F_CRC_sig
	.F_CRC_D(F_CRC_D_sig) ,	// output  F_CRC_D_sig
	.F_ACK_D(F_ACK_D_sig) ,	// output  F_ACK_D_sig
	.F_EOF(F_EOF_sig) ,	// output  F_EOF_sig
	.F_STF(F_STF_sig) ,	// output  F_STF_sig
	.BRS(BRS_sig) ,	// output  BRS_sig
	.EDL(EDL_sig) ,	// output  EDL_sig
	.IDE(IDE_sig) ,	// output  IDE_sig
	.RTR(RTR_sig) ,	// output  RTR_sig
	.EOF(EOF_sig) ,	// output [6:0] EOF_sig
	.CRC(CRC_sig) ,	// output [14:0] CRC_sig
	.DLC(DLC_sig) ,	// output [3:0] DLC_sig
	.IDF_ex(IDF_ex_sig) ,	// output [17:0] IDF_ex_sig
	.IDF(IDF_sig) 	// output [10:0] IDF_sig
);

