m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
Z1 !s12c _opt
R0
R1
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dD:/UVM/UVM_MAIN_PROJECT/testrun
T_opt
Z3 !s11d mem_ctrl_pkg D:/UVM/UVM_MAIN_PROJECT/testrun/work 1 mem_ctrl_if 1 D:/UVM/UVM_MAIN_PROJECT/testrun/work 
Z4 !s11d uvm_pkg C:/questasim64_2024.1/uvm-1.1d 1 mem_ctrl_if 1 D:/UVM/UVM_MAIN_PROJECT/testrun/work 
!s110 1743445134
V7k^kNoSn4gF[2XUWi?O]I3
Z5 04 6 4 work tb_top fast 0
=1-c8940283264f-67eadc8c-239-4c20
R0
Z6 !s12f OEM100
Z7 !s12b OEM100
Z8 !s124 OEM100
o-quiet -auto_acc_if_foreign -work work
Z9 tCvgOpt 0
n@_opt
Z10 OL;O;2024.1;79
R2
vmem_ctrl
Z11 2tb_top.sv
Z12 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z13 DXx6 mtiUvm 7 uvm_pkg 0 22 MiVhEBb9cnBN5^J=<XBKI2
Z14 DXx4 work 12 mem_ctrl_pkg 0 22 fCGEEcLHh55[D=iiQQ;P[2
Z15 DXx4 work 14 tb_top_sv_unit 0 22 Qmaa[ZQjdefHHz3A<mnoQ3
Z16 !s110 1744022908
Z17 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 aOcTECZH<Fdf?=QiNY:^H2
IjYC=fkRBAGU2Ie9iSBozH0
Z18 !s105 tb_top_sv_unit
S1
R2
Z19 w1744015416
8dut_1.1.sv
Z20 Fdut_1.1.sv
!i122 755
L0 1 384
Z21 OL;L;2024.1;79
31
Z22 !s108 1744022907.000000
Z23 !s107 interface.sv|dut_1.1.sv|test.sv|env.sv|scoreboard.sv|agent.sv|monitor.sv|driver.sv|wr_sequence.sv|randomize_sequence.sv|wr_invld_sequence.sv|rst_sequence.sv|rd_sequence.sv|cmd_n_sequence.sv|transaction.sv|mem_ctrl_pkg.sv|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|tb_top.sv|
Z24 !s90 tb_top.sv|-work|./work|-statslog|qrun.out/stats_log|-writesessionid|+qrun.out/top_dus|-csession=incr|-csessionid=7|
!i113 0
Z25 o-work ./work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R9
Ymem_ctrl_if
R11
R12
R13
R14
R15
R16
R17
r1
!s85 0
!i10b 1
!s100 1DN^2W7WP0Q2a?9j@<4`H1
I>J8FgLU@=UGY?J[5YZ7>Q3
R18
S1
R2
w1743502482
8interface.sv
Z26 Finterface.sv
!i122 755
Z27 L0 1 0
R21
31
R22
R23
R24
!i113 0
R25
R9
Xmem_ctrl_pkg
!i114 1
R11
!s115 mem_ctrl_if
R12
R13
R16
VfCGEEcLHh55[D=iiQQ;P[2
r1
!s85 0
!i10b 1
!s100 ^WY_4j]efPPL[N2k;g7@m3
IfCGEEcLHh55[D=iiQQ;P[2
S1
R2
w1744022888
Z28 Fmem_ctrl_pkg.sv
Z29 FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh
Ftransaction.sv
Fcmd_n_sequence.sv
Frd_sequence.sv
Frst_sequence.sv
Fwr_invld_sequence.sv
Frandomize_sequence.sv
Fwr_sequence.sv
Fdriver.sv
Fmonitor.sv
Fagent.sv
Fscoreboard.sv
Fenv.sv
Ftest.sv
!i122 755
R27
R21
31
R22
R23
R24
!i113 0
R25
R9
Tmem_ctrl_tb_opt
R3
R4
!s110 1743444277
Vj7dbkY2cEl::<DMSd1UaO2
Z30 04 11 4 work mem_ctrl_tb fast 0
!s102 +cover=bcfst
R0
R6
R7
R8
o+cover=bcfst
R9
nmem_ctrl_tb_opt
R10
R2
Tqrun_opt
R3
!s11d uvm_pkg D:/SV/uvm-1.1d 1 mem_ctrl_if 1 D:/UVM/UVM_MAIN_PROJECT/testrun/work 
!s110 1743342713
VAGFZ2b]mnfc9`NJ]:[Gee1
R30
R0
R6
R7
R8
Z31 o-work ./work
R9
nqrun_opt
R10
R2
Tqrun_opt_1
R3
R4
!s110 1744022910
Vz5Y46AEnTc?fefDn8g`[33
R5
R0
R6
R7
R8
R31
R9
nqrun_opt_1
R10
Tqrun_opt_2
R3
!s11d ref_model_sv_unit D:/UVM/UVM_MAIN_PROJECT/testrun/work 1 mem_ctrl_if 1 D:/UVM/UVM_MAIN_PROJECT/testrun/work 
R4
!s110 1743678001
V:bAaZkCecRiZhUPUXh3:`2
04 2 4 work tb fast 0
R0
R6
R7
R8
R31
R9
nqrun_opt_2
R10
R2
vtb_top
R11
R12
R13
R14
R15
R16
R17
r1
!s85 0
!i10b 1
!s100 FnZ]FL]]hah]B670a?WER0
I:bmF5EC_[`VzPXzYaTlC22
R18
S1
R2
w1743620532
Z32 8tb_top.sv
Z33 Ftb_top.sv
!i122 755
L0 12 35
R21
31
R22
R23
R24
!i113 0
R25
R9
Xtb_top_sv_unit
R11
R12
R13
R14
R16
VQmaa[ZQjdefHHz3A<mnoQ3
r1
!s85 0
!i10b 1
!s100 ]8z_ILoaJ<2EYHod0kA?h0
IQmaa[ZQjdefHHz3A<mnoQ3
!i103 1
S1
R2
R19
R32
R33
R29
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh
R28
R20
R26
!i122 755
L0 3 0
R21
31
R22
R23
R24
!i113 0
R25
R9
