Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 376226fe0c4f4bf1adf9bb1b39f68a01 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_signed
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Registers [registers_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture processor_arq of entity xil_defaultlib.processor [processor_default]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="C:/TPEDa...]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="C:/TPEDa...]
Compiling architecture processor_tb_arq of entity xil_defaultlib.processor_tb
Built simulation snapshot processor_tb_behav
