/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  reg [7:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [3:0] celloutsig_0_51z;
  reg [15:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_73z;
  reg [25:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_12z;
  reg [9:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_73z = celloutsig_0_39z ? celloutsig_0_51z[1] : celloutsig_0_11z[4];
  assign celloutsig_0_23z = celloutsig_0_7z[4] ? celloutsig_0_7z[22] : celloutsig_0_16z;
  assign celloutsig_1_4z = !(in_data[156] ? celloutsig_1_1z : celloutsig_1_0z);
  assign celloutsig_0_2z = !(in_data[29] ? in_data[53] : celloutsig_0_0z);
  assign celloutsig_0_31z = ~celloutsig_0_18z;
  assign celloutsig_1_2z = ~celloutsig_1_0z;
  assign celloutsig_0_10z = ~celloutsig_0_9z[1];
  assign celloutsig_1_1z = ~((in_data[173] | in_data[133]) & (in_data[114] | celloutsig_1_0z));
  assign celloutsig_1_19z = ~((celloutsig_1_15z | celloutsig_1_16z) & (celloutsig_1_13z[6] | celloutsig_1_13z[6]));
  assign celloutsig_0_15z = ~((celloutsig_0_4z | celloutsig_0_6z[1]) & (celloutsig_0_5z[15] | celloutsig_0_10z));
  assign celloutsig_0_4z = celloutsig_0_3z | celloutsig_0_1z[2];
  assign celloutsig_0_18z = celloutsig_0_4z | celloutsig_0_14z;
  assign celloutsig_1_0z = in_data[145] ^ in_data[143];
  assign celloutsig_1_3z = celloutsig_1_2z ^ celloutsig_1_0z;
  assign celloutsig_1_6z = celloutsig_1_4z ^ celloutsig_1_1z;
  assign celloutsig_0_8z = celloutsig_0_2z ^ celloutsig_0_7z[24];
  assign celloutsig_0_36z = celloutsig_0_5z[15:10] > { celloutsig_0_0z, celloutsig_0_29z, celloutsig_0_9z, celloutsig_0_30z };
  assign celloutsig_1_8z = { in_data[138:128], celloutsig_1_2z, celloutsig_1_6z } > { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z[6:3], 1'h1, celloutsig_1_5z[1:0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_26z = celloutsig_0_7z[12:3] <= { celloutsig_0_9z[2:1], celloutsig_0_12z };
  assign celloutsig_0_0z = in_data[72:66] && in_data[66:60];
  assign celloutsig_0_14z = { celloutsig_0_1z[2], celloutsig_0_1z, celloutsig_0_4z } < { in_data[33:30], celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_72z = celloutsig_0_20z & ~(celloutsig_0_26z);
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } !== celloutsig_0_1z;
  assign celloutsig_1_15z = celloutsig_1_7z[3:0] !== { celloutsig_1_13z[2:0], celloutsig_1_9z };
  assign celloutsig_0_39z = & { celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_9z = & { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_2z, in_data[160:146] };
  assign celloutsig_0_29z = ^ { celloutsig_0_7z[18], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_30z = ^ { celloutsig_0_11z[3:1], celloutsig_0_2z };
  assign celloutsig_0_6z = { celloutsig_0_5z[13:7], celloutsig_0_0z } >> { celloutsig_0_5z[13:8], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z } - { celloutsig_1_5z[4:3], 1'h1, celloutsig_1_5z[1], celloutsig_1_1z };
  assign celloutsig_1_12z = in_data[138:134] - { celloutsig_1_7z[3:1], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_18z = celloutsig_1_5z[6:3] - { celloutsig_1_12z[4:2], celloutsig_1_8z };
  assign celloutsig_0_9z = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_8z } ~^ { celloutsig_0_7z[18:17], celloutsig_0_3z };
  assign celloutsig_0_11z = { celloutsig_0_7z[5:1], celloutsig_0_2z } ~^ { in_data[94:90], celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[35:32] ~^ in_data[55:52];
  assign celloutsig_0_16z = ~((celloutsig_0_1z[3] & celloutsig_0_15z) | celloutsig_0_3z);
  always_latch
    if (clkin_data[64]) celloutsig_0_51z = 4'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_51z = { celloutsig_0_11z[4], celloutsig_0_36z, celloutsig_0_4z, celloutsig_0_37z };
  always_latch
    if (clkin_data[64]) celloutsig_0_5z = 16'h0000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_5z = { in_data[44:39], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z };
  always_latch
    if (clkin_data[64]) celloutsig_0_7z = 26'h0000000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_7z = { in_data[19:11], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z };
  always_latch
    if (clkin_data[96]) celloutsig_1_13z = 10'h000;
    else if (!clkin_data[0]) celloutsig_1_13z = { celloutsig_1_5z[5:3], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_12z = 8'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_12z = { celloutsig_0_1z[1], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_37z = ~((celloutsig_0_31z & celloutsig_0_18z) | (celloutsig_0_7z[17] & celloutsig_0_16z));
  assign celloutsig_1_16z = ~((celloutsig_1_7z[1] & celloutsig_1_7z[2]) | (celloutsig_1_12z[4] & celloutsig_1_2z));
  assign celloutsig_0_20z = ~((celloutsig_0_1z[1] & celloutsig_0_7z[1]) | (celloutsig_0_16z & celloutsig_0_15z));
  assign { celloutsig_1_5z[1:0], celloutsig_1_5z[6:3] } = { celloutsig_1_4z, celloutsig_1_3z, in_data[188:185] } ~^ { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_5z[2] = 1'h1;
  assign { out_data[131:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
