Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 02:14:26 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_299_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 Delay1No10_instance/Y_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 1.062ns (30.205%)  route 2.454ns (69.795%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 6.751 - 4.000 ) 
    Source Clock Delay      (SCD):    3.356ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.405ns (routing 1.167ns, distribution 1.238ns)
  Clock Net Delay (Destination): 2.091ns (routing 1.060ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=27654, routed)       2.405     3.356    Delay1No10_instance/clk_IBUF_BUFG
    SLICE_X127Y370       FDCE                                         r  Delay1No10_instance/Y_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y370       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.435 r  Delay1No10_instance/Y_reg[27]/Q
                         net (fo=7, routed)           0.915     4.350    Delay1No10_instance/Q[27]
    SLICE_X121Y315       LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     4.498 r  Delay1No10_instance/geqOp_carry__0_i_11__1/O
                         net (fo=1, routed)           0.022     4.520    Sum10_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[5]
    SLICE_X121Y315       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.679 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.705    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X121Y316       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.757 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.267     5.024    Delay1No10_instance/CO[0]
    SLICE_X120Y316       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     5.074 r  Delay1No10_instance/shiftedFracY_d1[49]_i_8__1/O
                         net (fo=2, routed)           0.114     5.188    Delay1No10_instance/shiftedFracY_d1[49]_i_8__1_n_0
    SLICE_X121Y316       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     5.338 r  Delay1No10_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.168     5.506    Delay1No10_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X121Y317       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     5.656 r  Delay1No10_instance/shiftedFracY_d1[12]_i_3__1/O
                         net (fo=33, routed)          0.329     5.985    Delay1No11_instance/shiftVal__5[0]
    SLICE_X119Y313       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     6.109 r  Delay1No11_instance/shiftedFracY_d1[38]_i_2__1/O
                         net (fo=4, routed)           0.311     6.420    Delay1No11_instance/level2[15]
    SLICE_X121Y310       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     6.570 r  Delay1No11_instance/shiftedFracY_d1[10]_i_2__1/O
                         net (fo=2, routed)           0.302     6.872    Sum10_1_impl_instance/FPAddSubOp_instance/level4[10]
    SLICE_X118Y310       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=27654, routed)       2.091     6.751    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X118Y310       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/C
                         clock pessimism              0.398     7.149    
                         clock uncertainty           -0.035     7.113    
    SLICE_X118Y310       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     7.138    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.138    
                         arrival time                          -6.872    
  -------------------------------------------------------------------
                         slack                                  0.267    




