// Seed: 3014983503
module module_0;
  bit  id_1;
  wire id_2;
  assign id_1 = id_1;
  assign id_1 = -1;
  always id_1 <= -1;
  supply1 id_3, id_4;
  wire id_5;
  always id_6;
  assign module_1.type_21 = 0;
  id_7(
      .id_0(1),
      .id_1(id_3),
      .id_2((-1)),
      .id_3(-1),
      .id_4(id_4),
      .id_5(1),
      .id_6(-1),
      .id_7(id_4 && -1)
  );
  wire id_8, id_9;
  time id_10, id_11 = 1'd0;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input uwire id_2,
    input supply1 id_3,
    output supply1 id_4,
    output tri0 id_5,
    input wand id_6,
    output wire id_7,
    input supply1 id_8,
    input wire id_9,
    output wor id_10,
    input wire id_11,
    input tri1 id_12,
    output supply1 id_13,
    output wor id_14,
    output wor id_15,
    output uwire id_16
);
  wire id_18, id_19, id_20;
  module_0 modCall_1 ();
endmodule
