// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xshufflenetv2.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XShufflenetv2_CfgInitialize(XShufflenetv2 *InstancePtr, XShufflenetv2_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Ctl_BaseAddress = ConfigPtr->Ctl_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XShufflenetv2_Start(XShufflenetv2 *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XShufflenetv2_ReadReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_AP_CTRL) & 0x80;
    XShufflenetv2_WriteReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_AP_CTRL, Data | 0x01);
}

u32 XShufflenetv2_IsDone(XShufflenetv2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XShufflenetv2_ReadReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XShufflenetv2_IsIdle(XShufflenetv2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XShufflenetv2_ReadReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XShufflenetv2_IsReady(XShufflenetv2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XShufflenetv2_ReadReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XShufflenetv2_EnableAutoRestart(XShufflenetv2 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XShufflenetv2_WriteReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_AP_CTRL, 0x80);
}

void XShufflenetv2_DisableAutoRestart(XShufflenetv2 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XShufflenetv2_WriteReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_AP_CTRL, 0);
}

u32 XShufflenetv2_Get_return(XShufflenetv2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XShufflenetv2_ReadReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_AP_RETURN);
    return Data;
}
void XShufflenetv2_Set_image_V(XShufflenetv2 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XShufflenetv2_WriteReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_IMAGE_V_DATA, Data);
}

u32 XShufflenetv2_Get_image_V(XShufflenetv2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XShufflenetv2_ReadReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_IMAGE_V_DATA);
    return Data;
}

void XShufflenetv2_Set_conv1_weight_V(XShufflenetv2 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XShufflenetv2_WriteReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_CONV1_WEIGHT_V_DATA, Data);
}

u32 XShufflenetv2_Get_conv1_weight_V(XShufflenetv2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XShufflenetv2_ReadReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_CONV1_WEIGHT_V_DATA);
    return Data;
}

void XShufflenetv2_Set_shuffle_conv_3x3_V(XShufflenetv2 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XShufflenetv2_WriteReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_SHUFFLE_CONV_3X3_V_DATA, Data);
}

u32 XShufflenetv2_Get_shuffle_conv_3x3_V(XShufflenetv2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XShufflenetv2_ReadReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_SHUFFLE_CONV_3X3_V_DATA);
    return Data;
}

void XShufflenetv2_Set_shuffle_conv_1x1_V(XShufflenetv2 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XShufflenetv2_WriteReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_SHUFFLE_CONV_1X1_V_DATA, Data);
}

u32 XShufflenetv2_Get_shuffle_conv_1x1_V(XShufflenetv2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XShufflenetv2_ReadReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_SHUFFLE_CONV_1X1_V_DATA);
    return Data;
}

void XShufflenetv2_Set_conv_last_weight_V(XShufflenetv2 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XShufflenetv2_WriteReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_CONV_LAST_WEIGHT_V_DATA, Data);
}

u32 XShufflenetv2_Get_conv_last_weight_V(XShufflenetv2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XShufflenetv2_ReadReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_CONV_LAST_WEIGHT_V_DATA);
    return Data;
}

void XShufflenetv2_Set_fc_weight_V(XShufflenetv2 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XShufflenetv2_WriteReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_FC_WEIGHT_V_DATA, Data);
}

u32 XShufflenetv2_Get_fc_weight_V(XShufflenetv2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XShufflenetv2_ReadReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_FC_WEIGHT_V_DATA);
    return Data;
}

void XShufflenetv2_Set_bias_V(XShufflenetv2 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XShufflenetv2_WriteReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_BIAS_V_DATA, Data);
}

u32 XShufflenetv2_Get_bias_V(XShufflenetv2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XShufflenetv2_ReadReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_BIAS_V_DATA);
    return Data;
}

void XShufflenetv2_Set_fc_output_V(XShufflenetv2 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XShufflenetv2_WriteReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_FC_OUTPUT_V_DATA, Data);
}

u32 XShufflenetv2_Get_fc_output_V(XShufflenetv2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XShufflenetv2_ReadReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_FC_OUTPUT_V_DATA);
    return Data;
}

void XShufflenetv2_InterruptGlobalEnable(XShufflenetv2 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XShufflenetv2_WriteReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_GIE, 1);
}

void XShufflenetv2_InterruptGlobalDisable(XShufflenetv2 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XShufflenetv2_WriteReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_GIE, 0);
}

void XShufflenetv2_InterruptEnable(XShufflenetv2 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XShufflenetv2_ReadReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_IER);
    XShufflenetv2_WriteReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_IER, Register | Mask);
}

void XShufflenetv2_InterruptDisable(XShufflenetv2 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XShufflenetv2_ReadReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_IER);
    XShufflenetv2_WriteReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_IER, Register & (~Mask));
}

void XShufflenetv2_InterruptClear(XShufflenetv2 *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XShufflenetv2_WriteReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_ISR, Mask);
}

u32 XShufflenetv2_InterruptGetEnabled(XShufflenetv2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XShufflenetv2_ReadReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_IER);
}

u32 XShufflenetv2_InterruptGetStatus(XShufflenetv2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XShufflenetv2_ReadReg(InstancePtr->Ctl_BaseAddress, XSHUFFLENETV2_CTL_ADDR_ISR);
}

