
ST3215.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c20  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000370  08003d2c  08003d2c  00004d2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800409c  0800409c  00006070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800409c  0800409c  0000509c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080040a4  080040a4  00006070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080040a4  080040a4  000050a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080040a8  080040a8  000050a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  080040ac  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000035c  20000070  0800411c  00006070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003cc  0800411c  000063cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000088a6  00000000  00000000  00006099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ad5  00000000  00000000  0000e93f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000870  00000000  00000000  00010418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000065b  00000000  00000000  00010c88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001809a  00000000  00000000  000112e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009555  00000000  00000000  0002937d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008466e  00000000  00000000  000328d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b6f40  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002cb8  00000000  00000000  000b6f84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  000b9c3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08003d14 	.word	0x08003d14

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08003d14 	.word	0x08003d14

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b088      	sub	sp, #32
 8000160:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000162:	f107 0310 	add.w	r3, r7, #16
 8000166:	2200      	movs	r2, #0
 8000168:	601a      	str	r2, [r3, #0]
 800016a:	605a      	str	r2, [r3, #4]
 800016c:	609a      	str	r2, [r3, #8]
 800016e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000170:	4b2d      	ldr	r3, [pc, #180]	@ (8000228 <MX_GPIO_Init+0xcc>)
 8000172:	699b      	ldr	r3, [r3, #24]
 8000174:	4a2c      	ldr	r2, [pc, #176]	@ (8000228 <MX_GPIO_Init+0xcc>)
 8000176:	f043 0310 	orr.w	r3, r3, #16
 800017a:	6193      	str	r3, [r2, #24]
 800017c:	4b2a      	ldr	r3, [pc, #168]	@ (8000228 <MX_GPIO_Init+0xcc>)
 800017e:	699b      	ldr	r3, [r3, #24]
 8000180:	f003 0310 	and.w	r3, r3, #16
 8000184:	60fb      	str	r3, [r7, #12]
 8000186:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000188:	4b27      	ldr	r3, [pc, #156]	@ (8000228 <MX_GPIO_Init+0xcc>)
 800018a:	699b      	ldr	r3, [r3, #24]
 800018c:	4a26      	ldr	r2, [pc, #152]	@ (8000228 <MX_GPIO_Init+0xcc>)
 800018e:	f043 0320 	orr.w	r3, r3, #32
 8000192:	6193      	str	r3, [r2, #24]
 8000194:	4b24      	ldr	r3, [pc, #144]	@ (8000228 <MX_GPIO_Init+0xcc>)
 8000196:	699b      	ldr	r3, [r3, #24]
 8000198:	f003 0320 	and.w	r3, r3, #32
 800019c:	60bb      	str	r3, [r7, #8]
 800019e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001a0:	4b21      	ldr	r3, [pc, #132]	@ (8000228 <MX_GPIO_Init+0xcc>)
 80001a2:	699b      	ldr	r3, [r3, #24]
 80001a4:	4a20      	ldr	r2, [pc, #128]	@ (8000228 <MX_GPIO_Init+0xcc>)
 80001a6:	f043 0304 	orr.w	r3, r3, #4
 80001aa:	6193      	str	r3, [r2, #24]
 80001ac:	4b1e      	ldr	r3, [pc, #120]	@ (8000228 <MX_GPIO_Init+0xcc>)
 80001ae:	699b      	ldr	r3, [r3, #24]
 80001b0:	f003 0304 	and.w	r3, r3, #4
 80001b4:	607b      	str	r3, [r7, #4]
 80001b6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000228 <MX_GPIO_Init+0xcc>)
 80001ba:	699b      	ldr	r3, [r3, #24]
 80001bc:	4a1a      	ldr	r2, [pc, #104]	@ (8000228 <MX_GPIO_Init+0xcc>)
 80001be:	f043 0308 	orr.w	r3, r3, #8
 80001c2:	6193      	str	r3, [r2, #24]
 80001c4:	4b18      	ldr	r3, [pc, #96]	@ (8000228 <MX_GPIO_Init+0xcc>)
 80001c6:	699b      	ldr	r3, [r3, #24]
 80001c8:	f003 0308 	and.w	r3, r3, #8
 80001cc:	603b      	str	r3, [r7, #0]
 80001ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80001d0:	2200      	movs	r2, #0
 80001d2:	2120      	movs	r1, #32
 80001d4:	4815      	ldr	r0, [pc, #84]	@ (800022c <MX_GPIO_Init+0xd0>)
 80001d6:	f001 fb5f 	bl	8001898 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80001da:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80001de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80001e0:	4b13      	ldr	r3, [pc, #76]	@ (8000230 <MX_GPIO_Init+0xd4>)
 80001e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001e4:	2300      	movs	r3, #0
 80001e6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80001e8:	f107 0310 	add.w	r3, r7, #16
 80001ec:	4619      	mov	r1, r3
 80001ee:	4811      	ldr	r0, [pc, #68]	@ (8000234 <MX_GPIO_Init+0xd8>)
 80001f0:	f001 f9ce 	bl	8001590 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80001f4:	2320      	movs	r3, #32
 80001f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001f8:	2301      	movs	r3, #1
 80001fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001fc:	2300      	movs	r3, #0
 80001fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000200:	2302      	movs	r3, #2
 8000202:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000204:	f107 0310 	add.w	r3, r7, #16
 8000208:	4619      	mov	r1, r3
 800020a:	4808      	ldr	r0, [pc, #32]	@ (800022c <MX_GPIO_Init+0xd0>)
 800020c:	f001 f9c0 	bl	8001590 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000210:	2200      	movs	r2, #0
 8000212:	2100      	movs	r1, #0
 8000214:	2028      	movs	r0, #40	@ 0x28
 8000216:	f001 f984 	bl	8001522 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800021a:	2028      	movs	r0, #40	@ 0x28
 800021c:	f001 f99d 	bl	800155a <HAL_NVIC_EnableIRQ>

}
 8000220:	bf00      	nop
 8000222:	3720      	adds	r7, #32
 8000224:	46bd      	mov	sp, r7
 8000226:	bd80      	pop	{r7, pc}
 8000228:	40021000 	.word	0x40021000
 800022c:	40010800 	.word	0x40010800
 8000230:	10110000 	.word	0x10110000
 8000234:	40011000 	.word	0x40011000

08000238 <PC_Send>:
/* USER CODE END PFP */

/* USER CODE BEGIN 0 */

void PC_Send(const char *msg)
{
 8000238:	b580      	push	{r7, lr}
 800023a:	b082      	sub	sp, #8
 800023c:	af00      	add	r7, sp, #0
 800023e:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 8000240:	6878      	ldr	r0, [r7, #4]
 8000242:	f7ff ff83 	bl	800014c <strlen>
 8000246:	4603      	mov	r3, r0
 8000248:	b29a      	uxth	r2, r3
 800024a:	2364      	movs	r3, #100	@ 0x64
 800024c:	6879      	ldr	r1, [r7, #4]
 800024e:	4803      	ldr	r0, [pc, #12]	@ (800025c <PC_Send+0x24>)
 8000250:	f002 f814 	bl	800227c <HAL_UART_Transmit>
}
 8000254:	bf00      	nop
 8000256:	3708      	adds	r7, #8
 8000258:	46bd      	mov	sp, r7
 800025a:	bd80      	pop	{r7, pc}
 800025c:	20000234 	.word	0x20000234

08000260 <SendFeedbackToPC>:

void SendFeedbackToPC(void)
{
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	b08d      	sub	sp, #52	@ 0x34
 8000264:	af06      	add	r7, sp, #24
    for(int i = 0; i < NUM_SERVOS; i++) {
 8000266:	2300      	movs	r3, #0
 8000268:	617b      	str	r3, [r7, #20]
 800026a:	e07b      	b.n	8000364 <SendFeedbackToPC+0x104>
        u8 id = servo_ids[i];
 800026c:	4a42      	ldr	r2, [pc, #264]	@ (8000378 <SendFeedbackToPC+0x118>)
 800026e:	697b      	ldr	r3, [r7, #20]
 8000270:	4413      	add	r3, r2
 8000272:	781b      	ldrb	r3, [r3, #0]
 8000274:	74fb      	strb	r3, [r7, #19]
        int result = STS3215_FeedBack(&hservo, id, &feedback[i]);
 8000276:	697a      	ldr	r2, [r7, #20]
 8000278:	4613      	mov	r3, r2
 800027a:	00db      	lsls	r3, r3, #3
 800027c:	1a9b      	subs	r3, r3, r2
 800027e:	005b      	lsls	r3, r3, #1
 8000280:	4a3e      	ldr	r2, [pc, #248]	@ (800037c <SendFeedbackToPC+0x11c>)
 8000282:	441a      	add	r2, r3
 8000284:	7cfb      	ldrb	r3, [r7, #19]
 8000286:	4619      	mov	r1, r3
 8000288:	483d      	ldr	r0, [pc, #244]	@ (8000380 <SendFeedbackToPC+0x120>)
 800028a:	f000 fdb4 	bl	8000df6 <STS3215_FeedBack>
 800028e:	60f8      	str	r0, [r7, #12]

        if(result > 0) {
 8000290:	68fb      	ldr	r3, [r7, #12]
 8000292:	2b00      	cmp	r3, #0
 8000294:	dd57      	ble.n	8000346 <SendFeedbackToPC+0xe6>
            sprintf(tx_buf, "$FB,%d,%d,%d,%d,%d,%d,%d,%d\n",
 8000296:	7cf9      	ldrb	r1, [r7, #19]
                    id,
                    feedback[i].Position,
 8000298:	4838      	ldr	r0, [pc, #224]	@ (800037c <SendFeedbackToPC+0x11c>)
 800029a:	697a      	ldr	r2, [r7, #20]
 800029c:	4613      	mov	r3, r2
 800029e:	00db      	lsls	r3, r3, #3
 80002a0:	1a9b      	subs	r3, r3, r2
 80002a2:	005b      	lsls	r3, r3, #1
 80002a4:	4403      	add	r3, r0
 80002a6:	f9b3 3000 	ldrsh.w	r3, [r3]
            sprintf(tx_buf, "$FB,%d,%d,%d,%d,%d,%d,%d,%d\n",
 80002aa:	469c      	mov	ip, r3
                    feedback[i].Speed,
 80002ac:	4833      	ldr	r0, [pc, #204]	@ (800037c <SendFeedbackToPC+0x11c>)
 80002ae:	697a      	ldr	r2, [r7, #20]
 80002b0:	4613      	mov	r3, r2
 80002b2:	00db      	lsls	r3, r3, #3
 80002b4:	1a9b      	subs	r3, r3, r2
 80002b6:	005b      	lsls	r3, r3, #1
 80002b8:	4403      	add	r3, r0
 80002ba:	3302      	adds	r3, #2
 80002bc:	f9b3 3000 	ldrsh.w	r3, [r3]
            sprintf(tx_buf, "$FB,%d,%d,%d,%d,%d,%d,%d,%d\n",
 80002c0:	461c      	mov	r4, r3
                    feedback[i].Load,
 80002c2:	482e      	ldr	r0, [pc, #184]	@ (800037c <SendFeedbackToPC+0x11c>)
 80002c4:	697a      	ldr	r2, [r7, #20]
 80002c6:	4613      	mov	r3, r2
 80002c8:	00db      	lsls	r3, r3, #3
 80002ca:	1a9b      	subs	r3, r3, r2
 80002cc:	005b      	lsls	r3, r3, #1
 80002ce:	4403      	add	r3, r0
 80002d0:	3304      	adds	r3, #4
 80002d2:	f9b3 3000 	ldrsh.w	r3, [r3]
            sprintf(tx_buf, "$FB,%d,%d,%d,%d,%d,%d,%d,%d\n",
 80002d6:	461d      	mov	r5, r3
                    feedback[i].Temperature,
 80002d8:	4828      	ldr	r0, [pc, #160]	@ (800037c <SendFeedbackToPC+0x11c>)
 80002da:	697a      	ldr	r2, [r7, #20]
 80002dc:	4613      	mov	r3, r2
 80002de:	00db      	lsls	r3, r3, #3
 80002e0:	1a9b      	subs	r3, r3, r2
 80002e2:	005b      	lsls	r3, r3, #1
 80002e4:	4403      	add	r3, r0
 80002e6:	3307      	adds	r3, #7
 80002e8:	781b      	ldrb	r3, [r3, #0]
            sprintf(tx_buf, "$FB,%d,%d,%d,%d,%d,%d,%d,%d\n",
 80002ea:	461e      	mov	r6, r3
                    feedback[i].Voltage,
 80002ec:	4823      	ldr	r0, [pc, #140]	@ (800037c <SendFeedbackToPC+0x11c>)
 80002ee:	697a      	ldr	r2, [r7, #20]
 80002f0:	4613      	mov	r3, r2
 80002f2:	00db      	lsls	r3, r3, #3
 80002f4:	1a9b      	subs	r3, r3, r2
 80002f6:	005b      	lsls	r3, r3, #1
 80002f8:	4403      	add	r3, r0
 80002fa:	3306      	adds	r3, #6
 80002fc:	781b      	ldrb	r3, [r3, #0]
            sprintf(tx_buf, "$FB,%d,%d,%d,%d,%d,%d,%d,%d\n",
 80002fe:	607b      	str	r3, [r7, #4]
                    feedback[i].Current,
 8000300:	481e      	ldr	r0, [pc, #120]	@ (800037c <SendFeedbackToPC+0x11c>)
 8000302:	697a      	ldr	r2, [r7, #20]
 8000304:	4613      	mov	r3, r2
 8000306:	00db      	lsls	r3, r3, #3
 8000308:	1a9b      	subs	r3, r3, r2
 800030a:	005b      	lsls	r3, r3, #1
 800030c:	4403      	add	r3, r0
 800030e:	330a      	adds	r3, #10
 8000310:	f9b3 3000 	ldrsh.w	r3, [r3]
            sprintf(tx_buf, "$FB,%d,%d,%d,%d,%d,%d,%d,%d\n",
 8000314:	603b      	str	r3, [r7, #0]
                    feedback[i].Moving);
 8000316:	4819      	ldr	r0, [pc, #100]	@ (800037c <SendFeedbackToPC+0x11c>)
 8000318:	697a      	ldr	r2, [r7, #20]
 800031a:	4613      	mov	r3, r2
 800031c:	00db      	lsls	r3, r3, #3
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	005b      	lsls	r3, r3, #1
 8000322:	4403      	add	r3, r0
 8000324:	3308      	adds	r3, #8
 8000326:	781b      	ldrb	r3, [r3, #0]
            sprintf(tx_buf, "$FB,%d,%d,%d,%d,%d,%d,%d,%d\n",
 8000328:	9305      	str	r3, [sp, #20]
 800032a:	683a      	ldr	r2, [r7, #0]
 800032c:	9204      	str	r2, [sp, #16]
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	9303      	str	r3, [sp, #12]
 8000332:	9602      	str	r6, [sp, #8]
 8000334:	9501      	str	r5, [sp, #4]
 8000336:	9400      	str	r4, [sp, #0]
 8000338:	4663      	mov	r3, ip
 800033a:	460a      	mov	r2, r1
 800033c:	4911      	ldr	r1, [pc, #68]	@ (8000384 <SendFeedbackToPC+0x124>)
 800033e:	4812      	ldr	r0, [pc, #72]	@ (8000388 <SendFeedbackToPC+0x128>)
 8000340:	f002 fbb8 	bl	8002ab4 <siprintf>
 8000344:	e005      	b.n	8000352 <SendFeedbackToPC+0xf2>
        } else {
            sprintf(tx_buf, "$FB,%d,OFFLINE\n", id);
 8000346:	7cfb      	ldrb	r3, [r7, #19]
 8000348:	461a      	mov	r2, r3
 800034a:	4910      	ldr	r1, [pc, #64]	@ (800038c <SendFeedbackToPC+0x12c>)
 800034c:	480e      	ldr	r0, [pc, #56]	@ (8000388 <SendFeedbackToPC+0x128>)
 800034e:	f002 fbb1 	bl	8002ab4 <siprintf>
        }
        PC_Send(tx_buf);
 8000352:	480d      	ldr	r0, [pc, #52]	@ (8000388 <SendFeedbackToPC+0x128>)
 8000354:	f7ff ff70 	bl	8000238 <PC_Send>
        HAL_Delay(5);  // Small delay between each servo
 8000358:	2005      	movs	r0, #5
 800035a:	f000 ffe7 	bl	800132c <HAL_Delay>
    for(int i = 0; i < NUM_SERVOS; i++) {
 800035e:	697b      	ldr	r3, [r7, #20]
 8000360:	3301      	adds	r3, #1
 8000362:	617b      	str	r3, [r7, #20]
 8000364:	697b      	ldr	r3, [r7, #20]
 8000366:	2b04      	cmp	r3, #4
 8000368:	dd80      	ble.n	800026c <SendFeedbackToPC+0xc>
    }
    PC_Send("$END\n");
 800036a:	4809      	ldr	r0, [pc, #36]	@ (8000390 <SendFeedbackToPC+0x130>)
 800036c:	f7ff ff64 	bl	8000238 <PC_Send>
}
 8000370:	bf00      	nop
 8000372:	371c      	adds	r7, #28
 8000374:	46bd      	mov	sp, r7
 8000376:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000378:	20000000 	.word	0x20000000
 800037c:	20000098 	.word	0x20000098
 8000380:	2000008c 	.word	0x2000008c
 8000384:	08003d2c 	.word	0x08003d2c
 8000388:	200000e0 	.word	0x200000e0
 800038c:	08003d4c 	.word	0x08003d4c
 8000390:	08003d5c 	.word	0x08003d5c

08000394 <CheckForCommand>:

void CheckForCommand(void)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	b082      	sub	sp, #8
 8000398:	af00      	add	r7, sp, #0
    uint8_t byte;

    // Check if data available (non-blocking)
    while(HAL_UART_Receive(&huart2, &byte, 1, 1) == HAL_OK) {
 800039a:	e024      	b.n	80003e6 <CheckForCommand+0x52>
        if(byte == '\n' || byte == '\r') {
 800039c:	79fb      	ldrb	r3, [r7, #7]
 800039e:	2b0a      	cmp	r3, #10
 80003a0:	d002      	beq.n	80003a8 <CheckForCommand+0x14>
 80003a2:	79fb      	ldrb	r3, [r7, #7]
 80003a4:	2b0d      	cmp	r3, #13
 80003a6:	d110      	bne.n	80003ca <CheckForCommand+0x36>
            if(rx_index > 0) {
 80003a8:	4b16      	ldr	r3, [pc, #88]	@ (8000404 <CheckForCommand+0x70>)
 80003aa:	881b      	ldrh	r3, [r3, #0]
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d01a      	beq.n	80003e6 <CheckForCommand+0x52>
                rx_buffer[rx_index] = '\0';
 80003b0:	4b14      	ldr	r3, [pc, #80]	@ (8000404 <CheckForCommand+0x70>)
 80003b2:	881b      	ldrh	r3, [r3, #0]
 80003b4:	461a      	mov	r2, r3
 80003b6:	4b14      	ldr	r3, [pc, #80]	@ (8000408 <CheckForCommand+0x74>)
 80003b8:	2100      	movs	r1, #0
 80003ba:	5499      	strb	r1, [r3, r2]
                ProcessCommand(rx_buffer);
 80003bc:	4812      	ldr	r0, [pc, #72]	@ (8000408 <CheckForCommand+0x74>)
 80003be:	f000 f827 	bl	8000410 <ProcessCommand>
                rx_index = 0;
 80003c2:	4b10      	ldr	r3, [pc, #64]	@ (8000404 <CheckForCommand+0x70>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	801a      	strh	r2, [r3, #0]
            if(rx_index > 0) {
 80003c8:	e00d      	b.n	80003e6 <CheckForCommand+0x52>
            }
        } else {
            if(rx_index < RX_BUFFER_SIZE - 1) {
 80003ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000404 <CheckForCommand+0x70>)
 80003cc:	881b      	ldrh	r3, [r3, #0]
 80003ce:	2b7e      	cmp	r3, #126	@ 0x7e
 80003d0:	d809      	bhi.n	80003e6 <CheckForCommand+0x52>
                rx_buffer[rx_index++] = byte;
 80003d2:	4b0c      	ldr	r3, [pc, #48]	@ (8000404 <CheckForCommand+0x70>)
 80003d4:	881b      	ldrh	r3, [r3, #0]
 80003d6:	1c5a      	adds	r2, r3, #1
 80003d8:	b291      	uxth	r1, r2
 80003da:	4a0a      	ldr	r2, [pc, #40]	@ (8000404 <CheckForCommand+0x70>)
 80003dc:	8011      	strh	r1, [r2, #0]
 80003de:	461a      	mov	r2, r3
 80003e0:	79f9      	ldrb	r1, [r7, #7]
 80003e2:	4b09      	ldr	r3, [pc, #36]	@ (8000408 <CheckForCommand+0x74>)
 80003e4:	5499      	strb	r1, [r3, r2]
    while(HAL_UART_Receive(&huart2, &byte, 1, 1) == HAL_OK) {
 80003e6:	1df9      	adds	r1, r7, #7
 80003e8:	2301      	movs	r3, #1
 80003ea:	2201      	movs	r2, #1
 80003ec:	4807      	ldr	r0, [pc, #28]	@ (800040c <CheckForCommand+0x78>)
 80003ee:	f001 ffd0 	bl	8002392 <HAL_UART_Receive>
 80003f2:	4603      	mov	r3, r0
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d0d1      	beq.n	800039c <CheckForCommand+0x8>
            }
        }
    }
}
 80003f8:	bf00      	nop
 80003fa:	bf00      	nop
 80003fc:	3708      	adds	r7, #8
 80003fe:	46bd      	mov	sp, r7
 8000400:	bd80      	pop	{r7, pc}
 8000402:	bf00      	nop
 8000404:	200001e0 	.word	0x200001e0
 8000408:	20000160 	.word	0x20000160
 800040c:	20000234 	.word	0x20000234

08000410 <ProcessCommand>:

void ProcessCommand(char *cmd)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	b086      	sub	sp, #24
 8000414:	af00      	add	r7, sp, #0
 8000416:	6078      	str	r0, [r7, #4]
    // Debug: echo received command
    sprintf(tx_buf, "$DBG,Received:%s\n", cmd);
 8000418:	687a      	ldr	r2, [r7, #4]
 800041a:	4941      	ldr	r1, [pc, #260]	@ (8000520 <ProcessCommand+0x110>)
 800041c:	4841      	ldr	r0, [pc, #260]	@ (8000524 <ProcessCommand+0x114>)
 800041e:	f002 fb49 	bl	8002ab4 <siprintf>
    PC_Send(tx_buf);
 8000422:	4840      	ldr	r0, [pc, #256]	@ (8000524 <ProcessCommand+0x114>)
 8000424:	f7ff ff08 	bl	8000238 <PC_Send>

    // Check for valid command start
    if(cmd[0] != '$') return;
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	781b      	ldrb	r3, [r3, #0]
 800042c:	2b24      	cmp	r3, #36	@ 0x24
 800042e:	d173      	bne.n	8000518 <ProcessCommand+0x108>

    // Parse command
    if(strstr(cmd, "$CMD,CENTER") != NULL) {
 8000430:	493d      	ldr	r1, [pc, #244]	@ (8000528 <ProcessCommand+0x118>)
 8000432:	6878      	ldr	r0, [r7, #4]
 8000434:	f002 fc08 	bl	8002c48 <strstr>
 8000438:	4603      	mov	r3, r0
 800043a:	2b00      	cmp	r3, #0
 800043c:	d00a      	beq.n	8000454 <ProcessCommand+0x44>
        PC_Send("$ACK,CENTER,OK\n");
 800043e:	483b      	ldr	r0, [pc, #236]	@ (800052c <ProcessCommand+0x11c>)
 8000440:	f7ff fefa 	bl	8000238 <PC_Send>
        ExecutePosAll(2048, 1000, 50);
 8000444:	2232      	movs	r2, #50	@ 0x32
 8000446:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800044a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800044e:	f000 f87d 	bl	800054c <ExecutePosAll>
 8000452:	e062      	b.n	800051a <ProcessCommand+0x10a>
    }
    else if(strstr(cmd, "$CMD,PING") != NULL) {
 8000454:	4936      	ldr	r1, [pc, #216]	@ (8000530 <ProcessCommand+0x120>)
 8000456:	6878      	ldr	r0, [r7, #4]
 8000458:	f002 fbf6 	bl	8002c48 <strstr>
 800045c:	4603      	mov	r3, r0
 800045e:	2b00      	cmp	r3, #0
 8000460:	d003      	beq.n	800046a <ProcessCommand+0x5a>
        PC_Send("$ACK,PING,PONG\n");
 8000462:	4834      	ldr	r0, [pc, #208]	@ (8000534 <ProcessCommand+0x124>)
 8000464:	f7ff fee8 	bl	8000238 <PC_Send>
 8000468:	e057      	b.n	800051a <ProcessCommand+0x10a>
    }
    else if(strstr(cmd, "$CMD,STOP") != NULL) {
 800046a:	4933      	ldr	r1, [pc, #204]	@ (8000538 <ProcessCommand+0x128>)
 800046c:	6878      	ldr	r0, [r7, #4]
 800046e:	f002 fbeb 	bl	8002c48 <strstr>
 8000472:	4603      	mov	r3, r0
 8000474:	2b00      	cmp	r3, #0
 8000476:	d005      	beq.n	8000484 <ProcessCommand+0x74>
        PC_Send("$ACK,STOP,OK\n");
 8000478:	4830      	ldr	r0, [pc, #192]	@ (800053c <ProcessCommand+0x12c>)
 800047a:	f7ff fedd 	bl	8000238 <PC_Send>
        ExecuteStop();
 800047e:	f000 f8ad 	bl	80005dc <ExecuteStop>
 8000482:	e04a      	b.n	800051a <ProcessCommand+0x10a>
    }
    else if(strstr(cmd, "$CMD,POSALL") != NULL) {
 8000484:	492e      	ldr	r1, [pc, #184]	@ (8000540 <ProcessCommand+0x130>)
 8000486:	6878      	ldr	r0, [r7, #4]
 8000488:	f002 fbde 	bl	8002c48 <strstr>
 800048c:	4603      	mov	r3, r0
 800048e:	2b00      	cmp	r3, #0
 8000490:	d043      	beq.n	800051a <ProcessCommand+0x10a>
        // Parse:  $CMD,POSALL,<pos>,<speed>,<acc>
        char *token = strtok(cmd, ",");  // $CMD
 8000492:	492c      	ldr	r1, [pc, #176]	@ (8000544 <ProcessCommand+0x134>)
 8000494:	6878      	ldr	r0, [r7, #4]
 8000496:	f002 fb7b 	bl	8002b90 <strtok>
 800049a:	6178      	str	r0, [r7, #20]
        token = strtok(NULL, ",");        // POSALL
 800049c:	4929      	ldr	r1, [pc, #164]	@ (8000544 <ProcessCommand+0x134>)
 800049e:	2000      	movs	r0, #0
 80004a0:	f002 fb76 	bl	8002b90 <strtok>
 80004a4:	6178      	str	r0, [r7, #20]
        token = strtok(NULL, ",");        // position
 80004a6:	4927      	ldr	r1, [pc, #156]	@ (8000544 <ProcessCommand+0x134>)
 80004a8:	2000      	movs	r0, #0
 80004aa:	f002 fb71 	bl	8002b90 <strtok>
 80004ae:	6178      	str	r0, [r7, #20]

        if(token != NULL) {
 80004b0:	697b      	ldr	r3, [r7, #20]
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d031      	beq.n	800051a <ProcessCommand+0x10a>
            s16 pos = atoi(token);
 80004b6:	6978      	ldr	r0, [r7, #20]
 80004b8:	f002 f9b2 	bl	8002820 <atoi>
 80004bc:	4603      	mov	r3, r0
 80004be:	827b      	strh	r3, [r7, #18]
            token = strtok(NULL, ",");
 80004c0:	4920      	ldr	r1, [pc, #128]	@ (8000544 <ProcessCommand+0x134>)
 80004c2:	2000      	movs	r0, #0
 80004c4:	f002 fb64 	bl	8002b90 <strtok>
 80004c8:	6178      	str	r0, [r7, #20]
            u16 spd = token ? atoi(token) : 1000;
 80004ca:	697b      	ldr	r3, [r7, #20]
 80004cc:	2b00      	cmp	r3, #0
 80004ce:	d005      	beq.n	80004dc <ProcessCommand+0xcc>
 80004d0:	6978      	ldr	r0, [r7, #20]
 80004d2:	f002 f9a5 	bl	8002820 <atoi>
 80004d6:	4603      	mov	r3, r0
 80004d8:	b29b      	uxth	r3, r3
 80004da:	e001      	b.n	80004e0 <ProcessCommand+0xd0>
 80004dc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80004e0:	823b      	strh	r3, [r7, #16]
            token = strtok(NULL, ",");
 80004e2:	4918      	ldr	r1, [pc, #96]	@ (8000544 <ProcessCommand+0x134>)
 80004e4:	2000      	movs	r0, #0
 80004e6:	f002 fb53 	bl	8002b90 <strtok>
 80004ea:	6178      	str	r0, [r7, #20]
            u8 acc = token ? atoi(token) : 50;
 80004ec:	697b      	ldr	r3, [r7, #20]
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d005      	beq.n	80004fe <ProcessCommand+0xee>
 80004f2:	6978      	ldr	r0, [r7, #20]
 80004f4:	f002 f994 	bl	8002820 <atoi>
 80004f8:	4603      	mov	r3, r0
 80004fa:	b2db      	uxtb	r3, r3
 80004fc:	e000      	b.n	8000500 <ProcessCommand+0xf0>
 80004fe:	2332      	movs	r3, #50	@ 0x32
 8000500:	73fb      	strb	r3, [r7, #15]

            PC_Send("$ACK,POSALL,OK\n");
 8000502:	4811      	ldr	r0, [pc, #68]	@ (8000548 <ProcessCommand+0x138>)
 8000504:	f7ff fe98 	bl	8000238 <PC_Send>
            ExecutePosAll(pos, spd, acc);
 8000508:	7bfa      	ldrb	r2, [r7, #15]
 800050a:	8a39      	ldrh	r1, [r7, #16]
 800050c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000510:	4618      	mov	r0, r3
 8000512:	f000 f81b 	bl	800054c <ExecutePosAll>
 8000516:	e000      	b.n	800051a <ProcessCommand+0x10a>
    if(cmd[0] != '$') return;
 8000518:	bf00      	nop
        }
    }
}
 800051a:	3718      	adds	r7, #24
 800051c:	46bd      	mov	sp, r7
 800051e:	bd80      	pop	{r7, pc}
 8000520:	08003d64 	.word	0x08003d64
 8000524:	200000e0 	.word	0x200000e0
 8000528:	08003d78 	.word	0x08003d78
 800052c:	08003d84 	.word	0x08003d84
 8000530:	08003d94 	.word	0x08003d94
 8000534:	08003da0 	.word	0x08003da0
 8000538:	08003db0 	.word	0x08003db0
 800053c:	08003dbc 	.word	0x08003dbc
 8000540:	08003dcc 	.word	0x08003dcc
 8000544:	08003dd8 	.word	0x08003dd8
 8000548:	08003ddc 	.word	0x08003ddc

0800054c <ExecutePosAll>:

void ExecutePosAll(s16 position, u16 speed, u8 acc)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b086      	sub	sp, #24
 8000550:	af02      	add	r7, sp, #8
 8000552:	4603      	mov	r3, r0
 8000554:	80fb      	strh	r3, [r7, #6]
 8000556:	460b      	mov	r3, r1
 8000558:	80bb      	strh	r3, [r7, #4]
 800055a:	4613      	mov	r3, r2
 800055c:	70fb      	strb	r3, [r7, #3]
    if(position < 0) position = 0;
 800055e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000562:	2b00      	cmp	r3, #0
 8000564:	da01      	bge.n	800056a <ExecutePosAll+0x1e>
 8000566:	2300      	movs	r3, #0
 8000568:	80fb      	strh	r3, [r7, #6]
    if(position > 4095) position = 4095;
 800056a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800056e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000572:	db02      	blt.n	800057a <ExecutePosAll+0x2e>
 8000574:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8000578:	80fb      	strh	r3, [r7, #6]

    sprintf(tx_buf, "$DBG,Moving all to %d\n", position);
 800057a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800057e:	461a      	mov	r2, r3
 8000580:	4912      	ldr	r1, [pc, #72]	@ (80005cc <ExecutePosAll+0x80>)
 8000582:	4813      	ldr	r0, [pc, #76]	@ (80005d0 <ExecutePosAll+0x84>)
 8000584:	f002 fa96 	bl	8002ab4 <siprintf>
    PC_Send(tx_buf);
 8000588:	4811      	ldr	r0, [pc, #68]	@ (80005d0 <ExecutePosAll+0x84>)
 800058a:	f7ff fe55 	bl	8000238 <PC_Send>

    for(int i = 0; i < NUM_SERVOS; i++) {
 800058e:	2300      	movs	r3, #0
 8000590:	60fb      	str	r3, [r7, #12]
 8000592:	e012      	b.n	80005ba <ExecutePosAll+0x6e>
        STS3215_WritePosEx(&hservo, servo_ids[i], position, speed, acc);
 8000594:	4a0f      	ldr	r2, [pc, #60]	@ (80005d4 <ExecutePosAll+0x88>)
 8000596:	68fb      	ldr	r3, [r7, #12]
 8000598:	4413      	add	r3, r2
 800059a:	7819      	ldrb	r1, [r3, #0]
 800059c:	88b8      	ldrh	r0, [r7, #4]
 800059e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80005a2:	78fb      	ldrb	r3, [r7, #3]
 80005a4:	9300      	str	r3, [sp, #0]
 80005a6:	4603      	mov	r3, r0
 80005a8:	480b      	ldr	r0, [pc, #44]	@ (80005d8 <ExecutePosAll+0x8c>)
 80005aa:	f000 fb8a 	bl	8000cc2 <STS3215_WritePosEx>
        HAL_Delay(10);
 80005ae:	200a      	movs	r0, #10
 80005b0:	f000 febc 	bl	800132c <HAL_Delay>
    for(int i = 0; i < NUM_SERVOS; i++) {
 80005b4:	68fb      	ldr	r3, [r7, #12]
 80005b6:	3301      	adds	r3, #1
 80005b8:	60fb      	str	r3, [r7, #12]
 80005ba:	68fb      	ldr	r3, [r7, #12]
 80005bc:	2b04      	cmp	r3, #4
 80005be:	dde9      	ble.n	8000594 <ExecutePosAll+0x48>
    }
}
 80005c0:	bf00      	nop
 80005c2:	bf00      	nop
 80005c4:	3710      	adds	r7, #16
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	bf00      	nop
 80005cc:	08003dec 	.word	0x08003dec
 80005d0:	200000e0 	.word	0x200000e0
 80005d4:	20000000 	.word	0x20000000
 80005d8:	2000008c 	.word	0x2000008c

080005dc <ExecuteStop>:

void ExecuteStop(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
    for(int i = 0; i < NUM_SERVOS; i++) {
 80005e2:	2300      	movs	r3, #0
 80005e4:	607b      	str	r3, [r7, #4]
 80005e6:	e00b      	b.n	8000600 <ExecuteStop+0x24>
        STS3215_WriteSpe(&hservo, servo_ids[i], 0, 0);
 80005e8:	4a09      	ldr	r2, [pc, #36]	@ (8000610 <ExecuteStop+0x34>)
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	4413      	add	r3, r2
 80005ee:	7819      	ldrb	r1, [r3, #0]
 80005f0:	2300      	movs	r3, #0
 80005f2:	2200      	movs	r2, #0
 80005f4:	4807      	ldr	r0, [pc, #28]	@ (8000614 <ExecuteStop+0x38>)
 80005f6:	f000 fbae 	bl	8000d56 <STS3215_WriteSpe>
    for(int i = 0; i < NUM_SERVOS; i++) {
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	3301      	adds	r3, #1
 80005fe:	607b      	str	r3, [r7, #4]
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	2b04      	cmp	r3, #4
 8000604:	ddf0      	ble.n	80005e8 <ExecuteStop+0xc>
    }
}
 8000606:	bf00      	nop
 8000608:	bf00      	nop
 800060a:	3708      	adds	r7, #8
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}
 8000610:	20000000 	.word	0x20000000
 8000614:	2000008c 	.word	0x2000008c

08000618 <main>:
/*===========================================================================*/
/*                              MAIN FUNCTION                                */
/*===========================================================================*/

int main(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
    HAL_Init();
 800061e:	f000 fe23 	bl	8001268 <HAL_Init>
    SystemClock_Config();
 8000622:	f000 f85f 	bl	80006e4 <SystemClock_Config>

    MX_GPIO_Init();
 8000626:	f7ff fd99 	bl	800015c <MX_GPIO_Init>
    MX_USART1_UART_Init();  // Servo (PA9, 1Mbps)
 800062a:	f000 fd2b 	bl	8001084 <MX_USART1_UART_Init>
    MX_USART2_UART_Init();  // PC Communication (PA2, 115200)
 800062e:	f000 fd53 	bl	80010d8 <MX_USART2_UART_Init>

    /* USER CODE BEGIN 2 */

    // Startup message
    PC_Send("\n\n$READY,5\n");
 8000632:	4823      	ldr	r0, [pc, #140]	@ (80006c0 <main+0xa8>)
 8000634:	f7ff fe00 	bl	8000238 <PC_Send>
    PC_Send("$DBG,ST3215 Controller Started\n");
 8000638:	4822      	ldr	r0, [pc, #136]	@ (80006c4 <main+0xac>)
 800063a:	f7ff fdfd 	bl	8000238 <PC_Send>

    // Initialize servo library
    STS3215_Init(&hservo, &huart1);
 800063e:	4922      	ldr	r1, [pc, #136]	@ (80006c8 <main+0xb0>)
 8000640:	4822      	ldr	r0, [pc, #136]	@ (80006cc <main+0xb4>)
 8000642:	f000 f8fd 	bl	8000840 <STS3215_Init>
    STS3215_SetLevel(&hservo, 0);  // Silent mode - no responses from servos
 8000646:	2100      	movs	r1, #0
 8000648:	4820      	ldr	r0, [pc, #128]	@ (80006cc <main+0xb4>)
 800064a:	f000 f912 	bl	8000872 <STS3215_SetLevel>

    PC_Send("$DBG,Servo library initialized\n");
 800064e:	4820      	ldr	r0, [pc, #128]	@ (80006d0 <main+0xb8>)
 8000650:	f7ff fdf2 	bl	8000238 <PC_Send>

    // Enable torque on all servos
    for(int i = 0; i < NUM_SERVOS; i++) {
 8000654:	2300      	movs	r3, #0
 8000656:	607b      	str	r3, [r7, #4]
 8000658:	e00e      	b.n	8000678 <main+0x60>
        STS3215_EnableTorque(&hservo, servo_ids[i], 1);
 800065a:	4a1e      	ldr	r2, [pc, #120]	@ (80006d4 <main+0xbc>)
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	4413      	add	r3, r2
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	2201      	movs	r2, #1
 8000664:	4619      	mov	r1, r3
 8000666:	4819      	ldr	r0, [pc, #100]	@ (80006cc <main+0xb4>)
 8000668:	f000 fbb2 	bl	8000dd0 <STS3215_EnableTorque>
        HAL_Delay(20);
 800066c:	2014      	movs	r0, #20
 800066e:	f000 fe5d 	bl	800132c <HAL_Delay>
    for(int i = 0; i < NUM_SERVOS; i++) {
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	3301      	adds	r3, #1
 8000676:	607b      	str	r3, [r7, #4]
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	2b04      	cmp	r3, #4
 800067c:	dded      	ble.n	800065a <main+0x42>
    }

    PC_Send("$DBG,Torque enabled on all servos\n");
 800067e:	4816      	ldr	r0, [pc, #88]	@ (80006d8 <main+0xc0>)
 8000680:	f7ff fdda 	bl	8000238 <PC_Send>
    PC_Send("$DBG,Ready for commands\n");
 8000684:	4815      	ldr	r0, [pc, #84]	@ (80006dc <main+0xc4>)
 8000686:	f7ff fdd7 	bl	8000238 <PC_Send>

    last_feedback_time = HAL_GetTick();
 800068a:	f000 fe45 	bl	8001318 <HAL_GetTick>
 800068e:	4603      	mov	r3, r0
 8000690:	4a13      	ldr	r2, [pc, #76]	@ (80006e0 <main+0xc8>)
 8000692:	6013      	str	r3, [r2, #0]

    /* Infinite loop */
    while (1)
    {
        // Check for incoming commands (polling)
        CheckForCommand();
 8000694:	f7ff fe7e 	bl	8000394 <CheckForCommand>

        // Send feedback periodically
        if((HAL_GetTick() - last_feedback_time) >= FEEDBACK_INTERVAL_MS) {
 8000698:	f000 fe3e 	bl	8001318 <HAL_GetTick>
 800069c:	4602      	mov	r2, r0
 800069e:	4b10      	ldr	r3, [pc, #64]	@ (80006e0 <main+0xc8>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	1ad3      	subs	r3, r2, r3
 80006a4:	2bc7      	cmp	r3, #199	@ 0xc7
 80006a6:	d906      	bls.n	80006b6 <main+0x9e>
            last_feedback_time = HAL_GetTick();
 80006a8:	f000 fe36 	bl	8001318 <HAL_GetTick>
 80006ac:	4603      	mov	r3, r0
 80006ae:	4a0c      	ldr	r2, [pc, #48]	@ (80006e0 <main+0xc8>)
 80006b0:	6013      	str	r3, [r2, #0]
            SendFeedbackToPC();
 80006b2:	f7ff fdd5 	bl	8000260 <SendFeedbackToPC>
        }

        HAL_Delay(1);  // Small delay to prevent tight loop
 80006b6:	2001      	movs	r0, #1
 80006b8:	f000 fe38 	bl	800132c <HAL_Delay>
        CheckForCommand();
 80006bc:	e7ea      	b.n	8000694 <main+0x7c>
 80006be:	bf00      	nop
 80006c0:	08003e04 	.word	0x08003e04
 80006c4:	08003e10 	.word	0x08003e10
 80006c8:	200001ec 	.word	0x200001ec
 80006cc:	2000008c 	.word	0x2000008c
 80006d0:	08003e30 	.word	0x08003e30
 80006d4:	20000000 	.word	0x20000000
 80006d8:	08003e50 	.word	0x08003e50
 80006dc:	08003e74 	.word	0x08003e74
 80006e0:	200001e4 	.word	0x200001e4

080006e4 <SystemClock_Config>:
/*===========================================================================*/
/*                         SYSTEM CONFIGURATION                              */
/*===========================================================================*/

void SystemClock_Config(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b090      	sub	sp, #64	@ 0x40
 80006e8:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ea:	f107 0318 	add.w	r3, r7, #24
 80006ee:	2228      	movs	r2, #40	@ 0x28
 80006f0:	2100      	movs	r1, #0
 80006f2:	4618      	mov	r0, r3
 80006f4:	f002 fa43 	bl	8002b7e <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006f8:	1d3b      	adds	r3, r7, #4
 80006fa:	2200      	movs	r2, #0
 80006fc:	601a      	str	r2, [r3, #0]
 80006fe:	605a      	str	r2, [r3, #4]
 8000700:	609a      	str	r2, [r3, #8]
 8000702:	60da      	str	r2, [r3, #12]
 8000704:	611a      	str	r2, [r3, #16]

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000706:	2302      	movs	r3, #2
 8000708:	61bb      	str	r3, [r7, #24]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800070a:	2301      	movs	r3, #1
 800070c:	62bb      	str	r3, [r7, #40]	@ 0x28
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800070e:	2310      	movs	r3, #16
 8000710:	62fb      	str	r3, [r7, #44]	@ 0x2c
    RCC_OscInitStruct.PLL. PLLState = RCC_PLL_ON;
 8000712:	2302      	movs	r3, #2
 8000714:	637b      	str	r3, [r7, #52]	@ 0x34
    RCC_OscInitStruct. PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000716:	2300      	movs	r3, #0
 8000718:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800071a:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800071e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000720:	f107 0318 	add.w	r3, r7, #24
 8000724:	4618      	mov	r0, r3
 8000726:	f001 f8f1 	bl	800190c <HAL_RCC_OscConfig>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <SystemClock_Config+0x50>
        Error_Handler();
 8000730:	f000 f819 	bl	8000766 <Error_Handler>
    }

    RCC_ClkInitStruct. ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000734:	230f      	movs	r3, #15
 8000736:	607b      	str	r3, [r7, #4]
                                |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000738:	2302      	movs	r3, #2
 800073a:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800073c:	2300      	movs	r3, #0
 800073e:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000740:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000744:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000746:	2300      	movs	r3, #0
 8000748:	617b      	str	r3, [r7, #20]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 800074a:	1d3b      	adds	r3, r7, #4
 800074c:	2102      	movs	r1, #2
 800074e:	4618      	mov	r0, r3
 8000750:	f001 fb5e 	bl	8001e10 <HAL_RCC_ClockConfig>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <SystemClock_Config+0x7a>
        Error_Handler();
 800075a:	f000 f804 	bl	8000766 <Error_Handler>
    }
}
 800075e:	bf00      	nop
 8000760:	3740      	adds	r7, #64	@ 0x40
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}

08000766 <Error_Handler>:

void Error_Handler(void)
{
 8000766:	b480      	push	{r7}
 8000768:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800076a:	b672      	cpsid	i
}
 800076c:	bf00      	nop
    __disable_irq();
    while (1) {}
 800076e:	bf00      	nop
 8000770:	e7fd      	b.n	800076e <Error_Handler+0x8>
	...

08000774 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000774:	b480      	push	{r7}
 8000776:	b085      	sub	sp, #20
 8000778:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800077a:	4b15      	ldr	r3, [pc, #84]	@ (80007d0 <HAL_MspInit+0x5c>)
 800077c:	699b      	ldr	r3, [r3, #24]
 800077e:	4a14      	ldr	r2, [pc, #80]	@ (80007d0 <HAL_MspInit+0x5c>)
 8000780:	f043 0301 	orr.w	r3, r3, #1
 8000784:	6193      	str	r3, [r2, #24]
 8000786:	4b12      	ldr	r3, [pc, #72]	@ (80007d0 <HAL_MspInit+0x5c>)
 8000788:	699b      	ldr	r3, [r3, #24]
 800078a:	f003 0301 	and.w	r3, r3, #1
 800078e:	60bb      	str	r3, [r7, #8]
 8000790:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000792:	4b0f      	ldr	r3, [pc, #60]	@ (80007d0 <HAL_MspInit+0x5c>)
 8000794:	69db      	ldr	r3, [r3, #28]
 8000796:	4a0e      	ldr	r2, [pc, #56]	@ (80007d0 <HAL_MspInit+0x5c>)
 8000798:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800079c:	61d3      	str	r3, [r2, #28]
 800079e:	4b0c      	ldr	r3, [pc, #48]	@ (80007d0 <HAL_MspInit+0x5c>)
 80007a0:	69db      	ldr	r3, [r3, #28]
 80007a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007a6:	607b      	str	r3, [r7, #4]
 80007a8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80007aa:	4b0a      	ldr	r3, [pc, #40]	@ (80007d4 <HAL_MspInit+0x60>)
 80007ac:	685b      	ldr	r3, [r3, #4]
 80007ae:	60fb      	str	r3, [r7, #12]
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80007b6:	60fb      	str	r3, [r7, #12]
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80007be:	60fb      	str	r3, [r7, #12]
 80007c0:	4a04      	ldr	r2, [pc, #16]	@ (80007d4 <HAL_MspInit+0x60>)
 80007c2:	68fb      	ldr	r3, [r7, #12]
 80007c4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007c6:	bf00      	nop
 80007c8:	3714      	adds	r7, #20
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bc80      	pop	{r7}
 80007ce:	4770      	bx	lr
 80007d0:	40021000 	.word	0x40021000
 80007d4:	40010000 	.word	0x40010000

080007d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007dc:	bf00      	nop
 80007de:	e7fd      	b.n	80007dc <NMI_Handler+0x4>

080007e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007e4:	bf00      	nop
 80007e6:	e7fd      	b.n	80007e4 <HardFault_Handler+0x4>

080007e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007ec:	bf00      	nop
 80007ee:	e7fd      	b.n	80007ec <MemManage_Handler+0x4>

080007f0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007f4:	bf00      	nop
 80007f6:	e7fd      	b.n	80007f4 <BusFault_Handler+0x4>

080007f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007fc:	bf00      	nop
 80007fe:	e7fd      	b.n	80007fc <UsageFault_Handler+0x4>

08000800 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000804:	bf00      	nop
 8000806:	46bd      	mov	sp, r7
 8000808:	bc80      	pop	{r7}
 800080a:	4770      	bx	lr

0800080c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000810:	bf00      	nop
 8000812:	46bd      	mov	sp, r7
 8000814:	bc80      	pop	{r7}
 8000816:	4770      	bx	lr

08000818 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800081c:	bf00      	nop
 800081e:	46bd      	mov	sp, r7
 8000820:	bc80      	pop	{r7}
 8000822:	4770      	bx	lr

08000824 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000828:	f000 fd64 	bl	80012f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800082c:	bf00      	nop
 800082e:	bd80      	pop	{r7, pc}

08000830 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000834:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000838:	f001 f846 	bl	80018c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800083c:	bf00      	nop
 800083e:	bd80      	pop	{r7, pc}

08000840 <STS3215_Init>:
/*===========================================================================*/
/*                      INITIALIZATION FUNCTIONS                             */
/*===========================================================================*/

void STS3215_Init(STS3215_HandleTypeDef *hservo, UART_HandleTypeDef *huart)
{
 8000840:	b480      	push	{r7}
 8000842:	b083      	sub	sp, #12
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
 8000848:	6039      	str	r1, [r7, #0]
    hservo->huart = huart;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	683a      	ldr	r2, [r7, #0]
 800084e:	601a      	str	r2, [r3, #0]
    hservo->Level = 1;          // All commands respond by default
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	2201      	movs	r2, #1
 8000854:	711a      	strb	r2, [r3, #4]
    hservo->End = 0;            // Little endian for STS series
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	2200      	movs	r2, #0
 800085a:	715a      	strb	r2, [r3, #5]
    hservo->Error = 0;
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	2200      	movs	r2, #0
 8000860:	719a      	strb	r2, [r3, #6]
    hservo->IOTimeOut = 100;    // 100ms timeout
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	2264      	movs	r2, #100	@ 0x64
 8000866:	609a      	str	r2, [r3, #8]
}
 8000868:	bf00      	nop
 800086a:	370c      	adds	r7, #12
 800086c:	46bd      	mov	sp, r7
 800086e:	bc80      	pop	{r7}
 8000870:	4770      	bx	lr

08000872 <STS3215_SetLevel>:

void STS3215_SetLevel(STS3215_HandleTypeDef *hservo, u8 level)
{
 8000872:	b480      	push	{r7}
 8000874:	b083      	sub	sp, #12
 8000876:	af00      	add	r7, sp, #0
 8000878:	6078      	str	r0, [r7, #4]
 800087a:	460b      	mov	r3, r1
 800087c:	70fb      	strb	r3, [r7, #3]
    hservo->Level = level;
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	78fa      	ldrb	r2, [r7, #3]
 8000882:	711a      	strb	r2, [r3, #4]
}
 8000884:	bf00      	nop
 8000886:	370c      	adds	r7, #12
 8000888:	46bd      	mov	sp, r7
 800088a:	bc80      	pop	{r7}
 800088c:	4770      	bx	lr

0800088e <Host2SCS>:
/*                      PRIVATE HELPER FUNCTIONS                             */
/*===========================================================================*/

// Convert 16-bit value to two 8-bit values (endianness aware)
static void Host2SCS(STS3215_HandleTypeDef *hservo, u8 *DataL, u8 *DataH, u16 Data)
{
 800088e:	b480      	push	{r7}
 8000890:	b085      	sub	sp, #20
 8000892:	af00      	add	r7, sp, #0
 8000894:	60f8      	str	r0, [r7, #12]
 8000896:	60b9      	str	r1, [r7, #8]
 8000898:	607a      	str	r2, [r7, #4]
 800089a:	807b      	strh	r3, [r7, #2]
    if(hservo->End) {
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	795b      	ldrb	r3, [r3, #5]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d00a      	beq.n	80008ba <Host2SCS+0x2c>
        *DataL = (Data >> 8);
 80008a4:	887b      	ldrh	r3, [r7, #2]
 80008a6:	0a1b      	lsrs	r3, r3, #8
 80008a8:	b29b      	uxth	r3, r3
 80008aa:	b2da      	uxtb	r2, r3
 80008ac:	68bb      	ldr	r3, [r7, #8]
 80008ae:	701a      	strb	r2, [r3, #0]
        *DataH = (Data & 0xFF);
 80008b0:	887b      	ldrh	r3, [r7, #2]
 80008b2:	b2da      	uxtb	r2, r3
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	701a      	strb	r2, [r3, #0]
    } else {
        *DataH = (Data >> 8);
        *DataL = (Data & 0xFF);
    }
}
 80008b8:	e009      	b.n	80008ce <Host2SCS+0x40>
        *DataH = (Data >> 8);
 80008ba:	887b      	ldrh	r3, [r7, #2]
 80008bc:	0a1b      	lsrs	r3, r3, #8
 80008be:	b29b      	uxth	r3, r3
 80008c0:	b2da      	uxtb	r2, r3
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	701a      	strb	r2, [r3, #0]
        *DataL = (Data & 0xFF);
 80008c6:	887b      	ldrh	r3, [r7, #2]
 80008c8:	b2da      	uxtb	r2, r3
 80008ca:	68bb      	ldr	r3, [r7, #8]
 80008cc:	701a      	strb	r2, [r3, #0]
}
 80008ce:	bf00      	nop
 80008d0:	3714      	adds	r7, #20
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bc80      	pop	{r7}
 80008d6:	4770      	bx	lr

080008d8 <SCS2Host>:

// Convert two 8-bit values to 16-bit value (endianness aware)
static u16 SCS2Host(STS3215_HandleTypeDef *hservo, u8 DataL, u8 DataH)
{
 80008d8:	b480      	push	{r7}
 80008da:	b085      	sub	sp, #20
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
 80008e0:	460b      	mov	r3, r1
 80008e2:	70fb      	strb	r3, [r7, #3]
 80008e4:	4613      	mov	r3, r2
 80008e6:	70bb      	strb	r3, [r7, #2]
    u16 Data;
    if(hservo->End) {
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	795b      	ldrb	r3, [r3, #5]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d00a      	beq.n	8000906 <SCS2Host+0x2e>
        Data = DataL;
 80008f0:	78fb      	ldrb	r3, [r7, #3]
 80008f2:	81fb      	strh	r3, [r7, #14]
        Data <<= 8;
 80008f4:	89fb      	ldrh	r3, [r7, #14]
 80008f6:	021b      	lsls	r3, r3, #8
 80008f8:	81fb      	strh	r3, [r7, #14]
        Data |= DataH;
 80008fa:	78bb      	ldrb	r3, [r7, #2]
 80008fc:	b29a      	uxth	r2, r3
 80008fe:	89fb      	ldrh	r3, [r7, #14]
 8000900:	4313      	orrs	r3, r2
 8000902:	81fb      	strh	r3, [r7, #14]
 8000904:	e009      	b.n	800091a <SCS2Host+0x42>
    } else {
        Data = DataH;
 8000906:	78bb      	ldrb	r3, [r7, #2]
 8000908:	81fb      	strh	r3, [r7, #14]
        Data <<= 8;
 800090a:	89fb      	ldrh	r3, [r7, #14]
 800090c:	021b      	lsls	r3, r3, #8
 800090e:	81fb      	strh	r3, [r7, #14]
        Data |= DataL;
 8000910:	78fb      	ldrb	r3, [r7, #3]
 8000912:	b29a      	uxth	r2, r3
 8000914:	89fb      	ldrh	r3, [r7, #14]
 8000916:	4313      	orrs	r3, r2
 8000918:	81fb      	strh	r3, [r7, #14]
    }
    return Data;
 800091a:	89fb      	ldrh	r3, [r7, #14]
}
 800091c:	4618      	mov	r0, r3
 800091e:	3714      	adds	r7, #20
 8000920:	46bd      	mov	sp, r7
 8000922:	bc80      	pop	{r7}
 8000924:	4770      	bx	lr

08000926 <FlushRx>:

// Flush RX buffer
static void FlushRx(STS3215_HandleTypeDef *hservo)
{
 8000926:	b580      	push	{r7, lr}
 8000928:	b084      	sub	sp, #16
 800092a:	af00      	add	r7, sp, #0
 800092c:	6078      	str	r0, [r7, #4]
    u8 dummy;
    HAL_HalfDuplex_EnableReceiver(hservo->huart);
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	4618      	mov	r0, r3
 8000934:	f001 fdf7 	bl	8002526 <HAL_HalfDuplex_EnableReceiver>
    while(HAL_UART_Receive(hservo->huart, &dummy, 1, 1) == HAL_OK);
 8000938:	bf00      	nop
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	6818      	ldr	r0, [r3, #0]
 800093e:	f107 010f 	add.w	r1, r7, #15
 8000942:	2301      	movs	r3, #1
 8000944:	2201      	movs	r2, #1
 8000946:	f001 fd24 	bl	8002392 <HAL_UART_Receive>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d0f4      	beq.n	800093a <FlushRx+0x14>
}
 8000950:	bf00      	nop
 8000952:	bf00      	nop
 8000954:	3710      	adds	r7, #16
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}

0800095a <WriteBuf>:

// Write command buffer to servo
static void WriteBuf(STS3215_HandleTypeDef *hservo, u8 ID, u8 MemAddr, u8 *nDat, u8 nLen, u8 Fun)
{
 800095a:	b580      	push	{r7, lr}
 800095c:	b088      	sub	sp, #32
 800095e:	af00      	add	r7, sp, #0
 8000960:	60f8      	str	r0, [r7, #12]
 8000962:	607b      	str	r3, [r7, #4]
 8000964:	460b      	mov	r3, r1
 8000966:	72fb      	strb	r3, [r7, #11]
 8000968:	4613      	mov	r3, r2
 800096a:	72bb      	strb	r3, [r7, #10]
    u8 msgLen = 2;
 800096c:	2302      	movs	r3, #2
 800096e:	77fb      	strb	r3, [r7, #31]
    u8 bBuf[7];
    u8 CheckSum = 0;
 8000970:	2300      	movs	r3, #0
 8000972:	74fb      	strb	r3, [r7, #19]

    bBuf[0] = 0xFF;
 8000974:	23ff      	movs	r3, #255	@ 0xff
 8000976:	753b      	strb	r3, [r7, #20]
    bBuf[1] = 0xFF;
 8000978:	23ff      	movs	r3, #255	@ 0xff
 800097a:	757b      	strb	r3, [r7, #21]
    bBuf[2] = ID;
 800097c:	7afb      	ldrb	r3, [r7, #11]
 800097e:	75bb      	strb	r3, [r7, #22]
    bBuf[4] = Fun;
 8000980:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000984:	763b      	strb	r3, [r7, #24]

    if(nDat) {
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	2b00      	cmp	r3, #0
 800098a:	d021      	beq.n	80009d0 <WriteBuf+0x76>
        msgLen += nLen + 1;
 800098c:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000990:	7ffb      	ldrb	r3, [r7, #31]
 8000992:	4413      	add	r3, r2
 8000994:	b2db      	uxtb	r3, r3
 8000996:	3301      	adds	r3, #1
 8000998:	77fb      	strb	r3, [r7, #31]
        bBuf[3] = msgLen;
 800099a:	7ffb      	ldrb	r3, [r7, #31]
 800099c:	75fb      	strb	r3, [r7, #23]
        bBuf[5] = MemAddr;
 800099e:	7abb      	ldrb	r3, [r7, #10]
 80009a0:	767b      	strb	r3, [r7, #25]

        HAL_HalfDuplex_EnableTransmitter(hservo->huart);
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	4618      	mov	r0, r3
 80009a8:	f001 fd8a 	bl	80024c0 <HAL_HalfDuplex_EnableTransmitter>
        HAL_UART_Transmit(hservo->huart, bBuf, 6, 100);
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	6818      	ldr	r0, [r3, #0]
 80009b0:	f107 0114 	add.w	r1, r7, #20
 80009b4:	2364      	movs	r3, #100	@ 0x64
 80009b6:	2206      	movs	r2, #6
 80009b8:	f001 fc60 	bl	800227c <HAL_UART_Transmit>
        HAL_UART_Transmit(hservo->huart, nDat, nLen, 100);
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	6818      	ldr	r0, [r3, #0]
 80009c0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80009c4:	b29a      	uxth	r2, r3
 80009c6:	2364      	movs	r3, #100	@ 0x64
 80009c8:	6879      	ldr	r1, [r7, #4]
 80009ca:	f001 fc57 	bl	800227c <HAL_UART_Transmit>
 80009ce:	e00e      	b.n	80009ee <WriteBuf+0x94>
    } else {
        bBuf[3] = msgLen;
 80009d0:	7ffb      	ldrb	r3, [r7, #31]
 80009d2:	75fb      	strb	r3, [r7, #23]
        HAL_HalfDuplex_EnableTransmitter(hservo->huart);
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4618      	mov	r0, r3
 80009da:	f001 fd71 	bl	80024c0 <HAL_HalfDuplex_EnableTransmitter>
        HAL_UART_Transmit(hservo->huart, bBuf, 5, 100);
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	6818      	ldr	r0, [r3, #0]
 80009e2:	f107 0114 	add.w	r1, r7, #20
 80009e6:	2364      	movs	r3, #100	@ 0x64
 80009e8:	2205      	movs	r2, #5
 80009ea:	f001 fc47 	bl	800227c <HAL_UART_Transmit>
    }

    // Calculate checksum
    CheckSum = ID + msgLen + Fun + MemAddr;
 80009ee:	7afa      	ldrb	r2, [r7, #11]
 80009f0:	7ffb      	ldrb	r3, [r7, #31]
 80009f2:	4413      	add	r3, r2
 80009f4:	b2da      	uxtb	r2, r3
 80009f6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80009fa:	4413      	add	r3, r2
 80009fc:	b2da      	uxtb	r2, r3
 80009fe:	7abb      	ldrb	r3, [r7, #10]
 8000a00:	4413      	add	r3, r2
 8000a02:	b2db      	uxtb	r3, r3
 8000a04:	74fb      	strb	r3, [r7, #19]
    if(nDat) {
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d012      	beq.n	8000a32 <WriteBuf+0xd8>
        for(u8 i = 0; i < nLen; i++) {
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	77bb      	strb	r3, [r7, #30]
 8000a10:	e00a      	b.n	8000a28 <WriteBuf+0xce>
            CheckSum += nDat[i];
 8000a12:	7fbb      	ldrb	r3, [r7, #30]
 8000a14:	687a      	ldr	r2, [r7, #4]
 8000a16:	4413      	add	r3, r2
 8000a18:	781a      	ldrb	r2, [r3, #0]
 8000a1a:	7cfb      	ldrb	r3, [r7, #19]
 8000a1c:	4413      	add	r3, r2
 8000a1e:	b2db      	uxtb	r3, r3
 8000a20:	74fb      	strb	r3, [r7, #19]
        for(u8 i = 0; i < nLen; i++) {
 8000a22:	7fbb      	ldrb	r3, [r7, #30]
 8000a24:	3301      	adds	r3, #1
 8000a26:	77bb      	strb	r3, [r7, #30]
 8000a28:	7fba      	ldrb	r2, [r7, #30]
 8000a2a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000a2e:	429a      	cmp	r2, r3
 8000a30:	d3ef      	bcc.n	8000a12 <WriteBuf+0xb8>
        }
    }
    CheckSum = ~CheckSum;
 8000a32:	7cfb      	ldrb	r3, [r7, #19]
 8000a34:	43db      	mvns	r3, r3
 8000a36:	b2db      	uxtb	r3, r3
 8000a38:	74fb      	strb	r3, [r7, #19]
    HAL_UART_Transmit(hservo->huart, &CheckSum, 1, 100);
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	6818      	ldr	r0, [r3, #0]
 8000a3e:	f107 0113 	add.w	r1, r7, #19
 8000a42:	2364      	movs	r3, #100	@ 0x64
 8000a44:	2201      	movs	r2, #1
 8000a46:	f001 fc19 	bl	800227c <HAL_UART_Transmit>
}
 8000a4a:	bf00      	nop
 8000a4c:	3720      	adds	r7, #32
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}

08000a52 <CheckHead>:

// Check for response header (0xFF 0xFF)
static int CheckHead(STS3215_HandleTypeDef *hservo)
{
 8000a52:	b580      	push	{r7, lr}
 8000a54:	b084      	sub	sp, #16
 8000a56:	af00      	add	r7, sp, #0
 8000a58:	6078      	str	r0, [r7, #4]
    u8 bDat;
    u8 bBuf[2] = {0, 0};
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	81bb      	strh	r3, [r7, #12]
    u8 Cnt = 0;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	73fb      	strb	r3, [r7, #15]

    HAL_HalfDuplex_EnableReceiver(hservo->huart);
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	4618      	mov	r0, r3
 8000a68:	f001 fd5d 	bl	8002526 <HAL_HalfDuplex_EnableReceiver>

    while(1) {
        if(HAL_UART_Receive(hservo->huart, &bDat, 1, hservo->IOTimeOut) != HAL_OK) {
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	6818      	ldr	r0, [r3, #0]
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	689b      	ldr	r3, [r3, #8]
 8000a74:	f107 010e 	add.w	r1, r7, #14
 8000a78:	2201      	movs	r2, #1
 8000a7a:	f001 fc8a 	bl	8002392 <HAL_UART_Receive>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d001      	beq.n	8000a88 <CheckHead+0x36>
            return 0;
 8000a84:	2300      	movs	r3, #0
 8000a86:	e013      	b.n	8000ab0 <CheckHead+0x5e>
        }
        bBuf[1] = bBuf[0];
 8000a88:	7b3b      	ldrb	r3, [r7, #12]
 8000a8a:	737b      	strb	r3, [r7, #13]
        bBuf[0] = bDat;
 8000a8c:	7bbb      	ldrb	r3, [r7, #14]
 8000a8e:	733b      	strb	r3, [r7, #12]
        if(bBuf[0] == 0xFF && bBuf[1] == 0xFF) {
 8000a90:	7b3b      	ldrb	r3, [r7, #12]
 8000a92:	2bff      	cmp	r3, #255	@ 0xff
 8000a94:	d102      	bne.n	8000a9c <CheckHead+0x4a>
 8000a96:	7b7b      	ldrb	r3, [r7, #13]
 8000a98:	2bff      	cmp	r3, #255	@ 0xff
 8000a9a:	d007      	beq.n	8000aac <CheckHead+0x5a>
            break;
        }
        Cnt++;
 8000a9c:	7bfb      	ldrb	r3, [r7, #15]
 8000a9e:	3301      	adds	r3, #1
 8000aa0:	73fb      	strb	r3, [r7, #15]
        if(Cnt > 10) {
 8000aa2:	7bfb      	ldrb	r3, [r7, #15]
 8000aa4:	2b0a      	cmp	r3, #10
 8000aa6:	d9e1      	bls.n	8000a6c <CheckHead+0x1a>
            return 0;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	e001      	b.n	8000ab0 <CheckHead+0x5e>
            break;
 8000aac:	bf00      	nop
        }
    }
    return 1;
 8000aae:	2301      	movs	r3, #1
}
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	3710      	adds	r7, #16
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}

08000ab8 <Ack>:

// Wait for and validate acknowledgment
static int Ack(STS3215_HandleTypeDef *hservo, u8 ID)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b084      	sub	sp, #16
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
 8000ac0:	460b      	mov	r3, r1
 8000ac2:	70fb      	strb	r3, [r7, #3]
    hservo->Error = 0;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	719a      	strb	r2, [r3, #6]

    if(ID != STS_BROADCAST_ID && hservo->Level) {
 8000aca:	78fb      	ldrb	r3, [r7, #3]
 8000acc:	2bfe      	cmp	r3, #254	@ 0xfe
 8000ace:	d036      	beq.n	8000b3e <Ack+0x86>
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	791b      	ldrb	r3, [r3, #4]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d032      	beq.n	8000b3e <Ack+0x86>
        if(! CheckHead(hservo)) {
 8000ad8:	6878      	ldr	r0, [r7, #4]
 8000ada:	f7ff ffba 	bl	8000a52 <CheckHead>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d101      	bne.n	8000ae8 <Ack+0x30>
            return 0;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	e02b      	b.n	8000b40 <Ack+0x88>
        }

        u8 bBuf[4];
        if(HAL_UART_Receive(hservo->huart, bBuf, 4, hservo->IOTimeOut) != HAL_OK) {
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	6818      	ldr	r0, [r3, #0]
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	689b      	ldr	r3, [r3, #8]
 8000af0:	f107 0108 	add.w	r1, r7, #8
 8000af4:	2204      	movs	r2, #4
 8000af6:	f001 fc4c 	bl	8002392 <HAL_UART_Receive>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <Ack+0x4c>
            return 0;
 8000b00:	2300      	movs	r3, #0
 8000b02:	e01d      	b.n	8000b40 <Ack+0x88>
        }

        if(bBuf[0] != ID) {
 8000b04:	7a3b      	ldrb	r3, [r7, #8]
 8000b06:	78fa      	ldrb	r2, [r7, #3]
 8000b08:	429a      	cmp	r2, r3
 8000b0a:	d001      	beq.n	8000b10 <Ack+0x58>
            return 0;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	e017      	b.n	8000b40 <Ack+0x88>
        }
        if(bBuf[1] != 2) {
 8000b10:	7a7b      	ldrb	r3, [r7, #9]
 8000b12:	2b02      	cmp	r3, #2
 8000b14:	d001      	beq.n	8000b1a <Ack+0x62>
            return 0;
 8000b16:	2300      	movs	r3, #0
 8000b18:	e012      	b.n	8000b40 <Ack+0x88>
        }

        u8 calSum = ~(bBuf[0] + bBuf[1] + bBuf[2]);
 8000b1a:	7a3a      	ldrb	r2, [r7, #8]
 8000b1c:	7a7b      	ldrb	r3, [r7, #9]
 8000b1e:	4413      	add	r3, r2
 8000b20:	b2da      	uxtb	r2, r3
 8000b22:	7abb      	ldrb	r3, [r7, #10]
 8000b24:	4413      	add	r3, r2
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	43db      	mvns	r3, r3
 8000b2a:	73fb      	strb	r3, [r7, #15]
        if(calSum != bBuf[3]) {
 8000b2c:	7afb      	ldrb	r3, [r7, #11]
 8000b2e:	7bfa      	ldrb	r2, [r7, #15]
 8000b30:	429a      	cmp	r2, r3
 8000b32:	d001      	beq.n	8000b38 <Ack+0x80>
            return 0;
 8000b34:	2300      	movs	r3, #0
 8000b36:	e003      	b.n	8000b40 <Ack+0x88>
        }
        hservo->Error = bBuf[2];
 8000b38:	7aba      	ldrb	r2, [r7, #10]
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	719a      	strb	r2, [r3, #6]
    }
    return 1;
 8000b3e:	2301      	movs	r3, #1
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	3710      	adds	r7, #16
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <STS3215_GenWrite>:
/*===========================================================================*/
/*                    LOW-LEVEL READ/WRITE FUNCTIONS                         */
/*===========================================================================*/

int STS3215_GenWrite(STS3215_HandleTypeDef *hservo, u8 ID, u8 MemAddr, u8 *nDat, u8 nLen)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b086      	sub	sp, #24
 8000b4c:	af02      	add	r7, sp, #8
 8000b4e:	60f8      	str	r0, [r7, #12]
 8000b50:	607b      	str	r3, [r7, #4]
 8000b52:	460b      	mov	r3, r1
 8000b54:	72fb      	strb	r3, [r7, #11]
 8000b56:	4613      	mov	r3, r2
 8000b58:	72bb      	strb	r3, [r7, #10]
    FlushRx(hservo);
 8000b5a:	68f8      	ldr	r0, [r7, #12]
 8000b5c:	f7ff fee3 	bl	8000926 <FlushRx>
    WriteBuf(hservo, ID, MemAddr, nDat, nLen, INST_WRITE);
 8000b60:	7aba      	ldrb	r2, [r7, #10]
 8000b62:	7af9      	ldrb	r1, [r7, #11]
 8000b64:	2303      	movs	r3, #3
 8000b66:	9301      	str	r3, [sp, #4]
 8000b68:	7e3b      	ldrb	r3, [r7, #24]
 8000b6a:	9300      	str	r3, [sp, #0]
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	68f8      	ldr	r0, [r7, #12]
 8000b70:	f7ff fef3 	bl	800095a <WriteBuf>
    return Ack(hservo, ID);
 8000b74:	7afb      	ldrb	r3, [r7, #11]
 8000b76:	4619      	mov	r1, r3
 8000b78:	68f8      	ldr	r0, [r7, #12]
 8000b7a:	f7ff ff9d 	bl	8000ab8 <Ack>
 8000b7e:	4603      	mov	r3, r0
}
 8000b80:	4618      	mov	r0, r3
 8000b82:	3710      	adds	r7, #16
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}

08000b88 <STS3215_WriteByte>:
    WriteBuf(hservo, ID, 0, NULL, 0, INST_REG_ACTION);
    return Ack(hservo, ID);
}

int STS3215_WriteByte(STS3215_HandleTypeDef *hservo, u8 ID, u8 MemAddr, u8 bDat)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b084      	sub	sp, #16
 8000b8c:	af02      	add	r7, sp, #8
 8000b8e:	6078      	str	r0, [r7, #4]
 8000b90:	4608      	mov	r0, r1
 8000b92:	4611      	mov	r1, r2
 8000b94:	461a      	mov	r2, r3
 8000b96:	4603      	mov	r3, r0
 8000b98:	70fb      	strb	r3, [r7, #3]
 8000b9a:	460b      	mov	r3, r1
 8000b9c:	70bb      	strb	r3, [r7, #2]
 8000b9e:	4613      	mov	r3, r2
 8000ba0:	707b      	strb	r3, [r7, #1]
    FlushRx(hservo);
 8000ba2:	6878      	ldr	r0, [r7, #4]
 8000ba4:	f7ff febf 	bl	8000926 <FlushRx>
    WriteBuf(hservo, ID, MemAddr, &bDat, 1, INST_WRITE);
 8000ba8:	1c7b      	adds	r3, r7, #1
 8000baa:	78ba      	ldrb	r2, [r7, #2]
 8000bac:	78f9      	ldrb	r1, [r7, #3]
 8000bae:	2003      	movs	r0, #3
 8000bb0:	9001      	str	r0, [sp, #4]
 8000bb2:	2001      	movs	r0, #1
 8000bb4:	9000      	str	r0, [sp, #0]
 8000bb6:	6878      	ldr	r0, [r7, #4]
 8000bb8:	f7ff fecf 	bl	800095a <WriteBuf>
    return Ack(hservo, ID);
 8000bbc:	78fb      	ldrb	r3, [r7, #3]
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	6878      	ldr	r0, [r7, #4]
 8000bc2:	f7ff ff79 	bl	8000ab8 <Ack>
 8000bc6:	4603      	mov	r3, r0
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	3708      	adds	r7, #8
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}

08000bd0 <STS3215_Read>:
    WriteBuf(hservo, ID, MemAddr, bBuf, 2, INST_WRITE);
    return Ack(hservo, ID);
}

int STS3215_Read(STS3215_HandleTypeDef *hservo, u8 ID, u8 MemAddr, u8 *nData, u8 nLen)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b088      	sub	sp, #32
 8000bd4:	af02      	add	r7, sp, #8
 8000bd6:	60f8      	str	r0, [r7, #12]
 8000bd8:	607b      	str	r3, [r7, #4]
 8000bda:	460b      	mov	r3, r1
 8000bdc:	72fb      	strb	r3, [r7, #11]
 8000bde:	4613      	mov	r3, r2
 8000be0:	72bb      	strb	r3, [r7, #10]
    FlushRx(hservo);
 8000be2:	68f8      	ldr	r0, [r7, #12]
 8000be4:	f7ff fe9f 	bl	8000926 <FlushRx>
    WriteBuf(hservo, ID, MemAddr, &nLen, 1, INST_READ);
 8000be8:	7aba      	ldrb	r2, [r7, #10]
 8000bea:	7af9      	ldrb	r1, [r7, #11]
 8000bec:	2302      	movs	r3, #2
 8000bee:	9301      	str	r3, [sp, #4]
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	9300      	str	r3, [sp, #0]
 8000bf4:	f107 0320 	add.w	r3, r7, #32
 8000bf8:	68f8      	ldr	r0, [r7, #12]
 8000bfa:	f7ff feae 	bl	800095a <WriteBuf>

    if(! CheckHead(hservo)) {
 8000bfe:	68f8      	ldr	r0, [r7, #12]
 8000c00:	f7ff ff27 	bl	8000a52 <CheckHead>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d101      	bne.n	8000c0e <STS3215_Read+0x3e>
        return 0;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	e055      	b.n	8000cba <STS3215_Read+0xea>
    }

    u8 bBuf[4];
    hservo->Error = 0;
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	2200      	movs	r2, #0
 8000c12:	719a      	strb	r2, [r3, #6]

    if(HAL_UART_Receive(hservo->huart, bBuf, 3, hservo->IOTimeOut) != HAL_OK) {
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	6818      	ldr	r0, [r3, #0]
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	689b      	ldr	r3, [r3, #8]
 8000c1c:	f107 0110 	add.w	r1, r7, #16
 8000c20:	2203      	movs	r2, #3
 8000c22:	f001 fbb6 	bl	8002392 <HAL_UART_Receive>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d001      	beq.n	8000c30 <STS3215_Read+0x60>
        return 0;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	e044      	b.n	8000cba <STS3215_Read+0xea>
    }

    if(HAL_UART_Receive(hservo->huart, nData, nLen, hservo->IOTimeOut) != HAL_OK) {
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	6818      	ldr	r0, [r3, #0]
 8000c34:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000c38:	461a      	mov	r2, r3
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	689b      	ldr	r3, [r3, #8]
 8000c3e:	6879      	ldr	r1, [r7, #4]
 8000c40:	f001 fba7 	bl	8002392 <HAL_UART_Receive>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <STS3215_Read+0x7e>
        return 0;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	e035      	b.n	8000cba <STS3215_Read+0xea>
    }

    if(HAL_UART_Receive(hservo->huart, bBuf+3, 1, hservo->IOTimeOut) != HAL_OK) {
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	6818      	ldr	r0, [r3, #0]
 8000c52:	f107 0110 	add.w	r1, r7, #16
 8000c56:	3103      	adds	r1, #3
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	689b      	ldr	r3, [r3, #8]
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	f001 fb98 	bl	8002392 <HAL_UART_Receive>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d001      	beq.n	8000c6c <STS3215_Read+0x9c>
        return 0;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	e026      	b.n	8000cba <STS3215_Read+0xea>
    }

    // Verify checksum
    u8 calSum = bBuf[0] + bBuf[1] + bBuf[2];
 8000c6c:	7c3a      	ldrb	r2, [r7, #16]
 8000c6e:	7c7b      	ldrb	r3, [r7, #17]
 8000c70:	4413      	add	r3, r2
 8000c72:	b2da      	uxtb	r2, r3
 8000c74:	7cbb      	ldrb	r3, [r7, #18]
 8000c76:	4413      	add	r3, r2
 8000c78:	75fb      	strb	r3, [r7, #23]
    for(u8 i = 0; i < nLen; i++) {
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	75bb      	strb	r3, [r7, #22]
 8000c7e:	e009      	b.n	8000c94 <STS3215_Read+0xc4>
        calSum += nData[i];
 8000c80:	7dbb      	ldrb	r3, [r7, #22]
 8000c82:	687a      	ldr	r2, [r7, #4]
 8000c84:	4413      	add	r3, r2
 8000c86:	781a      	ldrb	r2, [r3, #0]
 8000c88:	7dfb      	ldrb	r3, [r7, #23]
 8000c8a:	4413      	add	r3, r2
 8000c8c:	75fb      	strb	r3, [r7, #23]
    for(u8 i = 0; i < nLen; i++) {
 8000c8e:	7dbb      	ldrb	r3, [r7, #22]
 8000c90:	3301      	adds	r3, #1
 8000c92:	75bb      	strb	r3, [r7, #22]
 8000c94:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000c98:	7dba      	ldrb	r2, [r7, #22]
 8000c9a:	429a      	cmp	r2, r3
 8000c9c:	d3f0      	bcc.n	8000c80 <STS3215_Read+0xb0>
    }
    calSum = ~calSum;
 8000c9e:	7dfb      	ldrb	r3, [r7, #23]
 8000ca0:	43db      	mvns	r3, r3
 8000ca2:	75fb      	strb	r3, [r7, #23]

    if(calSum != bBuf[3]) {
 8000ca4:	7cfb      	ldrb	r3, [r7, #19]
 8000ca6:	7dfa      	ldrb	r2, [r7, #23]
 8000ca8:	429a      	cmp	r2, r3
 8000caa:	d001      	beq.n	8000cb0 <STS3215_Read+0xe0>
        return 0;
 8000cac:	2300      	movs	r3, #0
 8000cae:	e004      	b.n	8000cba <STS3215_Read+0xea>
    }

    hservo->Error = bBuf[2];
 8000cb0:	7cba      	ldrb	r2, [r7, #18]
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	719a      	strb	r2, [r3, #6]
    return nLen;
 8000cb6:	f897 3020 	ldrb.w	r3, [r7, #32]
}
 8000cba:	4618      	mov	r0, r3
 8000cbc:	3718      	adds	r7, #24
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}

08000cc2 <STS3215_WritePosEx>:
/*===========================================================================*/
/*                      POSITION CONTROL FUNCTIONS                           */
/*===========================================================================*/

int STS3215_WritePosEx(STS3215_HandleTypeDef *hservo, u8 ID, s16 Position, u16 Speed, u8 ACC)
{
 8000cc2:	b580      	push	{r7, lr}
 8000cc4:	b088      	sub	sp, #32
 8000cc6:	af02      	add	r7, sp, #8
 8000cc8:	60f8      	str	r0, [r7, #12]
 8000cca:	4608      	mov	r0, r1
 8000ccc:	4611      	mov	r1, r2
 8000cce:	461a      	mov	r2, r3
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	72fb      	strb	r3, [r7, #11]
 8000cd4:	460b      	mov	r3, r1
 8000cd6:	813b      	strh	r3, [r7, #8]
 8000cd8:	4613      	mov	r3, r2
 8000cda:	80fb      	strh	r3, [r7, #6]
    if(Position < 0) {
 8000cdc:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	da09      	bge.n	8000cf8 <STS3215_WritePosEx+0x36>
        Position = -Position;
 8000ce4:	893b      	ldrh	r3, [r7, #8]
 8000ce6:	425b      	negs	r3, r3
 8000ce8:	b29b      	uxth	r3, r3
 8000cea:	813b      	strh	r3, [r7, #8]
        Position |= (1 << 15);
 8000cec:	893b      	ldrh	r3, [r7, #8]
 8000cee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000cf2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000cf6:	813b      	strh	r3, [r7, #8]
    }

    u8 bBuf[7];
    bBuf[0] = ACC;
 8000cf8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000cfc:	743b      	strb	r3, [r7, #16]
    Host2SCS(hservo, bBuf+1, bBuf+2, Position);
 8000cfe:	f107 0110 	add.w	r1, r7, #16
 8000d02:	3101      	adds	r1, #1
 8000d04:	f107 0210 	add.w	r2, r7, #16
 8000d08:	3202      	adds	r2, #2
 8000d0a:	893b      	ldrh	r3, [r7, #8]
 8000d0c:	68f8      	ldr	r0, [r7, #12]
 8000d0e:	f7ff fdbe 	bl	800088e <Host2SCS>
    Host2SCS(hservo, bBuf+3, bBuf+4, 0);  // Time = 0
 8000d12:	f107 0110 	add.w	r1, r7, #16
 8000d16:	3103      	adds	r1, #3
 8000d18:	f107 0210 	add.w	r2, r7, #16
 8000d1c:	3204      	adds	r2, #4
 8000d1e:	2300      	movs	r3, #0
 8000d20:	68f8      	ldr	r0, [r7, #12]
 8000d22:	f7ff fdb4 	bl	800088e <Host2SCS>
    Host2SCS(hservo, bBuf+5, bBuf+6, Speed);
 8000d26:	f107 0110 	add.w	r1, r7, #16
 8000d2a:	3105      	adds	r1, #5
 8000d2c:	f107 0210 	add.w	r2, r7, #16
 8000d30:	3206      	adds	r2, #6
 8000d32:	88fb      	ldrh	r3, [r7, #6]
 8000d34:	68f8      	ldr	r0, [r7, #12]
 8000d36:	f7ff fdaa 	bl	800088e <Host2SCS>

    return STS3215_GenWrite(hservo, ID, STS_ACC, bBuf, 7);
 8000d3a:	f107 0310 	add.w	r3, r7, #16
 8000d3e:	7af9      	ldrb	r1, [r7, #11]
 8000d40:	2207      	movs	r2, #7
 8000d42:	9200      	str	r2, [sp, #0]
 8000d44:	2229      	movs	r2, #41	@ 0x29
 8000d46:	68f8      	ldr	r0, [r7, #12]
 8000d48:	f7ff fefe 	bl	8000b48 <STS3215_GenWrite>
 8000d4c:	4603      	mov	r3, r0
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	3718      	adds	r7, #24
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}

08000d56 <STS3215_WriteSpe>:
{
    return STS3215_WriteByte(hservo, ID, STS_MODE, 0);
}

int STS3215_WriteSpe(STS3215_HandleTypeDef *hservo, u8 ID, s16 Speed, u8 ACC)
{
 8000d56:	b580      	push	{r7, lr}
 8000d58:	b086      	sub	sp, #24
 8000d5a:	af02      	add	r7, sp, #8
 8000d5c:	6078      	str	r0, [r7, #4]
 8000d5e:	4608      	mov	r0, r1
 8000d60:	4611      	mov	r1, r2
 8000d62:	461a      	mov	r2, r3
 8000d64:	4603      	mov	r3, r0
 8000d66:	70fb      	strb	r3, [r7, #3]
 8000d68:	460b      	mov	r3, r1
 8000d6a:	803b      	strh	r3, [r7, #0]
 8000d6c:	4613      	mov	r3, r2
 8000d6e:	70bb      	strb	r3, [r7, #2]
    if(Speed < 0) {
 8000d70:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	da09      	bge.n	8000d8c <STS3215_WriteSpe+0x36>
        Speed = -Speed;
 8000d78:	883b      	ldrh	r3, [r7, #0]
 8000d7a:	425b      	negs	r3, r3
 8000d7c:	b29b      	uxth	r3, r3
 8000d7e:	803b      	strh	r3, [r7, #0]
        Speed |= (1 << 15);
 8000d80:	883b      	ldrh	r3, [r7, #0]
 8000d82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000d86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000d8a:	803b      	strh	r3, [r7, #0]
    }

    u8 bBuf[1] = {ACC};
 8000d8c:	78bb      	ldrb	r3, [r7, #2]
 8000d8e:	733b      	strb	r3, [r7, #12]
    STS3215_GenWrite(hservo, ID, STS_ACC, bBuf, 1);
 8000d90:	f107 030c 	add.w	r3, r7, #12
 8000d94:	78f9      	ldrb	r1, [r7, #3]
 8000d96:	2201      	movs	r2, #1
 8000d98:	9200      	str	r2, [sp, #0]
 8000d9a:	2229      	movs	r2, #41	@ 0x29
 8000d9c:	6878      	ldr	r0, [r7, #4]
 8000d9e:	f7ff fed3 	bl	8000b48 <STS3215_GenWrite>

    u8 sBuf[2];
    Host2SCS(hservo, sBuf+0, sBuf+1, Speed);
 8000da2:	f107 0208 	add.w	r2, r7, #8
 8000da6:	3201      	adds	r2, #1
 8000da8:	883b      	ldrh	r3, [r7, #0]
 8000daa:	f107 0108 	add.w	r1, r7, #8
 8000dae:	6878      	ldr	r0, [r7, #4]
 8000db0:	f7ff fd6d 	bl	800088e <Host2SCS>

    return STS3215_GenWrite(hservo, ID, STS_GOAL_SPEED_L, sBuf, 2);
 8000db4:	f107 0308 	add.w	r3, r7, #8
 8000db8:	78f9      	ldrb	r1, [r7, #3]
 8000dba:	2202      	movs	r2, #2
 8000dbc:	9200      	str	r2, [sp, #0]
 8000dbe:	222e      	movs	r2, #46	@ 0x2e
 8000dc0:	6878      	ldr	r0, [r7, #4]
 8000dc2:	f7ff fec1 	bl	8000b48 <STS3215_GenWrite>
 8000dc6:	4603      	mov	r3, r0
}
 8000dc8:	4618      	mov	r0, r3
 8000dca:	3710      	adds	r7, #16
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}

08000dd0 <STS3215_EnableTorque>:
/*===========================================================================*/
/*                        TORQUE CONTROL FUNCTIONS                           */
/*===========================================================================*/

int STS3215_EnableTorque(STS3215_HandleTypeDef *hservo, u8 ID, u8 Enable)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
 8000dd8:	460b      	mov	r3, r1
 8000dda:	70fb      	strb	r3, [r7, #3]
 8000ddc:	4613      	mov	r3, r2
 8000dde:	70bb      	strb	r3, [r7, #2]
    return STS3215_WriteByte(hservo, ID, STS_TORQUE_ENABLE, Enable);
 8000de0:	78bb      	ldrb	r3, [r7, #2]
 8000de2:	78f9      	ldrb	r1, [r7, #3]
 8000de4:	2228      	movs	r2, #40	@ 0x28
 8000de6:	6878      	ldr	r0, [r7, #4]
 8000de8:	f7ff fece 	bl	8000b88 <STS3215_WriteByte>
 8000dec:	4603      	mov	r3, r0
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	3708      	adds	r7, #8
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}

08000df6 <STS3215_FeedBack>:
    hservo->Error = bBuf[2];
    return bBuf[0];
}

int STS3215_FeedBack(STS3215_HandleTypeDef *hservo, u8 ID, STS3215_FeedbackTypeDef *feedback)
{
 8000df6:	b580      	push	{r7, lr}
 8000df8:	b08e      	sub	sp, #56	@ 0x38
 8000dfa:	af02      	add	r7, sp, #8
 8000dfc:	60f8      	str	r0, [r7, #12]
 8000dfe:	460b      	mov	r3, r1
 8000e00:	607a      	str	r2, [r7, #4]
 8000e02:	72fb      	strb	r3, [r7, #11]
    u8 Mem[STS_PRESENT_CURRENT_H - STS_PRESENT_POSITION_L + 1];

    int nLen = STS3215_Read(hservo, ID, STS_PRESENT_POSITION_L, Mem, sizeof(Mem));
 8000e04:	f107 0314 	add.w	r3, r7, #20
 8000e08:	7af9      	ldrb	r1, [r7, #11]
 8000e0a:	220f      	movs	r2, #15
 8000e0c:	9200      	str	r2, [sp, #0]
 8000e0e:	2238      	movs	r2, #56	@ 0x38
 8000e10:	68f8      	ldr	r0, [r7, #12]
 8000e12:	f7ff fedd 	bl	8000bd0 <STS3215_Read>
 8000e16:	6278      	str	r0, [r7, #36]	@ 0x24
    if(nLen != sizeof(Mem)) {
 8000e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e1a:	2b0f      	cmp	r3, #15
 8000e1c:	d002      	beq.n	8000e24 <STS3215_FeedBack+0x2e>
        return -1;
 8000e1e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e22:	e064      	b.n	8000eee <STS3215_FeedBack+0xf8>
    }

    // Parse position
    s16 pos = SCS2Host(hservo, Mem[0], Mem[1]);
 8000e24:	7d3b      	ldrb	r3, [r7, #20]
 8000e26:	7d7a      	ldrb	r2, [r7, #21]
 8000e28:	4619      	mov	r1, r3
 8000e2a:	68f8      	ldr	r0, [r7, #12]
 8000e2c:	f7ff fd54 	bl	80008d8 <SCS2Host>
 8000e30:	4603      	mov	r3, r0
 8000e32:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    if(pos & (1 << 15)) {
 8000e34:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	da06      	bge.n	8000e4a <STS3215_FeedBack+0x54>
        pos = -(pos & ~(1 << 15));
 8000e3c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000e3e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000e42:	b29b      	uxth	r3, r3
 8000e44:	425b      	negs	r3, r3
 8000e46:	b29b      	uxth	r3, r3
 8000e48:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }
    feedback->Position = pos;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8000e4e:	801a      	strh	r2, [r3, #0]

    // Parse speed
    s16 spd = SCS2Host(hservo, Mem[2], Mem[3]);
 8000e50:	7dbb      	ldrb	r3, [r7, #22]
 8000e52:	7dfa      	ldrb	r2, [r7, #23]
 8000e54:	4619      	mov	r1, r3
 8000e56:	68f8      	ldr	r0, [r7, #12]
 8000e58:	f7ff fd3e 	bl	80008d8 <SCS2Host>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    if(spd & (1 << 15)) {
 8000e60:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	da06      	bge.n	8000e76 <STS3215_FeedBack+0x80>
        spd = -(spd & ~(1 << 15));
 8000e68:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000e6a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000e6e:	b29b      	uxth	r3, r3
 8000e70:	425b      	negs	r3, r3
 8000e72:	b29b      	uxth	r3, r3
 8000e74:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    }
    feedback->Speed = spd;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8000e7a:	805a      	strh	r2, [r3, #2]

    // Parse load
    s16 load = SCS2Host(hservo, Mem[4], Mem[5]);
 8000e7c:	7e3b      	ldrb	r3, [r7, #24]
 8000e7e:	7e7a      	ldrb	r2, [r7, #25]
 8000e80:	4619      	mov	r1, r3
 8000e82:	68f8      	ldr	r0, [r7, #12]
 8000e84:	f7ff fd28 	bl	80008d8 <SCS2Host>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	857b      	strh	r3, [r7, #42]	@ 0x2a
    if(load & (1 << 10)) {
 8000e8c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8000e8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d006      	beq.n	8000ea4 <STS3215_FeedBack+0xae>
        load = -(load & ~(1 << 10));
 8000e96:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8000e98:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000e9c:	b29b      	uxth	r3, r3
 8000e9e:	425b      	negs	r3, r3
 8000ea0:	b29b      	uxth	r3, r3
 8000ea2:	857b      	strh	r3, [r7, #42]	@ 0x2a
    }
    feedback->Load = load;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8000ea8:	809a      	strh	r2, [r3, #4]

    // Voltage and temperature
    feedback->Voltage = Mem[STS_PRESENT_VOLTAGE - STS_PRESENT_POSITION_L];
 8000eaa:	7eba      	ldrb	r2, [r7, #26]
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	719a      	strb	r2, [r3, #6]
    feedback->Temperature = Mem[STS_PRESENT_TEMPERATURE - STS_PRESENT_POSITION_L];
 8000eb0:	7efa      	ldrb	r2, [r7, #27]
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	71da      	strb	r2, [r3, #7]

    // Moving status
    feedback->Moving = Mem[STS_MOVING - STS_PRESENT_POSITION_L];
 8000eb6:	7fba      	ldrb	r2, [r7, #30]
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	721a      	strb	r2, [r3, #8]

    // Current
    s16 curr = SCS2Host(hservo, Mem[STS_PRESENT_CURRENT_L - STS_PRESENT_POSITION_L],
 8000ebc:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000ec0:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	68f8      	ldr	r0, [r7, #12]
 8000ec8:	f7ff fd06 	bl	80008d8 <SCS2Host>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	853b      	strh	r3, [r7, #40]	@ 0x28
                                Mem[STS_PRESENT_CURRENT_H - STS_PRESENT_POSITION_L]);
    if(curr & (1 << 15)) {
 8000ed0:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	da06      	bge.n	8000ee6 <STS3215_FeedBack+0xf0>
        curr = -(curr & ~(1 << 15));
 8000ed8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000eda:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000ede:	b29b      	uxth	r3, r3
 8000ee0:	425b      	negs	r3, r3
 8000ee2:	b29b      	uxth	r3, r3
 8000ee4:	853b      	strh	r3, [r7, #40]	@ 0x28
    }
    feedback->Current = curr;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000eea:	815a      	strh	r2, [r3, #10]

    return nLen;
 8000eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	3730      	adds	r7, #48	@ 0x30
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}

08000ef6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000ef6:	b480      	push	{r7}
 8000ef8:	af00      	add	r7, sp, #0
  return 1;
 8000efa:	2301      	movs	r3, #1
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bc80      	pop	{r7}
 8000f02:	4770      	bx	lr

08000f04 <_kill>:

int _kill(int pid, int sig)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
 8000f0c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000f0e:	f001 fef7 	bl	8002d00 <__errno>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2216      	movs	r2, #22
 8000f16:	601a      	str	r2, [r3, #0]
  return -1;
 8000f18:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	3708      	adds	r7, #8
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}

08000f24 <_exit>:

void _exit (int status)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000f2c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000f30:	6878      	ldr	r0, [r7, #4]
 8000f32:	f7ff ffe7 	bl	8000f04 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000f36:	bf00      	nop
 8000f38:	e7fd      	b.n	8000f36 <_exit+0x12>

08000f3a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f3a:	b580      	push	{r7, lr}
 8000f3c:	b086      	sub	sp, #24
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	60f8      	str	r0, [r7, #12]
 8000f42:	60b9      	str	r1, [r7, #8]
 8000f44:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f46:	2300      	movs	r3, #0
 8000f48:	617b      	str	r3, [r7, #20]
 8000f4a:	e00a      	b.n	8000f62 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f4c:	f3af 8000 	nop.w
 8000f50:	4601      	mov	r1, r0
 8000f52:	68bb      	ldr	r3, [r7, #8]
 8000f54:	1c5a      	adds	r2, r3, #1
 8000f56:	60ba      	str	r2, [r7, #8]
 8000f58:	b2ca      	uxtb	r2, r1
 8000f5a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	3301      	adds	r3, #1
 8000f60:	617b      	str	r3, [r7, #20]
 8000f62:	697a      	ldr	r2, [r7, #20]
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	429a      	cmp	r2, r3
 8000f68:	dbf0      	blt.n	8000f4c <_read+0x12>
  }

  return len;
 8000f6a:	687b      	ldr	r3, [r7, #4]
}
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	3718      	adds	r7, #24
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}

08000f74 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b086      	sub	sp, #24
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	60f8      	str	r0, [r7, #12]
 8000f7c:	60b9      	str	r1, [r7, #8]
 8000f7e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f80:	2300      	movs	r3, #0
 8000f82:	617b      	str	r3, [r7, #20]
 8000f84:	e009      	b.n	8000f9a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f86:	68bb      	ldr	r3, [r7, #8]
 8000f88:	1c5a      	adds	r2, r3, #1
 8000f8a:	60ba      	str	r2, [r7, #8]
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f94:	697b      	ldr	r3, [r7, #20]
 8000f96:	3301      	adds	r3, #1
 8000f98:	617b      	str	r3, [r7, #20]
 8000f9a:	697a      	ldr	r2, [r7, #20]
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	429a      	cmp	r2, r3
 8000fa0:	dbf1      	blt.n	8000f86 <_write+0x12>
  }
  return len;
 8000fa2:	687b      	ldr	r3, [r7, #4]
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	3718      	adds	r7, #24
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}

08000fac <_close>:

int _close(int file)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000fb4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	370c      	adds	r7, #12
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bc80      	pop	{r7}
 8000fc0:	4770      	bx	lr

08000fc2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fc2:	b480      	push	{r7}
 8000fc4:	b083      	sub	sp, #12
 8000fc6:	af00      	add	r7, sp, #0
 8000fc8:	6078      	str	r0, [r7, #4]
 8000fca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000fd2:	605a      	str	r2, [r3, #4]
  return 0;
 8000fd4:	2300      	movs	r3, #0
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	370c      	adds	r7, #12
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bc80      	pop	{r7}
 8000fde:	4770      	bx	lr

08000fe0 <_isatty>:

int _isatty(int file)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000fe8:	2301      	movs	r3, #1
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	370c      	adds	r7, #12
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bc80      	pop	{r7}
 8000ff2:	4770      	bx	lr

08000ff4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	60f8      	str	r0, [r7, #12]
 8000ffc:	60b9      	str	r1, [r7, #8]
 8000ffe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001000:	2300      	movs	r3, #0
}
 8001002:	4618      	mov	r0, r3
 8001004:	3714      	adds	r7, #20
 8001006:	46bd      	mov	sp, r7
 8001008:	bc80      	pop	{r7}
 800100a:	4770      	bx	lr

0800100c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b086      	sub	sp, #24
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001014:	4a14      	ldr	r2, [pc, #80]	@ (8001068 <_sbrk+0x5c>)
 8001016:	4b15      	ldr	r3, [pc, #84]	@ (800106c <_sbrk+0x60>)
 8001018:	1ad3      	subs	r3, r2, r3
 800101a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001020:	4b13      	ldr	r3, [pc, #76]	@ (8001070 <_sbrk+0x64>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d102      	bne.n	800102e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001028:	4b11      	ldr	r3, [pc, #68]	@ (8001070 <_sbrk+0x64>)
 800102a:	4a12      	ldr	r2, [pc, #72]	@ (8001074 <_sbrk+0x68>)
 800102c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800102e:	4b10      	ldr	r3, [pc, #64]	@ (8001070 <_sbrk+0x64>)
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	4413      	add	r3, r2
 8001036:	693a      	ldr	r2, [r7, #16]
 8001038:	429a      	cmp	r2, r3
 800103a:	d207      	bcs.n	800104c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800103c:	f001 fe60 	bl	8002d00 <__errno>
 8001040:	4603      	mov	r3, r0
 8001042:	220c      	movs	r2, #12
 8001044:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001046:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800104a:	e009      	b.n	8001060 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800104c:	4b08      	ldr	r3, [pc, #32]	@ (8001070 <_sbrk+0x64>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001052:	4b07      	ldr	r3, [pc, #28]	@ (8001070 <_sbrk+0x64>)
 8001054:	681a      	ldr	r2, [r3, #0]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	4413      	add	r3, r2
 800105a:	4a05      	ldr	r2, [pc, #20]	@ (8001070 <_sbrk+0x64>)
 800105c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800105e:	68fb      	ldr	r3, [r7, #12]
}
 8001060:	4618      	mov	r0, r3
 8001062:	3718      	adds	r7, #24
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20005000 	.word	0x20005000
 800106c:	00000400 	.word	0x00000400
 8001070:	200001e8 	.word	0x200001e8
 8001074:	200003d0 	.word	0x200003d0

08001078 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800107c:	bf00      	nop
 800107e:	46bd      	mov	sp, r7
 8001080:	bc80      	pop	{r7}
 8001082:	4770      	bx	lr

08001084 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;  // Servo communication (PA9, 1Mbps, half-duplex)
UART_HandleTypeDef huart2;  // Debug output (PA2, 115200, normal)

/* USART1 init function - FOR SERVO */
void MX_USART1_UART_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 8001088:	4b10      	ldr	r3, [pc, #64]	@ (80010cc <MX_USART1_UART_Init+0x48>)
 800108a:	4a11      	ldr	r2, [pc, #68]	@ (80010d0 <MX_USART1_UART_Init+0x4c>)
 800108c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 1000000;
 800108e:	4b0f      	ldr	r3, [pc, #60]	@ (80010cc <MX_USART1_UART_Init+0x48>)
 8001090:	4a10      	ldr	r2, [pc, #64]	@ (80010d4 <MX_USART1_UART_Init+0x50>)
 8001092:	605a      	str	r2, [r3, #4]
  huart1.Init. WordLength = UART_WORDLENGTH_8B;
 8001094:	4b0d      	ldr	r3, [pc, #52]	@ (80010cc <MX_USART1_UART_Init+0x48>)
 8001096:	2200      	movs	r2, #0
 8001098:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800109a:	4b0c      	ldr	r3, [pc, #48]	@ (80010cc <MX_USART1_UART_Init+0x48>)
 800109c:	2200      	movs	r2, #0
 800109e:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80010a0:	4b0a      	ldr	r3, [pc, #40]	@ (80010cc <MX_USART1_UART_Init+0x48>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80010a6:	4b09      	ldr	r3, [pc, #36]	@ (80010cc <MX_USART1_UART_Init+0x48>)
 80010a8:	220c      	movs	r2, #12
 80010aa:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010ac:	4b07      	ldr	r3, [pc, #28]	@ (80010cc <MX_USART1_UART_Init+0x48>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	619a      	str	r2, [r3, #24]
  huart1.Init. OverSampling = UART_OVERSAMPLING_16;
 80010b2:	4b06      	ldr	r3, [pc, #24]	@ (80010cc <MX_USART1_UART_Init+0x48>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 80010b8:	4804      	ldr	r0, [pc, #16]	@ (80010cc <MX_USART1_UART_Init+0x48>)
 80010ba:	f001 f887 	bl	80021cc <HAL_HalfDuplex_Init>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <MX_USART1_UART_Init+0x44>
  {
    Error_Handler();
 80010c4:	f7ff fb4f 	bl	8000766 <Error_Handler>
  }
}
 80010c8:	bf00      	nop
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	200001ec 	.word	0x200001ec
 80010d0:	40013800 	.word	0x40013800
 80010d4:	000f4240 	.word	0x000f4240

080010d8 <MX_USART2_UART_Init>:

/* USART2 init function - FOR DEBUG */
void MX_USART2_UART_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 80010dc:	4b11      	ldr	r3, [pc, #68]	@ (8001124 <MX_USART2_UART_Init+0x4c>)
 80010de:	4a12      	ldr	r2, [pc, #72]	@ (8001128 <MX_USART2_UART_Init+0x50>)
 80010e0:	601a      	str	r2, [r3, #0]
  huart2.Init. BaudRate = 115200;
 80010e2:	4b10      	ldr	r3, [pc, #64]	@ (8001124 <MX_USART2_UART_Init+0x4c>)
 80010e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010e8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001124 <MX_USART2_UART_Init+0x4c>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001124 <MX_USART2_UART_Init+0x4c>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001124 <MX_USART2_UART_Init+0x4c>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010fc:	4b09      	ldr	r3, [pc, #36]	@ (8001124 <MX_USART2_UART_Init+0x4c>)
 80010fe:	220c      	movs	r2, #12
 8001100:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001102:	4b08      	ldr	r3, [pc, #32]	@ (8001124 <MX_USART2_UART_Init+0x4c>)
 8001104:	2200      	movs	r2, #0
 8001106:	619a      	str	r2, [r3, #24]
  huart2.Init. OverSampling = UART_OVERSAMPLING_16;
 8001108:	4b06      	ldr	r3, [pc, #24]	@ (8001124 <MX_USART2_UART_Init+0x4c>)
 800110a:	2200      	movs	r2, #0
 800110c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800110e:	4805      	ldr	r0, [pc, #20]	@ (8001124 <MX_USART2_UART_Init+0x4c>)
 8001110:	f001 f80c 	bl	800212c <HAL_UART_Init>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800111a:	f7ff fb24 	bl	8000766 <Error_Handler>
  }
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	20000234 	.word	0x20000234
 8001128:	40004400 	.word	0x40004400

0800112c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b08a      	sub	sp, #40	@ 0x28
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001134:	f107 0318 	add.w	r3, r7, #24
 8001138:	2200      	movs	r2, #0
 800113a:	601a      	str	r2, [r3, #0]
 800113c:	605a      	str	r2, [r3, #4]
 800113e:	609a      	str	r2, [r3, #8]
 8001140:	60da      	str	r2, [r3, #12]

  if(uartHandle->Instance == USART1)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4a31      	ldr	r2, [pc, #196]	@ (800120c <HAL_UART_MspInit+0xe0>)
 8001148:	4293      	cmp	r3, r2
 800114a:	d125      	bne.n	8001198 <HAL_UART_MspInit+0x6c>
  {
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800114c:	4b30      	ldr	r3, [pc, #192]	@ (8001210 <HAL_UART_MspInit+0xe4>)
 800114e:	699b      	ldr	r3, [r3, #24]
 8001150:	4a2f      	ldr	r2, [pc, #188]	@ (8001210 <HAL_UART_MspInit+0xe4>)
 8001152:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001156:	6193      	str	r3, [r2, #24]
 8001158:	4b2d      	ldr	r3, [pc, #180]	@ (8001210 <HAL_UART_MspInit+0xe4>)
 800115a:	699b      	ldr	r3, [r3, #24]
 800115c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001160:	617b      	str	r3, [r7, #20]
 8001162:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001164:	4b2a      	ldr	r3, [pc, #168]	@ (8001210 <HAL_UART_MspInit+0xe4>)
 8001166:	699b      	ldr	r3, [r3, #24]
 8001168:	4a29      	ldr	r2, [pc, #164]	@ (8001210 <HAL_UART_MspInit+0xe4>)
 800116a:	f043 0304 	orr.w	r3, r3, #4
 800116e:	6193      	str	r3, [r2, #24]
 8001170:	4b27      	ldr	r3, [pc, #156]	@ (8001210 <HAL_UART_MspInit+0xe4>)
 8001172:	699b      	ldr	r3, [r3, #24]
 8001174:	f003 0304 	and.w	r3, r3, #4
 8001178:	613b      	str	r3, [r7, #16]
 800117a:	693b      	ldr	r3, [r7, #16]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX (Half-duplex for servo)
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800117c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001180:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001182:	2312      	movs	r3, #18
 8001184:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001186:	2303      	movs	r3, #3
 8001188:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800118a:	f107 0318 	add.w	r3, r7, #24
 800118e:	4619      	mov	r1, r3
 8001190:	4820      	ldr	r0, [pc, #128]	@ (8001214 <HAL_UART_MspInit+0xe8>)
 8001192:	f000 f9fd 	bl	8001590 <HAL_GPIO_Init>
    GPIO_InitStruct. Pin = GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  }
}
 8001196:	e034      	b.n	8001202 <HAL_UART_MspInit+0xd6>
  else if(uartHandle->Instance == USART2)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a1e      	ldr	r2, [pc, #120]	@ (8001218 <HAL_UART_MspInit+0xec>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d12f      	bne.n	8001202 <HAL_UART_MspInit+0xd6>
    __HAL_RCC_USART2_CLK_ENABLE();
 80011a2:	4b1b      	ldr	r3, [pc, #108]	@ (8001210 <HAL_UART_MspInit+0xe4>)
 80011a4:	69db      	ldr	r3, [r3, #28]
 80011a6:	4a1a      	ldr	r2, [pc, #104]	@ (8001210 <HAL_UART_MspInit+0xe4>)
 80011a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011ac:	61d3      	str	r3, [r2, #28]
 80011ae:	4b18      	ldr	r3, [pc, #96]	@ (8001210 <HAL_UART_MspInit+0xe4>)
 80011b0:	69db      	ldr	r3, [r3, #28]
 80011b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011b6:	60fb      	str	r3, [r7, #12]
 80011b8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ba:	4b15      	ldr	r3, [pc, #84]	@ (8001210 <HAL_UART_MspInit+0xe4>)
 80011bc:	699b      	ldr	r3, [r3, #24]
 80011be:	4a14      	ldr	r2, [pc, #80]	@ (8001210 <HAL_UART_MspInit+0xe4>)
 80011c0:	f043 0304 	orr.w	r3, r3, #4
 80011c4:	6193      	str	r3, [r2, #24]
 80011c6:	4b12      	ldr	r3, [pc, #72]	@ (8001210 <HAL_UART_MspInit+0xe4>)
 80011c8:	699b      	ldr	r3, [r3, #24]
 80011ca:	f003 0304 	and.w	r3, r3, #4
 80011ce:	60bb      	str	r3, [r7, #8]
 80011d0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct. Pin = GPIO_PIN_2;
 80011d2:	2304      	movs	r3, #4
 80011d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d6:	2302      	movs	r3, #2
 80011d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011da:	2303      	movs	r3, #3
 80011dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011de:	f107 0318 	add.w	r3, r7, #24
 80011e2:	4619      	mov	r1, r3
 80011e4:	480b      	ldr	r0, [pc, #44]	@ (8001214 <HAL_UART_MspInit+0xe8>)
 80011e6:	f000 f9d3 	bl	8001590 <HAL_GPIO_Init>
    GPIO_InitStruct. Pin = GPIO_PIN_3;
 80011ea:	2308      	movs	r3, #8
 80011ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011ee:	2300      	movs	r3, #0
 80011f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f2:	2300      	movs	r3, #0
 80011f4:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011f6:	f107 0318 	add.w	r3, r7, #24
 80011fa:	4619      	mov	r1, r3
 80011fc:	4805      	ldr	r0, [pc, #20]	@ (8001214 <HAL_UART_MspInit+0xe8>)
 80011fe:	f000 f9c7 	bl	8001590 <HAL_GPIO_Init>
}
 8001202:	bf00      	nop
 8001204:	3728      	adds	r7, #40	@ 0x28
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	40013800 	.word	0x40013800
 8001210:	40021000 	.word	0x40021000
 8001214:	40010800 	.word	0x40010800
 8001218:	40004400 	.word	0x40004400

0800121c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800121c:	f7ff ff2c 	bl	8001078 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001220:	480b      	ldr	r0, [pc, #44]	@ (8001250 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001222:	490c      	ldr	r1, [pc, #48]	@ (8001254 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001224:	4a0c      	ldr	r2, [pc, #48]	@ (8001258 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001226:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001228:	e002      	b.n	8001230 <LoopCopyDataInit>

0800122a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800122a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800122c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800122e:	3304      	adds	r3, #4

08001230 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001230:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001232:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001234:	d3f9      	bcc.n	800122a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001236:	4a09      	ldr	r2, [pc, #36]	@ (800125c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001238:	4c09      	ldr	r4, [pc, #36]	@ (8001260 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800123a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800123c:	e001      	b.n	8001242 <LoopFillZerobss>

0800123e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800123e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001240:	3204      	adds	r2, #4

08001242 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001242:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001244:	d3fb      	bcc.n	800123e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001246:	f001 fd61 	bl	8002d0c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800124a:	f7ff f9e5 	bl	8000618 <main>
  bx lr
 800124e:	4770      	bx	lr
  ldr r0, =_sdata
 8001250:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001254:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001258:	080040ac 	.word	0x080040ac
  ldr r2, =_sbss
 800125c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001260:	200003cc 	.word	0x200003cc

08001264 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001264:	e7fe      	b.n	8001264 <ADC1_2_IRQHandler>
	...

08001268 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800126c:	4b08      	ldr	r3, [pc, #32]	@ (8001290 <HAL_Init+0x28>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a07      	ldr	r2, [pc, #28]	@ (8001290 <HAL_Init+0x28>)
 8001272:	f043 0310 	orr.w	r3, r3, #16
 8001276:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001278:	2003      	movs	r0, #3
 800127a:	f000 f947 	bl	800150c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800127e:	2000      	movs	r0, #0
 8001280:	f000 f808 	bl	8001294 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001284:	f7ff fa76 	bl	8000774 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001288:	2300      	movs	r3, #0
}
 800128a:	4618      	mov	r0, r3
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40022000 	.word	0x40022000

08001294 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800129c:	4b12      	ldr	r3, [pc, #72]	@ (80012e8 <HAL_InitTick+0x54>)
 800129e:	681a      	ldr	r2, [r3, #0]
 80012a0:	4b12      	ldr	r3, [pc, #72]	@ (80012ec <HAL_InitTick+0x58>)
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	4619      	mov	r1, r3
 80012a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80012ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80012b2:	4618      	mov	r0, r3
 80012b4:	f000 f95f 	bl	8001576 <HAL_SYSTICK_Config>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	e00e      	b.n	80012e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2b0f      	cmp	r3, #15
 80012c6:	d80a      	bhi.n	80012de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012c8:	2200      	movs	r2, #0
 80012ca:	6879      	ldr	r1, [r7, #4]
 80012cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80012d0:	f000 f927 	bl	8001522 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012d4:	4a06      	ldr	r2, [pc, #24]	@ (80012f0 <HAL_InitTick+0x5c>)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012da:	2300      	movs	r3, #0
 80012dc:	e000      	b.n	80012e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012de:	2301      	movs	r3, #1
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	20000008 	.word	0x20000008
 80012ec:	20000010 	.word	0x20000010
 80012f0:	2000000c 	.word	0x2000000c

080012f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012f8:	4b05      	ldr	r3, [pc, #20]	@ (8001310 <HAL_IncTick+0x1c>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	461a      	mov	r2, r3
 80012fe:	4b05      	ldr	r3, [pc, #20]	@ (8001314 <HAL_IncTick+0x20>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4413      	add	r3, r2
 8001304:	4a03      	ldr	r2, [pc, #12]	@ (8001314 <HAL_IncTick+0x20>)
 8001306:	6013      	str	r3, [r2, #0]
}
 8001308:	bf00      	nop
 800130a:	46bd      	mov	sp, r7
 800130c:	bc80      	pop	{r7}
 800130e:	4770      	bx	lr
 8001310:	20000010 	.word	0x20000010
 8001314:	2000027c 	.word	0x2000027c

08001318 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  return uwTick;
 800131c:	4b02      	ldr	r3, [pc, #8]	@ (8001328 <HAL_GetTick+0x10>)
 800131e:	681b      	ldr	r3, [r3, #0]
}
 8001320:	4618      	mov	r0, r3
 8001322:	46bd      	mov	sp, r7
 8001324:	bc80      	pop	{r7}
 8001326:	4770      	bx	lr
 8001328:	2000027c 	.word	0x2000027c

0800132c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001334:	f7ff fff0 	bl	8001318 <HAL_GetTick>
 8001338:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001344:	d005      	beq.n	8001352 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001346:	4b0a      	ldr	r3, [pc, #40]	@ (8001370 <HAL_Delay+0x44>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	461a      	mov	r2, r3
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	4413      	add	r3, r2
 8001350:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001352:	bf00      	nop
 8001354:	f7ff ffe0 	bl	8001318 <HAL_GetTick>
 8001358:	4602      	mov	r2, r0
 800135a:	68bb      	ldr	r3, [r7, #8]
 800135c:	1ad3      	subs	r3, r2, r3
 800135e:	68fa      	ldr	r2, [r7, #12]
 8001360:	429a      	cmp	r2, r3
 8001362:	d8f7      	bhi.n	8001354 <HAL_Delay+0x28>
  {
  }
}
 8001364:	bf00      	nop
 8001366:	bf00      	nop
 8001368:	3710      	adds	r7, #16
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	20000010 	.word	0x20000010

08001374 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001374:	b480      	push	{r7}
 8001376:	b085      	sub	sp, #20
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	f003 0307 	and.w	r3, r3, #7
 8001382:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001384:	4b0c      	ldr	r3, [pc, #48]	@ (80013b8 <__NVIC_SetPriorityGrouping+0x44>)
 8001386:	68db      	ldr	r3, [r3, #12]
 8001388:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800138a:	68ba      	ldr	r2, [r7, #8]
 800138c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001390:	4013      	ands	r3, r2
 8001392:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800139c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80013a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013a6:	4a04      	ldr	r2, [pc, #16]	@ (80013b8 <__NVIC_SetPriorityGrouping+0x44>)
 80013a8:	68bb      	ldr	r3, [r7, #8]
 80013aa:	60d3      	str	r3, [r2, #12]
}
 80013ac:	bf00      	nop
 80013ae:	3714      	adds	r7, #20
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bc80      	pop	{r7}
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	e000ed00 	.word	0xe000ed00

080013bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013c0:	4b04      	ldr	r3, [pc, #16]	@ (80013d4 <__NVIC_GetPriorityGrouping+0x18>)
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	0a1b      	lsrs	r3, r3, #8
 80013c6:	f003 0307 	and.w	r3, r3, #7
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bc80      	pop	{r7}
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	e000ed00 	.word	0xe000ed00

080013d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4603      	mov	r3, r0
 80013e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	db0b      	blt.n	8001402 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013ea:	79fb      	ldrb	r3, [r7, #7]
 80013ec:	f003 021f 	and.w	r2, r3, #31
 80013f0:	4906      	ldr	r1, [pc, #24]	@ (800140c <__NVIC_EnableIRQ+0x34>)
 80013f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f6:	095b      	lsrs	r3, r3, #5
 80013f8:	2001      	movs	r0, #1
 80013fa:	fa00 f202 	lsl.w	r2, r0, r2
 80013fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001402:	bf00      	nop
 8001404:	370c      	adds	r7, #12
 8001406:	46bd      	mov	sp, r7
 8001408:	bc80      	pop	{r7}
 800140a:	4770      	bx	lr
 800140c:	e000e100 	.word	0xe000e100

08001410 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	6039      	str	r1, [r7, #0]
 800141a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800141c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001420:	2b00      	cmp	r3, #0
 8001422:	db0a      	blt.n	800143a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	b2da      	uxtb	r2, r3
 8001428:	490c      	ldr	r1, [pc, #48]	@ (800145c <__NVIC_SetPriority+0x4c>)
 800142a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800142e:	0112      	lsls	r2, r2, #4
 8001430:	b2d2      	uxtb	r2, r2
 8001432:	440b      	add	r3, r1
 8001434:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001438:	e00a      	b.n	8001450 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	b2da      	uxtb	r2, r3
 800143e:	4908      	ldr	r1, [pc, #32]	@ (8001460 <__NVIC_SetPriority+0x50>)
 8001440:	79fb      	ldrb	r3, [r7, #7]
 8001442:	f003 030f 	and.w	r3, r3, #15
 8001446:	3b04      	subs	r3, #4
 8001448:	0112      	lsls	r2, r2, #4
 800144a:	b2d2      	uxtb	r2, r2
 800144c:	440b      	add	r3, r1
 800144e:	761a      	strb	r2, [r3, #24]
}
 8001450:	bf00      	nop
 8001452:	370c      	adds	r7, #12
 8001454:	46bd      	mov	sp, r7
 8001456:	bc80      	pop	{r7}
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	e000e100 	.word	0xe000e100
 8001460:	e000ed00 	.word	0xe000ed00

08001464 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001464:	b480      	push	{r7}
 8001466:	b089      	sub	sp, #36	@ 0x24
 8001468:	af00      	add	r7, sp, #0
 800146a:	60f8      	str	r0, [r7, #12]
 800146c:	60b9      	str	r1, [r7, #8]
 800146e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	f003 0307 	and.w	r3, r3, #7
 8001476:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001478:	69fb      	ldr	r3, [r7, #28]
 800147a:	f1c3 0307 	rsb	r3, r3, #7
 800147e:	2b04      	cmp	r3, #4
 8001480:	bf28      	it	cs
 8001482:	2304      	movcs	r3, #4
 8001484:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001486:	69fb      	ldr	r3, [r7, #28]
 8001488:	3304      	adds	r3, #4
 800148a:	2b06      	cmp	r3, #6
 800148c:	d902      	bls.n	8001494 <NVIC_EncodePriority+0x30>
 800148e:	69fb      	ldr	r3, [r7, #28]
 8001490:	3b03      	subs	r3, #3
 8001492:	e000      	b.n	8001496 <NVIC_EncodePriority+0x32>
 8001494:	2300      	movs	r3, #0
 8001496:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001498:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800149c:	69bb      	ldr	r3, [r7, #24]
 800149e:	fa02 f303 	lsl.w	r3, r2, r3
 80014a2:	43da      	mvns	r2, r3
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	401a      	ands	r2, r3
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014ac:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80014b0:	697b      	ldr	r3, [r7, #20]
 80014b2:	fa01 f303 	lsl.w	r3, r1, r3
 80014b6:	43d9      	mvns	r1, r3
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014bc:	4313      	orrs	r3, r2
         );
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3724      	adds	r7, #36	@ 0x24
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bc80      	pop	{r7}
 80014c6:	4770      	bx	lr

080014c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	3b01      	subs	r3, #1
 80014d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80014d8:	d301      	bcc.n	80014de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014da:	2301      	movs	r3, #1
 80014dc:	e00f      	b.n	80014fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014de:	4a0a      	ldr	r2, [pc, #40]	@ (8001508 <SysTick_Config+0x40>)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	3b01      	subs	r3, #1
 80014e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014e6:	210f      	movs	r1, #15
 80014e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80014ec:	f7ff ff90 	bl	8001410 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014f0:	4b05      	ldr	r3, [pc, #20]	@ (8001508 <SysTick_Config+0x40>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014f6:	4b04      	ldr	r3, [pc, #16]	@ (8001508 <SysTick_Config+0x40>)
 80014f8:	2207      	movs	r2, #7
 80014fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014fc:	2300      	movs	r3, #0
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	e000e010 	.word	0xe000e010

0800150c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f7ff ff2d 	bl	8001374 <__NVIC_SetPriorityGrouping>
}
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}

08001522 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001522:	b580      	push	{r7, lr}
 8001524:	b086      	sub	sp, #24
 8001526:	af00      	add	r7, sp, #0
 8001528:	4603      	mov	r3, r0
 800152a:	60b9      	str	r1, [r7, #8]
 800152c:	607a      	str	r2, [r7, #4]
 800152e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001530:	2300      	movs	r3, #0
 8001532:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001534:	f7ff ff42 	bl	80013bc <__NVIC_GetPriorityGrouping>
 8001538:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800153a:	687a      	ldr	r2, [r7, #4]
 800153c:	68b9      	ldr	r1, [r7, #8]
 800153e:	6978      	ldr	r0, [r7, #20]
 8001540:	f7ff ff90 	bl	8001464 <NVIC_EncodePriority>
 8001544:	4602      	mov	r2, r0
 8001546:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800154a:	4611      	mov	r1, r2
 800154c:	4618      	mov	r0, r3
 800154e:	f7ff ff5f 	bl	8001410 <__NVIC_SetPriority>
}
 8001552:	bf00      	nop
 8001554:	3718      	adds	r7, #24
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}

0800155a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800155a:	b580      	push	{r7, lr}
 800155c:	b082      	sub	sp, #8
 800155e:	af00      	add	r7, sp, #0
 8001560:	4603      	mov	r3, r0
 8001562:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001564:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001568:	4618      	mov	r0, r3
 800156a:	f7ff ff35 	bl	80013d8 <__NVIC_EnableIRQ>
}
 800156e:	bf00      	nop
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}

08001576 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001576:	b580      	push	{r7, lr}
 8001578:	b082      	sub	sp, #8
 800157a:	af00      	add	r7, sp, #0
 800157c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800157e:	6878      	ldr	r0, [r7, #4]
 8001580:	f7ff ffa2 	bl	80014c8 <SysTick_Config>
 8001584:	4603      	mov	r3, r0
}
 8001586:	4618      	mov	r0, r3
 8001588:	3708      	adds	r7, #8
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
	...

08001590 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001590:	b480      	push	{r7}
 8001592:	b08b      	sub	sp, #44	@ 0x2c
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
 8001598:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800159a:	2300      	movs	r3, #0
 800159c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800159e:	2300      	movs	r3, #0
 80015a0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015a2:	e169      	b.n	8001878 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80015a4:	2201      	movs	r2, #1
 80015a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015a8:	fa02 f303 	lsl.w	r3, r2, r3
 80015ac:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	69fa      	ldr	r2, [r7, #28]
 80015b4:	4013      	ands	r3, r2
 80015b6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80015b8:	69ba      	ldr	r2, [r7, #24]
 80015ba:	69fb      	ldr	r3, [r7, #28]
 80015bc:	429a      	cmp	r2, r3
 80015be:	f040 8158 	bne.w	8001872 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	4a9a      	ldr	r2, [pc, #616]	@ (8001830 <HAL_GPIO_Init+0x2a0>)
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d05e      	beq.n	800168a <HAL_GPIO_Init+0xfa>
 80015cc:	4a98      	ldr	r2, [pc, #608]	@ (8001830 <HAL_GPIO_Init+0x2a0>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d875      	bhi.n	80016be <HAL_GPIO_Init+0x12e>
 80015d2:	4a98      	ldr	r2, [pc, #608]	@ (8001834 <HAL_GPIO_Init+0x2a4>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d058      	beq.n	800168a <HAL_GPIO_Init+0xfa>
 80015d8:	4a96      	ldr	r2, [pc, #600]	@ (8001834 <HAL_GPIO_Init+0x2a4>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d86f      	bhi.n	80016be <HAL_GPIO_Init+0x12e>
 80015de:	4a96      	ldr	r2, [pc, #600]	@ (8001838 <HAL_GPIO_Init+0x2a8>)
 80015e0:	4293      	cmp	r3, r2
 80015e2:	d052      	beq.n	800168a <HAL_GPIO_Init+0xfa>
 80015e4:	4a94      	ldr	r2, [pc, #592]	@ (8001838 <HAL_GPIO_Init+0x2a8>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d869      	bhi.n	80016be <HAL_GPIO_Init+0x12e>
 80015ea:	4a94      	ldr	r2, [pc, #592]	@ (800183c <HAL_GPIO_Init+0x2ac>)
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d04c      	beq.n	800168a <HAL_GPIO_Init+0xfa>
 80015f0:	4a92      	ldr	r2, [pc, #584]	@ (800183c <HAL_GPIO_Init+0x2ac>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d863      	bhi.n	80016be <HAL_GPIO_Init+0x12e>
 80015f6:	4a92      	ldr	r2, [pc, #584]	@ (8001840 <HAL_GPIO_Init+0x2b0>)
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d046      	beq.n	800168a <HAL_GPIO_Init+0xfa>
 80015fc:	4a90      	ldr	r2, [pc, #576]	@ (8001840 <HAL_GPIO_Init+0x2b0>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d85d      	bhi.n	80016be <HAL_GPIO_Init+0x12e>
 8001602:	2b12      	cmp	r3, #18
 8001604:	d82a      	bhi.n	800165c <HAL_GPIO_Init+0xcc>
 8001606:	2b12      	cmp	r3, #18
 8001608:	d859      	bhi.n	80016be <HAL_GPIO_Init+0x12e>
 800160a:	a201      	add	r2, pc, #4	@ (adr r2, 8001610 <HAL_GPIO_Init+0x80>)
 800160c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001610:	0800168b 	.word	0x0800168b
 8001614:	08001665 	.word	0x08001665
 8001618:	08001677 	.word	0x08001677
 800161c:	080016b9 	.word	0x080016b9
 8001620:	080016bf 	.word	0x080016bf
 8001624:	080016bf 	.word	0x080016bf
 8001628:	080016bf 	.word	0x080016bf
 800162c:	080016bf 	.word	0x080016bf
 8001630:	080016bf 	.word	0x080016bf
 8001634:	080016bf 	.word	0x080016bf
 8001638:	080016bf 	.word	0x080016bf
 800163c:	080016bf 	.word	0x080016bf
 8001640:	080016bf 	.word	0x080016bf
 8001644:	080016bf 	.word	0x080016bf
 8001648:	080016bf 	.word	0x080016bf
 800164c:	080016bf 	.word	0x080016bf
 8001650:	080016bf 	.word	0x080016bf
 8001654:	0800166d 	.word	0x0800166d
 8001658:	08001681 	.word	0x08001681
 800165c:	4a79      	ldr	r2, [pc, #484]	@ (8001844 <HAL_GPIO_Init+0x2b4>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d013      	beq.n	800168a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001662:	e02c      	b.n	80016be <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	68db      	ldr	r3, [r3, #12]
 8001668:	623b      	str	r3, [r7, #32]
          break;
 800166a:	e029      	b.n	80016c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	68db      	ldr	r3, [r3, #12]
 8001670:	3304      	adds	r3, #4
 8001672:	623b      	str	r3, [r7, #32]
          break;
 8001674:	e024      	b.n	80016c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	68db      	ldr	r3, [r3, #12]
 800167a:	3308      	adds	r3, #8
 800167c:	623b      	str	r3, [r7, #32]
          break;
 800167e:	e01f      	b.n	80016c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	68db      	ldr	r3, [r3, #12]
 8001684:	330c      	adds	r3, #12
 8001686:	623b      	str	r3, [r7, #32]
          break;
 8001688:	e01a      	b.n	80016c0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	689b      	ldr	r3, [r3, #8]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d102      	bne.n	8001698 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001692:	2304      	movs	r3, #4
 8001694:	623b      	str	r3, [r7, #32]
          break;
 8001696:	e013      	b.n	80016c0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	2b01      	cmp	r3, #1
 800169e:	d105      	bne.n	80016ac <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80016a0:	2308      	movs	r3, #8
 80016a2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	69fa      	ldr	r2, [r7, #28]
 80016a8:	611a      	str	r2, [r3, #16]
          break;
 80016aa:	e009      	b.n	80016c0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80016ac:	2308      	movs	r3, #8
 80016ae:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	69fa      	ldr	r2, [r7, #28]
 80016b4:	615a      	str	r2, [r3, #20]
          break;
 80016b6:	e003      	b.n	80016c0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80016b8:	2300      	movs	r3, #0
 80016ba:	623b      	str	r3, [r7, #32]
          break;
 80016bc:	e000      	b.n	80016c0 <HAL_GPIO_Init+0x130>
          break;
 80016be:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80016c0:	69bb      	ldr	r3, [r7, #24]
 80016c2:	2bff      	cmp	r3, #255	@ 0xff
 80016c4:	d801      	bhi.n	80016ca <HAL_GPIO_Init+0x13a>
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	e001      	b.n	80016ce <HAL_GPIO_Init+0x13e>
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	3304      	adds	r3, #4
 80016ce:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80016d0:	69bb      	ldr	r3, [r7, #24]
 80016d2:	2bff      	cmp	r3, #255	@ 0xff
 80016d4:	d802      	bhi.n	80016dc <HAL_GPIO_Init+0x14c>
 80016d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	e002      	b.n	80016e2 <HAL_GPIO_Init+0x152>
 80016dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016de:	3b08      	subs	r3, #8
 80016e0:	009b      	lsls	r3, r3, #2
 80016e2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	210f      	movs	r1, #15
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	fa01 f303 	lsl.w	r3, r1, r3
 80016f0:	43db      	mvns	r3, r3
 80016f2:	401a      	ands	r2, r3
 80016f4:	6a39      	ldr	r1, [r7, #32]
 80016f6:	693b      	ldr	r3, [r7, #16]
 80016f8:	fa01 f303 	lsl.w	r3, r1, r3
 80016fc:	431a      	orrs	r2, r3
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800170a:	2b00      	cmp	r3, #0
 800170c:	f000 80b1 	beq.w	8001872 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001710:	4b4d      	ldr	r3, [pc, #308]	@ (8001848 <HAL_GPIO_Init+0x2b8>)
 8001712:	699b      	ldr	r3, [r3, #24]
 8001714:	4a4c      	ldr	r2, [pc, #304]	@ (8001848 <HAL_GPIO_Init+0x2b8>)
 8001716:	f043 0301 	orr.w	r3, r3, #1
 800171a:	6193      	str	r3, [r2, #24]
 800171c:	4b4a      	ldr	r3, [pc, #296]	@ (8001848 <HAL_GPIO_Init+0x2b8>)
 800171e:	699b      	ldr	r3, [r3, #24]
 8001720:	f003 0301 	and.w	r3, r3, #1
 8001724:	60bb      	str	r3, [r7, #8]
 8001726:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001728:	4a48      	ldr	r2, [pc, #288]	@ (800184c <HAL_GPIO_Init+0x2bc>)
 800172a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800172c:	089b      	lsrs	r3, r3, #2
 800172e:	3302      	adds	r3, #2
 8001730:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001734:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001738:	f003 0303 	and.w	r3, r3, #3
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	220f      	movs	r2, #15
 8001740:	fa02 f303 	lsl.w	r3, r2, r3
 8001744:	43db      	mvns	r3, r3
 8001746:	68fa      	ldr	r2, [r7, #12]
 8001748:	4013      	ands	r3, r2
 800174a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	4a40      	ldr	r2, [pc, #256]	@ (8001850 <HAL_GPIO_Init+0x2c0>)
 8001750:	4293      	cmp	r3, r2
 8001752:	d013      	beq.n	800177c <HAL_GPIO_Init+0x1ec>
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	4a3f      	ldr	r2, [pc, #252]	@ (8001854 <HAL_GPIO_Init+0x2c4>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d00d      	beq.n	8001778 <HAL_GPIO_Init+0x1e8>
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	4a3e      	ldr	r2, [pc, #248]	@ (8001858 <HAL_GPIO_Init+0x2c8>)
 8001760:	4293      	cmp	r3, r2
 8001762:	d007      	beq.n	8001774 <HAL_GPIO_Init+0x1e4>
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	4a3d      	ldr	r2, [pc, #244]	@ (800185c <HAL_GPIO_Init+0x2cc>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d101      	bne.n	8001770 <HAL_GPIO_Init+0x1e0>
 800176c:	2303      	movs	r3, #3
 800176e:	e006      	b.n	800177e <HAL_GPIO_Init+0x1ee>
 8001770:	2304      	movs	r3, #4
 8001772:	e004      	b.n	800177e <HAL_GPIO_Init+0x1ee>
 8001774:	2302      	movs	r3, #2
 8001776:	e002      	b.n	800177e <HAL_GPIO_Init+0x1ee>
 8001778:	2301      	movs	r3, #1
 800177a:	e000      	b.n	800177e <HAL_GPIO_Init+0x1ee>
 800177c:	2300      	movs	r3, #0
 800177e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001780:	f002 0203 	and.w	r2, r2, #3
 8001784:	0092      	lsls	r2, r2, #2
 8001786:	4093      	lsls	r3, r2
 8001788:	68fa      	ldr	r2, [r7, #12]
 800178a:	4313      	orrs	r3, r2
 800178c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800178e:	492f      	ldr	r1, [pc, #188]	@ (800184c <HAL_GPIO_Init+0x2bc>)
 8001790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001792:	089b      	lsrs	r3, r3, #2
 8001794:	3302      	adds	r3, #2
 8001796:	68fa      	ldr	r2, [r7, #12]
 8001798:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d006      	beq.n	80017b6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80017a8:	4b2d      	ldr	r3, [pc, #180]	@ (8001860 <HAL_GPIO_Init+0x2d0>)
 80017aa:	689a      	ldr	r2, [r3, #8]
 80017ac:	492c      	ldr	r1, [pc, #176]	@ (8001860 <HAL_GPIO_Init+0x2d0>)
 80017ae:	69bb      	ldr	r3, [r7, #24]
 80017b0:	4313      	orrs	r3, r2
 80017b2:	608b      	str	r3, [r1, #8]
 80017b4:	e006      	b.n	80017c4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80017b6:	4b2a      	ldr	r3, [pc, #168]	@ (8001860 <HAL_GPIO_Init+0x2d0>)
 80017b8:	689a      	ldr	r2, [r3, #8]
 80017ba:	69bb      	ldr	r3, [r7, #24]
 80017bc:	43db      	mvns	r3, r3
 80017be:	4928      	ldr	r1, [pc, #160]	@ (8001860 <HAL_GPIO_Init+0x2d0>)
 80017c0:	4013      	ands	r3, r2
 80017c2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d006      	beq.n	80017de <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80017d0:	4b23      	ldr	r3, [pc, #140]	@ (8001860 <HAL_GPIO_Init+0x2d0>)
 80017d2:	68da      	ldr	r2, [r3, #12]
 80017d4:	4922      	ldr	r1, [pc, #136]	@ (8001860 <HAL_GPIO_Init+0x2d0>)
 80017d6:	69bb      	ldr	r3, [r7, #24]
 80017d8:	4313      	orrs	r3, r2
 80017da:	60cb      	str	r3, [r1, #12]
 80017dc:	e006      	b.n	80017ec <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80017de:	4b20      	ldr	r3, [pc, #128]	@ (8001860 <HAL_GPIO_Init+0x2d0>)
 80017e0:	68da      	ldr	r2, [r3, #12]
 80017e2:	69bb      	ldr	r3, [r7, #24]
 80017e4:	43db      	mvns	r3, r3
 80017e6:	491e      	ldr	r1, [pc, #120]	@ (8001860 <HAL_GPIO_Init+0x2d0>)
 80017e8:	4013      	ands	r3, r2
 80017ea:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d006      	beq.n	8001806 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80017f8:	4b19      	ldr	r3, [pc, #100]	@ (8001860 <HAL_GPIO_Init+0x2d0>)
 80017fa:	685a      	ldr	r2, [r3, #4]
 80017fc:	4918      	ldr	r1, [pc, #96]	@ (8001860 <HAL_GPIO_Init+0x2d0>)
 80017fe:	69bb      	ldr	r3, [r7, #24]
 8001800:	4313      	orrs	r3, r2
 8001802:	604b      	str	r3, [r1, #4]
 8001804:	e006      	b.n	8001814 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001806:	4b16      	ldr	r3, [pc, #88]	@ (8001860 <HAL_GPIO_Init+0x2d0>)
 8001808:	685a      	ldr	r2, [r3, #4]
 800180a:	69bb      	ldr	r3, [r7, #24]
 800180c:	43db      	mvns	r3, r3
 800180e:	4914      	ldr	r1, [pc, #80]	@ (8001860 <HAL_GPIO_Init+0x2d0>)
 8001810:	4013      	ands	r3, r2
 8001812:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800181c:	2b00      	cmp	r3, #0
 800181e:	d021      	beq.n	8001864 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001820:	4b0f      	ldr	r3, [pc, #60]	@ (8001860 <HAL_GPIO_Init+0x2d0>)
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	490e      	ldr	r1, [pc, #56]	@ (8001860 <HAL_GPIO_Init+0x2d0>)
 8001826:	69bb      	ldr	r3, [r7, #24]
 8001828:	4313      	orrs	r3, r2
 800182a:	600b      	str	r3, [r1, #0]
 800182c:	e021      	b.n	8001872 <HAL_GPIO_Init+0x2e2>
 800182e:	bf00      	nop
 8001830:	10320000 	.word	0x10320000
 8001834:	10310000 	.word	0x10310000
 8001838:	10220000 	.word	0x10220000
 800183c:	10210000 	.word	0x10210000
 8001840:	10120000 	.word	0x10120000
 8001844:	10110000 	.word	0x10110000
 8001848:	40021000 	.word	0x40021000
 800184c:	40010000 	.word	0x40010000
 8001850:	40010800 	.word	0x40010800
 8001854:	40010c00 	.word	0x40010c00
 8001858:	40011000 	.word	0x40011000
 800185c:	40011400 	.word	0x40011400
 8001860:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001864:	4b0b      	ldr	r3, [pc, #44]	@ (8001894 <HAL_GPIO_Init+0x304>)
 8001866:	681a      	ldr	r2, [r3, #0]
 8001868:	69bb      	ldr	r3, [r7, #24]
 800186a:	43db      	mvns	r3, r3
 800186c:	4909      	ldr	r1, [pc, #36]	@ (8001894 <HAL_GPIO_Init+0x304>)
 800186e:	4013      	ands	r3, r2
 8001870:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001874:	3301      	adds	r3, #1
 8001876:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800187e:	fa22 f303 	lsr.w	r3, r2, r3
 8001882:	2b00      	cmp	r3, #0
 8001884:	f47f ae8e 	bne.w	80015a4 <HAL_GPIO_Init+0x14>
  }
}
 8001888:	bf00      	nop
 800188a:	bf00      	nop
 800188c:	372c      	adds	r7, #44	@ 0x2c
 800188e:	46bd      	mov	sp, r7
 8001890:	bc80      	pop	{r7}
 8001892:	4770      	bx	lr
 8001894:	40010400 	.word	0x40010400

08001898 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001898:	b480      	push	{r7}
 800189a:	b083      	sub	sp, #12
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
 80018a0:	460b      	mov	r3, r1
 80018a2:	807b      	strh	r3, [r7, #2]
 80018a4:	4613      	mov	r3, r2
 80018a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80018a8:	787b      	ldrb	r3, [r7, #1]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d003      	beq.n	80018b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018ae:	887a      	ldrh	r2, [r7, #2]
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80018b4:	e003      	b.n	80018be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80018b6:	887b      	ldrh	r3, [r7, #2]
 80018b8:	041a      	lsls	r2, r3, #16
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	611a      	str	r2, [r3, #16]
}
 80018be:	bf00      	nop
 80018c0:	370c      	adds	r7, #12
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bc80      	pop	{r7}
 80018c6:	4770      	bx	lr

080018c8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80018d2:	4b08      	ldr	r3, [pc, #32]	@ (80018f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80018d4:	695a      	ldr	r2, [r3, #20]
 80018d6:	88fb      	ldrh	r3, [r7, #6]
 80018d8:	4013      	ands	r3, r2
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d006      	beq.n	80018ec <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80018de:	4a05      	ldr	r2, [pc, #20]	@ (80018f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80018e0:	88fb      	ldrh	r3, [r7, #6]
 80018e2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80018e4:	88fb      	ldrh	r3, [r7, #6]
 80018e6:	4618      	mov	r0, r3
 80018e8:	f000 f806 	bl	80018f8 <HAL_GPIO_EXTI_Callback>
  }
}
 80018ec:	bf00      	nop
 80018ee:	3708      	adds	r7, #8
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	40010400 	.word	0x40010400

080018f8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	4603      	mov	r3, r0
 8001900:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001902:	bf00      	nop
 8001904:	370c      	adds	r7, #12
 8001906:	46bd      	mov	sp, r7
 8001908:	bc80      	pop	{r7}
 800190a:	4770      	bx	lr

0800190c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b086      	sub	sp, #24
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d101      	bne.n	800191e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800191a:	2301      	movs	r3, #1
 800191c:	e272      	b.n	8001e04 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f003 0301 	and.w	r3, r3, #1
 8001926:	2b00      	cmp	r3, #0
 8001928:	f000 8087 	beq.w	8001a3a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800192c:	4b92      	ldr	r3, [pc, #584]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	f003 030c 	and.w	r3, r3, #12
 8001934:	2b04      	cmp	r3, #4
 8001936:	d00c      	beq.n	8001952 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001938:	4b8f      	ldr	r3, [pc, #572]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f003 030c 	and.w	r3, r3, #12
 8001940:	2b08      	cmp	r3, #8
 8001942:	d112      	bne.n	800196a <HAL_RCC_OscConfig+0x5e>
 8001944:	4b8c      	ldr	r3, [pc, #560]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800194c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001950:	d10b      	bne.n	800196a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001952:	4b89      	ldr	r3, [pc, #548]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800195a:	2b00      	cmp	r3, #0
 800195c:	d06c      	beq.n	8001a38 <HAL_RCC_OscConfig+0x12c>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d168      	bne.n	8001a38 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	e24c      	b.n	8001e04 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001972:	d106      	bne.n	8001982 <HAL_RCC_OscConfig+0x76>
 8001974:	4b80      	ldr	r3, [pc, #512]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a7f      	ldr	r2, [pc, #508]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 800197a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800197e:	6013      	str	r3, [r2, #0]
 8001980:	e02e      	b.n	80019e0 <HAL_RCC_OscConfig+0xd4>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d10c      	bne.n	80019a4 <HAL_RCC_OscConfig+0x98>
 800198a:	4b7b      	ldr	r3, [pc, #492]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4a7a      	ldr	r2, [pc, #488]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 8001990:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001994:	6013      	str	r3, [r2, #0]
 8001996:	4b78      	ldr	r3, [pc, #480]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a77      	ldr	r2, [pc, #476]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 800199c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019a0:	6013      	str	r3, [r2, #0]
 80019a2:	e01d      	b.n	80019e0 <HAL_RCC_OscConfig+0xd4>
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80019ac:	d10c      	bne.n	80019c8 <HAL_RCC_OscConfig+0xbc>
 80019ae:	4b72      	ldr	r3, [pc, #456]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a71      	ldr	r2, [pc, #452]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 80019b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019b8:	6013      	str	r3, [r2, #0]
 80019ba:	4b6f      	ldr	r3, [pc, #444]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a6e      	ldr	r2, [pc, #440]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 80019c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019c4:	6013      	str	r3, [r2, #0]
 80019c6:	e00b      	b.n	80019e0 <HAL_RCC_OscConfig+0xd4>
 80019c8:	4b6b      	ldr	r3, [pc, #428]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a6a      	ldr	r2, [pc, #424]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 80019ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019d2:	6013      	str	r3, [r2, #0]
 80019d4:	4b68      	ldr	r3, [pc, #416]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a67      	ldr	r2, [pc, #412]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 80019da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019de:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d013      	beq.n	8001a10 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019e8:	f7ff fc96 	bl	8001318 <HAL_GetTick>
 80019ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019ee:	e008      	b.n	8001a02 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019f0:	f7ff fc92 	bl	8001318 <HAL_GetTick>
 80019f4:	4602      	mov	r2, r0
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	2b64      	cmp	r3, #100	@ 0x64
 80019fc:	d901      	bls.n	8001a02 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80019fe:	2303      	movs	r3, #3
 8001a00:	e200      	b.n	8001e04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a02:	4b5d      	ldr	r3, [pc, #372]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d0f0      	beq.n	80019f0 <HAL_RCC_OscConfig+0xe4>
 8001a0e:	e014      	b.n	8001a3a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a10:	f7ff fc82 	bl	8001318 <HAL_GetTick>
 8001a14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a16:	e008      	b.n	8001a2a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a18:	f7ff fc7e 	bl	8001318 <HAL_GetTick>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	693b      	ldr	r3, [r7, #16]
 8001a20:	1ad3      	subs	r3, r2, r3
 8001a22:	2b64      	cmp	r3, #100	@ 0x64
 8001a24:	d901      	bls.n	8001a2a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001a26:	2303      	movs	r3, #3
 8001a28:	e1ec      	b.n	8001e04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a2a:	4b53      	ldr	r3, [pc, #332]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d1f0      	bne.n	8001a18 <HAL_RCC_OscConfig+0x10c>
 8001a36:	e000      	b.n	8001a3a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f003 0302 	and.w	r3, r3, #2
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d063      	beq.n	8001b0e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a46:	4b4c      	ldr	r3, [pc, #304]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	f003 030c 	and.w	r3, r3, #12
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d00b      	beq.n	8001a6a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a52:	4b49      	ldr	r3, [pc, #292]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	f003 030c 	and.w	r3, r3, #12
 8001a5a:	2b08      	cmp	r3, #8
 8001a5c:	d11c      	bne.n	8001a98 <HAL_RCC_OscConfig+0x18c>
 8001a5e:	4b46      	ldr	r3, [pc, #280]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d116      	bne.n	8001a98 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a6a:	4b43      	ldr	r3, [pc, #268]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f003 0302 	and.w	r3, r3, #2
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d005      	beq.n	8001a82 <HAL_RCC_OscConfig+0x176>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	691b      	ldr	r3, [r3, #16]
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d001      	beq.n	8001a82 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e1c0      	b.n	8001e04 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a82:	4b3d      	ldr	r3, [pc, #244]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	695b      	ldr	r3, [r3, #20]
 8001a8e:	00db      	lsls	r3, r3, #3
 8001a90:	4939      	ldr	r1, [pc, #228]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 8001a92:	4313      	orrs	r3, r2
 8001a94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a96:	e03a      	b.n	8001b0e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	691b      	ldr	r3, [r3, #16]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d020      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001aa0:	4b36      	ldr	r3, [pc, #216]	@ (8001b7c <HAL_RCC_OscConfig+0x270>)
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aa6:	f7ff fc37 	bl	8001318 <HAL_GetTick>
 8001aaa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001aac:	e008      	b.n	8001ac0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001aae:	f7ff fc33 	bl	8001318 <HAL_GetTick>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	693b      	ldr	r3, [r7, #16]
 8001ab6:	1ad3      	subs	r3, r2, r3
 8001ab8:	2b02      	cmp	r3, #2
 8001aba:	d901      	bls.n	8001ac0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001abc:	2303      	movs	r3, #3
 8001abe:	e1a1      	b.n	8001e04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ac0:	4b2d      	ldr	r3, [pc, #180]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 0302 	and.w	r3, r3, #2
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d0f0      	beq.n	8001aae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001acc:	4b2a      	ldr	r3, [pc, #168]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	695b      	ldr	r3, [r3, #20]
 8001ad8:	00db      	lsls	r3, r3, #3
 8001ada:	4927      	ldr	r1, [pc, #156]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 8001adc:	4313      	orrs	r3, r2
 8001ade:	600b      	str	r3, [r1, #0]
 8001ae0:	e015      	b.n	8001b0e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ae2:	4b26      	ldr	r3, [pc, #152]	@ (8001b7c <HAL_RCC_OscConfig+0x270>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ae8:	f7ff fc16 	bl	8001318 <HAL_GetTick>
 8001aec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001aee:	e008      	b.n	8001b02 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001af0:	f7ff fc12 	bl	8001318 <HAL_GetTick>
 8001af4:	4602      	mov	r2, r0
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	d901      	bls.n	8001b02 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001afe:	2303      	movs	r3, #3
 8001b00:	e180      	b.n	8001e04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b02:	4b1d      	ldr	r3, [pc, #116]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0302 	and.w	r3, r3, #2
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d1f0      	bne.n	8001af0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 0308 	and.w	r3, r3, #8
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d03a      	beq.n	8001b90 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	699b      	ldr	r3, [r3, #24]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d019      	beq.n	8001b56 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b22:	4b17      	ldr	r3, [pc, #92]	@ (8001b80 <HAL_RCC_OscConfig+0x274>)
 8001b24:	2201      	movs	r2, #1
 8001b26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b28:	f7ff fbf6 	bl	8001318 <HAL_GetTick>
 8001b2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b2e:	e008      	b.n	8001b42 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b30:	f7ff fbf2 	bl	8001318 <HAL_GetTick>
 8001b34:	4602      	mov	r2, r0
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	2b02      	cmp	r3, #2
 8001b3c:	d901      	bls.n	8001b42 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001b3e:	2303      	movs	r3, #3
 8001b40:	e160      	b.n	8001e04 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b42:	4b0d      	ldr	r3, [pc, #52]	@ (8001b78 <HAL_RCC_OscConfig+0x26c>)
 8001b44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b46:	f003 0302 	and.w	r3, r3, #2
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d0f0      	beq.n	8001b30 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b4e:	2001      	movs	r0, #1
 8001b50:	f000 face 	bl	80020f0 <RCC_Delay>
 8001b54:	e01c      	b.n	8001b90 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b56:	4b0a      	ldr	r3, [pc, #40]	@ (8001b80 <HAL_RCC_OscConfig+0x274>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b5c:	f7ff fbdc 	bl	8001318 <HAL_GetTick>
 8001b60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b62:	e00f      	b.n	8001b84 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b64:	f7ff fbd8 	bl	8001318 <HAL_GetTick>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	2b02      	cmp	r3, #2
 8001b70:	d908      	bls.n	8001b84 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001b72:	2303      	movs	r3, #3
 8001b74:	e146      	b.n	8001e04 <HAL_RCC_OscConfig+0x4f8>
 8001b76:	bf00      	nop
 8001b78:	40021000 	.word	0x40021000
 8001b7c:	42420000 	.word	0x42420000
 8001b80:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b84:	4b92      	ldr	r3, [pc, #584]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b88:	f003 0302 	and.w	r3, r3, #2
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d1e9      	bne.n	8001b64 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f003 0304 	and.w	r3, r3, #4
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	f000 80a6 	beq.w	8001cea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ba2:	4b8b      	ldr	r3, [pc, #556]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001ba4:	69db      	ldr	r3, [r3, #28]
 8001ba6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d10d      	bne.n	8001bca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bae:	4b88      	ldr	r3, [pc, #544]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001bb0:	69db      	ldr	r3, [r3, #28]
 8001bb2:	4a87      	ldr	r2, [pc, #540]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001bb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bb8:	61d3      	str	r3, [r2, #28]
 8001bba:	4b85      	ldr	r3, [pc, #532]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001bbc:	69db      	ldr	r3, [r3, #28]
 8001bbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bc2:	60bb      	str	r3, [r7, #8]
 8001bc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bca:	4b82      	ldr	r3, [pc, #520]	@ (8001dd4 <HAL_RCC_OscConfig+0x4c8>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d118      	bne.n	8001c08 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bd6:	4b7f      	ldr	r3, [pc, #508]	@ (8001dd4 <HAL_RCC_OscConfig+0x4c8>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a7e      	ldr	r2, [pc, #504]	@ (8001dd4 <HAL_RCC_OscConfig+0x4c8>)
 8001bdc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001be0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001be2:	f7ff fb99 	bl	8001318 <HAL_GetTick>
 8001be6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001be8:	e008      	b.n	8001bfc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bea:	f7ff fb95 	bl	8001318 <HAL_GetTick>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	693b      	ldr	r3, [r7, #16]
 8001bf2:	1ad3      	subs	r3, r2, r3
 8001bf4:	2b64      	cmp	r3, #100	@ 0x64
 8001bf6:	d901      	bls.n	8001bfc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001bf8:	2303      	movs	r3, #3
 8001bfa:	e103      	b.n	8001e04 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bfc:	4b75      	ldr	r3, [pc, #468]	@ (8001dd4 <HAL_RCC_OscConfig+0x4c8>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d0f0      	beq.n	8001bea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	2b01      	cmp	r3, #1
 8001c0e:	d106      	bne.n	8001c1e <HAL_RCC_OscConfig+0x312>
 8001c10:	4b6f      	ldr	r3, [pc, #444]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001c12:	6a1b      	ldr	r3, [r3, #32]
 8001c14:	4a6e      	ldr	r2, [pc, #440]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001c16:	f043 0301 	orr.w	r3, r3, #1
 8001c1a:	6213      	str	r3, [r2, #32]
 8001c1c:	e02d      	b.n	8001c7a <HAL_RCC_OscConfig+0x36e>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	68db      	ldr	r3, [r3, #12]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d10c      	bne.n	8001c40 <HAL_RCC_OscConfig+0x334>
 8001c26:	4b6a      	ldr	r3, [pc, #424]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001c28:	6a1b      	ldr	r3, [r3, #32]
 8001c2a:	4a69      	ldr	r2, [pc, #420]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001c2c:	f023 0301 	bic.w	r3, r3, #1
 8001c30:	6213      	str	r3, [r2, #32]
 8001c32:	4b67      	ldr	r3, [pc, #412]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001c34:	6a1b      	ldr	r3, [r3, #32]
 8001c36:	4a66      	ldr	r2, [pc, #408]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001c38:	f023 0304 	bic.w	r3, r3, #4
 8001c3c:	6213      	str	r3, [r2, #32]
 8001c3e:	e01c      	b.n	8001c7a <HAL_RCC_OscConfig+0x36e>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	2b05      	cmp	r3, #5
 8001c46:	d10c      	bne.n	8001c62 <HAL_RCC_OscConfig+0x356>
 8001c48:	4b61      	ldr	r3, [pc, #388]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001c4a:	6a1b      	ldr	r3, [r3, #32]
 8001c4c:	4a60      	ldr	r2, [pc, #384]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001c4e:	f043 0304 	orr.w	r3, r3, #4
 8001c52:	6213      	str	r3, [r2, #32]
 8001c54:	4b5e      	ldr	r3, [pc, #376]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001c56:	6a1b      	ldr	r3, [r3, #32]
 8001c58:	4a5d      	ldr	r2, [pc, #372]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001c5a:	f043 0301 	orr.w	r3, r3, #1
 8001c5e:	6213      	str	r3, [r2, #32]
 8001c60:	e00b      	b.n	8001c7a <HAL_RCC_OscConfig+0x36e>
 8001c62:	4b5b      	ldr	r3, [pc, #364]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001c64:	6a1b      	ldr	r3, [r3, #32]
 8001c66:	4a5a      	ldr	r2, [pc, #360]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001c68:	f023 0301 	bic.w	r3, r3, #1
 8001c6c:	6213      	str	r3, [r2, #32]
 8001c6e:	4b58      	ldr	r3, [pc, #352]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001c70:	6a1b      	ldr	r3, [r3, #32]
 8001c72:	4a57      	ldr	r2, [pc, #348]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001c74:	f023 0304 	bic.w	r3, r3, #4
 8001c78:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	68db      	ldr	r3, [r3, #12]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d015      	beq.n	8001cae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c82:	f7ff fb49 	bl	8001318 <HAL_GetTick>
 8001c86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c88:	e00a      	b.n	8001ca0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c8a:	f7ff fb45 	bl	8001318 <HAL_GetTick>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d901      	bls.n	8001ca0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	e0b1      	b.n	8001e04 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ca0:	4b4b      	ldr	r3, [pc, #300]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001ca2:	6a1b      	ldr	r3, [r3, #32]
 8001ca4:	f003 0302 	and.w	r3, r3, #2
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d0ee      	beq.n	8001c8a <HAL_RCC_OscConfig+0x37e>
 8001cac:	e014      	b.n	8001cd8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cae:	f7ff fb33 	bl	8001318 <HAL_GetTick>
 8001cb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cb4:	e00a      	b.n	8001ccc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cb6:	f7ff fb2f 	bl	8001318 <HAL_GetTick>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	1ad3      	subs	r3, r2, r3
 8001cc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d901      	bls.n	8001ccc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001cc8:	2303      	movs	r3, #3
 8001cca:	e09b      	b.n	8001e04 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ccc:	4b40      	ldr	r3, [pc, #256]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001cce:	6a1b      	ldr	r3, [r3, #32]
 8001cd0:	f003 0302 	and.w	r3, r3, #2
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d1ee      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001cd8:	7dfb      	ldrb	r3, [r7, #23]
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d105      	bne.n	8001cea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cde:	4b3c      	ldr	r3, [pc, #240]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001ce0:	69db      	ldr	r3, [r3, #28]
 8001ce2:	4a3b      	ldr	r2, [pc, #236]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001ce4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ce8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	69db      	ldr	r3, [r3, #28]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	f000 8087 	beq.w	8001e02 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cf4:	4b36      	ldr	r3, [pc, #216]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	f003 030c 	and.w	r3, r3, #12
 8001cfc:	2b08      	cmp	r3, #8
 8001cfe:	d061      	beq.n	8001dc4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	69db      	ldr	r3, [r3, #28]
 8001d04:	2b02      	cmp	r3, #2
 8001d06:	d146      	bne.n	8001d96 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d08:	4b33      	ldr	r3, [pc, #204]	@ (8001dd8 <HAL_RCC_OscConfig+0x4cc>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d0e:	f7ff fb03 	bl	8001318 <HAL_GetTick>
 8001d12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d14:	e008      	b.n	8001d28 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d16:	f7ff faff 	bl	8001318 <HAL_GetTick>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	1ad3      	subs	r3, r2, r3
 8001d20:	2b02      	cmp	r3, #2
 8001d22:	d901      	bls.n	8001d28 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001d24:	2303      	movs	r3, #3
 8001d26:	e06d      	b.n	8001e04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d28:	4b29      	ldr	r3, [pc, #164]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d1f0      	bne.n	8001d16 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6a1b      	ldr	r3, [r3, #32]
 8001d38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d3c:	d108      	bne.n	8001d50 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d3e:	4b24      	ldr	r3, [pc, #144]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	689b      	ldr	r3, [r3, #8]
 8001d4a:	4921      	ldr	r1, [pc, #132]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d50:	4b1f      	ldr	r3, [pc, #124]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6a19      	ldr	r1, [r3, #32]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d60:	430b      	orrs	r3, r1
 8001d62:	491b      	ldr	r1, [pc, #108]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001d64:	4313      	orrs	r3, r2
 8001d66:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d68:	4b1b      	ldr	r3, [pc, #108]	@ (8001dd8 <HAL_RCC_OscConfig+0x4cc>)
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d6e:	f7ff fad3 	bl	8001318 <HAL_GetTick>
 8001d72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d74:	e008      	b.n	8001d88 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d76:	f7ff facf 	bl	8001318 <HAL_GetTick>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	1ad3      	subs	r3, r2, r3
 8001d80:	2b02      	cmp	r3, #2
 8001d82:	d901      	bls.n	8001d88 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001d84:	2303      	movs	r3, #3
 8001d86:	e03d      	b.n	8001e04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d88:	4b11      	ldr	r3, [pc, #68]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d0f0      	beq.n	8001d76 <HAL_RCC_OscConfig+0x46a>
 8001d94:	e035      	b.n	8001e02 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d96:	4b10      	ldr	r3, [pc, #64]	@ (8001dd8 <HAL_RCC_OscConfig+0x4cc>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d9c:	f7ff fabc 	bl	8001318 <HAL_GetTick>
 8001da0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001da2:	e008      	b.n	8001db6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001da4:	f7ff fab8 	bl	8001318 <HAL_GetTick>
 8001da8:	4602      	mov	r2, r0
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	1ad3      	subs	r3, r2, r3
 8001dae:	2b02      	cmp	r3, #2
 8001db0:	d901      	bls.n	8001db6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001db2:	2303      	movs	r3, #3
 8001db4:	e026      	b.n	8001e04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001db6:	4b06      	ldr	r3, [pc, #24]	@ (8001dd0 <HAL_RCC_OscConfig+0x4c4>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d1f0      	bne.n	8001da4 <HAL_RCC_OscConfig+0x498>
 8001dc2:	e01e      	b.n	8001e02 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	69db      	ldr	r3, [r3, #28]
 8001dc8:	2b01      	cmp	r3, #1
 8001dca:	d107      	bne.n	8001ddc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	e019      	b.n	8001e04 <HAL_RCC_OscConfig+0x4f8>
 8001dd0:	40021000 	.word	0x40021000
 8001dd4:	40007000 	.word	0x40007000
 8001dd8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ddc:	4b0b      	ldr	r3, [pc, #44]	@ (8001e0c <HAL_RCC_OscConfig+0x500>)
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6a1b      	ldr	r3, [r3, #32]
 8001dec:	429a      	cmp	r2, r3
 8001dee:	d106      	bne.n	8001dfe <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d001      	beq.n	8001e02 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e000      	b.n	8001e04 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001e02:	2300      	movs	r3, #0
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3718      	adds	r7, #24
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	40021000 	.word	0x40021000

08001e10 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b084      	sub	sp, #16
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d101      	bne.n	8001e24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	e0d0      	b.n	8001fc6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e24:	4b6a      	ldr	r3, [pc, #424]	@ (8001fd0 <HAL_RCC_ClockConfig+0x1c0>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f003 0307 	and.w	r3, r3, #7
 8001e2c:	683a      	ldr	r2, [r7, #0]
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d910      	bls.n	8001e54 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e32:	4b67      	ldr	r3, [pc, #412]	@ (8001fd0 <HAL_RCC_ClockConfig+0x1c0>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f023 0207 	bic.w	r2, r3, #7
 8001e3a:	4965      	ldr	r1, [pc, #404]	@ (8001fd0 <HAL_RCC_ClockConfig+0x1c0>)
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e42:	4b63      	ldr	r3, [pc, #396]	@ (8001fd0 <HAL_RCC_ClockConfig+0x1c0>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f003 0307 	and.w	r3, r3, #7
 8001e4a:	683a      	ldr	r2, [r7, #0]
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d001      	beq.n	8001e54 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e50:	2301      	movs	r3, #1
 8001e52:	e0b8      	b.n	8001fc6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f003 0302 	and.w	r3, r3, #2
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d020      	beq.n	8001ea2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 0304 	and.w	r3, r3, #4
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d005      	beq.n	8001e78 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e6c:	4b59      	ldr	r3, [pc, #356]	@ (8001fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	4a58      	ldr	r2, [pc, #352]	@ (8001fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e72:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001e76:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f003 0308 	and.w	r3, r3, #8
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d005      	beq.n	8001e90 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e84:	4b53      	ldr	r3, [pc, #332]	@ (8001fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	4a52      	ldr	r2, [pc, #328]	@ (8001fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e8a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001e8e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e90:	4b50      	ldr	r3, [pc, #320]	@ (8001fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	494d      	ldr	r1, [pc, #308]	@ (8001fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f003 0301 	and.w	r3, r3, #1
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d040      	beq.n	8001f30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d107      	bne.n	8001ec6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eb6:	4b47      	ldr	r3, [pc, #284]	@ (8001fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d115      	bne.n	8001eee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e07f      	b.n	8001fc6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	2b02      	cmp	r3, #2
 8001ecc:	d107      	bne.n	8001ede <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ece:	4b41      	ldr	r3, [pc, #260]	@ (8001fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d109      	bne.n	8001eee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e073      	b.n	8001fc6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ede:	4b3d      	ldr	r3, [pc, #244]	@ (8001fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 0302 	and.w	r3, r3, #2
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d101      	bne.n	8001eee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e06b      	b.n	8001fc6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001eee:	4b39      	ldr	r3, [pc, #228]	@ (8001fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	f023 0203 	bic.w	r2, r3, #3
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	4936      	ldr	r1, [pc, #216]	@ (8001fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8001efc:	4313      	orrs	r3, r2
 8001efe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f00:	f7ff fa0a 	bl	8001318 <HAL_GetTick>
 8001f04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f06:	e00a      	b.n	8001f1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f08:	f7ff fa06 	bl	8001318 <HAL_GetTick>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d901      	bls.n	8001f1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	e053      	b.n	8001fc6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f1e:	4b2d      	ldr	r3, [pc, #180]	@ (8001fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	f003 020c 	and.w	r2, r3, #12
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	009b      	lsls	r3, r3, #2
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d1eb      	bne.n	8001f08 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f30:	4b27      	ldr	r3, [pc, #156]	@ (8001fd0 <HAL_RCC_ClockConfig+0x1c0>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f003 0307 	and.w	r3, r3, #7
 8001f38:	683a      	ldr	r2, [r7, #0]
 8001f3a:	429a      	cmp	r2, r3
 8001f3c:	d210      	bcs.n	8001f60 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f3e:	4b24      	ldr	r3, [pc, #144]	@ (8001fd0 <HAL_RCC_ClockConfig+0x1c0>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f023 0207 	bic.w	r2, r3, #7
 8001f46:	4922      	ldr	r1, [pc, #136]	@ (8001fd0 <HAL_RCC_ClockConfig+0x1c0>)
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f4e:	4b20      	ldr	r3, [pc, #128]	@ (8001fd0 <HAL_RCC_ClockConfig+0x1c0>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f003 0307 	and.w	r3, r3, #7
 8001f56:	683a      	ldr	r2, [r7, #0]
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	d001      	beq.n	8001f60 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e032      	b.n	8001fc6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f003 0304 	and.w	r3, r3, #4
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d008      	beq.n	8001f7e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f6c:	4b19      	ldr	r3, [pc, #100]	@ (8001fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	68db      	ldr	r3, [r3, #12]
 8001f78:	4916      	ldr	r1, [pc, #88]	@ (8001fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f003 0308 	and.w	r3, r3, #8
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d009      	beq.n	8001f9e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f8a:	4b12      	ldr	r3, [pc, #72]	@ (8001fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	691b      	ldr	r3, [r3, #16]
 8001f96:	00db      	lsls	r3, r3, #3
 8001f98:	490e      	ldr	r1, [pc, #56]	@ (8001fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f9e:	f000 f821 	bl	8001fe4 <HAL_RCC_GetSysClockFreq>
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	4b0b      	ldr	r3, [pc, #44]	@ (8001fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	091b      	lsrs	r3, r3, #4
 8001faa:	f003 030f 	and.w	r3, r3, #15
 8001fae:	490a      	ldr	r1, [pc, #40]	@ (8001fd8 <HAL_RCC_ClockConfig+0x1c8>)
 8001fb0:	5ccb      	ldrb	r3, [r1, r3]
 8001fb2:	fa22 f303 	lsr.w	r3, r2, r3
 8001fb6:	4a09      	ldr	r2, [pc, #36]	@ (8001fdc <HAL_RCC_ClockConfig+0x1cc>)
 8001fb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001fba:	4b09      	ldr	r3, [pc, #36]	@ (8001fe0 <HAL_RCC_ClockConfig+0x1d0>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7ff f968 	bl	8001294 <HAL_InitTick>

  return HAL_OK;
 8001fc4:	2300      	movs	r3, #0
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3710      	adds	r7, #16
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	40022000 	.word	0x40022000
 8001fd4:	40021000 	.word	0x40021000
 8001fd8:	08003e90 	.word	0x08003e90
 8001fdc:	20000008 	.word	0x20000008
 8001fe0:	2000000c 	.word	0x2000000c

08001fe4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b087      	sub	sp, #28
 8001fe8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001fea:	2300      	movs	r3, #0
 8001fec:	60fb      	str	r3, [r7, #12]
 8001fee:	2300      	movs	r3, #0
 8001ff0:	60bb      	str	r3, [r7, #8]
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	617b      	str	r3, [r7, #20]
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001ffe:	4b1e      	ldr	r3, [pc, #120]	@ (8002078 <HAL_RCC_GetSysClockFreq+0x94>)
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	f003 030c 	and.w	r3, r3, #12
 800200a:	2b04      	cmp	r3, #4
 800200c:	d002      	beq.n	8002014 <HAL_RCC_GetSysClockFreq+0x30>
 800200e:	2b08      	cmp	r3, #8
 8002010:	d003      	beq.n	800201a <HAL_RCC_GetSysClockFreq+0x36>
 8002012:	e027      	b.n	8002064 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002014:	4b19      	ldr	r3, [pc, #100]	@ (800207c <HAL_RCC_GetSysClockFreq+0x98>)
 8002016:	613b      	str	r3, [r7, #16]
      break;
 8002018:	e027      	b.n	800206a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	0c9b      	lsrs	r3, r3, #18
 800201e:	f003 030f 	and.w	r3, r3, #15
 8002022:	4a17      	ldr	r2, [pc, #92]	@ (8002080 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002024:	5cd3      	ldrb	r3, [r2, r3]
 8002026:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800202e:	2b00      	cmp	r3, #0
 8002030:	d010      	beq.n	8002054 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002032:	4b11      	ldr	r3, [pc, #68]	@ (8002078 <HAL_RCC_GetSysClockFreq+0x94>)
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	0c5b      	lsrs	r3, r3, #17
 8002038:	f003 0301 	and.w	r3, r3, #1
 800203c:	4a11      	ldr	r2, [pc, #68]	@ (8002084 <HAL_RCC_GetSysClockFreq+0xa0>)
 800203e:	5cd3      	ldrb	r3, [r2, r3]
 8002040:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	4a0d      	ldr	r2, [pc, #52]	@ (800207c <HAL_RCC_GetSysClockFreq+0x98>)
 8002046:	fb03 f202 	mul.w	r2, r3, r2
 800204a:	68bb      	ldr	r3, [r7, #8]
 800204c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002050:	617b      	str	r3, [r7, #20]
 8002052:	e004      	b.n	800205e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	4a0c      	ldr	r2, [pc, #48]	@ (8002088 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002058:	fb02 f303 	mul.w	r3, r2, r3
 800205c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	613b      	str	r3, [r7, #16]
      break;
 8002062:	e002      	b.n	800206a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002064:	4b05      	ldr	r3, [pc, #20]	@ (800207c <HAL_RCC_GetSysClockFreq+0x98>)
 8002066:	613b      	str	r3, [r7, #16]
      break;
 8002068:	bf00      	nop
    }
  }
  return sysclockfreq;
 800206a:	693b      	ldr	r3, [r7, #16]
}
 800206c:	4618      	mov	r0, r3
 800206e:	371c      	adds	r7, #28
 8002070:	46bd      	mov	sp, r7
 8002072:	bc80      	pop	{r7}
 8002074:	4770      	bx	lr
 8002076:	bf00      	nop
 8002078:	40021000 	.word	0x40021000
 800207c:	007a1200 	.word	0x007a1200
 8002080:	08003ea8 	.word	0x08003ea8
 8002084:	08003eb8 	.word	0x08003eb8
 8002088:	003d0900 	.word	0x003d0900

0800208c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002090:	4b02      	ldr	r3, [pc, #8]	@ (800209c <HAL_RCC_GetHCLKFreq+0x10>)
 8002092:	681b      	ldr	r3, [r3, #0]
}
 8002094:	4618      	mov	r0, r3
 8002096:	46bd      	mov	sp, r7
 8002098:	bc80      	pop	{r7}
 800209a:	4770      	bx	lr
 800209c:	20000008 	.word	0x20000008

080020a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80020a4:	f7ff fff2 	bl	800208c <HAL_RCC_GetHCLKFreq>
 80020a8:	4602      	mov	r2, r0
 80020aa:	4b05      	ldr	r3, [pc, #20]	@ (80020c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	0a1b      	lsrs	r3, r3, #8
 80020b0:	f003 0307 	and.w	r3, r3, #7
 80020b4:	4903      	ldr	r1, [pc, #12]	@ (80020c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020b6:	5ccb      	ldrb	r3, [r1, r3]
 80020b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020bc:	4618      	mov	r0, r3
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	40021000 	.word	0x40021000
 80020c4:	08003ea0 	.word	0x08003ea0

080020c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80020cc:	f7ff ffde 	bl	800208c <HAL_RCC_GetHCLKFreq>
 80020d0:	4602      	mov	r2, r0
 80020d2:	4b05      	ldr	r3, [pc, #20]	@ (80020e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	0adb      	lsrs	r3, r3, #11
 80020d8:	f003 0307 	and.w	r3, r3, #7
 80020dc:	4903      	ldr	r1, [pc, #12]	@ (80020ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80020de:	5ccb      	ldrb	r3, [r1, r3]
 80020e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	40021000 	.word	0x40021000
 80020ec:	08003ea0 	.word	0x08003ea0

080020f0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b085      	sub	sp, #20
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80020f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002124 <RCC_Delay+0x34>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a0a      	ldr	r2, [pc, #40]	@ (8002128 <RCC_Delay+0x38>)
 80020fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002102:	0a5b      	lsrs	r3, r3, #9
 8002104:	687a      	ldr	r2, [r7, #4]
 8002106:	fb02 f303 	mul.w	r3, r2, r3
 800210a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800210c:	bf00      	nop
  }
  while (Delay --);
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	1e5a      	subs	r2, r3, #1
 8002112:	60fa      	str	r2, [r7, #12]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d1f9      	bne.n	800210c <RCC_Delay+0x1c>
}
 8002118:	bf00      	nop
 800211a:	bf00      	nop
 800211c:	3714      	adds	r7, #20
 800211e:	46bd      	mov	sp, r7
 8002120:	bc80      	pop	{r7}
 8002122:	4770      	bx	lr
 8002124:	20000008 	.word	0x20000008
 8002128:	10624dd3 	.word	0x10624dd3

0800212c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d101      	bne.n	800213e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	e042      	b.n	80021c4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002144:	b2db      	uxtb	r3, r3
 8002146:	2b00      	cmp	r3, #0
 8002148:	d106      	bne.n	8002158 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2200      	movs	r2, #0
 800214e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	f7fe ffea 	bl	800112c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2224      	movs	r2, #36	@ 0x24
 800215c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	68da      	ldr	r2, [r3, #12]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800216e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f000 fac7 	bl	8002704 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	691a      	ldr	r2, [r3, #16]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002184:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	695a      	ldr	r2, [r3, #20]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002194:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	68da      	ldr	r2, [r3, #12]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80021a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2200      	movs	r2, #0
 80021aa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2220      	movs	r2, #32
 80021b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2220      	movs	r2, #32
 80021b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2200      	movs	r2, #0
 80021c0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80021c2:	2300      	movs	r3, #0
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3708      	adds	r7, #8
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}

080021cc <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d101      	bne.n	80021de <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e04a      	b.n	8002274 <HAL_HalfDuplex_Init+0xa8>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d106      	bne.n	80021f8 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2200      	movs	r2, #0
 80021ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f7fe ff9a 	bl	800112c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2224      	movs	r2, #36	@ 0x24
 80021fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	68da      	ldr	r2, [r3, #12]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800220e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002210:	6878      	ldr	r0, [r7, #4]
 8002212:	f000 fa77 	bl	8002704 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	691a      	ldr	r2, [r3, #16]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002224:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	695a      	ldr	r2, [r3, #20]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 8002234:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	695a      	ldr	r2, [r3, #20]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f042 0208 	orr.w	r2, r2, #8
 8002244:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	68da      	ldr	r2, [r3, #12]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002254:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2200      	movs	r2, #0
 800225a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2220      	movs	r2, #32
 8002260:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2220      	movs	r2, #32
 8002268:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2200      	movs	r2, #0
 8002270:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002272:	2300      	movs	r3, #0
}
 8002274:	4618      	mov	r0, r3
 8002276:	3708      	adds	r7, #8
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}

0800227c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b08a      	sub	sp, #40	@ 0x28
 8002280:	af02      	add	r7, sp, #8
 8002282:	60f8      	str	r0, [r7, #12]
 8002284:	60b9      	str	r1, [r7, #8]
 8002286:	603b      	str	r3, [r7, #0]
 8002288:	4613      	mov	r3, r2
 800228a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800228c:	2300      	movs	r3, #0
 800228e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002296:	b2db      	uxtb	r3, r3
 8002298:	2b20      	cmp	r3, #32
 800229a:	d175      	bne.n	8002388 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d002      	beq.n	80022a8 <HAL_UART_Transmit+0x2c>
 80022a2:	88fb      	ldrh	r3, [r7, #6]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d101      	bne.n	80022ac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	e06e      	b.n	800238a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	2200      	movs	r2, #0
 80022b0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	2221      	movs	r2, #33	@ 0x21
 80022b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80022ba:	f7ff f82d 	bl	8001318 <HAL_GetTick>
 80022be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	88fa      	ldrh	r2, [r7, #6]
 80022c4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	88fa      	ldrh	r2, [r7, #6]
 80022ca:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022d4:	d108      	bne.n	80022e8 <HAL_UART_Transmit+0x6c>
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	691b      	ldr	r3, [r3, #16]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d104      	bne.n	80022e8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80022de:	2300      	movs	r3, #0
 80022e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	61bb      	str	r3, [r7, #24]
 80022e6:	e003      	b.n	80022f0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80022ec:	2300      	movs	r3, #0
 80022ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80022f0:	e02e      	b.n	8002350 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	9300      	str	r3, [sp, #0]
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	2200      	movs	r2, #0
 80022fa:	2180      	movs	r1, #128	@ 0x80
 80022fc:	68f8      	ldr	r0, [r7, #12]
 80022fe:	f000 f945 	bl	800258c <UART_WaitOnFlagUntilTimeout>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d005      	beq.n	8002314 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	2220      	movs	r2, #32
 800230c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002310:	2303      	movs	r3, #3
 8002312:	e03a      	b.n	800238a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002314:	69fb      	ldr	r3, [r7, #28]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d10b      	bne.n	8002332 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800231a:	69bb      	ldr	r3, [r7, #24]
 800231c:	881b      	ldrh	r3, [r3, #0]
 800231e:	461a      	mov	r2, r3
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002328:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800232a:	69bb      	ldr	r3, [r7, #24]
 800232c:	3302      	adds	r3, #2
 800232e:	61bb      	str	r3, [r7, #24]
 8002330:	e007      	b.n	8002342 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	781a      	ldrb	r2, [r3, #0]
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800233c:	69fb      	ldr	r3, [r7, #28]
 800233e:	3301      	adds	r3, #1
 8002340:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002346:	b29b      	uxth	r3, r3
 8002348:	3b01      	subs	r3, #1
 800234a:	b29a      	uxth	r2, r3
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002354:	b29b      	uxth	r3, r3
 8002356:	2b00      	cmp	r3, #0
 8002358:	d1cb      	bne.n	80022f2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	9300      	str	r3, [sp, #0]
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	2200      	movs	r2, #0
 8002362:	2140      	movs	r1, #64	@ 0x40
 8002364:	68f8      	ldr	r0, [r7, #12]
 8002366:	f000 f911 	bl	800258c <UART_WaitOnFlagUntilTimeout>
 800236a:	4603      	mov	r3, r0
 800236c:	2b00      	cmp	r3, #0
 800236e:	d005      	beq.n	800237c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2220      	movs	r2, #32
 8002374:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002378:	2303      	movs	r3, #3
 800237a:	e006      	b.n	800238a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	2220      	movs	r2, #32
 8002380:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002384:	2300      	movs	r3, #0
 8002386:	e000      	b.n	800238a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002388:	2302      	movs	r3, #2
  }
}
 800238a:	4618      	mov	r0, r3
 800238c:	3720      	adds	r7, #32
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}

08002392 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002392:	b580      	push	{r7, lr}
 8002394:	b08a      	sub	sp, #40	@ 0x28
 8002396:	af02      	add	r7, sp, #8
 8002398:	60f8      	str	r0, [r7, #12]
 800239a:	60b9      	str	r1, [r7, #8]
 800239c:	603b      	str	r3, [r7, #0]
 800239e:	4613      	mov	r3, r2
 80023a0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80023a2:	2300      	movs	r3, #0
 80023a4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80023ac:	b2db      	uxtb	r3, r3
 80023ae:	2b20      	cmp	r3, #32
 80023b0:	f040 8081 	bne.w	80024b6 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d002      	beq.n	80023c0 <HAL_UART_Receive+0x2e>
 80023ba:	88fb      	ldrh	r3, [r7, #6]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d101      	bne.n	80023c4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80023c0:	2301      	movs	r3, #1
 80023c2:	e079      	b.n	80024b8 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2200      	movs	r2, #0
 80023c8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	2222      	movs	r2, #34	@ 0x22
 80023ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	2200      	movs	r2, #0
 80023d6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80023d8:	f7fe ff9e 	bl	8001318 <HAL_GetTick>
 80023dc:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	88fa      	ldrh	r2, [r7, #6]
 80023e2:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	88fa      	ldrh	r2, [r7, #6]
 80023e8:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023f2:	d108      	bne.n	8002406 <HAL_UART_Receive+0x74>
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	691b      	ldr	r3, [r3, #16]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d104      	bne.n	8002406 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80023fc:	2300      	movs	r3, #0
 80023fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	61bb      	str	r3, [r7, #24]
 8002404:	e003      	b.n	800240e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800240a:	2300      	movs	r3, #0
 800240c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800240e:	e047      	b.n	80024a0 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	9300      	str	r3, [sp, #0]
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	2200      	movs	r2, #0
 8002418:	2120      	movs	r1, #32
 800241a:	68f8      	ldr	r0, [r7, #12]
 800241c:	f000 f8b6 	bl	800258c <UART_WaitOnFlagUntilTimeout>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d005      	beq.n	8002432 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2220      	movs	r2, #32
 800242a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800242e:	2303      	movs	r3, #3
 8002430:	e042      	b.n	80024b8 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8002432:	69fb      	ldr	r3, [r7, #28]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d10c      	bne.n	8002452 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	b29b      	uxth	r3, r3
 8002440:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002444:	b29a      	uxth	r2, r3
 8002446:	69bb      	ldr	r3, [r7, #24]
 8002448:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800244a:	69bb      	ldr	r3, [r7, #24]
 800244c:	3302      	adds	r3, #2
 800244e:	61bb      	str	r3, [r7, #24]
 8002450:	e01f      	b.n	8002492 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800245a:	d007      	beq.n	800246c <HAL_UART_Receive+0xda>
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	689b      	ldr	r3, [r3, #8]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d10a      	bne.n	800247a <HAL_UART_Receive+0xe8>
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	691b      	ldr	r3, [r3, #16]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d106      	bne.n	800247a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	b2da      	uxtb	r2, r3
 8002474:	69fb      	ldr	r3, [r7, #28]
 8002476:	701a      	strb	r2, [r3, #0]
 8002478:	e008      	b.n	800248c <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	b2db      	uxtb	r3, r3
 8002482:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002486:	b2da      	uxtb	r2, r3
 8002488:	69fb      	ldr	r3, [r7, #28]
 800248a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800248c:	69fb      	ldr	r3, [r7, #28]
 800248e:	3301      	adds	r3, #1
 8002490:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002496:	b29b      	uxth	r3, r3
 8002498:	3b01      	subs	r3, #1
 800249a:	b29a      	uxth	r2, r3
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80024a4:	b29b      	uxth	r3, r3
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d1b2      	bne.n	8002410 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	2220      	movs	r2, #32
 80024ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80024b2:	2300      	movs	r3, #0
 80024b4:	e000      	b.n	80024b8 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80024b6:	2302      	movs	r3, #2
  }
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3720      	adds	r7, #32
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}

080024c0 <HAL_HalfDuplex_EnableTransmitter>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b085      	sub	sp, #20
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80024c8:	2300      	movs	r3, #0
 80024ca:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	d101      	bne.n	80024da <HAL_HalfDuplex_EnableTransmitter+0x1a>
 80024d6:	2302      	movs	r3, #2
 80024d8:	e020      	b.n	800251c <HAL_HalfDuplex_EnableTransmitter+0x5c>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2201      	movs	r2, #1
 80024de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2224      	movs	r2, #36	@ 0x24
 80024e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	f023 030c 	bic.w	r3, r3, #12
 80024f8:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	f043 0308 	orr.w	r3, r3, #8
 8002500:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	68fa      	ldr	r2, [r7, #12]
 8002508:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2220      	movs	r2, #32
 800250e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2200      	movs	r2, #0
 8002516:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800251a:	2300      	movs	r3, #0
}
 800251c:	4618      	mov	r0, r3
 800251e:	3714      	adds	r7, #20
 8002520:	46bd      	mov	sp, r7
 8002522:	bc80      	pop	{r7}
 8002524:	4770      	bx	lr

08002526 <HAL_HalfDuplex_EnableReceiver>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 8002526:	b480      	push	{r7}
 8002528:	b085      	sub	sp, #20
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800252e:	2300      	movs	r3, #0
 8002530:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002538:	2b01      	cmp	r3, #1
 800253a:	d101      	bne.n	8002540 <HAL_HalfDuplex_EnableReceiver+0x1a>
 800253c:	2302      	movs	r3, #2
 800253e:	e020      	b.n	8002582 <HAL_HalfDuplex_EnableReceiver+0x5c>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2201      	movs	r2, #1
 8002544:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2224      	movs	r2, #36	@ 0x24
 800254c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	68db      	ldr	r3, [r3, #12]
 8002556:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	f023 030c 	bic.w	r3, r3, #12
 800255e:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_RE;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	f043 0304 	orr.w	r3, r3, #4
 8002566:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	68fa      	ldr	r2, [r7, #12]
 800256e:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2220      	movs	r2, #32
 8002574:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2200      	movs	r2, #0
 800257c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8002580:	2300      	movs	r3, #0
}
 8002582:	4618      	mov	r0, r3
 8002584:	3714      	adds	r7, #20
 8002586:	46bd      	mov	sp, r7
 8002588:	bc80      	pop	{r7}
 800258a:	4770      	bx	lr

0800258c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b086      	sub	sp, #24
 8002590:	af00      	add	r7, sp, #0
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	60b9      	str	r1, [r7, #8]
 8002596:	603b      	str	r3, [r7, #0]
 8002598:	4613      	mov	r3, r2
 800259a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800259c:	e03b      	b.n	8002616 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800259e:	6a3b      	ldr	r3, [r7, #32]
 80025a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80025a4:	d037      	beq.n	8002616 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025a6:	f7fe feb7 	bl	8001318 <HAL_GetTick>
 80025aa:	4602      	mov	r2, r0
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	1ad3      	subs	r3, r2, r3
 80025b0:	6a3a      	ldr	r2, [r7, #32]
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d302      	bcc.n	80025bc <UART_WaitOnFlagUntilTimeout+0x30>
 80025b6:	6a3b      	ldr	r3, [r7, #32]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d101      	bne.n	80025c0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80025bc:	2303      	movs	r3, #3
 80025be:	e03a      	b.n	8002636 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	68db      	ldr	r3, [r3, #12]
 80025c6:	f003 0304 	and.w	r3, r3, #4
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d023      	beq.n	8002616 <UART_WaitOnFlagUntilTimeout+0x8a>
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	2b80      	cmp	r3, #128	@ 0x80
 80025d2:	d020      	beq.n	8002616 <UART_WaitOnFlagUntilTimeout+0x8a>
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	2b40      	cmp	r3, #64	@ 0x40
 80025d8:	d01d      	beq.n	8002616 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f003 0308 	and.w	r3, r3, #8
 80025e4:	2b08      	cmp	r3, #8
 80025e6:	d116      	bne.n	8002616 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80025e8:	2300      	movs	r3, #0
 80025ea:	617b      	str	r3, [r7, #20]
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	617b      	str	r3, [r7, #20]
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	617b      	str	r3, [r7, #20]
 80025fc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80025fe:	68f8      	ldr	r0, [r7, #12]
 8002600:	f000 f81d 	bl	800263e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2208      	movs	r2, #8
 8002608:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2200      	movs	r2, #0
 800260e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e00f      	b.n	8002636 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	4013      	ands	r3, r2
 8002620:	68ba      	ldr	r2, [r7, #8]
 8002622:	429a      	cmp	r2, r3
 8002624:	bf0c      	ite	eq
 8002626:	2301      	moveq	r3, #1
 8002628:	2300      	movne	r3, #0
 800262a:	b2db      	uxtb	r3, r3
 800262c:	461a      	mov	r2, r3
 800262e:	79fb      	ldrb	r3, [r7, #7]
 8002630:	429a      	cmp	r2, r3
 8002632:	d0b4      	beq.n	800259e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002634:	2300      	movs	r3, #0
}
 8002636:	4618      	mov	r0, r3
 8002638:	3718      	adds	r7, #24
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}

0800263e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800263e:	b480      	push	{r7}
 8002640:	b095      	sub	sp, #84	@ 0x54
 8002642:	af00      	add	r7, sp, #0
 8002644:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	330c      	adds	r3, #12
 800264c:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800264e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002650:	e853 3f00 	ldrex	r3, [r3]
 8002654:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002658:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800265c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	330c      	adds	r3, #12
 8002664:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002666:	643a      	str	r2, [r7, #64]	@ 0x40
 8002668:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800266a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800266c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800266e:	e841 2300 	strex	r3, r2, [r1]
 8002672:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002676:	2b00      	cmp	r3, #0
 8002678:	d1e5      	bne.n	8002646 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	3314      	adds	r3, #20
 8002680:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002682:	6a3b      	ldr	r3, [r7, #32]
 8002684:	e853 3f00 	ldrex	r3, [r3]
 8002688:	61fb      	str	r3, [r7, #28]
   return(result);
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	f023 0301 	bic.w	r3, r3, #1
 8002690:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	3314      	adds	r3, #20
 8002698:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800269a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800269c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800269e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80026a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80026a2:	e841 2300 	strex	r3, r2, [r1]
 80026a6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80026a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d1e5      	bne.n	800267a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d119      	bne.n	80026ea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	330c      	adds	r3, #12
 80026bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	e853 3f00 	ldrex	r3, [r3]
 80026c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	f023 0310 	bic.w	r3, r3, #16
 80026cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	330c      	adds	r3, #12
 80026d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80026d6:	61ba      	str	r2, [r7, #24]
 80026d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026da:	6979      	ldr	r1, [r7, #20]
 80026dc:	69ba      	ldr	r2, [r7, #24]
 80026de:	e841 2300 	strex	r3, r2, [r1]
 80026e2:	613b      	str	r3, [r7, #16]
   return(result);
 80026e4:	693b      	ldr	r3, [r7, #16]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d1e5      	bne.n	80026b6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2220      	movs	r2, #32
 80026ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2200      	movs	r2, #0
 80026f6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80026f8:	bf00      	nop
 80026fa:	3754      	adds	r7, #84	@ 0x54
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bc80      	pop	{r7}
 8002700:	4770      	bx	lr
	...

08002704 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	691b      	ldr	r3, [r3, #16]
 8002712:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	68da      	ldr	r2, [r3, #12]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	430a      	orrs	r2, r1
 8002720:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	689a      	ldr	r2, [r3, #8]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	691b      	ldr	r3, [r3, #16]
 800272a:	431a      	orrs	r2, r3
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	695b      	ldr	r3, [r3, #20]
 8002730:	4313      	orrs	r3, r2
 8002732:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	68db      	ldr	r3, [r3, #12]
 800273a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800273e:	f023 030c 	bic.w	r3, r3, #12
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	6812      	ldr	r2, [r2, #0]
 8002746:	68b9      	ldr	r1, [r7, #8]
 8002748:	430b      	orrs	r3, r1
 800274a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	695b      	ldr	r3, [r3, #20]
 8002752:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	699a      	ldr	r2, [r3, #24]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	430a      	orrs	r2, r1
 8002760:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a2c      	ldr	r2, [pc, #176]	@ (8002818 <UART_SetConfig+0x114>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d103      	bne.n	8002774 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800276c:	f7ff fcac 	bl	80020c8 <HAL_RCC_GetPCLK2Freq>
 8002770:	60f8      	str	r0, [r7, #12]
 8002772:	e002      	b.n	800277a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002774:	f7ff fc94 	bl	80020a0 <HAL_RCC_GetPCLK1Freq>
 8002778:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800277a:	68fa      	ldr	r2, [r7, #12]
 800277c:	4613      	mov	r3, r2
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	4413      	add	r3, r2
 8002782:	009a      	lsls	r2, r3, #2
 8002784:	441a      	add	r2, r3
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002790:	4a22      	ldr	r2, [pc, #136]	@ (800281c <UART_SetConfig+0x118>)
 8002792:	fba2 2303 	umull	r2, r3, r2, r3
 8002796:	095b      	lsrs	r3, r3, #5
 8002798:	0119      	lsls	r1, r3, #4
 800279a:	68fa      	ldr	r2, [r7, #12]
 800279c:	4613      	mov	r3, r2
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	4413      	add	r3, r2
 80027a2:	009a      	lsls	r2, r3, #2
 80027a4:	441a      	add	r2, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80027b0:	4b1a      	ldr	r3, [pc, #104]	@ (800281c <UART_SetConfig+0x118>)
 80027b2:	fba3 0302 	umull	r0, r3, r3, r2
 80027b6:	095b      	lsrs	r3, r3, #5
 80027b8:	2064      	movs	r0, #100	@ 0x64
 80027ba:	fb00 f303 	mul.w	r3, r0, r3
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	011b      	lsls	r3, r3, #4
 80027c2:	3332      	adds	r3, #50	@ 0x32
 80027c4:	4a15      	ldr	r2, [pc, #84]	@ (800281c <UART_SetConfig+0x118>)
 80027c6:	fba2 2303 	umull	r2, r3, r2, r3
 80027ca:	095b      	lsrs	r3, r3, #5
 80027cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80027d0:	4419      	add	r1, r3
 80027d2:	68fa      	ldr	r2, [r7, #12]
 80027d4:	4613      	mov	r3, r2
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	4413      	add	r3, r2
 80027da:	009a      	lsls	r2, r3, #2
 80027dc:	441a      	add	r2, r3
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80027e8:	4b0c      	ldr	r3, [pc, #48]	@ (800281c <UART_SetConfig+0x118>)
 80027ea:	fba3 0302 	umull	r0, r3, r3, r2
 80027ee:	095b      	lsrs	r3, r3, #5
 80027f0:	2064      	movs	r0, #100	@ 0x64
 80027f2:	fb00 f303 	mul.w	r3, r0, r3
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	011b      	lsls	r3, r3, #4
 80027fa:	3332      	adds	r3, #50	@ 0x32
 80027fc:	4a07      	ldr	r2, [pc, #28]	@ (800281c <UART_SetConfig+0x118>)
 80027fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002802:	095b      	lsrs	r3, r3, #5
 8002804:	f003 020f 	and.w	r2, r3, #15
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	440a      	add	r2, r1
 800280e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002810:	bf00      	nop
 8002812:	3710      	adds	r7, #16
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}
 8002818:	40013800 	.word	0x40013800
 800281c:	51eb851f 	.word	0x51eb851f

08002820 <atoi>:
 8002820:	220a      	movs	r2, #10
 8002822:	2100      	movs	r1, #0
 8002824:	f000 b87a 	b.w	800291c <strtol>

08002828 <_strtol_l.isra.0>:
 8002828:	2b24      	cmp	r3, #36	@ 0x24
 800282a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800282e:	4686      	mov	lr, r0
 8002830:	4690      	mov	r8, r2
 8002832:	d801      	bhi.n	8002838 <_strtol_l.isra.0+0x10>
 8002834:	2b01      	cmp	r3, #1
 8002836:	d106      	bne.n	8002846 <_strtol_l.isra.0+0x1e>
 8002838:	f000 fa62 	bl	8002d00 <__errno>
 800283c:	2316      	movs	r3, #22
 800283e:	6003      	str	r3, [r0, #0]
 8002840:	2000      	movs	r0, #0
 8002842:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002846:	460d      	mov	r5, r1
 8002848:	4833      	ldr	r0, [pc, #204]	@ (8002918 <_strtol_l.isra.0+0xf0>)
 800284a:	462a      	mov	r2, r5
 800284c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002850:	5d06      	ldrb	r6, [r0, r4]
 8002852:	f016 0608 	ands.w	r6, r6, #8
 8002856:	d1f8      	bne.n	800284a <_strtol_l.isra.0+0x22>
 8002858:	2c2d      	cmp	r4, #45	@ 0x2d
 800285a:	d110      	bne.n	800287e <_strtol_l.isra.0+0x56>
 800285c:	2601      	movs	r6, #1
 800285e:	782c      	ldrb	r4, [r5, #0]
 8002860:	1c95      	adds	r5, r2, #2
 8002862:	f033 0210 	bics.w	r2, r3, #16
 8002866:	d115      	bne.n	8002894 <_strtol_l.isra.0+0x6c>
 8002868:	2c30      	cmp	r4, #48	@ 0x30
 800286a:	d10d      	bne.n	8002888 <_strtol_l.isra.0+0x60>
 800286c:	782a      	ldrb	r2, [r5, #0]
 800286e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8002872:	2a58      	cmp	r2, #88	@ 0x58
 8002874:	d108      	bne.n	8002888 <_strtol_l.isra.0+0x60>
 8002876:	786c      	ldrb	r4, [r5, #1]
 8002878:	3502      	adds	r5, #2
 800287a:	2310      	movs	r3, #16
 800287c:	e00a      	b.n	8002894 <_strtol_l.isra.0+0x6c>
 800287e:	2c2b      	cmp	r4, #43	@ 0x2b
 8002880:	bf04      	itt	eq
 8002882:	782c      	ldrbeq	r4, [r5, #0]
 8002884:	1c95      	addeq	r5, r2, #2
 8002886:	e7ec      	b.n	8002862 <_strtol_l.isra.0+0x3a>
 8002888:	2b00      	cmp	r3, #0
 800288a:	d1f6      	bne.n	800287a <_strtol_l.isra.0+0x52>
 800288c:	2c30      	cmp	r4, #48	@ 0x30
 800288e:	bf14      	ite	ne
 8002890:	230a      	movne	r3, #10
 8002892:	2308      	moveq	r3, #8
 8002894:	2200      	movs	r2, #0
 8002896:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800289a:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800289e:	fbbc f9f3 	udiv	r9, ip, r3
 80028a2:	4610      	mov	r0, r2
 80028a4:	fb03 ca19 	mls	sl, r3, r9, ip
 80028a8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80028ac:	2f09      	cmp	r7, #9
 80028ae:	d80f      	bhi.n	80028d0 <_strtol_l.isra.0+0xa8>
 80028b0:	463c      	mov	r4, r7
 80028b2:	42a3      	cmp	r3, r4
 80028b4:	dd1b      	ble.n	80028ee <_strtol_l.isra.0+0xc6>
 80028b6:	1c57      	adds	r7, r2, #1
 80028b8:	d007      	beq.n	80028ca <_strtol_l.isra.0+0xa2>
 80028ba:	4581      	cmp	r9, r0
 80028bc:	d314      	bcc.n	80028e8 <_strtol_l.isra.0+0xc0>
 80028be:	d101      	bne.n	80028c4 <_strtol_l.isra.0+0x9c>
 80028c0:	45a2      	cmp	sl, r4
 80028c2:	db11      	blt.n	80028e8 <_strtol_l.isra.0+0xc0>
 80028c4:	2201      	movs	r2, #1
 80028c6:	fb00 4003 	mla	r0, r0, r3, r4
 80028ca:	f815 4b01 	ldrb.w	r4, [r5], #1
 80028ce:	e7eb      	b.n	80028a8 <_strtol_l.isra.0+0x80>
 80028d0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80028d4:	2f19      	cmp	r7, #25
 80028d6:	d801      	bhi.n	80028dc <_strtol_l.isra.0+0xb4>
 80028d8:	3c37      	subs	r4, #55	@ 0x37
 80028da:	e7ea      	b.n	80028b2 <_strtol_l.isra.0+0x8a>
 80028dc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80028e0:	2f19      	cmp	r7, #25
 80028e2:	d804      	bhi.n	80028ee <_strtol_l.isra.0+0xc6>
 80028e4:	3c57      	subs	r4, #87	@ 0x57
 80028e6:	e7e4      	b.n	80028b2 <_strtol_l.isra.0+0x8a>
 80028e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80028ec:	e7ed      	b.n	80028ca <_strtol_l.isra.0+0xa2>
 80028ee:	1c53      	adds	r3, r2, #1
 80028f0:	d108      	bne.n	8002904 <_strtol_l.isra.0+0xdc>
 80028f2:	2322      	movs	r3, #34	@ 0x22
 80028f4:	4660      	mov	r0, ip
 80028f6:	f8ce 3000 	str.w	r3, [lr]
 80028fa:	f1b8 0f00 	cmp.w	r8, #0
 80028fe:	d0a0      	beq.n	8002842 <_strtol_l.isra.0+0x1a>
 8002900:	1e69      	subs	r1, r5, #1
 8002902:	e006      	b.n	8002912 <_strtol_l.isra.0+0xea>
 8002904:	b106      	cbz	r6, 8002908 <_strtol_l.isra.0+0xe0>
 8002906:	4240      	negs	r0, r0
 8002908:	f1b8 0f00 	cmp.w	r8, #0
 800290c:	d099      	beq.n	8002842 <_strtol_l.isra.0+0x1a>
 800290e:	2a00      	cmp	r2, #0
 8002910:	d1f6      	bne.n	8002900 <_strtol_l.isra.0+0xd8>
 8002912:	f8c8 1000 	str.w	r1, [r8]
 8002916:	e794      	b.n	8002842 <_strtol_l.isra.0+0x1a>
 8002918:	08003ebb 	.word	0x08003ebb

0800291c <strtol>:
 800291c:	4613      	mov	r3, r2
 800291e:	460a      	mov	r2, r1
 8002920:	4601      	mov	r1, r0
 8002922:	4802      	ldr	r0, [pc, #8]	@ (800292c <strtol+0x10>)
 8002924:	6800      	ldr	r0, [r0, #0]
 8002926:	f7ff bf7f 	b.w	8002828 <_strtol_l.isra.0>
 800292a:	bf00      	nop
 800292c:	20000020 	.word	0x20000020

08002930 <std>:
 8002930:	2300      	movs	r3, #0
 8002932:	b510      	push	{r4, lr}
 8002934:	4604      	mov	r4, r0
 8002936:	e9c0 3300 	strd	r3, r3, [r0]
 800293a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800293e:	6083      	str	r3, [r0, #8]
 8002940:	8181      	strh	r1, [r0, #12]
 8002942:	6643      	str	r3, [r0, #100]	@ 0x64
 8002944:	81c2      	strh	r2, [r0, #14]
 8002946:	6183      	str	r3, [r0, #24]
 8002948:	4619      	mov	r1, r3
 800294a:	2208      	movs	r2, #8
 800294c:	305c      	adds	r0, #92	@ 0x5c
 800294e:	f000 f916 	bl	8002b7e <memset>
 8002952:	4b0d      	ldr	r3, [pc, #52]	@ (8002988 <std+0x58>)
 8002954:	6224      	str	r4, [r4, #32]
 8002956:	6263      	str	r3, [r4, #36]	@ 0x24
 8002958:	4b0c      	ldr	r3, [pc, #48]	@ (800298c <std+0x5c>)
 800295a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800295c:	4b0c      	ldr	r3, [pc, #48]	@ (8002990 <std+0x60>)
 800295e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002960:	4b0c      	ldr	r3, [pc, #48]	@ (8002994 <std+0x64>)
 8002962:	6323      	str	r3, [r4, #48]	@ 0x30
 8002964:	4b0c      	ldr	r3, [pc, #48]	@ (8002998 <std+0x68>)
 8002966:	429c      	cmp	r4, r3
 8002968:	d006      	beq.n	8002978 <std+0x48>
 800296a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800296e:	4294      	cmp	r4, r2
 8002970:	d002      	beq.n	8002978 <std+0x48>
 8002972:	33d0      	adds	r3, #208	@ 0xd0
 8002974:	429c      	cmp	r4, r3
 8002976:	d105      	bne.n	8002984 <std+0x54>
 8002978:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800297c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002980:	f000 b9e8 	b.w	8002d54 <__retarget_lock_init_recursive>
 8002984:	bd10      	pop	{r4, pc}
 8002986:	bf00      	nop
 8002988:	08002af9 	.word	0x08002af9
 800298c:	08002b1b 	.word	0x08002b1b
 8002990:	08002b53 	.word	0x08002b53
 8002994:	08002b77 	.word	0x08002b77
 8002998:	20000280 	.word	0x20000280

0800299c <stdio_exit_handler>:
 800299c:	4a02      	ldr	r2, [pc, #8]	@ (80029a8 <stdio_exit_handler+0xc>)
 800299e:	4903      	ldr	r1, [pc, #12]	@ (80029ac <stdio_exit_handler+0x10>)
 80029a0:	4803      	ldr	r0, [pc, #12]	@ (80029b0 <stdio_exit_handler+0x14>)
 80029a2:	f000 b869 	b.w	8002a78 <_fwalk_sglue>
 80029a6:	bf00      	nop
 80029a8:	20000014 	.word	0x20000014
 80029ac:	08003665 	.word	0x08003665
 80029b0:	20000024 	.word	0x20000024

080029b4 <cleanup_stdio>:
 80029b4:	6841      	ldr	r1, [r0, #4]
 80029b6:	4b0c      	ldr	r3, [pc, #48]	@ (80029e8 <cleanup_stdio+0x34>)
 80029b8:	b510      	push	{r4, lr}
 80029ba:	4299      	cmp	r1, r3
 80029bc:	4604      	mov	r4, r0
 80029be:	d001      	beq.n	80029c4 <cleanup_stdio+0x10>
 80029c0:	f000 fe50 	bl	8003664 <_fflush_r>
 80029c4:	68a1      	ldr	r1, [r4, #8]
 80029c6:	4b09      	ldr	r3, [pc, #36]	@ (80029ec <cleanup_stdio+0x38>)
 80029c8:	4299      	cmp	r1, r3
 80029ca:	d002      	beq.n	80029d2 <cleanup_stdio+0x1e>
 80029cc:	4620      	mov	r0, r4
 80029ce:	f000 fe49 	bl	8003664 <_fflush_r>
 80029d2:	68e1      	ldr	r1, [r4, #12]
 80029d4:	4b06      	ldr	r3, [pc, #24]	@ (80029f0 <cleanup_stdio+0x3c>)
 80029d6:	4299      	cmp	r1, r3
 80029d8:	d004      	beq.n	80029e4 <cleanup_stdio+0x30>
 80029da:	4620      	mov	r0, r4
 80029dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80029e0:	f000 be40 	b.w	8003664 <_fflush_r>
 80029e4:	bd10      	pop	{r4, pc}
 80029e6:	bf00      	nop
 80029e8:	20000280 	.word	0x20000280
 80029ec:	200002e8 	.word	0x200002e8
 80029f0:	20000350 	.word	0x20000350

080029f4 <global_stdio_init.part.0>:
 80029f4:	b510      	push	{r4, lr}
 80029f6:	4b0b      	ldr	r3, [pc, #44]	@ (8002a24 <global_stdio_init.part.0+0x30>)
 80029f8:	4c0b      	ldr	r4, [pc, #44]	@ (8002a28 <global_stdio_init.part.0+0x34>)
 80029fa:	4a0c      	ldr	r2, [pc, #48]	@ (8002a2c <global_stdio_init.part.0+0x38>)
 80029fc:	4620      	mov	r0, r4
 80029fe:	601a      	str	r2, [r3, #0]
 8002a00:	2104      	movs	r1, #4
 8002a02:	2200      	movs	r2, #0
 8002a04:	f7ff ff94 	bl	8002930 <std>
 8002a08:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	2109      	movs	r1, #9
 8002a10:	f7ff ff8e 	bl	8002930 <std>
 8002a14:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002a18:	2202      	movs	r2, #2
 8002a1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a1e:	2112      	movs	r1, #18
 8002a20:	f7ff bf86 	b.w	8002930 <std>
 8002a24:	200003b8 	.word	0x200003b8
 8002a28:	20000280 	.word	0x20000280
 8002a2c:	0800299d 	.word	0x0800299d

08002a30 <__sfp_lock_acquire>:
 8002a30:	4801      	ldr	r0, [pc, #4]	@ (8002a38 <__sfp_lock_acquire+0x8>)
 8002a32:	f000 b990 	b.w	8002d56 <__retarget_lock_acquire_recursive>
 8002a36:	bf00      	nop
 8002a38:	200003c1 	.word	0x200003c1

08002a3c <__sfp_lock_release>:
 8002a3c:	4801      	ldr	r0, [pc, #4]	@ (8002a44 <__sfp_lock_release+0x8>)
 8002a3e:	f000 b98b 	b.w	8002d58 <__retarget_lock_release_recursive>
 8002a42:	bf00      	nop
 8002a44:	200003c1 	.word	0x200003c1

08002a48 <__sinit>:
 8002a48:	b510      	push	{r4, lr}
 8002a4a:	4604      	mov	r4, r0
 8002a4c:	f7ff fff0 	bl	8002a30 <__sfp_lock_acquire>
 8002a50:	6a23      	ldr	r3, [r4, #32]
 8002a52:	b11b      	cbz	r3, 8002a5c <__sinit+0x14>
 8002a54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a58:	f7ff bff0 	b.w	8002a3c <__sfp_lock_release>
 8002a5c:	4b04      	ldr	r3, [pc, #16]	@ (8002a70 <__sinit+0x28>)
 8002a5e:	6223      	str	r3, [r4, #32]
 8002a60:	4b04      	ldr	r3, [pc, #16]	@ (8002a74 <__sinit+0x2c>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d1f5      	bne.n	8002a54 <__sinit+0xc>
 8002a68:	f7ff ffc4 	bl	80029f4 <global_stdio_init.part.0>
 8002a6c:	e7f2      	b.n	8002a54 <__sinit+0xc>
 8002a6e:	bf00      	nop
 8002a70:	080029b5 	.word	0x080029b5
 8002a74:	200003b8 	.word	0x200003b8

08002a78 <_fwalk_sglue>:
 8002a78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002a7c:	4607      	mov	r7, r0
 8002a7e:	4688      	mov	r8, r1
 8002a80:	4614      	mov	r4, r2
 8002a82:	2600      	movs	r6, #0
 8002a84:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002a88:	f1b9 0901 	subs.w	r9, r9, #1
 8002a8c:	d505      	bpl.n	8002a9a <_fwalk_sglue+0x22>
 8002a8e:	6824      	ldr	r4, [r4, #0]
 8002a90:	2c00      	cmp	r4, #0
 8002a92:	d1f7      	bne.n	8002a84 <_fwalk_sglue+0xc>
 8002a94:	4630      	mov	r0, r6
 8002a96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002a9a:	89ab      	ldrh	r3, [r5, #12]
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	d907      	bls.n	8002ab0 <_fwalk_sglue+0x38>
 8002aa0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002aa4:	3301      	adds	r3, #1
 8002aa6:	d003      	beq.n	8002ab0 <_fwalk_sglue+0x38>
 8002aa8:	4629      	mov	r1, r5
 8002aaa:	4638      	mov	r0, r7
 8002aac:	47c0      	blx	r8
 8002aae:	4306      	orrs	r6, r0
 8002ab0:	3568      	adds	r5, #104	@ 0x68
 8002ab2:	e7e9      	b.n	8002a88 <_fwalk_sglue+0x10>

08002ab4 <siprintf>:
 8002ab4:	b40e      	push	{r1, r2, r3}
 8002ab6:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002aba:	b510      	push	{r4, lr}
 8002abc:	2400      	movs	r4, #0
 8002abe:	b09d      	sub	sp, #116	@ 0x74
 8002ac0:	ab1f      	add	r3, sp, #124	@ 0x7c
 8002ac2:	9002      	str	r0, [sp, #8]
 8002ac4:	9006      	str	r0, [sp, #24]
 8002ac6:	9107      	str	r1, [sp, #28]
 8002ac8:	9104      	str	r1, [sp, #16]
 8002aca:	4809      	ldr	r0, [pc, #36]	@ (8002af0 <siprintf+0x3c>)
 8002acc:	4909      	ldr	r1, [pc, #36]	@ (8002af4 <siprintf+0x40>)
 8002ace:	f853 2b04 	ldr.w	r2, [r3], #4
 8002ad2:	9105      	str	r1, [sp, #20]
 8002ad4:	6800      	ldr	r0, [r0, #0]
 8002ad6:	a902      	add	r1, sp, #8
 8002ad8:	9301      	str	r3, [sp, #4]
 8002ada:	941b      	str	r4, [sp, #108]	@ 0x6c
 8002adc:	f000 fab6 	bl	800304c <_svfiprintf_r>
 8002ae0:	9b02      	ldr	r3, [sp, #8]
 8002ae2:	701c      	strb	r4, [r3, #0]
 8002ae4:	b01d      	add	sp, #116	@ 0x74
 8002ae6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002aea:	b003      	add	sp, #12
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	20000020 	.word	0x20000020
 8002af4:	ffff0208 	.word	0xffff0208

08002af8 <__sread>:
 8002af8:	b510      	push	{r4, lr}
 8002afa:	460c      	mov	r4, r1
 8002afc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b00:	f000 f8da 	bl	8002cb8 <_read_r>
 8002b04:	2800      	cmp	r0, #0
 8002b06:	bfab      	itete	ge
 8002b08:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002b0a:	89a3      	ldrhlt	r3, [r4, #12]
 8002b0c:	181b      	addge	r3, r3, r0
 8002b0e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002b12:	bfac      	ite	ge
 8002b14:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002b16:	81a3      	strhlt	r3, [r4, #12]
 8002b18:	bd10      	pop	{r4, pc}

08002b1a <__swrite>:
 8002b1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b1e:	461f      	mov	r7, r3
 8002b20:	898b      	ldrh	r3, [r1, #12]
 8002b22:	4605      	mov	r5, r0
 8002b24:	05db      	lsls	r3, r3, #23
 8002b26:	460c      	mov	r4, r1
 8002b28:	4616      	mov	r6, r2
 8002b2a:	d505      	bpl.n	8002b38 <__swrite+0x1e>
 8002b2c:	2302      	movs	r3, #2
 8002b2e:	2200      	movs	r2, #0
 8002b30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b34:	f000 f8ae 	bl	8002c94 <_lseek_r>
 8002b38:	89a3      	ldrh	r3, [r4, #12]
 8002b3a:	4632      	mov	r2, r6
 8002b3c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002b40:	81a3      	strh	r3, [r4, #12]
 8002b42:	4628      	mov	r0, r5
 8002b44:	463b      	mov	r3, r7
 8002b46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002b4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002b4e:	f000 b8c5 	b.w	8002cdc <_write_r>

08002b52 <__sseek>:
 8002b52:	b510      	push	{r4, lr}
 8002b54:	460c      	mov	r4, r1
 8002b56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b5a:	f000 f89b 	bl	8002c94 <_lseek_r>
 8002b5e:	1c43      	adds	r3, r0, #1
 8002b60:	89a3      	ldrh	r3, [r4, #12]
 8002b62:	bf15      	itete	ne
 8002b64:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002b66:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002b6a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002b6e:	81a3      	strheq	r3, [r4, #12]
 8002b70:	bf18      	it	ne
 8002b72:	81a3      	strhne	r3, [r4, #12]
 8002b74:	bd10      	pop	{r4, pc}

08002b76 <__sclose>:
 8002b76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b7a:	f000 b87b 	b.w	8002c74 <_close_r>

08002b7e <memset>:
 8002b7e:	4603      	mov	r3, r0
 8002b80:	4402      	add	r2, r0
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d100      	bne.n	8002b88 <memset+0xa>
 8002b86:	4770      	bx	lr
 8002b88:	f803 1b01 	strb.w	r1, [r3], #1
 8002b8c:	e7f9      	b.n	8002b82 <memset+0x4>
	...

08002b90 <strtok>:
 8002b90:	4b16      	ldr	r3, [pc, #88]	@ (8002bec <strtok+0x5c>)
 8002b92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b96:	681f      	ldr	r7, [r3, #0]
 8002b98:	4605      	mov	r5, r0
 8002b9a:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8002b9c:	460e      	mov	r6, r1
 8002b9e:	b9ec      	cbnz	r4, 8002bdc <strtok+0x4c>
 8002ba0:	2050      	movs	r0, #80	@ 0x50
 8002ba2:	f000 f941 	bl	8002e28 <malloc>
 8002ba6:	4602      	mov	r2, r0
 8002ba8:	6478      	str	r0, [r7, #68]	@ 0x44
 8002baa:	b920      	cbnz	r0, 8002bb6 <strtok+0x26>
 8002bac:	215b      	movs	r1, #91	@ 0x5b
 8002bae:	4b10      	ldr	r3, [pc, #64]	@ (8002bf0 <strtok+0x60>)
 8002bb0:	4810      	ldr	r0, [pc, #64]	@ (8002bf4 <strtok+0x64>)
 8002bb2:	f000 f8d3 	bl	8002d5c <__assert_func>
 8002bb6:	e9c0 4400 	strd	r4, r4, [r0]
 8002bba:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8002bbe:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8002bc2:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8002bc6:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8002bca:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8002bce:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8002bd2:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8002bd6:	6184      	str	r4, [r0, #24]
 8002bd8:	7704      	strb	r4, [r0, #28]
 8002bda:	6244      	str	r4, [r0, #36]	@ 0x24
 8002bdc:	4631      	mov	r1, r6
 8002bde:	4628      	mov	r0, r5
 8002be0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002be2:	2301      	movs	r3, #1
 8002be4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002be8:	f000 b806 	b.w	8002bf8 <__strtok_r>
 8002bec:	20000020 	.word	0x20000020
 8002bf0:	08003fbb 	.word	0x08003fbb
 8002bf4:	08003fd2 	.word	0x08003fd2

08002bf8 <__strtok_r>:
 8002bf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bfa:	4604      	mov	r4, r0
 8002bfc:	b908      	cbnz	r0, 8002c02 <__strtok_r+0xa>
 8002bfe:	6814      	ldr	r4, [r2, #0]
 8002c00:	b144      	cbz	r4, 8002c14 <__strtok_r+0x1c>
 8002c02:	460f      	mov	r7, r1
 8002c04:	4620      	mov	r0, r4
 8002c06:	f814 5b01 	ldrb.w	r5, [r4], #1
 8002c0a:	f817 6b01 	ldrb.w	r6, [r7], #1
 8002c0e:	b91e      	cbnz	r6, 8002c18 <__strtok_r+0x20>
 8002c10:	b965      	cbnz	r5, 8002c2c <__strtok_r+0x34>
 8002c12:	6015      	str	r5, [r2, #0]
 8002c14:	2000      	movs	r0, #0
 8002c16:	e005      	b.n	8002c24 <__strtok_r+0x2c>
 8002c18:	42b5      	cmp	r5, r6
 8002c1a:	d1f6      	bne.n	8002c0a <__strtok_r+0x12>
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d1f0      	bne.n	8002c02 <__strtok_r+0xa>
 8002c20:	6014      	str	r4, [r2, #0]
 8002c22:	7003      	strb	r3, [r0, #0]
 8002c24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c26:	461c      	mov	r4, r3
 8002c28:	e00c      	b.n	8002c44 <__strtok_r+0x4c>
 8002c2a:	b91d      	cbnz	r5, 8002c34 <__strtok_r+0x3c>
 8002c2c:	460e      	mov	r6, r1
 8002c2e:	4627      	mov	r7, r4
 8002c30:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002c34:	f816 5b01 	ldrb.w	r5, [r6], #1
 8002c38:	42ab      	cmp	r3, r5
 8002c3a:	d1f6      	bne.n	8002c2a <__strtok_r+0x32>
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d0f2      	beq.n	8002c26 <__strtok_r+0x2e>
 8002c40:	2300      	movs	r3, #0
 8002c42:	703b      	strb	r3, [r7, #0]
 8002c44:	6014      	str	r4, [r2, #0]
 8002c46:	e7ed      	b.n	8002c24 <__strtok_r+0x2c>

08002c48 <strstr>:
 8002c48:	780a      	ldrb	r2, [r1, #0]
 8002c4a:	b570      	push	{r4, r5, r6, lr}
 8002c4c:	b96a      	cbnz	r2, 8002c6a <strstr+0x22>
 8002c4e:	bd70      	pop	{r4, r5, r6, pc}
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d109      	bne.n	8002c68 <strstr+0x20>
 8002c54:	460c      	mov	r4, r1
 8002c56:	4605      	mov	r5, r0
 8002c58:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d0f6      	beq.n	8002c4e <strstr+0x6>
 8002c60:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8002c64:	429e      	cmp	r6, r3
 8002c66:	d0f7      	beq.n	8002c58 <strstr+0x10>
 8002c68:	3001      	adds	r0, #1
 8002c6a:	7803      	ldrb	r3, [r0, #0]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d1ef      	bne.n	8002c50 <strstr+0x8>
 8002c70:	4618      	mov	r0, r3
 8002c72:	e7ec      	b.n	8002c4e <strstr+0x6>

08002c74 <_close_r>:
 8002c74:	b538      	push	{r3, r4, r5, lr}
 8002c76:	2300      	movs	r3, #0
 8002c78:	4d05      	ldr	r5, [pc, #20]	@ (8002c90 <_close_r+0x1c>)
 8002c7a:	4604      	mov	r4, r0
 8002c7c:	4608      	mov	r0, r1
 8002c7e:	602b      	str	r3, [r5, #0]
 8002c80:	f7fe f994 	bl	8000fac <_close>
 8002c84:	1c43      	adds	r3, r0, #1
 8002c86:	d102      	bne.n	8002c8e <_close_r+0x1a>
 8002c88:	682b      	ldr	r3, [r5, #0]
 8002c8a:	b103      	cbz	r3, 8002c8e <_close_r+0x1a>
 8002c8c:	6023      	str	r3, [r4, #0]
 8002c8e:	bd38      	pop	{r3, r4, r5, pc}
 8002c90:	200003bc 	.word	0x200003bc

08002c94 <_lseek_r>:
 8002c94:	b538      	push	{r3, r4, r5, lr}
 8002c96:	4604      	mov	r4, r0
 8002c98:	4608      	mov	r0, r1
 8002c9a:	4611      	mov	r1, r2
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	4d05      	ldr	r5, [pc, #20]	@ (8002cb4 <_lseek_r+0x20>)
 8002ca0:	602a      	str	r2, [r5, #0]
 8002ca2:	461a      	mov	r2, r3
 8002ca4:	f7fe f9a6 	bl	8000ff4 <_lseek>
 8002ca8:	1c43      	adds	r3, r0, #1
 8002caa:	d102      	bne.n	8002cb2 <_lseek_r+0x1e>
 8002cac:	682b      	ldr	r3, [r5, #0]
 8002cae:	b103      	cbz	r3, 8002cb2 <_lseek_r+0x1e>
 8002cb0:	6023      	str	r3, [r4, #0]
 8002cb2:	bd38      	pop	{r3, r4, r5, pc}
 8002cb4:	200003bc 	.word	0x200003bc

08002cb8 <_read_r>:
 8002cb8:	b538      	push	{r3, r4, r5, lr}
 8002cba:	4604      	mov	r4, r0
 8002cbc:	4608      	mov	r0, r1
 8002cbe:	4611      	mov	r1, r2
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	4d05      	ldr	r5, [pc, #20]	@ (8002cd8 <_read_r+0x20>)
 8002cc4:	602a      	str	r2, [r5, #0]
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	f7fe f937 	bl	8000f3a <_read>
 8002ccc:	1c43      	adds	r3, r0, #1
 8002cce:	d102      	bne.n	8002cd6 <_read_r+0x1e>
 8002cd0:	682b      	ldr	r3, [r5, #0]
 8002cd2:	b103      	cbz	r3, 8002cd6 <_read_r+0x1e>
 8002cd4:	6023      	str	r3, [r4, #0]
 8002cd6:	bd38      	pop	{r3, r4, r5, pc}
 8002cd8:	200003bc 	.word	0x200003bc

08002cdc <_write_r>:
 8002cdc:	b538      	push	{r3, r4, r5, lr}
 8002cde:	4604      	mov	r4, r0
 8002ce0:	4608      	mov	r0, r1
 8002ce2:	4611      	mov	r1, r2
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	4d05      	ldr	r5, [pc, #20]	@ (8002cfc <_write_r+0x20>)
 8002ce8:	602a      	str	r2, [r5, #0]
 8002cea:	461a      	mov	r2, r3
 8002cec:	f7fe f942 	bl	8000f74 <_write>
 8002cf0:	1c43      	adds	r3, r0, #1
 8002cf2:	d102      	bne.n	8002cfa <_write_r+0x1e>
 8002cf4:	682b      	ldr	r3, [r5, #0]
 8002cf6:	b103      	cbz	r3, 8002cfa <_write_r+0x1e>
 8002cf8:	6023      	str	r3, [r4, #0]
 8002cfa:	bd38      	pop	{r3, r4, r5, pc}
 8002cfc:	200003bc 	.word	0x200003bc

08002d00 <__errno>:
 8002d00:	4b01      	ldr	r3, [pc, #4]	@ (8002d08 <__errno+0x8>)
 8002d02:	6818      	ldr	r0, [r3, #0]
 8002d04:	4770      	bx	lr
 8002d06:	bf00      	nop
 8002d08:	20000020 	.word	0x20000020

08002d0c <__libc_init_array>:
 8002d0c:	b570      	push	{r4, r5, r6, lr}
 8002d0e:	2600      	movs	r6, #0
 8002d10:	4d0c      	ldr	r5, [pc, #48]	@ (8002d44 <__libc_init_array+0x38>)
 8002d12:	4c0d      	ldr	r4, [pc, #52]	@ (8002d48 <__libc_init_array+0x3c>)
 8002d14:	1b64      	subs	r4, r4, r5
 8002d16:	10a4      	asrs	r4, r4, #2
 8002d18:	42a6      	cmp	r6, r4
 8002d1a:	d109      	bne.n	8002d30 <__libc_init_array+0x24>
 8002d1c:	f000 fffa 	bl	8003d14 <_init>
 8002d20:	2600      	movs	r6, #0
 8002d22:	4d0a      	ldr	r5, [pc, #40]	@ (8002d4c <__libc_init_array+0x40>)
 8002d24:	4c0a      	ldr	r4, [pc, #40]	@ (8002d50 <__libc_init_array+0x44>)
 8002d26:	1b64      	subs	r4, r4, r5
 8002d28:	10a4      	asrs	r4, r4, #2
 8002d2a:	42a6      	cmp	r6, r4
 8002d2c:	d105      	bne.n	8002d3a <__libc_init_array+0x2e>
 8002d2e:	bd70      	pop	{r4, r5, r6, pc}
 8002d30:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d34:	4798      	blx	r3
 8002d36:	3601      	adds	r6, #1
 8002d38:	e7ee      	b.n	8002d18 <__libc_init_array+0xc>
 8002d3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d3e:	4798      	blx	r3
 8002d40:	3601      	adds	r6, #1
 8002d42:	e7f2      	b.n	8002d2a <__libc_init_array+0x1e>
 8002d44:	080040a4 	.word	0x080040a4
 8002d48:	080040a4 	.word	0x080040a4
 8002d4c:	080040a4 	.word	0x080040a4
 8002d50:	080040a8 	.word	0x080040a8

08002d54 <__retarget_lock_init_recursive>:
 8002d54:	4770      	bx	lr

08002d56 <__retarget_lock_acquire_recursive>:
 8002d56:	4770      	bx	lr

08002d58 <__retarget_lock_release_recursive>:
 8002d58:	4770      	bx	lr
	...

08002d5c <__assert_func>:
 8002d5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002d5e:	4614      	mov	r4, r2
 8002d60:	461a      	mov	r2, r3
 8002d62:	4b09      	ldr	r3, [pc, #36]	@ (8002d88 <__assert_func+0x2c>)
 8002d64:	4605      	mov	r5, r0
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	68d8      	ldr	r0, [r3, #12]
 8002d6a:	b14c      	cbz	r4, 8002d80 <__assert_func+0x24>
 8002d6c:	4b07      	ldr	r3, [pc, #28]	@ (8002d8c <__assert_func+0x30>)
 8002d6e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8002d72:	9100      	str	r1, [sp, #0]
 8002d74:	462b      	mov	r3, r5
 8002d76:	4906      	ldr	r1, [pc, #24]	@ (8002d90 <__assert_func+0x34>)
 8002d78:	f000 fc9c 	bl	80036b4 <fiprintf>
 8002d7c:	f000 fcf2 	bl	8003764 <abort>
 8002d80:	4b04      	ldr	r3, [pc, #16]	@ (8002d94 <__assert_func+0x38>)
 8002d82:	461c      	mov	r4, r3
 8002d84:	e7f3      	b.n	8002d6e <__assert_func+0x12>
 8002d86:	bf00      	nop
 8002d88:	20000020 	.word	0x20000020
 8002d8c:	0800402c 	.word	0x0800402c
 8002d90:	08004039 	.word	0x08004039
 8002d94:	08004067 	.word	0x08004067

08002d98 <_free_r>:
 8002d98:	b538      	push	{r3, r4, r5, lr}
 8002d9a:	4605      	mov	r5, r0
 8002d9c:	2900      	cmp	r1, #0
 8002d9e:	d040      	beq.n	8002e22 <_free_r+0x8a>
 8002da0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002da4:	1f0c      	subs	r4, r1, #4
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	bfb8      	it	lt
 8002daa:	18e4      	addlt	r4, r4, r3
 8002dac:	f000 f8e6 	bl	8002f7c <__malloc_lock>
 8002db0:	4a1c      	ldr	r2, [pc, #112]	@ (8002e24 <_free_r+0x8c>)
 8002db2:	6813      	ldr	r3, [r2, #0]
 8002db4:	b933      	cbnz	r3, 8002dc4 <_free_r+0x2c>
 8002db6:	6063      	str	r3, [r4, #4]
 8002db8:	6014      	str	r4, [r2, #0]
 8002dba:	4628      	mov	r0, r5
 8002dbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002dc0:	f000 b8e2 	b.w	8002f88 <__malloc_unlock>
 8002dc4:	42a3      	cmp	r3, r4
 8002dc6:	d908      	bls.n	8002dda <_free_r+0x42>
 8002dc8:	6820      	ldr	r0, [r4, #0]
 8002dca:	1821      	adds	r1, r4, r0
 8002dcc:	428b      	cmp	r3, r1
 8002dce:	bf01      	itttt	eq
 8002dd0:	6819      	ldreq	r1, [r3, #0]
 8002dd2:	685b      	ldreq	r3, [r3, #4]
 8002dd4:	1809      	addeq	r1, r1, r0
 8002dd6:	6021      	streq	r1, [r4, #0]
 8002dd8:	e7ed      	b.n	8002db6 <_free_r+0x1e>
 8002dda:	461a      	mov	r2, r3
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	b10b      	cbz	r3, 8002de4 <_free_r+0x4c>
 8002de0:	42a3      	cmp	r3, r4
 8002de2:	d9fa      	bls.n	8002dda <_free_r+0x42>
 8002de4:	6811      	ldr	r1, [r2, #0]
 8002de6:	1850      	adds	r0, r2, r1
 8002de8:	42a0      	cmp	r0, r4
 8002dea:	d10b      	bne.n	8002e04 <_free_r+0x6c>
 8002dec:	6820      	ldr	r0, [r4, #0]
 8002dee:	4401      	add	r1, r0
 8002df0:	1850      	adds	r0, r2, r1
 8002df2:	4283      	cmp	r3, r0
 8002df4:	6011      	str	r1, [r2, #0]
 8002df6:	d1e0      	bne.n	8002dba <_free_r+0x22>
 8002df8:	6818      	ldr	r0, [r3, #0]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	4408      	add	r0, r1
 8002dfe:	6010      	str	r0, [r2, #0]
 8002e00:	6053      	str	r3, [r2, #4]
 8002e02:	e7da      	b.n	8002dba <_free_r+0x22>
 8002e04:	d902      	bls.n	8002e0c <_free_r+0x74>
 8002e06:	230c      	movs	r3, #12
 8002e08:	602b      	str	r3, [r5, #0]
 8002e0a:	e7d6      	b.n	8002dba <_free_r+0x22>
 8002e0c:	6820      	ldr	r0, [r4, #0]
 8002e0e:	1821      	adds	r1, r4, r0
 8002e10:	428b      	cmp	r3, r1
 8002e12:	bf01      	itttt	eq
 8002e14:	6819      	ldreq	r1, [r3, #0]
 8002e16:	685b      	ldreq	r3, [r3, #4]
 8002e18:	1809      	addeq	r1, r1, r0
 8002e1a:	6021      	streq	r1, [r4, #0]
 8002e1c:	6063      	str	r3, [r4, #4]
 8002e1e:	6054      	str	r4, [r2, #4]
 8002e20:	e7cb      	b.n	8002dba <_free_r+0x22>
 8002e22:	bd38      	pop	{r3, r4, r5, pc}
 8002e24:	200003c8 	.word	0x200003c8

08002e28 <malloc>:
 8002e28:	4b02      	ldr	r3, [pc, #8]	@ (8002e34 <malloc+0xc>)
 8002e2a:	4601      	mov	r1, r0
 8002e2c:	6818      	ldr	r0, [r3, #0]
 8002e2e:	f000 b825 	b.w	8002e7c <_malloc_r>
 8002e32:	bf00      	nop
 8002e34:	20000020 	.word	0x20000020

08002e38 <sbrk_aligned>:
 8002e38:	b570      	push	{r4, r5, r6, lr}
 8002e3a:	4e0f      	ldr	r6, [pc, #60]	@ (8002e78 <sbrk_aligned+0x40>)
 8002e3c:	460c      	mov	r4, r1
 8002e3e:	6831      	ldr	r1, [r6, #0]
 8002e40:	4605      	mov	r5, r0
 8002e42:	b911      	cbnz	r1, 8002e4a <sbrk_aligned+0x12>
 8002e44:	f000 fc62 	bl	800370c <_sbrk_r>
 8002e48:	6030      	str	r0, [r6, #0]
 8002e4a:	4621      	mov	r1, r4
 8002e4c:	4628      	mov	r0, r5
 8002e4e:	f000 fc5d 	bl	800370c <_sbrk_r>
 8002e52:	1c43      	adds	r3, r0, #1
 8002e54:	d103      	bne.n	8002e5e <sbrk_aligned+0x26>
 8002e56:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8002e5a:	4620      	mov	r0, r4
 8002e5c:	bd70      	pop	{r4, r5, r6, pc}
 8002e5e:	1cc4      	adds	r4, r0, #3
 8002e60:	f024 0403 	bic.w	r4, r4, #3
 8002e64:	42a0      	cmp	r0, r4
 8002e66:	d0f8      	beq.n	8002e5a <sbrk_aligned+0x22>
 8002e68:	1a21      	subs	r1, r4, r0
 8002e6a:	4628      	mov	r0, r5
 8002e6c:	f000 fc4e 	bl	800370c <_sbrk_r>
 8002e70:	3001      	adds	r0, #1
 8002e72:	d1f2      	bne.n	8002e5a <sbrk_aligned+0x22>
 8002e74:	e7ef      	b.n	8002e56 <sbrk_aligned+0x1e>
 8002e76:	bf00      	nop
 8002e78:	200003c4 	.word	0x200003c4

08002e7c <_malloc_r>:
 8002e7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e80:	1ccd      	adds	r5, r1, #3
 8002e82:	f025 0503 	bic.w	r5, r5, #3
 8002e86:	3508      	adds	r5, #8
 8002e88:	2d0c      	cmp	r5, #12
 8002e8a:	bf38      	it	cc
 8002e8c:	250c      	movcc	r5, #12
 8002e8e:	2d00      	cmp	r5, #0
 8002e90:	4606      	mov	r6, r0
 8002e92:	db01      	blt.n	8002e98 <_malloc_r+0x1c>
 8002e94:	42a9      	cmp	r1, r5
 8002e96:	d904      	bls.n	8002ea2 <_malloc_r+0x26>
 8002e98:	230c      	movs	r3, #12
 8002e9a:	6033      	str	r3, [r6, #0]
 8002e9c:	2000      	movs	r0, #0
 8002e9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002ea2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002f78 <_malloc_r+0xfc>
 8002ea6:	f000 f869 	bl	8002f7c <__malloc_lock>
 8002eaa:	f8d8 3000 	ldr.w	r3, [r8]
 8002eae:	461c      	mov	r4, r3
 8002eb0:	bb44      	cbnz	r4, 8002f04 <_malloc_r+0x88>
 8002eb2:	4629      	mov	r1, r5
 8002eb4:	4630      	mov	r0, r6
 8002eb6:	f7ff ffbf 	bl	8002e38 <sbrk_aligned>
 8002eba:	1c43      	adds	r3, r0, #1
 8002ebc:	4604      	mov	r4, r0
 8002ebe:	d158      	bne.n	8002f72 <_malloc_r+0xf6>
 8002ec0:	f8d8 4000 	ldr.w	r4, [r8]
 8002ec4:	4627      	mov	r7, r4
 8002ec6:	2f00      	cmp	r7, #0
 8002ec8:	d143      	bne.n	8002f52 <_malloc_r+0xd6>
 8002eca:	2c00      	cmp	r4, #0
 8002ecc:	d04b      	beq.n	8002f66 <_malloc_r+0xea>
 8002ece:	6823      	ldr	r3, [r4, #0]
 8002ed0:	4639      	mov	r1, r7
 8002ed2:	4630      	mov	r0, r6
 8002ed4:	eb04 0903 	add.w	r9, r4, r3
 8002ed8:	f000 fc18 	bl	800370c <_sbrk_r>
 8002edc:	4581      	cmp	r9, r0
 8002ede:	d142      	bne.n	8002f66 <_malloc_r+0xea>
 8002ee0:	6821      	ldr	r1, [r4, #0]
 8002ee2:	4630      	mov	r0, r6
 8002ee4:	1a6d      	subs	r5, r5, r1
 8002ee6:	4629      	mov	r1, r5
 8002ee8:	f7ff ffa6 	bl	8002e38 <sbrk_aligned>
 8002eec:	3001      	adds	r0, #1
 8002eee:	d03a      	beq.n	8002f66 <_malloc_r+0xea>
 8002ef0:	6823      	ldr	r3, [r4, #0]
 8002ef2:	442b      	add	r3, r5
 8002ef4:	6023      	str	r3, [r4, #0]
 8002ef6:	f8d8 3000 	ldr.w	r3, [r8]
 8002efa:	685a      	ldr	r2, [r3, #4]
 8002efc:	bb62      	cbnz	r2, 8002f58 <_malloc_r+0xdc>
 8002efe:	f8c8 7000 	str.w	r7, [r8]
 8002f02:	e00f      	b.n	8002f24 <_malloc_r+0xa8>
 8002f04:	6822      	ldr	r2, [r4, #0]
 8002f06:	1b52      	subs	r2, r2, r5
 8002f08:	d420      	bmi.n	8002f4c <_malloc_r+0xd0>
 8002f0a:	2a0b      	cmp	r2, #11
 8002f0c:	d917      	bls.n	8002f3e <_malloc_r+0xc2>
 8002f0e:	1961      	adds	r1, r4, r5
 8002f10:	42a3      	cmp	r3, r4
 8002f12:	6025      	str	r5, [r4, #0]
 8002f14:	bf18      	it	ne
 8002f16:	6059      	strne	r1, [r3, #4]
 8002f18:	6863      	ldr	r3, [r4, #4]
 8002f1a:	bf08      	it	eq
 8002f1c:	f8c8 1000 	streq.w	r1, [r8]
 8002f20:	5162      	str	r2, [r4, r5]
 8002f22:	604b      	str	r3, [r1, #4]
 8002f24:	4630      	mov	r0, r6
 8002f26:	f000 f82f 	bl	8002f88 <__malloc_unlock>
 8002f2a:	f104 000b 	add.w	r0, r4, #11
 8002f2e:	1d23      	adds	r3, r4, #4
 8002f30:	f020 0007 	bic.w	r0, r0, #7
 8002f34:	1ac2      	subs	r2, r0, r3
 8002f36:	bf1c      	itt	ne
 8002f38:	1a1b      	subne	r3, r3, r0
 8002f3a:	50a3      	strne	r3, [r4, r2]
 8002f3c:	e7af      	b.n	8002e9e <_malloc_r+0x22>
 8002f3e:	6862      	ldr	r2, [r4, #4]
 8002f40:	42a3      	cmp	r3, r4
 8002f42:	bf0c      	ite	eq
 8002f44:	f8c8 2000 	streq.w	r2, [r8]
 8002f48:	605a      	strne	r2, [r3, #4]
 8002f4a:	e7eb      	b.n	8002f24 <_malloc_r+0xa8>
 8002f4c:	4623      	mov	r3, r4
 8002f4e:	6864      	ldr	r4, [r4, #4]
 8002f50:	e7ae      	b.n	8002eb0 <_malloc_r+0x34>
 8002f52:	463c      	mov	r4, r7
 8002f54:	687f      	ldr	r7, [r7, #4]
 8002f56:	e7b6      	b.n	8002ec6 <_malloc_r+0x4a>
 8002f58:	461a      	mov	r2, r3
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	42a3      	cmp	r3, r4
 8002f5e:	d1fb      	bne.n	8002f58 <_malloc_r+0xdc>
 8002f60:	2300      	movs	r3, #0
 8002f62:	6053      	str	r3, [r2, #4]
 8002f64:	e7de      	b.n	8002f24 <_malloc_r+0xa8>
 8002f66:	230c      	movs	r3, #12
 8002f68:	4630      	mov	r0, r6
 8002f6a:	6033      	str	r3, [r6, #0]
 8002f6c:	f000 f80c 	bl	8002f88 <__malloc_unlock>
 8002f70:	e794      	b.n	8002e9c <_malloc_r+0x20>
 8002f72:	6005      	str	r5, [r0, #0]
 8002f74:	e7d6      	b.n	8002f24 <_malloc_r+0xa8>
 8002f76:	bf00      	nop
 8002f78:	200003c8 	.word	0x200003c8

08002f7c <__malloc_lock>:
 8002f7c:	4801      	ldr	r0, [pc, #4]	@ (8002f84 <__malloc_lock+0x8>)
 8002f7e:	f7ff beea 	b.w	8002d56 <__retarget_lock_acquire_recursive>
 8002f82:	bf00      	nop
 8002f84:	200003c0 	.word	0x200003c0

08002f88 <__malloc_unlock>:
 8002f88:	4801      	ldr	r0, [pc, #4]	@ (8002f90 <__malloc_unlock+0x8>)
 8002f8a:	f7ff bee5 	b.w	8002d58 <__retarget_lock_release_recursive>
 8002f8e:	bf00      	nop
 8002f90:	200003c0 	.word	0x200003c0

08002f94 <__ssputs_r>:
 8002f94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f98:	461f      	mov	r7, r3
 8002f9a:	688e      	ldr	r6, [r1, #8]
 8002f9c:	4682      	mov	sl, r0
 8002f9e:	42be      	cmp	r6, r7
 8002fa0:	460c      	mov	r4, r1
 8002fa2:	4690      	mov	r8, r2
 8002fa4:	680b      	ldr	r3, [r1, #0]
 8002fa6:	d82d      	bhi.n	8003004 <__ssputs_r+0x70>
 8002fa8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002fac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002fb0:	d026      	beq.n	8003000 <__ssputs_r+0x6c>
 8002fb2:	6965      	ldr	r5, [r4, #20]
 8002fb4:	6909      	ldr	r1, [r1, #16]
 8002fb6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002fba:	eba3 0901 	sub.w	r9, r3, r1
 8002fbe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002fc2:	1c7b      	adds	r3, r7, #1
 8002fc4:	444b      	add	r3, r9
 8002fc6:	106d      	asrs	r5, r5, #1
 8002fc8:	429d      	cmp	r5, r3
 8002fca:	bf38      	it	cc
 8002fcc:	461d      	movcc	r5, r3
 8002fce:	0553      	lsls	r3, r2, #21
 8002fd0:	d527      	bpl.n	8003022 <__ssputs_r+0x8e>
 8002fd2:	4629      	mov	r1, r5
 8002fd4:	f7ff ff52 	bl	8002e7c <_malloc_r>
 8002fd8:	4606      	mov	r6, r0
 8002fda:	b360      	cbz	r0, 8003036 <__ssputs_r+0xa2>
 8002fdc:	464a      	mov	r2, r9
 8002fde:	6921      	ldr	r1, [r4, #16]
 8002fe0:	f000 fbb2 	bl	8003748 <memcpy>
 8002fe4:	89a3      	ldrh	r3, [r4, #12]
 8002fe6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002fea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002fee:	81a3      	strh	r3, [r4, #12]
 8002ff0:	6126      	str	r6, [r4, #16]
 8002ff2:	444e      	add	r6, r9
 8002ff4:	6026      	str	r6, [r4, #0]
 8002ff6:	463e      	mov	r6, r7
 8002ff8:	6165      	str	r5, [r4, #20]
 8002ffa:	eba5 0509 	sub.w	r5, r5, r9
 8002ffe:	60a5      	str	r5, [r4, #8]
 8003000:	42be      	cmp	r6, r7
 8003002:	d900      	bls.n	8003006 <__ssputs_r+0x72>
 8003004:	463e      	mov	r6, r7
 8003006:	4632      	mov	r2, r6
 8003008:	4641      	mov	r1, r8
 800300a:	6820      	ldr	r0, [r4, #0]
 800300c:	f000 fb64 	bl	80036d8 <memmove>
 8003010:	2000      	movs	r0, #0
 8003012:	68a3      	ldr	r3, [r4, #8]
 8003014:	1b9b      	subs	r3, r3, r6
 8003016:	60a3      	str	r3, [r4, #8]
 8003018:	6823      	ldr	r3, [r4, #0]
 800301a:	4433      	add	r3, r6
 800301c:	6023      	str	r3, [r4, #0]
 800301e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003022:	462a      	mov	r2, r5
 8003024:	f000 fba5 	bl	8003772 <_realloc_r>
 8003028:	4606      	mov	r6, r0
 800302a:	2800      	cmp	r0, #0
 800302c:	d1e0      	bne.n	8002ff0 <__ssputs_r+0x5c>
 800302e:	4650      	mov	r0, sl
 8003030:	6921      	ldr	r1, [r4, #16]
 8003032:	f7ff feb1 	bl	8002d98 <_free_r>
 8003036:	230c      	movs	r3, #12
 8003038:	f8ca 3000 	str.w	r3, [sl]
 800303c:	89a3      	ldrh	r3, [r4, #12]
 800303e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003042:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003046:	81a3      	strh	r3, [r4, #12]
 8003048:	e7e9      	b.n	800301e <__ssputs_r+0x8a>
	...

0800304c <_svfiprintf_r>:
 800304c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003050:	4698      	mov	r8, r3
 8003052:	898b      	ldrh	r3, [r1, #12]
 8003054:	4607      	mov	r7, r0
 8003056:	061b      	lsls	r3, r3, #24
 8003058:	460d      	mov	r5, r1
 800305a:	4614      	mov	r4, r2
 800305c:	b09d      	sub	sp, #116	@ 0x74
 800305e:	d510      	bpl.n	8003082 <_svfiprintf_r+0x36>
 8003060:	690b      	ldr	r3, [r1, #16]
 8003062:	b973      	cbnz	r3, 8003082 <_svfiprintf_r+0x36>
 8003064:	2140      	movs	r1, #64	@ 0x40
 8003066:	f7ff ff09 	bl	8002e7c <_malloc_r>
 800306a:	6028      	str	r0, [r5, #0]
 800306c:	6128      	str	r0, [r5, #16]
 800306e:	b930      	cbnz	r0, 800307e <_svfiprintf_r+0x32>
 8003070:	230c      	movs	r3, #12
 8003072:	603b      	str	r3, [r7, #0]
 8003074:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003078:	b01d      	add	sp, #116	@ 0x74
 800307a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800307e:	2340      	movs	r3, #64	@ 0x40
 8003080:	616b      	str	r3, [r5, #20]
 8003082:	2300      	movs	r3, #0
 8003084:	9309      	str	r3, [sp, #36]	@ 0x24
 8003086:	2320      	movs	r3, #32
 8003088:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800308c:	2330      	movs	r3, #48	@ 0x30
 800308e:	f04f 0901 	mov.w	r9, #1
 8003092:	f8cd 800c 	str.w	r8, [sp, #12]
 8003096:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003230 <_svfiprintf_r+0x1e4>
 800309a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800309e:	4623      	mov	r3, r4
 80030a0:	469a      	mov	sl, r3
 80030a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80030a6:	b10a      	cbz	r2, 80030ac <_svfiprintf_r+0x60>
 80030a8:	2a25      	cmp	r2, #37	@ 0x25
 80030aa:	d1f9      	bne.n	80030a0 <_svfiprintf_r+0x54>
 80030ac:	ebba 0b04 	subs.w	fp, sl, r4
 80030b0:	d00b      	beq.n	80030ca <_svfiprintf_r+0x7e>
 80030b2:	465b      	mov	r3, fp
 80030b4:	4622      	mov	r2, r4
 80030b6:	4629      	mov	r1, r5
 80030b8:	4638      	mov	r0, r7
 80030ba:	f7ff ff6b 	bl	8002f94 <__ssputs_r>
 80030be:	3001      	adds	r0, #1
 80030c0:	f000 80a7 	beq.w	8003212 <_svfiprintf_r+0x1c6>
 80030c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80030c6:	445a      	add	r2, fp
 80030c8:	9209      	str	r2, [sp, #36]	@ 0x24
 80030ca:	f89a 3000 	ldrb.w	r3, [sl]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	f000 809f 	beq.w	8003212 <_svfiprintf_r+0x1c6>
 80030d4:	2300      	movs	r3, #0
 80030d6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80030da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80030de:	f10a 0a01 	add.w	sl, sl, #1
 80030e2:	9304      	str	r3, [sp, #16]
 80030e4:	9307      	str	r3, [sp, #28]
 80030e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80030ea:	931a      	str	r3, [sp, #104]	@ 0x68
 80030ec:	4654      	mov	r4, sl
 80030ee:	2205      	movs	r2, #5
 80030f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80030f4:	484e      	ldr	r0, [pc, #312]	@ (8003230 <_svfiprintf_r+0x1e4>)
 80030f6:	f000 fb19 	bl	800372c <memchr>
 80030fa:	9a04      	ldr	r2, [sp, #16]
 80030fc:	b9d8      	cbnz	r0, 8003136 <_svfiprintf_r+0xea>
 80030fe:	06d0      	lsls	r0, r2, #27
 8003100:	bf44      	itt	mi
 8003102:	2320      	movmi	r3, #32
 8003104:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003108:	0711      	lsls	r1, r2, #28
 800310a:	bf44      	itt	mi
 800310c:	232b      	movmi	r3, #43	@ 0x2b
 800310e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003112:	f89a 3000 	ldrb.w	r3, [sl]
 8003116:	2b2a      	cmp	r3, #42	@ 0x2a
 8003118:	d015      	beq.n	8003146 <_svfiprintf_r+0xfa>
 800311a:	4654      	mov	r4, sl
 800311c:	2000      	movs	r0, #0
 800311e:	f04f 0c0a 	mov.w	ip, #10
 8003122:	9a07      	ldr	r2, [sp, #28]
 8003124:	4621      	mov	r1, r4
 8003126:	f811 3b01 	ldrb.w	r3, [r1], #1
 800312a:	3b30      	subs	r3, #48	@ 0x30
 800312c:	2b09      	cmp	r3, #9
 800312e:	d94b      	bls.n	80031c8 <_svfiprintf_r+0x17c>
 8003130:	b1b0      	cbz	r0, 8003160 <_svfiprintf_r+0x114>
 8003132:	9207      	str	r2, [sp, #28]
 8003134:	e014      	b.n	8003160 <_svfiprintf_r+0x114>
 8003136:	eba0 0308 	sub.w	r3, r0, r8
 800313a:	fa09 f303 	lsl.w	r3, r9, r3
 800313e:	4313      	orrs	r3, r2
 8003140:	46a2      	mov	sl, r4
 8003142:	9304      	str	r3, [sp, #16]
 8003144:	e7d2      	b.n	80030ec <_svfiprintf_r+0xa0>
 8003146:	9b03      	ldr	r3, [sp, #12]
 8003148:	1d19      	adds	r1, r3, #4
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	9103      	str	r1, [sp, #12]
 800314e:	2b00      	cmp	r3, #0
 8003150:	bfbb      	ittet	lt
 8003152:	425b      	neglt	r3, r3
 8003154:	f042 0202 	orrlt.w	r2, r2, #2
 8003158:	9307      	strge	r3, [sp, #28]
 800315a:	9307      	strlt	r3, [sp, #28]
 800315c:	bfb8      	it	lt
 800315e:	9204      	strlt	r2, [sp, #16]
 8003160:	7823      	ldrb	r3, [r4, #0]
 8003162:	2b2e      	cmp	r3, #46	@ 0x2e
 8003164:	d10a      	bne.n	800317c <_svfiprintf_r+0x130>
 8003166:	7863      	ldrb	r3, [r4, #1]
 8003168:	2b2a      	cmp	r3, #42	@ 0x2a
 800316a:	d132      	bne.n	80031d2 <_svfiprintf_r+0x186>
 800316c:	9b03      	ldr	r3, [sp, #12]
 800316e:	3402      	adds	r4, #2
 8003170:	1d1a      	adds	r2, r3, #4
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	9203      	str	r2, [sp, #12]
 8003176:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800317a:	9305      	str	r3, [sp, #20]
 800317c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003234 <_svfiprintf_r+0x1e8>
 8003180:	2203      	movs	r2, #3
 8003182:	4650      	mov	r0, sl
 8003184:	7821      	ldrb	r1, [r4, #0]
 8003186:	f000 fad1 	bl	800372c <memchr>
 800318a:	b138      	cbz	r0, 800319c <_svfiprintf_r+0x150>
 800318c:	2240      	movs	r2, #64	@ 0x40
 800318e:	9b04      	ldr	r3, [sp, #16]
 8003190:	eba0 000a 	sub.w	r0, r0, sl
 8003194:	4082      	lsls	r2, r0
 8003196:	4313      	orrs	r3, r2
 8003198:	3401      	adds	r4, #1
 800319a:	9304      	str	r3, [sp, #16]
 800319c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80031a0:	2206      	movs	r2, #6
 80031a2:	4825      	ldr	r0, [pc, #148]	@ (8003238 <_svfiprintf_r+0x1ec>)
 80031a4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80031a8:	f000 fac0 	bl	800372c <memchr>
 80031ac:	2800      	cmp	r0, #0
 80031ae:	d036      	beq.n	800321e <_svfiprintf_r+0x1d2>
 80031b0:	4b22      	ldr	r3, [pc, #136]	@ (800323c <_svfiprintf_r+0x1f0>)
 80031b2:	bb1b      	cbnz	r3, 80031fc <_svfiprintf_r+0x1b0>
 80031b4:	9b03      	ldr	r3, [sp, #12]
 80031b6:	3307      	adds	r3, #7
 80031b8:	f023 0307 	bic.w	r3, r3, #7
 80031bc:	3308      	adds	r3, #8
 80031be:	9303      	str	r3, [sp, #12]
 80031c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80031c2:	4433      	add	r3, r6
 80031c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80031c6:	e76a      	b.n	800309e <_svfiprintf_r+0x52>
 80031c8:	460c      	mov	r4, r1
 80031ca:	2001      	movs	r0, #1
 80031cc:	fb0c 3202 	mla	r2, ip, r2, r3
 80031d0:	e7a8      	b.n	8003124 <_svfiprintf_r+0xd8>
 80031d2:	2300      	movs	r3, #0
 80031d4:	f04f 0c0a 	mov.w	ip, #10
 80031d8:	4619      	mov	r1, r3
 80031da:	3401      	adds	r4, #1
 80031dc:	9305      	str	r3, [sp, #20]
 80031de:	4620      	mov	r0, r4
 80031e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80031e4:	3a30      	subs	r2, #48	@ 0x30
 80031e6:	2a09      	cmp	r2, #9
 80031e8:	d903      	bls.n	80031f2 <_svfiprintf_r+0x1a6>
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d0c6      	beq.n	800317c <_svfiprintf_r+0x130>
 80031ee:	9105      	str	r1, [sp, #20]
 80031f0:	e7c4      	b.n	800317c <_svfiprintf_r+0x130>
 80031f2:	4604      	mov	r4, r0
 80031f4:	2301      	movs	r3, #1
 80031f6:	fb0c 2101 	mla	r1, ip, r1, r2
 80031fa:	e7f0      	b.n	80031de <_svfiprintf_r+0x192>
 80031fc:	ab03      	add	r3, sp, #12
 80031fe:	9300      	str	r3, [sp, #0]
 8003200:	462a      	mov	r2, r5
 8003202:	4638      	mov	r0, r7
 8003204:	4b0e      	ldr	r3, [pc, #56]	@ (8003240 <_svfiprintf_r+0x1f4>)
 8003206:	a904      	add	r1, sp, #16
 8003208:	f3af 8000 	nop.w
 800320c:	1c42      	adds	r2, r0, #1
 800320e:	4606      	mov	r6, r0
 8003210:	d1d6      	bne.n	80031c0 <_svfiprintf_r+0x174>
 8003212:	89ab      	ldrh	r3, [r5, #12]
 8003214:	065b      	lsls	r3, r3, #25
 8003216:	f53f af2d 	bmi.w	8003074 <_svfiprintf_r+0x28>
 800321a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800321c:	e72c      	b.n	8003078 <_svfiprintf_r+0x2c>
 800321e:	ab03      	add	r3, sp, #12
 8003220:	9300      	str	r3, [sp, #0]
 8003222:	462a      	mov	r2, r5
 8003224:	4638      	mov	r0, r7
 8003226:	4b06      	ldr	r3, [pc, #24]	@ (8003240 <_svfiprintf_r+0x1f4>)
 8003228:	a904      	add	r1, sp, #16
 800322a:	f000 f87d 	bl	8003328 <_printf_i>
 800322e:	e7ed      	b.n	800320c <_svfiprintf_r+0x1c0>
 8003230:	08004068 	.word	0x08004068
 8003234:	0800406e 	.word	0x0800406e
 8003238:	08004072 	.word	0x08004072
 800323c:	00000000 	.word	0x00000000
 8003240:	08002f95 	.word	0x08002f95

08003244 <_printf_common>:
 8003244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003248:	4616      	mov	r6, r2
 800324a:	4698      	mov	r8, r3
 800324c:	688a      	ldr	r2, [r1, #8]
 800324e:	690b      	ldr	r3, [r1, #16]
 8003250:	4607      	mov	r7, r0
 8003252:	4293      	cmp	r3, r2
 8003254:	bfb8      	it	lt
 8003256:	4613      	movlt	r3, r2
 8003258:	6033      	str	r3, [r6, #0]
 800325a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800325e:	460c      	mov	r4, r1
 8003260:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003264:	b10a      	cbz	r2, 800326a <_printf_common+0x26>
 8003266:	3301      	adds	r3, #1
 8003268:	6033      	str	r3, [r6, #0]
 800326a:	6823      	ldr	r3, [r4, #0]
 800326c:	0699      	lsls	r1, r3, #26
 800326e:	bf42      	ittt	mi
 8003270:	6833      	ldrmi	r3, [r6, #0]
 8003272:	3302      	addmi	r3, #2
 8003274:	6033      	strmi	r3, [r6, #0]
 8003276:	6825      	ldr	r5, [r4, #0]
 8003278:	f015 0506 	ands.w	r5, r5, #6
 800327c:	d106      	bne.n	800328c <_printf_common+0x48>
 800327e:	f104 0a19 	add.w	sl, r4, #25
 8003282:	68e3      	ldr	r3, [r4, #12]
 8003284:	6832      	ldr	r2, [r6, #0]
 8003286:	1a9b      	subs	r3, r3, r2
 8003288:	42ab      	cmp	r3, r5
 800328a:	dc2b      	bgt.n	80032e4 <_printf_common+0xa0>
 800328c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003290:	6822      	ldr	r2, [r4, #0]
 8003292:	3b00      	subs	r3, #0
 8003294:	bf18      	it	ne
 8003296:	2301      	movne	r3, #1
 8003298:	0692      	lsls	r2, r2, #26
 800329a:	d430      	bmi.n	80032fe <_printf_common+0xba>
 800329c:	4641      	mov	r1, r8
 800329e:	4638      	mov	r0, r7
 80032a0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80032a4:	47c8      	blx	r9
 80032a6:	3001      	adds	r0, #1
 80032a8:	d023      	beq.n	80032f2 <_printf_common+0xae>
 80032aa:	6823      	ldr	r3, [r4, #0]
 80032ac:	6922      	ldr	r2, [r4, #16]
 80032ae:	f003 0306 	and.w	r3, r3, #6
 80032b2:	2b04      	cmp	r3, #4
 80032b4:	bf14      	ite	ne
 80032b6:	2500      	movne	r5, #0
 80032b8:	6833      	ldreq	r3, [r6, #0]
 80032ba:	f04f 0600 	mov.w	r6, #0
 80032be:	bf08      	it	eq
 80032c0:	68e5      	ldreq	r5, [r4, #12]
 80032c2:	f104 041a 	add.w	r4, r4, #26
 80032c6:	bf08      	it	eq
 80032c8:	1aed      	subeq	r5, r5, r3
 80032ca:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80032ce:	bf08      	it	eq
 80032d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80032d4:	4293      	cmp	r3, r2
 80032d6:	bfc4      	itt	gt
 80032d8:	1a9b      	subgt	r3, r3, r2
 80032da:	18ed      	addgt	r5, r5, r3
 80032dc:	42b5      	cmp	r5, r6
 80032de:	d11a      	bne.n	8003316 <_printf_common+0xd2>
 80032e0:	2000      	movs	r0, #0
 80032e2:	e008      	b.n	80032f6 <_printf_common+0xb2>
 80032e4:	2301      	movs	r3, #1
 80032e6:	4652      	mov	r2, sl
 80032e8:	4641      	mov	r1, r8
 80032ea:	4638      	mov	r0, r7
 80032ec:	47c8      	blx	r9
 80032ee:	3001      	adds	r0, #1
 80032f0:	d103      	bne.n	80032fa <_printf_common+0xb6>
 80032f2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80032f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032fa:	3501      	adds	r5, #1
 80032fc:	e7c1      	b.n	8003282 <_printf_common+0x3e>
 80032fe:	2030      	movs	r0, #48	@ 0x30
 8003300:	18e1      	adds	r1, r4, r3
 8003302:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003306:	1c5a      	adds	r2, r3, #1
 8003308:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800330c:	4422      	add	r2, r4
 800330e:	3302      	adds	r3, #2
 8003310:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003314:	e7c2      	b.n	800329c <_printf_common+0x58>
 8003316:	2301      	movs	r3, #1
 8003318:	4622      	mov	r2, r4
 800331a:	4641      	mov	r1, r8
 800331c:	4638      	mov	r0, r7
 800331e:	47c8      	blx	r9
 8003320:	3001      	adds	r0, #1
 8003322:	d0e6      	beq.n	80032f2 <_printf_common+0xae>
 8003324:	3601      	adds	r6, #1
 8003326:	e7d9      	b.n	80032dc <_printf_common+0x98>

08003328 <_printf_i>:
 8003328:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800332c:	7e0f      	ldrb	r7, [r1, #24]
 800332e:	4691      	mov	r9, r2
 8003330:	2f78      	cmp	r7, #120	@ 0x78
 8003332:	4680      	mov	r8, r0
 8003334:	460c      	mov	r4, r1
 8003336:	469a      	mov	sl, r3
 8003338:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800333a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800333e:	d807      	bhi.n	8003350 <_printf_i+0x28>
 8003340:	2f62      	cmp	r7, #98	@ 0x62
 8003342:	d80a      	bhi.n	800335a <_printf_i+0x32>
 8003344:	2f00      	cmp	r7, #0
 8003346:	f000 80d1 	beq.w	80034ec <_printf_i+0x1c4>
 800334a:	2f58      	cmp	r7, #88	@ 0x58
 800334c:	f000 80b8 	beq.w	80034c0 <_printf_i+0x198>
 8003350:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003354:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003358:	e03a      	b.n	80033d0 <_printf_i+0xa8>
 800335a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800335e:	2b15      	cmp	r3, #21
 8003360:	d8f6      	bhi.n	8003350 <_printf_i+0x28>
 8003362:	a101      	add	r1, pc, #4	@ (adr r1, 8003368 <_printf_i+0x40>)
 8003364:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003368:	080033c1 	.word	0x080033c1
 800336c:	080033d5 	.word	0x080033d5
 8003370:	08003351 	.word	0x08003351
 8003374:	08003351 	.word	0x08003351
 8003378:	08003351 	.word	0x08003351
 800337c:	08003351 	.word	0x08003351
 8003380:	080033d5 	.word	0x080033d5
 8003384:	08003351 	.word	0x08003351
 8003388:	08003351 	.word	0x08003351
 800338c:	08003351 	.word	0x08003351
 8003390:	08003351 	.word	0x08003351
 8003394:	080034d3 	.word	0x080034d3
 8003398:	080033ff 	.word	0x080033ff
 800339c:	0800348d 	.word	0x0800348d
 80033a0:	08003351 	.word	0x08003351
 80033a4:	08003351 	.word	0x08003351
 80033a8:	080034f5 	.word	0x080034f5
 80033ac:	08003351 	.word	0x08003351
 80033b0:	080033ff 	.word	0x080033ff
 80033b4:	08003351 	.word	0x08003351
 80033b8:	08003351 	.word	0x08003351
 80033bc:	08003495 	.word	0x08003495
 80033c0:	6833      	ldr	r3, [r6, #0]
 80033c2:	1d1a      	adds	r2, r3, #4
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	6032      	str	r2, [r6, #0]
 80033c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80033cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80033d0:	2301      	movs	r3, #1
 80033d2:	e09c      	b.n	800350e <_printf_i+0x1e6>
 80033d4:	6833      	ldr	r3, [r6, #0]
 80033d6:	6820      	ldr	r0, [r4, #0]
 80033d8:	1d19      	adds	r1, r3, #4
 80033da:	6031      	str	r1, [r6, #0]
 80033dc:	0606      	lsls	r6, r0, #24
 80033de:	d501      	bpl.n	80033e4 <_printf_i+0xbc>
 80033e0:	681d      	ldr	r5, [r3, #0]
 80033e2:	e003      	b.n	80033ec <_printf_i+0xc4>
 80033e4:	0645      	lsls	r5, r0, #25
 80033e6:	d5fb      	bpl.n	80033e0 <_printf_i+0xb8>
 80033e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80033ec:	2d00      	cmp	r5, #0
 80033ee:	da03      	bge.n	80033f8 <_printf_i+0xd0>
 80033f0:	232d      	movs	r3, #45	@ 0x2d
 80033f2:	426d      	negs	r5, r5
 80033f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80033f8:	230a      	movs	r3, #10
 80033fa:	4858      	ldr	r0, [pc, #352]	@ (800355c <_printf_i+0x234>)
 80033fc:	e011      	b.n	8003422 <_printf_i+0xfa>
 80033fe:	6821      	ldr	r1, [r4, #0]
 8003400:	6833      	ldr	r3, [r6, #0]
 8003402:	0608      	lsls	r0, r1, #24
 8003404:	f853 5b04 	ldr.w	r5, [r3], #4
 8003408:	d402      	bmi.n	8003410 <_printf_i+0xe8>
 800340a:	0649      	lsls	r1, r1, #25
 800340c:	bf48      	it	mi
 800340e:	b2ad      	uxthmi	r5, r5
 8003410:	2f6f      	cmp	r7, #111	@ 0x6f
 8003412:	6033      	str	r3, [r6, #0]
 8003414:	bf14      	ite	ne
 8003416:	230a      	movne	r3, #10
 8003418:	2308      	moveq	r3, #8
 800341a:	4850      	ldr	r0, [pc, #320]	@ (800355c <_printf_i+0x234>)
 800341c:	2100      	movs	r1, #0
 800341e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003422:	6866      	ldr	r6, [r4, #4]
 8003424:	2e00      	cmp	r6, #0
 8003426:	60a6      	str	r6, [r4, #8]
 8003428:	db05      	blt.n	8003436 <_printf_i+0x10e>
 800342a:	6821      	ldr	r1, [r4, #0]
 800342c:	432e      	orrs	r6, r5
 800342e:	f021 0104 	bic.w	r1, r1, #4
 8003432:	6021      	str	r1, [r4, #0]
 8003434:	d04b      	beq.n	80034ce <_printf_i+0x1a6>
 8003436:	4616      	mov	r6, r2
 8003438:	fbb5 f1f3 	udiv	r1, r5, r3
 800343c:	fb03 5711 	mls	r7, r3, r1, r5
 8003440:	5dc7      	ldrb	r7, [r0, r7]
 8003442:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003446:	462f      	mov	r7, r5
 8003448:	42bb      	cmp	r3, r7
 800344a:	460d      	mov	r5, r1
 800344c:	d9f4      	bls.n	8003438 <_printf_i+0x110>
 800344e:	2b08      	cmp	r3, #8
 8003450:	d10b      	bne.n	800346a <_printf_i+0x142>
 8003452:	6823      	ldr	r3, [r4, #0]
 8003454:	07df      	lsls	r7, r3, #31
 8003456:	d508      	bpl.n	800346a <_printf_i+0x142>
 8003458:	6923      	ldr	r3, [r4, #16]
 800345a:	6861      	ldr	r1, [r4, #4]
 800345c:	4299      	cmp	r1, r3
 800345e:	bfde      	ittt	le
 8003460:	2330      	movle	r3, #48	@ 0x30
 8003462:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003466:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800346a:	1b92      	subs	r2, r2, r6
 800346c:	6122      	str	r2, [r4, #16]
 800346e:	464b      	mov	r3, r9
 8003470:	4621      	mov	r1, r4
 8003472:	4640      	mov	r0, r8
 8003474:	f8cd a000 	str.w	sl, [sp]
 8003478:	aa03      	add	r2, sp, #12
 800347a:	f7ff fee3 	bl	8003244 <_printf_common>
 800347e:	3001      	adds	r0, #1
 8003480:	d14a      	bne.n	8003518 <_printf_i+0x1f0>
 8003482:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003486:	b004      	add	sp, #16
 8003488:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800348c:	6823      	ldr	r3, [r4, #0]
 800348e:	f043 0320 	orr.w	r3, r3, #32
 8003492:	6023      	str	r3, [r4, #0]
 8003494:	2778      	movs	r7, #120	@ 0x78
 8003496:	4832      	ldr	r0, [pc, #200]	@ (8003560 <_printf_i+0x238>)
 8003498:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800349c:	6823      	ldr	r3, [r4, #0]
 800349e:	6831      	ldr	r1, [r6, #0]
 80034a0:	061f      	lsls	r7, r3, #24
 80034a2:	f851 5b04 	ldr.w	r5, [r1], #4
 80034a6:	d402      	bmi.n	80034ae <_printf_i+0x186>
 80034a8:	065f      	lsls	r7, r3, #25
 80034aa:	bf48      	it	mi
 80034ac:	b2ad      	uxthmi	r5, r5
 80034ae:	6031      	str	r1, [r6, #0]
 80034b0:	07d9      	lsls	r1, r3, #31
 80034b2:	bf44      	itt	mi
 80034b4:	f043 0320 	orrmi.w	r3, r3, #32
 80034b8:	6023      	strmi	r3, [r4, #0]
 80034ba:	b11d      	cbz	r5, 80034c4 <_printf_i+0x19c>
 80034bc:	2310      	movs	r3, #16
 80034be:	e7ad      	b.n	800341c <_printf_i+0xf4>
 80034c0:	4826      	ldr	r0, [pc, #152]	@ (800355c <_printf_i+0x234>)
 80034c2:	e7e9      	b.n	8003498 <_printf_i+0x170>
 80034c4:	6823      	ldr	r3, [r4, #0]
 80034c6:	f023 0320 	bic.w	r3, r3, #32
 80034ca:	6023      	str	r3, [r4, #0]
 80034cc:	e7f6      	b.n	80034bc <_printf_i+0x194>
 80034ce:	4616      	mov	r6, r2
 80034d0:	e7bd      	b.n	800344e <_printf_i+0x126>
 80034d2:	6833      	ldr	r3, [r6, #0]
 80034d4:	6825      	ldr	r5, [r4, #0]
 80034d6:	1d18      	adds	r0, r3, #4
 80034d8:	6961      	ldr	r1, [r4, #20]
 80034da:	6030      	str	r0, [r6, #0]
 80034dc:	062e      	lsls	r6, r5, #24
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	d501      	bpl.n	80034e6 <_printf_i+0x1be>
 80034e2:	6019      	str	r1, [r3, #0]
 80034e4:	e002      	b.n	80034ec <_printf_i+0x1c4>
 80034e6:	0668      	lsls	r0, r5, #25
 80034e8:	d5fb      	bpl.n	80034e2 <_printf_i+0x1ba>
 80034ea:	8019      	strh	r1, [r3, #0]
 80034ec:	2300      	movs	r3, #0
 80034ee:	4616      	mov	r6, r2
 80034f0:	6123      	str	r3, [r4, #16]
 80034f2:	e7bc      	b.n	800346e <_printf_i+0x146>
 80034f4:	6833      	ldr	r3, [r6, #0]
 80034f6:	2100      	movs	r1, #0
 80034f8:	1d1a      	adds	r2, r3, #4
 80034fa:	6032      	str	r2, [r6, #0]
 80034fc:	681e      	ldr	r6, [r3, #0]
 80034fe:	6862      	ldr	r2, [r4, #4]
 8003500:	4630      	mov	r0, r6
 8003502:	f000 f913 	bl	800372c <memchr>
 8003506:	b108      	cbz	r0, 800350c <_printf_i+0x1e4>
 8003508:	1b80      	subs	r0, r0, r6
 800350a:	6060      	str	r0, [r4, #4]
 800350c:	6863      	ldr	r3, [r4, #4]
 800350e:	6123      	str	r3, [r4, #16]
 8003510:	2300      	movs	r3, #0
 8003512:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003516:	e7aa      	b.n	800346e <_printf_i+0x146>
 8003518:	4632      	mov	r2, r6
 800351a:	4649      	mov	r1, r9
 800351c:	4640      	mov	r0, r8
 800351e:	6923      	ldr	r3, [r4, #16]
 8003520:	47d0      	blx	sl
 8003522:	3001      	adds	r0, #1
 8003524:	d0ad      	beq.n	8003482 <_printf_i+0x15a>
 8003526:	6823      	ldr	r3, [r4, #0]
 8003528:	079b      	lsls	r3, r3, #30
 800352a:	d413      	bmi.n	8003554 <_printf_i+0x22c>
 800352c:	68e0      	ldr	r0, [r4, #12]
 800352e:	9b03      	ldr	r3, [sp, #12]
 8003530:	4298      	cmp	r0, r3
 8003532:	bfb8      	it	lt
 8003534:	4618      	movlt	r0, r3
 8003536:	e7a6      	b.n	8003486 <_printf_i+0x15e>
 8003538:	2301      	movs	r3, #1
 800353a:	4632      	mov	r2, r6
 800353c:	4649      	mov	r1, r9
 800353e:	4640      	mov	r0, r8
 8003540:	47d0      	blx	sl
 8003542:	3001      	adds	r0, #1
 8003544:	d09d      	beq.n	8003482 <_printf_i+0x15a>
 8003546:	3501      	adds	r5, #1
 8003548:	68e3      	ldr	r3, [r4, #12]
 800354a:	9903      	ldr	r1, [sp, #12]
 800354c:	1a5b      	subs	r3, r3, r1
 800354e:	42ab      	cmp	r3, r5
 8003550:	dcf2      	bgt.n	8003538 <_printf_i+0x210>
 8003552:	e7eb      	b.n	800352c <_printf_i+0x204>
 8003554:	2500      	movs	r5, #0
 8003556:	f104 0619 	add.w	r6, r4, #25
 800355a:	e7f5      	b.n	8003548 <_printf_i+0x220>
 800355c:	08004079 	.word	0x08004079
 8003560:	0800408a 	.word	0x0800408a

08003564 <__sflush_r>:
 8003564:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800356a:	0716      	lsls	r6, r2, #28
 800356c:	4605      	mov	r5, r0
 800356e:	460c      	mov	r4, r1
 8003570:	d454      	bmi.n	800361c <__sflush_r+0xb8>
 8003572:	684b      	ldr	r3, [r1, #4]
 8003574:	2b00      	cmp	r3, #0
 8003576:	dc02      	bgt.n	800357e <__sflush_r+0x1a>
 8003578:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800357a:	2b00      	cmp	r3, #0
 800357c:	dd48      	ble.n	8003610 <__sflush_r+0xac>
 800357e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003580:	2e00      	cmp	r6, #0
 8003582:	d045      	beq.n	8003610 <__sflush_r+0xac>
 8003584:	2300      	movs	r3, #0
 8003586:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800358a:	682f      	ldr	r7, [r5, #0]
 800358c:	6a21      	ldr	r1, [r4, #32]
 800358e:	602b      	str	r3, [r5, #0]
 8003590:	d030      	beq.n	80035f4 <__sflush_r+0x90>
 8003592:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003594:	89a3      	ldrh	r3, [r4, #12]
 8003596:	0759      	lsls	r1, r3, #29
 8003598:	d505      	bpl.n	80035a6 <__sflush_r+0x42>
 800359a:	6863      	ldr	r3, [r4, #4]
 800359c:	1ad2      	subs	r2, r2, r3
 800359e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80035a0:	b10b      	cbz	r3, 80035a6 <__sflush_r+0x42>
 80035a2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80035a4:	1ad2      	subs	r2, r2, r3
 80035a6:	2300      	movs	r3, #0
 80035a8:	4628      	mov	r0, r5
 80035aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80035ac:	6a21      	ldr	r1, [r4, #32]
 80035ae:	47b0      	blx	r6
 80035b0:	1c43      	adds	r3, r0, #1
 80035b2:	89a3      	ldrh	r3, [r4, #12]
 80035b4:	d106      	bne.n	80035c4 <__sflush_r+0x60>
 80035b6:	6829      	ldr	r1, [r5, #0]
 80035b8:	291d      	cmp	r1, #29
 80035ba:	d82b      	bhi.n	8003614 <__sflush_r+0xb0>
 80035bc:	4a28      	ldr	r2, [pc, #160]	@ (8003660 <__sflush_r+0xfc>)
 80035be:	40ca      	lsrs	r2, r1
 80035c0:	07d6      	lsls	r6, r2, #31
 80035c2:	d527      	bpl.n	8003614 <__sflush_r+0xb0>
 80035c4:	2200      	movs	r2, #0
 80035c6:	6062      	str	r2, [r4, #4]
 80035c8:	6922      	ldr	r2, [r4, #16]
 80035ca:	04d9      	lsls	r1, r3, #19
 80035cc:	6022      	str	r2, [r4, #0]
 80035ce:	d504      	bpl.n	80035da <__sflush_r+0x76>
 80035d0:	1c42      	adds	r2, r0, #1
 80035d2:	d101      	bne.n	80035d8 <__sflush_r+0x74>
 80035d4:	682b      	ldr	r3, [r5, #0]
 80035d6:	b903      	cbnz	r3, 80035da <__sflush_r+0x76>
 80035d8:	6560      	str	r0, [r4, #84]	@ 0x54
 80035da:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80035dc:	602f      	str	r7, [r5, #0]
 80035de:	b1b9      	cbz	r1, 8003610 <__sflush_r+0xac>
 80035e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80035e4:	4299      	cmp	r1, r3
 80035e6:	d002      	beq.n	80035ee <__sflush_r+0x8a>
 80035e8:	4628      	mov	r0, r5
 80035ea:	f7ff fbd5 	bl	8002d98 <_free_r>
 80035ee:	2300      	movs	r3, #0
 80035f0:	6363      	str	r3, [r4, #52]	@ 0x34
 80035f2:	e00d      	b.n	8003610 <__sflush_r+0xac>
 80035f4:	2301      	movs	r3, #1
 80035f6:	4628      	mov	r0, r5
 80035f8:	47b0      	blx	r6
 80035fa:	4602      	mov	r2, r0
 80035fc:	1c50      	adds	r0, r2, #1
 80035fe:	d1c9      	bne.n	8003594 <__sflush_r+0x30>
 8003600:	682b      	ldr	r3, [r5, #0]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d0c6      	beq.n	8003594 <__sflush_r+0x30>
 8003606:	2b1d      	cmp	r3, #29
 8003608:	d001      	beq.n	800360e <__sflush_r+0xaa>
 800360a:	2b16      	cmp	r3, #22
 800360c:	d11d      	bne.n	800364a <__sflush_r+0xe6>
 800360e:	602f      	str	r7, [r5, #0]
 8003610:	2000      	movs	r0, #0
 8003612:	e021      	b.n	8003658 <__sflush_r+0xf4>
 8003614:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003618:	b21b      	sxth	r3, r3
 800361a:	e01a      	b.n	8003652 <__sflush_r+0xee>
 800361c:	690f      	ldr	r7, [r1, #16]
 800361e:	2f00      	cmp	r7, #0
 8003620:	d0f6      	beq.n	8003610 <__sflush_r+0xac>
 8003622:	0793      	lsls	r3, r2, #30
 8003624:	bf18      	it	ne
 8003626:	2300      	movne	r3, #0
 8003628:	680e      	ldr	r6, [r1, #0]
 800362a:	bf08      	it	eq
 800362c:	694b      	ldreq	r3, [r1, #20]
 800362e:	1bf6      	subs	r6, r6, r7
 8003630:	600f      	str	r7, [r1, #0]
 8003632:	608b      	str	r3, [r1, #8]
 8003634:	2e00      	cmp	r6, #0
 8003636:	ddeb      	ble.n	8003610 <__sflush_r+0xac>
 8003638:	4633      	mov	r3, r6
 800363a:	463a      	mov	r2, r7
 800363c:	4628      	mov	r0, r5
 800363e:	6a21      	ldr	r1, [r4, #32]
 8003640:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8003644:	47e0      	blx	ip
 8003646:	2800      	cmp	r0, #0
 8003648:	dc07      	bgt.n	800365a <__sflush_r+0xf6>
 800364a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800364e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003652:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003656:	81a3      	strh	r3, [r4, #12]
 8003658:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800365a:	4407      	add	r7, r0
 800365c:	1a36      	subs	r6, r6, r0
 800365e:	e7e9      	b.n	8003634 <__sflush_r+0xd0>
 8003660:	20400001 	.word	0x20400001

08003664 <_fflush_r>:
 8003664:	b538      	push	{r3, r4, r5, lr}
 8003666:	690b      	ldr	r3, [r1, #16]
 8003668:	4605      	mov	r5, r0
 800366a:	460c      	mov	r4, r1
 800366c:	b913      	cbnz	r3, 8003674 <_fflush_r+0x10>
 800366e:	2500      	movs	r5, #0
 8003670:	4628      	mov	r0, r5
 8003672:	bd38      	pop	{r3, r4, r5, pc}
 8003674:	b118      	cbz	r0, 800367e <_fflush_r+0x1a>
 8003676:	6a03      	ldr	r3, [r0, #32]
 8003678:	b90b      	cbnz	r3, 800367e <_fflush_r+0x1a>
 800367a:	f7ff f9e5 	bl	8002a48 <__sinit>
 800367e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d0f3      	beq.n	800366e <_fflush_r+0xa>
 8003686:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003688:	07d0      	lsls	r0, r2, #31
 800368a:	d404      	bmi.n	8003696 <_fflush_r+0x32>
 800368c:	0599      	lsls	r1, r3, #22
 800368e:	d402      	bmi.n	8003696 <_fflush_r+0x32>
 8003690:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003692:	f7ff fb60 	bl	8002d56 <__retarget_lock_acquire_recursive>
 8003696:	4628      	mov	r0, r5
 8003698:	4621      	mov	r1, r4
 800369a:	f7ff ff63 	bl	8003564 <__sflush_r>
 800369e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80036a0:	4605      	mov	r5, r0
 80036a2:	07da      	lsls	r2, r3, #31
 80036a4:	d4e4      	bmi.n	8003670 <_fflush_r+0xc>
 80036a6:	89a3      	ldrh	r3, [r4, #12]
 80036a8:	059b      	lsls	r3, r3, #22
 80036aa:	d4e1      	bmi.n	8003670 <_fflush_r+0xc>
 80036ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80036ae:	f7ff fb53 	bl	8002d58 <__retarget_lock_release_recursive>
 80036b2:	e7dd      	b.n	8003670 <_fflush_r+0xc>

080036b4 <fiprintf>:
 80036b4:	b40e      	push	{r1, r2, r3}
 80036b6:	b503      	push	{r0, r1, lr}
 80036b8:	4601      	mov	r1, r0
 80036ba:	ab03      	add	r3, sp, #12
 80036bc:	4805      	ldr	r0, [pc, #20]	@ (80036d4 <fiprintf+0x20>)
 80036be:	f853 2b04 	ldr.w	r2, [r3], #4
 80036c2:	6800      	ldr	r0, [r0, #0]
 80036c4:	9301      	str	r3, [sp, #4]
 80036c6:	f000 f8a9 	bl	800381c <_vfiprintf_r>
 80036ca:	b002      	add	sp, #8
 80036cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80036d0:	b003      	add	sp, #12
 80036d2:	4770      	bx	lr
 80036d4:	20000020 	.word	0x20000020

080036d8 <memmove>:
 80036d8:	4288      	cmp	r0, r1
 80036da:	b510      	push	{r4, lr}
 80036dc:	eb01 0402 	add.w	r4, r1, r2
 80036e0:	d902      	bls.n	80036e8 <memmove+0x10>
 80036e2:	4284      	cmp	r4, r0
 80036e4:	4623      	mov	r3, r4
 80036e6:	d807      	bhi.n	80036f8 <memmove+0x20>
 80036e8:	1e43      	subs	r3, r0, #1
 80036ea:	42a1      	cmp	r1, r4
 80036ec:	d008      	beq.n	8003700 <memmove+0x28>
 80036ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80036f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80036f6:	e7f8      	b.n	80036ea <memmove+0x12>
 80036f8:	4601      	mov	r1, r0
 80036fa:	4402      	add	r2, r0
 80036fc:	428a      	cmp	r2, r1
 80036fe:	d100      	bne.n	8003702 <memmove+0x2a>
 8003700:	bd10      	pop	{r4, pc}
 8003702:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003706:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800370a:	e7f7      	b.n	80036fc <memmove+0x24>

0800370c <_sbrk_r>:
 800370c:	b538      	push	{r3, r4, r5, lr}
 800370e:	2300      	movs	r3, #0
 8003710:	4d05      	ldr	r5, [pc, #20]	@ (8003728 <_sbrk_r+0x1c>)
 8003712:	4604      	mov	r4, r0
 8003714:	4608      	mov	r0, r1
 8003716:	602b      	str	r3, [r5, #0]
 8003718:	f7fd fc78 	bl	800100c <_sbrk>
 800371c:	1c43      	adds	r3, r0, #1
 800371e:	d102      	bne.n	8003726 <_sbrk_r+0x1a>
 8003720:	682b      	ldr	r3, [r5, #0]
 8003722:	b103      	cbz	r3, 8003726 <_sbrk_r+0x1a>
 8003724:	6023      	str	r3, [r4, #0]
 8003726:	bd38      	pop	{r3, r4, r5, pc}
 8003728:	200003bc 	.word	0x200003bc

0800372c <memchr>:
 800372c:	4603      	mov	r3, r0
 800372e:	b510      	push	{r4, lr}
 8003730:	b2c9      	uxtb	r1, r1
 8003732:	4402      	add	r2, r0
 8003734:	4293      	cmp	r3, r2
 8003736:	4618      	mov	r0, r3
 8003738:	d101      	bne.n	800373e <memchr+0x12>
 800373a:	2000      	movs	r0, #0
 800373c:	e003      	b.n	8003746 <memchr+0x1a>
 800373e:	7804      	ldrb	r4, [r0, #0]
 8003740:	3301      	adds	r3, #1
 8003742:	428c      	cmp	r4, r1
 8003744:	d1f6      	bne.n	8003734 <memchr+0x8>
 8003746:	bd10      	pop	{r4, pc}

08003748 <memcpy>:
 8003748:	440a      	add	r2, r1
 800374a:	4291      	cmp	r1, r2
 800374c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8003750:	d100      	bne.n	8003754 <memcpy+0xc>
 8003752:	4770      	bx	lr
 8003754:	b510      	push	{r4, lr}
 8003756:	f811 4b01 	ldrb.w	r4, [r1], #1
 800375a:	4291      	cmp	r1, r2
 800375c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003760:	d1f9      	bne.n	8003756 <memcpy+0xe>
 8003762:	bd10      	pop	{r4, pc}

08003764 <abort>:
 8003764:	2006      	movs	r0, #6
 8003766:	b508      	push	{r3, lr}
 8003768:	f000 fa2c 	bl	8003bc4 <raise>
 800376c:	2001      	movs	r0, #1
 800376e:	f7fd fbd9 	bl	8000f24 <_exit>

08003772 <_realloc_r>:
 8003772:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003776:	4607      	mov	r7, r0
 8003778:	4614      	mov	r4, r2
 800377a:	460d      	mov	r5, r1
 800377c:	b921      	cbnz	r1, 8003788 <_realloc_r+0x16>
 800377e:	4611      	mov	r1, r2
 8003780:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003784:	f7ff bb7a 	b.w	8002e7c <_malloc_r>
 8003788:	b92a      	cbnz	r2, 8003796 <_realloc_r+0x24>
 800378a:	f7ff fb05 	bl	8002d98 <_free_r>
 800378e:	4625      	mov	r5, r4
 8003790:	4628      	mov	r0, r5
 8003792:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003796:	f000 fa31 	bl	8003bfc <_malloc_usable_size_r>
 800379a:	4284      	cmp	r4, r0
 800379c:	4606      	mov	r6, r0
 800379e:	d802      	bhi.n	80037a6 <_realloc_r+0x34>
 80037a0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80037a4:	d8f4      	bhi.n	8003790 <_realloc_r+0x1e>
 80037a6:	4621      	mov	r1, r4
 80037a8:	4638      	mov	r0, r7
 80037aa:	f7ff fb67 	bl	8002e7c <_malloc_r>
 80037ae:	4680      	mov	r8, r0
 80037b0:	b908      	cbnz	r0, 80037b6 <_realloc_r+0x44>
 80037b2:	4645      	mov	r5, r8
 80037b4:	e7ec      	b.n	8003790 <_realloc_r+0x1e>
 80037b6:	42b4      	cmp	r4, r6
 80037b8:	4622      	mov	r2, r4
 80037ba:	4629      	mov	r1, r5
 80037bc:	bf28      	it	cs
 80037be:	4632      	movcs	r2, r6
 80037c0:	f7ff ffc2 	bl	8003748 <memcpy>
 80037c4:	4629      	mov	r1, r5
 80037c6:	4638      	mov	r0, r7
 80037c8:	f7ff fae6 	bl	8002d98 <_free_r>
 80037cc:	e7f1      	b.n	80037b2 <_realloc_r+0x40>

080037ce <__sfputc_r>:
 80037ce:	6893      	ldr	r3, [r2, #8]
 80037d0:	b410      	push	{r4}
 80037d2:	3b01      	subs	r3, #1
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	6093      	str	r3, [r2, #8]
 80037d8:	da07      	bge.n	80037ea <__sfputc_r+0x1c>
 80037da:	6994      	ldr	r4, [r2, #24]
 80037dc:	42a3      	cmp	r3, r4
 80037de:	db01      	blt.n	80037e4 <__sfputc_r+0x16>
 80037e0:	290a      	cmp	r1, #10
 80037e2:	d102      	bne.n	80037ea <__sfputc_r+0x1c>
 80037e4:	bc10      	pop	{r4}
 80037e6:	f000 b931 	b.w	8003a4c <__swbuf_r>
 80037ea:	6813      	ldr	r3, [r2, #0]
 80037ec:	1c58      	adds	r0, r3, #1
 80037ee:	6010      	str	r0, [r2, #0]
 80037f0:	7019      	strb	r1, [r3, #0]
 80037f2:	4608      	mov	r0, r1
 80037f4:	bc10      	pop	{r4}
 80037f6:	4770      	bx	lr

080037f8 <__sfputs_r>:
 80037f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037fa:	4606      	mov	r6, r0
 80037fc:	460f      	mov	r7, r1
 80037fe:	4614      	mov	r4, r2
 8003800:	18d5      	adds	r5, r2, r3
 8003802:	42ac      	cmp	r4, r5
 8003804:	d101      	bne.n	800380a <__sfputs_r+0x12>
 8003806:	2000      	movs	r0, #0
 8003808:	e007      	b.n	800381a <__sfputs_r+0x22>
 800380a:	463a      	mov	r2, r7
 800380c:	4630      	mov	r0, r6
 800380e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003812:	f7ff ffdc 	bl	80037ce <__sfputc_r>
 8003816:	1c43      	adds	r3, r0, #1
 8003818:	d1f3      	bne.n	8003802 <__sfputs_r+0xa>
 800381a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800381c <_vfiprintf_r>:
 800381c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003820:	460d      	mov	r5, r1
 8003822:	4614      	mov	r4, r2
 8003824:	4698      	mov	r8, r3
 8003826:	4606      	mov	r6, r0
 8003828:	b09d      	sub	sp, #116	@ 0x74
 800382a:	b118      	cbz	r0, 8003834 <_vfiprintf_r+0x18>
 800382c:	6a03      	ldr	r3, [r0, #32]
 800382e:	b90b      	cbnz	r3, 8003834 <_vfiprintf_r+0x18>
 8003830:	f7ff f90a 	bl	8002a48 <__sinit>
 8003834:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003836:	07d9      	lsls	r1, r3, #31
 8003838:	d405      	bmi.n	8003846 <_vfiprintf_r+0x2a>
 800383a:	89ab      	ldrh	r3, [r5, #12]
 800383c:	059a      	lsls	r2, r3, #22
 800383e:	d402      	bmi.n	8003846 <_vfiprintf_r+0x2a>
 8003840:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003842:	f7ff fa88 	bl	8002d56 <__retarget_lock_acquire_recursive>
 8003846:	89ab      	ldrh	r3, [r5, #12]
 8003848:	071b      	lsls	r3, r3, #28
 800384a:	d501      	bpl.n	8003850 <_vfiprintf_r+0x34>
 800384c:	692b      	ldr	r3, [r5, #16]
 800384e:	b99b      	cbnz	r3, 8003878 <_vfiprintf_r+0x5c>
 8003850:	4629      	mov	r1, r5
 8003852:	4630      	mov	r0, r6
 8003854:	f000 f938 	bl	8003ac8 <__swsetup_r>
 8003858:	b170      	cbz	r0, 8003878 <_vfiprintf_r+0x5c>
 800385a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800385c:	07dc      	lsls	r4, r3, #31
 800385e:	d504      	bpl.n	800386a <_vfiprintf_r+0x4e>
 8003860:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003864:	b01d      	add	sp, #116	@ 0x74
 8003866:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800386a:	89ab      	ldrh	r3, [r5, #12]
 800386c:	0598      	lsls	r0, r3, #22
 800386e:	d4f7      	bmi.n	8003860 <_vfiprintf_r+0x44>
 8003870:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003872:	f7ff fa71 	bl	8002d58 <__retarget_lock_release_recursive>
 8003876:	e7f3      	b.n	8003860 <_vfiprintf_r+0x44>
 8003878:	2300      	movs	r3, #0
 800387a:	9309      	str	r3, [sp, #36]	@ 0x24
 800387c:	2320      	movs	r3, #32
 800387e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003882:	2330      	movs	r3, #48	@ 0x30
 8003884:	f04f 0901 	mov.w	r9, #1
 8003888:	f8cd 800c 	str.w	r8, [sp, #12]
 800388c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8003a38 <_vfiprintf_r+0x21c>
 8003890:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003894:	4623      	mov	r3, r4
 8003896:	469a      	mov	sl, r3
 8003898:	f813 2b01 	ldrb.w	r2, [r3], #1
 800389c:	b10a      	cbz	r2, 80038a2 <_vfiprintf_r+0x86>
 800389e:	2a25      	cmp	r2, #37	@ 0x25
 80038a0:	d1f9      	bne.n	8003896 <_vfiprintf_r+0x7a>
 80038a2:	ebba 0b04 	subs.w	fp, sl, r4
 80038a6:	d00b      	beq.n	80038c0 <_vfiprintf_r+0xa4>
 80038a8:	465b      	mov	r3, fp
 80038aa:	4622      	mov	r2, r4
 80038ac:	4629      	mov	r1, r5
 80038ae:	4630      	mov	r0, r6
 80038b0:	f7ff ffa2 	bl	80037f8 <__sfputs_r>
 80038b4:	3001      	adds	r0, #1
 80038b6:	f000 80a7 	beq.w	8003a08 <_vfiprintf_r+0x1ec>
 80038ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80038bc:	445a      	add	r2, fp
 80038be:	9209      	str	r2, [sp, #36]	@ 0x24
 80038c0:	f89a 3000 	ldrb.w	r3, [sl]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	f000 809f 	beq.w	8003a08 <_vfiprintf_r+0x1ec>
 80038ca:	2300      	movs	r3, #0
 80038cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80038d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80038d4:	f10a 0a01 	add.w	sl, sl, #1
 80038d8:	9304      	str	r3, [sp, #16]
 80038da:	9307      	str	r3, [sp, #28]
 80038dc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80038e0:	931a      	str	r3, [sp, #104]	@ 0x68
 80038e2:	4654      	mov	r4, sl
 80038e4:	2205      	movs	r2, #5
 80038e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80038ea:	4853      	ldr	r0, [pc, #332]	@ (8003a38 <_vfiprintf_r+0x21c>)
 80038ec:	f7ff ff1e 	bl	800372c <memchr>
 80038f0:	9a04      	ldr	r2, [sp, #16]
 80038f2:	b9d8      	cbnz	r0, 800392c <_vfiprintf_r+0x110>
 80038f4:	06d1      	lsls	r1, r2, #27
 80038f6:	bf44      	itt	mi
 80038f8:	2320      	movmi	r3, #32
 80038fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80038fe:	0713      	lsls	r3, r2, #28
 8003900:	bf44      	itt	mi
 8003902:	232b      	movmi	r3, #43	@ 0x2b
 8003904:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003908:	f89a 3000 	ldrb.w	r3, [sl]
 800390c:	2b2a      	cmp	r3, #42	@ 0x2a
 800390e:	d015      	beq.n	800393c <_vfiprintf_r+0x120>
 8003910:	4654      	mov	r4, sl
 8003912:	2000      	movs	r0, #0
 8003914:	f04f 0c0a 	mov.w	ip, #10
 8003918:	9a07      	ldr	r2, [sp, #28]
 800391a:	4621      	mov	r1, r4
 800391c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003920:	3b30      	subs	r3, #48	@ 0x30
 8003922:	2b09      	cmp	r3, #9
 8003924:	d94b      	bls.n	80039be <_vfiprintf_r+0x1a2>
 8003926:	b1b0      	cbz	r0, 8003956 <_vfiprintf_r+0x13a>
 8003928:	9207      	str	r2, [sp, #28]
 800392a:	e014      	b.n	8003956 <_vfiprintf_r+0x13a>
 800392c:	eba0 0308 	sub.w	r3, r0, r8
 8003930:	fa09 f303 	lsl.w	r3, r9, r3
 8003934:	4313      	orrs	r3, r2
 8003936:	46a2      	mov	sl, r4
 8003938:	9304      	str	r3, [sp, #16]
 800393a:	e7d2      	b.n	80038e2 <_vfiprintf_r+0xc6>
 800393c:	9b03      	ldr	r3, [sp, #12]
 800393e:	1d19      	adds	r1, r3, #4
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	9103      	str	r1, [sp, #12]
 8003944:	2b00      	cmp	r3, #0
 8003946:	bfbb      	ittet	lt
 8003948:	425b      	neglt	r3, r3
 800394a:	f042 0202 	orrlt.w	r2, r2, #2
 800394e:	9307      	strge	r3, [sp, #28]
 8003950:	9307      	strlt	r3, [sp, #28]
 8003952:	bfb8      	it	lt
 8003954:	9204      	strlt	r2, [sp, #16]
 8003956:	7823      	ldrb	r3, [r4, #0]
 8003958:	2b2e      	cmp	r3, #46	@ 0x2e
 800395a:	d10a      	bne.n	8003972 <_vfiprintf_r+0x156>
 800395c:	7863      	ldrb	r3, [r4, #1]
 800395e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003960:	d132      	bne.n	80039c8 <_vfiprintf_r+0x1ac>
 8003962:	9b03      	ldr	r3, [sp, #12]
 8003964:	3402      	adds	r4, #2
 8003966:	1d1a      	adds	r2, r3, #4
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	9203      	str	r2, [sp, #12]
 800396c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003970:	9305      	str	r3, [sp, #20]
 8003972:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8003a3c <_vfiprintf_r+0x220>
 8003976:	2203      	movs	r2, #3
 8003978:	4650      	mov	r0, sl
 800397a:	7821      	ldrb	r1, [r4, #0]
 800397c:	f7ff fed6 	bl	800372c <memchr>
 8003980:	b138      	cbz	r0, 8003992 <_vfiprintf_r+0x176>
 8003982:	2240      	movs	r2, #64	@ 0x40
 8003984:	9b04      	ldr	r3, [sp, #16]
 8003986:	eba0 000a 	sub.w	r0, r0, sl
 800398a:	4082      	lsls	r2, r0
 800398c:	4313      	orrs	r3, r2
 800398e:	3401      	adds	r4, #1
 8003990:	9304      	str	r3, [sp, #16]
 8003992:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003996:	2206      	movs	r2, #6
 8003998:	4829      	ldr	r0, [pc, #164]	@ (8003a40 <_vfiprintf_r+0x224>)
 800399a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800399e:	f7ff fec5 	bl	800372c <memchr>
 80039a2:	2800      	cmp	r0, #0
 80039a4:	d03f      	beq.n	8003a26 <_vfiprintf_r+0x20a>
 80039a6:	4b27      	ldr	r3, [pc, #156]	@ (8003a44 <_vfiprintf_r+0x228>)
 80039a8:	bb1b      	cbnz	r3, 80039f2 <_vfiprintf_r+0x1d6>
 80039aa:	9b03      	ldr	r3, [sp, #12]
 80039ac:	3307      	adds	r3, #7
 80039ae:	f023 0307 	bic.w	r3, r3, #7
 80039b2:	3308      	adds	r3, #8
 80039b4:	9303      	str	r3, [sp, #12]
 80039b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80039b8:	443b      	add	r3, r7
 80039ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80039bc:	e76a      	b.n	8003894 <_vfiprintf_r+0x78>
 80039be:	460c      	mov	r4, r1
 80039c0:	2001      	movs	r0, #1
 80039c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80039c6:	e7a8      	b.n	800391a <_vfiprintf_r+0xfe>
 80039c8:	2300      	movs	r3, #0
 80039ca:	f04f 0c0a 	mov.w	ip, #10
 80039ce:	4619      	mov	r1, r3
 80039d0:	3401      	adds	r4, #1
 80039d2:	9305      	str	r3, [sp, #20]
 80039d4:	4620      	mov	r0, r4
 80039d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80039da:	3a30      	subs	r2, #48	@ 0x30
 80039dc:	2a09      	cmp	r2, #9
 80039de:	d903      	bls.n	80039e8 <_vfiprintf_r+0x1cc>
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d0c6      	beq.n	8003972 <_vfiprintf_r+0x156>
 80039e4:	9105      	str	r1, [sp, #20]
 80039e6:	e7c4      	b.n	8003972 <_vfiprintf_r+0x156>
 80039e8:	4604      	mov	r4, r0
 80039ea:	2301      	movs	r3, #1
 80039ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80039f0:	e7f0      	b.n	80039d4 <_vfiprintf_r+0x1b8>
 80039f2:	ab03      	add	r3, sp, #12
 80039f4:	9300      	str	r3, [sp, #0]
 80039f6:	462a      	mov	r2, r5
 80039f8:	4630      	mov	r0, r6
 80039fa:	4b13      	ldr	r3, [pc, #76]	@ (8003a48 <_vfiprintf_r+0x22c>)
 80039fc:	a904      	add	r1, sp, #16
 80039fe:	f3af 8000 	nop.w
 8003a02:	4607      	mov	r7, r0
 8003a04:	1c78      	adds	r0, r7, #1
 8003a06:	d1d6      	bne.n	80039b6 <_vfiprintf_r+0x19a>
 8003a08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003a0a:	07d9      	lsls	r1, r3, #31
 8003a0c:	d405      	bmi.n	8003a1a <_vfiprintf_r+0x1fe>
 8003a0e:	89ab      	ldrh	r3, [r5, #12]
 8003a10:	059a      	lsls	r2, r3, #22
 8003a12:	d402      	bmi.n	8003a1a <_vfiprintf_r+0x1fe>
 8003a14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003a16:	f7ff f99f 	bl	8002d58 <__retarget_lock_release_recursive>
 8003a1a:	89ab      	ldrh	r3, [r5, #12]
 8003a1c:	065b      	lsls	r3, r3, #25
 8003a1e:	f53f af1f 	bmi.w	8003860 <_vfiprintf_r+0x44>
 8003a22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003a24:	e71e      	b.n	8003864 <_vfiprintf_r+0x48>
 8003a26:	ab03      	add	r3, sp, #12
 8003a28:	9300      	str	r3, [sp, #0]
 8003a2a:	462a      	mov	r2, r5
 8003a2c:	4630      	mov	r0, r6
 8003a2e:	4b06      	ldr	r3, [pc, #24]	@ (8003a48 <_vfiprintf_r+0x22c>)
 8003a30:	a904      	add	r1, sp, #16
 8003a32:	f7ff fc79 	bl	8003328 <_printf_i>
 8003a36:	e7e4      	b.n	8003a02 <_vfiprintf_r+0x1e6>
 8003a38:	08004068 	.word	0x08004068
 8003a3c:	0800406e 	.word	0x0800406e
 8003a40:	08004072 	.word	0x08004072
 8003a44:	00000000 	.word	0x00000000
 8003a48:	080037f9 	.word	0x080037f9

08003a4c <__swbuf_r>:
 8003a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a4e:	460e      	mov	r6, r1
 8003a50:	4614      	mov	r4, r2
 8003a52:	4605      	mov	r5, r0
 8003a54:	b118      	cbz	r0, 8003a5e <__swbuf_r+0x12>
 8003a56:	6a03      	ldr	r3, [r0, #32]
 8003a58:	b90b      	cbnz	r3, 8003a5e <__swbuf_r+0x12>
 8003a5a:	f7fe fff5 	bl	8002a48 <__sinit>
 8003a5e:	69a3      	ldr	r3, [r4, #24]
 8003a60:	60a3      	str	r3, [r4, #8]
 8003a62:	89a3      	ldrh	r3, [r4, #12]
 8003a64:	071a      	lsls	r2, r3, #28
 8003a66:	d501      	bpl.n	8003a6c <__swbuf_r+0x20>
 8003a68:	6923      	ldr	r3, [r4, #16]
 8003a6a:	b943      	cbnz	r3, 8003a7e <__swbuf_r+0x32>
 8003a6c:	4621      	mov	r1, r4
 8003a6e:	4628      	mov	r0, r5
 8003a70:	f000 f82a 	bl	8003ac8 <__swsetup_r>
 8003a74:	b118      	cbz	r0, 8003a7e <__swbuf_r+0x32>
 8003a76:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8003a7a:	4638      	mov	r0, r7
 8003a7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a7e:	6823      	ldr	r3, [r4, #0]
 8003a80:	6922      	ldr	r2, [r4, #16]
 8003a82:	b2f6      	uxtb	r6, r6
 8003a84:	1a98      	subs	r0, r3, r2
 8003a86:	6963      	ldr	r3, [r4, #20]
 8003a88:	4637      	mov	r7, r6
 8003a8a:	4283      	cmp	r3, r0
 8003a8c:	dc05      	bgt.n	8003a9a <__swbuf_r+0x4e>
 8003a8e:	4621      	mov	r1, r4
 8003a90:	4628      	mov	r0, r5
 8003a92:	f7ff fde7 	bl	8003664 <_fflush_r>
 8003a96:	2800      	cmp	r0, #0
 8003a98:	d1ed      	bne.n	8003a76 <__swbuf_r+0x2a>
 8003a9a:	68a3      	ldr	r3, [r4, #8]
 8003a9c:	3b01      	subs	r3, #1
 8003a9e:	60a3      	str	r3, [r4, #8]
 8003aa0:	6823      	ldr	r3, [r4, #0]
 8003aa2:	1c5a      	adds	r2, r3, #1
 8003aa4:	6022      	str	r2, [r4, #0]
 8003aa6:	701e      	strb	r6, [r3, #0]
 8003aa8:	6962      	ldr	r2, [r4, #20]
 8003aaa:	1c43      	adds	r3, r0, #1
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d004      	beq.n	8003aba <__swbuf_r+0x6e>
 8003ab0:	89a3      	ldrh	r3, [r4, #12]
 8003ab2:	07db      	lsls	r3, r3, #31
 8003ab4:	d5e1      	bpl.n	8003a7a <__swbuf_r+0x2e>
 8003ab6:	2e0a      	cmp	r6, #10
 8003ab8:	d1df      	bne.n	8003a7a <__swbuf_r+0x2e>
 8003aba:	4621      	mov	r1, r4
 8003abc:	4628      	mov	r0, r5
 8003abe:	f7ff fdd1 	bl	8003664 <_fflush_r>
 8003ac2:	2800      	cmp	r0, #0
 8003ac4:	d0d9      	beq.n	8003a7a <__swbuf_r+0x2e>
 8003ac6:	e7d6      	b.n	8003a76 <__swbuf_r+0x2a>

08003ac8 <__swsetup_r>:
 8003ac8:	b538      	push	{r3, r4, r5, lr}
 8003aca:	4b29      	ldr	r3, [pc, #164]	@ (8003b70 <__swsetup_r+0xa8>)
 8003acc:	4605      	mov	r5, r0
 8003ace:	6818      	ldr	r0, [r3, #0]
 8003ad0:	460c      	mov	r4, r1
 8003ad2:	b118      	cbz	r0, 8003adc <__swsetup_r+0x14>
 8003ad4:	6a03      	ldr	r3, [r0, #32]
 8003ad6:	b90b      	cbnz	r3, 8003adc <__swsetup_r+0x14>
 8003ad8:	f7fe ffb6 	bl	8002a48 <__sinit>
 8003adc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ae0:	0719      	lsls	r1, r3, #28
 8003ae2:	d422      	bmi.n	8003b2a <__swsetup_r+0x62>
 8003ae4:	06da      	lsls	r2, r3, #27
 8003ae6:	d407      	bmi.n	8003af8 <__swsetup_r+0x30>
 8003ae8:	2209      	movs	r2, #9
 8003aea:	602a      	str	r2, [r5, #0]
 8003aec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003af0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003af4:	81a3      	strh	r3, [r4, #12]
 8003af6:	e033      	b.n	8003b60 <__swsetup_r+0x98>
 8003af8:	0758      	lsls	r0, r3, #29
 8003afa:	d512      	bpl.n	8003b22 <__swsetup_r+0x5a>
 8003afc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003afe:	b141      	cbz	r1, 8003b12 <__swsetup_r+0x4a>
 8003b00:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003b04:	4299      	cmp	r1, r3
 8003b06:	d002      	beq.n	8003b0e <__swsetup_r+0x46>
 8003b08:	4628      	mov	r0, r5
 8003b0a:	f7ff f945 	bl	8002d98 <_free_r>
 8003b0e:	2300      	movs	r3, #0
 8003b10:	6363      	str	r3, [r4, #52]	@ 0x34
 8003b12:	89a3      	ldrh	r3, [r4, #12]
 8003b14:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003b18:	81a3      	strh	r3, [r4, #12]
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	6063      	str	r3, [r4, #4]
 8003b1e:	6923      	ldr	r3, [r4, #16]
 8003b20:	6023      	str	r3, [r4, #0]
 8003b22:	89a3      	ldrh	r3, [r4, #12]
 8003b24:	f043 0308 	orr.w	r3, r3, #8
 8003b28:	81a3      	strh	r3, [r4, #12]
 8003b2a:	6923      	ldr	r3, [r4, #16]
 8003b2c:	b94b      	cbnz	r3, 8003b42 <__swsetup_r+0x7a>
 8003b2e:	89a3      	ldrh	r3, [r4, #12]
 8003b30:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003b34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b38:	d003      	beq.n	8003b42 <__swsetup_r+0x7a>
 8003b3a:	4621      	mov	r1, r4
 8003b3c:	4628      	mov	r0, r5
 8003b3e:	f000 f88a 	bl	8003c56 <__smakebuf_r>
 8003b42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b46:	f013 0201 	ands.w	r2, r3, #1
 8003b4a:	d00a      	beq.n	8003b62 <__swsetup_r+0x9a>
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	60a2      	str	r2, [r4, #8]
 8003b50:	6962      	ldr	r2, [r4, #20]
 8003b52:	4252      	negs	r2, r2
 8003b54:	61a2      	str	r2, [r4, #24]
 8003b56:	6922      	ldr	r2, [r4, #16]
 8003b58:	b942      	cbnz	r2, 8003b6c <__swsetup_r+0xa4>
 8003b5a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003b5e:	d1c5      	bne.n	8003aec <__swsetup_r+0x24>
 8003b60:	bd38      	pop	{r3, r4, r5, pc}
 8003b62:	0799      	lsls	r1, r3, #30
 8003b64:	bf58      	it	pl
 8003b66:	6962      	ldrpl	r2, [r4, #20]
 8003b68:	60a2      	str	r2, [r4, #8]
 8003b6a:	e7f4      	b.n	8003b56 <__swsetup_r+0x8e>
 8003b6c:	2000      	movs	r0, #0
 8003b6e:	e7f7      	b.n	8003b60 <__swsetup_r+0x98>
 8003b70:	20000020 	.word	0x20000020

08003b74 <_raise_r>:
 8003b74:	291f      	cmp	r1, #31
 8003b76:	b538      	push	{r3, r4, r5, lr}
 8003b78:	4605      	mov	r5, r0
 8003b7a:	460c      	mov	r4, r1
 8003b7c:	d904      	bls.n	8003b88 <_raise_r+0x14>
 8003b7e:	2316      	movs	r3, #22
 8003b80:	6003      	str	r3, [r0, #0]
 8003b82:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003b86:	bd38      	pop	{r3, r4, r5, pc}
 8003b88:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8003b8a:	b112      	cbz	r2, 8003b92 <_raise_r+0x1e>
 8003b8c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8003b90:	b94b      	cbnz	r3, 8003ba6 <_raise_r+0x32>
 8003b92:	4628      	mov	r0, r5
 8003b94:	f000 f830 	bl	8003bf8 <_getpid_r>
 8003b98:	4622      	mov	r2, r4
 8003b9a:	4601      	mov	r1, r0
 8003b9c:	4628      	mov	r0, r5
 8003b9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003ba2:	f000 b817 	b.w	8003bd4 <_kill_r>
 8003ba6:	2b01      	cmp	r3, #1
 8003ba8:	d00a      	beq.n	8003bc0 <_raise_r+0x4c>
 8003baa:	1c59      	adds	r1, r3, #1
 8003bac:	d103      	bne.n	8003bb6 <_raise_r+0x42>
 8003bae:	2316      	movs	r3, #22
 8003bb0:	6003      	str	r3, [r0, #0]
 8003bb2:	2001      	movs	r0, #1
 8003bb4:	e7e7      	b.n	8003b86 <_raise_r+0x12>
 8003bb6:	2100      	movs	r1, #0
 8003bb8:	4620      	mov	r0, r4
 8003bba:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8003bbe:	4798      	blx	r3
 8003bc0:	2000      	movs	r0, #0
 8003bc2:	e7e0      	b.n	8003b86 <_raise_r+0x12>

08003bc4 <raise>:
 8003bc4:	4b02      	ldr	r3, [pc, #8]	@ (8003bd0 <raise+0xc>)
 8003bc6:	4601      	mov	r1, r0
 8003bc8:	6818      	ldr	r0, [r3, #0]
 8003bca:	f7ff bfd3 	b.w	8003b74 <_raise_r>
 8003bce:	bf00      	nop
 8003bd0:	20000020 	.word	0x20000020

08003bd4 <_kill_r>:
 8003bd4:	b538      	push	{r3, r4, r5, lr}
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	4d06      	ldr	r5, [pc, #24]	@ (8003bf4 <_kill_r+0x20>)
 8003bda:	4604      	mov	r4, r0
 8003bdc:	4608      	mov	r0, r1
 8003bde:	4611      	mov	r1, r2
 8003be0:	602b      	str	r3, [r5, #0]
 8003be2:	f7fd f98f 	bl	8000f04 <_kill>
 8003be6:	1c43      	adds	r3, r0, #1
 8003be8:	d102      	bne.n	8003bf0 <_kill_r+0x1c>
 8003bea:	682b      	ldr	r3, [r5, #0]
 8003bec:	b103      	cbz	r3, 8003bf0 <_kill_r+0x1c>
 8003bee:	6023      	str	r3, [r4, #0]
 8003bf0:	bd38      	pop	{r3, r4, r5, pc}
 8003bf2:	bf00      	nop
 8003bf4:	200003bc 	.word	0x200003bc

08003bf8 <_getpid_r>:
 8003bf8:	f7fd b97d 	b.w	8000ef6 <_getpid>

08003bfc <_malloc_usable_size_r>:
 8003bfc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c00:	1f18      	subs	r0, r3, #4
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	bfbc      	itt	lt
 8003c06:	580b      	ldrlt	r3, [r1, r0]
 8003c08:	18c0      	addlt	r0, r0, r3
 8003c0a:	4770      	bx	lr

08003c0c <__swhatbuf_r>:
 8003c0c:	b570      	push	{r4, r5, r6, lr}
 8003c0e:	460c      	mov	r4, r1
 8003c10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c14:	4615      	mov	r5, r2
 8003c16:	2900      	cmp	r1, #0
 8003c18:	461e      	mov	r6, r3
 8003c1a:	b096      	sub	sp, #88	@ 0x58
 8003c1c:	da0c      	bge.n	8003c38 <__swhatbuf_r+0x2c>
 8003c1e:	89a3      	ldrh	r3, [r4, #12]
 8003c20:	2100      	movs	r1, #0
 8003c22:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003c26:	bf14      	ite	ne
 8003c28:	2340      	movne	r3, #64	@ 0x40
 8003c2a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003c2e:	2000      	movs	r0, #0
 8003c30:	6031      	str	r1, [r6, #0]
 8003c32:	602b      	str	r3, [r5, #0]
 8003c34:	b016      	add	sp, #88	@ 0x58
 8003c36:	bd70      	pop	{r4, r5, r6, pc}
 8003c38:	466a      	mov	r2, sp
 8003c3a:	f000 f849 	bl	8003cd0 <_fstat_r>
 8003c3e:	2800      	cmp	r0, #0
 8003c40:	dbed      	blt.n	8003c1e <__swhatbuf_r+0x12>
 8003c42:	9901      	ldr	r1, [sp, #4]
 8003c44:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003c48:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003c4c:	4259      	negs	r1, r3
 8003c4e:	4159      	adcs	r1, r3
 8003c50:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003c54:	e7eb      	b.n	8003c2e <__swhatbuf_r+0x22>

08003c56 <__smakebuf_r>:
 8003c56:	898b      	ldrh	r3, [r1, #12]
 8003c58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c5a:	079d      	lsls	r5, r3, #30
 8003c5c:	4606      	mov	r6, r0
 8003c5e:	460c      	mov	r4, r1
 8003c60:	d507      	bpl.n	8003c72 <__smakebuf_r+0x1c>
 8003c62:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003c66:	6023      	str	r3, [r4, #0]
 8003c68:	6123      	str	r3, [r4, #16]
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	6163      	str	r3, [r4, #20]
 8003c6e:	b003      	add	sp, #12
 8003c70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c72:	466a      	mov	r2, sp
 8003c74:	ab01      	add	r3, sp, #4
 8003c76:	f7ff ffc9 	bl	8003c0c <__swhatbuf_r>
 8003c7a:	9f00      	ldr	r7, [sp, #0]
 8003c7c:	4605      	mov	r5, r0
 8003c7e:	4639      	mov	r1, r7
 8003c80:	4630      	mov	r0, r6
 8003c82:	f7ff f8fb 	bl	8002e7c <_malloc_r>
 8003c86:	b948      	cbnz	r0, 8003c9c <__smakebuf_r+0x46>
 8003c88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c8c:	059a      	lsls	r2, r3, #22
 8003c8e:	d4ee      	bmi.n	8003c6e <__smakebuf_r+0x18>
 8003c90:	f023 0303 	bic.w	r3, r3, #3
 8003c94:	f043 0302 	orr.w	r3, r3, #2
 8003c98:	81a3      	strh	r3, [r4, #12]
 8003c9a:	e7e2      	b.n	8003c62 <__smakebuf_r+0xc>
 8003c9c:	89a3      	ldrh	r3, [r4, #12]
 8003c9e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003ca2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ca6:	81a3      	strh	r3, [r4, #12]
 8003ca8:	9b01      	ldr	r3, [sp, #4]
 8003caa:	6020      	str	r0, [r4, #0]
 8003cac:	b15b      	cbz	r3, 8003cc6 <__smakebuf_r+0x70>
 8003cae:	4630      	mov	r0, r6
 8003cb0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003cb4:	f000 f81e 	bl	8003cf4 <_isatty_r>
 8003cb8:	b128      	cbz	r0, 8003cc6 <__smakebuf_r+0x70>
 8003cba:	89a3      	ldrh	r3, [r4, #12]
 8003cbc:	f023 0303 	bic.w	r3, r3, #3
 8003cc0:	f043 0301 	orr.w	r3, r3, #1
 8003cc4:	81a3      	strh	r3, [r4, #12]
 8003cc6:	89a3      	ldrh	r3, [r4, #12]
 8003cc8:	431d      	orrs	r5, r3
 8003cca:	81a5      	strh	r5, [r4, #12]
 8003ccc:	e7cf      	b.n	8003c6e <__smakebuf_r+0x18>
	...

08003cd0 <_fstat_r>:
 8003cd0:	b538      	push	{r3, r4, r5, lr}
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	4d06      	ldr	r5, [pc, #24]	@ (8003cf0 <_fstat_r+0x20>)
 8003cd6:	4604      	mov	r4, r0
 8003cd8:	4608      	mov	r0, r1
 8003cda:	4611      	mov	r1, r2
 8003cdc:	602b      	str	r3, [r5, #0]
 8003cde:	f7fd f970 	bl	8000fc2 <_fstat>
 8003ce2:	1c43      	adds	r3, r0, #1
 8003ce4:	d102      	bne.n	8003cec <_fstat_r+0x1c>
 8003ce6:	682b      	ldr	r3, [r5, #0]
 8003ce8:	b103      	cbz	r3, 8003cec <_fstat_r+0x1c>
 8003cea:	6023      	str	r3, [r4, #0]
 8003cec:	bd38      	pop	{r3, r4, r5, pc}
 8003cee:	bf00      	nop
 8003cf0:	200003bc 	.word	0x200003bc

08003cf4 <_isatty_r>:
 8003cf4:	b538      	push	{r3, r4, r5, lr}
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	4d05      	ldr	r5, [pc, #20]	@ (8003d10 <_isatty_r+0x1c>)
 8003cfa:	4604      	mov	r4, r0
 8003cfc:	4608      	mov	r0, r1
 8003cfe:	602b      	str	r3, [r5, #0]
 8003d00:	f7fd f96e 	bl	8000fe0 <_isatty>
 8003d04:	1c43      	adds	r3, r0, #1
 8003d06:	d102      	bne.n	8003d0e <_isatty_r+0x1a>
 8003d08:	682b      	ldr	r3, [r5, #0]
 8003d0a:	b103      	cbz	r3, 8003d0e <_isatty_r+0x1a>
 8003d0c:	6023      	str	r3, [r4, #0]
 8003d0e:	bd38      	pop	{r3, r4, r5, pc}
 8003d10:	200003bc 	.word	0x200003bc

08003d14 <_init>:
 8003d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d16:	bf00      	nop
 8003d18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d1a:	bc08      	pop	{r3}
 8003d1c:	469e      	mov	lr, r3
 8003d1e:	4770      	bx	lr

08003d20 <_fini>:
 8003d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d22:	bf00      	nop
 8003d24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d26:	bc08      	pop	{r3}
 8003d28:	469e      	mov	lr, r3
 8003d2a:	4770      	bx	lr
