Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sun Dec  6 01:27:55 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_124_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 Delay1No15_instance/Y_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.851ns (26.644%)  route 2.343ns (73.356%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 6.577 - 4.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.236ns (routing 1.167ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.930ns (routing 1.060ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=21738, routed)       2.236     3.173    Delay1No15_instance/clk_IBUF_BUFG
    SLICE_X101Y360       FDCE                                         r  Delay1No15_instance/Y_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y360       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.252 r  Delay1No15_instance/Y_reg[30]/Q
                         net (fo=5, routed)           0.717     3.969    Delay1No14_instance/Y_reg[33]_0[30]
    SLICE_X103Y315       LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     4.119 r  Delay1No14_instance/geqOp_carry__0_i_9/O
                         net (fo=1, routed)           0.010     4.129    Sum13_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[7]
    SLICE_X103Y315       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.244 r  Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.270    Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X103Y316       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.322 r  Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.213     4.535    Delay1No14_instance/CO[0]
    SLICE_X103Y319       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098     4.633 r  Delay1No14_instance/shiftedFracY_d1[49]_i_8/O
                         net (fo=2, routed)           0.107     4.740    Delay1No14_instance/shiftedFracY_d1[49]_i_8_n_0
    SLICE_X103Y319       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     4.886 r  Delay1No14_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.087     4.973    Delay1No14_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X103Y318       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.008 r  Delay1No14_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=33, routed)          0.380     5.388    Delay1No15_instance/shiftVal__5[0]
    SLICE_X102Y313       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     5.441 r  Delay1No15_instance/shiftedFracY_d1[36]_i_2/O
                         net (fo=4, routed)           0.365     5.806    Delay1No15_instance/shiftedFracY_d1_reg[38][7]
    SLICE_X104Y315       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     5.929 r  Delay1No15_instance/shiftedFracY_d1[8]_i_1/O
                         net (fo=2, routed)           0.438     6.367    Sum13_1_impl_instance/FPAddSubOp_instance/level4[8]
    SLICE_X102Y315       FDRE                                         r  Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=21738, routed)       1.930     6.577    Sum13_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X102Y315       FDRE                                         r  Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]/C
                         clock pessimism              0.398     6.974    
                         clock uncertainty           -0.035     6.939    
    SLICE_X102Y315       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     6.964    Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          6.964    
                         arrival time                          -6.367    
  -------------------------------------------------------------------
                         slack                                  0.597    




