<stg><name>Loop_1_proc1_Pipeline_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i9 0, i9 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %memset.loop.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
memset.loop.i.i:0 %p_load = load i9 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop.i.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
memset.loop.i.i:2 %exitcond36418_i_i = icmp_eq  i9 %p_load, i9 256

]]></Node>
<StgValue><ssdm name="exitcond36418_i_i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop.i.i:3 %empty_111 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
memset.loop.i.i:4 %empty_112 = add i9 %p_load, i9 1

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop.i.i:5 %br_ln0 = br i1 %exitcond36418_i_i, void %memset.loop.split.i.i, void %blockmatmul_memset.loop.i.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36418_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop.split.i.i:0 %tmp = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %p_load, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36418_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="4">
<![CDATA[
memset.loop.split.i.i:1 %p_cast139 = zext i4 %tmp

]]></Node>
<StgValue><ssdm name="p_cast139"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36418_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="9">
<![CDATA[
memset.loop.split.i.i:2 %empty_113 = trunc i9 %p_load

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36418_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split.i.i:3 %AB_addr = getelementptr i512 %AB, i64 0, i64 %p_cast139

]]></Node>
<StgValue><ssdm name="AB_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36418_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
memset.loop.split.i.i:4 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i512 %AB

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36418_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
memset.loop.split.i.i:5 %udiv = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_113, i2 0

]]></Node>
<StgValue><ssdm name="udiv"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36418_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="6">
<![CDATA[
memset.loop.split.i.i:6 %udiv_cast = zext i6 %udiv

]]></Node>
<StgValue><ssdm name="udiv_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36418_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop.split.i.i:7 %mask = shl i64 15, i64 %udiv_cast

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36418_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="512" op_3_bw="64">
<![CDATA[
memset.loop.split.i.i:8 %store_ln0 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr, i512 0, i64 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36418_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
memset.loop.split.i.i:9 %store_ln0 = store i9 %empty_112, i9 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36418_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split.i.i:10 %br_ln0 = br void %memset.loop.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36418_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0">
<![CDATA[
blockmatmul_memset.loop.i.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="31" name="AB" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="AB"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="33" from="StgValue_32" to="empty" fromId="32" toId="4">
</dataflow>
<dataflow id="35" from="StgValue_34" to="store_ln0" fromId="34" toId="5">
</dataflow>
<dataflow id="36" from="empty" to="store_ln0" fromId="4" toId="5">
</dataflow>
<dataflow id="37" from="empty" to="p_load" fromId="4" toId="7">
</dataflow>
<dataflow id="39" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="38" toId="8">
</dataflow>
<dataflow id="41" from="StgValue_40" to="specpipeline_ln0" fromId="40" toId="8">
</dataflow>
<dataflow id="43" from="StgValue_42" to="specpipeline_ln0" fromId="42" toId="8">
</dataflow>
<dataflow id="44" from="StgValue_32" to="specpipeline_ln0" fromId="32" toId="8">
</dataflow>
<dataflow id="45" from="StgValue_42" to="specpipeline_ln0" fromId="42" toId="8">
</dataflow>
<dataflow id="47" from="p_str" to="specpipeline_ln0" fromId="46" toId="8">
</dataflow>
<dataflow id="48" from="p_load" to="exitcond36418_i_i" fromId="7" toId="9">
</dataflow>
<dataflow id="50" from="StgValue_49" to="exitcond36418_i_i" fromId="49" toId="9">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecLoopTripCount" to="empty_111" fromId="51" toId="10">
</dataflow>
<dataflow id="54" from="StgValue_53" to="empty_111" fromId="53" toId="10">
</dataflow>
<dataflow id="55" from="StgValue_53" to="empty_111" fromId="53" toId="10">
</dataflow>
<dataflow id="56" from="StgValue_53" to="empty_111" fromId="53" toId="10">
</dataflow>
<dataflow id="57" from="p_load" to="empty_112" fromId="7" toId="11">
</dataflow>
<dataflow id="59" from="StgValue_58" to="empty_112" fromId="58" toId="11">
</dataflow>
<dataflow id="60" from="exitcond36418_i_i" to="br_ln0" fromId="9" toId="12">
</dataflow>
<dataflow id="62" from="_ssdm_op_PartSelect.i4.i9.i32.i32" to="tmp" fromId="61" toId="13">
</dataflow>
<dataflow id="63" from="p_load" to="tmp" fromId="7" toId="13">
</dataflow>
<dataflow id="65" from="StgValue_64" to="tmp" fromId="64" toId="13">
</dataflow>
<dataflow id="67" from="StgValue_66" to="tmp" fromId="66" toId="13">
</dataflow>
<dataflow id="68" from="tmp" to="p_cast139" fromId="13" toId="14">
</dataflow>
<dataflow id="69" from="p_load" to="empty_113" fromId="7" toId="15">
</dataflow>
<dataflow id="70" from="AB" to="AB_addr" fromId="31" toId="16">
</dataflow>
<dataflow id="72" from="StgValue_71" to="AB_addr" fromId="71" toId="16">
</dataflow>
<dataflow id="73" from="p_cast139" to="AB_addr" fromId="14" toId="16">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="74" toId="17">
</dataflow>
<dataflow id="76" from="AB" to="specbramwithbyteenable_ln0" fromId="31" toId="17">
</dataflow>
<dataflow id="78" from="_ssdm_op_BitConcatenate.i6.i4.i2" to="udiv" fromId="77" toId="18">
</dataflow>
<dataflow id="79" from="empty_113" to="udiv" fromId="15" toId="18">
</dataflow>
<dataflow id="81" from="StgValue_80" to="udiv" fromId="80" toId="18">
</dataflow>
<dataflow id="82" from="udiv" to="udiv_cast" fromId="18" toId="19">
</dataflow>
<dataflow id="84" from="StgValue_83" to="mask" fromId="83" toId="20">
</dataflow>
<dataflow id="85" from="udiv_cast" to="mask" fromId="19" toId="20">
</dataflow>
<dataflow id="87" from="_ssdm_op_Write.bram.i512" to="store_ln0" fromId="86" toId="21">
</dataflow>
<dataflow id="88" from="AB_addr" to="store_ln0" fromId="16" toId="21">
</dataflow>
<dataflow id="90" from="StgValue_89" to="store_ln0" fromId="89" toId="21">
</dataflow>
<dataflow id="91" from="mask" to="store_ln0" fromId="20" toId="21">
</dataflow>
<dataflow id="92" from="empty_112" to="store_ln0" fromId="11" toId="22">
</dataflow>
<dataflow id="93" from="empty" to="store_ln0" fromId="4" toId="22">
</dataflow>
<dataflow id="94" from="exitcond36418_i_i" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
