

================================================================
== Vivado HLS Report for 'envelope'
================================================================
* Date:           Mon Apr 29 23:29:37 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        Envelope_RTL
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.23|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   46|   67|   47|   68|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 68
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / (!or_cond_4)
	45  / (or_cond_4)
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
* FSM state operations: 

 <State 1>: 3.90ns
ST_1: releaseDuration_read (22)  [1/1] 1.00ns
:8  %releaseDuration_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %releaseDuration)

ST_1: sustainAmplitude_rea (23)  [1/1] 1.00ns
:9  %sustainAmplitude_rea = call float @_ssdm_op_Read.s_axilite.float(float %sustainAmplitude)

ST_1: decayDuration_read (24)  [1/1] 1.00ns
:10  %decayDuration_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %decayDuration)

ST_1: attackDuration_read (25)  [1/1] 1.00ns
:11  %attackDuration_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %attackDuration)

ST_1: press_read (26)  [1/1] 1.00ns
:12  %press_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %press)

ST_1: tmp_3 (38)  [1/1] 2.90ns  loc: src/Envelope.cpp:35
:24  %tmp_3 = sub nsw i32 %decayDuration_read, %attackDuration_read


 <State 2>: 6.41ns
ST_2: tmp_1 (35)  [6/6] 6.41ns  loc: src/Envelope.cpp:34
:21  %tmp_1 = sitofp i32 %attackDuration_read to float

ST_2: tmp_4 (39)  [6/6] 6.41ns  loc: src/Envelope.cpp:35
:25  %tmp_4 = sitofp i32 %tmp_3 to float


 <State 3>: 7.26ns
ST_3: tmp_1 (35)  [5/6] 6.41ns  loc: src/Envelope.cpp:34
:21  %tmp_1 = sitofp i32 %attackDuration_read to float

ST_3: tmp_2 (37)  [5/5] 7.26ns  loc: src/Envelope.cpp:35
:23  %tmp_2 = fadd float %sustainAmplitude_rea, -1.000000e+00

ST_3: tmp_4 (39)  [5/6] 6.41ns  loc: src/Envelope.cpp:35
:25  %tmp_4 = sitofp i32 %tmp_3 to float


 <State 4>: 7.26ns
ST_4: tmp_1 (35)  [4/6] 6.41ns  loc: src/Envelope.cpp:34
:21  %tmp_1 = sitofp i32 %attackDuration_read to float

ST_4: tmp_2 (37)  [4/5] 7.26ns  loc: src/Envelope.cpp:35
:23  %tmp_2 = fadd float %sustainAmplitude_rea, -1.000000e+00

ST_4: tmp_4 (39)  [4/6] 6.41ns  loc: src/Envelope.cpp:35
:25  %tmp_4 = sitofp i32 %tmp_3 to float


 <State 5>: 7.26ns
ST_5: tmp_1 (35)  [3/6] 6.41ns  loc: src/Envelope.cpp:34
:21  %tmp_1 = sitofp i32 %attackDuration_read to float

ST_5: tmp_2 (37)  [3/5] 7.26ns  loc: src/Envelope.cpp:35
:23  %tmp_2 = fadd float %sustainAmplitude_rea, -1.000000e+00

ST_5: tmp_4 (39)  [3/6] 6.41ns  loc: src/Envelope.cpp:35
:25  %tmp_4 = sitofp i32 %tmp_3 to float


 <State 6>: 7.26ns
ST_6: tmp_1 (35)  [2/6] 6.41ns  loc: src/Envelope.cpp:34
:21  %tmp_1 = sitofp i32 %attackDuration_read to float

ST_6: tmp_2 (37)  [2/5] 7.26ns  loc: src/Envelope.cpp:35
:23  %tmp_2 = fadd float %sustainAmplitude_rea, -1.000000e+00

ST_6: tmp_4 (39)  [2/6] 6.41ns  loc: src/Envelope.cpp:35
:25  %tmp_4 = sitofp i32 %tmp_3 to float


 <State 7>: 7.26ns
ST_7: tmp_1 (35)  [1/6] 6.41ns  loc: src/Envelope.cpp:34
:21  %tmp_1 = sitofp i32 %attackDuration_read to float

ST_7: tmp_2 (37)  [1/5] 7.26ns  loc: src/Envelope.cpp:35
:23  %tmp_2 = fadd float %sustainAmplitude_rea, -1.000000e+00

ST_7: tmp_4 (39)  [1/6] 6.41ns  loc: src/Envelope.cpp:35
:25  %tmp_4 = sitofp i32 %tmp_3 to float


 <State 8>: 6.08ns
ST_8: attackSlope (36)  [16/16] 6.08ns  loc: src/Envelope.cpp:34
:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_8: decaySlope (40)  [16/16] 6.08ns  loc: src/Envelope.cpp:35
:26  %decaySlope = fdiv float %tmp_2, %tmp_4


 <State 9>: 6.08ns
ST_9: attackSlope (36)  [15/16] 6.08ns  loc: src/Envelope.cpp:34
:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_9: decaySlope (40)  [15/16] 6.08ns  loc: src/Envelope.cpp:35
:26  %decaySlope = fdiv float %tmp_2, %tmp_4


 <State 10>: 6.08ns
ST_10: attackSlope (36)  [14/16] 6.08ns  loc: src/Envelope.cpp:34
:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_10: decaySlope (40)  [14/16] 6.08ns  loc: src/Envelope.cpp:35
:26  %decaySlope = fdiv float %tmp_2, %tmp_4


 <State 11>: 6.08ns
ST_11: attackSlope (36)  [13/16] 6.08ns  loc: src/Envelope.cpp:34
:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_11: decaySlope (40)  [13/16] 6.08ns  loc: src/Envelope.cpp:35
:26  %decaySlope = fdiv float %tmp_2, %tmp_4


 <State 12>: 6.08ns
ST_12: attackSlope (36)  [12/16] 6.08ns  loc: src/Envelope.cpp:34
:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_12: decaySlope (40)  [12/16] 6.08ns  loc: src/Envelope.cpp:35
:26  %decaySlope = fdiv float %tmp_2, %tmp_4


 <State 13>: 6.08ns
ST_13: attackSlope (36)  [11/16] 6.08ns  loc: src/Envelope.cpp:34
:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_13: decaySlope (40)  [11/16] 6.08ns  loc: src/Envelope.cpp:35
:26  %decaySlope = fdiv float %tmp_2, %tmp_4


 <State 14>: 6.08ns
ST_14: attackSlope (36)  [10/16] 6.08ns  loc: src/Envelope.cpp:34
:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_14: decaySlope (40)  [10/16] 6.08ns  loc: src/Envelope.cpp:35
:26  %decaySlope = fdiv float %tmp_2, %tmp_4


 <State 15>: 6.08ns
ST_15: attackSlope (36)  [9/16] 6.08ns  loc: src/Envelope.cpp:34
:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_15: decaySlope (40)  [9/16] 6.08ns  loc: src/Envelope.cpp:35
:26  %decaySlope = fdiv float %tmp_2, %tmp_4


 <State 16>: 6.08ns
ST_16: attackSlope (36)  [8/16] 6.08ns  loc: src/Envelope.cpp:34
:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_16: decaySlope (40)  [8/16] 6.08ns  loc: src/Envelope.cpp:35
:26  %decaySlope = fdiv float %tmp_2, %tmp_4


 <State 17>: 6.08ns
ST_17: attackSlope (36)  [7/16] 6.08ns  loc: src/Envelope.cpp:34
:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_17: decaySlope (40)  [7/16] 6.08ns  loc: src/Envelope.cpp:35
:26  %decaySlope = fdiv float %tmp_2, %tmp_4


 <State 18>: 6.08ns
ST_18: attackSlope (36)  [6/16] 6.08ns  loc: src/Envelope.cpp:34
:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_18: decaySlope (40)  [6/16] 6.08ns  loc: src/Envelope.cpp:35
:26  %decaySlope = fdiv float %tmp_2, %tmp_4


 <State 19>: 6.08ns
ST_19: attackSlope (36)  [5/16] 6.08ns  loc: src/Envelope.cpp:34
:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_19: decaySlope (40)  [5/16] 6.08ns  loc: src/Envelope.cpp:35
:26  %decaySlope = fdiv float %tmp_2, %tmp_4


 <State 20>: 6.08ns
ST_20: attackSlope (36)  [4/16] 6.08ns  loc: src/Envelope.cpp:34
:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_20: decaySlope (40)  [4/16] 6.08ns  loc: src/Envelope.cpp:35
:26  %decaySlope = fdiv float %tmp_2, %tmp_4


 <State 21>: 6.08ns
ST_21: attackSlope (36)  [3/16] 6.08ns  loc: src/Envelope.cpp:34
:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_21: decaySlope (40)  [3/16] 6.08ns  loc: src/Envelope.cpp:35
:26  %decaySlope = fdiv float %tmp_2, %tmp_4


 <State 22>: 6.79ns
ST_22: attackSlope (36)  [2/16] 6.08ns  loc: src/Envelope.cpp:34
:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_22: decaySlope (40)  [2/16] 6.08ns  loc: src/Envelope.cpp:35
:26  %decaySlope = fdiv float %tmp_2, %tmp_4

ST_22: tmp_32 (47)  [1/1] 6.79ns  loc: src/Envelope.cpp:40
:33  %tmp_32 = fcmp ogt float %sustainAmplitude_rea, 1.000000e+00


 <State 23>: 6.92ns
ST_23: StgValue_123 (14)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %wave_in_V), !map !20

ST_23: StgValue_124 (15)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %wave_out_V), !map !26

ST_23: StgValue_125 (16)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %press), !map !30

ST_23: StgValue_126 (17)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %attackDuration), !map !36

ST_23: StgValue_127 (18)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %decayDuration), !map !40

ST_23: StgValue_128 (19)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(float %sustainAmplitude), !map !44

ST_23: StgValue_129 (20)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %releaseDuration), !map !48

ST_23: StgValue_130 (21)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @envelope_str) nounwind

ST_23: StgValue_131 (27)  [1/1] 0.00ns  loc: src/Envelope.cpp:21
:13  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_23: StgValue_132 (28)  [1/1] 0.00ns  loc: src/Envelope.cpp:23
:14  call void (...)* @_ssdm_op_SpecInterface(float* %wave_in_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_23: StgValue_133 (29)  [1/1] 0.00ns  loc: src/Envelope.cpp:24
:15  call void (...)* @_ssdm_op_SpecInterface(float* %wave_out_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_23: StgValue_134 (30)  [1/1] 0.00ns  loc: src/Envelope.cpp:26
:16  call void (...)* @_ssdm_op_SpecInterface(i32 %press, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_23: StgValue_135 (31)  [1/1] 0.00ns  loc: src/Envelope.cpp:27
:17  call void (...)* @_ssdm_op_SpecInterface(i32 %attackDuration, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_23: StgValue_136 (32)  [1/1] 0.00ns  loc: src/Envelope.cpp:28
:18  call void (...)* @_ssdm_op_SpecInterface(i32 %decayDuration, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_23: StgValue_137 (33)  [1/1] 0.00ns  loc: src/Envelope.cpp:29
:19  call void (...)* @_ssdm_op_SpecInterface(float %sustainAmplitude, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_23: StgValue_138 (34)  [1/1] 0.00ns  loc: src/Envelope.cpp:30
:20  call void (...)* @_ssdm_op_SpecInterface(i32 %releaseDuration, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_23: attackSlope (36)  [1/16] 6.08ns  loc: src/Envelope.cpp:34
:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_23: decaySlope (40)  [1/16] 6.08ns  loc: src/Envelope.cpp:35
:26  %decaySlope = fdiv float %tmp_2, %tmp_4

ST_23: sustainAmplitude_to_s (41)  [1/1] 0.00ns
:27  %sustainAmplitude_to_s = bitcast float %sustainAmplitude_rea to i32

ST_23: tmp_5 (42)  [1/1] 0.00ns
:28  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sustainAmplitude_to_s, i32 23, i32 30)

ST_23: tmp (43)  [1/1] 0.00ns
:29  %tmp = trunc i32 %sustainAmplitude_to_s to i23

ST_23: notlhs (44)  [1/1] 2.91ns
:30  %notlhs = icmp ne i8 %tmp_5, -1

ST_23: notrhs (45)  [1/1] 3.20ns
:31  %notrhs = icmp eq i23 %tmp, 0

ST_23: tmp_30 (46)  [1/1] 0.00ns (grouped into LUT with out node sustainAmplitude_ass)
:32  %tmp_30 = or i1 %notrhs, %notlhs

ST_23: tmp_33 (48)  [1/1] 0.00ns  loc: src/Envelope.cpp:40 (grouped into LUT with out node sustainAmplitude_ass)
:34  %tmp_33 = and i1 %tmp_30, %tmp_32

ST_23: sustainAmplitude_ass (49)  [1/1] 2.07ns  loc: src/Envelope.cpp:40 (out node of the LUT)
:35  %sustainAmplitude_ass = select i1 %tmp_33, float 1.000000e+00, float %sustainAmplitude_rea

ST_23: lastpress_load (50)  [1/1] 0.00ns  loc: src/Envelope.cpp:47
:36  %lastpress_load = load i32* @lastpress, align 4

ST_23: tmp_6 (51)  [1/1] 3.26ns  loc: src/Envelope.cpp:47
:37  %tmp_6 = icmp ne i32 %lastpress_load, 0

ST_23: tmp_7 (52)  [1/1] 3.26ns  loc: src/Envelope.cpp:47
:38  %tmp_7 = icmp eq i32 %press_read, 0

ST_23: or_cond_4 (53)  [1/1] 2.07ns  loc: src/Envelope.cpp:47
:39  %or_cond_4 = or i1 %tmp_6, %tmp_7

ST_23: releaseTime_load (54)  [1/1] 0.00ns  loc: src/Envelope.cpp:63
:40  %releaseTime_load = load i32* @releaseTime, align 4

ST_23: sustainTime_load (55)  [1/1] 0.00ns  loc: src/Envelope.cpp:62
:41  %sustainTime_load = load i32* @sustainTime, align 4

ST_23: StgValue_155 (56)  [1/1] 1.59ns  loc: src/Envelope.cpp:47
:42  br i1 %or_cond_4, label %._crit_edge_ifconv, label %1

ST_23: tmp_s (62)  [1/1] 2.90ns  loc: src/Envelope.cpp:50
:4  %tmp_s = sub nsw i32 %releaseDuration_read, %decayDuration_read


 <State 24>: 6.41ns
ST_24: tmp_10 (63)  [6/6] 6.41ns  loc: src/Envelope.cpp:50
:5  %tmp_10 = sitofp i32 %tmp_s to float


 <State 25>: 6.41ns
ST_25: tmp_10 (63)  [5/6] 6.41ns  loc: src/Envelope.cpp:50
:5  %tmp_10 = sitofp i32 %tmp_s to float


 <State 26>: 6.41ns
ST_26: tmp_10 (63)  [4/6] 6.41ns  loc: src/Envelope.cpp:50
:5  %tmp_10 = sitofp i32 %tmp_s to float


 <State 27>: 6.41ns
ST_27: tmp_10 (63)  [3/6] 6.41ns  loc: src/Envelope.cpp:50
:5  %tmp_10 = sitofp i32 %tmp_s to float


 <State 28>: 6.41ns
ST_28: tmp_10 (63)  [2/6] 6.41ns  loc: src/Envelope.cpp:50
:5  %tmp_10 = sitofp i32 %tmp_s to float


 <State 29>: 6.41ns
ST_29: tmp_10 (63)  [1/6] 6.41ns  loc: src/Envelope.cpp:50
:5  %tmp_10 = sitofp i32 %tmp_s to float


 <State 30>: 8.14ns
ST_30: tmp_9_to_int (59)  [1/1] 0.00ns  loc: src/Envelope.cpp:50
:1  %tmp_9_to_int = bitcast float %sustainAmplitude_ass to i32

ST_30: tmp_9_neg (60)  [1/1] 2.07ns  loc: src/Envelope.cpp:50
:2  %tmp_9_neg = xor i32 %tmp_9_to_int, -2147483648

ST_30: tmp_9 (61)  [1/1] 0.00ns  loc: src/Envelope.cpp:50
:3  %tmp_9 = bitcast i32 %tmp_9_neg to float

ST_30: tmp_11 (64)  [16/16] 6.08ns  loc: src/Envelope.cpp:50
:6  %tmp_11 = fdiv float %tmp_9, %tmp_10


 <State 31>: 6.08ns
ST_31: tmp_11 (64)  [15/16] 6.08ns  loc: src/Envelope.cpp:50
:6  %tmp_11 = fdiv float %tmp_9, %tmp_10


 <State 32>: 6.08ns
ST_32: tmp_11 (64)  [14/16] 6.08ns  loc: src/Envelope.cpp:50
:6  %tmp_11 = fdiv float %tmp_9, %tmp_10


 <State 33>: 6.08ns
ST_33: tmp_11 (64)  [13/16] 6.08ns  loc: src/Envelope.cpp:50
:6  %tmp_11 = fdiv float %tmp_9, %tmp_10


 <State 34>: 6.08ns
ST_34: tmp_11 (64)  [12/16] 6.08ns  loc: src/Envelope.cpp:50
:6  %tmp_11 = fdiv float %tmp_9, %tmp_10


 <State 35>: 6.08ns
ST_35: tmp_11 (64)  [11/16] 6.08ns  loc: src/Envelope.cpp:50
:6  %tmp_11 = fdiv float %tmp_9, %tmp_10


 <State 36>: 6.08ns
ST_36: tmp_11 (64)  [10/16] 6.08ns  loc: src/Envelope.cpp:50
:6  %tmp_11 = fdiv float %tmp_9, %tmp_10


 <State 37>: 6.08ns
ST_37: tmp_11 (64)  [9/16] 6.08ns  loc: src/Envelope.cpp:50
:6  %tmp_11 = fdiv float %tmp_9, %tmp_10


 <State 38>: 6.08ns
ST_38: tmp_11 (64)  [8/16] 6.08ns  loc: src/Envelope.cpp:50
:6  %tmp_11 = fdiv float %tmp_9, %tmp_10


 <State 39>: 6.08ns
ST_39: tmp_11 (64)  [7/16] 6.08ns  loc: src/Envelope.cpp:50
:6  %tmp_11 = fdiv float %tmp_9, %tmp_10


 <State 40>: 6.08ns
ST_40: tmp_11 (64)  [6/16] 6.08ns  loc: src/Envelope.cpp:50
:6  %tmp_11 = fdiv float %tmp_9, %tmp_10


 <State 41>: 6.08ns
ST_41: tmp_11 (64)  [5/16] 6.08ns  loc: src/Envelope.cpp:50
:6  %tmp_11 = fdiv float %tmp_9, %tmp_10


 <State 42>: 6.08ns
ST_42: tmp_11 (64)  [4/16] 6.08ns  loc: src/Envelope.cpp:50
:6  %tmp_11 = fdiv float %tmp_9, %tmp_10


 <State 43>: 6.08ns
ST_43: tmp_11 (64)  [3/16] 6.08ns  loc: src/Envelope.cpp:50
:6  %tmp_11 = fdiv float %tmp_9, %tmp_10


 <State 44>: 6.08ns
ST_44: tmp_11 (64)  [2/16] 6.08ns  loc: src/Envelope.cpp:50
:6  %tmp_11 = fdiv float %tmp_9, %tmp_10


 <State 45>: 6.08ns
ST_45: tmp_8 (58)  [1/1] 2.90ns  loc: src/Envelope.cpp:49
:0  %tmp_8 = add nsw i32 %decayDuration_read, 1

ST_45: tmp_11 (64)  [1/16] 6.08ns  loc: src/Envelope.cpp:50
:6  %tmp_11 = fdiv float %tmp_9, %tmp_10

ST_45: StgValue_183 (65)  [1/1] 0.00ns  loc: src/Envelope.cpp:50
:7  store float %tmp_11, float* @releaseSlope, align 4

ST_45: StgValue_184 (66)  [1/1] 1.59ns  loc: src/Envelope.cpp:51
:8  br label %._crit_edge_ifconv

ST_45: StgValue_185 (71)  [1/1] 0.00ns  loc: src/Envelope.cpp:53
._crit_edge_ifconv:3  store i32 %press_read, i32* @lastpress, align 4

ST_45: tmp_36 (72)  [2/2] 0.00ns  loc: src/Envelope.cpp:58
._crit_edge_ifconv:4  %tmp_36 = call float @_ssdm_op_Read.axis.volatile.floatP(float* %wave_in_V)

ST_45: not_tmp_7 (76)  [1/1] 2.07ns  loc: src/Envelope.cpp:47
._crit_edge_ifconv:8  %not_tmp_7 = xor i1 %tmp_7, true


 <State 46>: 8.23ns
ST_46: releaseTime_flag (68)  [1/1] 0.00ns (grouped into LUT with out node releaseTime_flag_1_s)
._crit_edge_ifconv:0  %releaseTime_flag = phi i1 [ false, %0 ], [ true, %1 ]

ST_46: releaseTime_loc (69)  [1/1] 0.00ns  loc: src/Envelope.cpp:63
._crit_edge_ifconv:1  %releaseTime_loc = phi i32 [ %releaseTime_load, %0 ], [ %releaseDuration_read, %1 ]

ST_46: sustainTime_loc (70)  [1/1] 0.00ns  loc: src/Envelope.cpp:62
._crit_edge_ifconv:2  %sustainTime_loc = phi i32 [ %sustainTime_load, %0 ], [ %tmp_8, %1 ]

ST_46: tmp_36 (72)  [1/2] 0.00ns  loc: src/Envelope.cpp:58
._crit_edge_ifconv:4  %tmp_36 = call float @_ssdm_op_Read.axis.volatile.floatP(float* %wave_in_V)

ST_46: wait_load (73)  [1/1] 0.00ns
._crit_edge_ifconv:5  %wait_load = load i1* @wait_r, align 1

ST_46: tmp_12 (74)  [1/1] 2.90ns  loc: src/Envelope.cpp:62
._crit_edge_ifconv:6  %tmp_12 = add nsw i32 %sustainTime_loc, 1

ST_46: tmp_13 (75)  [1/1] 2.90ns  loc: src/Envelope.cpp:63
._crit_edge_ifconv:7  %tmp_13 = add nsw i32 %releaseTime_loc, 1

ST_46: releaseTime_new_1 (77)  [1/1] 0.00ns  loc: src/Envelope.cpp:47 (grouped into LUT with out node releaseTime_new_1_re)
._crit_edge_ifconv:9  %releaseTime_new_1 = select i1 %tmp_7, i32 %releaseDuration_read, i32 %tmp_13

ST_46: releaseTime_loc_1 (78)  [1/1] 0.00ns  loc: src/Envelope.cpp:47 (grouped into LUT with out node releaseTime_loc_1_re)
._crit_edge_ifconv:10  %releaseTime_loc_1 = select i1 %tmp_7, i32 %releaseTime_loc, i32 %tmp_13

ST_46: sustainTime_new_1 (79)  [1/1] 0.00ns  loc: src/Envelope.cpp:47 (grouped into LUT with out node sustainTime_new_1_tm)
._crit_edge_ifconv:11  %sustainTime_new_1 = select i1 %tmp_7, i32 %sustainTime_loc, i32 %tmp_12

ST_46: tmp_34 (80)  [1/1] 0.00ns  loc: src/Envelope.cpp:66 (grouped into LUT with out node tmp_14)
._crit_edge_ifconv:12  %tmp_34 = xor i1 %wait_load, true

ST_46: tmp_14 (81)  [1/1] 2.07ns  loc: src/Envelope.cpp:66 (out node of the LUT)
._crit_edge_ifconv:13  %tmp_14 = or i1 %tmp_34, %not_tmp_7

ST_46: time_load (82)  [1/1] 0.00ns  loc: src/Envelope.cpp:72
._crit_edge_ifconv:14  %time_load = load i32* @time_r, align 4

ST_46: tmp_15 (83)  [1/1] 2.90ns  loc: src/Envelope.cpp:69
._crit_edge_ifconv:15  %tmp_15 = add nsw i32 %decayDuration_read, 1

ST_46: tmp1 (84)  [1/1] 0.00ns  loc: src/Envelope.cpp:66 (grouped into LUT with out node releaseTime_flag_1_s)
._crit_edge_ifconv:16  %tmp1 = or i1 %wait_load, %not_tmp_7

ST_46: releaseTime_flag_1_s (85)  [1/1] 2.07ns  loc: src/Envelope.cpp:66 (out node of the LUT)
._crit_edge_ifconv:17  %releaseTime_flag_1_s = or i1 %tmp1, %releaseTime_flag

ST_46: releaseTime_new_1_re (86)  [1/1] 2.07ns  loc: src/Envelope.cpp:66 (out node of the LUT)
._crit_edge_ifconv:18  %releaseTime_new_1_re = select i1 %tmp_14, i32 %releaseTime_new_1, i32 %releaseDuration_read

ST_46: releaseTime_loc_1_re (87)  [1/1] 2.07ns  loc: src/Envelope.cpp:66 (out node of the LUT)
._crit_edge_ifconv:19  %releaseTime_loc_1_re = select i1 %tmp_14, i32 %releaseTime_loc_1, i32 %releaseDuration_read

ST_46: sustainTime_new_1_tm (88)  [1/1] 2.07ns  loc: src/Envelope.cpp:66 (out node of the LUT)
._crit_edge_ifconv:20  %sustainTime_new_1_tm = select i1 %tmp_14, i32 %sustainTime_new_1, i32 %tmp_15

ST_46: time_load_s (89)  [1/1] 2.07ns  loc: src/Envelope.cpp:66
._crit_edge_ifconv:21  %time_load_s = select i1 %tmp_14, i32 %time_load, i32 0

ST_46: tmp_16 (90)  [1/1] 3.26ns  loc: src/Envelope.cpp:72
._crit_edge_ifconv:22  %tmp_16 = icmp slt i32 %time_load_s, %attackDuration_read

ST_46: StgValue_209 (91)  [1/1] 0.00ns  loc: src/Envelope.cpp:66
._crit_edge_ifconv:23  br i1 %releaseTime_flag_1_s, label %mergeST1, label %._crit_edge8.new_ifconv

ST_46: StgValue_210 (93)  [1/1] 0.00ns  loc: src/Envelope.cpp:49
mergeST1:0  store i32 %sustainTime_new_1_tm, i32* @sustainTime, align 4

ST_46: StgValue_211 (94)  [1/1] 0.00ns  loc: src/Envelope.cpp:48
mergeST1:1  store i32 %releaseTime_new_1_re, i32* @releaseTime, align 4

ST_46: StgValue_212 (95)  [1/1] 0.00ns
mergeST1:2  br label %._crit_edge8.new_ifconv

ST_46: tmp_19 (100)  [1/1] 3.26ns  loc: src/Envelope.cpp:76
._crit_edge8.new_ifconv:3  %tmp_19 = icmp slt i32 %time_load_s, %decayDuration_read

ST_46: tmp_25 (108)  [1/1] 3.26ns  loc: src/Envelope.cpp:84
._crit_edge8.new_ifconv:11  %tmp_25 = icmp slt i32 %time_load_s, %releaseTime_loc_1_re


 <State 47>: 7.40ns
ST_47: tmp_20 (101)  [1/1] 2.90ns  loc: src/Envelope.cpp:77
._crit_edge8.new_ifconv:4  %tmp_20 = sub nsw i32 %time_load_s, %attackDuration_read

ST_47: tmp_24 (106)  [1/1] 3.26ns  loc: src/Envelope.cpp:80
._crit_edge8.new_ifconv:9  %tmp_24 = icmp slt i32 %time_load_s, %sustainTime_new_1_tm

ST_47: tmp_26 (110)  [1/1] 2.90ns  loc: src/Envelope.cpp:85
._crit_edge8.new_ifconv:13  %tmp_26 = sub nsw i32 %time_load_s, %sustainTime_new_1_tm

ST_47: not_tmp_s (115)  [1/1] 2.07ns  loc: src/Envelope.cpp:72
._crit_edge8.new_ifconv:18  %not_tmp_s = xor i1 %tmp_16, true

ST_47: sel_tmp2 (116)  [1/1] 2.07ns  loc: src/Envelope.cpp:76
._crit_edge8.new_ifconv:19  %sel_tmp2 = and i1 %tmp_19, %not_tmp_s

ST_47: sel_tmp (117)  [1/1] 0.00ns  loc: src/Envelope.cpp:76 (grouped into LUT with out node sel_tmp8)
._crit_edge8.new_ifconv:20  %sel_tmp = xor i1 %sel_tmp2, %not_tmp_s

ST_47: sel_tmp6_demorgan (118)  [1/1] 2.07ns  loc: src/Envelope.cpp:72
._crit_edge8.new_ifconv:21  %sel_tmp6_demorgan = or i1 %tmp_16, %tmp_19

ST_47: tmp_24_not (119)  [1/1] 0.00ns  loc: src/Envelope.cpp:80 (grouped into LUT with out node sel_tmp8)
._crit_edge8.new_ifconv:22  %tmp_24_not = xor i1 %tmp_24, true

ST_47: not_sel_tmp7 (120)  [1/1] 0.00ns  loc: src/Envelope.cpp:72 (grouped into LUT with out node sel_tmp8)
._crit_edge8.new_ifconv:23  %not_sel_tmp7 = or i1 %sel_tmp6_demorgan, %tmp_24_not

ST_47: sel_tmp13_demorgan (121)  [1/1] 2.07ns  loc: src/Envelope.cpp:72
._crit_edge8.new_ifconv:24  %sel_tmp13_demorgan = or i1 %sel_tmp6_demorgan, %tmp_24

ST_47: tmp_25_not (122)  [1/1] 0.00ns  loc: src/Envelope.cpp:84 (grouped into LUT with out node sel_tmp8)
._crit_edge8.new_ifconv:25  %tmp_25_not = xor i1 %tmp_25, true

ST_47: not_sel_tmp (123)  [1/1] 0.00ns  loc: src/Envelope.cpp:72 (grouped into LUT with out node sel_tmp8)
._crit_edge8.new_ifconv:26  %not_sel_tmp = or i1 %sel_tmp13_demorgan, %tmp_25_not

ST_47: tmp2 (124)  [1/1] 0.00ns  loc: src/Envelope.cpp:72 (grouped into LUT with out node sel_tmp8)
._crit_edge8.new_ifconv:27  %tmp2 = and i1 %not_sel_tmp7, %not_sel_tmp

ST_47: sel_tmp8 (125)  [1/1] 2.07ns  loc: src/Envelope.cpp:72 (out node of the LUT)
._crit_edge8.new_ifconv:28  %sel_tmp8 = and i1 %tmp2, %sel_tmp

ST_47: sel_tmp1 (127)  [1/1] 0.00ns  loc: src/Envelope.cpp:72 (grouped into LUT with out node sel_tmp3)
._crit_edge8.new_ifconv:30  %sel_tmp1 = xor i1 %sel_tmp6_demorgan, true

ST_47: sel_tmp3 (128)  [1/1] 2.07ns  loc: src/Envelope.cpp:80 (out node of the LUT)
._crit_edge8.new_ifconv:31  %sel_tmp3 = and i1 %tmp_24, %sel_tmp1

ST_47: sel_tmp4 (129)  [1/1] 0.00ns  loc: src/Envelope.cpp:72 (grouped into LUT with out node sel_tmp5)
._crit_edge8.new_ifconv:32  %sel_tmp4 = xor i1 %sel_tmp13_demorgan, true

ST_47: sel_tmp5 (130)  [1/1] 2.07ns  loc: src/Envelope.cpp:84 (out node of the LUT)
._crit_edge8.new_ifconv:33  %sel_tmp5 = and i1 %tmp_25, %sel_tmp4


 <State 48>: 6.41ns
ST_48: tmp_17 (97)  [6/6] 6.41ns  loc: src/Envelope.cpp:73
._crit_edge8.new_ifconv:0  %tmp_17 = sitofp i32 %time_load_s to float

ST_48: tmp_21 (102)  [6/6] 6.41ns  loc: src/Envelope.cpp:77
._crit_edge8.new_ifconv:5  %tmp_21 = sitofp i32 %tmp_20 to float

ST_48: tmp_27 (111)  [6/6] 6.41ns  loc: src/Envelope.cpp:85
._crit_edge8.new_ifconv:14  %tmp_27 = sitofp i32 %tmp_26 to float

ST_48: wait_flag_1 (126)  [1/1] 2.07ns  loc: src/Envelope.cpp:72 (out node of the LUT)
._crit_edge8.new_ifconv:29  %wait_flag_1 = or i1 %sel_tmp8, %not_tmp_7

ST_48: tmp_31 (139)  [1/1] 2.90ns  loc: src/Envelope.cpp:93
._crit_edge8.new_ifconv:42  %tmp_31 = add nsw i32 %time_load_s, 1

ST_48: StgValue_238 (141)  [1/1] 0.00ns  loc: src/Envelope.cpp:67
._crit_edge8.new_ifconv:44  store i32 %tmp_31, i32* @time_r, align 4


 <State 49>: 6.41ns
ST_49: tmp_17 (97)  [5/6] 6.41ns  loc: src/Envelope.cpp:73
._crit_edge8.new_ifconv:0  %tmp_17 = sitofp i32 %time_load_s to float

ST_49: tmp_21 (102)  [5/6] 6.41ns  loc: src/Envelope.cpp:77
._crit_edge8.new_ifconv:5  %tmp_21 = sitofp i32 %tmp_20 to float

ST_49: tmp_27 (111)  [5/6] 6.41ns  loc: src/Envelope.cpp:85
._crit_edge8.new_ifconv:14  %tmp_27 = sitofp i32 %tmp_26 to float


 <State 50>: 6.41ns
ST_50: tmp_17 (97)  [4/6] 6.41ns  loc: src/Envelope.cpp:73
._crit_edge8.new_ifconv:0  %tmp_17 = sitofp i32 %time_load_s to float

ST_50: tmp_21 (102)  [4/6] 6.41ns  loc: src/Envelope.cpp:77
._crit_edge8.new_ifconv:5  %tmp_21 = sitofp i32 %tmp_20 to float

ST_50: tmp_27 (111)  [4/6] 6.41ns  loc: src/Envelope.cpp:85
._crit_edge8.new_ifconv:14  %tmp_27 = sitofp i32 %tmp_26 to float


 <State 51>: 6.41ns
ST_51: tmp_17 (97)  [3/6] 6.41ns  loc: src/Envelope.cpp:73
._crit_edge8.new_ifconv:0  %tmp_17 = sitofp i32 %time_load_s to float

ST_51: tmp_21 (102)  [3/6] 6.41ns  loc: src/Envelope.cpp:77
._crit_edge8.new_ifconv:5  %tmp_21 = sitofp i32 %tmp_20 to float

ST_51: tmp_27 (111)  [3/6] 6.41ns  loc: src/Envelope.cpp:85
._crit_edge8.new_ifconv:14  %tmp_27 = sitofp i32 %tmp_26 to float


 <State 52>: 6.41ns
ST_52: tmp_17 (97)  [2/6] 6.41ns  loc: src/Envelope.cpp:73
._crit_edge8.new_ifconv:0  %tmp_17 = sitofp i32 %time_load_s to float

ST_52: tmp_21 (102)  [2/6] 6.41ns  loc: src/Envelope.cpp:77
._crit_edge8.new_ifconv:5  %tmp_21 = sitofp i32 %tmp_20 to float

ST_52: tmp_27 (111)  [2/6] 6.41ns  loc: src/Envelope.cpp:85
._crit_edge8.new_ifconv:14  %tmp_27 = sitofp i32 %tmp_26 to float


 <State 53>: 6.41ns
ST_53: tmp_17 (97)  [1/6] 6.41ns  loc: src/Envelope.cpp:73
._crit_edge8.new_ifconv:0  %tmp_17 = sitofp i32 %time_load_s to float

ST_53: tmp_21 (102)  [1/6] 6.41ns  loc: src/Envelope.cpp:77
._crit_edge8.new_ifconv:5  %tmp_21 = sitofp i32 %tmp_20 to float

ST_53: tmp_27 (111)  [1/6] 6.41ns  loc: src/Envelope.cpp:85
._crit_edge8.new_ifconv:14  %tmp_27 = sitofp i32 %tmp_26 to float


 <State 54>: 7.14ns
ST_54: tmp_18 (98)  [4/4] 7.14ns  loc: src/Envelope.cpp:73
._crit_edge8.new_ifconv:1  %tmp_18 = fmul float %attackSlope, %tmp_17

ST_54: tmp_22 (103)  [4/4] 7.14ns  loc: src/Envelope.cpp:77
._crit_edge8.new_ifconv:6  %tmp_22 = fmul float %decaySlope, %tmp_21

ST_54: releaseSlope_load (109)  [1/1] 0.00ns  loc: src/Envelope.cpp:85
._crit_edge8.new_ifconv:12  %releaseSlope_load = load float* @releaseSlope, align 4

ST_54: tmp_28 (112)  [4/4] 7.14ns  loc: src/Envelope.cpp:85
._crit_edge8.new_ifconv:15  %tmp_28 = fmul float %releaseSlope_load, %tmp_27


 <State 55>: 5.70ns
ST_55: tmp_18 (98)  [3/4] 5.70ns  loc: src/Envelope.cpp:73
._crit_edge8.new_ifconv:1  %tmp_18 = fmul float %attackSlope, %tmp_17

ST_55: tmp_22 (103)  [3/4] 5.70ns  loc: src/Envelope.cpp:77
._crit_edge8.new_ifconv:6  %tmp_22 = fmul float %decaySlope, %tmp_21

ST_55: tmp_28 (112)  [3/4] 5.70ns  loc: src/Envelope.cpp:85
._crit_edge8.new_ifconv:15  %tmp_28 = fmul float %releaseSlope_load, %tmp_27


 <State 56>: 5.70ns
ST_56: tmp_18 (98)  [2/4] 5.70ns  loc: src/Envelope.cpp:73
._crit_edge8.new_ifconv:1  %tmp_18 = fmul float %attackSlope, %tmp_17

ST_56: tmp_22 (103)  [2/4] 5.70ns  loc: src/Envelope.cpp:77
._crit_edge8.new_ifconv:6  %tmp_22 = fmul float %decaySlope, %tmp_21

ST_56: tmp_28 (112)  [2/4] 5.70ns  loc: src/Envelope.cpp:85
._crit_edge8.new_ifconv:15  %tmp_28 = fmul float %releaseSlope_load, %tmp_27


 <State 57>: 5.70ns
ST_57: tmp_18 (98)  [1/4] 5.70ns  loc: src/Envelope.cpp:73
._crit_edge8.new_ifconv:1  %tmp_18 = fmul float %attackSlope, %tmp_17

ST_57: tmp_22 (103)  [1/4] 5.70ns  loc: src/Envelope.cpp:77
._crit_edge8.new_ifconv:6  %tmp_22 = fmul float %decaySlope, %tmp_21

ST_57: tmp_28 (112)  [1/4] 5.70ns  loc: src/Envelope.cpp:85
._crit_edge8.new_ifconv:15  %tmp_28 = fmul float %releaseSlope_load, %tmp_27


 <State 58>: 7.26ns
ST_58: tmp_23 (104)  [5/5] 7.26ns  loc: src/Envelope.cpp:77
._crit_edge8.new_ifconv:7  %tmp_23 = fadd float %tmp_22, 1.000000e+00

ST_58: tmp_29 (113)  [5/5] 7.26ns  loc: src/Envelope.cpp:85
._crit_edge8.new_ifconv:16  %tmp_29 = fadd float %tmp_28, %sustainAmplitude_ass


 <State 59>: 7.26ns
ST_59: tmp_23 (104)  [4/5] 7.26ns  loc: src/Envelope.cpp:77
._crit_edge8.new_ifconv:7  %tmp_23 = fadd float %tmp_22, 1.000000e+00

ST_59: tmp_29 (113)  [4/5] 7.26ns  loc: src/Envelope.cpp:85
._crit_edge8.new_ifconv:16  %tmp_29 = fadd float %tmp_28, %sustainAmplitude_ass


 <State 60>: 7.26ns
ST_60: tmp_23 (104)  [3/5] 7.26ns  loc: src/Envelope.cpp:77
._crit_edge8.new_ifconv:7  %tmp_23 = fadd float %tmp_22, 1.000000e+00

ST_60: tmp_29 (113)  [3/5] 7.26ns  loc: src/Envelope.cpp:85
._crit_edge8.new_ifconv:16  %tmp_29 = fadd float %tmp_28, %sustainAmplitude_ass


 <State 61>: 7.26ns
ST_61: tmp_23 (104)  [2/5] 7.26ns  loc: src/Envelope.cpp:77
._crit_edge8.new_ifconv:7  %tmp_23 = fadd float %tmp_22, 1.000000e+00

ST_61: tmp_29 (113)  [2/5] 7.26ns  loc: src/Envelope.cpp:85
._crit_edge8.new_ifconv:16  %tmp_29 = fadd float %tmp_28, %sustainAmplitude_ass


 <State 62>: 7.26ns
ST_62: tmp_23 (104)  [1/5] 7.26ns  loc: src/Envelope.cpp:77
._crit_edge8.new_ifconv:7  %tmp_23 = fadd float %tmp_22, 1.000000e+00

ST_62: tmp_29 (113)  [1/5] 7.26ns  loc: src/Envelope.cpp:85
._crit_edge8.new_ifconv:16  %tmp_29 = fadd float %tmp_28, %sustainAmplitude_ass


 <State 63>: 7.14ns
ST_63: resultAmplitude_1 (99)  [4/4] 7.14ns  loc: src/Envelope.cpp:73
._crit_edge8.new_ifconv:2  %resultAmplitude_1 = fmul float %tmp_36, %tmp_18

ST_63: resultAmplitude_2 (105)  [4/4] 7.14ns  loc: src/Envelope.cpp:77
._crit_edge8.new_ifconv:8  %resultAmplitude_2 = fmul float %tmp_36, %tmp_23

ST_63: resultAmplitude_3 (107)  [4/4] 7.14ns  loc: src/Envelope.cpp:81
._crit_edge8.new_ifconv:10  %resultAmplitude_3 = fmul float %tmp_36, %sustainAmplitude_ass

ST_63: resultAmplitude_4 (114)  [4/4] 7.14ns  loc: src/Envelope.cpp:85
._crit_edge8.new_ifconv:17  %resultAmplitude_4 = fmul float %tmp_36, %tmp_29


 <State 64>: 5.70ns
ST_64: resultAmplitude_1 (99)  [3/4] 5.70ns  loc: src/Envelope.cpp:73
._crit_edge8.new_ifconv:2  %resultAmplitude_1 = fmul float %tmp_36, %tmp_18

ST_64: resultAmplitude_2 (105)  [3/4] 5.70ns  loc: src/Envelope.cpp:77
._crit_edge8.new_ifconv:8  %resultAmplitude_2 = fmul float %tmp_36, %tmp_23

ST_64: resultAmplitude_3 (107)  [3/4] 5.70ns  loc: src/Envelope.cpp:81
._crit_edge8.new_ifconv:10  %resultAmplitude_3 = fmul float %tmp_36, %sustainAmplitude_ass

ST_64: resultAmplitude_4 (114)  [3/4] 5.70ns  loc: src/Envelope.cpp:85
._crit_edge8.new_ifconv:17  %resultAmplitude_4 = fmul float %tmp_36, %tmp_29


 <State 65>: 5.70ns
ST_65: resultAmplitude_1 (99)  [2/4] 5.70ns  loc: src/Envelope.cpp:73
._crit_edge8.new_ifconv:2  %resultAmplitude_1 = fmul float %tmp_36, %tmp_18

ST_65: resultAmplitude_2 (105)  [2/4] 5.70ns  loc: src/Envelope.cpp:77
._crit_edge8.new_ifconv:8  %resultAmplitude_2 = fmul float %tmp_36, %tmp_23

ST_65: resultAmplitude_3 (107)  [2/4] 5.70ns  loc: src/Envelope.cpp:81
._crit_edge8.new_ifconv:10  %resultAmplitude_3 = fmul float %tmp_36, %sustainAmplitude_ass

ST_65: resultAmplitude_4 (114)  [2/4] 5.70ns  loc: src/Envelope.cpp:85
._crit_edge8.new_ifconv:17  %resultAmplitude_4 = fmul float %tmp_36, %tmp_29


 <State 66>: 7.77ns
ST_66: resultAmplitude_1 (99)  [1/4] 5.70ns  loc: src/Envelope.cpp:73
._crit_edge8.new_ifconv:2  %resultAmplitude_1 = fmul float %tmp_36, %tmp_18

ST_66: resultAmplitude_2 (105)  [1/4] 5.70ns  loc: src/Envelope.cpp:77
._crit_edge8.new_ifconv:8  %resultAmplitude_2 = fmul float %tmp_36, %tmp_23

ST_66: resultAmplitude_3 (107)  [1/4] 5.70ns  loc: src/Envelope.cpp:81
._crit_edge8.new_ifconv:10  %resultAmplitude_3 = fmul float %tmp_36, %sustainAmplitude_ass

ST_66: resultAmplitude_4 (114)  [1/4] 5.70ns  loc: src/Envelope.cpp:85
._crit_edge8.new_ifconv:17  %resultAmplitude_4 = fmul float %tmp_36, %tmp_29

ST_66: or_cond (131)  [1/1] 0.00ns  loc: src/Envelope.cpp:84 (grouped into LUT with out node not_or_cond)
._crit_edge8.new_ifconv:34  %or_cond = or i1 %sel_tmp5, %sel_tmp3

ST_66: or_cond1 (132)  [1/1] 0.00ns  loc: src/Envelope.cpp:76 (grouped into LUT with out node not_or_cond)
._crit_edge8.new_ifconv:35  %or_cond1 = or i1 %sel_tmp2, %tmp_16

ST_66: or_cond2 (133)  [1/1] 0.00ns  loc: src/Envelope.cpp:84 (grouped into LUT with out node not_or_cond)
._crit_edge8.new_ifconv:36  %or_cond2 = or i1 %or_cond, %or_cond1

ST_66: not_or_cond (134)  [1/1] 2.07ns  loc: src/Envelope.cpp:84 (out node of the LUT)
._crit_edge8.new_ifconv:37  %not_or_cond = xor i1 %or_cond2, true

ST_66: resultAmplitude_5 (135)  [1/1] 0.00ns  loc: src/Envelope.cpp:95 (grouped into LUT with out node resultAmplitude_7)
._crit_edge8.new_ifconv:38  %resultAmplitude_5 = select i1 %tmp_16, float %resultAmplitude_1, float 0.000000e+00

ST_66: resultAmplitude_6 (136)  [1/1] 0.00ns  loc: src/Envelope.cpp:95 (grouped into LUT with out node resultAmplitude_7)
._crit_edge8.new_ifconv:39  %resultAmplitude_6 = select i1 %sel_tmp2, float %resultAmplitude_2, float %resultAmplitude_5

ST_66: resultAmplitude_7 (137)  [1/1] 2.07ns  loc: src/Envelope.cpp:95 (out node of the LUT)
._crit_edge8.new_ifconv:40  %resultAmplitude_7 = select i1 %sel_tmp3, float %resultAmplitude_3, float %resultAmplitude_6


 <State 67>: 2.07ns
ST_67: resultAmplitude (138)  [1/1] 2.07ns  loc: src/Envelope.cpp:95 (out node of the LUT)
._crit_edge8.new_ifconv:41  %resultAmplitude = select i1 %sel_tmp5, float %resultAmplitude_4, float %resultAmplitude_7

ST_67: StgValue_301 (140)  [2/2] 0.00ns  loc: src/Envelope.cpp:95
._crit_edge8.new_ifconv:43  call void @_ssdm_op_Write.axis.volatile.floatP(float* %wave_out_V, float %resultAmplitude)


 <State 68>: 0.00ns
ST_68: StgValue_302 (140)  [1/2] 0.00ns  loc: src/Envelope.cpp:95
._crit_edge8.new_ifconv:43  call void @_ssdm_op_Write.axis.volatile.floatP(float* %wave_out_V, float %resultAmplitude)

ST_68: StgValue_303 (142)  [1/1] 0.00ns  loc: src/Envelope.cpp:72
._crit_edge8.new_ifconv:45  br i1 %wait_flag_1, label %mergeST3, label %.new

ST_68: StgValue_304 (144)  [1/1] 0.00ns  loc: src/Envelope.cpp:61
mergeST3:0  store i1 %not_or_cond, i1* @wait_r, align 1

ST_68: StgValue_305 (145)  [1/1] 0.00ns
mergeST3:1  br label %.new

ST_68: StgValue_306 (147)  [1/1] 0.00ns  loc: src/Envelope.cpp:96
.new:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ wave_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ wave_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ press]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ attackDuration]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ decayDuration]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sustainAmplitude]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ releaseDuration]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lastpress]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ releaseTime]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sustainTime]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ releaseSlope]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ wait_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ time_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
releaseDuration_read  (read         ) [ 001111111111111111111111111111111111111111111110000000000000000000000]
sustainAmplitude_rea  (read         ) [ 001111111111111111111111000000000000000000000000000000000000000000000]
decayDuration_read    (read         ) [ 001111111111111111111111111111111111111111111110000000000000000000000]
attackDuration_read   (read         ) [ 001111111111111111111111111111111111111111111111000000000000000000000]
press_read            (read         ) [ 001111111111111111111111111111111111111111111100000000000000000000000]
tmp_3                 (sub          ) [ 001111110000000000000000000000000000000000000000000000000000000000000]
tmp_1                 (sitofp       ) [ 000000001111111111111111000000000000000000000000000000000000000000000]
tmp_2                 (fadd         ) [ 000000001111111111111111000000000000000000000000000000000000000000000]
tmp_4                 (sitofp       ) [ 000000001111111111111111000000000000000000000000000000000000000000000]
tmp_32                (fcmp         ) [ 000000000000000000000001000000000000000000000000000000000000000000000]
StgValue_123          (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_124          (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_125          (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_126          (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_127          (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_128          (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_129          (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_130          (spectopmodule) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_131          (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_132          (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_133          (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_134          (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_135          (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_136          (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_137          (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_138          (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000]
attackSlope           (fdiv         ) [ 000000000000000000000000111111111111111111111111111111111100000000000]
decaySlope            (fdiv         ) [ 000000000000000000000000111111111111111111111111111111111100000000000]
sustainAmplitude_to_s (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                 (partselect   ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp                   (trunc        ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
notlhs                (icmp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
notrhs                (icmp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30                (or           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_33                (and          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sustainAmplitude_ass  (select       ) [ 000000000000000000000000111111111111111111111111111111111111111111100]
lastpress_load        (load         ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                 (icmp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                 (icmp         ) [ 000000000000000000000000111111111111111111111110000000000000000000000]
or_cond_4             (or           ) [ 000000000000000000000001111111111111111111111100000000000000000000000]
releaseTime_load      (load         ) [ 000000000000000000000001111111111111111111111110000000000000000000000]
sustainTime_load      (load         ) [ 000000000000000000000001111111111111111111111110000000000000000000000]
StgValue_155          (br           ) [ 000000000000000000000001111111111111111111111110000000000000000000000]
tmp_s                 (sub          ) [ 000000000000000000000000111111000000000000000000000000000000000000000]
tmp_10                (sitofp       ) [ 000000000000000000000000000000111111111111111100000000000000000000000]
tmp_9_to_int          (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9_neg             (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                 (bitcast      ) [ 000000000000000000000000000000011111111111111100000000000000000000000]
tmp_8                 (add          ) [ 000000000000000000000001000000000000000000000110000000000000000000000]
tmp_11                (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_183          (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_184          (br           ) [ 000000000000000000000001000000000000000000000110000000000000000000000]
StgValue_185          (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
not_tmp_7             (xor          ) [ 000000000000000000000000000000000000000000000011100000000000000000000]
releaseTime_flag      (phi          ) [ 000000000000000000000000000000000000000000000010000000000000000000000]
releaseTime_loc       (phi          ) [ 000000000000000000000000000000000000000000000010000000000000000000000]
sustainTime_loc       (phi          ) [ 000000000000000000000000000000000000000000000010000000000000000000000]
tmp_36                (read         ) [ 000000000000000000000000000000000000000000000001111111111111111111100]
wait_load             (load         ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12                (add          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13                (add          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
releaseTime_new_1     (select       ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
releaseTime_loc_1     (select       ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sustainTime_new_1     (select       ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_34                (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14                (or           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
time_load             (load         ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15                (add          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp1                  (or           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
releaseTime_flag_1_s  (or           ) [ 000000000000000000000000000000000000000000000010000000000000000000000]
releaseTime_new_1_re  (select       ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
releaseTime_loc_1_re  (select       ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sustainTime_new_1_tm  (select       ) [ 000000000000000000000000000000000000000000000001000000000000000000000]
time_load_s           (select       ) [ 000000000000000000000000000000000000000000000001111111000000000000000]
tmp_16                (icmp         ) [ 000000000000000000000000000000000000000000000001111111111111111111100]
StgValue_209          (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_210          (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_211          (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_212          (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19                (icmp         ) [ 000000000000000000000000000000000000000000000001000000000000000000000]
tmp_25                (icmp         ) [ 000000000000000000000000000000000000000000000001000000000000000000000]
tmp_20                (sub          ) [ 000000000000000000000000000000000000000000000000111111000000000000000]
tmp_24                (icmp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26                (sub          ) [ 000000000000000000000000000000000000000000000000111111000000000000000]
not_tmp_s             (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp2              (and          ) [ 000000000000000000000000000000000000000000000000111111111111111111100]
sel_tmp               (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp6_demorgan     (or           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24_not            (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
not_sel_tmp7          (or           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp13_demorgan    (or           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25_not            (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
not_sel_tmp           (or           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp2                  (and          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp8              (and          ) [ 000000000000000000000000000000000000000000000000100000000000000000000]
sel_tmp1              (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp3              (and          ) [ 000000000000000000000000000000000000000000000000111111111111111111100]
sel_tmp4              (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp5              (and          ) [ 000000000000000000000000000000000000000000000000111111111111111111110]
wait_flag_1           (or           ) [ 000000000000000000000000000000000000000000000000011111111111111111111]
tmp_31                (add          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_238          (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17                (sitofp       ) [ 000000000000000000000000000000000000000000000000000000111100000000000]
tmp_21                (sitofp       ) [ 000000000000000000000000000000000000000000000000000000111100000000000]
tmp_27                (sitofp       ) [ 000000000000000000000000000000000000000000000000000000111100000000000]
releaseSlope_load     (load         ) [ 000000000000000000000000000000000000000000000000000000011100000000000]
tmp_18                (fmul         ) [ 000000000000000000000000000000000000000000000000000000000011111111100]
tmp_22                (fmul         ) [ 000000000000000000000000000000000000000000000000000000000011111000000]
tmp_28                (fmul         ) [ 000000000000000000000000000000000000000000000000000000000011111000000]
tmp_23                (fadd         ) [ 000000000000000000000000000000000000000000000000000000000000000111100]
tmp_29                (fadd         ) [ 000000000000000000000000000000000000000000000000000000000000000111100]
resultAmplitude_1     (fmul         ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
resultAmplitude_2     (fmul         ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
resultAmplitude_3     (fmul         ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
resultAmplitude_4     (fmul         ) [ 000000000000000000000000000000000000000000000000000000000000000000010]
or_cond               (or           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
or_cond1              (or           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
or_cond2              (or           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
not_or_cond           (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000011]
resultAmplitude_5     (select       ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
resultAmplitude_6     (select       ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
resultAmplitude_7     (select       ) [ 000000000000000000000000000000000000000000000000000000000000000000010]
resultAmplitude       (select       ) [ 000000000000000000000000000000000000000000000000000000000000000000001]
StgValue_302          (write        ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_303          (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_304          (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_305          (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_306          (ret          ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wave_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wave_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wave_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wave_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="press">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="press"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="attackDuration">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attackDuration"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="decayDuration">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decayDuration"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sustainAmplitude">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sustainAmplitude"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="releaseDuration">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="releaseDuration"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="lastpress">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lastpress"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="releaseTime">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="releaseTime"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sustainTime">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sustainTime"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="releaseSlope">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="releaseSlope"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="wait_r">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wait_r"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="time_r">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="time_r"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="envelope_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="23"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="releaseDuration_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="22"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="releaseDuration_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sustainAmplitude_rea_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sustainAmplitude_rea/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="decayDuration_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="decayDuration_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="attackDuration_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="attackDuration_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="press_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="22"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="press_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_36/45 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_301/67 "/>
</bind>
</comp>

<comp id="123" class="1005" name="releaseTime_flag_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="releaseTime_flag (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="releaseTime_flag_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="23"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="1" slack="1"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="releaseTime_flag/46 "/>
</bind>
</comp>

<comp id="136" class="1005" name="releaseTime_loc_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="releaseTime_loc (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="releaseTime_loc_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="23"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="32" slack="45"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="releaseTime_loc/46 "/>
</bind>
</comp>

<comp id="145" class="1005" name="sustainTime_loc_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="147" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="sustainTime_loc (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="sustainTime_loc_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="23"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="32" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sustainTime_loc/46 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_2/3 tmp_23/58 tmp_29/58 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="1"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_18/54 tmp_22/54 tmp_28/54 resultAmplitude_1/63 resultAmplitude_2/63 resultAmplitude_3/63 resultAmplitude_4/63 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="attackSlope/8 tmp_11/30 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="0" index="1" bw="32" slack="1"/>
<pin id="172" dir="1" index="2" bw="32" slack="31"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="decaySlope/8 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_1/2 tmp_10/24 tmp_17/48 tmp_21/48 tmp_27/48 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_32_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="21"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_32/22 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="44"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/45 tmp_15/46 "/>
</bind>
</comp>

<comp id="189" class="1005" name="reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 tmp_10 tmp_17 tmp_21 tmp_27 "/>
</bind>
</comp>

<comp id="195" class="1005" name="reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 tmp_23 tmp_29 "/>
</bind>
</comp>

<comp id="201" class="1005" name="reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 tmp_22 tmp_28 resultAmplitude_4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_3_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="sustainAmplitude_to_s_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="22"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="sustainAmplitude_to_s/23 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_5_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="6" slack="0"/>
<pin id="220" dir="0" index="3" bw="6" slack="0"/>
<pin id="221" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/23 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/23 "/>
</bind>
</comp>

<comp id="230" class="1004" name="notlhs_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/23 "/>
</bind>
</comp>

<comp id="236" class="1004" name="notrhs_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="23" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/23 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_30_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_30/23 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_33_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="1"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_33/23 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sustainAmplitude_ass_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="0" index="2" bw="32" slack="22"/>
<pin id="257" dir="1" index="3" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sustainAmplitude_ass/23 "/>
</bind>
</comp>

<comp id="260" class="1004" name="lastpress_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lastpress_load/23 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_6_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/23 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_7_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="22"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/23 "/>
</bind>
</comp>

<comp id="275" class="1004" name="or_cond_4_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="22"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond_4/23 "/>
</bind>
</comp>

<comp id="281" class="1004" name="releaseTime_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="releaseTime_load/23 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sustainTime_load_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sustainTime_load/23 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_s_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="22"/>
<pin id="291" dir="0" index="1" bw="32" slack="22"/>
<pin id="292" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/23 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_9_to_int_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="7"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_9_to_int/30 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_9_neg_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_9_neg/30 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_9_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_9/30 "/>
</bind>
</comp>

<comp id="307" class="1004" name="StgValue_183_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_183/45 "/>
</bind>
</comp>

<comp id="313" class="1004" name="StgValue_185_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="44"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_185/45 "/>
</bind>
</comp>

<comp id="318" class="1004" name="not_tmp_7_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="22"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_7/45 "/>
</bind>
</comp>

<comp id="323" class="1004" name="wait_load_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wait_load/46 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_12_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/46 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_13_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/46 "/>
</bind>
</comp>

<comp id="339" class="1004" name="releaseTime_new_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="23"/>
<pin id="341" dir="0" index="1" bw="32" slack="45"/>
<pin id="342" dir="0" index="2" bw="32" slack="0"/>
<pin id="343" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="releaseTime_new_1/46 "/>
</bind>
</comp>

<comp id="345" class="1004" name="releaseTime_loc_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="23"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="0" index="2" bw="32" slack="0"/>
<pin id="349" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="releaseTime_loc_1/46 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sustainTime_new_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="23"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="0" index="2" bw="32" slack="0"/>
<pin id="356" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sustainTime_new_1/46 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_34_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_34/46 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_14_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="1"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_14/46 "/>
</bind>
</comp>

<comp id="370" class="1004" name="time_load_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="time_load/46 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="1"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/46 "/>
</bind>
</comp>

<comp id="379" class="1004" name="releaseTime_flag_1_s_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="releaseTime_flag_1_s/46 "/>
</bind>
</comp>

<comp id="385" class="1004" name="releaseTime_new_1_re_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="0" index="2" bw="32" slack="45"/>
<pin id="389" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="releaseTime_new_1_re/46 "/>
</bind>
</comp>

<comp id="392" class="1004" name="releaseTime_loc_1_re_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="0" index="2" bw="32" slack="45"/>
<pin id="396" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="releaseTime_loc_1_re/46 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sustainTime_new_1_tm_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="32" slack="0"/>
<pin id="403" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sustainTime_new_1_tm/46 "/>
</bind>
</comp>

<comp id="407" class="1004" name="time_load_s_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="time_load_s/46 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_16_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="45"/>
<pin id="418" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/46 "/>
</bind>
</comp>

<comp id="420" class="1004" name="StgValue_210_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_210/46 "/>
</bind>
</comp>

<comp id="426" class="1004" name="StgValue_211_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_211/46 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_19_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="45"/>
<pin id="435" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/46 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_25_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/46 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_20_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="0" index="1" bw="32" slack="46"/>
<pin id="446" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_20/47 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_24_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="0" index="1" bw="32" slack="1"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24/47 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_26_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="0" index="1" bw="32" slack="1"/>
<pin id="454" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_26/47 "/>
</bind>
</comp>

<comp id="455" class="1004" name="not_tmp_s_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_s/47 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sel_tmp2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/47 "/>
</bind>
</comp>

<comp id="465" class="1004" name="sel_tmp_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/47 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sel_tmp6_demorgan_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="1"/>
<pin id="473" dir="0" index="1" bw="1" slack="1"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/47 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_24_not_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_24_not/47 "/>
</bind>
</comp>

<comp id="481" class="1004" name="not_sel_tmp7_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_sel_tmp7/47 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sel_tmp13_demorgan_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp13_demorgan/47 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_25_not_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_25_not/47 "/>
</bind>
</comp>

<comp id="498" class="1004" name="not_sel_tmp_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_sel_tmp/47 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp2_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2/47 "/>
</bind>
</comp>

<comp id="510" class="1004" name="sel_tmp8_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/47 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sel_tmp1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/47 "/>
</bind>
</comp>

<comp id="522" class="1004" name="sel_tmp3_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/47 "/>
</bind>
</comp>

<comp id="528" class="1004" name="sel_tmp4_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp4/47 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sel_tmp5_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="1"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/47 "/>
</bind>
</comp>

<comp id="539" class="1004" name="wait_flag_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="1"/>
<pin id="541" dir="0" index="1" bw="1" slack="3"/>
<pin id="542" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="wait_flag_1/48 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_31_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="2"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/48 "/>
</bind>
</comp>

<comp id="548" class="1004" name="StgValue_238_store_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="0"/>
<pin id="551" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_238/48 "/>
</bind>
</comp>

<comp id="554" class="1004" name="releaseSlope_load_load_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="releaseSlope_load/54 "/>
</bind>
</comp>

<comp id="559" class="1004" name="or_cond_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="19"/>
<pin id="561" dir="0" index="1" bw="1" slack="19"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/66 "/>
</bind>
</comp>

<comp id="563" class="1004" name="or_cond1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="19"/>
<pin id="565" dir="0" index="1" bw="1" slack="20"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1/66 "/>
</bind>
</comp>

<comp id="567" class="1004" name="or_cond2_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/66 "/>
</bind>
</comp>

<comp id="573" class="1004" name="not_or_cond_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_or_cond/66 "/>
</bind>
</comp>

<comp id="579" class="1004" name="resultAmplitude_5_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="20"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="0" index="2" bw="32" slack="0"/>
<pin id="583" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="resultAmplitude_5/66 "/>
</bind>
</comp>

<comp id="586" class="1004" name="resultAmplitude_6_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="19"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="0" index="2" bw="32" slack="0"/>
<pin id="590" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="resultAmplitude_6/66 "/>
</bind>
</comp>

<comp id="593" class="1004" name="resultAmplitude_7_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="19"/>
<pin id="595" dir="0" index="1" bw="32" slack="0"/>
<pin id="596" dir="0" index="2" bw="32" slack="0"/>
<pin id="597" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="resultAmplitude_7/66 "/>
</bind>
</comp>

<comp id="600" class="1004" name="resultAmplitude_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="20"/>
<pin id="602" dir="0" index="1" bw="32" slack="1"/>
<pin id="603" dir="0" index="2" bw="32" slack="1"/>
<pin id="604" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="resultAmplitude/67 "/>
</bind>
</comp>

<comp id="607" class="1004" name="StgValue_304_store_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="2"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_304/68 "/>
</bind>
</comp>

<comp id="612" class="1005" name="releaseDuration_read_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="22"/>
<pin id="614" dir="1" index="1" bw="32" slack="22"/>
</pin_list>
<bind>
<opset="releaseDuration_read "/>
</bind>
</comp>

<comp id="621" class="1005" name="sustainAmplitude_rea_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="2"/>
<pin id="623" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sustainAmplitude_rea "/>
</bind>
</comp>

<comp id="629" class="1005" name="decayDuration_read_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="22"/>
<pin id="631" dir="1" index="1" bw="32" slack="22"/>
</pin_list>
<bind>
<opset="decayDuration_read "/>
</bind>
</comp>

<comp id="636" class="1005" name="attackDuration_read_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="attackDuration_read "/>
</bind>
</comp>

<comp id="643" class="1005" name="press_read_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="22"/>
<pin id="645" dir="1" index="1" bw="32" slack="22"/>
</pin_list>
<bind>
<opset="press_read "/>
</bind>
</comp>

<comp id="649" class="1005" name="tmp_3_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="654" class="1005" name="tmp_4_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="659" class="1005" name="tmp_32_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="1"/>
<pin id="661" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="664" class="1005" name="attackSlope_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="31"/>
<pin id="666" dir="1" index="1" bw="32" slack="31"/>
</pin_list>
<bind>
<opset="attackSlope "/>
</bind>
</comp>

<comp id="669" class="1005" name="decaySlope_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="31"/>
<pin id="671" dir="1" index="1" bw="32" slack="31"/>
</pin_list>
<bind>
<opset="decaySlope "/>
</bind>
</comp>

<comp id="674" class="1005" name="sustainAmplitude_ass_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="7"/>
<pin id="676" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="sustainAmplitude_ass "/>
</bind>
</comp>

<comp id="681" class="1005" name="tmp_7_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="22"/>
<pin id="683" dir="1" index="1" bw="1" slack="22"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="689" class="1005" name="or_cond_4_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="22"/>
<pin id="691" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_4 "/>
</bind>
</comp>

<comp id="693" class="1005" name="releaseTime_load_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="23"/>
<pin id="695" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="releaseTime_load "/>
</bind>
</comp>

<comp id="698" class="1005" name="sustainTime_load_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="23"/>
<pin id="700" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="sustainTime_load "/>
</bind>
</comp>

<comp id="703" class="1005" name="tmp_s_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="1"/>
<pin id="705" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="708" class="1005" name="tmp_9_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="1"/>
<pin id="710" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="713" class="1005" name="tmp_8_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="718" class="1005" name="not_tmp_7_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="1"/>
<pin id="720" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_tmp_7 "/>
</bind>
</comp>

<comp id="725" class="1005" name="tmp_36_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="17"/>
<pin id="727" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="733" class="1005" name="sustainTime_new_1_tm_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="1"/>
<pin id="735" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sustainTime_new_1_tm "/>
</bind>
</comp>

<comp id="739" class="1005" name="time_load_s_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="1"/>
<pin id="741" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="time_load_s "/>
</bind>
</comp>

<comp id="748" class="1005" name="tmp_16_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="1"/>
<pin id="750" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="756" class="1005" name="tmp_19_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="1"/>
<pin id="758" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="762" class="1005" name="tmp_25_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="1"/>
<pin id="764" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="768" class="1005" name="tmp_20_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="1"/>
<pin id="770" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="773" class="1005" name="tmp_26_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="1"/>
<pin id="775" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="778" class="1005" name="sel_tmp2_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="1"/>
<pin id="780" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opset="sel_tmp2 "/>
</bind>
</comp>

<comp id="784" class="1005" name="sel_tmp8_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="1"/>
<pin id="786" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp8 "/>
</bind>
</comp>

<comp id="789" class="1005" name="sel_tmp3_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="1"/>
<pin id="791" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opset="sel_tmp3 "/>
</bind>
</comp>

<comp id="795" class="1005" name="sel_tmp5_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="1"/>
<pin id="797" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opset="sel_tmp5 "/>
</bind>
</comp>

<comp id="801" class="1005" name="wait_flag_1_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="20"/>
<pin id="803" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="wait_flag_1 "/>
</bind>
</comp>

<comp id="805" class="1005" name="releaseSlope_load_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="1"/>
<pin id="807" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="releaseSlope_load "/>
</bind>
</comp>

<comp id="810" class="1005" name="not_or_cond_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="2"/>
<pin id="812" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="not_or_cond "/>
</bind>
</comp>

<comp id="815" class="1005" name="resultAmplitude_7_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="1"/>
<pin id="817" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="resultAmplitude_7 "/>
</bind>
</comp>

<comp id="820" class="1005" name="resultAmplitude_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="1"/>
<pin id="822" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="resultAmplitude "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="70" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="78" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="74" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="72" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="123" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="123" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="173" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="198"><net_src comp="154" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="204"><net_src comp="160" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="211"><net_src comp="92" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="98" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="222"><net_src comp="58" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="60" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="62" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="229"><net_src comp="213" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="216" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="64" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="226" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="66" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="230" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="42" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="264" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="270" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="16" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="18" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="300"><net_src comp="293" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="68" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="311"><net_src comp="164" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="20" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="14" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="72" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="22" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="148" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="50" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="139" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="50" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="333" pin="2"/><net_sink comp="339" pin=2"/></net>

<net id="350"><net_src comp="139" pin="4"/><net_sink comp="345" pin=1"/></net>

<net id="351"><net_src comp="333" pin="2"/><net_sink comp="345" pin=2"/></net>

<net id="357"><net_src comp="148" pin="4"/><net_sink comp="352" pin=1"/></net>

<net id="358"><net_src comp="327" pin="2"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="323" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="72" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="24" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="323" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="374" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="128" pin="4"/><net_sink comp="379" pin=1"/></net>

<net id="390"><net_src comp="365" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="339" pin="3"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="365" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="345" pin="3"/><net_sink comp="392" pin=1"/></net>

<net id="404"><net_src comp="365" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="352" pin="3"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="184" pin="2"/><net_sink comp="399" pin=2"/></net>

<net id="412"><net_src comp="365" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="370" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="42" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="419"><net_src comp="407" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="399" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="18" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="385" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="16" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="407" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="407" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="392" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="459"><net_src comp="72" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="455" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="460" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="455" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="479"><net_src comp="447" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="72" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="471" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="475" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="471" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="447" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="72" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="502"><net_src comp="487" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="493" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="481" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="498" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="465" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="471" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="72" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="447" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="516" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="487" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="72" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="528" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="547"><net_src comp="50" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="543" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="24" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="20" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="571"><net_src comp="559" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="563" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="567" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="72" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="584"><net_src comp="160" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="585"><net_src comp="76" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="591"><net_src comp="160" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="592"><net_src comp="579" pin="3"/><net_sink comp="586" pin=2"/></net>

<net id="598"><net_src comp="160" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="599"><net_src comp="586" pin="3"/><net_sink comp="593" pin=2"/></net>

<net id="605"><net_src comp="201" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="606"><net_src comp="600" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="611"><net_src comp="22" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="615"><net_src comp="80" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="618"><net_src comp="612" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="619"><net_src comp="612" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="620"><net_src comp="612" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="624"><net_src comp="86" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="627"><net_src comp="621" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="628"><net_src comp="621" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="632"><net_src comp="92" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="635"><net_src comp="629" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="639"><net_src comp="98" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="642"><net_src comp="636" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="646"><net_src comp="104" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="652"><net_src comp="207" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="657"><net_src comp="176" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="662"><net_src comp="179" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="667"><net_src comp="164" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="672"><net_src comp="169" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="677"><net_src comp="253" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="680"><net_src comp="674" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="684"><net_src comp="270" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="687"><net_src comp="681" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="688"><net_src comp="681" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="692"><net_src comp="275" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="281" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="701"><net_src comp="285" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="706"><net_src comp="289" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="711"><net_src comp="302" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="716"><net_src comp="184" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="721"><net_src comp="318" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="724"><net_src comp="718" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="728"><net_src comp="110" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="736"><net_src comp="399" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="742"><net_src comp="407" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="745"><net_src comp="739" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="746"><net_src comp="739" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="747"><net_src comp="739" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="751"><net_src comp="415" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="754"><net_src comp="748" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="755"><net_src comp="748" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="759"><net_src comp="432" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="765"><net_src comp="437" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="771"><net_src comp="443" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="776"><net_src comp="451" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="781"><net_src comp="460" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="787"><net_src comp="510" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="792"><net_src comp="522" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="798"><net_src comp="534" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="804"><net_src comp="539" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="554" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="813"><net_src comp="573" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="818"><net_src comp="593" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="600" pin=2"/></net>

<net id="823"><net_src comp="600" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="116" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wave_out_V | {68 }
	Port: lastpress | {45 }
	Port: releaseTime | {46 }
	Port: sustainTime | {46 }
	Port: releaseSlope | {45 }
	Port: wait_r | {68 }
	Port: time_r | {48 }
 - Input state : 
	Port: envelope : wave_in_V | {45 }
	Port: envelope : press | {1 }
	Port: envelope : attackDuration | {1 }
	Port: envelope : decayDuration | {1 }
	Port: envelope : sustainAmplitude | {1 }
	Port: envelope : releaseDuration | {1 }
	Port: envelope : lastpress | {23 }
	Port: envelope : releaseTime | {23 }
	Port: envelope : sustainTime | {23 }
	Port: envelope : releaseSlope | {54 }
	Port: envelope : wait_r | {46 }
	Port: envelope : time_r | {46 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		tmp_5 : 1
		tmp : 1
		notlhs : 2
		notrhs : 2
		tmp_30 : 3
		tmp_33 : 3
		sustainAmplitude_ass : 3
		tmp_6 : 1
		or_cond_4 : 2
		StgValue_155 : 2
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		tmp_9_neg : 1
		tmp_9 : 1
		tmp_11 : 2
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
		StgValue_183 : 1
	State 46
		tmp_12 : 1
		tmp_13 : 1
		releaseTime_new_1 : 2
		releaseTime_loc_1 : 2
		sustainTime_new_1 : 2
		tmp_34 : 1
		tmp_14 : 1
		tmp1 : 1
		releaseTime_flag_1_s : 1
		releaseTime_new_1_re : 1
		releaseTime_loc_1_re : 1
		sustainTime_new_1_tm : 1
		time_load_s : 1
		tmp_16 : 2
		StgValue_209 : 1
		StgValue_210 : 2
		StgValue_211 : 2
		tmp_19 : 2
		tmp_25 : 2
	State 47
		tmp_24_not : 1
		not_sel_tmp7 : 1
	State 48
		StgValue_238 : 1
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
		tmp_28 : 1
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
		resultAmplitude_5 : 1
		resultAmplitude_6 : 2
		resultAmplitude_7 : 3
	State 67
		StgValue_301 : 1
	State 68


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   fdiv   |            grp_fu_164           |    0    |   761   |   994   |
|          |            grp_fu_169           |    0    |   761   |   994   |
|----------|---------------------------------|---------|---------|---------|
|  sitofp  |            grp_fu_173           |    0    |   340   |   554   |
|          |            grp_fu_176           |    0    |   340   |   554   |
|----------|---------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_154           |    2    |   205   |   390   |
|----------|---------------------------------|---------|---------|---------|
|          |            grp_fu_184           |    0    |   101   |    37   |
|    add   |          tmp_12_fu_327          |    0    |   101   |    37   |
|          |          tmp_13_fu_333          |    0    |   101   |    37   |
|          |          tmp_31_fu_543          |    0    |   101   |    37   |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_3_fu_207          |    0    |   101   |    37   |
|    sub   |           tmp_s_fu_289          |    0    |   101   |    37   |
|          |          tmp_20_fu_443          |    0    |   101   |    37   |
|          |          tmp_26_fu_451          |    0    |   101   |    37   |
|----------|---------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_160           |    3    |   143   |   321   |
|----------|---------------------------------|---------|---------|---------|
|          |   sustainAmplitude_ass_fu_253   |    0    |    0    |    32   |
|          |     releaseTime_new_1_fu_339    |    0    |    0    |    32   |
|          |     releaseTime_loc_1_fu_345    |    0    |    0    |    32   |
|          |     sustainTime_new_1_fu_352    |    0    |    0    |    32   |
|          |   releaseTime_new_1_re_fu_385   |    0    |    0    |    32   |
|  select  |   releaseTime_loc_1_re_fu_392   |    0    |    0    |    32   |
|          |   sustainTime_new_1_tm_fu_399   |    0    |    0    |    32   |
|          |        time_load_s_fu_407       |    0    |    0    |    32   |
|          |     resultAmplitude_5_fu_579    |    0    |    0    |    32   |
|          |     resultAmplitude_6_fu_586    |    0    |    0    |    32   |
|          |     resultAmplitude_7_fu_593    |    0    |    0    |    32   |
|          |      resultAmplitude_fu_600     |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|
|   fcmp   |          tmp_32_fu_179          |    0    |    66   |   239   |
|----------|---------------------------------|---------|---------|---------|
|          |          notlhs_fu_230          |    0    |    0    |    4    |
|          |          notrhs_fu_236          |    0    |    0    |    13   |
|          |           tmp_6_fu_264          |    0    |    0    |    16   |
|   icmp   |           tmp_7_fu_270          |    0    |    0    |    16   |
|          |          tmp_16_fu_415          |    0    |    0    |    16   |
|          |          tmp_19_fu_432          |    0    |    0    |    16   |
|          |          tmp_25_fu_437          |    0    |    0    |    16   |
|          |          tmp_24_fu_447          |    0    |    0    |    16   |
|----------|---------------------------------|---------|---------|---------|
|          |         tmp_9_neg_fu_296        |    0    |    0    |    32   |
|          |         not_tmp_7_fu_318        |    0    |    0    |    2    |
|          |          tmp_34_fu_359          |    0    |    0    |    2    |
|          |         not_tmp_s_fu_455        |    0    |    0    |    2    |
|    xor   |          sel_tmp_fu_465         |    0    |    0    |    2    |
|          |        tmp_24_not_fu_475        |    0    |    0    |    2    |
|          |        tmp_25_not_fu_493        |    0    |    0    |    2    |
|          |         sel_tmp1_fu_516         |    0    |    0    |    2    |
|          |         sel_tmp4_fu_528         |    0    |    0    |    2    |
|          |        not_or_cond_fu_573       |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|          |          tmp_30_fu_242          |    0    |    0    |    2    |
|          |         or_cond_4_fu_275        |    0    |    0    |    2    |
|          |          tmp_14_fu_365          |    0    |    0    |    2    |
|          |           tmp1_fu_374           |    0    |    0    |    2    |
|          |   releaseTime_flag_1_s_fu_379   |    0    |    0    |    2    |
|          |     sel_tmp6_demorgan_fu_471    |    0    |    0    |    2    |
|    or    |       not_sel_tmp7_fu_481       |    0    |    0    |    2    |
|          |    sel_tmp13_demorgan_fu_487    |    0    |    0    |    2    |
|          |        not_sel_tmp_fu_498       |    0    |    0    |    2    |
|          |        wait_flag_1_fu_539       |    0    |    0    |    2    |
|          |          or_cond_fu_559         |    0    |    0    |    2    |
|          |         or_cond1_fu_563         |    0    |    0    |    2    |
|          |         or_cond2_fu_567         |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|          |          tmp_33_fu_248          |    0    |    0    |    2    |
|          |         sel_tmp2_fu_460         |    0    |    0    |    2    |
|    and   |           tmp2_fu_504           |    0    |    0    |    2    |
|          |         sel_tmp8_fu_510         |    0    |    0    |    2    |
|          |         sel_tmp3_fu_522         |    0    |    0    |    2    |
|          |         sel_tmp5_fu_534         |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|          | releaseDuration_read_read_fu_80 |    0    |    0    |    0    |
|          | sustainAmplitude_rea_read_fu_86 |    0    |    0    |    0    |
|   read   |  decayDuration_read_read_fu_92  |    0    |    0    |    0    |
|          |  attackDuration_read_read_fu_98 |    0    |    0    |    0    |
|          |      press_read_read_fu_104     |    0    |    0    |    0    |
|          |         grp_read_fu_110         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |         grp_write_fu_116        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|partselect|           tmp_5_fu_216          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |            tmp_fu_226           |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    5    |   3424  |   4927  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
| attackDuration_read_reg_636|   32   |
|     attackSlope_reg_664    |   32   |
| decayDuration_read_reg_629 |   32   |
|     decaySlope_reg_669     |   32   |
|     not_or_cond_reg_810    |    1   |
|      not_tmp_7_reg_718     |    1   |
|      or_cond_4_reg_689     |    1   |
|     press_read_reg_643     |   32   |
|           reg_189          |   32   |
|           reg_195          |   32   |
|           reg_201          |   32   |
|releaseDuration_read_reg_612|   32   |
|  releaseSlope_load_reg_805 |   32   |
|  releaseTime_flag_reg_123  |    1   |
|  releaseTime_load_reg_693  |   32   |
|   releaseTime_loc_reg_136  |   32   |
|  resultAmplitude_7_reg_815 |   32   |
|   resultAmplitude_reg_820  |   32   |
|      sel_tmp2_reg_778      |    1   |
|      sel_tmp3_reg_789      |    1   |
|      sel_tmp5_reg_795      |    1   |
|      sel_tmp8_reg_784      |    1   |
|sustainAmplitude_ass_reg_674|   32   |
|sustainAmplitude_rea_reg_621|   32   |
|  sustainTime_load_reg_698  |   32   |
|   sustainTime_loc_reg_145  |   32   |
|sustainTime_new_1_tm_reg_733|   32   |
|     time_load_s_reg_739    |   32   |
|       tmp_16_reg_748       |    1   |
|       tmp_19_reg_756       |    1   |
|       tmp_20_reg_768       |   32   |
|       tmp_25_reg_762       |    1   |
|       tmp_26_reg_773       |   32   |
|       tmp_32_reg_659       |    1   |
|       tmp_36_reg_725       |   32   |
|        tmp_3_reg_649       |   32   |
|        tmp_4_reg_654       |   32   |
|        tmp_7_reg_681       |    1   |
|        tmp_8_reg_713       |   32   |
|        tmp_9_reg_708       |   32   |
|        tmp_s_reg_703       |   32   |
|     wait_flag_1_reg_801    |    1   |
+----------------------------+--------+
|            Total           |   910  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_write_fu_116     |  p2  |   2  |  32  |   64   ||    9    |
| releaseTime_flag_reg_123 |  p0  |   2  |   1  |    2   |
|        grp_fu_154        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_154        |  p1  |   3  |  32  |   96   ||    9    |
|        grp_fu_160        |  p0  |   5  |  32  |   160  ||    27   |
|        grp_fu_160        |  p1  |   4  |  32  |   128  ||    21   |
|        grp_fu_164        |  p0  |   3  |  32  |   96   ||    15   |
|        grp_fu_173        |  p0  |   5  |  32  |   160  ||    27   |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   770  ||  14.554 ||   117   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |  3424  |  4927  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   117  |
|  Register |    -   |    -   |   910  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   14   |  4334  |  5044  |
+-----------+--------+--------+--------+--------+
