{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1688108296339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688108296340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 30 13:58:16 2023 " "Processing started: Fri Jun 30 13:58:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688108296340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1688108296340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DoAnCK -c DoAnCK " "Command: quartus_map --read_settings_files=on --write_settings_files=off DoAnCK -c DoAnCK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1688108296340 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1688108296838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_6bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_6bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_6bit " "Found entity 1: mux2to1_6bit" {  } { { "mux2to1_6bit.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/mux2to1_6bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108296981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108296981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_1bit " "Found entity 1: shift_left_1bit" {  } { { "shift_left_1bit.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/shift_left_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108296999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108296999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit " "Found entity 1: full_adder_1bit" {  } { { "FullAdder1bit.v" "" { Text "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/FullAdder1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_32bit " "Found entity 1: full_adder_32bit" {  } { { "full_adder_32bit.v" "" { Text "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/full_adder_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_64bit.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_64bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_64bit " "Found entity 1: full_adder_64bit" {  } { { "full_adder_64bit.v" "" { Text "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/full_adder_64bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_sub_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file full_sub_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_sub_1bit " "Found entity 1: full_sub_1bit" {  } { { "full_sub_1bit.v" "" { Text "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/full_sub_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_sub_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file full_sub_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_sub_32bit " "Found entity 1: full_sub_32bit" {  } { { "full_sub_32bit.v" "" { Text "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/full_sub_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_sub_64bit.v 1 1 " "Found 1 design units, including 1 entities, in source file full_sub_64bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_sub_64bit " "Found entity 1: full_sub_64bit" {  } { { "full_sub_64bit.v" "" { Text "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/full_sub_64bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_1bit " "Found entity 1: and_1bit" {  } { { "and_1bit.v" "" { Text "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/and_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_64bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_64bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_64bit " "Found entity 1: and_64bit" {  } { { "and_64bit.v" "" { Text "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/and_64bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_bit_0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file set_bit_0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 set_bit_0 " "Found entity 1: set_bit_0" {  } { { "set_bit_0.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/set_bit_0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_bit_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file set_bit_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 set_bit_1 " "Found entity 1: set_bit_1" {  } { { "set_bit_1.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/set_bit_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xnor_64bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xnor_64bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xnor_64bit " "Found entity 1: xnor_64bit" {  } { { "xnor_64bit.v" "" { Text "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/xnor_64bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isequal_64bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file isequal_64bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 isequal_64bit " "Found entity 1: isequal_64bit" {  } { { "isequal_64bit.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/isequal_64bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_self.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and_self.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 and_self " "Found entity 1: and_self" {  } { { "and_self.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/and_self.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isgreater_64bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file isgreater_64bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 isgreater_64bit " "Found entity 1: isgreater_64bit" {  } { { "isgreater_64bit.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/isgreater_64bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_1bit " "Found entity 1: mux2to1_1bit" {  } { { "mux2to1_1bit.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/mux2to1_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_64bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_64bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_64bit " "Found entity 1: mux2to1_64bit" {  } { { "mux2to1_64bit.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/mux2to1_64bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_64bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_64bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_64bit " "Found entity 1: ALU_64bit" {  } { { "ALU_64bit.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/ALU_64bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift_right_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right_1bit " "Found entity 1: shift_right_1bit" {  } { { "shift_right_1bit.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/shift_right_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_controller " "Found entity 1: shift_controller" {  } { { "shift_controller.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/shift_controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_cell_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_cell_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_CELL_1BIT " "Found entity 1: REG_CELL_1BIT" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_cell_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_cell_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_CELL_8BIT " "Found entity 1: REG_CELL_8BIT" {  } { { "REG_CELL_8BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_8BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_cell_16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_cell_16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_CELL_16BIT " "Found entity 1: REG_CELL_16BIT" {  } { { "REG_CELL_16BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_16BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_cell_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_cell_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_CELL_32BIT " "Found entity 1: REG_CELL_32BIT" {  } { { "REG_CELL_32BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_32BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_cell_64bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_cell_64bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_CELL_64BIT " "Found entity 1: REG_CELL_64BIT" {  } { { "REG_CELL_64BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_64BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3to8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3to8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER_3TO8 " "Found entity 1: DECODER_3TO8" {  } { { "DECODER_3TO8.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/DECODER_3TO8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8to1_64bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_8to1_64bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_8TO1_64BIT " "Found entity 1: MUX_8TO1_64BIT" {  } { { "MUX_8TO1_64BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/MUX_8TO1_64BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file_8_64bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_file_8_64bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_FILE_8_64BIT " "Found entity 1: REG_FILE_8_64BIT" {  } { { "REG_FILE_8_64BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_FILE_8_64BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_64bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_64bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_64BIT " "Found entity 1: REG_64BIT" {  } { { "REG_64BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_64BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/DATAPATH.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_32BIT " "Found entity 1: MUX2TO1_32BIT" {  } { { "MUX2TO1_32BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/MUX2TO1_32BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_zero.v 1 1 " "Found 1 design units, including 1 entities, in source file check_zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_zero " "Found entity 1: check_zero" {  } { { "check_zero.v" "" { Text "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/check_zero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D3 " "Found entity 1: D3" {  } { { "D3.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/D3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D2 " "Found entity 1: D2" {  } { { "D2.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/D2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D1 " "Found entity 1: D1" {  } { { "D1.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/D1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D0 " "Found entity 1: D0" {  } { { "D0.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/D0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fsm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/FSM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trans.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trans.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRANS " "Found entity 1: TRANS" {  } { { "TRANS.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/TRANS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROLLER " "Found entity 1: CONTROLLER" {  } { { "CONTROLLER.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/CONTROLLER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doanck.bdf 1 1 " "Found 1 design units, including 1 entities, in source file doanck.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DoAnCK " "Found entity 1: DoAnCK" {  } { { "DoAnCK.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/DoAnCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST " "Found entity 1: TEST" {  } { { "TEST.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688108297343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688108297343 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DATAPATH " "Elaborating entity \"DATAPATH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1688108297416 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst6 " "Block or symbol \"VCC\" of instance \"inst6\" overlaps another block or symbol" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/DATAPATH.bdf" { { 408 128 144 440 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1688108297420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_zero check_zero:inst3 " "Elaborating entity \"check_zero\" for hierarchy \"check_zero:inst3\"" {  } { { "DATAPATH.bdf" "inst3" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/DATAPATH.bdf" { { 280 1144 1312 360 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688108297420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_controller shift_controller:inst1 " "Elaborating entity \"shift_controller\" for hierarchy \"shift_controller:inst1\"" {  } { { "DATAPATH.bdf" "inst1" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/DATAPATH.bdf" { { 144 912 1072 240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688108297445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_64bit shift_controller:inst1\|mux2to1_64bit:inst2 " "Elaborating entity \"mux2to1_64bit\" for hierarchy \"shift_controller:inst1\|mux2to1_64bit:inst2\"" {  } { { "shift_controller.bdf" "inst2" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/shift_controller.bdf" { { 176 872 1024 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688108297460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_1bit shift_controller:inst1\|mux2to1_64bit:inst2\|mux2to1_1bit:inst " "Elaborating entity \"mux2to1_1bit\" for hierarchy \"shift_controller:inst1\|mux2to1_64bit:inst2\|mux2to1_1bit:inst\"" {  } { { "mux2to1_64bit.bdf" "inst" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/mux2to1_64bit.bdf" { { 272 488 584 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688108297473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right_1bit shift_controller:inst1\|shift_right_1bit:inst " "Elaborating entity \"shift_right_1bit\" for hierarchy \"shift_controller:inst1\|shift_right_1bit:inst\"" {  } { { "shift_controller.bdf" "inst" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/shift_controller.bdf" { { 152 480 632 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688108297561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_1bit shift_controller:inst1\|shift_left_1bit:inst1 " "Elaborating entity \"shift_left_1bit\" for hierarchy \"shift_controller:inst1\|shift_left_1bit:inst1\"" {  } { { "shift_controller.bdf" "inst1" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/shift_controller.bdf" { { 248 480 632 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688108297649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_64bit ALU_64bit:inst " "Elaborating entity \"ALU_64bit\" for hierarchy \"ALU_64bit:inst\"" {  } { { "DATAPATH.bdf" "inst" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/DATAPATH.bdf" { { 160 584 768 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688108297741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isequal_64bit ALU_64bit:inst\|isequal_64bit:inst15 " "Elaborating entity \"isequal_64bit\" for hierarchy \"ALU_64bit:inst\|isequal_64bit:inst15\"" {  } { { "ALU_64bit.bdf" "inst15" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/ALU_64bit.bdf" { { 168 56 208 264 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688108297992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_self ALU_64bit:inst\|isequal_64bit:inst15\|and_self:inst1 " "Elaborating entity \"and_self\" for hierarchy \"ALU_64bit:inst\|isequal_64bit:inst15\|and_self:inst1\"" {  } { { "isequal_64bit.bdf" "inst1" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/isequal_64bit.bdf" { { 216 808 928 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688108298007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xnor_64bit ALU_64bit:inst\|isequal_64bit:inst15\|xnor_64bit:inst " "Elaborating entity \"xnor_64bit\" for hierarchy \"ALU_64bit:inst\|isequal_64bit:inst15\|xnor_64bit:inst\"" {  } { { "isequal_64bit.bdf" "inst" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/isequal_64bit.bdf" { { 216 560 720 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688108298025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_64bit ALU_64bit:inst\|full_adder_64bit:inst14 " "Elaborating entity \"full_adder_64bit\" for hierarchy \"ALU_64bit:inst\|full_adder_64bit:inst14\"" {  } { { "ALU_64bit.bdf" "inst14" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/ALU_64bit.bdf" { { 264 56 232 376 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688108298039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_sub_64bit ALU_64bit:inst\|full_sub_64bit:inst12 " "Elaborating entity \"full_sub_64bit\" for hierarchy \"ALU_64bit:inst\|full_sub_64bit:inst12\"" {  } { { "ALU_64bit.bdf" "inst12" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/ALU_64bit.bdf" { { 488 56 224 600 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688108298131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_64bit ALU_64bit:inst\|and_64bit:inst11 " "Elaborating entity \"and_64bit\" for hierarchy \"ALU_64bit:inst\|and_64bit:inst11\"" {  } { { "ALU_64bit.bdf" "inst11" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/ALU_64bit.bdf" { { 600 56 216 680 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688108298300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isgreater_64bit ALU_64bit:inst\|isgreater_64bit:inst10 " "Elaborating entity \"isgreater_64bit\" for hierarchy \"ALU_64bit:inst\|isgreater_64bit:inst10\"" {  } { { "ALU_64bit.bdf" "inst10" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/ALU_64bit.bdf" { { 680 56 208 776 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688108298313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_bit_0 ALU_64bit:inst\|set_bit_0:inst9 " "Elaborating entity \"set_bit_0\" for hierarchy \"ALU_64bit:inst\|set_bit_0:inst9\"" {  } { { "ALU_64bit.bdf" "inst9" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/ALU_64bit.bdf" { { 776 56 200 872 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688108298409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_bit_1 ALU_64bit:inst\|set_bit_1:inst8 " "Elaborating entity \"set_bit_1\" for hierarchy \"ALU_64bit:inst\|set_bit_1:inst8\"" {  } { { "ALU_64bit.bdf" "inst8" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/ALU_64bit.bdf" { { 872 56 200 968 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688108298426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_FILE_8_64BIT REG_FILE_8_64BIT:inst2 " "Elaborating entity \"REG_FILE_8_64BIT\" for hierarchy \"REG_FILE_8_64BIT:inst2\"" {  } { { "DATAPATH.bdf" "inst2" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/DATAPATH.bdf" { { 176 272 464 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688108298431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8TO1_64BIT REG_FILE_8_64BIT:inst2\|MUX_8TO1_64BIT:inst13 " "Elaborating entity \"MUX_8TO1_64BIT\" for hierarchy \"REG_FILE_8_64BIT:inst2\|MUX_8TO1_64BIT:inst13\"" {  } { { "REG_FILE_8_64BIT.bdf" "inst13" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_FILE_8_64BIT.bdf" { { 64 1232 1400 256 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688108298453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_CELL_64BIT REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12 " "Elaborating entity \"REG_CELL_64BIT\" for hierarchy \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\"" {  } { { "REG_FILE_8_64BIT.bdf" "inst12" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_FILE_8_64BIT.bdf" { { 80 744 880 208 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688108299334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_CELL_32BIT REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1 " "Elaborating entity \"REG_CELL_32BIT\" for hierarchy \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\"" {  } { { "REG_CELL_64BIT.bdf" "inst1" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_64BIT.bdf" { { 224 648 784 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688108299350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_CELL_16BIT REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5 " "Elaborating entity \"REG_CELL_16BIT\" for hierarchy \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\"" {  } { { "REG_CELL_32BIT.bdf" "inst5" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_32BIT.bdf" { { 304 744 880 432 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688108299366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_CELL_8BIT REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1 " "Elaborating entity \"REG_CELL_8BIT\" for hierarchy \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\"" {  } { { "REG_CELL_16BIT.bdf" "inst1" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_16BIT.bdf" { { 280 696 816 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688108299384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_CELL_1BIT REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst " "Elaborating entity \"REG_CELL_1BIT\" for hierarchy \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\"" {  } { { "REG_CELL_8BIT.bdf" "inst" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_8BIT.bdf" { { 56 624 720 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688108299398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_3TO8 REG_FILE_8_64BIT:inst2\|DECODER_3TO8:inst1 " "Elaborating entity \"DECODER_3TO8\" for hierarchy \"REG_FILE_8_64BIT:inst2\|DECODER_3TO8:inst1\"" {  } { { "REG_FILE_8_64BIT.bdf" "inst1" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_FILE_8_64BIT.bdf" { { 288 360 512 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688108299548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_64BIT REG_64BIT:inst4 " "Elaborating entity \"REG_64BIT\" for hierarchy \"REG_64BIT:inst4\"" {  } { { "DATAPATH.bdf" "inst4" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/DATAPATH.bdf" { { 128 1144 1288 224 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688108301262 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/XUANVIET/Documents/Zalo Received Files/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1688108303179 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1688108303179 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1688108310328 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688108310328 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2197 " "Implemented 2197 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1688108310749 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1688108310749 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2082 " "Implemented 2082 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1688108310749 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1688108310749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1027 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1027 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688108310834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 30 13:58:30 2023 " "Processing ended: Fri Jun 30 13:58:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688108310834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688108310834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688108310834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688108310834 ""}
