/opt/Xilinx/10.1/ISE/verilog/src/glbl.v
/home/ise/sf/ee533_cpu/cpu/dmem_write_protect.v
/home/ise/sf/ee533_cpu/cpu/perf_interface.v
/home/ise/sf/ee533_cpu/cpu/mux2_1_x3.v
/home/ise/sf/ee533_cpu/cpu/ip_extend.v
/home/ise/sf/ee533_cpu/cpu/decoder.v
/home/ise/sf/ee533_cpu/cpu/BEZ_BNEZ_detect.v
/home/ise/sf/ee533_cpu/cpu/mux2_to_1_x64.v
/home/ise/sf/ee533_cpu/cpu/Br_adder.v
/home/ise/sf/ee533_cpu/cpu/ID_EXreg.v
/home/ise/sf/ee533_cpu/cpu/signextend.v
/home/ise/sf/ee533_cpu/cpu/../alu/mux8_to_1_x64.v
/home/ise/sf/ee533_cpu/cpu/vadder64.v
/home/ise/sf/ee533_cpu/cpu/../alu/set_lsb.v
/home/ise/sf/ee533_cpu/cpu/../alu/comp_sign_extend.v
/home/ise/sf/ee533_cpu/cpu/../alu/lt65.v
/build/xfndry/K.39/rtf/verilog/src/unisims/LUT2.v
/home/ise/sf/ee533_cpu/cpu/gt65.v
/home/ise/sf/ee533_cpu/cpu/../alu/xnor64.v
/home/ise/sf/ee533_cpu/cpu/../alu/shift64.v
/home/ise/sf/ee533_cpu/cpu/../alu/or64.v
/home/ise/sf/ee533_cpu/cpu/../alu/and64.v
/home/ise/sf/ee533_cpu/cpu/alu64.vf
/build/xfndry/K.39/rtf/verilog/src/unisims/MUXCY_D.v
/build/xfndry/K.39/rtf/verilog/src/unisims/MUXCY.v
/build/xfndry/K.39/rtf/verilog/src/unisims/MUXCY_L.v
/home/ise/sf/ee533_cpu/cpu/datapath64bit.vf
/home/ise/sf/ee533_cpu/cpu/../convertable_fifo/out_data_mux.v
/home/ise/sf/ee533_cpu/cpu/../convertable_fifo/dff_9bit.v
/home/ise/sf/ee533_cpu/cpu/../convertable_fifo/fifo_write_module.v
/home/ise/sf/ee533_cpu/cpu/../convertable_fifo/ctrl_data_mux.v
/home/ise/sf/ee533_cpu/cpu/../convertable_fifo/cpu_write_mux.v
/build/xfndry/IP3_K.12/env/Databases/ip/export/rtf/verilog/src/XilinxCoreLib/BLK_MEM_GEN_V2_8.v
/build/xfndry/K.39/rtf/verilog/src/unisims/FDR.v
/build/xfndry/K.39/rtf/verilog/src/unisims/GND.v
/build/xfndry/IP3_K.12/env/Databases/ip/export/rtf/verilog/src/XilinxCoreLib/BLK_MEM_GEN_V2_7.v
/home/ise/sf/ee533_cpu/cpu/../convertable_fifo/mux4to1_64.v
/home/ise/sf/ee533_cpu/cpu/../convertable_fifo/pointer_extend.v
/home/ise/sf/ee533_cpu/cpu/../convertable_fifo/addr_mux.v
/home/ise/sf/ee533_cpu/cpu/../convertable_fifo/data_mux.v
/build/xfndry/K.39/rtf/verilog/src/unisims/VCC.v
/build/xfndry/K.39/rtf/verilog/src/unisims/FDCE.v
/home/ise/sf/ee533_cpu/cpu/CVTB_memory.vf
/home/ise/sf/ee533_cpu/cpu/../convertable_fifo/fifo_state_machine.v
/home/ise/sf/ee533_cpu/cpu/test_data_generator.v
/home/ise/sf/ee533_cpu/cpu/cpu_fifo.v
/home/ise/sf/ee533_cpu/cpu/cpu_fifo_tb.tfw
