{"version":"1.1.0","info":[["/home/milos/Projects/RISCVerilog/src/CPU/alu.v",[[[[[["alu",[[0,0],[1,39]],[[0,7],[0,10]],[],["module"]],[263,0]],[[["i_clk",[[7,6],[7,11]],[[7,6],[7,11]],["alu"],["port"]],["i_instruction",[[0,18],[0,31]],[[0,18],[0,31]],["alu"],["port","i_clk"]],["i_IR",[[0,33],[0,37]],[[0,33],[0,37]],["alu"],["port","i_instruction"]],["i_A",[[0,39],[0,42]],[[0,39],[0,42]],["alu"],["port","i_IR"]],["i_B",[[0,44],[0,47]],[[0,44],[0,47]],["alu"],["port","i_A"]],["i_PC",[[0,49],[0,53]],[[0,49],[0,53]],["alu"],["port","i_B"]],["i_state",[[0,55],[0,62]],[[0,55],[0,62]],["alu"],["port","i_PC"]],["o_load_regfile",[[0,64],[0,78]],[[0,64],[0,78]],["alu"],["port","i_state"]],["o_aluout",[[1,2],[1,10]],[[1,2],[1,10]],["alu"],["port","o_load_regfile"]],["o_jump_address",[[1,12],[1,26]],[[1,12],[1,26]],["alu"],["port","o_aluout"]],["o_jump_DV",[[1,28],[1,37]],[[1,28],[1,37]],["alu"],["port","o_jump_address"]],["i_instruction",[[8,6],[8,26]],[[8,13],[8,26]],["alu"],["port"]],["i_IR",[[9,6],[9,17]],[[9,13],[9,17]],["alu"],["port"]],["i_A",[[10,6],[10,16]],[[10,13],[10,16]],["alu"],["port"]],["i_B",[[11,6],[11,16]],[[11,13],[11,16]],["alu"],["port"]],["i_PC",[[12,6],[12,17]],[[12,13],[12,17]],["alu"],["port"]],["i_state",[[13,6],[13,13]],[[13,6],[13,13]],["alu"],["port"]],["o_aluout",[[14,7],[14,22]],[[14,14],[14,22]],["alu"],["port"]],["o_jump_address",[[15,7],[15,28]],[[15,14],[15,28]],["alu"],["port"]],["o_load_regfile",[[16,7],[16,21]],[[16,7],[16,21]],["alu"],["port"]],["o_jump_DV",[[17,7],[17,20]],[[17,11],[17,20]],["alu"],["port","reg"]],["r_result",[[23,0],[23,34]],[[23,18],[23,26]],["alu"],["variable","signed"]],["w_immed",[[26,0],[26,40]],[[26,19],[26,26]],["alu"],["variable","signed"]],["w_se_immed",[[27,0],[27,63]],[[27,19],[27,29]],["alu"],["variable","signed"]],["w_se_immedLUI",[[28,0],[28,61]],[[28,19],[28,32]],["alu"],["variable","signed"]],["w_branch_offset",[[30,0],[30,27]],[[30,12],[30,27]],["alu"],["variable","wire"]],["w_jal_offset",[[33,0],[33,24]],[[33,12],[33,24]],["alu"],["variable","wire"]],["r_address",[[36,0],[36,35]],[[36,18],[36,27]],["alu"],["variable","signed"]],["r_load_regfile",[[39,0],[39,25]],[[39,4],[39,18]],["alu"],["variable","reg"]],["r_pipeline",[[43,0],[43,29]],[[43,11],[43,21]],["alu"],["variable","reg"]],["w_unsigned_unsigned_product",[[45,0],[45,39]],[[45,12],[45,39]],["alu"],["variable","wire"]],["w_signed_signed_product",[[48,0],[48,35]],[[48,12],[48,35]],["alu"],["variable","wire"]],["w_signed_unsigned_product",[[51,0],[51,38]],[[51,13],[51,38]],["alu"],["variable","wire"]],["signed_quotient",[[54,0],[54,27]],[[54,12],[54,27]],["alu"],["variable","wire"]],["signed_remainder",[[54,0],[54,45]],[[54,29],[54,45]],["alu"],["variable","signed_quotient"]],["unsigned_quotient",[[55,0],[55,29]],[[55,12],[55,29]],["alu"],["variable","wire"]],["unsigned_remainder",[[55,0],[55,49]],[[55,31],[55,49]],["alu"],["variable","unsigned_quotient"]],["signed_divider",[[230,0],[244,1]],[[237,2],[237,16]],["alu"],["instance","lpm_divide"]],["unsigned_divider",[[246,0],[260,1]],[[253,2],[253,18]],["alu"],["instance","lpm_divide"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/CPU/control_unit.v",[[[[[["control_unit",[[0,0],[1,37]],[[0,7],[0,19]],[],["module"]],[73,0]],[[["i_clk",[[7,6],[7,11]],[[7,6],[7,11]],["control_unit"],["port"]],["i_bus_DV",[[0,27],[0,35]],[[0,27],[0,35]],["control_unit"],["port","i_clk"]],["i_instruction",[[0,37],[0,50]],[[0,37],[0,50]],["control_unit"],["port","i_bus_DV"]],["i_div_rem_finnished",[[0,52],[0,71]],[[0,52],[0,71]],["control_unit"],["port","i_instruction"]],["o_load_PC",[[1,2],[1,11]],[[1,2],[1,11]],["control_unit"],["port","i_div_rem_finnished"]],["o_state",[[1,13],[1,20]],[[1,13],[1,20]],["control_unit"],["port","o_load_PC"]],["o_start_fetch",[[1,22],[1,35]],[[1,22],[1,35]],["control_unit"],["port","o_state"]],["i_bus_DV",[[8,6],[8,14]],[[8,6],[8,14]],["control_unit"],["port"]],["i_instruction",[[9,6],[9,26]],[[9,13],[9,26]],["control_unit"],["port"]],["i_div_rem_finnished",[[10,6],[10,25]],[[10,6],[10,25]],["control_unit"],["port"]],["o_load_PC",[[11,7],[11,16]],[[11,7],[11,16]],["control_unit"],["port"]],["o_state",[[12,7],[12,14]],[[12,7],[12,14]],["control_unit"],["port"]],["o_start_fetch",[[13,7],[13,20]],[[13,7],[13,20]],["control_unit"],["port"]],["w_load_store_instruction",[[19,0],[19,81]],[[19,5],[19,29]],["control_unit"],["variable","wire"]],["w_div_rem_instruction",[[20,0],[20,79]],[[20,5],[20,26]],["control_unit"],["variable","wire"]],["r_state",[[22,0],[22,18]],[[22,4],[22,11]],["control_unit"],["variable","reg"]],["FETCH",[[25,0],[25,28]],[[25,5],[25,10]],["control_unit"],["variable","wire"]],["EXECUTE",[[26,0],[26,30]],[[26,5],[26,12]],["control_unit"],["variable","wire"]],["r_start_fetch",[[32,0],[32,24]],[[32,4],[32,17]],["control_unit"],["variable","reg"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/CPU/CPU_top.v",[[[[[["CPU_top",[[0,0],[14,2]],[[0,7],[0,14]],[],["module"]],[140,0]],[[["i_clk",[[1,2],[1,21]],[[1,16],[1,21]],["CPU_top"],["port","input"]],["i_bus_data",[[2,2],[2,26]],[[2,16],[2,26]],["CPU_top"],["port","input"]],["i_bus_DV",[[3,2],[3,24]],[[3,16],[3,24]],["CPU_top"],["port","input"]],["o_bus_data",[[4,2],[4,26]],[[4,16],[4,26]],["CPU_top"],["port","output"]],["o_bus_address",[[5,2],[5,29]],[[5,16],[5,29]],["CPU_top"],["port","output"]],["o_bus_DV",[[6,2],[6,24]],[[6,16],[6,24]],["CPU_top"],["port","output"]],["o_bhw",[[7,2],[7,21]],[[7,16],[7,21]],["CPU_top"],["port","output"]],["o_write_notread",[[8,2],[8,31]],[[8,16],[8,31]],["CPU_top"],["port","output"]],["o_regs",[[9,2],[9,24]],[[9,18],[9,24]],["CPU_top"],["port","output"]],["o_state",[[10,2],[10,16]],[[10,9],[10,16]],["CPU_top"],["port","output"]],["o_PC",[[11,2],[11,20]],[[11,16],[11,20]],["CPU_top"],["port","output"]],["o_IR",[[12,2],[12,20]],[[12,16],[12,20]],["CPU_top"],["port","output"]],["o_instruction",[[13,2],[13,29]],[[13,16],[13,29]],["CPU_top"],["port","output"]],["w_IR",[[17,0],[17,16]],[[17,12],[17,16]],["CPU_top"],["variable","wire"]],["w_instruction",[[19,0],[19,25]],[[19,12],[19,25]],["CPU_top"],["variable","wire"]],["w_fetch_over",[[21,0],[21,17]],[[21,5],[21,17]],["CPU_top"],["variable","wire"]],["w_PC",[[24,0],[24,16]],[[24,12],[24,16]],["CPU_top"],["variable","wire"]],["w_jump_address",[[26,0],[26,26]],[[26,12],[26,26]],["CPU_top"],["variable","wire"]],["w_jump_DV",[[27,0],[27,14]],[[27,5],[27,14]],["CPU_top"],["variable","wire"]],["w_state",[[30,0],[30,12]],[[30,5],[30,12]],["CPU_top"],["variable","wire"]],["w_load_PC",[[32,0],[32,14]],[[32,5],[32,14]],["CPU_top"],["variable","wire"]],["w_start_fetch",[[33,0],[33,18]],[[33,5],[33,18]],["CPU_top"],["variable","wire"]],["FETCH",[[35,0],[35,28]],[[35,5],[35,10]],["CPU_top"],["variable","wire"]],["EXECUTE",[[36,0],[36,30]],[[36,5],[36,12]],["CPU_top"],["variable","wire"]],["w_ALU_out",[[39,0],[39,21]],[[39,12],[39,21]],["CPU_top"],["variable","wire"]],["w_alu_requests_load_to_regfile",[[40,0],[40,35]],[[40,5],[40,35]],["CPU_top"],["variable","wire"]],["w_alu_exec",[[42,0],[42,15]],[[42,5],[42,15]],["CPU_top"],["variable","wire"]],["w_bus_data",[[46,0],[46,22]],[[46,12],[46,22]],["CPU_top"],["variable","wire"]],["w_bus_address",[[47,0],[47,25]],[[47,12],[47,25]],["CPU_top"],["variable","wire"]],["w_bus_DV",[[48,0],[48,20]],[[48,12],[48,20]],["CPU_top"],["variable","wire"]],["w_bhw",[[49,0],[49,17]],[[49,12],[49,17]],["CPU_top"],["variable","wire"]],["w_write_notread",[[50,0],[50,27]],[[50,12],[50,27]],["CPU_top"],["variable","wire"]],["w_loaded_value_from_memory",[[58,0],[58,38]],[[58,12],[58,38]],["CPU_top"],["variable","wire"]],["w_loaded_value_from_memory_DV",[[59,0],[59,41]],[[59,12],[59,41]],["CPU_top"],["variable","wire"]],["w_IR_value",[[61,0],[61,22]],[[61,12],[61,22]],["CPU_top"],["variable","wire"]],["w_IR_DV",[[62,0],[62,19]],[[62,12],[62,19]],["CPU_top"],["variable","wire"]],["w_ld_st_finnished",[[64,0],[64,22]],[[64,5],[64,22]],["CPU_top"],["variable","wire"]],["w_input_regfile",[[67,0],[68,98]],[[67,12],[67,27]],["CPU_top"],["variable","wire"]],["w_load_reg_file",[[70,0],[70,65]],[[70,5],[70,20]],["CPU_top"],["variable","wire"]],["w_registerout1",[[71,0],[71,26]],[[71,12],[71,26]],["CPU_top"],["variable","wire"]],["w_registerout2",[[72,0],[72,26]],[[72,12],[72,26]],["CPU_top"],["variable","wire"]],["m_IR",[[79,0],[80,88]],[[79,21],[79,25]],["CPU_top"],["instance","instruction_register"]],["m_PC",[[88,0],[89,37]],[[88,16],[88,20]],["CPU_top"],["instance","program_counter"]],["m_State",[[97,0],[101,51]],[[97,13],[97,20]],["CPU_top"],["instance","control_unit"]],["m_RegFile",[[109,0],[111,18]],[[109,14],[109,23]],["CPU_top"],["instance","register_file"]],["m_ALU",[[119,0],[122,57]],[[119,4],[119,9]],["CPU_top"],["instance","alu"]],["m_load_store",[[130,0],[136,76]],[[130,11],[130,23]],["CPU_top"],["instance","load_store"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/CPU/instruction_register.v",[[[[[["instruction_register",[[0,0],[0,83]],[[0,7],[0,27]],[],["module"]],[121,0]],[[["clk",[[6,13],[6,16]],[[6,13],[6,16]],["instruction_register"],["port"]],["in",[[0,33],[0,35]],[[0,33],[0,35]],["instruction_register"],["port","clk"]],["valid",[[0,37],[0,42]],[[0,37],[0,42]],["instruction_register"],["port","in"]],["state",[[0,44],[0,49]],[[0,44],[0,49]],["instruction_register"],["port","valid"]],["out",[[0,51],[0,54]],[[0,51],[0,54]],["instruction_register"],["port","state"]],["instruction",[[0,56],[0,67]],[[0,56],[0,67]],["instruction_register"],["port","out"]],["o_fetch_over",[[0,69],[0,81]],[[0,69],[0,81]],["instruction_register"],["port","instruction"]],["in",[[7,6],[7,15]],[[7,13],[7,15]],["instruction_register"],["port"]],["valid",[[8,13],[8,18]],[[8,13],[8,18]],["instruction_register"],["port"]],["state",[[9,13],[9,18]],[[9,13],[9,18]],["instruction_register"],["port"]],["out",[[10,7],[10,17]],[[10,14],[10,17]],["instruction_register"],["port"]],["instruction",[[11,7],[11,25]],[[11,14],[11,25]],["instruction_register"],["port"]],["o_fetch_over",[[12,7],[12,19]],[[12,7],[12,19]],["instruction_register"],["port"]],["r_IR",[[18,0],[18,23]],[[18,11],[18,15]],["instruction_register"],["variable","reg"]],["r_instruction",[[21,0],[21,31]],[[21,10],[21,23]],["instruction_register"],["variable","reg"]],["r_fetch_over",[[24,0],[24,23]],[[24,4],[24,16]],["instruction_register"],["variable","reg"]],["FETCH",[[27,0],[27,26]],[[27,5],[27,10]],["instruction_register"],["variable","wire"]],["EXECUTE",[[28,0],[28,28]],[[28,5],[28,12]],["instruction_register"],["variable","wire"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/CPU/load_store.v",[[[[[["load_store",[[0,0],[25,2]],[[0,7],[0,17]],[],["module"]],[236,0]],[[["i_clk",[[1,2],[1,25]],[[1,20],[1,25]],["load_store"],["port","wire"]],["i_instruction",[[2,2],[2,33]],[[2,20],[2,33]],["load_store"],["port","wire"]],["i_regout1",[[3,2],[3,29]],[[3,20],[3,29]],["load_store"],["port","wire"]],["i_regout2",[[4,2],[4,29]],[[4,20],[4,29]],["load_store"],["port","wire"]],["i_PC",[[5,2],[5,24]],[[5,20],[5,24]],["load_store"],["port","wire"]],["i_IR",[[6,2],[6,24]],[[6,20],[6,24]],["load_store"],["port","wire"]],["i_state",[[7,2],[7,27]],[[7,20],[7,27]],["load_store"],["port","wire"]],["i_input_bus_DV",[[8,2],[8,34]],[[8,20],[8,34]],["load_store"],["port","wire"]],["i_input_bus_data",[[9,2],[9,36]],[[9,20],[9,36]],["load_store"],["port","wire"]],["i_start_fetch",[[10,2],[10,33]],[[10,20],[10,33]],["load_store"],["port","wire"]],["o_bhw",[[12,2],[12,32]],[[12,20],[12,25]],["load_store"],["port","reg"]],["o_bus_address",[[13,2],[13,41]],[[13,20],[13,33]],["load_store"],["port","reg"]],["o_bus_data",[[14,2],[14,38]],[[14,20],[14,30]],["load_store"],["port","reg"]],["o_bus_DV",[[15,2],[15,35]],[[15,20],[15,28]],["load_store"],["port","reg"]],["o_write_notread",[[16,2],[16,42]],[[16,20],[16,35]],["load_store"],["port","reg"]],["o_loaded_value",[[18,2],[18,42]],[[18,20],[18,34]],["load_store"],["port","reg"]],["o_loaded_value_DV",[[19,2],[19,44]],[[19,20],[19,37]],["load_store"],["port","reg"]],["o_IR_value",[[21,2],[21,38]],[[21,20],[21,30]],["load_store"],["port","reg"]],["o_IR_DV",[[22,2],[22,34]],[[22,20],[22,27]],["load_store"],["port","reg"]],["o_ld_st_finnished",[[24,2],[24,37]],[[24,20],[24,37]],["load_store"],["port","output"]],["w_se_load_offset",[[31,0],[31,69]],[[31,19],[31,35]],["load_store"],["variable","signed"]],["w_se_store_offset",[[32,0],[32,81]],[[32,19],[32,36]],["load_store"],["variable","signed"]],["r_local_state",[[34,0],[34,24]],[[34,4],[34,17]],["load_store"],["variable","reg"]],["r_first_fetch",[[35,0],[35,24]],[[35,4],[35,17]],["load_store"],["variable","reg"]],["READY",[[37,0],[37,32]],[[37,19],[37,24]],["load_store"],["localparam","integer"]],["WAITING",[[38,0],[38,34]],[[38,19],[38,26]],["load_store"],["localparam","integer"]],["integer_number_of_fetch",[[40,0],[40,39]],[[40,8],[40,31]],["load_store"],["variable","integer"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/CPU/program_counter.v",[[[[[["program_counter",[[0,0],[0,74]],[[0,7],[0,22]],[],["module"]],[41,0]],[[["i_clk",[[6,6],[6,11]],[[6,6],[6,11]],["program_counter"],["port"]],["i_jump_address",[[0,30],[0,44]],[[0,30],[0,44]],["program_counter"],["port","i_clk"]],["i_jump_DV",[[0,46],[0,55]],[[0,46],[0,55]],["program_counter"],["port","i_jump_address"]],["i_load_PC",[[0,57],[0,66]],[[0,57],[0,66]],["program_counter"],["port","i_jump_DV"]],["o_PC",[[0,68],[0,72]],[[0,68],[0,72]],["program_counter"],["port","i_load_PC"]],["i_load_PC",[[7,6],[7,15]],[[7,6],[7,15]],["program_counter"],["port"]],["i_jump_DV",[[8,6],[8,15]],[[8,6],[8,15]],["program_counter"],["port"]],["i_jump_address",[[9,6],[9,27]],[[9,13],[9,27]],["program_counter"],["port"]],["o_PC",[[10,7],[10,18]],[[10,14],[10,18]],["program_counter"],["port"]],["r_PC",[[16,0],[16,23]],[[16,11],[16,15]],["program_counter"],["variable","reg"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/CPU/register_file.v",[[[[[["register_file",[[0,0],[1,32]],[[0,7],[0,20]],[],["module"]],[99,0]],[[["i_clk",[[7,13],[7,18]],[[7,13],[7,18]],["register_file"],["port"]],["i_data",[[0,28],[0,34]],[[0,28],[0,34]],["register_file"],["port","i_clk"]],["i_IR",[[0,36],[0,40]],[[0,36],[0,40]],["register_file"],["port","i_data"]],["i_load",[[0,42],[0,48]],[[0,42],[0,48]],["register_file"],["port","i_IR"]],["o_regout1",[[1,2],[1,11]],[[1,2],[1,11]],["register_file"],["port","i_load"]],["o_regout2",[[1,13],[1,22]],[[1,13],[1,22]],["register_file"],["port","o_regout1"]],["o_regs",[[1,24],[1,30]],[[1,24],[1,30]],["register_file"],["port","o_regout2"]],["i_load",[[8,13],[8,19]],[[8,13],[8,19]],["register_file"],["port"]],["i_data",[[9,6],[9,19]],[[9,13],[9,19]],["register_file"],["port"]],["i_IR",[[10,6],[10,17]],[[10,13],[10,17]],["register_file"],["port"]],["o_regout1",[[11,7],[11,23]],[[11,14],[11,23]],["register_file"],["port"]],["o_regout2",[[12,7],[12,23]],[[12,14],[12,23]],["register_file"],["port"]],["o_regs",[[13,7],[13,22]],[[13,16],[13,22]],["register_file"],["port"]],["regfile",[[19,0],[19,32]],[[19,18],[19,25]],["register_file"],["variable","signed"]],["w_select_regin",[[20,0],[20,38]],[[20,11],[20,25]],["register_file"],["variable","wire"]],["w_select_regout1",[[21,0],[21,41]],[[21,11],[21,27]],["register_file"],["variable","wire"]],["w_select_regout2",[[22,0],[22,41]],[[22,11],[22,27]],["register_file"],["variable","wire"]],["reg0",[[54,0],[54,29]],[[54,12],[54,16]],["register_file"],["variable","wire"]],["reg1",[[55,0],[55,29]],[[55,12],[55,16]],["register_file"],["variable","wire"]],["reg2",[[56,0],[56,29]],[[56,12],[56,16]],["register_file"],["variable","wire"]],["reg3",[[57,0],[57,29]],[[57,12],[57,16]],["register_file"],["variable","wire"]],["reg4",[[58,0],[58,29]],[[58,12],[58,16]],["register_file"],["variable","wire"]],["reg5",[[59,0],[59,29]],[[59,12],[59,16]],["register_file"],["variable","wire"]],["reg6",[[60,0],[60,29]],[[60,12],[60,16]],["register_file"],["variable","wire"]],["reg7",[[61,0],[61,29]],[[61,12],[61,16]],["register_file"],["variable","wire"]],["reg8",[[62,0],[62,29]],[[62,12],[62,16]],["register_file"],["variable","wire"]],["reg9",[[63,0],[63,29]],[[63,12],[63,16]],["register_file"],["variable","wire"]],["reg10",[[64,0],[64,31]],[[64,12],[64,17]],["register_file"],["variable","wire"]],["reg11",[[65,0],[65,31]],[[65,12],[65,17]],["register_file"],["variable","wire"]],["reg12",[[66,0],[66,31]],[[66,12],[66,17]],["register_file"],["variable","wire"]],["reg13",[[67,0],[67,31]],[[67,12],[67,17]],["register_file"],["variable","wire"]],["reg14",[[68,0],[68,31]],[[68,12],[68,17]],["register_file"],["variable","wire"]],["reg15",[[69,0],[69,31]],[[69,12],[69,17]],["register_file"],["variable","wire"]],["reg16",[[70,0],[70,31]],[[70,12],[70,17]],["register_file"],["variable","wire"]],["reg17",[[71,0],[71,31]],[[71,12],[71,17]],["register_file"],["variable","wire"]],["reg18",[[72,0],[72,31]],[[72,12],[72,17]],["register_file"],["variable","wire"]],["reg19",[[73,0],[73,31]],[[73,12],[73,17]],["register_file"],["variable","wire"]],["reg20",[[74,0],[74,31]],[[74,12],[74,17]],["register_file"],["variable","wire"]],["reg21",[[75,0],[75,31]],[[75,12],[75,17]],["register_file"],["variable","wire"]],["reg22",[[76,0],[76,31]],[[76,12],[76,17]],["register_file"],["variable","wire"]],["reg23",[[77,0],[77,31]],[[77,12],[77,17]],["register_file"],["variable","wire"]],["reg24",[[78,0],[78,31]],[[78,12],[78,17]],["register_file"],["variable","wire"]],["reg25",[[79,0],[79,31]],[[79,12],[79,17]],["register_file"],["variable","wire"]],["reg26",[[80,0],[80,31]],[[80,12],[80,17]],["register_file"],["variable","wire"]],["reg27",[[81,0],[81,31]],[[81,12],[81,17]],["register_file"],["variable","wire"]],["reg28",[[82,0],[82,31]],[[82,12],[82,17]],["register_file"],["variable","wire"]],["reg29",[[83,0],[83,31]],[[83,12],[83,17]],["register_file"],["variable","wire"]],["reg30",[[84,0],[84,31]],[[84,12],[84,17]],["register_file"],["variable","wire"]],["reg31",[[85,0],[85,31]],[[85,12],[85,17]],["register_file"],["variable","wire"]],["i",[[88,0],[88,17]],[[88,8],[88,9]],["register_file"],["variable","integer"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/DE0_TOP.v",[[[[[["DE0_TOP",[[41,0],[106,2]],[[41,7],[41,14]],[],["module"]],[320,9]],[[["CLOCK_50",[[109,8],[109,16]],[[109,8],[109,16]],["DE0_TOP"],["port"]],["CLOCK_50_2",[[43,4],[43,14]],[[43,4],[43,14]],["DE0_TOP"],["port","CLOCK_50"]],["BUTTON",[[44,4],[44,10]],[[44,4],[44,10]],["DE0_TOP"],["port","CLOCK_50_2"]],["SW",[[45,4],[45,6]],[[45,4],[45,6]],["DE0_TOP"],["port","BUTTON"]],["HEX0_D",[[46,4],[46,10]],[[46,4],[46,10]],["DE0_TOP"],["port","SW"]],["HEX0_DP",[[47,4],[47,11]],[[47,4],[47,11]],["DE0_TOP"],["port","HEX0_D"]],["HEX1_D",[[48,4],[48,10]],[[48,4],[48,10]],["DE0_TOP"],["port","HEX0_DP"]],["HEX1_DP",[[49,4],[49,11]],[[49,4],[49,11]],["DE0_TOP"],["port","HEX1_D"]],["HEX2_D",[[50,4],[50,10]],[[50,4],[50,10]],["DE0_TOP"],["port","HEX1_DP"]],["HEX2_DP",[[51,4],[51,11]],[[51,4],[51,11]],["DE0_TOP"],["port","HEX2_D"]],["HEX3_D",[[52,4],[52,10]],[[52,4],[52,10]],["DE0_TOP"],["port","HEX2_DP"]],["HEX3_DP",[[53,4],[53,11]],[[53,4],[53,11]],["DE0_TOP"],["port","HEX3_D"]],["LEDG",[[54,4],[54,8]],[[54,4],[54,8]],["DE0_TOP"],["port","HEX3_DP"]],["UART_TXD",[[55,4],[55,12]],[[55,4],[55,12]],["DE0_TOP"],["port","LEDG"]],["UART_RXD",[[56,4],[56,12]],[[56,4],[56,12]],["DE0_TOP"],["port","UART_TXD"]],["UART_CTS",[[57,4],[57,12]],[[57,4],[57,12]],["DE0_TOP"],["port","UART_RXD"]],["UART_RTS",[[58,4],[58,12]],[[58,4],[58,12]],["DE0_TOP"],["port","UART_CTS"]],["DRAM_DQ",[[59,4],[59,11]],[[59,4],[59,11]],["DE0_TOP"],["port","UART_RTS"]],["DRAM_ADDR",[[60,4],[60,13]],[[60,4],[60,13]],["DE0_TOP"],["port","DRAM_DQ"]],["DRAM_LDQM",[[61,4],[61,13]],[[61,4],[61,13]],["DE0_TOP"],["port","DRAM_ADDR"]],["DRAM_UDQM",[[62,4],[62,13]],[[62,4],[62,13]],["DE0_TOP"],["port","DRAM_LDQM"]],["DRAM_WE_N",[[63,4],[63,13]],[[63,4],[63,13]],["DE0_TOP"],["port","DRAM_UDQM"]],["DRAM_CAS_N",[[64,4],[64,14]],[[64,4],[64,14]],["DE0_TOP"],["port","DRAM_WE_N"]],["DRAM_RAS_N",[[65,4],[65,14]],[[65,4],[65,14]],["DE0_TOP"],["port","DRAM_CAS_N"]],["DRAM_CS_N",[[66,4],[66,13]],[[66,4],[66,13]],["DE0_TOP"],["port","DRAM_RAS_N"]],["DRAM_BA_0",[[67,4],[67,13]],[[67,4],[67,13]],["DE0_TOP"],["port","DRAM_CS_N"]],["DRAM_BA_1",[[68,4],[68,13]],[[68,4],[68,13]],["DE0_TOP"],["port","DRAM_BA_0"]],["DRAM_CLK",[[69,4],[69,12]],[[69,4],[69,12]],["DE0_TOP"],["port","DRAM_BA_1"]],["DRAM_CKE",[[70,4],[70,12]],[[70,4],[70,12]],["DE0_TOP"],["port","DRAM_CLK"]],["FL_DQ",[[71,4],[71,9]],[[71,4],[71,9]],["DE0_TOP"],["port","DRAM_CKE"]],["FL_DQ15_AM1",[[72,4],[72,15]],[[72,4],[72,15]],["DE0_TOP"],["port","FL_DQ"]],["FL_ADDR",[[73,4],[73,11]],[[73,4],[73,11]],["DE0_TOP"],["port","FL_DQ15_AM1"]],["FL_WE_N",[[74,4],[74,11]],[[74,4],[74,11]],["DE0_TOP"],["port","FL_ADDR"]],["FL_RST_N",[[75,4],[75,12]],[[75,4],[75,12]],["DE0_TOP"],["port","FL_WE_N"]],["FL_OE_N",[[76,4],[76,11]],[[76,4],[76,11]],["DE0_TOP"],["port","FL_RST_N"]],["FL_CE_N",[[77,4],[77,11]],[[77,4],[77,11]],["DE0_TOP"],["port","FL_OE_N"]],["FL_WP_N",[[78,4],[78,11]],[[78,4],[78,11]],["DE0_TOP"],["port","FL_CE_N"]],["FL_BYTE_N",[[79,4],[79,13]],[[79,4],[79,13]],["DE0_TOP"],["port","FL_WP_N"]],["FL_RY",[[80,4],[80,9]],[[80,4],[80,9]],["DE0_TOP"],["port","FL_BYTE_N"]],["LCD_BLON",[[81,4],[81,12]],[[81,4],[81,12]],["DE0_TOP"],["port","FL_RY"]],["LCD_RW",[[82,4],[82,10]],[[82,4],[82,10]],["DE0_TOP"],["port","LCD_BLON"]],["LCD_EN",[[83,4],[83,10]],[[83,4],[83,10]],["DE0_TOP"],["port","LCD_RW"]],["LCD_RS",[[84,4],[84,10]],[[84,4],[84,10]],["DE0_TOP"],["port","LCD_EN"]],["LCD_DATA",[[85,4],[85,12]],[[85,4],[85,12]],["DE0_TOP"],["port","LCD_RS"]],["SD_DAT0",[[86,4],[86,11]],[[86,4],[86,11]],["DE0_TOP"],["port","LCD_DATA"]],["SD_DAT3",[[87,4],[87,11]],[[87,4],[87,11]],["DE0_TOP"],["port","SD_DAT0"]],["SD_CMD",[[88,4],[88,10]],[[88,4],[88,10]],["DE0_TOP"],["port","SD_DAT3"]],["SD_CLK",[[89,4],[89,10]],[[89,4],[89,10]],["DE0_TOP"],["port","SD_CMD"]],["SD_WP_N",[[90,4],[90,11]],[[90,4],[90,11]],["DE0_TOP"],["port","SD_CLK"]],["PS2_KBDAT",[[91,4],[91,13]],[[91,4],[91,13]],["DE0_TOP"],["port","SD_WP_N"]],["PS2_KBCLK",[[92,4],[92,13]],[[92,4],[92,13]],["DE0_TOP"],["port","PS2_KBDAT"]],["PS2_MSDAT",[[93,4],[93,13]],[[93,4],[93,13]],["DE0_TOP"],["port","PS2_KBCLK"]],["PS2_MSCLK",[[94,4],[94,13]],[[94,4],[94,13]],["DE0_TOP"],["port","PS2_MSDAT"]],["VGA_HS",[[95,4],[95,10]],[[95,4],[95,10]],["DE0_TOP"],["port","PS2_MSCLK"]],["VGA_VS",[[96,4],[96,10]],[[96,4],[96,10]],["DE0_TOP"],["port","VGA_HS"]],["VGA_R",[[97,4],[97,9]],[[97,4],[97,9]],["DE0_TOP"],["port","VGA_VS"]],["VGA_G",[[98,4],[98,9]],[[98,4],[98,9]],["DE0_TOP"],["port","VGA_R"]],["VGA_B",[[99,4],[99,9]],[[99,4],[99,9]],["DE0_TOP"],["port","VGA_G"]],["GPIO0_CLKIN",[[100,4],[100,15]],[[100,4],[100,15]],["DE0_TOP"],["port","VGA_B"]],["GPIO0_CLKOUT",[[101,4],[101,16]],[[101,4],[101,16]],["DE0_TOP"],["port","GPIO0_CLKIN"]],["GPIO0_D",[[102,4],[102,11]],[[102,4],[102,11]],["DE0_TOP"],["port","GPIO0_CLKOUT"]],["GPIO1_CLKIN",[[103,4],[103,15]],[[103,4],[103,15]],["DE0_TOP"],["port","GPIO0_D"]],["GPIO1_CLKOUT",[[104,4],[104,16]],[[104,4],[104,16]],["DE0_TOP"],["port","GPIO1_CLKIN"]],["GPIO1_D",[[105,4],[105,11]],[[105,4],[105,11]],["DE0_TOP"],["port","GPIO1_CLKOUT"]],["CLOCK_50_2",[[110,8],[110,18]],[[110,8],[110,18]],["DE0_TOP"],["port"]],["BUTTON",[[112,8],[112,20]],[[112,14],[112,20]],["DE0_TOP"],["port"]],["SW",[[114,8],[114,16]],[[114,14],[114,16]],["DE0_TOP"],["port"]],["HEX0_D",[[116,9],[116,21]],[[116,15],[116,21]],["DE0_TOP"],["port"]],["HEX0_DP",[[117,9],[117,16]],[[117,9],[117,16]],["DE0_TOP"],["port"]],["HEX1_D",[[118,9],[118,21]],[[118,15],[118,21]],["DE0_TOP"],["port"]],["HEX1_DP",[[119,9],[119,16]],[[119,9],[119,16]],["DE0_TOP"],["port"]],["HEX2_D",[[120,9],[120,21]],[[120,15],[120,21]],["DE0_TOP"],["port"]],["HEX2_DP",[[121,9],[121,16]],[[121,9],[121,16]],["DE0_TOP"],["port"]],["HEX3_D",[[122,9],[122,21]],[[122,15],[122,21]],["DE0_TOP"],["port"]],["HEX3_DP",[[123,9],[123,16]],[[123,9],[123,16]],["DE0_TOP"],["port"]],["LEDG",[[125,9],[125,19]],[[125,15],[125,19]],["DE0_TOP"],["port"]],["UART_TXD",[[128,9],[128,17]],[[128,9],[128,17]],["DE0_TOP"],["port"]],["UART_RXD",[[129,8],[129,16]],[[129,8],[129,16]],["DE0_TOP"],["port"]],["UART_CTS",[[130,9],[130,17]],[[130,9],[130,17]],["DE0_TOP"],["port"]],["UART_RTS",[[131,8],[131,16]],[[131,8],[131,16]],["DE0_TOP"],["port"]],["DRAM_DQ",[[133,8],[133,22]],[[133,15],[133,22]],["DE0_TOP"],["port"]],["DRAM_ADDR",[[134,9],[134,25]],[[134,16],[134,25]],["DE0_TOP"],["port"]],["DRAM_LDQM",[[135,9],[135,18]],[[135,9],[135,18]],["DE0_TOP"],["port"]],["DRAM_UDQM",[[136,9],[136,18]],[[136,9],[136,18]],["DE0_TOP"],["port"]],["DRAM_WE_N",[[137,9],[137,18]],[[137,9],[137,18]],["DE0_TOP"],["port"]],["DRAM_CAS_N",[[138,9],[138,19]],[[138,9],[138,19]],["DE0_TOP"],["port"]],["DRAM_RAS_N",[[139,9],[139,19]],[[139,9],[139,19]],["DE0_TOP"],["port"]],["DRAM_CS_N",[[140,9],[140,18]],[[140,9],[140,18]],["DE0_TOP"],["port"]],["DRAM_BA_0",[[141,9],[141,18]],[[141,9],[141,18]],["DE0_TOP"],["port"]],["DRAM_BA_1",[[142,9],[142,18]],[[142,9],[142,18]],["DE0_TOP"],["port"]],["DRAM_CLK",[[143,9],[143,17]],[[143,9],[143,17]],["DE0_TOP"],["port"]],["DRAM_CKE",[[144,9],[144,17]],[[144,9],[144,17]],["DE0_TOP"],["port"]],["FL_DQ",[[146,8],[146,20]],[[146,15],[146,20]],["DE0_TOP"],["port"]],["FL_DQ15_AM1",[[147,8],[147,19]],[[147,8],[147,19]],["DE0_TOP"],["port"]],["FL_ADDR",[[148,9],[148,23]],[[148,16],[148,23]],["DE0_TOP"],["port"]],["FL_WE_N",[[149,9],[149,16]],[[149,9],[149,16]],["DE0_TOP"],["port"]],["FL_RST_N",[[150,9],[150,17]],[[150,9],[150,17]],["DE0_TOP"],["port"]],["FL_OE_N",[[151,9],[151,16]],[[151,9],[151,16]],["DE0_TOP"],["port"]],["FL_CE_N",[[152,9],[152,16]],[[152,9],[152,16]],["DE0_TOP"],["port"]],["FL_WP_N",[[153,9],[153,16]],[[153,9],[153,16]],["DE0_TOP"],["port"]],["FL_BYTE_N",[[154,9],[154,18]],[[154,9],[154,18]],["DE0_TOP"],["port"]],["FL_RY",[[155,8],[155,13]],[[155,8],[155,13]],["DE0_TOP"],["port"]],["LCD_DATA",[[157,8],[157,22]],[[157,14],[157,22]],["DE0_TOP"],["port"]],["LCD_BLON",[[158,9],[158,17]],[[158,9],[158,17]],["DE0_TOP"],["port"]],["LCD_RW",[[159,9],[159,15]],[[159,9],[159,15]],["DE0_TOP"],["port"]],["LCD_EN",[[160,9],[160,15]],[[160,9],[160,15]],["DE0_TOP"],["port"]],["LCD_RS",[[161,9],[161,15]],[[161,9],[161,15]],["DE0_TOP"],["port"]],["SD_DAT0",[[163,8],[163,15]],[[163,8],[163,15]],["DE0_TOP"],["port"]],["SD_DAT3",[[164,8],[164,15]],[[164,8],[164,15]],["DE0_TOP"],["port"]],["SD_CMD",[[165,8],[165,14]],[[165,8],[165,14]],["DE0_TOP"],["port"]],["SD_CLK",[[166,9],[166,15]],[[166,9],[166,15]],["DE0_TOP"],["port"]],["SD_WP_N",[[167,8],[167,15]],[[167,8],[167,15]],["DE0_TOP"],["port"]],["PS2_KBDAT",[[169,8],[169,17]],[[169,8],[169,17]],["DE0_TOP"],["port"]],["PS2_KBCLK",[[170,8],[170,17]],[[170,8],[170,17]],["DE0_TOP"],["port"]],["PS2_MSDAT",[[171,8],[171,17]],[[171,8],[171,17]],["DE0_TOP"],["port"]],["PS2_MSCLK",[[172,8],[172,17]],[[172,8],[172,17]],["DE0_TOP"],["port"]],["VGA_HS",[[174,9],[174,15]],[[174,9],[174,15]],["DE0_TOP"],["port"]],["VGA_VS",[[175,9],[175,15]],[[175,9],[175,15]],["DE0_TOP"],["port"]],["VGA_R",[[176,9],[176,20]],[[176,15],[176,20]],["DE0_TOP"],["port"]],["VGA_G",[[177,9],[177,20]],[[177,15],[177,20]],["DE0_TOP"],["port"]],["VGA_B",[[178,9],[178,20]],[[178,15],[178,20]],["DE0_TOP"],["port"]],["GPIO0_CLKIN",[[180,8],[180,25]],[[180,14],[180,25]],["DE0_TOP"],["port"]],["GPIO0_CLKOUT",[[181,9],[181,27]],[[181,15],[181,27]],["DE0_TOP"],["port"]],["GPIO0_D",[[182,8],[182,22]],[[182,15],[182,22]],["DE0_TOP"],["port"]],["GPIO1_CLKIN",[[183,8],[183,25]],[[183,14],[183,25]],["DE0_TOP"],["port"]],["GPIO1_CLKOUT",[[184,9],[184,27]],[[184,15],[184,27]],["DE0_TOP"],["port"]],["GPIO1_D",[[185,8],[185,22]],[[185,15],[185,22]],["DE0_TOP"],["port"]],["i_clk",[[191,2],[191,23]],[[191,7],[191,12]],["DE0_TOP"],["variable","wire"]],["w_input_bus_data",[[192,2],[192,30]],[[192,14],[192,30]],["DE0_TOP"],["variable","wire"]],["w_input_bus_DV",[[193,2],[193,21]],[[193,7],[193,21]],["DE0_TOP"],["variable","wire"]],["w_output_bus_data",[[194,2],[194,31]],[[194,14],[194,31]],["DE0_TOP"],["variable","wire"]],["w_output_bus_address",[[195,2],[195,34]],[[195,14],[195,34]],["DE0_TOP"],["variable","wire"]],["w_output_bus_DV",[[196,2],[196,22]],[[196,7],[196,22]],["DE0_TOP"],["variable","wire"]],["w_output_bhw",[[197,2],[197,25]],[[197,13],[197,25]],["DE0_TOP"],["variable","wire"]],["w_output_write_notread",[[198,2],[198,29]],[[198,7],[198,29]],["DE0_TOP"],["variable","wire"]],["w_regs",[[199,2],[199,22]],[[199,16],[199,22]],["DE0_TOP"],["variable","wire"]],["w_reg",[[200,2],[200,19]],[[200,14],[200,19]],["DE0_TOP"],["variable","wire"]],["w_state",[[201,2],[201,14]],[[201,7],[201,14]],["DE0_TOP"],["variable","wire"]],["w_PC",[[202,2],[202,18]],[[202,14],[202,18]],["DE0_TOP"],["variable","wire"]],["w_IR",[[203,2],[203,18]],[[203,14],[203,18]],["DE0_TOP"],["variable","wire"]],["w_gpu_address",[[205,2],[205,27]],[[205,14],[205,27]],["DE0_TOP"],["variable","wire"]],["w_gpu_data",[[206,2],[206,23]],[[206,13],[206,23]],["DE0_TOP"],["variable","wire"]],["w_hex",[[208,2],[208,19]],[[208,14],[208,19]],["DE0_TOP"],["variable","wire"]],["cpu",[[214,2],[227,3]],[[214,10],[214,13]],["DE0_TOP"],["instance","CPU_top"]],["memory",[[229,2],[269,3]],[[229,13],[229,19]],["DE0_TOP"],["instance","memory_top"]],["GPU",[[274,2],[283,3]],[[274,6],[274,9]],["DE0_TOP"],["instance","gpu"]],["regs_mux",[[286,2],[290,3]],[[286,15],[286,23]],["DE0_TOP"],["instance","mux_1024to32"]],["w_mux_print",[[292,2],[292,25]],[[292,14],[292,25]],["DE0_TOP"],["variable","wire"]],["print_mux",[[293,2],[300,3]],[[293,11],[293,20]],["DE0_TOP"],["instance","mux_4to1"]],["w_print",[[302,2],[302,51]],[[302,14],[302,21]],["DE0_TOP"],["variable","wire"]],["print",[[303,2],[310,3]],[[303,22],[303,27]],["DE0_TOP"],["instance","seven_segment_32bit"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/Memory/cache_altera_dualport.v",[[[[[["cache_altera_dualport",[[0,0],[16,2]],[[0,7],[0,28]],[],["module"]],[85,0]],[[["DATA_WIDTH",[[1,4],[1,28]],[[1,14],[1,24]],["cache_altera_dualport"],["parameter-port","parameter"]],["ADDR_WIDTH",[[2,4],[2,29]],[[2,14],[2,24]],["cache_altera_dualport"],["parameter-port","parameter"]],["i_clk",[[5,4],[5,20]],[[5,15],[5,20]],["cache_altera_dualport"],["port","wire"]],["i_data",[[6,4],[6,38]],[[6,32],[6,38]],["cache_altera_dualport"],["port","wire"]],["i_address",[[7,4],[7,41]],[[7,32],[7,41]],["cache_altera_dualport"],["port","wire"]],["i_write",[[8,4],[8,22]],[[8,15],[8,22]],["cache_altera_dualport"],["port","wire"]],["i_request",[[9,4],[9,24]],[[9,15],[9,24]],["cache_altera_dualport"],["port","wire"]],["o_data",[[10,4],[10,39]],[[10,33],[10,39]],["cache_altera_dualport"],["port","wire"]],["o_data_DV",[[11,4],[11,24]],[[11,15],[11,24]],["cache_altera_dualport"],["port","reg"]],["i_address_b",[[14,4],[14,43]],[[14,32],[14,43]],["cache_altera_dualport"],["port","wire"]],["o_data_b",[[15,4],[15,41]],[[15,33],[15,41]],["cache_altera_dualport"],["port","wire"]],["w_wr",[[19,0],[19,31]],[[19,5],[19,9]],["cache_altera_dualport"],["variable","wire"]],["w_data",[[20,0],[20,23]],[[20,10],[20,16]],["cache_altera_dualport"],["variable","reg"]],["altsyncram_component",[[24,0],[52,1]],[[24,11],[24,31]],["cache_altera_dualport"],["instance","altsyncram"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/Memory/cache_altera.v",[[[[[["cache_altera",[[0,0],[11,2]],[[0,7],[0,19]],[],["module"]],[73,0]],[[["DATA_WIDTH",[[1,4],[1,28]],[[1,14],[1,24]],["cache_altera"],["parameter-port","parameter"]],["ADDR_WIDTH",[[2,4],[2,29]],[[2,14],[2,24]],["cache_altera"],["parameter-port","parameter"]],["i_clk",[[4,2],[4,18]],[[4,13],[4,18]],["cache_altera"],["port","wire"]],["i_data",[[5,2],[5,36]],[[5,30],[5,36]],["cache_altera"],["port","wire"]],["i_address",[[6,2],[6,39]],[[6,30],[6,39]],["cache_altera"],["port","wire"]],["i_write",[[7,2],[7,20]],[[7,13],[7,20]],["cache_altera"],["port","wire"]],["i_request",[[8,2],[8,22]],[[8,13],[8,22]],["cache_altera"],["port","wire"]],["o_data",[[9,2],[9,37]],[[9,31],[9,37]],["cache_altera"],["port","wire"]],["o_data_DV",[[10,2],[10,22]],[[10,13],[10,22]],["cache_altera"],["port","reg"]],["w_wr",[[17,0],[17,31]],[[17,5],[17,9]],["cache_altera"],["variable","wire"]],["altsyncram_component",[[19,0],[43,1]],[[19,11],[19,31]],["cache_altera"],["instance","altsyncram"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/Memory/gpio_interface.v",[[[[[["gpio_interface",[[0,0],[13,2]],[[0,7],[0,21]],[],["module"]],[36,0]],[[["i_clk",[[1,2],[1,18]],[[1,13],[1,18]],["gpio_interface"],["port","wire"]],["i_data",[[2,2],[2,25]],[[2,19],[2,25]],["gpio_interface"],["port","wire"]],["i_address",[[3,2],[3,29]],[[3,20],[3,29]],["gpio_interface"],["port","wire"]],["i_write",[[4,2],[4,20]],[[4,13],[4,20]],["gpio_interface"],["port","wire"]],["i_request",[[5,2],[5,22]],[[5,13],[5,22]],["gpio_interface"],["port","wire"]],["o_data",[[6,2],[6,26]],[[6,20],[6,26]],["gpio_interface"],["port","wire"]],["o_data_DV",[[7,2],[7,22]],[[7,13],[7,22]],["gpio_interface"],["port","reg"]],["i_gpio_data",[[9,2],[9,30]],[[9,19],[9,30]],["gpio_interface"],["port","wire"]],["i_gpio_control",[[10,2],[10,33]],[[10,19],[10,33]],["gpio_interface"],["port","wire"]],["o_gpio_control",[[12,2],[12,34]],[[12,20],[12,34]],["gpio_interface"],["port","wire"]],["r_control",[[15,0],[15,26]],[[15,10],[15,19]],["gpio_interface"],["variable","reg"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/Memory/hex_mem.v",[[[[[["hex_mem",[[0,0],[9,2]],[[0,7],[0,14]],[],["module"]],[36,0]],[[["i_clk",[[1,2],[1,18]],[[1,13],[1,18]],["hex_mem"],["port","wire"]],["i_data",[[2,2],[2,25]],[[2,19],[2,25]],["hex_mem"],["port","wire"]],["i_address",[[3,2],[3,29]],[[3,20],[3,29]],["hex_mem"],["port","wire"]],["i_write",[[4,2],[4,20]],[[4,13],[4,20]],["hex_mem"],["port","wire"]],["i_request",[[5,2],[5,22]],[[5,13],[5,22]],["hex_mem"],["port","wire"]],["o_data",[[6,2],[6,26]],[[6,20],[6,26]],["hex_mem"],["port","wire"]],["o_data_DV",[[7,2],[7,22]],[[7,13],[7,22]],["hex_mem"],["port","reg"]],["o_hex_display",[[8,2],[8,34]],[[8,21],[8,34]],["hex_mem"],["port","wire"]],["mem",[[11,0],[11,19]],[[11,10],[11,13]],["hex_mem"],["variable","reg"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/Memory/memory_map.v",[[[[[["memory_map",[[0,0],[10,2]],[[0,7],[0,17]],[],["module"]],[32,9]],[[["i_address",[[1,4],[1,31]],[[1,22],[1,31]],["memory_map"],["port","wire"]],["o_bootloader_DV",[[2,4],[2,31]],[[2,16],[2,31]],["memory_map"],["port","wire"]],["o_sdram_DV",[[3,4],[3,26]],[[3,16],[3,26]],["memory_map"],["port","wire"]],["o_gpu_DV",[[4,4],[4,24]],[[4,16],[4,24]],["memory_map"],["port","wire"]],["o_ps2_DV",[[5,4],[5,24]],[[5,16],[5,24]],["memory_map"],["port","wire"]],["o_gpio_DV",[[6,4],[6,25]],[[6,16],[6,25]],["memory_map"],["port","wire"]],["o_hex_DV",[[7,4],[7,24]],[[7,16],[7,24]],["memory_map"],["port","wire"]],["o_test_DV",[[8,4],[8,25]],[[8,16],[8,25]],["memory_map"],["port","wire"]],["o_sd_card_DV",[[9,4],[9,28]],[[9,16],[9,28]],["memory_map"],["port","wire"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/Memory/memory_top.v",[[[[[["memory_top",[[0,0],[41,2]],[[0,7],[0,17]],[],["module"]],[395,9]],[[["i_clk",[[1,4],[1,28]],[[1,23],[1,28]],["memory_top"],["port","input"]],["i_bus_data",[[2,4],[2,33]],[[2,23],[2,33]],["memory_top"],["port","input"]],["i_bus_address",[[3,4],[3,36]],[[3,23],[3,36]],["memory_top"],["port","input"]],["i_bus_DV",[[4,4],[4,31]],[[4,23],[4,31]],["memory_top"],["port","input"]],["i_bhw",[[5,4],[5,28]],[[5,23],[5,28]],["memory_top"],["port","input"]],["i_write_notread",[[6,4],[6,38]],[[6,23],[6,38]],["memory_top"],["port","input"]],["o_bus_data",[[7,4],[7,33]],[[7,23],[7,33]],["memory_top"],["port","output"]],["o_bus_DV",[[8,4],[8,31]],[[8,23],[8,31]],["memory_top"],["port","output"]],["SDRAM_B0",[[9,4],[9,31]],[[9,23],[9,31]],["memory_top"],["port","wire"]],["SDRAM_B1",[[10,4],[10,31]],[[10,23],[10,31]],["memory_top"],["port","wire"]],["SDRAM_DQMH",[[11,4],[11,33]],[[11,23],[11,33]],["memory_top"],["port","wire"]],["SDRAM_DQML",[[12,4],[12,33]],[[12,23],[12,33]],["memory_top"],["port","wire"]],["SDRAM_WE",[[13,4],[13,31]],[[13,23],[13,31]],["memory_top"],["port","wire"]],["SDRAM_CAS",[[14,4],[14,32]],[[14,23],[14,32]],["memory_top"],["port","wire"]],["SDRAM_RAS",[[15,4],[15,32]],[[15,23],[15,32]],["memory_top"],["port","wire"]],["SDRAM_CS",[[16,4],[16,31]],[[16,23],[16,31]],["memory_top"],["port","wire"]],["SDRAM_CLK",[[17,4],[17,32]],[[17,23],[17,32]],["memory_top"],["port","wire"]],["SDRAM_CKE",[[18,4],[18,32]],[[18,23],[18,32]],["memory_top"],["port","wire"]],["SDRAM_A",[[19,4],[19,30]],[[19,23],[19,30]],["memory_top"],["port","wire"]],["SDRAM_D",[[20,4],[20,30]],[[20,23],[20,30]],["memory_top"],["port","wire"]],["i_gpu_address",[[22,4],[22,31]],[[22,18],[22,31]],["memory_top"],["port","input"]],["o_gpu_data",[[23,4],[23,28]],[[23,18],[23,28]],["memory_top"],["port","output"]],["o_hex",[[25,4],[25,23]],[[25,18],[25,23]],["memory_top"],["port","output"]],["i_gpio_data",[[27,4],[27,28]],[[27,17],[27,28]],["memory_top"],["port","input"]],["i_gpio_control",[[28,4],[28,31]],[[28,17],[28,31]],["memory_top"],["port","input"]],["o_gpio_control",[[29,4],[29,31]],[[29,17],[29,31]],["memory_top"],["port","output"]],["o_test_pass",[[31,4],[31,29]],[[31,18],[31,29]],["memory_top"],["port","output"]],["i_ps2_clk",[[33,4],[33,19]],[[33,10],[33,19]],["memory_top"],["port","input"]],["i_ps2_data",[[34,4],[34,20]],[[34,10],[34,20]],["memory_top"],["port","input"]],["SD_DAT0",[[36,4],[36,18]],[[36,11],[36,18]],["memory_top"],["port","inout"]],["SD_DAT3",[[37,4],[37,18]],[[37,11],[37,18]],["memory_top"],["port","inout"]],["SD_CMD",[[38,4],[38,17]],[[38,11],[38,17]],["memory_top"],["port","inout"]],["SD_CLK",[[39,4],[39,17]],[[39,11],[39,17]],["memory_top"],["port","output"]],["SD_WP_N",[[40,4],[40,18]],[[40,11],[40,18]],["memory_top"],["port","input"]],["r_mdr",[[48,2],[48,53]],[[48,14],[48,19]],["memory_top"],["variable","reg"]],["r_mar",[[49,2],[49,19]],[[49,14],[49,19]],["memory_top"],["variable","reg"]],["r_bhw",[[50,2],[50,19]],[[50,14],[50,19]],["memory_top"],["variable","reg"]],["r_write",[[51,2],[51,21]],[[51,14],[51,21]],["memory_top"],["variable","reg"]],["r_send",[[52,2],[52,27]],[[52,14],[52,20]],["memory_top"],["variable","reg"]],["r_counter",[[53,2],[53,23]],[[53,14],[53,23]],["memory_top"],["variable","reg"]],["w_mar",[[55,2],[55,19]],[[55,14],[55,19]],["memory_top"],["variable","wire"]],["w_write",[[56,2],[56,21]],[[56,14],[56,21]],["memory_top"],["variable","wire"]],["r_mdr_out",[[59,2],[59,53]],[[59,14],[59,23]],["memory_top"],["variable","reg"]],["w_sdram_DV",[[67,2],[67,17]],[[67,7],[67,17]],["memory_top"],["variable","wire"]],["w_sdram_receive",[[68,2],[68,22]],[[68,7],[68,22]],["memory_top"],["variable","wire"]],["w_sdram_data_byte",[[69,2],[69,30]],[[69,13],[69,30]],["memory_top"],["variable","wire"]],["w_bootloader_DV",[[74,2],[74,22]],[[74,7],[74,22]],["memory_top"],["variable","wire"]],["w_bootloader_receive",[[75,2],[75,27]],[[75,7],[75,27]],["memory_top"],["variable","wire"]],["w_bootloader_data_byte",[[76,2],[76,35]],[[76,13],[76,35]],["memory_top"],["variable","wire"]],["w_gpu_DV",[[80,2],[80,15]],[[80,7],[80,15]],["memory_top"],["variable","wire"]],["w_gpu_receive",[[81,2],[81,20]],[[81,7],[81,20]],["memory_top"],["variable","wire"]],["w_gpu_data_byte",[[82,2],[82,28]],[[82,13],[82,28]],["memory_top"],["variable","wire"]],["w_hex_DV",[[86,2],[86,15]],[[86,7],[86,15]],["memory_top"],["variable","wire"]],["w_hex_receive",[[87,2],[87,20]],[[87,7],[87,20]],["memory_top"],["variable","wire"]],["w_hex_data_byte",[[88,2],[88,28]],[[88,13],[88,28]],["memory_top"],["variable","wire"]],["w_gpio_DV",[[92,2],[92,16]],[[92,7],[92,16]],["memory_top"],["variable","wire"]],["w_gpio_receive",[[93,2],[93,21]],[[93,7],[93,21]],["memory_top"],["variable","wire"]],["w_gpio_data_byte",[[94,2],[94,29]],[[94,13],[94,29]],["memory_top"],["variable","wire"]],["w_ps2_DV",[[98,2],[98,15]],[[98,7],[98,15]],["memory_top"],["variable","wire"]],["w_ps2_receive",[[99,2],[99,20]],[[99,7],[99,20]],["memory_top"],["variable","wire"]],["w_ps2_data_byte",[[100,2],[100,28]],[[100,13],[100,28]],["memory_top"],["variable","wire"]],["w_test_DV",[[104,2],[104,16]],[[104,7],[104,16]],["memory_top"],["variable","wire"]],["w_test_receive",[[105,2],[105,21]],[[105,7],[105,21]],["memory_top"],["variable","wire"]],["w_test_data_byte",[[106,2],[106,29]],[[106,13],[106,29]],["memory_top"],["variable","wire"]],["w_sd_card_DV",[[110,2],[110,19]],[[110,7],[110,19]],["memory_top"],["variable","wire"]],["w_sd_card_receive",[[111,2],[111,24]],[[111,7],[111,24]],["memory_top"],["variable","wire"]],["w_sd_card_data_byte",[[112,2],[112,32]],[[112,13],[112,32]],["memory_top"],["variable","wire"]],["w_read_data",[[116,2],[116,24]],[[116,13],[116,24]],["memory_top"],["variable","wire"]],["w_global_receive",[[127,2],[127,23]],[[127,7],[127,23]],["memory_top"],["variable","wire"]],["w_data_to_submodule",[[138,2],[138,32]],[[138,13],[138,32]],["memory_top"],["variable","wire"]],["r_request",[[146,2],[146,22]],[[146,6],[146,15]],["memory_top"],["variable","reg"]],["status",[[148,2],[148,19]],[[148,6],[148,12]],["memory_top"],["variable","reg"]],["WAITING",[[149,2],[149,36]],[[149,21],[149,28]],["memory_top"],["localparam","integer"]],["FETCHING",[[150,2],[150,37]],[[150,21],[150,29]],["memory_top"],["localparam","integer"]],["sub_status",[[152,2],[152,23]],[[152,6],[152,16]],["memory_top"],["variable","reg"]],["TOSEND",[[153,2],[153,35]],[[153,21],[153,27]],["memory_top"],["localparam","integer"]],["WAITINGFORRESPONSE",[[154,2],[154,47]],[[154,21],[154,39]],["memory_top"],["localparam","integer"]],["memory_map",[[160,2],[170,3]],[[160,13],[160,23]],["memory_top"],["instance","memory_map"]],["bootloader",[[190,2],[201,3]],[[193,4],[193,14]],["memory_top"],["instance","cache_altera"]],["gpu",[[208,2],[224,3]],[[211,4],[211,7]],["memory_top"],["instance","cache_altera_dualport"]],["hex_mem",[[230,2],[240,3]],[[230,10],[230,17]],["memory_top"],["instance","hex_mem"]],["sdram",[[246,2],[267,3]],[[246,19],[246,24]],["memory_top"],["instance","sdram_controller"]],["gpio_mem",[[273,2],[285,3]],[[273,17],[273,25]],["memory_top"],["instance","gpio_interface"]],["ps2_mem",[[291,2],[302,3]],[[291,16],[291,23]],["memory_top"],["instance","ps2_interface"]],["test_mem",[[308,2],[318,3]],[[308,11],[308,19]],["memory_top"],["instance","test_mem"]],["sd_card",[[324,2],[338,3]],[[324,14],[324,21]],["memory_top"],["instance","sd_card_mem"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/Memory/sd_card_mem.v",[[[[[["sd_card_mem",[[0,0],[14,2]],[[0,7],[0,18]],[],["module"]],[141,11]],[[["i_clk",[[1,4],[1,20]],[[1,15],[1,20]],["sd_card_mem"],["port","wire"]],["i_data",[[2,4],[2,27]],[[2,21],[2,27]],["sd_card_mem"],["port","wire"]],["i_address",[[3,4],[3,31]],[[3,22],[3,31]],["sd_card_mem"],["port","wire"]],["i_write",[[4,4],[4,22]],[[4,15],[4,22]],["sd_card_mem"],["port","wire"]],["i_request",[[5,4],[5,24]],[[5,15],[5,24]],["sd_card_mem"],["port","wire"]],["o_data",[[6,4],[6,28]],[[6,22],[6,28]],["sd_card_mem"],["port","wire"]],["o_data_DV",[[7,4],[7,24]],[[7,15],[7,24]],["sd_card_mem"],["port","reg"]],["SD_DAT0",[[9,4],[9,18]],[[9,11],[9,18]],["sd_card_mem"],["port","inout"]],["SD_DAT3",[[10,4],[10,18]],[[10,11],[10,18]],["sd_card_mem"],["port","inout"]],["SD_CMD",[[11,4],[11,17]],[[11,11],[11,17]],["sd_card_mem"],["port","inout"]],["SD_CLK",[[12,4],[12,17]],[[12,11],[12,17]],["sd_card_mem"],["port","output"]],["SD_WP_N",[[13,4],[13,18]],[[13,11],[13,18]],["sd_card_mem"],["port","input"]],["w_wr",[[17,2],[17,53]],[[17,7],[17,11]],["sd_card_mem"],["variable","wire"]],["w_data_mem",[[18,2],[18,23]],[[18,13],[18,23]],["sd_card_mem"],["variable","wire"]],["r_sd_card_address",[[22,2],[22,39]],[[22,13],[22,30]],["sd_card_mem"],["variable","reg"]],["w_sd_card_address",[[23,2],[23,51]],[[23,14],[23,31]],["sd_card_mem"],["variable","wire"]],["r_sd_card_control",[[25,2],[25,37]],[[25,12],[25,29]],["sd_card_mem"],["variable","reg"]],["w_sd_card_control",[[26,2],[26,50]],[[26,13],[26,30]],["sd_card_mem"],["variable","wire"]],["w_data_from_mem_to_sd",[[28,2],[28,34]],[[28,13],[28,34]],["sd_card_mem"],["variable","wire"]],["w_data_from_sd_to_mem",[[29,2],[29,34]],[[29,13],[29,34]],["sd_card_mem"],["variable","wire"]],["w_addr_from_sd_to_mem",[[30,2],[30,35]],[[30,14],[30,35]],["sd_card_mem"],["variable","wire"]],["o_statusreg",[[32,2],[32,24]],[[32,13],[32,24]],["sd_card_mem"],["variable","wire"]],["o_write_statusreg",[[33,2],[33,24]],[[33,7],[33,24]],["sd_card_mem"],["variable","wire"]],["o_sd_wr_nrd",[[35,2],[35,18]],[[35,7],[35,18]],["sd_card_mem"],["variable","wire"]],["o_req",[[36,2],[36,12]],[[36,7],[36,12]],["sd_card_mem"],["variable","wire"]],["m_sd_card",[[73,2],[90,3]],[[73,21],[73,30]],["sd_card_mem"],["instance","sd_card_controller"]],["altsyncram_component",[[93,2],[119,3]],[[93,13],[93,33]],["sd_card_mem"],["instance","altsyncram"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/Memory/test_mem.v",[[[[[["test_mem",[[0,0],[9,2]],[[0,7],[0,15]],[],["module"]],[64,0]],[[["i_clk",[[1,2],[1,18]],[[1,13],[1,18]],["test_mem"],["port","wire"]],["i_data",[[2,2],[2,25]],[[2,19],[2,25]],["test_mem"],["port","wire"]],["i_address",[[3,2],[3,29]],[[3,20],[3,29]],["test_mem"],["port","wire"]],["i_write",[[4,2],[4,20]],[[4,13],[4,20]],["test_mem"],["port","wire"]],["i_request",[[5,2],[5,22]],[[5,13],[5,22]],["test_mem"],["port","wire"]],["o_data",[[6,2],[6,26]],[[6,20],[6,26]],["test_mem"],["port","wire"]],["o_data_DV",[[7,2],[7,22]],[[7,13],[7,22]],["test_mem"],["port","reg"]],["o_test_pass",[[8,2],[8,32]],[[8,21],[8,32]],["test_mem"],["port","wire"]],["mem",[[11,0],[11,20]],[[11,10],[11,13]],["test_mem"],["variable","reg"]],["offset",[[12,0],[12,22]],[[12,10],[12,16]],["test_mem"],["variable","reg"]],["i",[[36,0],[36,9]],[[36,8],[36,9]],["test_mem"],["variable","integer"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/modules/mux_1024to32.v",[[[[[["mux_1024to32",[[0,0],[4,2]],[[0,7],[0,19]],[],["module"]],[77,9]],[[["data_in",[[1,4],[1,26]],[[1,19],[1,26]],["mux_1024to32"],["port","input"]],["sel",[[2,4],[2,19]],[[2,16],[2,19]],["mux_1024to32"],["port","input"]],["data_out",[[3,4],[3,30]],[[3,22],[3,30]],["mux_1024to32"],["port","reg"]],["data_0",[[6,0],[6,35]],[[6,12],[6,18]],["mux_1024to32"],["variable","wire"]],["data_1",[[7,0],[7,36]],[[7,12],[7,18]],["mux_1024to32"],["variable","wire"]],["data_2",[[8,0],[8,36]],[[8,12],[8,18]],["mux_1024to32"],["variable","wire"]],["data_3",[[9,0],[9,37]],[[9,12],[9,18]],["mux_1024to32"],["variable","wire"]],["data_4",[[10,0],[10,38]],[[10,12],[10,18]],["mux_1024to32"],["variable","wire"]],["data_5",[[11,0],[11,38]],[[11,12],[11,18]],["mux_1024to32"],["variable","wire"]],["data_6",[[12,0],[12,38]],[[12,12],[12,18]],["mux_1024to32"],["variable","wire"]],["data_7",[[13,0],[13,38]],[[13,12],[13,18]],["mux_1024to32"],["variable","wire"]],["data_8",[[14,0],[14,38]],[[14,12],[14,18]],["mux_1024to32"],["variable","wire"]],["data_9",[[15,0],[15,38]],[[15,12],[15,18]],["mux_1024to32"],["variable","wire"]],["data_10",[[16,0],[16,38]],[[16,12],[16,19]],["mux_1024to32"],["variable","wire"]],["data_11",[[17,0],[17,38]],[[17,12],[17,19]],["mux_1024to32"],["variable","wire"]],["data_12",[[18,0],[18,38]],[[18,12],[18,19]],["mux_1024to32"],["variable","wire"]],["data_13",[[19,0],[19,38]],[[19,12],[19,19]],["mux_1024to32"],["variable","wire"]],["data_14",[[20,0],[20,38]],[[20,12],[20,19]],["mux_1024to32"],["variable","wire"]],["data_15",[[21,0],[21,38]],[[21,12],[21,19]],["mux_1024to32"],["variable","wire"]],["data_16",[[22,0],[22,38]],[[22,12],[22,19]],["mux_1024to32"],["variable","wire"]],["data_17",[[23,0],[23,38]],[[23,12],[23,19]],["mux_1024to32"],["variable","wire"]],["data_18",[[24,0],[24,38]],[[24,12],[24,19]],["mux_1024to32"],["variable","wire"]],["data_19",[[25,0],[25,38]],[[25,12],[25,19]],["mux_1024to32"],["variable","wire"]],["data_20",[[26,0],[26,38]],[[26,12],[26,19]],["mux_1024to32"],["variable","wire"]],["data_21",[[27,0],[27,38]],[[27,12],[27,19]],["mux_1024to32"],["variable","wire"]],["data_22",[[28,0],[28,38]],[[28,12],[28,19]],["mux_1024to32"],["variable","wire"]],["data_23",[[29,0],[29,38]],[[29,12],[29,19]],["mux_1024to32"],["variable","wire"]],["data_24",[[30,0],[30,38]],[[30,12],[30,19]],["mux_1024to32"],["variable","wire"]],["data_25",[[31,0],[31,38]],[[31,12],[31,19]],["mux_1024to32"],["variable","wire"]],["data_26",[[32,0],[32,38]],[[32,12],[32,19]],["mux_1024to32"],["variable","wire"]],["data_27",[[33,0],[33,38]],[[33,12],[33,19]],["mux_1024to32"],["variable","wire"]],["data_28",[[34,0],[34,38]],[[34,12],[34,19]],["mux_1024to32"],["variable","wire"]],["data_29",[[35,0],[35,38]],[[35,12],[35,19]],["mux_1024to32"],["variable","wire"]],["data_30",[[36,0],[36,38]],[[36,12],[36,19]],["mux_1024to32"],["variable","wire"]],["data_31",[[37,0],[37,39]],[[37,12],[37,19]],["mux_1024to32"],["variable","wire"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/modules/mux_4to1.v",[[[[[["mux_4to1",[[0,0],[7,2]],[[0,7],[0,15]],[],["module"]],[16,9]],[[["data_in0",[[1,4],[1,25]],[[1,17],[1,25]],["mux_4to1"],["port","input"]],["data_in1",[[2,4],[2,25]],[[2,17],[2,25]],["mux_4to1"],["port","input"]],["data_in2",[[3,4],[3,25]],[[3,17],[3,25]],["mux_4to1"],["port","input"]],["data_in3",[[4,4],[4,25]],[[4,17],[4,25]],["mux_4to1"],["port","input"]],["sel",[[5,4],[5,19]],[[5,16],[5,19]],["mux_4to1"],["port","input"]],["data_out",[[6,4],[6,26]],[[6,18],[6,26]],["mux_4to1"],["port","output"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/modules/risingEdge.v",[[[[[["risingEdge",[[0,0],[2,13]],[[0,7],[0,17]],[],["module"]],[12,0]],[[["sig",[[0,19],[0,28]],[[0,25],[0,28]],["risingEdge"],["port","input"]],["clk",[[1,2],[1,11]],[[1,8],[1,11]],["risingEdge"],["port","input"]],["pe",[[2,2],[2,11]],[[2,9],[2,11]],["risingEdge"],["port","output"]],["sig_dly",[[4,0],[4,13]],[[4,6],[4,13]],["risingEdge"],["variable","reg"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/modules/seven_segment_32bit.v",[[[[[["seven_segment_32bit",[[0,0],[7,2]],[[0,7],[0,26]],[],["module"]],[36,0]],[[["i_data",[[1,2],[1,26]],[[1,20],[1,26]],["seven_segment_32bit"],["port","wire"]],["i_mode",[[2,2],[2,19]],[[2,13],[2,19]],["seven_segment_32bit"],["port","wire"]],["o_hex0",[[3,2],[3,26]],[[3,20],[3,26]],["seven_segment_32bit"],["port","wire"]],["o_hex1",[[4,2],[4,26]],[[4,20],[4,26]],["seven_segment_32bit"],["port","wire"]],["o_hex2",[[5,2],[5,26]],[[5,20],[5,26]],["seven_segment_32bit"],["port","wire"]],["o_hex3",[[6,2],[6,26]],[[6,20],[6,26]],["seven_segment_32bit"],["port","wire"]],["w_data",[[9,0],[9,58]],[[9,12],[9,18]],["seven_segment_32bit"],["variable","wire"]],["seg0",[[11,0],[15,61]],[[11,30],[11,34]],["seven_segment_32bit"],["instance","seven_segment_digit_interface"]],["seg1",[[17,0],[21,61]],[[17,30],[17,34]],["seven_segment_32bit"],["instance","seven_segment_digit_interface"]],["seg2",[[23,0],[27,61]],[[23,30],[23,34]],["seven_segment_32bit"],["instance","seven_segment_digit_interface"]],["seg3",[[29,0],[33,61]],[[29,30],[29,34]],["seven_segment_32bit"],["instance","seven_segment_digit_interface"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/modules/seven_segment_digit_interface.v",[[[[[["seven_segment_digit_interface",[[0,0],[18,2]],[[0,7],[0,36]],[],["module"]],[48,9]],[[["x3",[[2,4],[2,12]],[[2,10],[2,12]],["seven_segment_digit_interface"],["port","input"]],["x2",[[3,4],[3,12]],[[3,10],[3,12]],["seven_segment_digit_interface"],["port","input"]],["x1",[[4,4],[4,12]],[[4,10],[4,12]],["seven_segment_digit_interface"],["port","input"]],["x0",[[5,4],[5,12]],[[5,10],[5,12]],["seven_segment_digit_interface"],["port","input"]],["dot",[[6,4],[6,13]],[[6,10],[6,13]],["seven_segment_digit_interface"],["port","input"]],["en",[[7,4],[7,12]],[[7,10],[7,12]],["seven_segment_digit_interface"],["port","input"]],["a",[[10,4],[10,16]],[[10,15],[10,16]],["seven_segment_digit_interface"],["port","reg"]],["b",[[11,4],[11,16]],[[11,15],[11,16]],["seven_segment_digit_interface"],["port","reg"]],["c",[[12,4],[12,16]],[[12,15],[12,16]],["seven_segment_digit_interface"],["port","reg"]],["d",[[13,4],[13,16]],[[13,15],[13,16]],["seven_segment_digit_interface"],["port","reg"]],["e",[[14,4],[14,16]],[[14,15],[14,16]],["seven_segment_digit_interface"],["port","reg"]],["f",[[15,4],[15,16]],[[15,15],[15,16]],["seven_segment_digit_interface"],["port","reg"]],["g",[[16,4],[16,16]],[[16,15],[16,16]],["seven_segment_digit_interface"],["port","reg"]],["dp",[[17,4],[17,13]],[[17,11],[17,13]],["seven_segment_digit_interface"],["port","output"]],["bcat",[[20,4],[20,18]],[[20,14],[20,18]],["seven_segment_digit_interface"],["variable","reg"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/my_memory/mainMemory.v",[[[[[["mainMemory",[[0,0],[9,2]],[[0,7],[0,17]],[],["module"]],[85,9]],[[["request",[[1,2],[1,27]],[[1,20],[1,27]],["mainMemory"],["port","input"]],["bhw",[[2,2],[2,23]],[[2,20],[2,23]],["mainMemory"],["port","input"]],["WR_nRD",[[3,2],[3,26]],[[3,20],[3,26]],["mainMemory"],["port","input"]],["ADR",[[4,2],[4,23]],[[4,20],[4,23]],["mainMemory"],["port","input"]],["DATA",[[5,2],[5,24]],[[5,20],[5,24]],["mainMemory"],["port","input"]],["DATAOUT",[[6,2],[6,27]],[[6,20],[6,27]],["mainMemory"],["port","reg"]],["send",[[7,2],[7,24]],[[7,20],[7,24]],["mainMemory"],["port","output"]],["CLK",[[8,2],[8,23]],[[8,20],[8,23]],["mainMemory"],["port","input"]],["STACK_BASE",[[11,0],[11,33]],[[11,11],[11,21]],["mainMemory"],["localparam"]],["mem",[[13,0],[13,22]],[[13,10],[13,13]],["mainMemory"],["variable","reg"]],["stack",[[14,0],[14,22]],[[14,10],[14,15]],["mainMemory"],["variable","reg"]],["sendReg",[[15,0],[15,11]],[[15,4],[15,11]],["mainMemory"],["variable","reg"]],["risingEdgeInst",[[16,0],[16,63]],[[16,11],[16,25]],["mainMemory"],["instance","risingEdge"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/PS2/debouncer.v",[[[[[["debouncer",[[0,0],[4,2]],[[0,7],[0,16]],[],["module"]],[35,9]],[[["i_clk",[[1,4],[1,15]],[[1,10],[1,15]],["debouncer"],["port","input"]],["i_in",[[2,4],[2,14]],[[2,10],[2,14]],["debouncer"],["port","input"]],["o_out",[[3,4],[3,20]],[[3,15],[3,20]],["debouncer"],["port","reg"]],["N",[[6,4],[6,20]],[[6,14],[6,15]],["debouncer"],["parameter"]],["count",[[9,4],[9,25]],[[9,16],[9,21]],["debouncer"],["variable","reg"]],["i_in_reg",[[10,4],[10,20]],[[10,8],[10,16]],["debouncer"],["variable","reg"]],["i_in_stable",[[11,4],[11,23]],[[11,8],[11,19]],["debouncer"],["variable","reg"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/PS2/ps2_interface.v",[[[[[["ps2_interface",[[0,0],[10,2]],[[0,7],[0,20]],[],["module"]],[99,0]],[[["i_ps2_data",[[1,2],[1,18]],[[1,8],[1,18]],["ps2_interface"],["port","input"]],["i_ps2_clk",[[2,2],[2,17]],[[2,8],[2,17]],["ps2_interface"],["port","input"]],["i_data",[[3,2],[3,20]],[[3,14],[3,20]],["ps2_interface"],["port","input"]],["i_address",[[4,2],[4,24]],[[4,15],[4,24]],["ps2_interface"],["port","input"]],["i_clk",[[5,2],[5,13]],[[5,8],[5,13]],["ps2_interface"],["port","input"]],["i_request",[[6,2],[6,17]],[[6,8],[6,17]],["ps2_interface"],["port","input"]],["i_write",[[7,2],[7,15]],[[7,8],[7,15]],["ps2_interface"],["port","input"]],["o_data",[[8,2],[8,21]],[[8,15],[8,21]],["ps2_interface"],["port","output"]],["o_data_DV",[[9,2],[9,18]],[[9,9],[9,18]],["ps2_interface"],["port","output"]],["w_code",[[12,2],[12,19]],[[12,13],[12,19]],["ps2_interface"],["variable","wire"]],["w_ncode",[[13,2],[13,14]],[[13,7],[13,14]],["ps2_interface"],["variable","wire"]],["r_control",[[14,2],[14,28]],[[14,12],[14,21]],["ps2_interface"],["variable","reg"]],["r_break",[[15,2],[15,20]],[[15,6],[15,13]],["ps2_interface"],["variable","reg"]],["r_o_data_DV",[[16,2],[16,24]],[[16,6],[16,17]],["ps2_interface"],["variable","reg"]],["Break",[[18,2],[19,60]],[[18,13],[18,18]],["ps2_interface"],["localparam"]],["keyboard",[[24,2],[25,35]],[[24,6],[24,14]],["ps2_interface"],["instance","ps2"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/PS2/ps2.v",[[[[[["ps2",[[0,0],[7,2]],[[0,7],[0,10]],[],["module"]],[45,9]],[[["i_ps2_clk",[[1,0],[1,15]],[[1,6],[1,15]],["ps2"],["port","input"]],["i_ps2_data",[[2,0],[2,16]],[[2,6],[2,16]],["ps2"],["port","input"]],["i_clk",[[3,0],[3,11]],[[3,6],[3,11]],["ps2"],["port","input"]],["i_spa",[[4,0],[4,11]],[[4,6],[4,11]],["ps2"],["port","input"]],["o_cap",[[5,0],[5,12]],[[5,7],[5,12]],["ps2"],["port","output"]],["o_dap",[[6,0],[6,18]],[[6,13],[6,18]],["ps2"],["port","output"]],["w_db_ps2_clk",[[9,0],[9,17]],[[9,5],[9,17]],["ps2"],["variable","wire"]],["r_input_data",[[10,0],[10,29]],[[10,10],[10,22]],["ps2"],["variable","reg"]],["r_saved_data",[[10,0],[10,50]],[[10,31],[10,43]],["ps2"],["variable","r_input_data"]],["r_ps2_clk_prev",[[11,0],[11,25]],[[11,4],[11,18]],["ps2"],["variable","reg"]],["r_reciving",[[12,0],[12,21]],[[12,4],[12,14]],["ps2"],["variable","reg"]],["r_bit_cnt",[[13,0],[13,26]],[[13,10],[13,19]],["ps2"],["variable","reg"]],["r_ready",[[14,0],[14,18]],[[14,4],[14,11]],["ps2"],["variable","reg"]],["r_cap",[[15,0],[15,16]],[[15,4],[15,9]],["ps2"],["variable","reg"]],["db",[[19,0],[19,65]],[[19,10],[19,12]],["ps2"],["instance","debouncer"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/SDCard/clock_divider.v",[[[[[["clock_divider",[[0,0],[4,2]],[[0,7],[0,20]],[],["module"]],[42,9]],[[["i_clk",[[1,2],[1,13]],[[1,8],[1,13]],["clock_divider"],["port","input"]],["o_clk",[[2,2],[2,14]],[[2,9],[2,14]],["clock_divider"],["port","output"]],["i_mode",[[3,2],[3,14]],[[3,8],[3,14]],["clock_divider"],["port","input"]],["Clk_200KHz",[[7,0],[7,49]],[[7,11],[7,21]],["clock_divider"],["localparam"]],["r_counter_400KHz",[[9,0],[9,33]],[[9,10],[9,26]],["clock_divider"],["variable","reg"]],["r_counter_12_5MHz",[[10,0],[10,34]],[[10,10],[10,27]],["clock_divider"],["variable","reg"]],["r_clk_out",[[11,0],[11,20]],[[11,4],[11,13]],["clock_divider"],["variable","reg"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/SDCard/sd_card_cmd.v",[[[[[["sd_card_cmd",[[0,0],[9,2]],[[0,7],[0,18]],[],["module"]],[200,9]],[[["i_clk",[[1,2],[1,13]],[[1,8],[1,13]],["sd_card_cmd"],["port","input"]],["i_send_cmd",[[2,2],[2,18]],[[2,8],[2,18]],["sd_card_cmd"],["port","input"]],["i_cmd_select",[[3,2],[3,26]],[[3,14],[3,26]],["sd_card_cmd"],["port","input"]],["i_cmd_arg",[[4,2],[4,24]],[[4,15],[4,24]],["sd_card_cmd"],["port","input"]],["io_sd_response",[[5,2],[5,22]],[[5,8],[5,22]],["sd_card_cmd"],["port","inout"]],["o_confirm_pin",[[6,2],[6,22]],[[6,9],[6,22]],["sd_card_cmd"],["port","output"]],["o_CMD_OUTPUT",[[7,2],[7,21]],[[7,9],[7,21]],["sd_card_cmd"],["port","output"]],["o_response_status",[[8,2],[8,32]],[[8,15],[8,32]],["sd_card_cmd"],["port","output"]],["r_state",[[11,2],[11,26]],[[11,12],[11,19]],["sd_card_cmd"],["variable","reg"]],["r_cmd_code",[[12,2],[12,31]],[[12,13],[12,23]],["sd_card_cmd"],["variable","reg"]],["r_bit_counter",[[13,2],[13,32]],[[13,12],[13,25]],["sd_card_cmd"],["variable","reg"]],["r_confirm_pin",[[14,2],[14,26]],[[14,6],[14,19]],["sd_card_cmd"],["variable","reg"]],["r_R1_response",[[15,2],[15,33]],[[15,12],[15,25]],["sd_card_cmd"],["variable","reg"]],["r_R3_response",[[16,2],[16,43]],[[16,13],[16,26]],["sd_card_cmd"],["variable","reg"]],["r_response_status",[[17,2],[17,36]],[[17,12],[17,29]],["sd_card_cmd"],["variable","reg"]],["r_rsp_type",[[18,2],[18,29]],[[18,12],[18,22]],["sd_card_cmd"],["variable","reg"]],["r_saved_rsp",[[19,2],[19,30]],[[19,12],[19,23]],["sd_card_cmd"],["variable","reg"]],["r_cmd_sending",[[20,2],[20,26]],[[20,6],[20,19]],["sd_card_cmd"],["variable","reg"]],["w_cmd0",[[23,2],[23,52]],[[23,14],[23,20]],["sd_card_cmd"],["variable","wire"]],["w_cmd16",[[24,2],[24,58]],[[24,14],[24,21]],["sd_card_cmd"],["variable","wire"]],["w_cmd17",[[25,2],[25,58]],[[25,14],[25,21]],["sd_card_cmd"],["variable","wire"]],["w_cmd41",[[26,2],[26,54]],[[26,14],[26,21]],["sd_card_cmd"],["variable","wire"]],["w_cmd55",[[27,2],[27,54]],[[27,14],[27,21]],["sd_card_cmd"],["variable","wire"]],["w_cmd24",[[28,2],[28,58]],[[28,14],[28,21]],["sd_card_cmd"],["variable","wire"]],["w_cmd58",[[29,2],[29,54]],[[29,14],[29,21]],["sd_card_cmd"],["variable","wire"]],["NO_CMD",[[32,2],[32,124]],[[32,13],[32,19]],["sd_card_cmd"],["localparam"]],["rsp_R1",[[33,2],[33,42]],[[33,13],[33,19]],["sd_card_cmd"],["localparam"]],["Idle",[[34,2],[34,108]],[[34,13],[34,17]],["sd_card_cmd"],["localparam"]],["No_rsp",[[35,2],[35,200]],[[35,13],[35,19]],["sd_card_cmd"],["localparam"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/SDCard/sd_card_controller.v",[[[[[["sd_card_controller",[[0,0],[18,2]],[[0,7],[0,25]],[],["module"]],[281,9]],[[["i_clk",[[1,2],[1,13]],[[1,8],[1,13]],["sd_card_controller"],["port","input"]],["i_addr",[[2,2],[2,21]],[[2,15],[2,21]],["sd_card_controller"],["port","input"]],["i_controlreg",[[3,2],[3,26]],[[3,14],[3,26]],["sd_card_controller"],["port","input"]],["i_data",[[4,2],[4,20]],[[4,14],[4,20]],["sd_card_controller"],["port","input"]],["o_statusreg",[[5,2],[5,26]],[[5,15],[5,26]],["sd_card_controller"],["port","output"]],["o_write_statusreg",[[6,2],[6,26]],[[6,9],[6,26]],["sd_card_controller"],["port","output"]],["o_data",[[7,2],[7,21]],[[7,15],[7,21]],["sd_card_controller"],["port","output"]],["o_addr",[[8,2],[8,22]],[[8,16],[8,22]],["sd_card_controller"],["port","output"]],["o_wr_nrd",[[9,2],[9,17]],[[9,9],[9,17]],["sd_card_controller"],["port","output"]],["o_req",[[10,2],[10,14]],[[10,9],[10,14]],["sd_card_controller"],["port","output"]],["io_SD_DAT0_DO",[[13,2],[13,21]],[[13,8],[13,21]],["sd_card_controller"],["port","inout"]],["io_SD_DAT3_nCS",[[14,2],[14,22]],[[14,8],[14,22]],["sd_card_controller"],["port","inout"]],["io_SD_CMD_DI",[[15,2],[15,20]],[[15,8],[15,20]],["sd_card_controller"],["port","inout"]],["o_SD_CLK",[[16,2],[16,17]],[[16,9],[16,17]],["sd_card_controller"],["port","output"]],["i_SD_WP_N",[[17,2],[17,17]],[[17,8],[17,17]],["sd_card_controller"],["port","input"]],["r_state",[[21,2],[21,26]],[[21,12],[21,19]],["sd_card_controller"],["variable","reg"]],["r_sub_states",[[22,2],[22,31]],[[22,12],[22,24]],["sd_card_controller"],["variable","reg"]],["Init",[[23,2],[23,68]],[[23,13],[23,17]],["sd_card_controller"],["localparam"]],["ctrlreg_no_operation",[[26,2],[26,104]],[[26,13],[26,33]],["sd_card_controller"],["localparam"]],["w_cmd_line_select",[[28,2],[28,24]],[[28,7],[28,24]],["sd_card_controller"],["variable","wire"]],["w_write_data_output",[[29,2],[29,26]],[[29,7],[29,26]],["sd_card_controller"],["variable","wire"]],["w_CMD_OUTPUT",[[30,2],[30,19]],[[30,7],[30,19]],["sd_card_controller"],["variable","wire"]],["w_send_cmd",[[32,2],[32,17]],[[32,7],[32,17]],["sd_card_controller"],["variable","wire"]],["w_send_cmd_Read",[[33,2],[33,22]],[[33,7],[33,22]],["sd_card_controller"],["variable","wire"]],["w_send_cmd_Write",[[34,2],[34,23]],[[34,7],[34,23]],["sd_card_controller"],["variable","wire"]],["w_send_cmd_Init",[[35,2],[35,22]],[[35,7],[35,22]],["sd_card_controller"],["variable","wire"]],["w_response_status",[[37,2],[37,30]],[[37,13],[37,30]],["sd_card_controller"],["variable","wire"]],["w_cmd_select",[[39,2],[39,25]],[[39,13],[39,25]],["sd_card_controller"],["variable","wire"]],["w_cmd_select_Read",[[40,2],[40,30]],[[40,13],[40,30]],["sd_card_controller"],["variable","wire"]],["w_cmd_select_Write",[[41,2],[41,31]],[[41,13],[41,31]],["sd_card_controller"],["variable","wire"]],["w_cmd_select_Init",[[42,2],[42,30]],[[42,13],[42,30]],["sd_card_controller"],["variable","wire"]],["w_cmd_arg",[[44,2],[44,23]],[[44,14],[44,23]],["sd_card_controller"],["variable","wire"]],["w_cmd_arg_Read",[[45,2],[45,28]],[[45,14],[45,28]],["sd_card_controller"],["variable","wire"]],["w_cmd_arg_Write",[[46,2],[46,29]],[[46,14],[46,29]],["sd_card_controller"],["variable","wire"]],["w_cmd_arg_Init",[[47,2],[47,28]],[[47,14],[47,28]],["sd_card_controller"],["variable","wire"]],["w_data_Read",[[49,2],[49,24]],[[49,13],[49,24]],["sd_card_controller"],["variable","wire"]],["w_status_Read",[[51,2],[51,26]],[[51,13],[51,26]],["sd_card_controller"],["variable","wire"]],["w_status_Write",[[52,2],[52,27]],[[52,13],[52,27]],["sd_card_controller"],["variable","wire"]],["w_addr_Read",[[54,2],[54,25]],[[54,14],[54,25]],["sd_card_controller"],["variable","wire"]],["w_addr_Write",[[55,2],[55,26]],[[55,14],[55,26]],["sd_card_controller"],["variable","wire"]],["w_wr_nrd",[[57,2],[57,15]],[[57,7],[57,15]],["sd_card_controller"],["variable","wire"]],["w_wr_nrd_Read",[[58,2],[58,20]],[[58,7],[58,20]],["sd_card_controller"],["variable","wire"]],["w_wr_nrd_Write",[[59,2],[59,21]],[[59,7],[59,21]],["sd_card_controller"],["variable","wire"]],["w_mode",[[61,2],[61,13]],[[61,7],[61,13]],["sd_card_controller"],["variable","wire"]],["w_SD_CD_init_module",[[62,2],[62,26]],[[62,7],[62,26]],["sd_card_controller"],["variable","wire"]],["r_drive_SD_DI",[[89,2],[89,26]],[[89,6],[89,19]],["sd_card_controller"],["variable","reg"]],["r_drive_SD_CS",[[90,2],[90,26]],[[90,6],[90,19]],["sd_card_controller"],["variable","reg"]],["w_SD_DI",[[91,2],[91,14]],[[91,7],[91,14]],["sd_card_controller"],["variable","wire"]],["w_SD_CS",[[92,2],[92,14]],[[92,7],[92,14]],["sd_card_controller"],["variable","wire"]],["r_accept_register",[[101,2],[101,36]],[[101,12],[101,29]],["sd_card_controller"],["variable","reg"]],["r_start_read",[[102,2],[102,25]],[[102,6],[102,18]],["sd_card_controller"],["variable","reg"]],["r_start_write",[[103,2],[103,26]],[[103,6],[103,19]],["sd_card_controller"],["variable","reg"]],["r_write_statusreg",[[104,2],[104,30]],[[104,6],[104,23]],["sd_card_controller"],["variable","reg"]],["w_accept_register",[[106,2],[106,50]],[[106,13],[106,30]],["sd_card_controller"],["variable","wire"]],["w_start_read",[[107,2],[107,34]],[[107,7],[107,19]],["sd_card_controller"],["variable","wire"]],["w_start_write",[[108,2],[108,36]],[[108,7],[108,20]],["sd_card_controller"],["variable","wire"]],["cd",[[112,2],[112,66]],[[112,16],[112,18]],["sd_card_controller"],["instance","clock_divider"]],["sci",[[114,2],[124,3]],[[114,15],[114,18]],["sd_card_controller"],["instance","sd_card_init"]],["scr",[[126,2],[142,3]],[[126,15],[126,18]],["sd_card_controller"],["instance","sd_card_read"]],["scw",[[144,2],[163,3]],[[144,16],[144,19]],["sd_card_controller"],["instance","sd_card_write"]],["scc",[[165,2],[174,3]],[[165,14],[165,17]],["sd_card_controller"],["instance","sd_card_cmd"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/SDCard/sd_card_init.v",[[[[[["sd_card_init",[[0,0],[13,2]],[[0,7],[0,19]],[],["module"]],[410,9]],[[["i_clk",[[1,2],[1,13]],[[1,8],[1,13]],["sd_card_init"],["port","input"]],["o_init_finished",[[2,2],[2,24]],[[2,9],[2,24]],["sd_card_init"],["port","output"]],["o_sd_cs",[[5,2],[5,16]],[[5,9],[5,16]],["sd_card_init"],["port","output"]],["o_send_cmd",[[8,2],[8,19]],[[8,9],[8,19]],["sd_card_init"],["port","output"]],["o_cmd_select",[[9,2],[9,27]],[[9,15],[9,27]],["sd_card_init"],["port","output"]],["o_cmd_arg",[[10,2],[10,25]],[[10,16],[10,25]],["sd_card_init"],["port","output"]],["i_confirm_pin",[[11,2],[11,21]],[[11,8],[11,21]],["sd_card_init"],["port","input"]],["i_response_status",[[12,2],[12,31]],[[12,14],[12,31]],["sd_card_init"],["port","input"]],["r_state",[[16,2],[16,26]],[[16,12],[16,19]],["sd_card_init"],["variable","reg"]],["Asertcs",[[17,2],[17,186]],[[17,13],[17,20]],["sd_card_init"],["localparam"]],["r_init_finished",[[19,2],[19,28]],[[19,6],[19,21]],["sd_card_init"],["variable","reg"]],["r_sd_cs",[[20,2],[20,20]],[[20,6],[20,13]],["sd_card_init"],["variable","reg"]],["r_delay_counter",[[21,2],[21,34]],[[21,12],[21,27]],["sd_card_init"],["variable","reg"]],["r_error_code",[[24,2],[24,31]],[[24,12],[24,24]],["sd_card_init"],["variable","reg"]],["r_cmd_send_sub_state",[[27,2],[27,39]],[[27,12],[27,32]],["sd_card_init"],["variable","reg"]],["Cmd_send_select",[[28,2],[28,164]],[[28,13],[28,28]],["sd_card_init"],["localparam"]],["r_cmd",[[31,2],[31,24]],[[31,12],[31,17]],["sd_card_init"],["variable","reg"]],["r_cmd_arg",[[32,2],[32,30]],[[32,13],[32,22]],["sd_card_init"],["variable","reg"]],["r_send_cmd",[[33,2],[33,23]],[[33,6],[33,16]],["sd_card_init"],["variable","reg"]],["NO_CMD",[[34,2],[34,124]],[[34,13],[34,19]],["sd_card_init"],["localparam"]],["Rsp_no_rsp",[[35,2],[35,236]],[[35,13],[35,23]],["sd_card_init"],["localparam"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/SDCard/sd_card_read.v",[[[[[["sd_card_read",[[0,0],[19,2]],[[0,7],[0,19]],[],["module"]],[259,9]],[[["i_clk",[[1,2],[1,13]],[[1,8],[1,13]],["sd_card_read"],["port","input"]],["i_addr",[[2,2],[2,21]],[[2,15],[2,21]],["sd_card_read"],["port","input"]],["i_accept_register",[[3,2],[3,31]],[[3,14],[3,31]],["sd_card_read"],["port","input"]],["o_status",[[4,2],[4,23]],[[4,15],[4,23]],["sd_card_read"],["port","output"]],["o_data",[[5,2],[5,21]],[[5,15],[5,21]],["sd_card_read"],["port","output"]],["o_addr",[[6,2],[6,22]],[[6,16],[6,22]],["sd_card_read"],["port","output"]],["o_wr_nrd",[[7,2],[7,17]],[[7,9],[7,17]],["sd_card_read"],["port","output"]],["i_start_read",[[10,2],[10,20]],[[10,8],[10,20]],["sd_card_read"],["port","input"]],["o_read_done",[[11,2],[11,20]],[[11,9],[11,20]],["sd_card_read"],["port","output"]],["o_send_cmd",[[14,2],[14,19]],[[14,9],[14,19]],["sd_card_read"],["port","output"]],["o_cmd_select",[[15,2],[15,27]],[[15,15],[15,27]],["sd_card_read"],["port","output"]],["o_cmd_arg",[[16,2],[16,25]],[[16,16],[16,25]],["sd_card_read"],["port","output"]],["i_confirm_pin",[[17,2],[17,21]],[[17,8],[17,21]],["sd_card_read"],["port","input"]],["i_response_status",[[18,2],[18,31]],[[18,14],[18,31]],["sd_card_read"],["port","input"]],["r_statusreg",[[22,2],[22,30]],[[22,12],[22,23]],["sd_card_read"],["variable","reg"]],["r_read_done",[[23,2],[23,24]],[[23,6],[23,17]],["sd_card_read"],["variable","reg"]],["r_data",[[24,2],[24,25]],[[24,12],[24,18]],["sd_card_read"],["variable","reg"]],["r_addr",[[25,2],[25,27]],[[25,13],[25,19]],["sd_card_read"],["variable","reg"]],["r_wr_nrd",[[26,2],[26,21]],[[26,6],[26,14]],["sd_card_read"],["variable","reg"]],["r_cmd_send_sub_state",[[29,2],[29,39]],[[29,12],[29,32]],["sd_card_read"],["variable","reg"]],["Cmd_send_select",[[30,2],[30,164]],[[30,13],[30,28]],["sd_card_read"],["localparam"]],["r_send_cmd",[[33,2],[33,23]],[[33,6],[33,16]],["sd_card_read"],["variable","reg"]],["r_cmd",[[34,2],[34,24]],[[34,12],[34,17]],["sd_card_read"],["variable","reg"]],["r_cmd_arg",[[35,2],[35,30]],[[35,13],[35,22]],["sd_card_read"],["variable","reg"]],["NO_CMD",[[36,2],[36,124]],[[36,13],[36,19]],["sd_card_read"],["localparam"]],["Rsp_no_rsp",[[37,2],[37,236]],[[37,13],[37,23]],["sd_card_read"],["localparam"]],["r_byte_counter",[[40,2],[40,35]],[[40,13],[40,27]],["sd_card_read"],["variable","reg"]],["r_shifting_one",[[41,2],[41,33]],[[41,12],[41,26]],["sd_card_read"],["variable","reg"]],["r_error_code",[[44,2],[44,31]],[[44,12],[44,24]],["sd_card_read"],["variable","reg"]],["r_error_save_register",[[45,2],[45,40]],[[45,12],[45,33]],["sd_card_read"],["variable","reg"]],["r_status",[[46,2],[46,27]],[[46,12],[46,20]],["sd_card_read"],["variable","reg"]],["R_error_card_locked",[[47,2],[47,173]],[[47,13],[47,32]],["sd_card_read"],["localparam"]],["r_state",[[50,2],[50,26]],[[50,12],[50,19]],["sd_card_read"],["variable","reg"]],["Read_Idle",[[51,2],[51,160]],[[51,13],[51,22]],["sd_card_read"],["localparam"]],["r_read_accept_state",[[54,2],[54,38]],[[54,12],[54,31]],["sd_card_read"],["variable","reg"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/SDCard/sd_card_write.v",[[[[[["sd_card_write",[[0,0],[27,2]],[[0,7],[0,20]],[],["module"]],[299,9]],[[["i_clk",[[1,2],[1,13]],[[1,8],[1,13]],["sd_card_write"],["port","input"]],["i_addr",[[2,2],[2,21]],[[2,15],[2,21]],["sd_card_write"],["port","input"]],["o_status",[[4,2],[4,23]],[[4,15],[4,23]],["sd_card_write"],["port","output"]],["o_addr",[[5,2],[5,22]],[[5,16],[5,22]],["sd_card_write"],["port","output"]],["o_wr_nrd",[[6,2],[6,17]],[[6,9],[6,17]],["sd_card_write"],["port","output"]],["i_data",[[7,2],[7,20]],[[7,14],[7,20]],["sd_card_write"],["port","input"]],["i_accept_register",[[8,2],[8,31]],[[8,14],[8,31]],["sd_card_write"],["port","input"]],["o_cmd_line_select",[[11,2],[11,26]],[[11,9],[11,26]],["sd_card_write"],["port","output"]],["o_write_data_output",[[12,2],[12,28]],[[12,9],[12,28]],["sd_card_write"],["port","output"]],["i_sd_DO",[[15,2],[15,15]],[[15,8],[15,15]],["sd_card_write"],["port","input"]],["i_start_write",[[18,2],[18,21]],[[18,8],[18,21]],["sd_card_write"],["port","input"]],["o_write_done",[[19,2],[19,21]],[[19,9],[19,21]],["sd_card_write"],["port","output"]],["o_send_cmd",[[22,2],[22,19]],[[22,9],[22,19]],["sd_card_write"],["port","output"]],["o_cmd_select",[[23,2],[23,27]],[[23,15],[23,27]],["sd_card_write"],["port","output"]],["o_cmd_arg",[[24,2],[24,25]],[[24,16],[24,25]],["sd_card_write"],["port","output"]],["i_confirm_pin",[[25,2],[25,21]],[[25,8],[25,21]],["sd_card_write"],["port","input"]],["i_response_status",[[26,2],[26,31]],[[26,14],[26,31]],["sd_card_write"],["port","input"]],["r_state",[[29,2],[29,26]],[[29,12],[29,19]],["sd_card_write"],["variable","reg"]],["Write_Idle",[[30,2],[30,151]],[[30,13],[30,23]],["sd_card_write"],["localparam"]],["r_cmd_line_select",[[33,2],[33,30]],[[33,6],[33,23]],["sd_card_write"],["variable","reg"]],["r_write_data_output",[[34,2],[34,38]],[[34,12],[34,31]],["sd_card_write"],["variable","reg"]],["r_cmd_send_sub_state",[[37,2],[37,39]],[[37,12],[37,32]],["sd_card_write"],["variable","reg"]],["Cmd_send_select",[[38,2],[38,164]],[[38,13],[38,28]],["sd_card_write"],["localparam"]],["r_cmd",[[41,2],[41,24]],[[41,12],[41,17]],["sd_card_write"],["variable","reg"]],["r_cmd_arg",[[42,2],[42,30]],[[42,13],[42,22]],["sd_card_write"],["variable","reg"]],["r_send_cmd",[[43,2],[43,23]],[[43,6],[43,16]],["sd_card_write"],["variable","reg"]],["NO_CMD",[[44,2],[44,124]],[[44,13],[44,19]],["sd_card_write"],["localparam"]],["Rsp_no_rsp",[[45,2],[45,236]],[[45,13],[45,23]],["sd_card_write"],["localparam"]],["r_error_code",[[48,2],[48,31]],[[48,12],[48,24]],["sd_card_write"],["variable","reg"]],["r_error_save_register",[[49,2],[49,40]],[[49,12],[49,33]],["sd_card_write"],["variable","reg"]],["r_status",[[50,2],[50,27]],[[50,12],[50,20]],["sd_card_write"],["variable","reg"]],["R_error_card_locked",[[51,2],[51,173]],[[51,13],[51,32]],["sd_card_write"],["localparam"]],["r_byte_counter",[[54,2],[54,35]],[[54,13],[54,27]],["sd_card_write"],["variable","reg"]],["r_shifting_one",[[55,2],[55,33]],[[55,12],[55,26]],["sd_card_write"],["variable","reg"]],["r_statusreg",[[58,2],[58,30]],[[58,12],[58,23]],["sd_card_write"],["variable","reg"]],["r_write_done",[[59,2],[59,25]],[[59,6],[59,18]],["sd_card_write"],["variable","reg"]],["r_data",[[60,2],[60,25]],[[60,12],[60,18]],["sd_card_write"],["variable","reg"]],["r_addr",[[61,2],[61,27]],[[61,13],[61,19]],["sd_card_write"],["variable","reg"]],["r_wr_nrd",[[62,2],[62,21]],[[62,6],[62,14]],["sd_card_write"],["variable","reg"]],["Status_read_complete",[[65,2],[65,98]],[[65,13],[65,33]],["sd_card_write"],["localparam"]],["r_write_send_data_state",[[68,2],[68,42]],[[68,12],[68,35]],["sd_card_write"],["variable","reg"]],["r_write_data_response_token",[[69,2],[69,46]],[[69,12],[69,39]],["sd_card_write"],["variable","reg"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/SDRAM/sdram_controller.v",[[[[[["sdram_controller",[[1,0],[21,2]],[[1,7],[1,23]],[],["module"]],[265,0]],[[["i_clk",[[2,2],[2,18]],[[2,13],[2,18]],["sdram_controller"],["port","wire"]],["i_address",[[3,2],[3,29]],[[3,20],[3,29]],["sdram_controller"],["port","wire"]],["i_wren",[[4,2],[4,19]],[[4,13],[4,19]],["sdram_controller"],["port","wire"]],["i_request",[[5,2],[5,22]],[[5,13],[5,22]],["sdram_controller"],["port","wire"]],["i_data",[[6,2],[6,25]],[[6,19],[6,25]],["sdram_controller"],["port","wire"]],["o_data",[[7,2],[7,25]],[[7,19],[7,25]],["sdram_controller"],["port","reg"]],["o_done",[[8,2],[8,19]],[[8,13],[8,19]],["sdram_controller"],["port","reg"]],["o_SDRAM_ADR",[[9,2],[9,32]],[[9,21],[9,32]],["sdram_controller"],["port","wire"]],["io_SDRAM_DATA",[[10,2],[10,33]],[[10,20],[10,33]],["sdram_controller"],["port","wire"]],["o_SDRAM_B0",[[11,2],[11,24]],[[11,14],[11,24]],["sdram_controller"],["port","wire"]],["o_SDRAM_B1",[[12,2],[12,24]],[[12,14],[12,24]],["sdram_controller"],["port","wire"]],["o_SDRAM_DQMH",[[13,2],[13,26]],[[13,14],[13,26]],["sdram_controller"],["port","wire"]],["o_SDRAM_DQML",[[14,2],[14,26]],[[14,14],[14,26]],["sdram_controller"],["port","wire"]],["o_SDRAM_WE",[[15,2],[15,24]],[[15,14],[15,24]],["sdram_controller"],["port","wire"]],["o_SDRAM_CAS",[[16,2],[16,25]],[[16,14],[16,25]],["sdram_controller"],["port","wire"]],["o_SDRAM_RAS",[[17,2],[17,25]],[[17,14],[17,25]],["sdram_controller"],["port","wire"]],["o_SDRAM_CS",[[18,2],[18,24]],[[18,14],[18,24]],["sdram_controller"],["port","wire"]],["o_SDRAM_CLK",[[19,2],[19,25]],[[19,14],[19,25]],["sdram_controller"],["port","wire"]],["o_SDRAM_CKE",[[20,2],[20,25]],[[20,14],[20,25]],["sdram_controller"],["port","wire"]],["r_request",[[27,0],[27,20]],[[27,4],[27,13]],["sdram_controller"],["variable","reg"]],["r_wren",[[28,0],[28,17]],[[28,4],[28,10]],["sdram_controller"],["variable","reg"]],["r_address",[[29,0],[29,28]],[[29,11],[29,20]],["sdram_controller"],["variable","reg"]],["r_data",[[30,0],[30,23]],[[30,10],[30,16]],["sdram_controller"],["variable","reg"]],["out",[[35,0],[35,22]],[[35,11],[35,14]],["sdram_controller"],["variable","reg"]],["r_drive_sdram_data",[[46,0],[46,29]],[[46,4],[46,22]],["sdram_controller"],["variable","reg"]],["CONST_NOP",[[50,0],[50,67]],[[50,12],[50,21]],["sdram_controller"],["variable","wire"]],["CONST_PRCHG",[[51,0],[51,67]],[[51,12],[51,23]],["sdram_controller"],["variable","wire"]],["CONST_RFRSH",[[52,0],[52,67]],[[52,12],[52,23]],["sdram_controller"],["variable","wire"]],["CONST_LDMREG",[[53,0],[53,67]],[[53,12],[53,24]],["sdram_controller"],["variable","wire"]],["CONST_ACTIVE",[[54,0],[54,97]],[[54,12],[54,24]],["sdram_controller"],["variable","wire"]],["CONST_READ",[[55,0],[55,105]],[[55,12],[55,22]],["sdram_controller"],["variable","wire"]],["CONST_WRITE",[[56,0],[57,68]],[[56,12],[56,23]],["sdram_controller"],["variable","wire"]],["charging_cnt",[[60,0],[60,31]],[[60,11],[60,23]],["sdram_controller"],["variable","reg"]],["init_sub_state",[[63,0],[63,33]],[[63,11],[63,25]],["sdram_controller"],["variable","reg"]],["read_sub_state",[[66,0],[66,33]],[[66,11],[66,25]],["sdram_controller"],["variable","reg"]],["write_sub_state",[[69,0],[69,34]],[[69,11],[69,26]],["sdram_controller"],["variable","reg"]],["refresh_sub_state",[[72,0],[72,36]],[[72,11],[72,28]],["sdram_controller"],["variable","reg"]],["refresh_cnt",[[73,0],[73,30]],[[73,11],[73,22]],["sdram_controller"],["variable","reg"]],["refresh",[[74,0],[74,43]],[[74,5],[74,12]],["sdram_controller"],["variable","wire"]],["state",[[80,0],[80,24]],[[80,10],[80,15]],["sdram_controller"],["variable","reg"]],["POWERUP",[[82,0],[82,34]],[[82,19],[82,26]],["sdram_controller"],["localparam","integer"]],["INIT",[[83,0],[83,31]],[[83,19],[83,23]],["sdram_controller"],["localparam","integer"]],["IDLE",[[84,0],[84,31]],[[84,19],[84,23]],["sdram_controller"],["localparam","integer"]],["REFRESH",[[85,0],[85,34]],[[85,19],[85,26]],["sdram_controller"],["localparam","integer"]],["READ",[[86,0],[86,31]],[[86,19],[86,23]],["sdram_controller"],["localparam","integer"]],["WRITE",[[87,0],[87,32]],[[87,19],[87,24]],["sdram_controller"],["localparam","integer"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/VGA/gpu.v",[[[[[["gpu",[[0,0],[9,2]],[[0,7],[0,10]],[],["module"]],[59,9]],[[["i_CLK",[[1,0],[1,11]],[[1,6],[1,11]],["gpu"],["port","input"]],["i_PixelData",[[2,0],[2,23]],[[2,12],[2,23]],["gpu"],["port","input"]],["o_HS",[[3,0],[3,11]],[[3,7],[3,11]],["gpu"],["port","output"]],["o_VS",[[4,0],[4,11]],[[4,7],[4,11]],["gpu"],["port","output"]],["o_RdAddr",[[5,0],[5,22]],[[5,14],[5,22]],["gpu"],["port","output"]],["o_RED",[[6,0],[6,18]],[[6,13],[6,18]],["gpu"],["port","output"]],["o_GREEN",[[7,0],[7,20]],[[7,13],[7,20]],["gpu"],["port","output"]],["o_BLUE",[[8,0],[8,19]],[[8,13],[8,19]],["gpu"],["port","output"]],["o_DISPLAY",[[11,2],[11,16]],[[11,7],[11,16]],["gpu"],["variable","wire"]],["w_x",[[17,0],[17,15]],[[17,12],[17,15]],["gpu"],["variable","wire"]],["w_y",[[18,0],[18,14]],[[18,11],[18,14]],["gpu"],["variable","wire"]],["vc",[[20,0],[20,86]],[[20,15],[20,17]],["gpu"],["instance","vga_controller"]],["in_pixel_horizontal_count",[[22,2],[22,39]],[[22,10],[22,35]],["gpu"],["variable","integer"]],["vertical_count",[[22,2],[22,59]],[[22,41],[22,55]],["gpu"],["variable","in_pixel_horizontal_count"]],["horizontal_count",[[22,2],[22,81]],[[22,61],[22,77]],["gpu"],["variable","vertical_count"]],["addr",[[23,2],[23,25]],[[23,13],[23,17]],["gpu"],["variable","reg"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/src/VGA/vga_controller.v",[[[[[["vga_controller",[[0,0],[7,2]],[[0,7],[0,21]],[],["module"]],[29,0]],[[["CLK",[[1,2],[1,11]],[[1,8],[1,11]],["vga_controller"],["port","input"]],["X",[[2,2],[2,17]],[[2,16],[2,17]],["vga_controller"],["port","output"]],["Y",[[3,2],[3,16]],[[3,15],[3,16]],["vga_controller"],["port","output"]],["HS",[[4,2],[4,11]],[[4,9],[4,11]],["vga_controller"],["port","output"]],["VS",[[5,2],[5,11]],[[5,9],[5,11]],["vga_controller"],["port","output"]],["DISPLAY",[[6,2],[6,16]],[[6,9],[6,16]],["vga_controller"],["port","output"]],["x",[[9,0],[9,20]],[[9,11],[9,12]],["vga_controller"],["variable","reg"]],["y",[[10,0],[10,19]],[[10,10],[10,11]],["vga_controller"],["variable","reg"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/testbench/cpu_tb_test_mem.v",[[[[[["cpu_tb",[[0,0],[0,14]],[[0,7],[0,13]],[],["module"]],[52,0]],[[["i_clk",[[6,0],[6,9]],[[6,4],[6,9]],["cpu_tb"],["variable","reg"]],["w_input_bus_data",[[7,0],[7,28]],[[7,12],[7,28]],["cpu_tb"],["variable","wire"]],["w_input_bus_DV",[[8,0],[8,19]],[[8,5],[8,19]],["cpu_tb"],["variable","wire"]],["w_output_bus_data",[[9,0],[9,29]],[[9,12],[9,29]],["cpu_tb"],["variable","wire"]],["w_output_bus_address",[[10,0],[10,32]],[[10,12],[10,32]],["cpu_tb"],["variable","wire"]],["w_output_bus_DV",[[11,0],[11,20]],[[11,5],[11,20]],["cpu_tb"],["variable","wire"]],["w_output_bhw",[[12,0],[12,23]],[[12,11],[12,23]],["cpu_tb"],["variable","wire"]],["w_output_write_notread",[[13,0],[13,27]],[[13,5],[13,27]],["cpu_tb"],["variable","wire"]],["cpu",[[15,0],[24,1]],[[15,8],[15,11]],["cpu_tb"],["instance","CPU_top"]],["memory",[[26,0],[35,1]],[[26,11],[26,17]],["cpu_tb"],["instance","mainMemory"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/testbench/cpu_tb.v",[[[[[["cpu_tb",[[1,0],[1,14]],[[1,7],[1,13]],[],["module"]],[250,9]],[[["i_clk",[[7,0],[7,9]],[[7,4],[7,9]],["cpu_tb"],["variable","reg"]],["w_input_bus_data",[[8,0],[8,28]],[[8,12],[8,28]],["cpu_tb"],["variable","wire"]],["w_input_bus_DV",[[9,0],[9,19]],[[9,5],[9,19]],["cpu_tb"],["variable","wire"]],["w_output_bus_data",[[10,0],[10,29]],[[10,12],[10,29]],["cpu_tb"],["variable","wire"]],["w_output_bus_address",[[11,0],[11,32]],[[11,12],[11,32]],["cpu_tb"],["variable","wire"]],["w_output_bus_DV",[[12,0],[12,20]],[[12,5],[12,20]],["cpu_tb"],["variable","wire"]],["w_output_bhw",[[13,0],[13,23]],[[13,11],[13,23]],["cpu_tb"],["variable","wire"]],["w_output_write_notread",[[14,0],[14,27]],[[14,5],[14,27]],["cpu_tb"],["variable","wire"]],["w_regs",[[15,0],[15,20]],[[15,14],[15,20]],["cpu_tb"],["variable","wire"]],["w_reg",[[16,0],[16,17]],[[16,12],[16,17]],["cpu_tb"],["variable","wire"]],["w_state",[[17,0],[17,12]],[[17,5],[17,12]],["cpu_tb"],["variable","wire"]],["w_PC",[[18,0],[18,16]],[[18,12],[18,16]],["cpu_tb"],["variable","wire"]],["w_IR",[[19,0],[19,16]],[[19,12],[19,16]],["cpu_tb"],["variable","wire"]],["w_instruction",[[20,0],[20,25]],[[20,12],[20,25]],["cpu_tb"],["variable","wire"]],["cpu",[[22,0],[36,1]],[[22,8],[22,11]],["cpu_tb"],["instance","CPU_top"]],["SDRAM_B0",[[38,0],[38,13]],[[38,5],[38,13]],["cpu_tb"],["variable","wire"]],["SDRAM_B1",[[39,0],[39,13]],[[39,5],[39,13]],["cpu_tb"],["variable","wire"]],["SDRAM_DQMH",[[40,0],[40,15]],[[40,5],[40,15]],["cpu_tb"],["variable","wire"]],["SDRAM_DQML",[[41,0],[41,15]],[[41,5],[41,15]],["cpu_tb"],["variable","wire"]],["SDRAM_WE",[[42,0],[42,13]],[[42,5],[42,13]],["cpu_tb"],["variable","wire"]],["SDRAM_CAS",[[43,0],[43,14]],[[43,5],[43,14]],["cpu_tb"],["variable","wire"]],["SDRAM_RAS",[[44,0],[44,14]],[[44,5],[44,14]],["cpu_tb"],["variable","wire"]],["SDRAM_CS",[[45,0],[45,13]],[[45,5],[45,13]],["cpu_tb"],["variable","wire"]],["SDRAM_CLK",[[46,0],[46,14]],[[46,5],[46,14]],["cpu_tb"],["variable","wire"]],["SDRAM_CKE",[[47,0],[47,14]],[[47,5],[47,14]],["cpu_tb"],["variable","wire"]],["SDRAM_A",[[48,0],[48,19]],[[48,12],[48,19]],["cpu_tb"],["variable","wire"]],["SDRAM_D",[[49,0],[49,19]],[[49,12],[49,19]],["cpu_tb"],["variable","wire"]],["w_gpu_address",[[51,0],[51,25]],[[51,12],[51,25]],["cpu_tb"],["variable","wire"]],["w_gpu_data",[[52,0],[52,21]],[[52,11],[52,21]],["cpu_tb"],["variable","wire"]],["w_hex",[[54,0],[54,17]],[[54,12],[54,17]],["cpu_tb"],["variable","wire"]],["GPIO0_D",[[56,0],[56,20]],[[56,13],[56,20]],["cpu_tb"],["variable","wire"]],["w_test_pass",[[57,0],[57,23]],[[57,12],[57,23]],["cpu_tb"],["variable","wire"]],["PS2_KBCLK",[[59,0],[59,14]],[[59,5],[59,14]],["cpu_tb"],["variable","wire"]],["PS2_KBDAT",[[60,0],[60,14]],[[60,5],[60,14]],["cpu_tb"],["variable","wire"]],["SD_DAT0",[[62,0],[62,12]],[[62,5],[62,12]],["cpu_tb"],["variable","wire"]],["SD_DAT3",[[63,0],[63,12]],[[63,5],[63,12]],["cpu_tb"],["variable","wire"]],["SD_CMD",[[64,0],[64,11]],[[64,5],[64,11]],["cpu_tb"],["variable","wire"]],["SD_CLK",[[65,0],[65,11]],[[65,5],[65,11]],["cpu_tb"],["variable","wire"]],["SD_WP_N",[[66,0],[66,12]],[[66,5],[66,12]],["cpu_tb"],["variable","wire"]],["memory",[[67,0],[109,1]],[[67,11],[67,17]],["cpu_tb"],["instance","memory_top"]],["w_red",[[119,0],[119,16]],[[119,11],[119,16]],["cpu_tb"],["variable","wire"]],["w_green",[[120,0],[120,18]],[[120,11],[120,18]],["cpu_tb"],["variable","wire"]],["w_blue",[[121,0],[121,17]],[[121,11],[121,17]],["cpu_tb"],["variable","wire"]],["w_hs",[[122,0],[122,9]],[[122,5],[122,9]],["cpu_tb"],["variable","wire"]],["w_vs",[[123,0],[123,9]],[[123,5],[123,9]],["cpu_tb"],["variable","wire"]],["gpu",[[125,0],[134,1]],[[125,4],[125,7]],["cpu_tb"],["instance","gpu"]],["HEX0_D",[[136,0],[136,18]],[[136,12],[136,18]],["cpu_tb"],["variable","wire"]],["HEX0_DP",[[137,0],[137,19]],[[137,12],[137,19]],["cpu_tb"],["variable","wire"]],["HEX1_D",[[138,0],[138,18]],[[138,12],[138,18]],["cpu_tb"],["variable","wire"]],["HEX1_DP",[[139,0],[139,19]],[[139,12],[139,19]],["cpu_tb"],["variable","wire"]],["HEX2_D",[[140,0],[140,18]],[[140,12],[140,18]],["cpu_tb"],["variable","wire"]],["HEX2_DP",[[141,0],[141,19]],[[141,12],[141,19]],["cpu_tb"],["variable","wire"]],["HEX3_D",[[142,0],[142,18]],[[142,12],[142,18]],["cpu_tb"],["variable","wire"]],["HEX3_DP",[[143,0],[143,19]],[[143,12],[143,19]],["cpu_tb"],["variable","wire"]],["SW",[[144,0],[144,18]],[[144,12],[144,14]],["cpu_tb"],["variable","reg"]],["mux",[[146,0],[150,1]],[[146,13],[146,16]],["cpu_tb"],["instance","mux_1024to32"]],["print",[[152,0],[159,1]],[[152,20],[152,25]],["cpu_tb"],["instance","seven_segment_32bit"]]]]]],null,null,null,[["SIMULATION",[[0,0],[1,0]],[[0,8],[0,18]],["source.systemverilog"],["macro"]]]],null,0]],["/home/milos/Projects/RISCVerilog/testbench/mainMemory_tb.v",[[[[[["mainMemory_tb",[[2,0],[2,21]],[[2,7],[2,20]],[],["module"]],[40,0]],[[["request",[[3,0],[3,19]],[[3,12],[3,19]],["mainMemory_tb"],["variable","reg"]],["bhw",[[4,0],[4,15]],[[4,12],[4,15]],["mainMemory_tb"],["variable","reg"]],["WR_nRD",[[5,0],[5,18]],[[5,12],[5,18]],["mainMemory_tb"],["variable","reg"]],["ADR",[[6,0],[6,15]],[[6,12],[6,15]],["mainMemory_tb"],["variable","reg"]],["DATA",[[7,0],[7,16]],[[7,12],[7,16]],["mainMemory_tb"],["variable","reg"]],["DATAOUT",[[8,0],[8,19]],[[8,12],[8,19]],["mainMemory_tb"],["variable","wire"]],["send",[[9,0],[9,16]],[[9,12],[9,16]],["mainMemory_tb"],["variable","wire"]],["CLK",[[10,0],[10,16]],[[10,13],[10,16]],["mainMemory_tb"],["variable","reg"]],["i",[[12,0],[12,9]],[[12,8],[12,9]],["mainMemory_tb"],["variable","integer"]],["mem",[[13,0],[14,85]],[[13,11],[13,14]],["mainMemory_tb"],["instance","mainMemory"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/tooling/config/boards/cyclone3/DE0_TOP.v",[[[[[["DE0_TOP",[[42,0],[105,25]],[[42,7],[42,14]],[],["module"]],[194,9]],[[["CLOCK_50",[[108,18],[108,26]],[[108,18],[108,26]],["DE0_TOP"],["port"]],["CLOCK_50_2",[[43,16],[43,26]],[[43,16],[43,26]],["DE0_TOP"],["port","CLOCK_50"]],["BUTTON",[[44,16],[44,22]],[[44,16],[44,22]],["DE0_TOP"],["port","CLOCK_50_2"]],["SW",[[45,16],[45,18]],[[45,16],[45,18]],["DE0_TOP"],["port","BUTTON"]],["HEX0_D",[[46,16],[46,22]],[[46,16],[46,22]],["DE0_TOP"],["port","SW"]],["HEX0_DP",[[47,16],[47,23]],[[47,16],[47,23]],["DE0_TOP"],["port","HEX0_D"]],["HEX1_D",[[48,16],[48,22]],[[48,16],[48,22]],["DE0_TOP"],["port","HEX0_DP"]],["HEX1_DP",[[49,16],[49,23]],[[49,16],[49,23]],["DE0_TOP"],["port","HEX1_D"]],["HEX2_D",[[50,16],[50,22]],[[50,16],[50,22]],["DE0_TOP"],["port","HEX1_DP"]],["HEX2_DP",[[51,16],[51,23]],[[51,16],[51,23]],["DE0_TOP"],["port","HEX2_D"]],["HEX3_D",[[52,16],[52,22]],[[52,16],[52,22]],["DE0_TOP"],["port","HEX2_DP"]],["HEX3_DP",[[53,16],[53,23]],[[53,16],[53,23]],["DE0_TOP"],["port","HEX3_D"]],["LEDG",[[54,16],[54,20]],[[54,16],[54,20]],["DE0_TOP"],["port","HEX3_DP"]],["UART_TXD",[[55,16],[55,24]],[[55,16],[55,24]],["DE0_TOP"],["port","LEDG"]],["UART_RXD",[[56,16],[56,24]],[[56,16],[56,24]],["DE0_TOP"],["port","UART_TXD"]],["UART_CTS",[[57,16],[57,24]],[[57,16],[57,24]],["DE0_TOP"],["port","UART_RXD"]],["UART_RTS",[[58,16],[58,24]],[[58,16],[58,24]],["DE0_TOP"],["port","UART_CTS"]],["DRAM_DQ",[[59,16],[59,23]],[[59,16],[59,23]],["DE0_TOP"],["port","UART_RTS"]],["DRAM_ADDR",[[60,16],[60,25]],[[60,16],[60,25]],["DE0_TOP"],["port","DRAM_DQ"]],["DRAM_LDQM",[[61,16],[61,25]],[[61,16],[61,25]],["DE0_TOP"],["port","DRAM_ADDR"]],["DRAM_UDQM",[[62,16],[62,25]],[[62,16],[62,25]],["DE0_TOP"],["port","DRAM_LDQM"]],["DRAM_WE_N",[[63,16],[63,25]],[[63,16],[63,25]],["DE0_TOP"],["port","DRAM_UDQM"]],["DRAM_CAS_N",[[64,16],[64,26]],[[64,16],[64,26]],["DE0_TOP"],["port","DRAM_WE_N"]],["DRAM_RAS_N",[[65,16],[65,26]],[[65,16],[65,26]],["DE0_TOP"],["port","DRAM_CAS_N"]],["DRAM_CS_N",[[66,16],[66,25]],[[66,16],[66,25]],["DE0_TOP"],["port","DRAM_RAS_N"]],["DRAM_BA_0",[[67,16],[67,25]],[[67,16],[67,25]],["DE0_TOP"],["port","DRAM_CS_N"]],["DRAM_BA_1",[[68,16],[68,25]],[[68,16],[68,25]],["DE0_TOP"],["port","DRAM_BA_0"]],["DRAM_CLK",[[69,16],[69,24]],[[69,16],[69,24]],["DE0_TOP"],["port","DRAM_BA_1"]],["DRAM_CKE",[[70,16],[70,24]],[[70,16],[70,24]],["DE0_TOP"],["port","DRAM_CLK"]],["FL_DQ",[[71,16],[71,21]],[[71,16],[71,21]],["DE0_TOP"],["port","DRAM_CKE"]],["FL_DQ15_AM1",[[72,16],[72,27]],[[72,16],[72,27]],["DE0_TOP"],["port","FL_DQ"]],["FL_ADDR",[[73,16],[73,23]],[[73,16],[73,23]],["DE0_TOP"],["port","FL_DQ15_AM1"]],["FL_WE_N",[[74,16],[74,23]],[[74,16],[74,23]],["DE0_TOP"],["port","FL_ADDR"]],["FL_RST_N",[[75,16],[75,24]],[[75,16],[75,24]],["DE0_TOP"],["port","FL_WE_N"]],["FL_OE_N",[[76,16],[76,23]],[[76,16],[76,23]],["DE0_TOP"],["port","FL_RST_N"]],["FL_CE_N",[[77,16],[77,23]],[[77,16],[77,23]],["DE0_TOP"],["port","FL_OE_N"]],["FL_WP_N",[[78,16],[78,23]],[[78,16],[78,23]],["DE0_TOP"],["port","FL_CE_N"]],["FL_BYTE_N",[[79,16],[79,25]],[[79,16],[79,25]],["DE0_TOP"],["port","FL_WP_N"]],["FL_RY",[[80,16],[80,21]],[[80,16],[80,21]],["DE0_TOP"],["port","FL_BYTE_N"]],["LCD_BLON",[[81,16],[81,24]],[[81,16],[81,24]],["DE0_TOP"],["port","FL_RY"]],["LCD_RW",[[82,16],[82,22]],[[82,16],[82,22]],["DE0_TOP"],["port","LCD_BLON"]],["LCD_EN",[[83,16],[83,22]],[[83,16],[83,22]],["DE0_TOP"],["port","LCD_RW"]],["LCD_RS",[[84,16],[84,22]],[[84,16],[84,22]],["DE0_TOP"],["port","LCD_EN"]],["LCD_DATA",[[85,16],[85,24]],[[85,16],[85,24]],["DE0_TOP"],["port","LCD_RS"]],["SD_DAT0",[[86,16],[86,23]],[[86,16],[86,23]],["DE0_TOP"],["port","LCD_DATA"]],["SD_DAT3",[[87,16],[87,23]],[[87,16],[87,23]],["DE0_TOP"],["port","SD_DAT0"]],["SD_CMD",[[88,16],[88,22]],[[88,16],[88,22]],["DE0_TOP"],["port","SD_DAT3"]],["SD_CLK",[[89,16],[89,22]],[[89,16],[89,22]],["DE0_TOP"],["port","SD_CMD"]],["SD_WP_N",[[90,16],[90,23]],[[90,16],[90,23]],["DE0_TOP"],["port","SD_CLK"]],["PS2_KBDAT",[[91,16],[91,25]],[[91,16],[91,25]],["DE0_TOP"],["port","SD_WP_N"]],["PS2_KBCLK",[[92,16],[92,25]],[[92,16],[92,25]],["DE0_TOP"],["port","PS2_KBDAT"]],["PS2_MSDAT",[[93,16],[93,25]],[[93,16],[93,25]],["DE0_TOP"],["port","PS2_KBCLK"]],["PS2_MSCLK",[[94,16],[94,25]],[[94,16],[94,25]],["DE0_TOP"],["port","PS2_MSDAT"]],["VGA_HS",[[95,16],[95,22]],[[95,16],[95,22]],["DE0_TOP"],["port","PS2_MSCLK"]],["VGA_VS",[[96,16],[96,22]],[[96,16],[96,22]],["DE0_TOP"],["port","VGA_HS"]],["VGA_R",[[97,16],[97,21]],[[97,16],[97,21]],["DE0_TOP"],["port","VGA_VS"]],["VGA_G",[[98,16],[98,21]],[[98,16],[98,21]],["DE0_TOP"],["port","VGA_R"]],["VGA_B",[[99,16],[99,21]],[[99,16],[99,21]],["DE0_TOP"],["port","VGA_G"]],["GPIO0_CLKIN",[[100,16],[100,27]],[[100,16],[100,27]],["DE0_TOP"],["port","VGA_B"]],["GPIO0_CLKOUT",[[101,16],[101,28]],[[101,16],[101,28]],["DE0_TOP"],["port","GPIO0_CLKIN"]],["GPIO0_D",[[102,16],[102,23]],[[102,16],[102,23]],["DE0_TOP"],["port","GPIO0_CLKOUT"]],["GPIO1_CLKIN",[[103,16],[103,27]],[[103,16],[103,27]],["DE0_TOP"],["port","GPIO0_D"]],["GPIO1_CLKOUT",[[104,16],[104,28]],[[104,16],[104,28]],["DE0_TOP"],["port","GPIO1_CLKIN"]],["GPIO1_D",[[105,16],[105,23]],[[105,16],[105,23]],["DE0_TOP"],["port","GPIO1_CLKOUT"]],["CLOCK_50_2",[[109,18],[109,28]],[[109,18],[109,28]],["DE0_TOP"],["port"]],["BUTTON",[[111,11],[111,24]],[[111,18],[111,24]],["DE0_TOP"],["port"]],["SW",[[113,11],[113,20]],[[113,18],[113,20]],["DE0_TOP"],["port"]],["HEX0_D",[[115,11],[115,24]],[[115,18],[115,24]],["DE0_TOP"],["port"]],["HEX0_DP",[[116,18],[116,25]],[[116,18],[116,25]],["DE0_TOP"],["port"]],["HEX1_D",[[117,11],[117,24]],[[117,18],[117,24]],["DE0_TOP"],["port"]],["HEX1_DP",[[118,18],[118,25]],[[118,18],[118,25]],["DE0_TOP"],["port"]],["HEX2_D",[[119,11],[119,24]],[[119,18],[119,24]],["DE0_TOP"],["port"]],["HEX2_DP",[[120,18],[120,25]],[[120,18],[120,25]],["DE0_TOP"],["port"]],["HEX3_D",[[121,11],[121,24]],[[121,18],[121,24]],["DE0_TOP"],["port"]],["HEX3_DP",[[122,18],[122,25]],[[122,18],[122,25]],["DE0_TOP"],["port"]],["LEDG",[[124,11],[124,22]],[[124,18],[124,22]],["DE0_TOP"],["port"]],["UART_TXD",[[127,18],[127,26]],[[127,18],[127,26]],["DE0_TOP"],["port"]],["UART_RXD",[[128,18],[128,26]],[[128,18],[128,26]],["DE0_TOP"],["port"]],["UART_CTS",[[129,18],[129,26]],[[129,18],[129,26]],["DE0_TOP"],["port"]],["UART_RTS",[[130,18],[130,26]],[[130,18],[130,26]],["DE0_TOP"],["port"]],["DRAM_DQ",[[132,11],[132,25]],[[132,18],[132,25]],["DE0_TOP"],["port"]],["DRAM_ADDR",[[133,11],[133,27]],[[133,18],[133,27]],["DE0_TOP"],["port"]],["DRAM_LDQM",[[134,18],[134,27]],[[134,18],[134,27]],["DE0_TOP"],["port"]],["DRAM_UDQM",[[135,18],[135,27]],[[135,18],[135,27]],["DE0_TOP"],["port"]],["DRAM_WE_N",[[136,18],[136,27]],[[136,18],[136,27]],["DE0_TOP"],["port"]],["DRAM_CAS_N",[[137,18],[137,28]],[[137,18],[137,28]],["DE0_TOP"],["port"]],["DRAM_RAS_N",[[138,18],[138,28]],[[138,18],[138,28]],["DE0_TOP"],["port"]],["DRAM_CS_N",[[139,18],[139,27]],[[139,18],[139,27]],["DE0_TOP"],["port"]],["DRAM_BA_0",[[140,18],[140,27]],[[140,18],[140,27]],["DE0_TOP"],["port"]],["DRAM_BA_1",[[141,18],[141,27]],[[141,18],[141,27]],["DE0_TOP"],["port"]],["DRAM_CLK",[[142,18],[142,26]],[[142,18],[142,26]],["DE0_TOP"],["port"]],["DRAM_CKE",[[143,18],[143,26]],[[143,18],[143,26]],["DE0_TOP"],["port"]],["FL_DQ",[[145,11],[145,23]],[[145,18],[145,23]],["DE0_TOP"],["port"]],["FL_DQ15_AM1",[[146,18],[146,29]],[[146,18],[146,29]],["DE0_TOP"],["port"]],["FL_ADDR",[[147,11],[147,25]],[[147,18],[147,25]],["DE0_TOP"],["port"]],["FL_WE_N",[[148,18],[148,25]],[[148,18],[148,25]],["DE0_TOP"],["port"]],["FL_RST_N",[[149,18],[149,26]],[[149,18],[149,26]],["DE0_TOP"],["port"]],["FL_OE_N",[[150,18],[150,25]],[[150,18],[150,25]],["DE0_TOP"],["port"]],["FL_CE_N",[[151,18],[151,25]],[[151,18],[151,25]],["DE0_TOP"],["port"]],["FL_WP_N",[[152,18],[152,25]],[[152,18],[152,25]],["DE0_TOP"],["port"]],["FL_BYTE_N",[[153,18],[153,27]],[[153,18],[153,27]],["DE0_TOP"],["port"]],["FL_RY",[[154,18],[154,23]],[[154,18],[154,23]],["DE0_TOP"],["port"]],["LCD_DATA",[[156,11],[156,26]],[[156,18],[156,26]],["DE0_TOP"],["port"]],["LCD_BLON",[[157,18],[157,26]],[[157,18],[157,26]],["DE0_TOP"],["port"]],["LCD_RW",[[158,18],[158,24]],[[158,18],[158,24]],["DE0_TOP"],["port"]],["LCD_EN",[[159,18],[159,24]],[[159,18],[159,24]],["DE0_TOP"],["port"]],["LCD_RS",[[160,18],[160,24]],[[160,18],[160,24]],["DE0_TOP"],["port"]],["SD_DAT0",[[162,18],[162,25]],[[162,18],[162,25]],["DE0_TOP"],["port"]],["SD_DAT3",[[163,18],[163,25]],[[163,18],[163,25]],["DE0_TOP"],["port"]],["SD_CMD",[[164,18],[164,24]],[[164,18],[164,24]],["DE0_TOP"],["port"]],["SD_CLK",[[165,18],[165,24]],[[165,18],[165,24]],["DE0_TOP"],["port"]],["SD_WP_N",[[166,18],[166,25]],[[166,18],[166,25]],["DE0_TOP"],["port"]],["PS2_KBDAT",[[168,18],[168,27]],[[168,18],[168,27]],["DE0_TOP"],["port"]],["PS2_KBCLK",[[169,18],[169,27]],[[169,18],[169,27]],["DE0_TOP"],["port"]],["PS2_MSDAT",[[170,18],[170,27]],[[170,18],[170,27]],["DE0_TOP"],["port"]],["PS2_MSCLK",[[171,18],[171,27]],[[171,18],[171,27]],["DE0_TOP"],["port"]],["VGA_HS",[[173,18],[173,24]],[[173,18],[173,24]],["DE0_TOP"],["port"]],["VGA_VS",[[174,18],[174,24]],[[174,18],[174,24]],["DE0_TOP"],["port"]],["VGA_R",[[175,11],[175,23]],[[175,18],[175,23]],["DE0_TOP"],["port"]],["VGA_G",[[176,11],[176,23]],[[176,18],[176,23]],["DE0_TOP"],["port"]],["VGA_B",[[177,11],[177,23]],[[177,18],[177,23]],["DE0_TOP"],["port"]],["GPIO0_CLKIN",[[179,11],[179,29]],[[179,18],[179,29]],["DE0_TOP"],["port"]],["GPIO0_CLKOUT",[[180,11],[180,30]],[[180,18],[180,30]],["DE0_TOP"],["port"]],["GPIO0_D",[[181,11],[181,25]],[[181,18],[181,25]],["DE0_TOP"],["port"]],["GPIO1_CLKIN",[[182,11],[182,29]],[[182,18],[182,29]],["DE0_TOP"],["port"]],["GPIO1_CLKOUT",[[183,11],[183,30]],[[183,18],[183,30]],["DE0_TOP"],["port"]],["GPIO1_D",[[184,11],[184,25]],[[184,18],[184,25]],["DE0_TOP"],["port"]]]]]]],null,0]],["/home/milos/Projects/RISCVerilog/tooling/config/boards/cyclone5/DE0_CV_TOP.v",[[[[[["DE0_CV_TOP",[[34,0],[72,33]],[[34,7],[34,17]],[],["module"]],[82,9]],[[["CLOCK2_50",[[34,18],[34,33]],[[34,24],[34,33]],["DE0_CV_TOP"],["port","input"]],["CLOCK3_50",[[35,18],[35,33]],[[35,24],[35,33]],["DE0_CV_TOP"],["port","input"]],["CLOCK4_50",[[36,18],[36,33]],[[36,24],[36,33]],["DE0_CV_TOP"],["port","inout"]],["CLOCK_50",[[37,18],[37,32]],[[37,24],[37,32]],["DE0_CV_TOP"],["port","input"]],["DRAM_ADDR",[[38,18],[38,41]],[[38,32],[38,41]],["DE0_CV_TOP"],["port","output"]],["DRAM_BA",[[39,18],[39,38]],[[39,31],[39,38]],["DE0_CV_TOP"],["port","output"]],["DRAM_CAS_N",[[40,18],[40,35]],[[40,25],[40,35]],["DE0_CV_TOP"],["port","output"]],["DRAM_CKE",[[41,18],[41,33]],[[41,25],[41,33]],["DE0_CV_TOP"],["port","output"]],["DRAM_CLK",[[42,18],[42,33]],[[42,25],[42,33]],["DE0_CV_TOP"],["port","output"]],["DRAM_CS_N",[[43,18],[43,34]],[[43,25],[43,34]],["DE0_CV_TOP"],["port","output"]],["DRAM_DQ",[[44,18],[44,38]],[[44,31],[44,38]],["DE0_CV_TOP"],["port","inout"]],["DRAM_LDQM",[[45,18],[45,34]],[[45,25],[45,34]],["DE0_CV_TOP"],["port","output"]],["DRAM_RAS_N",[[46,18],[46,35]],[[46,25],[46,35]],["DE0_CV_TOP"],["port","output"]],["DRAM_UDQM",[[47,18],[47,34]],[[47,25],[47,34]],["DE0_CV_TOP"],["port","output"]],["DRAM_WE_N",[[48,18],[48,34]],[[48,25],[48,34]],["DE0_CV_TOP"],["port","output"]],["GPIO_0",[[49,18],[49,37]],[[49,31],[49,37]],["DE0_CV_TOP"],["port","inout"]],["GPIO_1",[[50,18],[50,37]],[[50,31],[50,37]],["DE0_CV_TOP"],["port","inout"]],["HEX0",[[51,18],[51,35]],[[51,31],[51,35]],["DE0_CV_TOP"],["port","output"]],["HEX1",[[52,18],[52,35]],[[52,31],[52,35]],["DE0_CV_TOP"],["port","output"]],["HEX2",[[53,18],[53,35]],[[53,31],[53,35]],["DE0_CV_TOP"],["port","output"]],["HEX3",[[54,18],[54,35]],[[54,31],[54,35]],["DE0_CV_TOP"],["port","output"]],["HEX4",[[55,18],[55,35]],[[55,31],[55,35]],["DE0_CV_TOP"],["port","output"]],["HEX5",[[56,18],[56,35]],[[56,31],[56,35]],["DE0_CV_TOP"],["port","output"]],["KEY",[[57,18],[57,33]],[[57,30],[57,33]],["DE0_CV_TOP"],["port","input"]],["LEDR",[[58,18],[58,35]],[[58,31],[58,35]],["DE0_CV_TOP"],["port","output"]],["PS2_CLK",[[59,18],[59,31]],[[59,24],[59,31]],["DE0_CV_TOP"],["port","inout"]],["PS2_CLK2",[[60,18],[60,32]],[[60,24],[60,32]],["DE0_CV_TOP"],["port","inout"]],["PS2_DAT",[[61,18],[61,31]],[[61,24],[61,31]],["DE0_CV_TOP"],["port","inout"]],["PS2_DAT2",[[62,18],[62,32]],[[62,24],[62,32]],["DE0_CV_TOP"],["port","inout"]],["RESET_N",[[63,18],[63,31]],[[63,24],[63,31]],["DE0_CV_TOP"],["port","input"]],["SD_CLK",[[64,18],[64,31]],[[64,25],[64,31]],["DE0_CV_TOP"],["port","output"]],["SD_CMD",[[65,18],[65,30]],[[65,24],[65,30]],["DE0_CV_TOP"],["port","inout"]],["SD_DATA",[[66,18],[66,37]],[[66,30],[66,37]],["DE0_CV_TOP"],["port","inout"]],["SW",[[67,18],[67,32]],[[67,30],[67,32]],["DE0_CV_TOP"],["port","input"]],["VGA_B",[[68,18],[68,36]],[[68,31],[68,36]],["DE0_CV_TOP"],["port","output"]],["VGA_G",[[69,18],[69,36]],[[69,31],[69,36]],["DE0_CV_TOP"],["port","output"]],["VGA_HS",[[70,18],[70,31]],[[70,25],[70,31]],["DE0_CV_TOP"],["port","output"]],["VGA_R",[[71,18],[71,36]],[[71,31],[71,36]],["DE0_CV_TOP"],["port","output"]],["VGA_VS",[[72,18],[72,31]],[[72,25],[72,31]],["DE0_CV_TOP"],["port","output"]]]]]]],null,0]]]}