{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 05 13:42:03 2009 " "Info: Processing started: Thu Mar 05 13:42:03 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Period_Meter -c Period_Meter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Period_Meter -c Period_Meter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_100 " "Info: Assuming node \"Clk_100\" is an undefined clock" {  } { { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_100" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SPI_Clk " "Info: Assuming node \"SPI_Clk\" is an undefined clock" {  } { { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 416 24 192 432 "SPI_Clk" "" } { 336 672 728 352 "SPI_Clk" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPI_Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SPI_CS_0_n " "Info: Assuming node \"SPI_CS_0_n\" is an undefined clock" {  } { { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 304 24 192 320 "SPI_CS_0_n" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPI_CS_0_n" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst40 " "Info: Detected ripple clock \"inst40\" as buffer" {  } { { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 376 664 728 456 "inst40" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst40" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 328 824 888 376 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk_100 register register lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_reg_bit\[1\] lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|counter_reg_bit\[19\] 250.0 MHz Internal " "Info: Clock \"Clk_100\" Internal fmax is restricted to 250.0 MHz between source register \"lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_reg_bit\[1\]\" and destination register \"lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|counter_reg_bit\[19\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.260 ns + Longest register register " "Info: + Longest register to register delay is 3.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_reg_bit\[1\] 1 REG FF_X19_Y3_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X19_Y3_N11; Fanout = 4; REG Node = 'lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_reg_bit\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "db/cntr_baj.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_baj.tdf" 74 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.446 ns) 0.917 ns lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita1~COUT 2 COMB LCCOMB_X19_Y3_N10 2 " "Info: 2: + IC(0.471 ns) + CELL(0.446 ns) = 0.917 ns; Loc. = LCCOMB_X19_Y3_N10; Fanout = 2; COMB Node = 'lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_baj.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_baj.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.975 ns lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita2~COUT 3 COMB LCCOMB_X19_Y3_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 0.975 ns; Loc. = LCCOMB_X19_Y3_N12; Fanout = 2; COMB Node = 'lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita1~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_baj.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_baj.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.033 ns lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita3~COUT 4 COMB LCCOMB_X19_Y3_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.058 ns) = 1.033 ns; Loc. = LCCOMB_X19_Y3_N14; Fanout = 2; COMB Node = 'lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita2~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_baj.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_baj.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.091 ns lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita4~COUT 5 COMB LCCOMB_X19_Y3_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.058 ns) = 1.091 ns; Loc. = LCCOMB_X19_Y3_N16; Fanout = 2; COMB Node = 'lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita3~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_baj.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_baj.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.149 ns lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita5~COUT 6 COMB LCCOMB_X19_Y3_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.058 ns) = 1.149 ns; Loc. = LCCOMB_X19_Y3_N18; Fanout = 2; COMB Node = 'lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita4~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_baj.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_baj.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.207 ns lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita6~COUT 7 COMB LCCOMB_X19_Y3_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.058 ns) = 1.207 ns; Loc. = LCCOMB_X19_Y3_N20; Fanout = 2; COMB Node = 'lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita5~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_baj.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_baj.tdf" 64 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.265 ns lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita7~COUT 8 COMB LCCOMB_X19_Y3_N22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.058 ns) = 1.265 ns; Loc. = LCCOMB_X19_Y3_N22; Fanout = 1; COMB Node = 'lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita6~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_baj.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_baj.tdf" 69 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 1.720 ns lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita7~2 9 COMB LCCOMB_X19_Y3_N24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.455 ns) = 1.720 ns; Loc. = LCCOMB_X19_Y3_N24; Fanout = 2; COMB Node = 'lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita7~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita7~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita7~2 } "NODE_NAME" } } { "db/cntr_baj.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_baj.tdf" 69 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.130 ns) 2.072 ns lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|_~64 10 COMB LCCOMB_X19_Y3_N6 20 " "Info: 10: + IC(0.222 ns) + CELL(0.130 ns) = 2.072 ns; Loc. = LCCOMB_X19_Y3_N6; Fanout = 20; COMB Node = 'lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|_~64'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.352 ns" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita7~2 lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|_~64 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.610 ns) 3.260 ns lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|counter_reg_bit\[19\] 11 REG FF_X20_Y2_N19 3 " "Info: 11: + IC(0.578 ns) + CELL(0.610 ns) = 3.260 ns; Loc. = FF_X20_Y2_N19; Fanout = 3; REG Node = 'lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|counter_reg_bit\[19\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|_~64 lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "db/cntr_qsi.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_qsi.tdf" 133 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.989 ns ( 61.01 % ) " "Info: Total cell delay = 1.989 ns ( 61.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.271 ns ( 38.99 % ) " "Info: Total interconnect delay = 1.271 ns ( 38.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.260 ns" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita1~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita2~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita3~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita4~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita5~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita6~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita7~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita7~2 lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|_~64 lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.260 ns" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita1~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita2~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita3~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita4~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita5~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita6~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita7~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita7~2 {} lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|_~64 {} lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] {} } { 0.000ns 0.471ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.222ns 0.578ns } { 0.000ns 0.446ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.455ns 0.130ns 0.610ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.579 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_100\" to destination register is 2.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_100~input 2 COMB IOIBUF_X0_Y14_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 2; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 34 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 34; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.534 ns) 2.579 ns lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|counter_reg_bit\[19\] 4 REG FF_X20_Y2_N19 3 " "Info: 4: + IC(0.976 ns) + CELL(0.534 ns) = 2.579 ns; Loc. = FF_X20_Y2_N19; Fanout = 3; REG Node = 'lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|counter_reg_bit\[19\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { Clk_100~inputclkctrl lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "db/cntr_qsi.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_qsi.tdf" 133 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.84 % ) " "Info: Total cell delay = 1.440 ns ( 55.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 44.16 % ) " "Info: Total interconnect delay = 1.139 ns ( 44.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] {} } { 0.000ns 0.000ns 0.163ns 0.976ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 2.577 ns - Longest register " "Info: - Longest clock path from clock \"Clk_100\" to source register is 2.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_100~input 2 COMB IOIBUF_X0_Y14_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 2; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 34 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 34; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.534 ns) 2.577 ns lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_reg_bit\[1\] 4 REG FF_X19_Y3_N11 4 " "Info: 4: + IC(0.974 ns) + CELL(0.534 ns) = 2.577 ns; Loc. = FF_X19_Y3_N11; Fanout = 4; REG Node = 'lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_reg_bit\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { Clk_100~inputclkctrl lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "db/cntr_baj.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_baj.tdf" 74 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.88 % ) " "Info: Total cell delay = 1.440 ns ( 55.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 44.12 % ) " "Info: Total interconnect delay = 1.137 ns ( 44.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.577 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.577 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] {} } { 0.000ns 0.000ns 0.163ns 0.974ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] {} } { 0.000ns 0.000ns 0.163ns 0.976ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.577 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.577 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] {} } { 0.000ns 0.000ns 0.163ns 0.974ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "db/cntr_baj.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_baj.tdf" 74 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "db/cntr_qsi.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_qsi.tdf" 133 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.260 ns" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita1~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita2~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita3~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita4~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita5~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita6~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita7~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita7~2 lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|_~64 lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.260 ns" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita1~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita2~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita3~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita4~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita5~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita6~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita7~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita7~2 {} lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|_~64 {} lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] {} } { 0.000ns 0.471ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.222ns 0.578ns } { 0.000ns 0.446ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.455ns 0.130ns 0.610ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] {} } { 0.000ns 0.000ns 0.163ns 0.976ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.577 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.577 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] {} } { 0.000ns 0.000ns 0.163ns 0.974ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] {} } {  } {  } "" } } { "db/cntr_qsi.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_qsi.tdf" 133 17 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "SPI_Clk register register lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\] lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 250.0 MHz Internal " "Info: Clock \"SPI_Clk\" Internal fmax is restricted to 250.0 MHz between source register \"lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]\" and destination register \"lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.419 ns + Longest register register " "Info: + Longest register to register delay is 1.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\] 1 REG FF_X16_Y1_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X16_Y1_N23; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.367 ns) 0.719 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|_~1378 2 COMB LCCOMB_X16_Y1_N28 1 " "Info: 2: + IC(0.352 ns) + CELL(0.367 ns) = 0.719 ns; Loc. = LCCOMB_X16_Y1_N28; Fanout = 1; COMB Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|_~1378'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5] lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|_~1378 } "NODE_NAME" } } { "lpm_shiftreg9.v" "" { Text "C:/altera/81/qdesigns/Main/lpm_shiftreg9.v" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.369 ns) 1.328 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]~feeder 3 COMB LCCOMB_X16_Y1_N12 1 " "Info: 3: + IC(0.240 ns) + CELL(0.369 ns) = 1.328 ns; Loc. = LCCOMB_X16_Y1_N12; Fanout = 1; COMB Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|_~1378 lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 1.419 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 4 REG FF_X16_Y1_N13 2 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 1.419 ns; Loc. = FF_X16_Y1_N13; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~feeder lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.827 ns ( 58.28 % ) " "Info: Total cell delay = 0.827 ns ( 58.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.592 ns ( 41.72 % ) " "Info: Total interconnect delay = 0.592 ns ( 41.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5] lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|_~1378 lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~feeder lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.419 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|_~1378 {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~feeder {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.352ns 0.240ns 0.000ns } { 0.000ns 0.367ns 0.369ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_Clk destination 4.421 ns + Shortest register " "Info: + Shortest clock path from clock \"SPI_Clk\" to destination register is 4.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPI_Clk 1 CLK PIN_P8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_P8; Fanout = 1; CLK Node = 'SPI_Clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_Clk } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 416 24 192 432 "SPI_Clk" "" } { 336 672 728 352 "SPI_Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SPI_Clk~input 2 COMB IOIBUF_X21_Y0_N29 1 " "Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOIBUF_X21_Y0_N29; Fanout = 1; COMB Node = 'SPI_Clk~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { SPI_Clk SPI_Clk~input } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 416 24 192 432 "SPI_Clk" "" } { 336 672 728 352 "SPI_Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.243 ns) 2.021 ns inst12 3 COMB LCCOMB_X20_Y1_N14 1 " "Info: 3: + IC(0.936 ns) + CELL(0.243 ns) = 2.021 ns; Loc. = LCCOMB_X20_Y1_N14; Fanout = 1; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.179 ns" { SPI_Clk~input inst12 } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 328 824 888 376 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 2.937 ns inst12~clkctrl 4 COMB CLKCTRL_G17 32 " "Info: 4: + IC(0.916 ns) + CELL(0.000 ns) = 2.937 ns; Loc. = CLKCTRL_G17; Fanout = 32; COMB Node = 'inst12~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 328 824 888 376 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.534 ns) 4.421 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 5 REG FF_X16_Y1_N13 2 " "Info: 5: + IC(0.950 ns) + CELL(0.534 ns) = 4.421 ns; Loc. = FF_X16_Y1_N13; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.619 ns ( 36.62 % ) " "Info: Total cell delay = 1.619 ns ( 36.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.802 ns ( 63.38 % ) " "Info: Total interconnect delay = 2.802 ns ( 63.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { SPI_Clk SPI_Clk~input inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.421 ns" { SPI_Clk {} SPI_Clk~input {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 0.936ns 0.916ns 0.950ns } { 0.000ns 0.842ns 0.243ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_Clk source 4.421 ns - Longest register " "Info: - Longest clock path from clock \"SPI_Clk\" to source register is 4.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPI_Clk 1 CLK PIN_P8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_P8; Fanout = 1; CLK Node = 'SPI_Clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_Clk } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 416 24 192 432 "SPI_Clk" "" } { 336 672 728 352 "SPI_Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SPI_Clk~input 2 COMB IOIBUF_X21_Y0_N29 1 " "Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOIBUF_X21_Y0_N29; Fanout = 1; COMB Node = 'SPI_Clk~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { SPI_Clk SPI_Clk~input } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 416 24 192 432 "SPI_Clk" "" } { 336 672 728 352 "SPI_Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.243 ns) 2.021 ns inst12 3 COMB LCCOMB_X20_Y1_N14 1 " "Info: 3: + IC(0.936 ns) + CELL(0.243 ns) = 2.021 ns; Loc. = LCCOMB_X20_Y1_N14; Fanout = 1; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.179 ns" { SPI_Clk~input inst12 } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 328 824 888 376 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 2.937 ns inst12~clkctrl 4 COMB CLKCTRL_G17 32 " "Info: 4: + IC(0.916 ns) + CELL(0.000 ns) = 2.937 ns; Loc. = CLKCTRL_G17; Fanout = 32; COMB Node = 'inst12~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 328 824 888 376 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.534 ns) 4.421 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\] 5 REG FF_X16_Y1_N23 2 " "Info: 5: + IC(0.950 ns) + CELL(0.534 ns) = 4.421 ns; Loc. = FF_X16_Y1_N23; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.619 ns ( 36.62 % ) " "Info: Total cell delay = 1.619 ns ( 36.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.802 ns ( 63.38 % ) " "Info: Total interconnect delay = 2.802 ns ( 63.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { SPI_Clk SPI_Clk~input inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.421 ns" { SPI_Clk {} SPI_Clk~input {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} } { 0.000ns 0.000ns 0.936ns 0.916ns 0.950ns } { 0.000ns 0.842ns 0.243ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { SPI_Clk SPI_Clk~input inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.421 ns" { SPI_Clk {} SPI_Clk~input {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 0.936ns 0.916ns 0.950ns } { 0.000ns 0.842ns 0.243ns 0.000ns 0.534ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { SPI_Clk SPI_Clk~input inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.421 ns" { SPI_Clk {} SPI_Clk~input {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} } { 0.000ns 0.000ns 0.936ns 0.916ns 0.950ns } { 0.000ns 0.842ns 0.243ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5] lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|_~1378 lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~feeder lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.419 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|_~1378 {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~feeder {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.352ns 0.240ns 0.000ns } { 0.000ns 0.367ns 0.369ns 0.091ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { SPI_Clk SPI_Clk~input inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.421 ns" { SPI_Clk {} SPI_Clk~input {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 0.936ns 0.916ns 0.950ns } { 0.000ns 0.842ns 0.243ns 0.000ns 0.534ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { SPI_Clk SPI_Clk~input inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.421 ns" { SPI_Clk {} SPI_Clk~input {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} } { 0.000ns 0.000ns 0.936ns 0.916ns 0.950ns } { 0.000ns 0.842ns 0.243ns 0.000ns 0.534ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } {  } {  } "" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "SPI_CS_0_n register register lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\] lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 250.0 MHz Internal " "Info: Clock \"SPI_CS_0_n\" Internal fmax is restricted to 250.0 MHz between source register \"lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]\" and destination register \"lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.419 ns + Longest register register " "Info: + Longest register to register delay is 1.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\] 1 REG FF_X16_Y1_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X16_Y1_N23; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.367 ns) 0.719 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|_~1378 2 COMB LCCOMB_X16_Y1_N28 1 " "Info: 2: + IC(0.352 ns) + CELL(0.367 ns) = 0.719 ns; Loc. = LCCOMB_X16_Y1_N28; Fanout = 1; COMB Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|_~1378'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5] lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|_~1378 } "NODE_NAME" } } { "lpm_shiftreg9.v" "" { Text "C:/altera/81/qdesigns/Main/lpm_shiftreg9.v" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.369 ns) 1.328 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]~feeder 3 COMB LCCOMB_X16_Y1_N12 1 " "Info: 3: + IC(0.240 ns) + CELL(0.369 ns) = 1.328 ns; Loc. = LCCOMB_X16_Y1_N12; Fanout = 1; COMB Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|_~1378 lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 1.419 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 4 REG FF_X16_Y1_N13 2 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 1.419 ns; Loc. = FF_X16_Y1_N13; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~feeder lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.827 ns ( 58.28 % ) " "Info: Total cell delay = 0.827 ns ( 58.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.592 ns ( 41.72 % ) " "Info: Total interconnect delay = 0.592 ns ( 41.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5] lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|_~1378 lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~feeder lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.419 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|_~1378 {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~feeder {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.352ns 0.240ns 0.000ns } { 0.000ns 0.367ns 0.369ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_CS_0_n destination 4.420 ns + Shortest register " "Info: + Shortest clock path from clock \"SPI_CS_0_n\" to destination register is 4.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPI_CS_0_n 1 CLK PIN_L8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_L8; Fanout = 1; CLK Node = 'SPI_CS_0_n'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_CS_0_n } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 304 24 192 320 "SPI_CS_0_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SPI_CS_0_n~input 2 COMB IOIBUF_X19_Y0_N29 3 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X19_Y0_N29; Fanout = 3; COMB Node = 'SPI_CS_0_n~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { SPI_CS_0_n SPI_CS_0_n~input } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 304 24 192 320 "SPI_CS_0_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.368 ns) 2.020 ns inst12 3 COMB LCCOMB_X20_Y1_N14 1 " "Info: 3: + IC(0.800 ns) + CELL(0.368 ns) = 2.020 ns; Loc. = LCCOMB_X20_Y1_N14; Fanout = 1; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { SPI_CS_0_n~input inst12 } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 328 824 888 376 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 2.936 ns inst12~clkctrl 4 COMB CLKCTRL_G17 32 " "Info: 4: + IC(0.916 ns) + CELL(0.000 ns) = 2.936 ns; Loc. = CLKCTRL_G17; Fanout = 32; COMB Node = 'inst12~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 328 824 888 376 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.534 ns) 4.420 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 5 REG FF_X16_Y1_N13 2 " "Info: 5: + IC(0.950 ns) + CELL(0.534 ns) = 4.420 ns; Loc. = FF_X16_Y1_N13; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.754 ns ( 39.68 % ) " "Info: Total cell delay = 1.754 ns ( 39.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.666 ns ( 60.32 % ) " "Info: Total interconnect delay = 2.666 ns ( 60.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { SPI_CS_0_n SPI_CS_0_n~input inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.420 ns" { SPI_CS_0_n {} SPI_CS_0_n~input {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 0.800ns 0.916ns 0.950ns } { 0.000ns 0.852ns 0.368ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_CS_0_n source 4.420 ns - Longest register " "Info: - Longest clock path from clock \"SPI_CS_0_n\" to source register is 4.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPI_CS_0_n 1 CLK PIN_L8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_L8; Fanout = 1; CLK Node = 'SPI_CS_0_n'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_CS_0_n } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 304 24 192 320 "SPI_CS_0_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SPI_CS_0_n~input 2 COMB IOIBUF_X19_Y0_N29 3 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X19_Y0_N29; Fanout = 3; COMB Node = 'SPI_CS_0_n~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { SPI_CS_0_n SPI_CS_0_n~input } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 304 24 192 320 "SPI_CS_0_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.368 ns) 2.020 ns inst12 3 COMB LCCOMB_X20_Y1_N14 1 " "Info: 3: + IC(0.800 ns) + CELL(0.368 ns) = 2.020 ns; Loc. = LCCOMB_X20_Y1_N14; Fanout = 1; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { SPI_CS_0_n~input inst12 } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 328 824 888 376 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 2.936 ns inst12~clkctrl 4 COMB CLKCTRL_G17 32 " "Info: 4: + IC(0.916 ns) + CELL(0.000 ns) = 2.936 ns; Loc. = CLKCTRL_G17; Fanout = 32; COMB Node = 'inst12~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 328 824 888 376 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.534 ns) 4.420 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\] 5 REG FF_X16_Y1_N23 2 " "Info: 5: + IC(0.950 ns) + CELL(0.534 ns) = 4.420 ns; Loc. = FF_X16_Y1_N23; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.754 ns ( 39.68 % ) " "Info: Total cell delay = 1.754 ns ( 39.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.666 ns ( 60.32 % ) " "Info: Total interconnect delay = 2.666 ns ( 60.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { SPI_CS_0_n SPI_CS_0_n~input inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.420 ns" { SPI_CS_0_n {} SPI_CS_0_n~input {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} } { 0.000ns 0.000ns 0.800ns 0.916ns 0.950ns } { 0.000ns 0.852ns 0.368ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { SPI_CS_0_n SPI_CS_0_n~input inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.420 ns" { SPI_CS_0_n {} SPI_CS_0_n~input {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 0.800ns 0.916ns 0.950ns } { 0.000ns 0.852ns 0.368ns 0.000ns 0.534ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { SPI_CS_0_n SPI_CS_0_n~input inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.420 ns" { SPI_CS_0_n {} SPI_CS_0_n~input {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} } { 0.000ns 0.000ns 0.800ns 0.916ns 0.950ns } { 0.000ns 0.852ns 0.368ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5] lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|_~1378 lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~feeder lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.419 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|_~1378 {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~feeder {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.352ns 0.240ns 0.000ns } { 0.000ns 0.367ns 0.369ns 0.091ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { SPI_CS_0_n SPI_CS_0_n~input inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.420 ns" { SPI_CS_0_n {} SPI_CS_0_n~input {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 0.800ns 0.916ns 0.950ns } { 0.000ns 0.852ns 0.368ns 0.000ns 0.534ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { SPI_CS_0_n SPI_CS_0_n~input inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.420 ns" { SPI_CS_0_n {} SPI_CS_0_n~input {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} } { 0.000ns 0.000ns 0.800ns 0.916ns 0.950ns } { 0.000ns 0.852ns 0.368ns 0.000ns 0.534ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } {  } {  } "" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|counter_reg_bit\[19\] Meter_Enable Clk_100 3.499 ns register " "Info: tsu for register \"lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|counter_reg_bit\[19\]\" (data pin = \"Meter_Enable\", clock pin = \"Clk_100\") is 3.499 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.093 ns + Longest pin register " "Info: + Longest pin to register delay is 6.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Meter_Enable 1 PIN PIN_K10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_K10; Fanout = 1; PIN Node = 'Meter_Enable'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Meter_Enable } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { -56 24 192 -40 "Meter_Enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Meter_Enable~input 2 COMB IOIBUF_X28_Y0_N15 30 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X28_Y0_N15; Fanout = 30; COMB Node = 'Meter_Enable~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { Meter_Enable Meter_Enable~input } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { -56 24 192 -40 "Meter_Enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.677 ns) + CELL(0.376 ns) 4.905 ns lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|_~64 3 COMB LCCOMB_X19_Y3_N6 20 " "Info: 3: + IC(3.677 ns) + CELL(0.376 ns) = 4.905 ns; Loc. = LCCOMB_X19_Y3_N6; Fanout = 20; COMB Node = 'lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|_~64'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.053 ns" { Meter_Enable~input lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|_~64 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.610 ns) 6.093 ns lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|counter_reg_bit\[19\] 4 REG FF_X20_Y2_N19 3 " "Info: 4: + IC(0.578 ns) + CELL(0.610 ns) = 6.093 ns; Loc. = FF_X20_Y2_N19; Fanout = 3; REG Node = 'lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|counter_reg_bit\[19\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|_~64 lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "db/cntr_qsi.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_qsi.tdf" 133 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.838 ns ( 30.17 % ) " "Info: Total cell delay = 1.838 ns ( 30.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.255 ns ( 69.83 % ) " "Info: Total interconnect delay = 4.255 ns ( 69.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { Meter_Enable Meter_Enable~input lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|_~64 lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.093 ns" { Meter_Enable {} Meter_Enable~input {} lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|_~64 {} lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] {} } { 0.000ns 0.000ns 3.677ns 0.578ns } { 0.000ns 0.852ns 0.376ns 0.610ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "db/cntr_qsi.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_qsi.tdf" 133 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.579 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk_100\" to destination register is 2.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_100~input 2 COMB IOIBUF_X0_Y14_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 2; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 34 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 34; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.534 ns) 2.579 ns lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|counter_reg_bit\[19\] 4 REG FF_X20_Y2_N19 3 " "Info: 4: + IC(0.976 ns) + CELL(0.534 ns) = 2.579 ns; Loc. = FF_X20_Y2_N19; Fanout = 3; REG Node = 'lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|counter_reg_bit\[19\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { Clk_100~inputclkctrl lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "db/cntr_qsi.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_qsi.tdf" 133 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.84 % ) " "Info: Total cell delay = 1.440 ns ( 55.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 44.16 % ) " "Info: Total interconnect delay = 1.139 ns ( 44.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] {} } { 0.000ns 0.000ns 0.163ns 0.976ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { Meter_Enable Meter_Enable~input lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|_~64 lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.093 ns" { Meter_Enable {} Meter_Enable~input {} lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|_~64 {} lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] {} } { 0.000ns 0.000ns 3.677ns 0.578ns } { 0.000ns 0.852ns 0.376ns 0.610ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] {} } { 0.000ns 0.000ns 0.163ns 0.976ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_100 SRG\[28\] lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[28\] 11.059 ns register " "Info: tco from clock \"Clk_100\" to destination pin \"SRG\[28\]\" through register \"lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[28\]\" is 11.059 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 5.654 ns + Longest register " "Info: + Longest clock path from clock \"Clk_100\" to source register is 5.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_100~input 2 COMB IOIBUF_X0_Y14_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 2; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.733 ns) 2.838 ns inst40 3 REG FF_X20_Y1_N21 1 " "Info: 3: + IC(1.199 ns) + CELL(0.733 ns) = 2.838 ns; Loc. = FF_X20_Y1_N21; Fanout = 1; REG Node = 'inst40'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { Clk_100~input inst40 } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 376 664 728 456 "inst40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.130 ns) 3.254 ns inst12 4 COMB LCCOMB_X20_Y1_N14 1 " "Info: 4: + IC(0.286 ns) + CELL(0.130 ns) = 3.254 ns; Loc. = LCCOMB_X20_Y1_N14; Fanout = 1; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { inst40 inst12 } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 328 824 888 376 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 4.170 ns inst12~clkctrl 5 COMB CLKCTRL_G17 32 " "Info: 5: + IC(0.916 ns) + CELL(0.000 ns) = 4.170 ns; Loc. = CLKCTRL_G17; Fanout = 32; COMB Node = 'inst12~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 328 824 888 376 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.534 ns) 5.654 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[28\] 6 REG FF_X19_Y2_N7 2 " "Info: 6: + IC(0.950 ns) + CELL(0.534 ns) = 5.654 ns; Loc. = FF_X19_Y2_N7; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[28\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[28] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 40.73 % ) " "Info: Total cell delay = 2.303 ns ( 40.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.351 ns ( 59.27 % ) " "Info: Total interconnect delay = 3.351 ns ( 59.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.654 ns" { Clk_100 Clk_100~input inst40 inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[28] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.654 ns" { Clk_100 {} Clk_100~input {} inst40 {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[28] {} } { 0.000ns 0.000ns 1.199ns 0.286ns 0.916ns 0.950ns } { 0.000ns 0.906ns 0.733ns 0.130ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.206 ns + Longest register pin " "Info: + Longest register to pin delay is 5.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[28\] 1 REG FF_X19_Y2_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X19_Y2_N7; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[28\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[28] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(3.517 ns) 5.206 ns SRG\[28\]~output 2 COMB IOOBUF_X0_Y6_N16 1 " "Info: 2: + IC(1.689 ns) + CELL(3.517 ns) = 5.206 ns; Loc. = IOOBUF_X0_Y6_N16; Fanout = 1; COMB Node = 'SRG\[28\]~output'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.206 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[28] SRG[28]~output } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 328 1088 1264 344 "SRG\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 5.206 ns SRG\[28\] 3 PIN PIN_K2 0 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 5.206 ns; Loc. = PIN_K2; Fanout = 0; PIN Node = 'SRG\[28\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { SRG[28]~output SRG[28] } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 328 1088 1264 344 "SRG\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.517 ns ( 67.56 % ) " "Info: Total cell delay = 3.517 ns ( 67.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.689 ns ( 32.44 % ) " "Info: Total interconnect delay = 1.689 ns ( 32.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.206 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[28] SRG[28]~output SRG[28] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.206 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[28] {} SRG[28]~output {} SRG[28] {} } { 0.000ns 1.689ns 0.000ns } { 0.000ns 3.517ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.654 ns" { Clk_100 Clk_100~input inst40 inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[28] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.654 ns" { Clk_100 {} Clk_100~input {} inst40 {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[28] {} } { 0.000ns 0.000ns 1.199ns 0.286ns 0.916ns 0.950ns } { 0.000ns 0.906ns 0.733ns 0.130ns 0.000ns 0.534ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.206 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[28] SRG[28]~output SRG[28] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.206 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[28] {} SRG[28]~output {} SRG[28] {} } { 0.000ns 1.689ns 0.000ns } { 0.000ns 3.517ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst5 SPI_CS_0_n Clk_100 -1.555 ns register " "Info: th for register \"inst5\" (data pin = \"SPI_CS_0_n\", clock pin = \"Clk_100\") is -1.555 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.576 ns + Longest register " "Info: + Longest clock path from clock \"Clk_100\" to destination register is 2.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_100~input 2 COMB IOIBUF_X0_Y14_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 2; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 34 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 34; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.534 ns) 2.576 ns inst5 4 REG FF_X17_Y3_N25 2 " "Info: 4: + IC(0.973 ns) + CELL(0.534 ns) = 2.576 ns; Loc. = FF_X17_Y3_N25; Fanout = 2; REG Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { Clk_100~inputclkctrl inst5 } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 152 920 984 232 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.90 % ) " "Info: Total cell delay = 1.440 ns ( 55.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 44.10 % ) " "Info: Total interconnect delay = 1.136 ns ( 44.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} inst5 {} } { 0.000ns 0.000ns 0.163ns 0.973ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 152 920 984 232 "inst5" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.288 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPI_CS_0_n 1 CLK PIN_L8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_L8; Fanout = 1; CLK Node = 'SPI_CS_0_n'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_CS_0_n } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 304 24 192 320 "SPI_CS_0_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SPI_CS_0_n~input 2 COMB IOIBUF_X19_Y0_N29 3 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X19_Y0_N29; Fanout = 3; COMB Node = 'SPI_CS_0_n~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { SPI_CS_0_n SPI_CS_0_n~input } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 304 24 192 320 "SPI_CS_0_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.215 ns) + CELL(0.130 ns) 4.197 ns inst5~45 3 COMB LCCOMB_X17_Y3_N24 1 " "Info: 3: + IC(3.215 ns) + CELL(0.130 ns) = 4.197 ns; Loc. = LCCOMB_X17_Y3_N24; Fanout = 1; COMB Node = 'inst5~45'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.345 ns" { SPI_CS_0_n~input inst5~45 } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 152 920 984 232 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 4.288 ns inst5 4 REG FF_X17_Y3_N25 2 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 4.288 ns; Loc. = FF_X17_Y3_N25; Fanout = 2; REG Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { inst5~45 inst5 } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 152 920 984 232 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.073 ns ( 25.02 % ) " "Info: Total cell delay = 1.073 ns ( 25.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.215 ns ( 74.98 % ) " "Info: Total interconnect delay = 3.215 ns ( 74.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.288 ns" { SPI_CS_0_n SPI_CS_0_n~input inst5~45 inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.288 ns" { SPI_CS_0_n {} SPI_CS_0_n~input {} inst5~45 {} inst5 {} } { 0.000ns 0.000ns 3.215ns 0.000ns } { 0.000ns 0.852ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} inst5 {} } { 0.000ns 0.000ns 0.163ns 0.973ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.288 ns" { SPI_CS_0_n SPI_CS_0_n~input inst5~45 inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.288 ns" { SPI_CS_0_n {} SPI_CS_0_n~input {} inst5~45 {} inst5 {} } { 0.000ns 0.000ns 3.215ns 0.000ns } { 0.000ns 0.852ns 0.130ns 0.091ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Peak virtual memory: 129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 05 13:42:05 2009 " "Info: Processing ended: Thu Mar 05 13:42:05 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
