<stg><name>mmcpy_outputport</name>


<trans_list>

<trans id="50" from="1" to="2">
<condition id="21">
<or_exp><and_exp><literal name="enable" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="1" to="10">
<condition id="22">
<or_exp><and_exp><literal name="enable" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="2" to="3">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="3" to="6">
<condition id="37">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="3" to="4">
<condition id="40">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="4" to="5">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="5" to="3">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="6" to="7">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="7" to="8">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="8" to="9">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="9" to="10">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %OutputLength_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %OutputLength)

]]></Node>
<StgValue><ssdm name="OutputLength_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %OutputOffset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %OutputOffset)

]]></Node>
<StgValue><ssdm name="OutputOffset_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %mLoop_V_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %mLoop_V)

]]></Node>
<StgValue><ssdm name="mLoop_V_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %tm_V_4_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %tm_V_4)

]]></Node>
<StgValue><ssdm name="tm_V_4_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:4  %Output_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %Output_offset)

]]></Node>
<StgValue><ssdm name="Output_offset_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="5">
<![CDATA[
:5  %mLoop_V_cast = zext i5 %mLoop_V_read to i6

]]></Node>
<StgValue><ssdm name="mLoop_V_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i32* %Output_r, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 1, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7  %enable = icmp ugt i6 %mLoop_V_cast, %tm_V_4_read

]]></Node>
<StgValue><ssdm name="enable"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %enable, label %1, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="33" op_0_bw="32">
<![CDATA[
:0  %tmp_cast = sext i32 %OutputOffset_read to i33

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="33" op_0_bw="30">
<![CDATA[
:1  %sext_cast = zext i30 %Output_offset_read to i33

]]></Node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2  %sum = add i33 %tmp_cast, %sext_cast

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="33">
<![CDATA[
:3  %sum_cast = sext i33 %sum to i64

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %Output_addr = getelementptr i32* %Output_r, i64 %sum_cast

]]></Node>
<StgValue><ssdm name="Output_addr"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="8">
<![CDATA[
:5  %tmp_86_i32_shr_cast2 = zext i8 %OutputLength_read to i32

]]></Node>
<StgValue><ssdm name="tmp_86_i32_shr_cast2"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %Output_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %Output_addr, i32 %tmp_86_i32_shr_cast2)

]]></Node>
<StgValue><ssdm name="Output_addr_wr_req"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
burst.wr.header:0  %indvar = phi i8 [ 0, %1 ], [ %indvar_next, %burst.wr.body ]

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.wr.header:1  %exitcond = icmp eq i8 %indvar, %OutputLength_read

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.wr.header:3  %indvar_next = add i8 %indvar, 1

]]></Node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:4  br i1 %exitcond, label %._crit_edge.loopexit, label %burst.wr.body

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="8">
<![CDATA[
burst.wr.body:3  %indvar1 = zext i8 %indvar to i64

]]></Node>
<StgValue><ssdm name="indvar1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:4  %output_tmp_addr = getelementptr [169 x i32]* %output_tmp, i64 0, i64 %indvar1

]]></Node>
<StgValue><ssdm name="output_tmp_addr"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="8">
<![CDATA[
burst.wr.body:5  %output_tmp_load = load i32* %output_tmp_addr, align 4

]]></Node>
<StgValue><ssdm name="output_tmp_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="8">
<![CDATA[
burst.wr.body:5  %output_tmp_load = load i32* %output_tmp_addr, align 4

]]></Node>
<StgValue><ssdm name="output_tmp_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region)

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.wr.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str91)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopName([29 x i8]* @memcpy_OC_Output_OC_s)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
burst.wr.body:6  call void @_ssdm_op_Write.m_axi.i32P(i32* %Output_addr, i32 %output_tmp_load, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.wr.body:7  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin)

]]></Node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body:8  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="43" st_id="6" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:0  %Output_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %Output_addr)

]]></Node>
<StgValue><ssdm name="Output_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="44" st_id="7" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:0  %Output_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %Output_addr)

]]></Node>
<StgValue><ssdm name="Output_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="45" st_id="8" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:0  %Output_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %Output_addr)

]]></Node>
<StgValue><ssdm name="Output_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="46" st_id="9" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:0  %Output_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %Output_addr)

]]></Node>
<StgValue><ssdm name="Output_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="47" st_id="10" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:0  %Output_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %Output_addr)

]]></Node>
<StgValue><ssdm name="Output_addr_wr_resp"/></StgValue>
</operation>

<operation id="48" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0">
<![CDATA[
._crit_edge:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="68" name="Output_r" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="Output_r"/></StgValue>
</port>
<port id="69" name="Output_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="Output_offset"/></StgValue>
</port>
<port id="70" name="output_tmp" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_tmp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="71" name="tm_V_4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tm_V_4"/></StgValue>
</port>
<port id="72" name="mLoop_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mLoop_V"/></StgValue>
</port>
<port id="73" name="OutputOffset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="OutputOffset"/></StgValue>
</port>
<port id="74" name="OutputLength" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="OutputLength"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="76" from="_ssdm_op_Read.ap_auto.i8" to="OutputLength_read" fromId="75" toId="11">
</dataflow>
<dataflow id="77" from="OutputLength" to="OutputLength_read" fromId="74" toId="11">
</dataflow>
<dataflow id="79" from="_ssdm_op_Read.ap_auto.i32" to="OutputOffset_read" fromId="78" toId="12">
</dataflow>
<dataflow id="80" from="OutputOffset" to="OutputOffset_read" fromId="73" toId="12">
</dataflow>
<dataflow id="82" from="_ssdm_op_Read.ap_auto.i5" to="mLoop_V_read" fromId="81" toId="13">
</dataflow>
<dataflow id="83" from="mLoop_V" to="mLoop_V_read" fromId="72" toId="13">
</dataflow>
<dataflow id="85" from="_ssdm_op_Read.ap_auto.i6" to="tm_V_4_read" fromId="84" toId="14">
</dataflow>
<dataflow id="86" from="tm_V_4" to="tm_V_4_read" fromId="71" toId="14">
</dataflow>
<dataflow id="88" from="_ssdm_op_Read.ap_auto.i30" to="Output_offset_read" fromId="87" toId="15">
</dataflow>
<dataflow id="89" from="Output_offset" to="Output_offset_read" fromId="69" toId="15">
</dataflow>
<dataflow id="90" from="mLoop_V_read" to="mLoop_V_cast" fromId="13" toId="16">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecInterface" to="StgValue_17" fromId="91" toId="17">
</dataflow>
<dataflow id="93" from="Output_r" to="StgValue_17" fromId="68" toId="17">
</dataflow>
<dataflow id="95" from="p_str16" to="StgValue_17" fromId="94" toId="17">
</dataflow>
<dataflow id="97" from="StgValue_96" to="StgValue_17" fromId="96" toId="17">
</dataflow>
<dataflow id="98" from="StgValue_96" to="StgValue_17" fromId="96" toId="17">
</dataflow>
<dataflow id="100" from="p_str1" to="StgValue_17" fromId="99" toId="17">
</dataflow>
<dataflow id="101" from="StgValue_96" to="StgValue_17" fromId="96" toId="17">
</dataflow>
<dataflow id="103" from="StgValue_102" to="StgValue_17" fromId="102" toId="17">
</dataflow>
<dataflow id="105" from="p_str17" to="StgValue_17" fromId="104" toId="17">
</dataflow>
<dataflow id="107" from="p_str18" to="StgValue_17" fromId="106" toId="17">
</dataflow>
<dataflow id="108" from="p_str1" to="StgValue_17" fromId="99" toId="17">
</dataflow>
<dataflow id="110" from="StgValue_109" to="StgValue_17" fromId="109" toId="17">
</dataflow>
<dataflow id="111" from="StgValue_109" to="StgValue_17" fromId="109" toId="17">
</dataflow>
<dataflow id="113" from="StgValue_112" to="StgValue_17" fromId="112" toId="17">
</dataflow>
<dataflow id="114" from="StgValue_112" to="StgValue_17" fromId="112" toId="17">
</dataflow>
<dataflow id="115" from="p_str1" to="StgValue_17" fromId="99" toId="17">
</dataflow>
<dataflow id="116" from="p_str1" to="StgValue_17" fromId="99" toId="17">
</dataflow>
<dataflow id="117" from="mLoop_V_cast" to="enable" fromId="16" toId="18">
</dataflow>
<dataflow id="118" from="tm_V_4_read" to="enable" fromId="14" toId="18">
</dataflow>
<dataflow id="119" from="enable" to="StgValue_19" fromId="18" toId="19">
</dataflow>
<dataflow id="120" from="OutputOffset_read" to="tmp_cast" fromId="12" toId="20">
</dataflow>
<dataflow id="121" from="Output_offset_read" to="sext_cast" fromId="15" toId="21">
</dataflow>
<dataflow id="122" from="tmp_cast" to="sum" fromId="20" toId="22">
</dataflow>
<dataflow id="123" from="sext_cast" to="sum" fromId="21" toId="22">
</dataflow>
<dataflow id="124" from="sum" to="sum_cast" fromId="22" toId="23">
</dataflow>
<dataflow id="125" from="Output_r" to="Output_addr" fromId="68" toId="24">
</dataflow>
<dataflow id="126" from="sum_cast" to="Output_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="127" from="OutputLength_read" to="tmp_86_i32_shr_cast2" fromId="11" toId="25">
</dataflow>
<dataflow id="129" from="_ssdm_op_WriteReq.m_axi.i32P" to="Output_addr_wr_req" fromId="128" toId="26">
</dataflow>
<dataflow id="130" from="Output_addr" to="Output_addr_wr_req" fromId="24" toId="26">
</dataflow>
<dataflow id="131" from="tmp_86_i32_shr_cast2" to="Output_addr_wr_req" fromId="25" toId="26">
</dataflow>
<dataflow id="133" from="StgValue_132" to="indvar" fromId="132" toId="28">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="134" from="StgValue_27" to="indvar" fromId="27" toId="28">
</dataflow>
<dataflow id="135" from="indvar_next" to="indvar" fromId="31" toId="28">
<BackEdge/>
<condition id="52">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="136" from="StgValue_42" to="indvar" fromId="42" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="137" from="indvar" to="exitcond" fromId="28" toId="29">
</dataflow>
<dataflow id="138" from="OutputLength_read" to="exitcond" fromId="11" toId="29">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="139" toId="30">
</dataflow>
<dataflow id="142" from="StgValue_141" to="empty" fromId="141" toId="30">
</dataflow>
<dataflow id="144" from="StgValue_143" to="empty" fromId="143" toId="30">
</dataflow>
<dataflow id="145" from="StgValue_141" to="empty" fromId="141" toId="30">
</dataflow>
<dataflow id="146" from="indvar" to="indvar_next" fromId="28" toId="31">
</dataflow>
<dataflow id="148" from="StgValue_147" to="indvar_next" fromId="147" toId="31">
</dataflow>
<dataflow id="149" from="exitcond" to="StgValue_32" fromId="29" toId="32">
</dataflow>
<dataflow id="150" from="indvar" to="indvar1" fromId="28" toId="33">
</dataflow>
<dataflow id="151" from="output_tmp" to="output_tmp_addr" fromId="70" toId="34">
</dataflow>
<dataflow id="152" from="StgValue_141" to="output_tmp_addr" fromId="141" toId="34">
</dataflow>
<dataflow id="153" from="indvar1" to="output_tmp_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="154" from="output_tmp_addr" to="output_tmp_load" fromId="34" toId="35">
</dataflow>
<dataflow id="155" from="output_tmp_addr" to="output_tmp_load" fromId="34" toId="36">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecRegionBegin" to="burstwrite_rbegin" fromId="156" toId="37">
</dataflow>
<dataflow id="159" from="burstwrite_OC_region" to="burstwrite_rbegin" fromId="158" toId="37">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecPipeline" to="StgValue_38" fromId="160" toId="38">
</dataflow>
<dataflow id="162" from="StgValue_109" to="StgValue_38" fromId="109" toId="38">
</dataflow>
<dataflow id="163" from="StgValue_109" to="StgValue_38" fromId="109" toId="38">
</dataflow>
<dataflow id="164" from="StgValue_109" to="StgValue_38" fromId="109" toId="38">
</dataflow>
<dataflow id="165" from="StgValue_96" to="StgValue_38" fromId="96" toId="38">
</dataflow>
<dataflow id="167" from="p_str91" to="StgValue_38" fromId="166" toId="38">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecLoopName" to="empty_21" fromId="168" toId="39">
</dataflow>
<dataflow id="171" from="memcpy_OC_Output_OC_s" to="empty_21" fromId="170" toId="39">
</dataflow>
<dataflow id="173" from="_ssdm_op_Write.m_axi.i32P" to="StgValue_40" fromId="172" toId="40">
</dataflow>
<dataflow id="174" from="Output_addr" to="StgValue_40" fromId="24" toId="40">
</dataflow>
<dataflow id="175" from="output_tmp_load" to="StgValue_40" fromId="36" toId="40">
</dataflow>
<dataflow id="177" from="StgValue_176" to="StgValue_40" fromId="176" toId="40">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecRegionEnd" to="burstwrite_rend" fromId="178" toId="41">
</dataflow>
<dataflow id="180" from="burstwrite_OC_region" to="burstwrite_rend" fromId="158" toId="41">
</dataflow>
<dataflow id="181" from="burstwrite_rbegin" to="burstwrite_rend" fromId="37" toId="41">
</dataflow>
<dataflow id="183" from="_ssdm_op_WriteResp.m_axi.i32P" to="Output_addr_wr_resp" fromId="182" toId="43">
</dataflow>
<dataflow id="184" from="Output_addr" to="Output_addr_wr_resp" fromId="24" toId="43">
</dataflow>
<dataflow id="185" from="_ssdm_op_WriteResp.m_axi.i32P" to="Output_addr_wr_resp" fromId="182" toId="44">
</dataflow>
<dataflow id="186" from="Output_addr" to="Output_addr_wr_resp" fromId="24" toId="44">
</dataflow>
<dataflow id="187" from="_ssdm_op_WriteResp.m_axi.i32P" to="Output_addr_wr_resp" fromId="182" toId="45">
</dataflow>
<dataflow id="188" from="Output_addr" to="Output_addr_wr_resp" fromId="24" toId="45">
</dataflow>
<dataflow id="189" from="_ssdm_op_WriteResp.m_axi.i32P" to="Output_addr_wr_resp" fromId="182" toId="46">
</dataflow>
<dataflow id="190" from="Output_addr" to="Output_addr_wr_resp" fromId="24" toId="46">
</dataflow>
<dataflow id="191" from="_ssdm_op_WriteResp.m_axi.i32P" to="Output_addr_wr_resp" fromId="182" toId="47">
</dataflow>
<dataflow id="192" from="Output_addr" to="Output_addr_wr_resp" fromId="24" toId="47">
</dataflow>
<dataflow id="193" from="enable" to="StgValue_1" fromId="18" toId="1">
</dataflow>
<dataflow id="194" from="exitcond" to="StgValue_3" fromId="29" toId="3">
</dataflow>
<dataflow id="195" from="exitcond" to="StgValue_4" fromId="29" toId="4">
</dataflow>
<dataflow id="196" from="exitcond" to="StgValue_5" fromId="29" toId="5">
</dataflow>
<dataflow id="197" from="enable" to="StgValue_10" fromId="18" toId="10">
</dataflow>
</dataflows>


</stg>
