Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Feb 28 13:42:58 2024
| Host         : d4m14n running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    18          
TIMING-18  Warning           Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (6)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: div/clk_d_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.107        0.000                      0                   87        0.151        0.000                      0                   87        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             7.107        0.000                      0                   87        0.151        0.000                      0                   87        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.107ns  (required time - arrival time)
  Source:                 deb2/out_signal_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.609ns (23.706%)  route 1.960ns (76.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.719     5.322    deb2/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  deb2/out_signal_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  deb2/out_signal_enable_reg/Q
                         net (fo=39, routed)          1.633     7.410    deb2/deb_reset
    SLICE_X1Y84          LUT2 (Prop_lut2_I1_O)        0.153     7.563 r  deb2/number[3]_i_1/O
                         net (fo=1, routed)           0.327     7.891    number[3]
    SLICE_X2Y84          FDRE                                         r  number_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.599    15.022    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  number_reg[3]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y84          FDRE (Setup_fdre_C_D)       -0.248    14.997    number_reg[3]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                  7.107    

Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 deb1/sinc/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/cntr/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.580ns (30.096%)  route 1.347ns (69.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.719     5.322    deb1/sinc/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  deb1/sinc/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  deb1/sinc/b_reg/Q
                         net (fo=3, routed)           0.677     6.455    deb1/sinc/sync_signal
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.124     6.579 r  deb1/sinc/cnt[6]_i_1/O
                         net (fo=7, routed)           0.670     7.249    deb1/cntr/SR[0]
    SLICE_X6Y86          FDRE                                         r  deb1/cntr/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.598    15.021    deb1/cntr/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  deb1/cntr/cnt_reg[0]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y86          FDRE (Setup_fdre_C_R)       -0.524    14.737    deb1/cntr/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -7.249    
  -------------------------------------------------------------------
                         slack                                  7.488    

Slack (MET) :             7.569ns  (required time - arrival time)
  Source:                 deb2/out_signal_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.580ns (24.303%)  route 1.807ns (75.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.719     5.322    deb2/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  deb2/out_signal_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  deb2/out_signal_enable_reg/Q
                         net (fo=39, routed)          1.807     7.584    deb1/deb_reset
    SLICE_X3Y85          LUT4 (Prop_lut4_I3_O)        0.124     7.708 r  deb1/number[24]_i_1/O
                         net (fo=1, routed)           0.000     7.708    deb1_n_8
    SLICE_X3Y85          FDRE                                         r  number_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.600    15.023    clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  number_reg[24]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.031    15.277    number_reg[24]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  7.569    

Slack (MET) :             7.585ns  (required time - arrival time)
  Source:                 deb2/out_signal_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.608ns (25.180%)  route 1.807ns (74.819%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.719     5.322    deb2/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  deb2/out_signal_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  deb2/out_signal_enable_reg/Q
                         net (fo=39, routed)          1.807     7.584    deb1/deb_reset
    SLICE_X3Y85          LUT4 (Prop_lut4_I3_O)        0.152     7.736 r  deb1/number[28]_i_1/O
                         net (fo=1, routed)           0.000     7.736    deb1_n_4
    SLICE_X3Y85          FDRE                                         r  number_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.600    15.023    clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  number_reg[28]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.075    15.321    number_reg[28]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  7.585    

Slack (MET) :             7.594ns  (required time - arrival time)
  Source:                 div/cntr/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cntr/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.842ns (35.058%)  route 1.560ns (64.942%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.716     5.319    div/cntr/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  div/cntr/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419     5.738 f  div/cntr/cnt_reg[2]/Q
                         net (fo=6, routed)           0.898     6.636    div/cntr/cnt_reg[2]
    SLICE_X4Y83          LUT6 (Prop_lut6_I1_O)        0.299     6.935 r  div/cntr/cnt[8]_i_2/O
                         net (fo=3, routed)           0.662     7.596    div/cntr/cnt[8]_i_2_n_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I1_O)        0.124     7.720 r  div/cntr/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     7.720    div/cntr/cnt[7]
    SLICE_X4Y83          FDRE                                         r  div/cntr/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.596    15.019    div/cntr/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  div/cntr/cnt_reg[7]/C
                         clock pessimism              0.300    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X4Y83          FDRE (Setup_fdre_C_D)        0.031    15.314    div/cntr/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  7.594    

Slack (MET) :             7.612ns  (required time - arrival time)
  Source:                 div/cntr/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cntr/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.868ns (35.754%)  route 1.560ns (64.246%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.716     5.319    div/cntr/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  div/cntr/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419     5.738 f  div/cntr/cnt_reg[2]/Q
                         net (fo=6, routed)           0.898     6.636    div/cntr/cnt_reg[2]
    SLICE_X4Y83          LUT6 (Prop_lut6_I1_O)        0.299     6.935 r  div/cntr/cnt[8]_i_2/O
                         net (fo=3, routed)           0.662     7.596    div/cntr/cnt[8]_i_2_n_0
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.150     7.746 r  div/cntr/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     7.746    div/cntr/cnt[8]
    SLICE_X4Y83          FDRE                                         r  div/cntr/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.596    15.019    div/cntr/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  div/cntr/cnt_reg[8]/C
                         clock pessimism              0.300    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X4Y83          FDRE (Setup_fdre_C_D)        0.075    15.358    div/cntr/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  7.612    

Slack (MET) :             7.710ns  (required time - arrival time)
  Source:                 deb1/out_signal_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.456ns (26.986%)  route 1.234ns (73.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.719     5.322    deb1/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  deb1/out_signal_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  deb1/out_signal_enable_reg/Q
                         net (fo=39, routed)          1.234     7.011    out_signal_enable
    SLICE_X2Y84          FDRE                                         r  number_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.599    15.022    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  number_reg[0]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.524    14.721    number_reg[0]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                  7.710    

Slack (MET) :             7.710ns  (required time - arrival time)
  Source:                 deb1/out_signal_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.456ns (26.986%)  route 1.234ns (73.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.719     5.322    deb1/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  deb1/out_signal_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  deb1/out_signal_enable_reg/Q
                         net (fo=39, routed)          1.234     7.011    out_signal_enable
    SLICE_X2Y84          FDRE                                         r  number_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.599    15.022    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  number_reg[3]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.524    14.721    number_reg[3]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                  7.710    

Slack (MET) :             7.719ns  (required time - arrival time)
  Source:                 deb1/cntr/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/out_signal_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.842ns (37.422%)  route 1.408ns (62.578%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.719     5.322    deb1/cntr/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  deb1/cntr/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  deb1/cntr/cnt_reg[2]/Q
                         net (fo=5, routed)           0.969     6.710    deb1/cntr/cnt_reg[2]
    SLICE_X5Y85          LUT6 (Prop_lut6_I1_O)        0.299     7.009 f  deb1/cntr/out_signal_enable_i_2/O
                         net (fo=3, routed)           0.439     7.448    deb1/cntr/out_signal_enable_i_2_n_0
    SLICE_X4Y85          LUT3 (Prop_lut3_I2_O)        0.124     7.572 r  deb1/cntr/out_signal_enable_i_1/O
                         net (fo=1, routed)           0.000     7.572    deb1/out_signal_enable0
    SLICE_X4Y85          FDRE                                         r  deb1/out_signal_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.598    15.021    deb1/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  deb1/out_signal_enable_reg/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y85          FDRE (Setup_fdre_C_D)        0.029    15.290    deb1/out_signal_enable_reg
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  7.719    

Slack (MET) :             7.742ns  (required time - arrival time)
  Source:                 deb2/out_signal_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mask_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.580ns (26.214%)  route 1.633ns (73.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.719     5.322    deb2/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  deb2/out_signal_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  deb2/out_signal_enable_reg/Q
                         net (fo=39, routed)          1.633     7.410    deb2/deb_reset
    SLICE_X1Y84          LUT3 (Prop_lut3_I1_O)        0.124     7.534 r  deb2/mask[1]_i_1/O
                         net (fo=1, routed)           0.000     7.534    deb2_n_5
    SLICE_X1Y84          FDRE                                         r  mask_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.599    15.022    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  mask_reg[1]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X1Y84          FDRE (Setup_fdre_C_D)        0.031    15.276    mask_reg[1]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                  7.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 deb1/sinc/a_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/sinc/b_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.041%)  route 0.115ns (44.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.600     1.519    deb1/sinc/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  deb1/sinc/a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  deb1/sinc/a_reg/Q
                         net (fo=1, routed)           0.115     1.776    deb1/sinc/a
    SLICE_X4Y85          FDRE                                         r  deb1/sinc/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.869     2.034    deb1/sinc/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  deb1/sinc/b_reg/C
                         clock pessimism             -0.479     1.554    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.070     1.624    deb1/sinc/b_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 deb1/cntr/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/cntr/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.377%)  route 0.133ns (41.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.599     1.518    deb1/cntr/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  deb1/cntr/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  deb1/cntr/cnt_reg[1]/Q
                         net (fo=6, routed)           0.133     1.792    deb1/cntr/cnt_reg[1]
    SLICE_X5Y86          LUT6 (Prop_lut6_I3_O)        0.045     1.837 r  deb1/cntr/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.837    deb1/cntr/cnt__0[5]
    SLICE_X5Y86          FDRE                                         r  deb1/cntr/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.869     2.034    deb1/cntr/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  deb1/cntr/cnt_reg[5]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.092     1.610    deb1/cntr/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  number_reg[4]/Q
                         net (fo=3, routed)           0.149     1.833    deb1/Q[0]
    SLICE_X2Y86          LUT4 (Prop_lut4_I2_O)        0.045     1.878 r  deb1/number[4]_i_1/O
                         net (fo=1, routed)           0.000     1.878    deb1_n_28
    SLICE_X2Y86          FDRE                                         r  number_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  number_reg[4]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.121     1.640    number_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 number_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.192ns (55.607%)  route 0.153ns (44.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  number_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  number_reg[18]/Q
                         net (fo=3, routed)           0.153     1.814    deb1/Q[14]
    SLICE_X1Y86          LUT4 (Prop_lut4_I0_O)        0.051     1.865 r  deb1/number[22]_i_1/O
                         net (fo=1, routed)           0.000     1.865    deb1_n_10
    SLICE_X1Y86          FDRE                                         r  number_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  number_reg[22]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.107     1.626    number_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 deb2/cntr/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb2/cntr/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.010%)  route 0.174ns (47.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.599     1.518    deb2/cntr/clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  deb2/cntr/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  deb2/cntr/cnt_reg[0]/Q
                         net (fo=7, routed)           0.174     1.834    deb2/cntr/cnt_reg[0]
    SLICE_X5Y84          LUT3 (Prop_lut3_I1_O)        0.048     1.882 r  deb2/cntr/cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.882    deb2/cntr/cnt__1[2]
    SLICE_X5Y84          FDRE                                         r  deb2/cntr/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.868     2.033    deb2/cntr/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  deb2/cntr/cnt_reg[2]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.107     1.639    deb2/cntr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 number_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  number_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  number_reg[16]/Q
                         net (fo=3, routed)           0.167     1.827    deb1/Q[12]
    SLICE_X3Y85          LUT4 (Prop_lut4_I0_O)        0.042     1.869 r  deb1/number[20]_i_1/O
                         net (fo=1, routed)           0.000     1.869    deb1_n_12
    SLICE_X3Y85          FDRE                                         r  number_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  number_reg[20]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.107     1.626    number_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 number_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  number_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  number_reg[11]/Q
                         net (fo=3, routed)           0.167     1.828    deb1/Q[7]
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.042     1.870 r  deb1/number[15]_i_1/O
                         net (fo=1, routed)           0.000     1.870    deb1_n_17
    SLICE_X3Y84          FDRE                                         r  number_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  number_reg[15]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.107     1.626    number_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 number_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.183ns (51.988%)  route 0.169ns (48.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  number_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  number_reg[25]/Q
                         net (fo=3, routed)           0.169     1.829    deb1/Q[21]
    SLICE_X3Y86          LUT4 (Prop_lut4_I0_O)        0.042     1.871 r  deb1/number[29]_i_1/O
                         net (fo=1, routed)           0.000     1.871    deb1_n_3
    SLICE_X3Y86          FDRE                                         r  number_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  number_reg[29]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.107     1.626    number_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 div/cntr/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cntr/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.598     1.517    div/cntr/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  div/cntr/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  div/cntr/cnt_reg[0]/Q
                         net (fo=8, routed)           0.170     1.829    div/cntr/cnt_reg[0]
    SLICE_X5Y83          LUT5 (Prop_lut5_I2_O)        0.043     1.872 r  div/cntr/cnt[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.872    div/cntr/cnt[4]
    SLICE_X5Y83          FDRE                                         r  div/cntr/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.867     2.032    div/cntr/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  div/cntr/cnt_reg[4]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.107     1.624    div/cntr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 number_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.822%)  route 0.153ns (45.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  number_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  number_reg[18]/Q
                         net (fo=3, routed)           0.153     1.814    deb1/Q[14]
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.045     1.859 r  deb1/number[18]_i_1/O
                         net (fo=1, routed)           0.000     1.859    deb1_n_14
    SLICE_X1Y86          FDRE                                         r  number_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  number_reg[18]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.092     1.611    number_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     mask_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     mask_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     mask_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     mask_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     mask_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     mask_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     mask_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     number_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     number_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     mask_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     mask_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     mask_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     mask_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     mask_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     mask_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     mask_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     mask_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     mask_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     mask_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     mask_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     mask_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     mask_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     mask_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     mask_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     mask_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     mask_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     mask_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     mask_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     mask_reg[5]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led/AN_REG_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.724ns  (logic 4.098ns (46.966%)  route 4.627ns (53.034%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  led/AN_REG_reg[6]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led/AN_REG_reg[6]/Q
                         net (fo=1, routed)           0.661     1.117    led/AN_REG[6]
    SLICE_X0Y85          LUT2 (Prop_lut2_I0_O)        0.124     1.241 r  led/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.966     5.207    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.724 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.724    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/AN_REG_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.348ns  (logic 4.501ns (53.921%)  route 3.847ns (46.079%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE                         0.000     0.000 r  led/AN_REG_reg[7]/C
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  led/AN_REG_reg[7]/Q
                         net (fo=1, routed)           0.956     1.375    led/AN_REG[7]
    SLICE_X0Y84          LUT2 (Prop_lut2_I0_O)        0.326     1.701 r  led/an_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.890     4.592    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.756     8.348 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.348    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/AN_REG_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.604ns  (logic 4.154ns (54.634%)  route 3.450ns (45.366%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  led/AN_REG_reg[2]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led/AN_REG_reg[2]/Q
                         net (fo=1, routed)           0.585     1.041    led/AN_REG[2]
    SLICE_X1Y84          LUT2 (Prop_lut2_I0_O)        0.124     1.165 r  led/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.865     4.030    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.604 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.604    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/AN_REG_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.425ns  (logic 4.132ns (55.650%)  route 3.293ns (44.350%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE                         0.000     0.000 r  led/AN_REG_reg[3]/C
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led/AN_REG_reg[3]/Q
                         net (fo=1, routed)           0.622     1.078    led/AN_REG[3]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.124     1.202 r  led/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.671     3.873    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     7.425 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.425    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/AN_REG_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.181ns  (logic 4.270ns (59.456%)  route 2.912ns (40.544%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  led/AN_REG_reg[5]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  led/AN_REG_reg[5]/Q
                         net (fo=1, routed)           0.803     1.222    led/AN_REG[5]
    SLICE_X0Y84          LUT2 (Prop_lut2_I0_O)        0.299     1.521 r  led/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.109     3.630    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552     7.181 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.181    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/SEG_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.989ns  (logic 4.073ns (58.284%)  route 2.915ns (41.716%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE                         0.000     0.000 r  led/SEG_reg[1]/C
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led/SEG_reg[1]/Q
                         net (fo=1, routed)           2.915     3.433    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     6.989 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.989    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/AN_REG_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.785ns  (logic 4.116ns (60.657%)  route 2.669ns (39.343%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE                         0.000     0.000 r  led/AN_REG_reg[1]/C
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led/AN_REG_reg[1]/Q
                         net (fo=1, routed)           0.404     0.860    led/AN_REG[1]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.124     0.984 r  led/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.265     3.249    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     6.785 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.785    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/SEG_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.776ns  (logic 4.200ns (61.990%)  route 2.575ns (38.010%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE                         0.000     0.000 r  led/SEG_reg[3]/C
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  led/SEG_reg[3]/Q
                         net (fo=1, routed)           2.575     3.053    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.722     6.776 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.776    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/SEG_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.741ns  (logic 4.095ns (60.751%)  route 2.646ns (39.249%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  led/SEG_reg[0]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led/SEG_reg[0]/Q
                         net (fo=1, routed)           2.646     3.164    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     6.741 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.741    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/SEG_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.729ns  (logic 4.210ns (62.558%)  route 2.520ns (37.442%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  led/SEG_reg[5]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  led/SEG_reg[5]/Q
                         net (fo=1, routed)           2.520     2.998    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.732     6.729 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.729    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led/digit_pos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led/digit_pos_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE                         0.000     0.000 r  led/digit_pos_reg[0]/C
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  led/digit_pos_reg[0]/Q
                         net (fo=19, routed)          0.185     0.326    led/digit_pos[0]
    SLICE_X4Y84          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  led/digit_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    led/p_0_in__0[0]
    SLICE_X4Y84          FDRE                                         r  led/digit_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_pos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led/AN_REG_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.226ns (54.600%)  route 0.188ns (45.400%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  led/digit_pos_reg[2]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  led/digit_pos_reg[2]/Q
                         net (fo=13, routed)          0.188     0.316    led/digit_pos[2]
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.098     0.414 r  led/AN_REG[0]_i_1/O
                         net (fo=1, routed)           0.000     0.414    led/AN_REG[0]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  led/AN_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_pos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led/AN_REG_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.226ns (54.468%)  route 0.189ns (45.532%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  led/digit_pos_reg[2]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  led/digit_pos_reg[2]/Q
                         net (fo=13, routed)          0.189     0.317    led/digit_pos[2]
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.098     0.415 r  led/AN_REG[2]_i_1/O
                         net (fo=1, routed)           0.000     0.415    led/AN_REG[2]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  led/AN_REG_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_pos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led/AN_REG_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.229ns (54.927%)  route 0.188ns (45.073%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  led/digit_pos_reg[2]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  led/digit_pos_reg[2]/Q
                         net (fo=13, routed)          0.188     0.316    led/digit_pos[2]
    SLICE_X0Y85          LUT3 (Prop_lut3_I2_O)        0.101     0.417 r  led/AN_REG[5]_i_1/O
                         net (fo=1, routed)           0.000     0.417    led/AN_REG[5]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  led/AN_REG_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_pos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led/AN_REG_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.230ns (54.903%)  route 0.189ns (45.097%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  led/digit_pos_reg[2]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  led/digit_pos_reg[2]/Q
                         net (fo=13, routed)          0.189     0.317    led/digit_pos[2]
    SLICE_X0Y85          LUT3 (Prop_lut3_I2_O)        0.102     0.419 r  led/AN_REG[4]_i_1/O
                         net (fo=1, routed)           0.000     0.419    led/AN_REG[4]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  led/AN_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_pos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led/AN_REG_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.226ns (47.764%)  route 0.247ns (52.236%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  led/digit_pos_reg[2]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  led/digit_pos_reg[2]/Q
                         net (fo=13, routed)          0.247     0.375    led/digit_pos[2]
    SLICE_X1Y85          LUT3 (Prop_lut3_I0_O)        0.098     0.473 r  led/AN_REG[1]_i_1/O
                         net (fo=1, routed)           0.000     0.473    led/AN_REG[1]_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  led/AN_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_pos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led/AN_REG_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.224ns (47.342%)  route 0.249ns (52.658%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  led/digit_pos_reg[2]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  led/digit_pos_reg[2]/Q
                         net (fo=13, routed)          0.249     0.377    led/digit_pos[2]
    SLICE_X1Y85          LUT3 (Prop_lut3_I2_O)        0.096     0.473 r  led/AN_REG[7]_i_1/O
                         net (fo=1, routed)           0.000     0.473    led/AN_REG[7]_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  led/AN_REG_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_pos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led/AN_REG_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.226ns (47.563%)  route 0.249ns (52.437%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  led/digit_pos_reg[2]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  led/digit_pos_reg[2]/Q
                         net (fo=13, routed)          0.249     0.377    led/digit_pos[2]
    SLICE_X1Y85          LUT3 (Prop_lut3_I0_O)        0.098     0.475 r  led/AN_REG[3]_i_1/O
                         net (fo=1, routed)           0.000     0.475    led/AN_REG[3]_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  led/AN_REG_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_pos_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led/digit_pos_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.230ns (48.044%)  route 0.249ns (51.956%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE                         0.000     0.000 r  led/digit_pos_reg[1]/C
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  led/digit_pos_reg[1]/Q
                         net (fo=18, routed)          0.249     0.377    led/digit_pos[1]
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.102     0.479 r  led/digit_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     0.479    led/p_0_in__0[1]
    SLICE_X1Y85          FDRE                                         r  led/digit_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_pos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led/digit_pos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.542ns  (logic 0.225ns (41.525%)  route 0.317ns (58.475%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  led/digit_pos_reg[2]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  led/digit_pos_reg[2]/Q
                         net (fo=13, routed)          0.317     0.445    led/digit_pos[2]
    SLICE_X0Y85          LUT3 (Prop_lut3_I2_O)        0.097     0.542 r  led/digit_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     0.542    led/digit_pos[2]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  led/digit_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mask_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.888ns  (logic 4.098ns (46.104%)  route 4.790ns (53.896%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  mask_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  mask_reg[6]/Q
                         net (fo=3, routed)           0.824     6.601    led/Q[5]
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.124     6.725 r  led/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.966    10.691    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.208 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.208    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mask_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.878ns  (logic 4.154ns (52.737%)  route 3.723ns (47.263%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  mask_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  mask_reg[2]/Q
                         net (fo=3, routed)           0.859     6.635    led/Q[1]
    SLICE_X1Y84          LUT2 (Prop_lut2_I1_O)        0.124     6.759 r  led/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.865     9.624    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.198 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.198    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mask_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.832ns  (logic 4.270ns (54.523%)  route 3.562ns (45.477%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  mask_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.419     5.740 r  mask_reg[3]/Q
                         net (fo=3, routed)           0.891     6.631    led/Q[2]
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.930 r  led/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.671     9.600    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    13.152 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.152    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mask_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.660ns  (logic 4.467ns (58.323%)  route 3.192ns (41.677%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  mask_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.419     5.740 r  mask_reg[7]/Q
                         net (fo=2, routed)           0.302     6.042    led/Q[6]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.292     6.334 r  led/an_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.890     9.224    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.756    12.980 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.980    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mask_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.209ns  (logic 4.116ns (57.090%)  route 3.093ns (42.910%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  mask_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  mask_reg[1]/Q
                         net (fo=3, routed)           0.828     6.605    led/Q[0]
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.124     6.729 r  led/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.265     8.994    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    12.530 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.530    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mask_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.829ns  (logic 4.270ns (62.522%)  route 2.559ns (37.478%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  mask_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.419     5.740 r  mask_reg[5]/Q
                         net (fo=3, routed)           0.451     6.190    led/Q[4]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.299     6.489 r  led/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.109     8.598    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552    12.150 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.150    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mask_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.617ns  (logic 4.130ns (62.413%)  route 2.487ns (37.587%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  mask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  mask_reg[4]/Q
                         net (fo=3, routed)           0.818     6.595    led/Q[3]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.124     6.719 r  led/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.669     8.388    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    11.938 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.938    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/SEG_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.289ns  (logic 1.256ns (38.189%)  route 2.033ns (61.811%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  number_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.419     5.742 r  number_reg[30]/Q
                         net (fo=2, routed)           0.869     6.611    led/SEG_reg[6]_i_2_0[26]
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.299     6.910 r  led/SEG[6]_i_11/O
                         net (fo=1, routed)           0.000     6.910    led/SEG[6]_i_11_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     7.127 r  led/SEG_reg[6]_i_4/O
                         net (fo=7, routed)           1.164     8.291    led/sel0[2]
    SLICE_X2Y83          LUT4 (Prop_lut4_I1_O)        0.321     8.612 r  led/SEG[5]_i_1/O
                         net (fo=1, routed)           0.000     8.612    led/SEG[5]
    SLICE_X2Y83          FDRE                                         r  led/SEG_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/SEG_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.267ns  (logic 1.234ns (37.773%)  route 2.033ns (62.227%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  number_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.419     5.742 r  number_reg[30]/Q
                         net (fo=2, routed)           0.869     6.611    led/SEG_reg[6]_i_2_0[26]
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.299     6.910 r  led/SEG[6]_i_11/O
                         net (fo=1, routed)           0.000     6.910    led/SEG[6]_i_11_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     7.127 r  led/SEG_reg[6]_i_4/O
                         net (fo=7, routed)           1.164     8.291    led/sel0[2]
    SLICE_X2Y83          LUT4 (Prop_lut4_I1_O)        0.299     8.590 r  led/SEG[0]_i_1/O
                         net (fo=1, routed)           0.000     8.590    led/SEG[0]
    SLICE_X2Y83          FDRE                                         r  led/SEG_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/SEG_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.259ns  (logic 1.234ns (37.865%)  route 2.025ns (62.135%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  number_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.419     5.742 r  number_reg[30]/Q
                         net (fo=2, routed)           0.869     6.611    led/SEG_reg[6]_i_2_0[26]
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.299     6.910 r  led/SEG[6]_i_11/O
                         net (fo=1, routed)           0.000     6.910    led/SEG[6]_i_11_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     7.127 r  led/SEG_reg[6]_i_4/O
                         net (fo=7, routed)           1.156     8.283    led/sel0[2]
    SLICE_X2Y83          LUT4 (Prop_lut4_I2_O)        0.299     8.582 r  led/SEG[4]_i_1/O
                         net (fo=1, routed)           0.000     8.582    led/SEG[4]
    SLICE_X2Y83          FDRE                                         r  led/SEG_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 number_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/SEG_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.641ns  (logic 0.358ns (55.880%)  route 0.283ns (44.120%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  number_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  number_reg[16]/Q
                         net (fo=3, routed)           0.127     1.788    led/SEG_reg[6]_i_2_0[12]
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.045     1.833 f  led/SEG[6]_i_9/O
                         net (fo=1, routed)           0.000     1.833    led/SEG[6]_i_9_n_0
    SLICE_X2Y85          MUXF7 (Prop_muxf7_I1_O)      0.064     1.897 f  led/SEG_reg[6]_i_3/O
                         net (fo=7, routed)           0.155     2.052    led/sel0[0]
    SLICE_X2Y85          LUT4 (Prop_lut4_I1_O)        0.108     2.160 r  led/SEG[2]_i_1/O
                         net (fo=1, routed)           0.000     2.160    led/SEG[2]
    SLICE_X2Y85          FDRE                                         r  led/SEG_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/SEG_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.644ns  (logic 0.361ns (56.086%)  route 0.283ns (43.914%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  number_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  number_reg[16]/Q
                         net (fo=3, routed)           0.127     1.788    led/SEG_reg[6]_i_2_0[12]
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.045     1.833 r  led/SEG[6]_i_9/O
                         net (fo=1, routed)           0.000     1.833    led/SEG[6]_i_9_n_0
    SLICE_X2Y85          MUXF7 (Prop_muxf7_I1_O)      0.064     1.897 r  led/SEG_reg[6]_i_3/O
                         net (fo=7, routed)           0.155     2.052    led/sel0[0]
    SLICE_X2Y85          LUT4 (Prop_lut4_I1_O)        0.111     2.163 r  led/SEG[6]_i_1/O
                         net (fo=1, routed)           0.000     2.163    led/SEG[6]
    SLICE_X2Y85          FDRE                                         r  led/SEG_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/SEG_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.650ns  (logic 0.359ns (55.211%)  route 0.291ns (44.789%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  number_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  number_reg[25]/Q
                         net (fo=3, routed)           0.122     1.783    led/SEG_reg[6]_i_2_0[21]
    SLICE_X3Y86          LUT6 (Prop_lut6_I1_O)        0.045     1.828 r  led/SEG[6]_i_13/O
                         net (fo=1, routed)           0.000     1.828    led/SEG[6]_i_13_n_0
    SLICE_X3Y86          MUXF7 (Prop_muxf7_I1_O)      0.065     1.893 r  led/SEG_reg[6]_i_5/O
                         net (fo=7, routed)           0.169     2.062    led/sel0[1]
    SLICE_X2Y85          LUT4 (Prop_lut4_I2_O)        0.108     2.170 r  led/SEG[1]_i_1/O
                         net (fo=1, routed)           0.000     2.170    led/SEG[1]
    SLICE_X2Y85          FDRE                                         r  led/SEG_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/SEG_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.654ns  (logic 0.363ns (55.485%)  route 0.291ns (44.515%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  number_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  number_reg[25]/Q
                         net (fo=3, routed)           0.122     1.783    led/SEG_reg[6]_i_2_0[21]
    SLICE_X3Y86          LUT6 (Prop_lut6_I1_O)        0.045     1.828 r  led/SEG[6]_i_13/O
                         net (fo=1, routed)           0.000     1.828    led/SEG[6]_i_13_n_0
    SLICE_X3Y86          MUXF7 (Prop_muxf7_I1_O)      0.065     1.893 r  led/SEG_reg[6]_i_5/O
                         net (fo=7, routed)           0.169     2.062    led/sel0[1]
    SLICE_X2Y85          LUT4 (Prop_lut4_I3_O)        0.112     2.174 r  led/SEG[3]_i_1/O
                         net (fo=1, routed)           0.000     2.174    led/SEG[3]
    SLICE_X2Y85          FDRE                                         r  led/SEG_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/SEG_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.668ns  (logic 0.358ns (53.589%)  route 0.310ns (46.411%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  number_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  number_reg[16]/Q
                         net (fo=3, routed)           0.127     1.788    led/SEG_reg[6]_i_2_0[12]
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.045     1.833 r  led/SEG[6]_i_9/O
                         net (fo=1, routed)           0.000     1.833    led/SEG[6]_i_9_n_0
    SLICE_X2Y85          MUXF7 (Prop_muxf7_I1_O)      0.064     1.897 r  led/SEG_reg[6]_i_3/O
                         net (fo=7, routed)           0.183     2.079    led/sel0[0]
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.108     2.187 r  led/SEG[4]_i_1/O
                         net (fo=1, routed)           0.000     2.187    led/SEG[4]
    SLICE_X2Y83          FDRE                                         r  led/SEG_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/SEG_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.727ns  (logic 0.356ns (48.947%)  route 0.371ns (51.053%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  number_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  number_reg[27]/Q
                         net (fo=3, routed)           0.067     1.728    led/SEG_reg[6]_i_2_0[23]
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.045     1.773 r  led/SEG[6]_i_7/O
                         net (fo=1, routed)           0.000     1.773    led/SEG[6]_i_7_n_0
    SLICE_X2Y84          MUXF7 (Prop_muxf7_I1_O)      0.064     1.837 r  led/SEG_reg[6]_i_2/O
                         net (fo=7, routed)           0.304     2.141    led/sel0[3]
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.106     2.247 r  led/SEG[5]_i_1/O
                         net (fo=1, routed)           0.000     2.247    led/SEG[5]
    SLICE_X2Y83          FDRE                                         r  led/SEG_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/SEG_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.729ns  (logic 0.358ns (49.087%)  route 0.371ns (50.913%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  number_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  number_reg[27]/Q
                         net (fo=3, routed)           0.067     1.728    led/SEG_reg[6]_i_2_0[23]
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.045     1.773 r  led/SEG[6]_i_7/O
                         net (fo=1, routed)           0.000     1.773    led/SEG[6]_i_7_n_0
    SLICE_X2Y84          MUXF7 (Prop_muxf7_I1_O)      0.064     1.837 r  led/SEG_reg[6]_i_2/O
                         net (fo=7, routed)           0.304     2.141    led/sel0[3]
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.108     2.249 r  led/SEG[0]_i_1/O
                         net (fo=1, routed)           0.000     2.249    led/SEG[0]
    SLICE_X2Y83          FDRE                                         r  led/SEG_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mask_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.057ns  (logic 1.437ns (69.847%)  route 0.620ns (30.153%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  mask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  mask_reg[4]/Q
                         net (fo=3, routed)           0.295     1.955    led/Q[3]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.045     2.000 r  led/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.325     2.326    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.576 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.576    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mask_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.175ns  (logic 1.479ns (68.025%)  route 0.695ns (31.975%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  mask_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  mask_reg[5]/Q
                         net (fo=3, routed)           0.155     1.802    led/Q[4]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.099     1.901 r  led/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.541     2.442    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.694 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.694    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mask_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.422ns (61.716%)  route 0.882ns (38.284%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  mask_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  mask_reg[1]/Q
                         net (fo=3, routed)           0.298     1.959    led/Q[0]
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.045     2.004 r  led/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.584     2.588    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.824 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.824    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit[3]
                            (input port)
  Destination:            number_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.616ns  (logic 1.631ns (45.107%)  route 1.985ns (54.893%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  digit[3] (IN)
                         net (fo=0)                   0.000     0.000    digit[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  digit_IBUF[3]_inst/O
                         net (fo=2, routed)           1.658     3.135    deb2/digit_IBUF[3]
    SLICE_X1Y84          LUT2 (Prop_lut2_I0_O)        0.154     3.289 r  deb2/number[3]_i_1/O
                         net (fo=1, routed)           0.327     3.616    number[3]
    SLICE_X2Y84          FDRE                                         r  number_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.599     5.022    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  number_reg[3]/C

Slack:                    inf
  Source:                 digit[0]
                            (input port)
  Destination:            number_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.604ns  (logic 1.602ns (44.443%)  route 2.002ns (55.557%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  digit[0] (IN)
                         net (fo=0)                   0.000     0.000    digit[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  digit_IBUF[0]_inst/O
                         net (fo=2, routed)           2.002     3.480    deb2/digit_IBUF[0]
    SLICE_X2Y84          LUT2 (Prop_lut2_I0_O)        0.124     3.604 r  deb2/number[0]_i_1/O
                         net (fo=1, routed)           0.000     3.604    number[0]
    SLICE_X2Y84          FDRE                                         r  number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.599     5.022    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  number_reg[0]/C

Slack:                    inf
  Source:                 digit[3]
                            (input port)
  Destination:            number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.091ns  (logic 1.601ns (51.804%)  route 1.490ns (48.196%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  digit[3] (IN)
                         net (fo=0)                   0.000     0.000    digit[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  digit_IBUF[3]_inst/O
                         net (fo=2, routed)           1.490     2.967    deb1/digit_IBUF[3]
    SLICE_X1Y84          LUT4 (Prop_lut4_I0_O)        0.124     3.091 r  deb1/number[7]_i_1/O
                         net (fo=1, routed)           0.000     3.091    deb1_n_25
    SLICE_X1Y84          FDRE                                         r  number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.599     5.022    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  number_reg[7]/C

Slack:                    inf
  Source:                 digit[0]
                            (input port)
  Destination:            number_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.062ns  (logic 1.602ns (52.306%)  route 1.460ns (47.694%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  digit[0] (IN)
                         net (fo=0)                   0.000     0.000    digit[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  digit_IBUF[0]_inst/O
                         net (fo=2, routed)           1.460     2.938    deb1/digit_IBUF[0]
    SLICE_X2Y86          LUT4 (Prop_lut4_I0_O)        0.124     3.062 r  deb1/number[4]_i_1/O
                         net (fo=1, routed)           0.000     3.062    deb1_n_28
    SLICE_X2Y86          FDRE                                         r  number_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.600     5.023    clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  number_reg[4]/C

Slack:                    inf
  Source:                 digit[2]
                            (input port)
  Destination:            number_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.014ns  (logic 1.637ns (54.311%)  route 1.377ns (45.689%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  digit[2] (IN)
                         net (fo=0)                   0.000     0.000    digit[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  digit_IBUF[2]_inst/O
                         net (fo=2, routed)           1.377     2.862    deb2/digit_IBUF[2]
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.152     3.014 r  deb2/number[2]_i_1/O
                         net (fo=1, routed)           0.000     3.014    number[2]
    SLICE_X1Y87          FDRE                                         r  number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  number_reg[2]/C

Slack:                    inf
  Source:                 digit[1]
                            (input port)
  Destination:            number_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.971ns  (logic 1.604ns (53.975%)  route 1.367ns (46.025%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  digit[1] (IN)
                         net (fo=0)                   0.000     0.000    digit[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  digit_IBUF[1]_inst/O
                         net (fo=2, routed)           1.367     2.847    deb1/digit_IBUF[1]
    SLICE_X2Y87          LUT4 (Prop_lut4_I0_O)        0.124     2.971 r  deb1/number[5]_i_1/O
                         net (fo=1, routed)           0.000     2.971    deb1_n_27
    SLICE_X2Y87          FDRE                                         r  number_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  number_reg[5]/C

Slack:                    inf
  Source:                 digit[2]
                            (input port)
  Destination:            number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.918ns  (logic 1.609ns (55.153%)  route 1.308ns (44.847%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  digit[2] (IN)
                         net (fo=0)                   0.000     0.000    digit[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  digit_IBUF[2]_inst/O
                         net (fo=2, routed)           1.308     2.794    deb1/digit_IBUF[2]
    SLICE_X2Y86          LUT4 (Prop_lut4_I0_O)        0.124     2.918 r  deb1/number[6]_i_1/O
                         net (fo=1, routed)           0.000     2.918    deb1_n_26
    SLICE_X2Y86          FDRE                                         r  number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.600     5.023    clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  number_reg[6]/C

Slack:                    inf
  Source:                 digit[1]
                            (input port)
  Destination:            number_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.879ns  (logic 1.604ns (55.700%)  route 1.275ns (44.300%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  digit[1] (IN)
                         net (fo=0)                   0.000     0.000    digit[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  digit_IBUF[1]_inst/O
                         net (fo=2, routed)           1.275     2.755    deb2/digit_IBUF[1]
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.879 r  deb2/number[1]_i_1/O
                         net (fo=1, routed)           0.000     2.879    number[1]
    SLICE_X1Y87          FDRE                                         r  number_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  number_reg[1]/C

Slack:                    inf
  Source:                 en_button
                            (input port)
  Destination:            deb1/sinc/a_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.550ns  (logic 1.477ns (57.900%)  route 1.074ns (42.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  en_button (IN)
                         net (fo=0)                   0.000     0.000    en_button
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_button_IBUF_inst/O
                         net (fo=1, routed)           1.074     2.550    deb1/sinc/en_button_IBUF
    SLICE_X3Y84          FDRE                                         r  deb1/sinc/a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.599     5.022    deb1/sinc/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  deb1/sinc/a_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            deb2/sinc/a_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.387ns  (logic 1.467ns (61.473%)  route 0.920ns (38.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.920     2.387    deb2/sinc/reset_IBUF
    SLICE_X4Y80          FDRE                                         r  deb2/sinc/a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.592     5.015    deb2/sinc/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  deb2/sinc/a_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            deb2/sinc/a_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.235ns (39.892%)  route 0.355ns (60.108%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.355     0.590    deb2/sinc/reset_IBUF
    SLICE_X4Y80          FDRE                                         r  deb2/sinc/a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.864     2.029    deb2/sinc/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  deb2/sinc/a_reg/C

Slack:                    inf
  Source:                 en_button
                            (input port)
  Destination:            deb1/sinc/a_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.244ns (37.146%)  route 0.414ns (62.854%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  en_button (IN)
                         net (fo=0)                   0.000     0.000    en_button
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  en_button_IBUF_inst/O
                         net (fo=1, routed)           0.414     0.658    deb1/sinc/en_button_IBUF
    SLICE_X3Y84          FDRE                                         r  deb1/sinc/a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.871     2.036    deb1/sinc/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  deb1/sinc/a_reg/C

Slack:                    inf
  Source:                 digit[2]
                            (input port)
  Destination:            number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.298ns (38.179%)  route 0.482ns (61.821%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  digit[2] (IN)
                         net (fo=0)                   0.000     0.000    digit[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  digit_IBUF[2]_inst/O
                         net (fo=2, routed)           0.482     0.735    deb1/digit_IBUF[2]
    SLICE_X2Y86          LUT4 (Prop_lut4_I0_O)        0.045     0.780 r  deb1/number[6]_i_1/O
                         net (fo=1, routed)           0.000     0.780    deb1_n_26
    SLICE_X2Y86          FDRE                                         r  number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  number_reg[6]/C

Slack:                    inf
  Source:                 digit[1]
                            (input port)
  Destination:            number_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.292ns (37.214%)  route 0.493ns (62.786%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  digit[1] (IN)
                         net (fo=0)                   0.000     0.000    digit[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  digit_IBUF[1]_inst/O
                         net (fo=2, routed)           0.493     0.741    deb2/digit_IBUF[1]
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.045     0.786 r  deb2/number[1]_i_1/O
                         net (fo=1, routed)           0.000     0.786    number[1]
    SLICE_X1Y87          FDRE                                         r  number_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  number_reg[1]/C

Slack:                    inf
  Source:                 digit[1]
                            (input port)
  Destination:            number_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.292ns (35.888%)  route 0.522ns (64.112%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  digit[1] (IN)
                         net (fo=0)                   0.000     0.000    digit[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  digit_IBUF[1]_inst/O
                         net (fo=2, routed)           0.522     0.770    deb1/digit_IBUF[1]
    SLICE_X2Y87          LUT4 (Prop_lut4_I0_O)        0.045     0.815 r  deb1/number[5]_i_1/O
                         net (fo=1, routed)           0.000     0.815    deb1_n_27
    SLICE_X2Y87          FDRE                                         r  number_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  number_reg[5]/C

Slack:                    inf
  Source:                 digit[2]
                            (input port)
  Destination:            number_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.297ns (36.249%)  route 0.522ns (63.751%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  digit[2] (IN)
                         net (fo=0)                   0.000     0.000    digit[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  digit_IBUF[2]_inst/O
                         net (fo=2, routed)           0.522     0.775    deb2/digit_IBUF[2]
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.044     0.819 r  deb2/number[2]_i_1/O
                         net (fo=1, routed)           0.000     0.819    number[2]
    SLICE_X1Y87          FDRE                                         r  number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  number_reg[2]/C

Slack:                    inf
  Source:                 digit[0]
                            (input port)
  Destination:            number_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.290ns (33.354%)  route 0.580ns (66.646%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  digit[0] (IN)
                         net (fo=0)                   0.000     0.000    digit[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  digit_IBUF[0]_inst/O
                         net (fo=2, routed)           0.580     0.826    deb1/digit_IBUF[0]
    SLICE_X2Y86          LUT4 (Prop_lut4_I0_O)        0.045     0.871 r  deb1/number[4]_i_1/O
                         net (fo=1, routed)           0.000     0.871    deb1_n_28
    SLICE_X2Y86          FDRE                                         r  number_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  number_reg[4]/C

Slack:                    inf
  Source:                 digit[3]
                            (input port)
  Destination:            number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.290ns (32.599%)  route 0.600ns (67.401%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  digit[3] (IN)
                         net (fo=0)                   0.000     0.000    digit[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  digit_IBUF[3]_inst/O
                         net (fo=2, routed)           0.600     0.845    deb1/digit_IBUF[3]
    SLICE_X1Y84          LUT4 (Prop_lut4_I0_O)        0.045     0.890 r  deb1/number[7]_i_1/O
                         net (fo=1, routed)           0.000     0.890    deb1_n_25
    SLICE_X1Y84          FDRE                                         r  number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  number_reg[7]/C

Slack:                    inf
  Source:                 digit[3]
                            (input port)
  Destination:            number_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.289ns (27.316%)  route 0.769ns (72.684%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  digit[3] (IN)
                         net (fo=0)                   0.000     0.000    digit[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  digit_IBUF[3]_inst/O
                         net (fo=2, routed)           0.664     0.909    deb2/digit_IBUF[3]
    SLICE_X1Y84          LUT2 (Prop_lut2_I0_O)        0.044     0.953 r  deb2/number[3]_i_1/O
                         net (fo=1, routed)           0.105     1.058    number[3]
    SLICE_X2Y84          FDRE                                         r  number_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  number_reg[3]/C

Slack:                    inf
  Source:                 digit[0]
                            (input port)
  Destination:            number_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.290ns (27.004%)  route 0.785ns (72.996%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  digit[0] (IN)
                         net (fo=0)                   0.000     0.000    digit[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  digit_IBUF[0]_inst/O
                         net (fo=2, routed)           0.785     1.031    deb2/digit_IBUF[0]
    SLICE_X2Y84          LUT2 (Prop_lut2_I0_O)        0.045     1.076 r  deb2/number[0]_i_1/O
                         net (fo=1, routed)           0.000     1.076    number[0]
    SLICE_X2Y84          FDRE                                         r  number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  number_reg[0]/C





