<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MipsInstrInfo.cpp source code [llvm/llvm/lib/Target/Mips/MipsInstrInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Mips/MipsInstrInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Mips</a>/<a href='MipsInstrInfo.cpp.html'>MipsInstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- MipsInstrInfo.cpp - Mips Instruction Information -------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Mips implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="MipsInstrInfo.h.html">"MipsInstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="MCTargetDesc/MipsBaseInfo.h.html">"MCTargetDesc/MipsBaseInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="MCTargetDesc/MipsMCTargetDesc.h.html">"MCTargetDesc/MipsMCTargetDesc.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MipsSubtarget.h.html">"MipsSubtarget.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/IR/DebugInfoMetadata.h.html">"llvm/IR/DebugInfoMetadata.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include &lt;cassert&gt;</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_CTOR_DTOR" data-ref="_M/GET_INSTRINFO_CTOR_DTOR">GET_INSTRINFO_CTOR_DTOR</dfn></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html">"MipsGenInstrInfo.inc"</a></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>// Pin the vtable to this file.</i></td></tr>
<tr><th id="38">38</th><td><em>void</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZN4llvm13MipsInstrInfo6anchorEv" title='llvm::MipsInstrInfo::anchor' data-ref="_ZN4llvm13MipsInstrInfo6anchorEv" data-ref-filename="_ZN4llvm13MipsInstrInfo6anchorEv">anchor</dfn>() {}</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm13MipsInstrInfoC1ERKNS_13MipsSubtargetEj" title='llvm::MipsInstrInfo::MipsInstrInfo' data-ref="_ZN4llvm13MipsInstrInfoC1ERKNS_13MipsSubtargetEj" data-ref-filename="_ZN4llvm13MipsInstrInfoC1ERKNS_13MipsSubtargetEj">MipsInstrInfo</dfn>(<em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget" data-ref-filename="llvm..MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col1 decl" id="1STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="1STI" data-ref-filename="1STI">STI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="2UncondBr" title='UncondBr' data-type='unsigned int' data-ref="2UncondBr" data-ref-filename="2UncondBr">UncondBr</dfn>)</td></tr>
<tr><th id="41">41</th><td>    : <a class="type" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::MipsGenInstrInfo" title='llvm::MipsGenInstrInfo' data-ref="llvm::MipsGenInstrInfo" data-ref-filename="llvm..MipsGenInstrInfo">MipsGenInstrInfo</a><a class="ref fn" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#_ZN4llvm16MipsGenInstrInfoC1Eiiii" title='llvm::MipsGenInstrInfo::MipsGenInstrInfo' data-ref="_ZN4llvm16MipsGenInstrInfoC1Eiiii" data-ref-filename="_ZN4llvm16MipsGenInstrInfoC1Eiiii">(</a><span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::ADJCALLSTACKDOWN" title='llvm::Mips::ADJCALLSTACKDOWN' data-ref="llvm::Mips::ADJCALLSTACKDOWN" data-ref-filename="llvm..Mips..ADJCALLSTACKDOWN">ADJCALLSTACKDOWN</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::ADJCALLSTACKUP" title='llvm::Mips::ADJCALLSTACKUP' data-ref="llvm::Mips::ADJCALLSTACKUP" data-ref-filename="llvm..Mips..ADJCALLSTACKUP">ADJCALLSTACKUP</a>),</td></tr>
<tr><th id="42">42</th><td>      <a class="member field" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget" data-ref-filename="llvm..MipsInstrInfo..Subtarget">Subtarget</a>(<a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI" data-ref-filename="1STI">STI</a>), <a class="member field" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::UncondBrOpc" title='llvm::MipsInstrInfo::UncondBrOpc' data-ref="llvm::MipsInstrInfo::UncondBrOpc" data-ref-filename="llvm..MipsInstrInfo..UncondBrOpc">UncondBrOpc</a>(<a class="local col2 ref" href="#2UncondBr" title='UncondBr' data-ref="2UncondBr" data-ref-filename="2UncondBr">UncondBr</a>) {}</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><em>const</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a> *<a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm13MipsInstrInfo6createERNS_13MipsSubtargetE" title='llvm::MipsInstrInfo::create' data-ref="_ZN4llvm13MipsInstrInfo6createERNS_13MipsSubtargetE" data-ref-filename="_ZN4llvm13MipsInstrInfo6createERNS_13MipsSubtargetE">create</dfn>(<a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget" data-ref-filename="llvm..MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col3 decl" id="3STI" title='STI' data-type='llvm::MipsSubtarget &amp;' data-ref="3STI" data-ref-filename="3STI">STI</dfn>) {</td></tr>
<tr><th id="45">45</th><td>  <b>if</b> (<a class="local col3 ref" href="#3STI" title='STI' data-ref="3STI" data-ref-filename="3STI">STI</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget12inMips16ModeEv" title='llvm::MipsSubtarget::inMips16Mode' data-ref="_ZNK4llvm13MipsSubtarget12inMips16ModeEv" data-ref-filename="_ZNK4llvm13MipsSubtarget12inMips16ModeEv">inMips16Mode</a>())</td></tr>
<tr><th id="46">46</th><td>    <b>return</b> <a class="ref fn" href="MipsInstrInfo.h.html#_ZN4llvm21createMips16InstrInfoERKNS_13MipsSubtargetE" title='llvm::createMips16InstrInfo' data-ref="_ZN4llvm21createMips16InstrInfoERKNS_13MipsSubtargetE" data-ref-filename="_ZN4llvm21createMips16InstrInfoERKNS_13MipsSubtargetE">createMips16InstrInfo</a>(<a class="local col3 ref" href="#3STI" title='STI' data-ref="3STI" data-ref-filename="3STI">STI</a>);</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <b>return</b> <a class="ref fn" href="MipsInstrInfo.h.html#_ZN4llvm21createMipsSEInstrInfoERKNS_13MipsSubtargetE" title='llvm::createMipsSEInstrInfo' data-ref="_ZN4llvm21createMipsSEInstrInfoERKNS_13MipsSubtargetE" data-ref-filename="_ZN4llvm21createMipsSEInstrInfoERKNS_13MipsSubtargetE">createMipsSEInstrInfo</a>(<a class="local col3 ref" href="#3STI" title='STI' data-ref="3STI" data-ref-filename="3STI">STI</a>);</td></tr>
<tr><th id="49">49</th><td>}</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><em>bool</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13MipsInstrInfo9isZeroImmERKNS_14MachineOperandE" title='llvm::MipsInstrInfo::isZeroImm' data-ref="_ZNK4llvm13MipsInstrInfo9isZeroImmERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm13MipsInstrInfo9isZeroImmERKNS_14MachineOperandE">isZeroImm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="4op" title='op' data-type='const llvm::MachineOperand &amp;' data-ref="4op" data-ref-filename="4op">op</dfn>) <em>const</em> {</td></tr>
<tr><th id="52">52</th><td>  <b>return</b> <a class="local col4 ref" href="#4op" title='op' data-ref="4op" data-ref-filename="4op">op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col4 ref" href="#4op" title='op' data-ref="4op" data-ref-filename="4op">op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>;</td></tr>
<tr><th id="53">53</th><td>}</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><i class="doc">/// insertNoop - If data hazard condition is found insert the target nop</i></td></tr>
<tr><th id="56">56</th><td><i class="doc">/// instruction.</i></td></tr>
<tr><th id="57">57</th><td><i class="doc">// FIXME: This appears to be dead code.</i></td></tr>
<tr><th id="58">58</th><td><em>void</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a>::</td></tr>
<tr><th id="59">59</th><td><dfn class="virtual decl def fn" id="_ZNK4llvm13MipsInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsInstrInfo::insertNoop' data-ref="_ZNK4llvm13MipsInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm13MipsInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">insertNoop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="5MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="5MBB" data-ref-filename="5MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="6MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="6MI" data-ref-filename="6MI">MI</dfn>) <em>const</em></td></tr>
<tr><th id="60">60</th><td>{</td></tr>
<tr><th id="61">61</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col7 decl" id="7DL" title='DL' data-type='llvm::DebugLoc' data-ref="7DL" data-ref-filename="7DL">DL</dfn>;</td></tr>
<tr><th id="62">62</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#5MBB" title='MBB' data-ref="5MBB" data-ref-filename="5MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>, <a class="local col7 ref" href="#7DL" title='DL' data-ref="7DL" data-ref-filename="7DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::NOP" title='llvm::Mips::NOP' data-ref="llvm::Mips::NOP" data-ref-filename="llvm..Mips..NOP">NOP</a>));</td></tr>
<tr><th id="63">63</th><td>}</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *</td></tr>
<tr><th id="66">66</th><td><a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13MipsInstrInfo13GetMemOperandERNS_17MachineBasicBlockEiNS_17MachineMemOperand5FlagsE" title='llvm::MipsInstrInfo::GetMemOperand' data-ref="_ZNK4llvm13MipsInstrInfo13GetMemOperandERNS_17MachineBasicBlockEiNS_17MachineMemOperand5FlagsE" data-ref-filename="_ZNK4llvm13MipsInstrInfo13GetMemOperandERNS_17MachineBasicBlockEiNS_17MachineMemOperand5FlagsE">GetMemOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="8MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="8MBB" data-ref-filename="8MBB">MBB</dfn>, <em>int</em> <dfn class="local col9 decl" id="9FI" title='FI' data-type='int' data-ref="9FI" data-ref-filename="9FI">FI</dfn>,</td></tr>
<tr><th id="67">67</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags" data-ref-filename="llvm..MachineMemOperand..Flags">Flags</a> <dfn class="local col0 decl" id="10Flags" title='Flags' data-type='MachineMemOperand::Flags' data-ref="10Flags" data-ref-filename="10Flags">Flags</dfn>) <em>const</em> {</td></tr>
<tr><th id="68">68</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="11MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="11MF" data-ref-filename="11MF">MF</dfn> = *<a class="local col8 ref" href="#8MBB" title='MBB' data-ref="8MBB" data-ref-filename="8MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="69">69</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col2 decl" id="12MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="12MFI" data-ref-filename="12MFI">MFI</dfn> = <a class="local col1 ref" href="#11MF" title='MF' data-ref="11MF" data-ref-filename="11MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <b>return</b> <a class="local col1 ref" href="#11MF" title='MF' data-ref="11MF" data-ref-filename="11MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" data-ref-filename="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col1 ref" href="#11MF" title='MF' data-ref="11MF" data-ref-filename="11MF">MF</a></span>, <a class="local col9 ref" href="#9FI" title='FI' data-ref="9FI" data-ref-filename="9FI">FI</a>),</td></tr>
<tr><th id="72">72</th><td>                                 <a class="local col0 ref" href="#10Flags" title='Flags' data-ref="10Flags" data-ref-filename="10Flags">Flags</a>, <a class="local col2 ref" href="#12MFI" title='MFI' data-ref="12MFI" data-ref-filename="12MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col9 ref" href="#9FI" title='FI' data-ref="9FI" data-ref-filename="9FI">FI</a>),</td></tr>
<tr><th id="73">73</th><td>                                 <a class="local col2 ref" href="#12MFI" title='MFI' data-ref="12MFI" data-ref-filename="12MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" title='llvm::MachineFrameInfo::getObjectAlign' data-ref="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi">getObjectAlign</a>(<a class="local col9 ref" href="#9FI" title='FI' data-ref="9FI" data-ref-filename="9FI">FI</a>));</td></tr>
<tr><th id="74">74</th><td>}</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="77">77</th><td><i>// Branch Analysis</i></td></tr>
<tr><th id="78">78</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><em>void</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13MipsInstrInfo13AnalyzeCondBrEPKNS_12MachineInstrEjRPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::MipsInstrInfo::AnalyzeCondBr' data-ref="_ZNK4llvm13MipsInstrInfo13AnalyzeCondBrEPKNS_12MachineInstrEjRPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm13MipsInstrInfo13AnalyzeCondBrEPKNS_12MachineInstrEjRPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE">AnalyzeCondBr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="13Inst" title='Inst' data-type='const llvm::MachineInstr *' data-ref="13Inst" data-ref-filename="13Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="14Opc" title='Opc' data-type='unsigned int' data-ref="14Opc" data-ref-filename="14Opc">Opc</dfn>,</td></tr>
<tr><th id="81">81</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col5 decl" id="15BB" title='BB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="15BB" data-ref-filename="15BB">BB</dfn>,</td></tr>
<tr><th id="82">82</th><td>                                  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col6 decl" id="16Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="16Cond" data-ref-filename="16Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="83">83</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(getAnalyzableBrOpc(Opc) &amp;&amp; <q>"Not an analyzable branch"</q>);</td></tr>
<tr><th id="84">84</th><td>  <em>int</em> <dfn class="local col7 decl" id="17NumOp" title='NumOp' data-type='int' data-ref="17NumOp" data-ref-filename="17NumOp">NumOp</dfn> = <a class="local col3 ref" href="#13Inst" title='Inst' data-ref="13Inst" data-ref-filename="13Inst">Inst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>();</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <i>// for both int and fp branches, the last explicit operand is the</i></td></tr>
<tr><th id="87">87</th><td><i>  // MBB.</i></td></tr>
<tr><th id="88">88</th><td>  <a class="local col5 ref" href="#15BB" title='BB' data-ref="15BB" data-ref-filename="15BB">BB</a> = <a class="local col3 ref" href="#13Inst" title='Inst' data-ref="13Inst" data-ref-filename="13Inst">Inst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#17NumOp" title='NumOp' data-ref="17NumOp" data-ref-filename="17NumOp">NumOp</a>-<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="89">89</th><td>  <a class="local col6 ref" href="#16Cond" title='Cond' data-ref="16Cond" data-ref-filename="16Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col4 ref" href="#14Opc" title='Opc' data-ref="14Opc" data-ref-filename="14Opc">Opc</a>));</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <b>for</b> (<em>int</em> <dfn class="local col8 decl" id="18i" title='i' data-type='int' data-ref="18i" data-ref-filename="18i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#18i" title='i' data-ref="18i" data-ref-filename="18i">i</a> &lt; <a class="local col7 ref" href="#17NumOp" title='NumOp' data-ref="17NumOp" data-ref-filename="17NumOp">NumOp</a>-<var>1</var>; <a class="local col8 ref" href="#18i" title='i' data-ref="18i" data-ref-filename="18i">i</a>++)</td></tr>
<tr><th id="92">92</th><td>    <a class="local col6 ref" href="#16Cond" title='Cond' data-ref="16Cond" data-ref-filename="16Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col3 ref" href="#13Inst" title='Inst' data-ref="13Inst" data-ref-filename="13Inst">Inst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#18i" title='i' data-ref="18i" data-ref-filename="18i">i</a>));</td></tr>
<tr><th id="93">93</th><td>}</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><em>bool</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13MipsInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::MipsInstrInfo::analyzeBranch' data-ref="_ZNK4llvm13MipsInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" data-ref-filename="_ZNK4llvm13MipsInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="19MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="19MBB" data-ref-filename="19MBB">MBB</dfn>,</td></tr>
<tr><th id="96">96</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col0 decl" id="20TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="20TBB" data-ref-filename="20TBB">TBB</dfn>,</td></tr>
<tr><th id="97">97</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col1 decl" id="21FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="21FBB" data-ref-filename="21FBB">FBB</dfn>,</td></tr>
<tr><th id="98">98</th><td>                                  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col2 decl" id="22Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="22Cond" data-ref-filename="22Cond">Cond</dfn>,</td></tr>
<tr><th id="99">99</th><td>                                  <em>bool</em> <dfn class="local col3 decl" id="23AllowModify" title='AllowModify' data-type='bool' data-ref="23AllowModify" data-ref-filename="23AllowModify">AllowModify</dfn>) <em>const</em> {</td></tr>
<tr><th id="100">100</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>*, <var>2</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="24BranchInstrs" title='BranchInstrs' data-type='SmallVector&lt;llvm::MachineInstr *, 2&gt;' data-ref="24BranchInstrs" data-ref-filename="24BranchInstrs">BranchInstrs</dfn>;</td></tr>
<tr><th id="101">101</th><td>  <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType" title='llvm::MipsInstrInfo::BranchType' data-ref="llvm::MipsInstrInfo::BranchType" data-ref-filename="llvm..MipsInstrInfo..BranchType">BranchType</a> <dfn class="local col5 decl" id="25BT" title='BT' data-type='llvm::MipsInstrInfo::BranchType' data-ref="25BT" data-ref-filename="25BT">BT</dfn> = <a class="member fn" href="#_ZNK4llvm13MipsInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEbRNS5_IPNS_12MachineInstrEEE" title='llvm::MipsInstrInfo::analyzeBranch' data-ref="_ZNK4llvm13MipsInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEbRNS5_IPNS_12MachineInstrEEE" data-ref-filename="_ZNK4llvm13MipsInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEbRNS5_IPNS_12MachineInstrEEE">analyzeBranch</a>(<span class='refarg'><a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB" data-ref-filename="19MBB">MBB</a></span>, <span class='refarg'><a class="local col0 ref" href="#20TBB" title='TBB' data-ref="20TBB" data-ref-filename="20TBB">TBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#21FBB" title='FBB' data-ref="21FBB" data-ref-filename="21FBB">FBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#22Cond" title='Cond' data-ref="22Cond" data-ref-filename="22Cond">Cond</a></span>, <a class="local col3 ref" href="#23AllowModify" title='AllowModify' data-ref="23AllowModify" data-ref-filename="23AllowModify">AllowModify</a>, <span class='refarg'><a class="local col4 ref" href="#24BranchInstrs" title='BranchInstrs' data-ref="24BranchInstrs" data-ref-filename="24BranchInstrs">BranchInstrs</a></span>);</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <b>return</b> (<a class="local col5 ref" href="#25BT" title='BT' data-ref="25BT" data-ref-filename="25BT">BT</a> == <a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BT_None" title='llvm::MipsInstrInfo::BT_None' data-ref="llvm::MipsInstrInfo::BT_None" data-ref-filename="llvm..MipsInstrInfo..BT_None">BT_None</a>) || (<a class="local col5 ref" href="#25BT" title='BT' data-ref="25BT" data-ref-filename="25BT">BT</a> == <a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BT_Indirect" title='llvm::MipsInstrInfo::BT_Indirect' data-ref="llvm::MipsInstrInfo::BT_Indirect" data-ref-filename="llvm..MipsInstrInfo..BT_Indirect">BT_Indirect</a>);</td></tr>
<tr><th id="104">104</th><td>}</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><em>void</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13MipsInstrInfo11BuildCondBrERNS_17MachineBasicBlockEPS1_RKNS_8DebugLocENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MipsInstrInfo::BuildCondBr' data-ref="_ZNK4llvm13MipsInstrInfo11BuildCondBrERNS_17MachineBasicBlockEPS1_RKNS_8DebugLocENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm13MipsInstrInfo11BuildCondBrERNS_17MachineBasicBlockEPS1_RKNS_8DebugLocENS_8ArrayRefINS_14MachineOperandEEE">BuildCondBr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="26MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="26MBB" data-ref-filename="26MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="27TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="27TBB" data-ref-filename="27TBB">TBB</dfn>,</td></tr>
<tr><th id="107">107</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="28DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="28DL" data-ref-filename="28DL">DL</dfn>,</td></tr>
<tr><th id="108">108</th><td>                                <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col9 decl" id="29Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="29Cond" data-ref-filename="29Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="109">109</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="30Opc" title='Opc' data-type='unsigned int' data-ref="30Opc" data-ref-filename="30Opc">Opc</dfn> = <a class="local col9 ref" href="#29Cond" title='Cond' data-ref="29Cond" data-ref-filename="29Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="110">110</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="31MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="31MCID" data-ref-filename="31MCID">MCID</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#30Opc" title='Opc' data-ref="30Opc" data-ref-filename="30Opc">Opc</a>);</td></tr>
<tr><th id="111">111</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="32MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="32MIB" data-ref-filename="32MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col6 ref" href="#26MBB" title='MBB' data-ref="26MBB" data-ref-filename="26MBB">MBB</a>, <a class="local col8 ref" href="#28DL" title='DL' data-ref="28DL" data-ref-filename="28DL">DL</a>, <a class="local col1 ref" href="#31MCID" title='MCID' data-ref="31MCID" data-ref-filename="31MCID">MCID</a>);</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="33i" title='i' data-type='unsigned int' data-ref="33i" data-ref-filename="33i">i</dfn> = <var>1</var>; <a class="local col3 ref" href="#33i" title='i' data-ref="33i" data-ref-filename="33i">i</a> &lt; <a class="local col9 ref" href="#29Cond" title='Cond' data-ref="29Cond" data-ref-filename="29Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); ++<a class="local col3 ref" href="#33i" title='i' data-ref="33i" data-ref-filename="33i">i</a>) {</td></tr>
<tr><th id="114">114</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Cond[i].isImm() || Cond[i].isReg()) &amp;&amp;</td></tr>
<tr><th id="115">115</th><td>           <q>"Cannot copy operand for conditional branch!"</q>);</td></tr>
<tr><th id="116">116</th><td>    <a class="local col2 ref" href="#32MIB" title='MIB' data-ref="32MIB" data-ref-filename="32MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#29Cond" title='Cond' data-ref="29Cond" data-ref-filename="29Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col3 ref" href="#33i" title='i' data-ref="33i" data-ref-filename="33i">i</a>]</a>);</td></tr>
<tr><th id="117">117</th><td>  }</td></tr>
<tr><th id="118">118</th><td>  <a class="local col2 ref" href="#32MIB" title='MIB' data-ref="32MIB" data-ref-filename="32MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col7 ref" href="#27TBB" title='TBB' data-ref="27TBB" data-ref-filename="27TBB">TBB</a>);</td></tr>
<tr><th id="119">119</th><td>}</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><em>unsigned</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13MipsInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::MipsInstrInfo::insertBranch' data-ref="_ZNK4llvm13MipsInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" data-ref-filename="_ZNK4llvm13MipsInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="34MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="34MBB" data-ref-filename="34MBB">MBB</dfn>,</td></tr>
<tr><th id="122">122</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="35TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="35TBB" data-ref-filename="35TBB">TBB</dfn>,</td></tr>
<tr><th id="123">123</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="36FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="36FBB" data-ref-filename="36FBB">FBB</dfn>,</td></tr>
<tr><th id="124">124</th><td>                                     <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col7 decl" id="37Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="37Cond" data-ref-filename="37Cond">Cond</dfn>,</td></tr>
<tr><th id="125">125</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="38DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="38DL" data-ref-filename="38DL">DL</dfn>,</td></tr>
<tr><th id="126">126</th><td>                                     <em>int</em> *<dfn class="local col9 decl" id="39BytesAdded" title='BytesAdded' data-type='int *' data-ref="39BytesAdded" data-ref-filename="39BytesAdded">BytesAdded</dfn>) <em>const</em> {</td></tr>
<tr><th id="127">127</th><td>  <i>// Shouldn't be a fall through.</i></td></tr>
<tr><th id="128">128</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TBB &amp;&amp; <q>"insertBranch must not be told to insert a fallthrough"</q>);</td></tr>
<tr><th id="129">129</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!BytesAdded &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <i>// # of condition operands:</i></td></tr>
<tr><th id="132">132</th><td><i>  //  Unconditional branches: 0</i></td></tr>
<tr><th id="133">133</th><td><i>  //  Floating point branches: 1 (opc)</i></td></tr>
<tr><th id="134">134</th><td><i>  //  Int BranchZero: 2 (opc, reg)</i></td></tr>
<tr><th id="135">135</th><td><i>  //  Int Branch: 3 (opc, reg0, reg1)</i></td></tr>
<tr><th id="136">136</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Cond.size() &lt;= <var>3</var>) &amp;&amp;</td></tr>
<tr><th id="137">137</th><td>         <q>"# of Mips branch conditions must be &lt;= 3!"</q>);</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <i>// Two-way Conditional branch.</i></td></tr>
<tr><th id="140">140</th><td>  <b>if</b> (<a class="local col6 ref" href="#36FBB" title='FBB' data-ref="36FBB" data-ref-filename="36FBB">FBB</a>) {</td></tr>
<tr><th id="141">141</th><td>    <a class="member fn" href="#_ZNK4llvm13MipsInstrInfo11BuildCondBrERNS_17MachineBasicBlockEPS1_RKNS_8DebugLocENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MipsInstrInfo::BuildCondBr' data-ref="_ZNK4llvm13MipsInstrInfo11BuildCondBrERNS_17MachineBasicBlockEPS1_RKNS_8DebugLocENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm13MipsInstrInfo11BuildCondBrERNS_17MachineBasicBlockEPS1_RKNS_8DebugLocENS_8ArrayRefINS_14MachineOperandEEE">BuildCondBr</a>(<span class='refarg'><a class="local col4 ref" href="#34MBB" title='MBB' data-ref="34MBB" data-ref-filename="34MBB">MBB</a></span>, <a class="local col5 ref" href="#35TBB" title='TBB' data-ref="35TBB" data-ref-filename="35TBB">TBB</a>, <a class="local col8 ref" href="#38DL" title='DL' data-ref="38DL" data-ref-filename="38DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::MachineOperand&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_"></a><a class="local col7 ref" href="#37Cond" title='Cond' data-ref="37Cond" data-ref-filename="37Cond">Cond</a>);</td></tr>
<tr><th id="142">142</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col4 ref" href="#34MBB" title='MBB' data-ref="34MBB" data-ref-filename="34MBB">MBB</a>, <a class="local col8 ref" href="#38DL" title='DL' data-ref="38DL" data-ref-filename="38DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="member field" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::UncondBrOpc" title='llvm::MipsInstrInfo::UncondBrOpc' data-ref="llvm::MipsInstrInfo::UncondBrOpc" data-ref-filename="llvm..MipsInstrInfo..UncondBrOpc">UncondBrOpc</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col6 ref" href="#36FBB" title='FBB' data-ref="36FBB" data-ref-filename="36FBB">FBB</a>);</td></tr>
<tr><th id="143">143</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="144">144</th><td>  }</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <i>// One way branch.</i></td></tr>
<tr><th id="147">147</th><td><i>  // Unconditional branch.</i></td></tr>
<tr><th id="148">148</th><td>  <b>if</b> (<a class="local col7 ref" href="#37Cond" title='Cond' data-ref="37Cond" data-ref-filename="37Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv" data-ref-filename="_ZNK4llvm8ArrayRef5emptyEv">empty</a>())</td></tr>
<tr><th id="149">149</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col4 ref" href="#34MBB" title='MBB' data-ref="34MBB" data-ref-filename="34MBB">MBB</a>, <a class="local col8 ref" href="#38DL" title='DL' data-ref="38DL" data-ref-filename="38DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="member field" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::UncondBrOpc" title='llvm::MipsInstrInfo::UncondBrOpc' data-ref="llvm::MipsInstrInfo::UncondBrOpc" data-ref-filename="llvm..MipsInstrInfo..UncondBrOpc">UncondBrOpc</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col5 ref" href="#35TBB" title='TBB' data-ref="35TBB" data-ref-filename="35TBB">TBB</a>);</td></tr>
<tr><th id="150">150</th><td>  <b>else</b> <i>// Conditional branch.</i></td></tr>
<tr><th id="151">151</th><td>    <a class="member fn" href="#_ZNK4llvm13MipsInstrInfo11BuildCondBrERNS_17MachineBasicBlockEPS1_RKNS_8DebugLocENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MipsInstrInfo::BuildCondBr' data-ref="_ZNK4llvm13MipsInstrInfo11BuildCondBrERNS_17MachineBasicBlockEPS1_RKNS_8DebugLocENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm13MipsInstrInfo11BuildCondBrERNS_17MachineBasicBlockEPS1_RKNS_8DebugLocENS_8ArrayRefINS_14MachineOperandEEE">BuildCondBr</a>(<span class='refarg'><a class="local col4 ref" href="#34MBB" title='MBB' data-ref="34MBB" data-ref-filename="34MBB">MBB</a></span>, <a class="local col5 ref" href="#35TBB" title='TBB' data-ref="35TBB" data-ref-filename="35TBB">TBB</a>, <a class="local col8 ref" href="#38DL" title='DL' data-ref="38DL" data-ref-filename="38DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::MachineOperand&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_"></a><a class="local col7 ref" href="#37Cond" title='Cond' data-ref="37Cond" data-ref-filename="37Cond">Cond</a>);</td></tr>
<tr><th id="152">152</th><td>  <b>return</b> <var>1</var>;</td></tr>
<tr><th id="153">153</th><td>}</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><em>unsigned</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13MipsInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::MipsInstrInfo::removeBranch' data-ref="_ZNK4llvm13MipsInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" data-ref-filename="_ZNK4llvm13MipsInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="40MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="40MBB" data-ref-filename="40MBB">MBB</dfn>,</td></tr>
<tr><th id="156">156</th><td>                                     <em>int</em> *<dfn class="local col1 decl" id="41BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="41BytesRemoved" data-ref-filename="41BytesRemoved">BytesRemoved</dfn>) <em>const</em> {</td></tr>
<tr><th id="157">157</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!BytesRemoved &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..reverse_iterator">reverse_iterator</a> <dfn class="local col2 decl" id="42I" title='I' data-type='MachineBasicBlock::reverse_iterator' data-ref="42I" data-ref-filename="42I">I</dfn> = <a class="local col0 ref" href="#40MBB" title='MBB' data-ref="40MBB" data-ref-filename="40MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <dfn class="local col3 decl" id="43REnd" title='REnd' data-type='MachineBasicBlock::reverse_iterator' data-ref="43REnd" data-ref-filename="43REnd">REnd</dfn> = <a class="local col0 ref" href="#40MBB" title='MBB' data-ref="40MBB" data-ref-filename="40MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>();</td></tr>
<tr><th id="160">160</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="44removed" title='removed' data-type='unsigned int' data-ref="44removed" data-ref-filename="44removed">removed</dfn> = <var>0</var>;</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <i>// Up to 2 branches are removed.</i></td></tr>
<tr><th id="163">163</th><td><i>  // Note that indirect branches are not removed.</i></td></tr>
<tr><th id="164">164</th><td>  <b>while</b> (<a class="local col2 ref" href="#42I" title='I' data-ref="42I" data-ref-filename="42I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#43REnd" title='REnd' data-ref="43REnd" data-ref-filename="43REnd">REnd</a> &amp;&amp; <a class="local col4 ref" href="#44removed" title='removed' data-ref="44removed" data-ref-filename="44removed">removed</a> &lt; <var>2</var>) {</td></tr>
<tr><th id="165">165</th><td>    <i>// Skip past debug instructions.</i></td></tr>
<tr><th id="166">166</th><td>    <b>if</b> (<a class="local col2 ref" href="#42I" title='I' data-ref="42I" data-ref-filename="42I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>()) {</td></tr>
<tr><th id="167">167</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#42I" title='I' data-ref="42I" data-ref-filename="42I">I</a>;</td></tr>
<tr><th id="168">168</th><td>      <b>continue</b>;</td></tr>
<tr><th id="169">169</th><td>    }</td></tr>
<tr><th id="170">170</th><td>    <b>if</b> (!<a class="virtual member fn" href="MipsInstrInfo.h.html#_ZNK4llvm13MipsInstrInfo18getAnalyzableBrOpcEj" title='llvm::MipsInstrInfo::getAnalyzableBrOpc' data-ref="_ZNK4llvm13MipsInstrInfo18getAnalyzableBrOpcEj" data-ref-filename="_ZNK4llvm13MipsInstrInfo18getAnalyzableBrOpcEj">getAnalyzableBrOpc</a>(<a class="local col2 ref" href="#42I" title='I' data-ref="42I" data-ref-filename="42I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="171">171</th><td>      <b>break</b>;</td></tr>
<tr><th id="172">172</th><td>    <i>// Remove the branch.</i></td></tr>
<tr><th id="173">173</th><td>    <a class="local col2 ref" href="#42I" title='I' data-ref="42I" data-ref-filename="42I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="174">174</th><td>    <a class="local col2 ref" href="#42I" title='I' data-ref="42I" data-ref-filename="42I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEaSEOS2_">=</a> <a class="local col0 ref" href="#40MBB" title='MBB' data-ref="40MBB" data-ref-filename="40MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>();</td></tr>
<tr><th id="175">175</th><td>    ++<a class="local col4 ref" href="#44removed" title='removed' data-ref="44removed" data-ref-filename="44removed">removed</a>;</td></tr>
<tr><th id="176">176</th><td>  }</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <b>return</b> <a class="local col4 ref" href="#44removed" title='removed' data-ref="44removed" data-ref-filename="44removed">removed</a>;</td></tr>
<tr><th id="179">179</th><td>}</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><i class="doc">/// reverseBranchCondition - Return the inverse opcode of the</i></td></tr>
<tr><th id="182">182</th><td><i class="doc">/// specified Branch instruction.</i></td></tr>
<tr><th id="183">183</th><td><em>bool</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13MipsInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::MipsInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm13MipsInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm13MipsInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(</td></tr>
<tr><th id="184">184</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col5 decl" id="45Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="45Cond" data-ref-filename="45Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="185">185</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>( (Cond.size() &amp;&amp; Cond.size() &lt;= <var>3</var>) &amp;&amp;</td></tr>
<tr><th id="186">186</th><td>          <q>"Invalid Mips branch condition!"</q>);</td></tr>
<tr><th id="187">187</th><td>  <a class="local col5 ref" href="#45Cond" title='Cond' data-ref="45Cond" data-ref-filename="45Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="virtual member fn" href="MipsInstrInfo.h.html#_ZNK4llvm13MipsInstrInfo20getOppositeBranchOpcEj" title='llvm::MipsInstrInfo::getOppositeBranchOpc' data-ref="_ZNK4llvm13MipsInstrInfo20getOppositeBranchOpcEj" data-ref-filename="_ZNK4llvm13MipsInstrInfo20getOppositeBranchOpcEj">getOppositeBranchOpc</a>(<a class="local col5 ref" href="#45Cond" title='Cond' data-ref="45Cond" data-ref-filename="45Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()));</td></tr>
<tr><th id="188">188</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="189">189</th><td>}</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a>::<a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType" title='llvm::MipsInstrInfo::BranchType' data-ref="llvm::MipsInstrInfo::BranchType" data-ref-filename="llvm..MipsInstrInfo..BranchType">BranchType</a> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13MipsInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEbRNS5_IPNS_12MachineInstrEEE" title='llvm::MipsInstrInfo::analyzeBranch' data-ref="_ZNK4llvm13MipsInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEbRNS5_IPNS_12MachineInstrEEE" data-ref-filename="_ZNK4llvm13MipsInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEbRNS5_IPNS_12MachineInstrEEE">analyzeBranch</dfn>(</td></tr>
<tr><th id="192">192</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="46MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="46MBB" data-ref-filename="46MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col7 decl" id="47TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="47TBB" data-ref-filename="47TBB">TBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col8 decl" id="48FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="48FBB" data-ref-filename="48FBB">FBB</dfn>,</td></tr>
<tr><th id="193">193</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col9 decl" id="49Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="49Cond" data-ref-filename="49Cond">Cond</dfn>, <em>bool</em> <dfn class="local col0 decl" id="50AllowModify" title='AllowModify' data-type='bool' data-ref="50AllowModify" data-ref-filename="50AllowModify">AllowModify</dfn>,</td></tr>
<tr><th id="194">194</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col1 decl" id="51BranchInstrs" title='BranchInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="51BranchInstrs" data-ref-filename="51BranchInstrs">BranchInstrs</dfn>) <em>const</em> {</td></tr>
<tr><th id="195">195</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..reverse_iterator">reverse_iterator</a> <dfn class="local col2 decl" id="52I" title='I' data-type='MachineBasicBlock::reverse_iterator' data-ref="52I" data-ref-filename="52I">I</dfn> = <a class="local col6 ref" href="#46MBB" title='MBB' data-ref="46MBB" data-ref-filename="46MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <dfn class="local col3 decl" id="53REnd" title='REnd' data-type='MachineBasicBlock::reverse_iterator' data-ref="53REnd" data-ref-filename="53REnd">REnd</dfn> = <a class="local col6 ref" href="#46MBB" title='MBB' data-ref="46MBB" data-ref-filename="46MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>();</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <i>// Skip all the debug instructions.</i></td></tr>
<tr><th id="198">198</th><td>  <b>while</b> (<a class="local col2 ref" href="#52I" title='I' data-ref="52I" data-ref-filename="52I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#53REnd" title='REnd' data-ref="53REnd" data-ref-filename="53REnd">REnd</a> &amp;&amp; <a class="local col2 ref" href="#52I" title='I' data-ref="52I" data-ref-filename="52I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="199">199</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#52I" title='I' data-ref="52I" data-ref-filename="52I">I</a>;</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>  <b>if</b> (<a class="local col2 ref" href="#52I" title='I' data-ref="52I" data-ref-filename="52I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col3 ref" href="#53REnd" title='REnd' data-ref="53REnd" data-ref-filename="53REnd">REnd</a> || !<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#52I" title='I' data-ref="52I" data-ref-filename="52I">I</a>)) {</td></tr>
<tr><th id="202">202</th><td>    <i>// This block ends with no branches (it just falls through to its succ).</i></td></tr>
<tr><th id="203">203</th><td><i>    // Leave TBB/FBB null.</i></td></tr>
<tr><th id="204">204</th><td>    <a class="local col7 ref" href="#47TBB" title='TBB' data-ref="47TBB" data-ref-filename="47TBB">TBB</a> = <a class="local col8 ref" href="#48FBB" title='FBB' data-ref="48FBB" data-ref-filename="48FBB">FBB</a> = <b>nullptr</b>;</td></tr>
<tr><th id="205">205</th><td>    <b>return</b> <a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BT_NoBranch" title='llvm::MipsInstrInfo::BT_NoBranch' data-ref="llvm::MipsInstrInfo::BT_NoBranch" data-ref-filename="llvm..MipsInstrInfo..BT_NoBranch">BT_NoBranch</a>;</td></tr>
<tr><th id="206">206</th><td>  }</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="54LastInst" title='LastInst' data-type='llvm::MachineInstr *' data-ref="54LastInst" data-ref-filename="54LastInst">LastInst</dfn> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#52I" title='I' data-ref="52I" data-ref-filename="52I">I</a>;</td></tr>
<tr><th id="209">209</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="55LastOpc" title='LastOpc' data-type='unsigned int' data-ref="55LastOpc" data-ref-filename="55LastOpc">LastOpc</dfn> = <a class="local col4 ref" href="#54LastInst" title='LastInst' data-ref="54LastInst" data-ref-filename="54LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="210">210</th><td>  <a class="local col1 ref" href="#51BranchInstrs" title='BranchInstrs' data-ref="51BranchInstrs" data-ref-filename="51BranchInstrs">BranchInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col4 ref" href="#54LastInst" title='LastInst' data-ref="54LastInst" data-ref-filename="54LastInst">LastInst</a>);</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <i>// Not an analyzable branch (e.g., indirect jump).</i></td></tr>
<tr><th id="213">213</th><td>  <b>if</b> (!<a class="virtual member fn" href="MipsInstrInfo.h.html#_ZNK4llvm13MipsInstrInfo18getAnalyzableBrOpcEj" title='llvm::MipsInstrInfo::getAnalyzableBrOpc' data-ref="_ZNK4llvm13MipsInstrInfo18getAnalyzableBrOpcEj" data-ref-filename="_ZNK4llvm13MipsInstrInfo18getAnalyzableBrOpcEj">getAnalyzableBrOpc</a>(<a class="local col5 ref" href="#55LastOpc" title='LastOpc' data-ref="55LastOpc" data-ref-filename="55LastOpc">LastOpc</a>))</td></tr>
<tr><th id="214">214</th><td>    <b>return</b> <a class="local col4 ref" href="#54LastInst" title='LastInst' data-ref="54LastInst" data-ref-filename="54LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16isIndirectBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isIndirectBranch' data-ref="_ZNK4llvm12MachineInstr16isIndirectBranchENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr16isIndirectBranchENS0_9QueryTypeE">isIndirectBranch</a>() ? <a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BT_Indirect" title='llvm::MipsInstrInfo::BT_Indirect' data-ref="llvm::MipsInstrInfo::BT_Indirect" data-ref-filename="llvm..MipsInstrInfo..BT_Indirect">BT_Indirect</a> : <a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BT_None" title='llvm::MipsInstrInfo::BT_None' data-ref="llvm::MipsInstrInfo::BT_None" data-ref-filename="llvm..MipsInstrInfo..BT_None">BT_None</a>;</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>  <i>// Get the second to last instruction in the block.</i></td></tr>
<tr><th id="217">217</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="56SecondLastOpc" title='SecondLastOpc' data-type='unsigned int' data-ref="56SecondLastOpc" data-ref-filename="56SecondLastOpc">SecondLastOpc</dfn> = <var>0</var>;</td></tr>
<tr><th id="218">218</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="57SecondLastInst" title='SecondLastInst' data-type='llvm::MachineInstr *' data-ref="57SecondLastInst" data-ref-filename="57SecondLastInst">SecondLastInst</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>  <i>// Skip past any debug instruction to see if the second last actual</i></td></tr>
<tr><th id="221">221</th><td><i>  // is a branch.</i></td></tr>
<tr><th id="222">222</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#52I" title='I' data-ref="52I" data-ref-filename="52I">I</a>;</td></tr>
<tr><th id="223">223</th><td>  <b>while</b> (<a class="local col2 ref" href="#52I" title='I' data-ref="52I" data-ref-filename="52I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#53REnd" title='REnd' data-ref="53REnd" data-ref-filename="53REnd">REnd</a> &amp;&amp; <a class="local col2 ref" href="#52I" title='I' data-ref="52I" data-ref-filename="52I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="224">224</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#52I" title='I' data-ref="52I" data-ref-filename="52I">I</a>;</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <b>if</b> (<a class="local col2 ref" href="#52I" title='I' data-ref="52I" data-ref-filename="52I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#53REnd" title='REnd' data-ref="53REnd" data-ref-filename="53REnd">REnd</a>) {</td></tr>
<tr><th id="227">227</th><td>    <a class="local col7 ref" href="#57SecondLastInst" title='SecondLastInst' data-ref="57SecondLastInst" data-ref-filename="57SecondLastInst">SecondLastInst</a> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#52I" title='I' data-ref="52I" data-ref-filename="52I">I</a>;</td></tr>
<tr><th id="228">228</th><td>    <a class="local col6 ref" href="#56SecondLastOpc" title='SecondLastOpc' data-ref="56SecondLastOpc" data-ref-filename="56SecondLastOpc">SecondLastOpc</a> = <a class="virtual member fn" href="MipsInstrInfo.h.html#_ZNK4llvm13MipsInstrInfo18getAnalyzableBrOpcEj" title='llvm::MipsInstrInfo::getAnalyzableBrOpc' data-ref="_ZNK4llvm13MipsInstrInfo18getAnalyzableBrOpcEj" data-ref-filename="_ZNK4llvm13MipsInstrInfo18getAnalyzableBrOpcEj">getAnalyzableBrOpc</a>(<a class="local col7 ref" href="#57SecondLastInst" title='SecondLastInst' data-ref="57SecondLastInst" data-ref-filename="57SecondLastInst">SecondLastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>    <i>// Not an analyzable branch (must be an indirect jump).</i></td></tr>
<tr><th id="231">231</th><td>    <b>if</b> (<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</a>(*<a class="local col7 ref" href="#57SecondLastInst" title='SecondLastInst' data-ref="57SecondLastInst" data-ref-filename="57SecondLastInst">SecondLastInst</a>) &amp;&amp; !<a class="local col6 ref" href="#56SecondLastOpc" title='SecondLastOpc' data-ref="56SecondLastOpc" data-ref-filename="56SecondLastOpc">SecondLastOpc</a>)</td></tr>
<tr><th id="232">232</th><td>      <b>return</b> <a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BT_None" title='llvm::MipsInstrInfo::BT_None' data-ref="llvm::MipsInstrInfo::BT_None" data-ref-filename="llvm..MipsInstrInfo..BT_None">BT_None</a>;</td></tr>
<tr><th id="233">233</th><td>  }</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>  <i>// If there is only one terminator instruction, process it.</i></td></tr>
<tr><th id="236">236</th><td>  <b>if</b> (!<a class="local col6 ref" href="#56SecondLastOpc" title='SecondLastOpc' data-ref="56SecondLastOpc" data-ref-filename="56SecondLastOpc">SecondLastOpc</a>) {</td></tr>
<tr><th id="237">237</th><td>    <i>// Unconditional branch.</i></td></tr>
<tr><th id="238">238</th><td>    <b>if</b> (<a class="local col4 ref" href="#54LastInst" title='LastInst' data-ref="54LastInst" data-ref-filename="54LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isUnconditionalBranch' data-ref="_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE">isUnconditionalBranch</a>()) {</td></tr>
<tr><th id="239">239</th><td>      <a class="local col7 ref" href="#47TBB" title='TBB' data-ref="47TBB" data-ref-filename="47TBB">TBB</a> = <a class="local col4 ref" href="#54LastInst" title='LastInst' data-ref="54LastInst" data-ref-filename="54LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="240">240</th><td>      <b>return</b> <a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BT_Uncond" title='llvm::MipsInstrInfo::BT_Uncond' data-ref="llvm::MipsInstrInfo::BT_Uncond" data-ref-filename="llvm..MipsInstrInfo..BT_Uncond">BT_Uncond</a>;</td></tr>
<tr><th id="241">241</th><td>    }</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>    <i>// Conditional branch</i></td></tr>
<tr><th id="244">244</th><td>    <a class="member fn" href="#_ZNK4llvm13MipsInstrInfo13AnalyzeCondBrEPKNS_12MachineInstrEjRPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::MipsInstrInfo::AnalyzeCondBr' data-ref="_ZNK4llvm13MipsInstrInfo13AnalyzeCondBrEPKNS_12MachineInstrEjRPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm13MipsInstrInfo13AnalyzeCondBrEPKNS_12MachineInstrEjRPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE">AnalyzeCondBr</a>(<a class="local col4 ref" href="#54LastInst" title='LastInst' data-ref="54LastInst" data-ref-filename="54LastInst">LastInst</a>, <a class="local col5 ref" href="#55LastOpc" title='LastOpc' data-ref="55LastOpc" data-ref-filename="55LastOpc">LastOpc</a>, <span class='refarg'><a class="local col7 ref" href="#47TBB" title='TBB' data-ref="47TBB" data-ref-filename="47TBB">TBB</a></span>, <span class='refarg'><a class="local col9 ref" href="#49Cond" title='Cond' data-ref="49Cond" data-ref-filename="49Cond">Cond</a></span>);</td></tr>
<tr><th id="245">245</th><td>    <b>return</b> <a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BT_Cond" title='llvm::MipsInstrInfo::BT_Cond' data-ref="llvm::MipsInstrInfo::BT_Cond" data-ref-filename="llvm..MipsInstrInfo..BT_Cond">BT_Cond</a>;</td></tr>
<tr><th id="246">246</th><td>  }</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <i>// If we reached here, there are two branches.</i></td></tr>
<tr><th id="249">249</th><td><i>  // If there are three terminators, we don't know what sort of block this is.</i></td></tr>
<tr><th id="250">250</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#52I" title='I' data-ref="52I" data-ref-filename="52I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#53REnd" title='REnd' data-ref="53REnd" data-ref-filename="53REnd">REnd</a> &amp;&amp; <a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#52I" title='I' data-ref="52I" data-ref-filename="52I">I</a>))</td></tr>
<tr><th id="251">251</th><td>    <b>return</b> <a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BT_None" title='llvm::MipsInstrInfo::BT_None' data-ref="llvm::MipsInstrInfo::BT_None" data-ref-filename="llvm..MipsInstrInfo..BT_None">BT_None</a>;</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>  <a class="local col1 ref" href="#51BranchInstrs" title='BranchInstrs' data-ref="51BranchInstrs" data-ref-filename="51BranchInstrs">BranchInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6insertENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl10855304" title='llvm::SmallVectorImpl::insert' data-ref="_ZN4llvm15SmallVectorImpl6insertENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl10855304" data-ref-filename="_ZN4llvm15SmallVectorImpl6insertENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl10855304">insert</a>(<a class="local col1 ref" href="#51BranchInstrs" title='BranchInstrs' data-ref="51BranchInstrs" data-ref-filename="51BranchInstrs">BranchInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="local col7 ref" href="#57SecondLastInst" title='SecondLastInst' data-ref="57SecondLastInst" data-ref-filename="57SecondLastInst">SecondLastInst</a>);</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <i>// If second to last instruction is an unconditional branch,</i></td></tr>
<tr><th id="256">256</th><td><i>  // analyze it and remove the last instruction.</i></td></tr>
<tr><th id="257">257</th><td>  <b>if</b> (<a class="local col7 ref" href="#57SecondLastInst" title='SecondLastInst' data-ref="57SecondLastInst" data-ref-filename="57SecondLastInst">SecondLastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isUnconditionalBranch' data-ref="_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE">isUnconditionalBranch</a>()) {</td></tr>
<tr><th id="258">258</th><td>    <i>// Return if the last instruction cannot be removed.</i></td></tr>
<tr><th id="259">259</th><td>    <b>if</b> (!<a class="local col0 ref" href="#50AllowModify" title='AllowModify' data-ref="50AllowModify" data-ref-filename="50AllowModify">AllowModify</a>)</td></tr>
<tr><th id="260">260</th><td>      <b>return</b> <a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BT_None" title='llvm::MipsInstrInfo::BT_None' data-ref="llvm::MipsInstrInfo::BT_None" data-ref-filename="llvm..MipsInstrInfo..BT_None">BT_None</a>;</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>    <a class="local col7 ref" href="#47TBB" title='TBB' data-ref="47TBB" data-ref-filename="47TBB">TBB</a> = <a class="local col7 ref" href="#57SecondLastInst" title='SecondLastInst' data-ref="57SecondLastInst" data-ref-filename="57SecondLastInst">SecondLastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="263">263</th><td>    <a class="local col4 ref" href="#54LastInst" title='LastInst' data-ref="54LastInst" data-ref-filename="54LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="264">264</th><td>    <a class="local col1 ref" href="#51BranchInstrs" title='BranchInstrs' data-ref="51BranchInstrs" data-ref-filename="51BranchInstrs">BranchInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="265">265</th><td>    <b>return</b> <a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BT_Uncond" title='llvm::MipsInstrInfo::BT_Uncond' data-ref="llvm::MipsInstrInfo::BT_Uncond" data-ref-filename="llvm..MipsInstrInfo..BT_Uncond">BT_Uncond</a>;</td></tr>
<tr><th id="266">266</th><td>  }</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>  <i>// Conditional branch followed by an unconditional branch.</i></td></tr>
<tr><th id="269">269</th><td><i>  // The last one must be unconditional.</i></td></tr>
<tr><th id="270">270</th><td>  <b>if</b> (!<a class="local col4 ref" href="#54LastInst" title='LastInst' data-ref="54LastInst" data-ref-filename="54LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isUnconditionalBranch' data-ref="_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE">isUnconditionalBranch</a>())</td></tr>
<tr><th id="271">271</th><td>    <b>return</b> <a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BT_None" title='llvm::MipsInstrInfo::BT_None' data-ref="llvm::MipsInstrInfo::BT_None" data-ref-filename="llvm..MipsInstrInfo..BT_None">BT_None</a>;</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <a class="member fn" href="#_ZNK4llvm13MipsInstrInfo13AnalyzeCondBrEPKNS_12MachineInstrEjRPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::MipsInstrInfo::AnalyzeCondBr' data-ref="_ZNK4llvm13MipsInstrInfo13AnalyzeCondBrEPKNS_12MachineInstrEjRPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm13MipsInstrInfo13AnalyzeCondBrEPKNS_12MachineInstrEjRPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE">AnalyzeCondBr</a>(<a class="local col7 ref" href="#57SecondLastInst" title='SecondLastInst' data-ref="57SecondLastInst" data-ref-filename="57SecondLastInst">SecondLastInst</a>, <a class="local col6 ref" href="#56SecondLastOpc" title='SecondLastOpc' data-ref="56SecondLastOpc" data-ref-filename="56SecondLastOpc">SecondLastOpc</a>, <span class='refarg'><a class="local col7 ref" href="#47TBB" title='TBB' data-ref="47TBB" data-ref-filename="47TBB">TBB</a></span>, <span class='refarg'><a class="local col9 ref" href="#49Cond" title='Cond' data-ref="49Cond" data-ref-filename="49Cond">Cond</a></span>);</td></tr>
<tr><th id="274">274</th><td>  <a class="local col8 ref" href="#48FBB" title='FBB' data-ref="48FBB" data-ref-filename="48FBB">FBB</a> = <a class="local col4 ref" href="#54LastInst" title='LastInst' data-ref="54LastInst" data-ref-filename="54LastInst">LastInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>  <b>return</b> <a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BT_CondUncond" title='llvm::MipsInstrInfo::BT_CondUncond' data-ref="llvm::MipsInstrInfo::BT_CondUncond" data-ref-filename="llvm..MipsInstrInfo..BT_CondUncond">BT_CondUncond</a>;</td></tr>
<tr><th id="277">277</th><td>}</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><em>bool</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13MipsInstrInfo21isBranchOffsetInRangeEjl" title='llvm::MipsInstrInfo::isBranchOffsetInRange' data-ref="_ZNK4llvm13MipsInstrInfo21isBranchOffsetInRangeEjl" data-ref-filename="_ZNK4llvm13MipsInstrInfo21isBranchOffsetInRangeEjl">isBranchOffsetInRange</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="58BranchOpc" title='BranchOpc' data-type='unsigned int' data-ref="58BranchOpc" data-ref-filename="58BranchOpc">BranchOpc</dfn>,</td></tr>
<tr><th id="280">280</th><td>                                          <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="59BrOffset" title='BrOffset' data-type='int64_t' data-ref="59BrOffset" data-ref-filename="59BrOffset">BrOffset</dfn>) <em>const</em> {</td></tr>
<tr><th id="281">281</th><td>  <b>switch</b> (<a class="local col8 ref" href="#58BranchOpc" title='BranchOpc' data-ref="58BranchOpc" data-ref-filename="58BranchOpc">BranchOpc</a>) {</td></tr>
<tr><th id="282">282</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::B" title='llvm::Mips::B' data-ref="llvm::Mips::B" data-ref-filename="llvm..Mips..B">B</a>:</td></tr>
<tr><th id="283">283</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BAL" title='llvm::Mips::BAL' data-ref="llvm::Mips::BAL" data-ref-filename="llvm..Mips..BAL">BAL</a>:</td></tr>
<tr><th id="284">284</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BAL_BR" title='llvm::Mips::BAL_BR' data-ref="llvm::Mips::BAL_BR" data-ref-filename="llvm..Mips..BAL_BR">BAL_BR</a>:</td></tr>
<tr><th id="285">285</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BAL_BR_MM" title='llvm::Mips::BAL_BR_MM' data-ref="llvm::Mips::BAL_BR_MM" data-ref-filename="llvm..Mips..BAL_BR_MM">BAL_BR_MM</a>:</td></tr>
<tr><th id="286">286</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1F" title='llvm::Mips::BC1F' data-ref="llvm::Mips::BC1F" data-ref-filename="llvm..Mips..BC1F">BC1F</a>:</td></tr>
<tr><th id="287">287</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1FL" title='llvm::Mips::BC1FL' data-ref="llvm::Mips::BC1FL" data-ref-filename="llvm..Mips..BC1FL">BC1FL</a>:</td></tr>
<tr><th id="288">288</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1T" title='llvm::Mips::BC1T' data-ref="llvm::Mips::BC1T" data-ref-filename="llvm..Mips..BC1T">BC1T</a>:</td></tr>
<tr><th id="289">289</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1TL" title='llvm::Mips::BC1TL' data-ref="llvm::Mips::BC1TL" data-ref-filename="llvm..Mips..BC1TL">BC1TL</a>:</td></tr>
<tr><th id="290">290</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQ" title='llvm::Mips::BEQ' data-ref="llvm::Mips::BEQ" data-ref-filename="llvm..Mips..BEQ">BEQ</a>:     <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQ64" title='llvm::Mips::BEQ64' data-ref="llvm::Mips::BEQ64" data-ref-filename="llvm..Mips..BEQ64">BEQ64</a>:</td></tr>
<tr><th id="291">291</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQL" title='llvm::Mips::BEQL' data-ref="llvm::Mips::BEQL" data-ref-filename="llvm..Mips..BEQL">BEQL</a>:</td></tr>
<tr><th id="292">292</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZ" title='llvm::Mips::BGEZ' data-ref="llvm::Mips::BGEZ" data-ref-filename="llvm..Mips..BGEZ">BGEZ</a>:    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZ64" title='llvm::Mips::BGEZ64' data-ref="llvm::Mips::BGEZ64" data-ref-filename="llvm..Mips..BGEZ64">BGEZ64</a>:</td></tr>
<tr><th id="293">293</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZL" title='llvm::Mips::BGEZL' data-ref="llvm::Mips::BGEZL" data-ref-filename="llvm..Mips..BGEZL">BGEZL</a>:</td></tr>
<tr><th id="294">294</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZAL" title='llvm::Mips::BGEZAL' data-ref="llvm::Mips::BGEZAL" data-ref-filename="llvm..Mips..BGEZAL">BGEZAL</a>:</td></tr>
<tr><th id="295">295</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZALL" title='llvm::Mips::BGEZALL' data-ref="llvm::Mips::BGEZALL" data-ref-filename="llvm..Mips..BGEZALL">BGEZALL</a>:</td></tr>
<tr><th id="296">296</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZ" title='llvm::Mips::BGTZ' data-ref="llvm::Mips::BGTZ" data-ref-filename="llvm..Mips..BGTZ">BGTZ</a>:    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZ64" title='llvm::Mips::BGTZ64' data-ref="llvm::Mips::BGTZ64" data-ref-filename="llvm..Mips..BGTZ64">BGTZ64</a>:</td></tr>
<tr><th id="297">297</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZL" title='llvm::Mips::BGTZL' data-ref="llvm::Mips::BGTZL" data-ref-filename="llvm..Mips..BGTZL">BGTZL</a>:</td></tr>
<tr><th id="298">298</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZ" title='llvm::Mips::BLEZ' data-ref="llvm::Mips::BLEZ" data-ref-filename="llvm..Mips..BLEZ">BLEZ</a>:    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZ64" title='llvm::Mips::BLEZ64' data-ref="llvm::Mips::BLEZ64" data-ref-filename="llvm..Mips..BLEZ64">BLEZ64</a>:</td></tr>
<tr><th id="299">299</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZL" title='llvm::Mips::BLEZL' data-ref="llvm::Mips::BLEZL" data-ref-filename="llvm..Mips..BLEZL">BLEZL</a>:</td></tr>
<tr><th id="300">300</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZ" title='llvm::Mips::BLTZ' data-ref="llvm::Mips::BLTZ" data-ref-filename="llvm..Mips..BLTZ">BLTZ</a>:    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZ64" title='llvm::Mips::BLTZ64' data-ref="llvm::Mips::BLTZ64" data-ref-filename="llvm..Mips..BLTZ64">BLTZ64</a>:</td></tr>
<tr><th id="301">301</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZL" title='llvm::Mips::BLTZL' data-ref="llvm::Mips::BLTZL" data-ref-filename="llvm..Mips..BLTZL">BLTZL</a>:</td></tr>
<tr><th id="302">302</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZAL" title='llvm::Mips::BLTZAL' data-ref="llvm::Mips::BLTZAL" data-ref-filename="llvm..Mips..BLTZAL">BLTZAL</a>:</td></tr>
<tr><th id="303">303</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZALL" title='llvm::Mips::BLTZALL' data-ref="llvm::Mips::BLTZALL" data-ref-filename="llvm..Mips..BLTZALL">BLTZALL</a>:</td></tr>
<tr><th id="304">304</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNE" title='llvm::Mips::BNE' data-ref="llvm::Mips::BNE" data-ref-filename="llvm..Mips..BNE">BNE</a>:     <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNE64" title='llvm::Mips::BNE64' data-ref="llvm::Mips::BNE64" data-ref-filename="llvm..Mips..BNE64">BNE64</a>:</td></tr>
<tr><th id="305">305</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEL" title='llvm::Mips::BNEL' data-ref="llvm::Mips::BNEL" data-ref-filename="llvm..Mips..BNEL">BNEL</a>:</td></tr>
<tr><th id="306">306</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>18</var>&gt;(<a class="local col9 ref" href="#59BrOffset" title='BrOffset' data-ref="59BrOffset" data-ref-filename="59BrOffset">BrOffset</a>);</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>  <i>// microMIPSr3 branches</i></td></tr>
<tr><th id="309">309</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::B_MM" title='llvm::Mips::B_MM' data-ref="llvm::Mips::B_MM" data-ref-filename="llvm..Mips..B_MM">B_MM</a>:</td></tr>
<tr><th id="310">310</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1F_MM" title='llvm::Mips::BC1F_MM' data-ref="llvm::Mips::BC1F_MM" data-ref-filename="llvm..Mips..BC1F_MM">BC1F_MM</a>:</td></tr>
<tr><th id="311">311</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1T_MM" title='llvm::Mips::BC1T_MM' data-ref="llvm::Mips::BC1T_MM" data-ref-filename="llvm..Mips..BC1T_MM">BC1T_MM</a>:</td></tr>
<tr><th id="312">312</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQ_MM" title='llvm::Mips::BEQ_MM' data-ref="llvm::Mips::BEQ_MM" data-ref-filename="llvm..Mips..BEQ_MM">BEQ_MM</a>:</td></tr>
<tr><th id="313">313</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZ_MM" title='llvm::Mips::BGEZ_MM' data-ref="llvm::Mips::BGEZ_MM" data-ref-filename="llvm..Mips..BGEZ_MM">BGEZ_MM</a>:</td></tr>
<tr><th id="314">314</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZAL_MM" title='llvm::Mips::BGEZAL_MM' data-ref="llvm::Mips::BGEZAL_MM" data-ref-filename="llvm..Mips..BGEZAL_MM">BGEZAL_MM</a>:</td></tr>
<tr><th id="315">315</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZ_MM" title='llvm::Mips::BGTZ_MM' data-ref="llvm::Mips::BGTZ_MM" data-ref-filename="llvm..Mips..BGTZ_MM">BGTZ_MM</a>:</td></tr>
<tr><th id="316">316</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZ_MM" title='llvm::Mips::BLEZ_MM' data-ref="llvm::Mips::BLEZ_MM" data-ref-filename="llvm..Mips..BLEZ_MM">BLEZ_MM</a>:</td></tr>
<tr><th id="317">317</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZ_MM" title='llvm::Mips::BLTZ_MM' data-ref="llvm::Mips::BLTZ_MM" data-ref-filename="llvm..Mips..BLTZ_MM">BLTZ_MM</a>:</td></tr>
<tr><th id="318">318</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZAL_MM" title='llvm::Mips::BLTZAL_MM' data-ref="llvm::Mips::BLTZAL_MM" data-ref-filename="llvm..Mips..BLTZAL_MM">BLTZAL_MM</a>:</td></tr>
<tr><th id="319">319</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNE_MM" title='llvm::Mips::BNE_MM' data-ref="llvm::Mips::BNE_MM" data-ref-filename="llvm..Mips..BNE_MM">BNE_MM</a>:</td></tr>
<tr><th id="320">320</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQZC_MM" title='llvm::Mips::BEQZC_MM' data-ref="llvm::Mips::BEQZC_MM" data-ref-filename="llvm..Mips..BEQZC_MM">BEQZC_MM</a>:</td></tr>
<tr><th id="321">321</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEZC_MM" title='llvm::Mips::BNEZC_MM' data-ref="llvm::Mips::BNEZC_MM" data-ref-filename="llvm..Mips..BNEZC_MM">BNEZC_MM</a>:</td></tr>
<tr><th id="322">322</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>17</var>&gt;(<a class="local col9 ref" href="#59BrOffset" title='BrOffset' data-ref="59BrOffset" data-ref-filename="59BrOffset">BrOffset</a>);</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>  <i>// microMIPSR3 short branches.</i></td></tr>
<tr><th id="325">325</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::B16_MM" title='llvm::Mips::B16_MM' data-ref="llvm::Mips::B16_MM" data-ref-filename="llvm..Mips..B16_MM">B16_MM</a>:</td></tr>
<tr><th id="326">326</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>11</var>&gt;(<a class="local col9 ref" href="#59BrOffset" title='BrOffset' data-ref="59BrOffset" data-ref-filename="59BrOffset">BrOffset</a>);</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQZ16_MM" title='llvm::Mips::BEQZ16_MM' data-ref="llvm::Mips::BEQZ16_MM" data-ref-filename="llvm..Mips..BEQZ16_MM">BEQZ16_MM</a>:</td></tr>
<tr><th id="329">329</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEZ16_MM" title='llvm::Mips::BNEZ16_MM' data-ref="llvm::Mips::BNEZ16_MM" data-ref-filename="llvm..Mips..BNEZ16_MM">BNEZ16_MM</a>:</td></tr>
<tr><th id="330">330</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>8</var>&gt;(<a class="local col9 ref" href="#59BrOffset" title='BrOffset' data-ref="59BrOffset" data-ref-filename="59BrOffset">BrOffset</a>);</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <i>// MIPSR6 branches.</i></td></tr>
<tr><th id="333">333</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BALC" title='llvm::Mips::BALC' data-ref="llvm::Mips::BALC" data-ref-filename="llvm..Mips..BALC">BALC</a>:</td></tr>
<tr><th id="334">334</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC" title='llvm::Mips::BC' data-ref="llvm::Mips::BC" data-ref-filename="llvm..Mips..BC">BC</a>:</td></tr>
<tr><th id="335">335</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>28</var>&gt;(<a class="local col9 ref" href="#59BrOffset" title='BrOffset' data-ref="59BrOffset" data-ref-filename="59BrOffset">BrOffset</a>);</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1EQZ" title='llvm::Mips::BC1EQZ' data-ref="llvm::Mips::BC1EQZ" data-ref-filename="llvm..Mips..BC1EQZ">BC1EQZ</a>:</td></tr>
<tr><th id="338">338</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1NEZ" title='llvm::Mips::BC1NEZ' data-ref="llvm::Mips::BC1NEZ" data-ref-filename="llvm..Mips..BC1NEZ">BC1NEZ</a>:</td></tr>
<tr><th id="339">339</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC2EQZ" title='llvm::Mips::BC2EQZ' data-ref="llvm::Mips::BC2EQZ" data-ref-filename="llvm..Mips..BC2EQZ">BC2EQZ</a>:</td></tr>
<tr><th id="340">340</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC2NEZ" title='llvm::Mips::BC2NEZ' data-ref="llvm::Mips::BC2NEZ" data-ref-filename="llvm..Mips..BC2NEZ">BC2NEZ</a>:</td></tr>
<tr><th id="341">341</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQC" title='llvm::Mips::BEQC' data-ref="llvm::Mips::BEQC" data-ref-filename="llvm..Mips..BEQC">BEQC</a>:   <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQC64" title='llvm::Mips::BEQC64' data-ref="llvm::Mips::BEQC64" data-ref-filename="llvm..Mips..BEQC64">BEQC64</a>:</td></tr>
<tr><th id="342">342</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEC" title='llvm::Mips::BNEC' data-ref="llvm::Mips::BNEC" data-ref-filename="llvm..Mips..BNEC">BNEC</a>:   <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEC64" title='llvm::Mips::BNEC64' data-ref="llvm::Mips::BNEC64" data-ref-filename="llvm..Mips..BNEC64">BNEC64</a>:</td></tr>
<tr><th id="343">343</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEC" title='llvm::Mips::BGEC' data-ref="llvm::Mips::BGEC" data-ref-filename="llvm..Mips..BGEC">BGEC</a>:   <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEC64" title='llvm::Mips::BGEC64' data-ref="llvm::Mips::BGEC64" data-ref-filename="llvm..Mips..BGEC64">BGEC64</a>:</td></tr>
<tr><th id="344">344</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEUC" title='llvm::Mips::BGEUC' data-ref="llvm::Mips::BGEUC" data-ref-filename="llvm..Mips..BGEUC">BGEUC</a>:  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEUC64" title='llvm::Mips::BGEUC64' data-ref="llvm::Mips::BGEUC64" data-ref-filename="llvm..Mips..BGEUC64">BGEUC64</a>:</td></tr>
<tr><th id="345">345</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZC" title='llvm::Mips::BGEZC' data-ref="llvm::Mips::BGEZC" data-ref-filename="llvm..Mips..BGEZC">BGEZC</a>:  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZC64" title='llvm::Mips::BGEZC64' data-ref="llvm::Mips::BGEZC64" data-ref-filename="llvm..Mips..BGEZC64">BGEZC64</a>:</td></tr>
<tr><th id="346">346</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZC" title='llvm::Mips::BGTZC' data-ref="llvm::Mips::BGTZC" data-ref-filename="llvm..Mips..BGTZC">BGTZC</a>:  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZC64" title='llvm::Mips::BGTZC64' data-ref="llvm::Mips::BGTZC64" data-ref-filename="llvm..Mips..BGTZC64">BGTZC64</a>:</td></tr>
<tr><th id="347">347</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZC" title='llvm::Mips::BLEZC' data-ref="llvm::Mips::BLEZC" data-ref-filename="llvm..Mips..BLEZC">BLEZC</a>:  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZC64" title='llvm::Mips::BLEZC64' data-ref="llvm::Mips::BLEZC64" data-ref-filename="llvm..Mips..BLEZC64">BLEZC64</a>:</td></tr>
<tr><th id="348">348</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTC" title='llvm::Mips::BLTC' data-ref="llvm::Mips::BLTC" data-ref-filename="llvm..Mips..BLTC">BLTC</a>:   <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTC64" title='llvm::Mips::BLTC64' data-ref="llvm::Mips::BLTC64" data-ref-filename="llvm..Mips..BLTC64">BLTC64</a>:</td></tr>
<tr><th id="349">349</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTUC" title='llvm::Mips::BLTUC' data-ref="llvm::Mips::BLTUC" data-ref-filename="llvm..Mips..BLTUC">BLTUC</a>:  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTUC64" title='llvm::Mips::BLTUC64' data-ref="llvm::Mips::BLTUC64" data-ref-filename="llvm..Mips..BLTUC64">BLTUC64</a>:</td></tr>
<tr><th id="350">350</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZC" title='llvm::Mips::BLTZC' data-ref="llvm::Mips::BLTZC" data-ref-filename="llvm..Mips..BLTZC">BLTZC</a>:  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZC64" title='llvm::Mips::BLTZC64' data-ref="llvm::Mips::BLTZC64" data-ref-filename="llvm..Mips..BLTZC64">BLTZC64</a>:</td></tr>
<tr><th id="351">351</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNVC" title='llvm::Mips::BNVC' data-ref="llvm::Mips::BNVC" data-ref-filename="llvm..Mips..BNVC">BNVC</a>:</td></tr>
<tr><th id="352">352</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BOVC" title='llvm::Mips::BOVC' data-ref="llvm::Mips::BOVC" data-ref-filename="llvm..Mips..BOVC">BOVC</a>:</td></tr>
<tr><th id="353">353</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZALC" title='llvm::Mips::BGEZALC' data-ref="llvm::Mips::BGEZALC" data-ref-filename="llvm..Mips..BGEZALC">BGEZALC</a>:</td></tr>
<tr><th id="354">354</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQZALC" title='llvm::Mips::BEQZALC' data-ref="llvm::Mips::BEQZALC" data-ref-filename="llvm..Mips..BEQZALC">BEQZALC</a>:</td></tr>
<tr><th id="355">355</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZALC" title='llvm::Mips::BGTZALC' data-ref="llvm::Mips::BGTZALC" data-ref-filename="llvm..Mips..BGTZALC">BGTZALC</a>:</td></tr>
<tr><th id="356">356</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZALC" title='llvm::Mips::BLEZALC' data-ref="llvm::Mips::BLEZALC" data-ref-filename="llvm..Mips..BLEZALC">BLEZALC</a>:</td></tr>
<tr><th id="357">357</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZALC" title='llvm::Mips::BLTZALC' data-ref="llvm::Mips::BLTZALC" data-ref-filename="llvm..Mips..BLTZALC">BLTZALC</a>:</td></tr>
<tr><th id="358">358</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEZALC" title='llvm::Mips::BNEZALC' data-ref="llvm::Mips::BNEZALC" data-ref-filename="llvm..Mips..BNEZALC">BNEZALC</a>:</td></tr>
<tr><th id="359">359</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>18</var>&gt;(<a class="local col9 ref" href="#59BrOffset" title='BrOffset' data-ref="59BrOffset" data-ref-filename="59BrOffset">BrOffset</a>);</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQZC" title='llvm::Mips::BEQZC' data-ref="llvm::Mips::BEQZC" data-ref-filename="llvm..Mips..BEQZC">BEQZC</a>:  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQZC64" title='llvm::Mips::BEQZC64' data-ref="llvm::Mips::BEQZC64" data-ref-filename="llvm..Mips..BEQZC64">BEQZC64</a>:</td></tr>
<tr><th id="362">362</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEZC" title='llvm::Mips::BNEZC' data-ref="llvm::Mips::BNEZC" data-ref-filename="llvm..Mips..BNEZC">BNEZC</a>:  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEZC64" title='llvm::Mips::BNEZC64' data-ref="llvm::Mips::BNEZC64" data-ref-filename="llvm..Mips..BNEZC64">BNEZC64</a>:</td></tr>
<tr><th id="363">363</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>23</var>&gt;(<a class="local col9 ref" href="#59BrOffset" title='BrOffset' data-ref="59BrOffset" data-ref-filename="59BrOffset">BrOffset</a>);</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>  <i>// microMIPSR6 branches</i></td></tr>
<tr><th id="366">366</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC16_MMR6" title='llvm::Mips::BC16_MMR6' data-ref="llvm::Mips::BC16_MMR6" data-ref-filename="llvm..Mips..BC16_MMR6">BC16_MMR6</a>:</td></tr>
<tr><th id="367">367</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>11</var>&gt;(<a class="local col9 ref" href="#59BrOffset" title='BrOffset' data-ref="59BrOffset" data-ref-filename="59BrOffset">BrOffset</a>);</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQZC16_MMR6" title='llvm::Mips::BEQZC16_MMR6' data-ref="llvm::Mips::BEQZC16_MMR6" data-ref-filename="llvm..Mips..BEQZC16_MMR6">BEQZC16_MMR6</a>:</td></tr>
<tr><th id="370">370</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEZC16_MMR6" title='llvm::Mips::BNEZC16_MMR6' data-ref="llvm::Mips::BNEZC16_MMR6" data-ref-filename="llvm..Mips..BNEZC16_MMR6">BNEZC16_MMR6</a>:</td></tr>
<tr><th id="371">371</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>8</var>&gt;(<a class="local col9 ref" href="#59BrOffset" title='BrOffset' data-ref="59BrOffset" data-ref-filename="59BrOffset">BrOffset</a>);</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BALC_MMR6" title='llvm::Mips::BALC_MMR6' data-ref="llvm::Mips::BALC_MMR6" data-ref-filename="llvm..Mips..BALC_MMR6">BALC_MMR6</a>:</td></tr>
<tr><th id="374">374</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC_MMR6" title='llvm::Mips::BC_MMR6' data-ref="llvm::Mips::BC_MMR6" data-ref-filename="llvm..Mips..BC_MMR6">BC_MMR6</a>:</td></tr>
<tr><th id="375">375</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>27</var>&gt;(<a class="local col9 ref" href="#59BrOffset" title='BrOffset' data-ref="59BrOffset" data-ref-filename="59BrOffset">BrOffset</a>);</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1EQZC_MMR6" title='llvm::Mips::BC1EQZC_MMR6' data-ref="llvm::Mips::BC1EQZC_MMR6" data-ref-filename="llvm..Mips..BC1EQZC_MMR6">BC1EQZC_MMR6</a>:</td></tr>
<tr><th id="378">378</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1NEZC_MMR6" title='llvm::Mips::BC1NEZC_MMR6' data-ref="llvm::Mips::BC1NEZC_MMR6" data-ref-filename="llvm..Mips..BC1NEZC_MMR6">BC1NEZC_MMR6</a>:</td></tr>
<tr><th id="379">379</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC2EQZC_MMR6" title='llvm::Mips::BC2EQZC_MMR6' data-ref="llvm::Mips::BC2EQZC_MMR6" data-ref-filename="llvm..Mips..BC2EQZC_MMR6">BC2EQZC_MMR6</a>:</td></tr>
<tr><th id="380">380</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC2NEZC_MMR6" title='llvm::Mips::BC2NEZC_MMR6' data-ref="llvm::Mips::BC2NEZC_MMR6" data-ref-filename="llvm..Mips..BC2NEZC_MMR6">BC2NEZC_MMR6</a>:</td></tr>
<tr><th id="381">381</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZALC_MMR6" title='llvm::Mips::BGEZALC_MMR6' data-ref="llvm::Mips::BGEZALC_MMR6" data-ref-filename="llvm..Mips..BGEZALC_MMR6">BGEZALC_MMR6</a>:</td></tr>
<tr><th id="382">382</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQZALC_MMR6" title='llvm::Mips::BEQZALC_MMR6' data-ref="llvm::Mips::BEQZALC_MMR6" data-ref-filename="llvm..Mips..BEQZALC_MMR6">BEQZALC_MMR6</a>:</td></tr>
<tr><th id="383">383</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZALC_MMR6" title='llvm::Mips::BGTZALC_MMR6' data-ref="llvm::Mips::BGTZALC_MMR6" data-ref-filename="llvm..Mips..BGTZALC_MMR6">BGTZALC_MMR6</a>:</td></tr>
<tr><th id="384">384</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZALC_MMR6" title='llvm::Mips::BLEZALC_MMR6' data-ref="llvm::Mips::BLEZALC_MMR6" data-ref-filename="llvm..Mips..BLEZALC_MMR6">BLEZALC_MMR6</a>:</td></tr>
<tr><th id="385">385</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZALC_MMR6" title='llvm::Mips::BLTZALC_MMR6' data-ref="llvm::Mips::BLTZALC_MMR6" data-ref-filename="llvm..Mips..BLTZALC_MMR6">BLTZALC_MMR6</a>:</td></tr>
<tr><th id="386">386</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEZALC_MMR6" title='llvm::Mips::BNEZALC_MMR6' data-ref="llvm::Mips::BNEZALC_MMR6" data-ref-filename="llvm..Mips..BNEZALC_MMR6">BNEZALC_MMR6</a>:</td></tr>
<tr><th id="387">387</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNVC_MMR6" title='llvm::Mips::BNVC_MMR6' data-ref="llvm::Mips::BNVC_MMR6" data-ref-filename="llvm..Mips..BNVC_MMR6">BNVC_MMR6</a>:</td></tr>
<tr><th id="388">388</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BOVC_MMR6" title='llvm::Mips::BOVC_MMR6' data-ref="llvm::Mips::BOVC_MMR6" data-ref-filename="llvm..Mips..BOVC_MMR6">BOVC_MMR6</a>:</td></tr>
<tr><th id="389">389</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>17</var>&gt;(<a class="local col9 ref" href="#59BrOffset" title='BrOffset' data-ref="59BrOffset" data-ref-filename="59BrOffset">BrOffset</a>);</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQC_MMR6" title='llvm::Mips::BEQC_MMR6' data-ref="llvm::Mips::BEQC_MMR6" data-ref-filename="llvm..Mips..BEQC_MMR6">BEQC_MMR6</a>:</td></tr>
<tr><th id="392">392</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEC_MMR6" title='llvm::Mips::BNEC_MMR6' data-ref="llvm::Mips::BNEC_MMR6" data-ref-filename="llvm..Mips..BNEC_MMR6">BNEC_MMR6</a>:</td></tr>
<tr><th id="393">393</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEC_MMR6" title='llvm::Mips::BGEC_MMR6' data-ref="llvm::Mips::BGEC_MMR6" data-ref-filename="llvm..Mips..BGEC_MMR6">BGEC_MMR6</a>:</td></tr>
<tr><th id="394">394</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEUC_MMR6" title='llvm::Mips::BGEUC_MMR6' data-ref="llvm::Mips::BGEUC_MMR6" data-ref-filename="llvm..Mips..BGEUC_MMR6">BGEUC_MMR6</a>:</td></tr>
<tr><th id="395">395</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZC_MMR6" title='llvm::Mips::BGEZC_MMR6' data-ref="llvm::Mips::BGEZC_MMR6" data-ref-filename="llvm..Mips..BGEZC_MMR6">BGEZC_MMR6</a>:</td></tr>
<tr><th id="396">396</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZC_MMR6" title='llvm::Mips::BGTZC_MMR6' data-ref="llvm::Mips::BGTZC_MMR6" data-ref-filename="llvm..Mips..BGTZC_MMR6">BGTZC_MMR6</a>:</td></tr>
<tr><th id="397">397</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZC_MMR6" title='llvm::Mips::BLEZC_MMR6' data-ref="llvm::Mips::BLEZC_MMR6" data-ref-filename="llvm..Mips..BLEZC_MMR6">BLEZC_MMR6</a>:</td></tr>
<tr><th id="398">398</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTC_MMR6" title='llvm::Mips::BLTC_MMR6' data-ref="llvm::Mips::BLTC_MMR6" data-ref-filename="llvm..Mips..BLTC_MMR6">BLTC_MMR6</a>:</td></tr>
<tr><th id="399">399</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTUC_MMR6" title='llvm::Mips::BLTUC_MMR6' data-ref="llvm::Mips::BLTUC_MMR6" data-ref-filename="llvm..Mips..BLTUC_MMR6">BLTUC_MMR6</a>:</td></tr>
<tr><th id="400">400</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZC_MMR6" title='llvm::Mips::BLTZC_MMR6' data-ref="llvm::Mips::BLTZC_MMR6" data-ref-filename="llvm..Mips..BLTZC_MMR6">BLTZC_MMR6</a>:</td></tr>
<tr><th id="401">401</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>18</var>&gt;(<a class="local col9 ref" href="#59BrOffset" title='BrOffset' data-ref="59BrOffset" data-ref-filename="59BrOffset">BrOffset</a>);</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQZC_MMR6" title='llvm::Mips::BEQZC_MMR6' data-ref="llvm::Mips::BEQZC_MMR6" data-ref-filename="llvm..Mips..BEQZC_MMR6">BEQZC_MMR6</a>:</td></tr>
<tr><th id="404">404</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEZC_MMR6" title='llvm::Mips::BNEZC_MMR6' data-ref="llvm::Mips::BNEZC_MMR6" data-ref-filename="llvm..Mips..BNEZC_MMR6">BNEZC_MMR6</a>:</td></tr>
<tr><th id="405">405</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>23</var>&gt;(<a class="local col9 ref" href="#59BrOffset" title='BrOffset' data-ref="59BrOffset" data-ref-filename="59BrOffset">BrOffset</a>);</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>  <i>// DSP branches.</i></td></tr>
<tr><th id="408">408</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BPOSGE32" title='llvm::Mips::BPOSGE32' data-ref="llvm::Mips::BPOSGE32" data-ref-filename="llvm..Mips..BPOSGE32">BPOSGE32</a>:</td></tr>
<tr><th id="409">409</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>18</var>&gt;(<a class="local col9 ref" href="#59BrOffset" title='BrOffset' data-ref="59BrOffset" data-ref-filename="59BrOffset">BrOffset</a>);</td></tr>
<tr><th id="410">410</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BPOSGE32_MM" title='llvm::Mips::BPOSGE32_MM' data-ref="llvm::Mips::BPOSGE32_MM" data-ref-filename="llvm..Mips..BPOSGE32_MM">BPOSGE32_MM</a>:</td></tr>
<tr><th id="411">411</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BPOSGE32C_MMR3" title='llvm::Mips::BPOSGE32C_MMR3' data-ref="llvm::Mips::BPOSGE32C_MMR3" data-ref-filename="llvm..Mips..BPOSGE32C_MMR3">BPOSGE32C_MMR3</a>:</td></tr>
<tr><th id="412">412</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>17</var>&gt;(<a class="local col9 ref" href="#59BrOffset" title='BrOffset' data-ref="59BrOffset" data-ref-filename="59BrOffset">BrOffset</a>);</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>  <i>// cnMIPS branches.</i></td></tr>
<tr><th id="415">415</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BBIT0" title='llvm::Mips::BBIT0' data-ref="llvm::Mips::BBIT0" data-ref-filename="llvm..Mips..BBIT0">BBIT0</a>:</td></tr>
<tr><th id="416">416</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BBIT032" title='llvm::Mips::BBIT032' data-ref="llvm::Mips::BBIT032" data-ref-filename="llvm..Mips..BBIT032">BBIT032</a>:</td></tr>
<tr><th id="417">417</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BBIT1" title='llvm::Mips::BBIT1' data-ref="llvm::Mips::BBIT1" data-ref-filename="llvm..Mips..BBIT1">BBIT1</a>:</td></tr>
<tr><th id="418">418</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BBIT132" title='llvm::Mips::BBIT132' data-ref="llvm::Mips::BBIT132" data-ref-filename="llvm..Mips..BBIT132">BBIT132</a>:</td></tr>
<tr><th id="419">419</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>18</var>&gt;(<a class="local col9 ref" href="#59BrOffset" title='BrOffset' data-ref="59BrOffset" data-ref-filename="59BrOffset">BrOffset</a>);</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>  <i>// MSA branches.</i></td></tr>
<tr><th id="422">422</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BZ_B" title='llvm::Mips::BZ_B' data-ref="llvm::Mips::BZ_B" data-ref-filename="llvm..Mips..BZ_B">BZ_B</a>:</td></tr>
<tr><th id="423">423</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BZ_H" title='llvm::Mips::BZ_H' data-ref="llvm::Mips::BZ_H" data-ref-filename="llvm..Mips..BZ_H">BZ_H</a>:</td></tr>
<tr><th id="424">424</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BZ_W" title='llvm::Mips::BZ_W' data-ref="llvm::Mips::BZ_W" data-ref-filename="llvm..Mips..BZ_W">BZ_W</a>:</td></tr>
<tr><th id="425">425</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BZ_D" title='llvm::Mips::BZ_D' data-ref="llvm::Mips::BZ_D" data-ref-filename="llvm..Mips..BZ_D">BZ_D</a>:</td></tr>
<tr><th id="426">426</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BZ_V" title='llvm::Mips::BZ_V' data-ref="llvm::Mips::BZ_V" data-ref-filename="llvm..Mips..BZ_V">BZ_V</a>:</td></tr>
<tr><th id="427">427</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNZ_B" title='llvm::Mips::BNZ_B' data-ref="llvm::Mips::BNZ_B" data-ref-filename="llvm..Mips..BNZ_B">BNZ_B</a>:</td></tr>
<tr><th id="428">428</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNZ_H" title='llvm::Mips::BNZ_H' data-ref="llvm::Mips::BNZ_H" data-ref-filename="llvm..Mips..BNZ_H">BNZ_H</a>:</td></tr>
<tr><th id="429">429</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNZ_W" title='llvm::Mips::BNZ_W' data-ref="llvm::Mips::BNZ_W" data-ref-filename="llvm..Mips..BNZ_W">BNZ_W</a>:</td></tr>
<tr><th id="430">430</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNZ_D" title='llvm::Mips::BNZ_D' data-ref="llvm::Mips::BNZ_D" data-ref-filename="llvm..Mips..BNZ_D">BNZ_D</a>:</td></tr>
<tr><th id="431">431</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNZ_V" title='llvm::Mips::BNZ_V' data-ref="llvm::Mips::BNZ_V" data-ref-filename="llvm..Mips..BNZ_V">BNZ_V</a>:</td></tr>
<tr><th id="432">432</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>18</var>&gt;(<a class="local col9 ref" href="#59BrOffset" title='BrOffset' data-ref="59BrOffset" data-ref-filename="59BrOffset">BrOffset</a>);</td></tr>
<tr><th id="433">433</th><td>  }</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown branch instruction!"</q>);</td></tr>
<tr><th id="436">436</th><td>}</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td><i class="doc">/// Return the corresponding compact (no delay slot) form of a branch.</i></td></tr>
<tr><th id="439">439</th><td><em>unsigned</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13MipsInstrInfo24getEquivalentCompactFormENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsInstrInfo::getEquivalentCompactForm' data-ref="_ZNK4llvm13MipsInstrInfo24getEquivalentCompactFormENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm13MipsInstrInfo24getEquivalentCompactFormENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">getEquivalentCompactForm</dfn>(</td></tr>
<tr><th id="440">440</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="60I" title='I' data-type='const MachineBasicBlock::iterator' data-ref="60I" data-ref-filename="60I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="441">441</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="61Opcode" title='Opcode' data-type='unsigned int' data-ref="61Opcode" data-ref-filename="61Opcode">Opcode</dfn> = <a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="442">442</th><td>  <em>bool</em> <dfn class="local col2 decl" id="62canUseShortMicroMipsCTI" title='canUseShortMicroMipsCTI' data-type='bool' data-ref="62canUseShortMicroMipsCTI" data-ref-filename="62canUseShortMicroMipsCTI">canUseShortMicroMipsCTI</dfn> = <b>false</b>;</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>  <b>if</b> (<a class="member field" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget" data-ref-filename="llvm..MipsInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv" title='llvm::MipsSubtarget::inMicroMipsMode' data-ref="_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv" data-ref-filename="_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv">inMicroMipsMode</a>()) {</td></tr>
<tr><th id="445">445</th><td>    <b>switch</b> (<a class="local col1 ref" href="#61Opcode" title='Opcode' data-ref="61Opcode" data-ref-filename="61Opcode">Opcode</a>) {</td></tr>
<tr><th id="446">446</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNE" title='llvm::Mips::BNE' data-ref="llvm::Mips::BNE" data-ref-filename="llvm..Mips..BNE">BNE</a>:</td></tr>
<tr><th id="447">447</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNE_MM" title='llvm::Mips::BNE_MM' data-ref="llvm::Mips::BNE_MM" data-ref-filename="llvm..Mips..BNE_MM">BNE_MM</a>:</td></tr>
<tr><th id="448">448</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQ" title='llvm::Mips::BEQ' data-ref="llvm::Mips::BEQ" data-ref-filename="llvm..Mips..BEQ">BEQ</a>:</td></tr>
<tr><th id="449">449</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQ_MM" title='llvm::Mips::BEQ_MM' data-ref="llvm::Mips::BEQ_MM" data-ref-filename="llvm..Mips..BEQ_MM">BEQ_MM</a>:</td></tr>
<tr><th id="450">450</th><td>    <i>// microMIPS has NE,EQ branches that do not have delay slots provided one</i></td></tr>
<tr><th id="451">451</th><td><i>    // of the operands is zero.</i></td></tr>
<tr><th id="452">452</th><td>      <b>if</b> (<a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEj" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEj" data-ref-filename="_ZNK4llvm8RegistereqEj">==</a> <a class="member field" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget" data-ref-filename="llvm..MipsInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6getABIEv" title='llvm::MipsSubtarget::getABI' data-ref="_ZNK4llvm13MipsSubtarget6getABIEv" data-ref-filename="_ZNK4llvm13MipsSubtarget6getABIEv">getABI</a>().<a class="ref fn" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo10GetZeroRegEv" title='llvm::MipsABIInfo::GetZeroReg' data-ref="_ZNK4llvm11MipsABIInfo10GetZeroRegEv" data-ref-filename="_ZNK4llvm11MipsABIInfo10GetZeroRegEv">GetZeroReg</a>())</td></tr>
<tr><th id="453">453</th><td>        <a class="local col2 ref" href="#62canUseShortMicroMipsCTI" title='canUseShortMicroMipsCTI' data-ref="62canUseShortMicroMipsCTI" data-ref-filename="62canUseShortMicroMipsCTI">canUseShortMicroMipsCTI</a> = <b>true</b>;</td></tr>
<tr><th id="454">454</th><td>      <b>break</b>;</td></tr>
<tr><th id="455">455</th><td>    <i>// For microMIPS the PseudoReturn and PseudoIndirectBranch are always</i></td></tr>
<tr><th id="456">456</th><td><i>    // expanded to JR_MM, so they can be replaced with JRC16_MM.</i></td></tr>
<tr><th id="457">457</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::JR" title='llvm::Mips::JR' data-ref="llvm::Mips::JR" data-ref-filename="llvm..Mips..JR">JR</a>:</td></tr>
<tr><th id="458">458</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::PseudoReturn" title='llvm::Mips::PseudoReturn' data-ref="llvm::Mips::PseudoReturn" data-ref-filename="llvm..Mips..PseudoReturn">PseudoReturn</a>:</td></tr>
<tr><th id="459">459</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::PseudoIndirectBranch" title='llvm::Mips::PseudoIndirectBranch' data-ref="llvm::Mips::PseudoIndirectBranch" data-ref-filename="llvm..Mips..PseudoIndirectBranch">PseudoIndirectBranch</a>:</td></tr>
<tr><th id="460">460</th><td>      <a class="local col2 ref" href="#62canUseShortMicroMipsCTI" title='canUseShortMicroMipsCTI' data-ref="62canUseShortMicroMipsCTI" data-ref-filename="62canUseShortMicroMipsCTI">canUseShortMicroMipsCTI</a> = <b>true</b>;</td></tr>
<tr><th id="461">461</th><td>      <b>break</b>;</td></tr>
<tr><th id="462">462</th><td>    }</td></tr>
<tr><th id="463">463</th><td>  }</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>  <i>// MIPSR6 forbids both operands being the zero register.</i></td></tr>
<tr><th id="466">466</th><td>  <b>if</b> (<a class="member field" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget" data-ref-filename="llvm..MipsInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget11hasMips32r6Ev" title='llvm::MipsSubtarget::hasMips32r6' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r6Ev" data-ref-filename="_ZNK4llvm13MipsSubtarget11hasMips32r6Ev">hasMips32r6</a>() &amp;&amp; (<a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &gt; <var>1</var>) &amp;&amp;</td></tr>
<tr><th id="467">467</th><td>      (<a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="468">468</th><td>       (<a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a> ||</td></tr>
<tr><th id="469">469</th><td>        <a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO_64" title='llvm::Mips::ZERO_64' data-ref="llvm::Mips::ZERO_64" data-ref-filename="llvm..Mips..ZERO_64">ZERO_64</a>)) &amp;&amp;</td></tr>
<tr><th id="470">470</th><td>      (<a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="471">471</th><td>       (<a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a> ||</td></tr>
<tr><th id="472">472</th><td>        <a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO_64" title='llvm::Mips::ZERO_64' data-ref="llvm::Mips::ZERO_64" data-ref-filename="llvm..Mips..ZERO_64">ZERO_64</a>)))</td></tr>
<tr><th id="473">473</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>  <b>if</b> (<a class="member field" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget" data-ref-filename="llvm..MipsInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget11hasMips32r6Ev" title='llvm::MipsSubtarget::hasMips32r6' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r6Ev" data-ref-filename="_ZNK4llvm13MipsSubtarget11hasMips32r6Ev">hasMips32r6</a>() || <a class="local col2 ref" href="#62canUseShortMicroMipsCTI" title='canUseShortMicroMipsCTI' data-ref="62canUseShortMicroMipsCTI" data-ref-filename="62canUseShortMicroMipsCTI">canUseShortMicroMipsCTI</a>) {</td></tr>
<tr><th id="476">476</th><td>    <b>switch</b> (<a class="local col1 ref" href="#61Opcode" title='Opcode' data-ref="61Opcode" data-ref-filename="61Opcode">Opcode</a>) {</td></tr>
<tr><th id="477">477</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::B" title='llvm::Mips::B' data-ref="llvm::Mips::B" data-ref-filename="llvm..Mips..B">B</a>:</td></tr>
<tr><th id="478">478</th><td>      <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC" title='llvm::Mips::BC' data-ref="llvm::Mips::BC" data-ref-filename="llvm..Mips..BC">BC</a>;</td></tr>
<tr><th id="479">479</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BAL" title='llvm::Mips::BAL' data-ref="llvm::Mips::BAL" data-ref-filename="llvm..Mips..BAL">BAL</a>:</td></tr>
<tr><th id="480">480</th><td>      <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BALC" title='llvm::Mips::BALC' data-ref="llvm::Mips::BALC" data-ref-filename="llvm..Mips..BALC">BALC</a>;</td></tr>
<tr><th id="481">481</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQ" title='llvm::Mips::BEQ' data-ref="llvm::Mips::BEQ" data-ref-filename="llvm..Mips..BEQ">BEQ</a>:</td></tr>
<tr><th id="482">482</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQ_MM" title='llvm::Mips::BEQ_MM' data-ref="llvm::Mips::BEQ_MM" data-ref-filename="llvm..Mips..BEQ_MM">BEQ_MM</a>:</td></tr>
<tr><th id="483">483</th><td>      <b>if</b> (<a class="local col2 ref" href="#62canUseShortMicroMipsCTI" title='canUseShortMicroMipsCTI' data-ref="62canUseShortMicroMipsCTI" data-ref-filename="62canUseShortMicroMipsCTI">canUseShortMicroMipsCTI</a>)</td></tr>
<tr><th id="484">484</th><td>        <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQZC_MM" title='llvm::Mips::BEQZC_MM' data-ref="llvm::Mips::BEQZC_MM" data-ref-filename="llvm..Mips..BEQZC_MM">BEQZC_MM</a>;</td></tr>
<tr><th id="485">485</th><td>      <b>else</b> <b>if</b> (<a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="486">486</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="487">487</th><td>      <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQC" title='llvm::Mips::BEQC' data-ref="llvm::Mips::BEQC" data-ref-filename="llvm..Mips..BEQC">BEQC</a>;</td></tr>
<tr><th id="488">488</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNE" title='llvm::Mips::BNE' data-ref="llvm::Mips::BNE" data-ref-filename="llvm..Mips..BNE">BNE</a>:</td></tr>
<tr><th id="489">489</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNE_MM" title='llvm::Mips::BNE_MM' data-ref="llvm::Mips::BNE_MM" data-ref-filename="llvm..Mips..BNE_MM">BNE_MM</a>:</td></tr>
<tr><th id="490">490</th><td>      <b>if</b> (<a class="local col2 ref" href="#62canUseShortMicroMipsCTI" title='canUseShortMicroMipsCTI' data-ref="62canUseShortMicroMipsCTI" data-ref-filename="62canUseShortMicroMipsCTI">canUseShortMicroMipsCTI</a>)</td></tr>
<tr><th id="491">491</th><td>        <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEZC_MM" title='llvm::Mips::BNEZC_MM' data-ref="llvm::Mips::BNEZC_MM" data-ref-filename="llvm..Mips..BNEZC_MM">BNEZC_MM</a>;</td></tr>
<tr><th id="492">492</th><td>      <b>else</b> <b>if</b> (<a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="493">493</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="494">494</th><td>      <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEC" title='llvm::Mips::BNEC' data-ref="llvm::Mips::BNEC" data-ref-filename="llvm..Mips..BNEC">BNEC</a>;</td></tr>
<tr><th id="495">495</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGE" title='llvm::Mips::BGE' data-ref="llvm::Mips::BGE" data-ref-filename="llvm..Mips..BGE">BGE</a>:</td></tr>
<tr><th id="496">496</th><td>      <b>if</b> (<a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="497">497</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="498">498</th><td>      <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEC" title='llvm::Mips::BGEC' data-ref="llvm::Mips::BGEC" data-ref-filename="llvm..Mips..BGEC">BGEC</a>;</td></tr>
<tr><th id="499">499</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEU" title='llvm::Mips::BGEU' data-ref="llvm::Mips::BGEU" data-ref-filename="llvm..Mips..BGEU">BGEU</a>:</td></tr>
<tr><th id="500">500</th><td>      <b>if</b> (<a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="501">501</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="502">502</th><td>      <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEUC" title='llvm::Mips::BGEUC' data-ref="llvm::Mips::BGEUC" data-ref-filename="llvm..Mips..BGEUC">BGEUC</a>;</td></tr>
<tr><th id="503">503</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZ" title='llvm::Mips::BGEZ' data-ref="llvm::Mips::BGEZ" data-ref-filename="llvm..Mips..BGEZ">BGEZ</a>:</td></tr>
<tr><th id="504">504</th><td>      <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZC" title='llvm::Mips::BGEZC' data-ref="llvm::Mips::BGEZC" data-ref-filename="llvm..Mips..BGEZC">BGEZC</a>;</td></tr>
<tr><th id="505">505</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZ" title='llvm::Mips::BGTZ' data-ref="llvm::Mips::BGTZ" data-ref-filename="llvm..Mips..BGTZ">BGTZ</a>:</td></tr>
<tr><th id="506">506</th><td>      <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZC" title='llvm::Mips::BGTZC' data-ref="llvm::Mips::BGTZC" data-ref-filename="llvm..Mips..BGTZC">BGTZC</a>;</td></tr>
<tr><th id="507">507</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZ" title='llvm::Mips::BLEZ' data-ref="llvm::Mips::BLEZ" data-ref-filename="llvm..Mips..BLEZ">BLEZ</a>:</td></tr>
<tr><th id="508">508</th><td>      <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZC" title='llvm::Mips::BLEZC' data-ref="llvm::Mips::BLEZC" data-ref-filename="llvm..Mips..BLEZC">BLEZC</a>;</td></tr>
<tr><th id="509">509</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLT" title='llvm::Mips::BLT' data-ref="llvm::Mips::BLT" data-ref-filename="llvm..Mips..BLT">BLT</a>:</td></tr>
<tr><th id="510">510</th><td>      <b>if</b> (<a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="511">511</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="512">512</th><td>      <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTC" title='llvm::Mips::BLTC' data-ref="llvm::Mips::BLTC" data-ref-filename="llvm..Mips..BLTC">BLTC</a>;</td></tr>
<tr><th id="513">513</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTU" title='llvm::Mips::BLTU' data-ref="llvm::Mips::BLTU" data-ref-filename="llvm..Mips..BLTU">BLTU</a>:</td></tr>
<tr><th id="514">514</th><td>      <b>if</b> (<a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="515">515</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="516">516</th><td>      <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTUC" title='llvm::Mips::BLTUC' data-ref="llvm::Mips::BLTUC" data-ref-filename="llvm..Mips..BLTUC">BLTUC</a>;</td></tr>
<tr><th id="517">517</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZ" title='llvm::Mips::BLTZ' data-ref="llvm::Mips::BLTZ" data-ref-filename="llvm..Mips..BLTZ">BLTZ</a>:</td></tr>
<tr><th id="518">518</th><td>      <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZC" title='llvm::Mips::BLTZC' data-ref="llvm::Mips::BLTZC" data-ref-filename="llvm..Mips..BLTZC">BLTZC</a>;</td></tr>
<tr><th id="519">519</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQ64" title='llvm::Mips::BEQ64' data-ref="llvm::Mips::BEQ64" data-ref-filename="llvm..Mips..BEQ64">BEQ64</a>:</td></tr>
<tr><th id="520">520</th><td>      <b>if</b> (<a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="521">521</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="522">522</th><td>      <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQC64" title='llvm::Mips::BEQC64' data-ref="llvm::Mips::BEQC64" data-ref-filename="llvm..Mips..BEQC64">BEQC64</a>;</td></tr>
<tr><th id="523">523</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNE64" title='llvm::Mips::BNE64' data-ref="llvm::Mips::BNE64" data-ref-filename="llvm..Mips..BNE64">BNE64</a>:</td></tr>
<tr><th id="524">524</th><td>      <b>if</b> (<a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col0 ref" href="#60I" title='I' data-ref="60I" data-ref-filename="60I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="525">525</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="526">526</th><td>      <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEC64" title='llvm::Mips::BNEC64' data-ref="llvm::Mips::BNEC64" data-ref-filename="llvm..Mips..BNEC64">BNEC64</a>;</td></tr>
<tr><th id="527">527</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZ64" title='llvm::Mips::BGTZ64' data-ref="llvm::Mips::BGTZ64" data-ref-filename="llvm..Mips..BGTZ64">BGTZ64</a>:</td></tr>
<tr><th id="528">528</th><td>      <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZC64" title='llvm::Mips::BGTZC64' data-ref="llvm::Mips::BGTZC64" data-ref-filename="llvm..Mips..BGTZC64">BGTZC64</a>;</td></tr>
<tr><th id="529">529</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZ64" title='llvm::Mips::BGEZ64' data-ref="llvm::Mips::BGEZ64" data-ref-filename="llvm..Mips..BGEZ64">BGEZ64</a>:</td></tr>
<tr><th id="530">530</th><td>      <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZC64" title='llvm::Mips::BGEZC64' data-ref="llvm::Mips::BGEZC64" data-ref-filename="llvm..Mips..BGEZC64">BGEZC64</a>;</td></tr>
<tr><th id="531">531</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZ64" title='llvm::Mips::BLTZ64' data-ref="llvm::Mips::BLTZ64" data-ref-filename="llvm..Mips..BLTZ64">BLTZ64</a>:</td></tr>
<tr><th id="532">532</th><td>      <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZC64" title='llvm::Mips::BLTZC64' data-ref="llvm::Mips::BLTZC64" data-ref-filename="llvm..Mips..BLTZC64">BLTZC64</a>;</td></tr>
<tr><th id="533">533</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZ64" title='llvm::Mips::BLEZ64' data-ref="llvm::Mips::BLEZ64" data-ref-filename="llvm..Mips..BLEZ64">BLEZ64</a>:</td></tr>
<tr><th id="534">534</th><td>      <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZC64" title='llvm::Mips::BLEZC64' data-ref="llvm::Mips::BLEZC64" data-ref-filename="llvm..Mips..BLEZC64">BLEZC64</a>;</td></tr>
<tr><th id="535">535</th><td>    <i>// For MIPSR6, the instruction 'jic' can be used for these cases. Some</i></td></tr>
<tr><th id="536">536</th><td><i>    // tools will accept 'jrc reg' as an alias for 'jic 0, $reg'.</i></td></tr>
<tr><th id="537">537</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::JR" title='llvm::Mips::JR' data-ref="llvm::Mips::JR" data-ref-filename="llvm..Mips..JR">JR</a>:</td></tr>
<tr><th id="538">538</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::PseudoIndirectBranchR6" title='llvm::Mips::PseudoIndirectBranchR6' data-ref="llvm::Mips::PseudoIndirectBranchR6" data-ref-filename="llvm..Mips..PseudoIndirectBranchR6">PseudoIndirectBranchR6</a>:</td></tr>
<tr><th id="539">539</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::PseudoReturn" title='llvm::Mips::PseudoReturn' data-ref="llvm::Mips::PseudoReturn" data-ref-filename="llvm..Mips..PseudoReturn">PseudoReturn</a>:</td></tr>
<tr><th id="540">540</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::TAILCALLR6REG" title='llvm::Mips::TAILCALLR6REG' data-ref="llvm::Mips::TAILCALLR6REG" data-ref-filename="llvm..Mips..TAILCALLR6REG">TAILCALLR6REG</a>:</td></tr>
<tr><th id="541">541</th><td>      <b>if</b> (<a class="local col2 ref" href="#62canUseShortMicroMipsCTI" title='canUseShortMicroMipsCTI' data-ref="62canUseShortMicroMipsCTI" data-ref-filename="62canUseShortMicroMipsCTI">canUseShortMicroMipsCTI</a>)</td></tr>
<tr><th id="542">542</th><td>        <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::JRC16_MM" title='llvm::Mips::JRC16_MM' data-ref="llvm::Mips::JRC16_MM" data-ref-filename="llvm..Mips..JRC16_MM">JRC16_MM</a>;</td></tr>
<tr><th id="543">543</th><td>      <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::JIC" title='llvm::Mips::JIC' data-ref="llvm::Mips::JIC" data-ref-filename="llvm..Mips..JIC">JIC</a>;</td></tr>
<tr><th id="544">544</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::JALRPseudo" title='llvm::Mips::JALRPseudo' data-ref="llvm::Mips::JALRPseudo" data-ref-filename="llvm..Mips..JALRPseudo">JALRPseudo</a>:</td></tr>
<tr><th id="545">545</th><td>      <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::JIALC" title='llvm::Mips::JIALC' data-ref="llvm::Mips::JIALC" data-ref-filename="llvm..Mips..JIALC">JIALC</a>;</td></tr>
<tr><th id="546">546</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::JR64" title='llvm::Mips::JR64' data-ref="llvm::Mips::JR64" data-ref-filename="llvm..Mips..JR64">JR64</a>:</td></tr>
<tr><th id="547">547</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::PseudoIndirectBranch64R6" title='llvm::Mips::PseudoIndirectBranch64R6' data-ref="llvm::Mips::PseudoIndirectBranch64R6" data-ref-filename="llvm..Mips..PseudoIndirectBranch64R6">PseudoIndirectBranch64R6</a>:</td></tr>
<tr><th id="548">548</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::PseudoReturn64" title='llvm::Mips::PseudoReturn64' data-ref="llvm::Mips::PseudoReturn64" data-ref-filename="llvm..Mips..PseudoReturn64">PseudoReturn64</a>:</td></tr>
<tr><th id="549">549</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::TAILCALL64R6REG" title='llvm::Mips::TAILCALL64R6REG' data-ref="llvm::Mips::TAILCALL64R6REG" data-ref-filename="llvm..Mips..TAILCALL64R6REG">TAILCALL64R6REG</a>:</td></tr>
<tr><th id="550">550</th><td>      <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::JIC64" title='llvm::Mips::JIC64' data-ref="llvm::Mips::JIC64" data-ref-filename="llvm..Mips..JIC64">JIC64</a>;</td></tr>
<tr><th id="551">551</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::JALR64Pseudo" title='llvm::Mips::JALR64Pseudo' data-ref="llvm::Mips::JALR64Pseudo" data-ref-filename="llvm..Mips..JALR64Pseudo">JALR64Pseudo</a>:</td></tr>
<tr><th id="552">552</th><td>      <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::JIALC64" title='llvm::Mips::JIALC64' data-ref="llvm::Mips::JIALC64" data-ref-filename="llvm..Mips..JIALC64">JIALC64</a>;</td></tr>
<tr><th id="553">553</th><td>    <b>default</b>:</td></tr>
<tr><th id="554">554</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="555">555</th><td>    }</td></tr>
<tr><th id="556">556</th><td>  }</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="559">559</th><td>}</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td><i class="doc">/// Predicate for distingushing between control transfer instructions and all</i></td></tr>
<tr><th id="562">562</th><td><i class="doc">/// other instructions for handling forbidden slots. Consider inline assembly</i></td></tr>
<tr><th id="563">563</th><td><i class="doc">/// as unsafe as well.</i></td></tr>
<tr><th id="564">564</th><td><em>bool</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13MipsInstrInfo19SafeInForbiddenSlotERKNS_12MachineInstrE" title='llvm::MipsInstrInfo::SafeInForbiddenSlot' data-ref="_ZNK4llvm13MipsInstrInfo19SafeInForbiddenSlotERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13MipsInstrInfo19SafeInForbiddenSlotERKNS_12MachineInstrE">SafeInForbiddenSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="63MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="63MI" data-ref-filename="63MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="565">565</th><td>  <b>if</b> (<a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI" data-ref-filename="63MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv" data-ref-filename="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="566">566</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td>  <b>return</b> (<a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI" data-ref-filename="63MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">MipsII::</span><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::IsCTI" title='llvm::MipsII::IsCTI' data-ref="llvm::MipsII::IsCTI" data-ref-filename="llvm..MipsII..IsCTI">IsCTI</a>) == <var>0</var>;</td></tr>
<tr><th id="569">569</th><td>}</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td><i class="doc">/// Predicate for distingushing instructions that have forbidden slots.</i></td></tr>
<tr><th id="572">572</th><td><em>bool</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13MipsInstrInfo16HasForbiddenSlotERKNS_12MachineInstrE" title='llvm::MipsInstrInfo::HasForbiddenSlot' data-ref="_ZNK4llvm13MipsInstrInfo16HasForbiddenSlotERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13MipsInstrInfo16HasForbiddenSlotERKNS_12MachineInstrE">HasForbiddenSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="64MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="64MI" data-ref-filename="64MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="573">573</th><td>  <b>return</b> (<a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI" data-ref-filename="64MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">MipsII::</span><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::HasForbiddenSlot" title='llvm::MipsII::HasForbiddenSlot' data-ref="llvm::MipsII::HasForbiddenSlot" data-ref-filename="llvm..MipsII..HasForbiddenSlot">HasForbiddenSlot</a>) != <var>0</var>;</td></tr>
<tr><th id="574">574</th><td>}</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td><i class="doc">/// Return the number of bytes of code the specified instruction may be.</i></td></tr>
<tr><th id="577">577</th><td><em>unsigned</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13MipsInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::MipsInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm13MipsInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13MipsInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="65MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="65MI" data-ref-filename="65MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="578">578</th><td>  <b>switch</b> (<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="579">579</th><td>  <b>default</b>:</td></tr>
<tr><th id="580">580</th><td>    <b>return</b> <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7getSizeEv" title='llvm::MCInstrDesc::getSize' data-ref="_ZNK4llvm11MCInstrDesc7getSizeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc7getSizeEv">getSize</a>();</td></tr>
<tr><th id="581">581</th><td>  <b>case</b>  <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#30" title='llvm::TargetOpcode::INLINEASM' data-ref="llvm::TargetOpcode::INLINEASM" data-ref-filename="llvm..TargetOpcode..INLINEASM">INLINEASM</a>:</td></tr>
<tr><th id="582">582</th><td>  <b>case</b>  <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#31" title='llvm::TargetOpcode::INLINEASM_BR' data-ref="llvm::TargetOpcode::INLINEASM_BR" data-ref-filename="llvm..TargetOpcode..INLINEASM_BR">INLINEASM_BR</a>: {       <i>// Inline Asm: Variable size.</i></td></tr>
<tr><th id="583">583</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="66MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="66MF" data-ref-filename="66MF">MF</dfn> = <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="584">584</th><td>    <em>const</em> <em>char</em> *<dfn class="local col7 decl" id="67AsmStr" title='AsmStr' data-type='const char *' data-ref="67AsmStr" data-ref-filename="67AsmStr">AsmStr</dfn> = <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13getSymbolNameEv" title='llvm::MachineOperand::getSymbolName' data-ref="_ZNK4llvm14MachineOperand13getSymbolNameEv" data-ref-filename="_ZNK4llvm14MachineOperand13getSymbolNameEv">getSymbolName</a>();</td></tr>
<tr><th id="585">585</th><td>    <b>return</b> <a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE" title='llvm::TargetInstrInfo::getInlineAsmLength' data-ref="_ZNK4llvm15TargetInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE" data-ref-filename="_ZNK4llvm15TargetInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE">getInlineAsmLength</a>(<a class="local col7 ref" href="#67AsmStr" title='AsmStr' data-ref="67AsmStr" data-ref-filename="67AsmStr">AsmStr</a>, *<a class="local col6 ref" href="#66MF" title='MF' data-ref="66MF" data-ref-filename="66MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getMCAsmInfoEv" title='llvm::TargetMachine::getMCAsmInfo' data-ref="_ZNK4llvm13TargetMachine12getMCAsmInfoEv" data-ref-filename="_ZNK4llvm13TargetMachine12getMCAsmInfoEv">getMCAsmInfo</a>());</td></tr>
<tr><th id="586">586</th><td>  }</td></tr>
<tr><th id="587">587</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::CONSTPOOL_ENTRY" title='llvm::Mips::CONSTPOOL_ENTRY' data-ref="llvm::Mips::CONSTPOOL_ENTRY" data-ref-filename="llvm..Mips..CONSTPOOL_ENTRY">CONSTPOOL_ENTRY</a>:</td></tr>
<tr><th id="588">588</th><td>    <i>// If this machine instr is a constant pool entry, its size is recorded as</i></td></tr>
<tr><th id="589">589</th><td><i>    // operand #2.</i></td></tr>
<tr><th id="590">590</th><td>    <b>return</b> <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="591">591</th><td>  }</td></tr>
<tr><th id="592">592</th><td>}</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="595">595</th><td><a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13MipsInstrInfo18genInstrWithNewOpcEjNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsInstrInfo::genInstrWithNewOpc' data-ref="_ZNK4llvm13MipsInstrInfo18genInstrWithNewOpcEjNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm13MipsInstrInfo18genInstrWithNewOpcEjNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">genInstrWithNewOpc</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="68NewOpc" title='NewOpc' data-type='unsigned int' data-ref="68NewOpc" data-ref-filename="68NewOpc">NewOpc</dfn>,</td></tr>
<tr><th id="596">596</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="69I" title='I' data-type='MachineBasicBlock::iterator' data-ref="69I" data-ref-filename="69I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="597">597</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col0 decl" id="70MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="70MIB" data-ref-filename="70MIB">MIB</dfn>;</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td>  <i>// Certain branches have two forms: e.g beq $1, $zero, dest vs beqz $1, dest</i></td></tr>
<tr><th id="600">600</th><td><i>  // Pick the zero form of the branch for readable assembly and for greater</i></td></tr>
<tr><th id="601">601</th><td><i>  // branch distance in non-microMIPS mode.</i></td></tr>
<tr><th id="602">602</th><td><i>  // Additional MIPSR6 does not permit the use of register $zero for compact</i></td></tr>
<tr><th id="603">603</th><td><i>  // branches.</i></td></tr>
<tr><th id="604">604</th><td><i>  // FIXME: Certain atomic sequences on mips64 generate 32bit references to</i></td></tr>
<tr><th id="605">605</th><td><i>  // Mips::ZERO, which is incorrect. This test should be updated to use</i></td></tr>
<tr><th id="606">606</th><td><i>  // Subtarget.getABI().GetZeroReg() when those atomic sequences and others</i></td></tr>
<tr><th id="607">607</th><td><i>  // are fixed.</i></td></tr>
<tr><th id="608">608</th><td>  <em>int</em> <dfn class="local col1 decl" id="71ZeroOperandPosition" title='ZeroOperandPosition' data-type='int' data-ref="71ZeroOperandPosition" data-ref-filename="71ZeroOperandPosition">ZeroOperandPosition</dfn> = -<var>1</var>;</td></tr>
<tr><th id="609">609</th><td>  <em>bool</em> <dfn class="local col2 decl" id="72BranchWithZeroOperand" title='BranchWithZeroOperand' data-type='bool' data-ref="72BranchWithZeroOperand" data-ref-filename="72BranchWithZeroOperand">BranchWithZeroOperand</dfn> = <b>false</b>;</td></tr>
<tr><th id="610">610</th><td>  <b>if</b> (<a class="local col9 ref" href="#69I" title='I' data-ref="69I" data-ref-filename="69I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>() &amp;&amp; !<a class="local col9 ref" href="#69I" title='I' data-ref="69I" data-ref-filename="69I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isPseudoENS0_9QueryTypeE" title='llvm::MachineInstr::isPseudo' data-ref="_ZNK4llvm12MachineInstr8isPseudoENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isPseudoENS0_9QueryTypeE">isPseudo</a>()) {</td></tr>
<tr><th id="611">611</th><td>    <em>auto</em> <dfn class="local col3 decl" id="73TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="73TRI" data-ref-filename="73TRI">TRI</dfn> = <a class="local col9 ref" href="#69I" title='I' data-ref="69I" data-ref-filename="69I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="612">612</th><td>    <a class="local col1 ref" href="#71ZeroOperandPosition" title='ZeroOperandPosition' data-ref="71ZeroOperandPosition" data-ref-filename="71ZeroOperandPosition">ZeroOperandPosition</a> = <a class="local col9 ref" href="#69I" title='I' data-ref="69I" data-ref-filename="69I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE">findRegisterUseOperandIdx</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>, <b>false</b>, <a class="local col3 ref" href="#73TRI" title='TRI' data-ref="73TRI" data-ref-filename="73TRI">TRI</a>);</td></tr>
<tr><th id="613">613</th><td>    <a class="local col2 ref" href="#72BranchWithZeroOperand" title='BranchWithZeroOperand' data-ref="72BranchWithZeroOperand" data-ref-filename="72BranchWithZeroOperand">BranchWithZeroOperand</a> = <a class="local col1 ref" href="#71ZeroOperandPosition" title='ZeroOperandPosition' data-ref="71ZeroOperandPosition" data-ref-filename="71ZeroOperandPosition">ZeroOperandPosition</a> != -<var>1</var>;</td></tr>
<tr><th id="614">614</th><td>  }</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td>  <b>if</b> (<a class="local col2 ref" href="#72BranchWithZeroOperand" title='BranchWithZeroOperand' data-ref="72BranchWithZeroOperand" data-ref-filename="72BranchWithZeroOperand">BranchWithZeroOperand</a>) {</td></tr>
<tr><th id="617">617</th><td>    <b>switch</b> (<a class="local col8 ref" href="#68NewOpc" title='NewOpc' data-ref="68NewOpc" data-ref-filename="68NewOpc">NewOpc</a>) {</td></tr>
<tr><th id="618">618</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQC" title='llvm::Mips::BEQC' data-ref="llvm::Mips::BEQC" data-ref-filename="llvm..Mips..BEQC">BEQC</a>:</td></tr>
<tr><th id="619">619</th><td>      <a class="local col8 ref" href="#68NewOpc" title='NewOpc' data-ref="68NewOpc" data-ref-filename="68NewOpc">NewOpc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQZC" title='llvm::Mips::BEQZC' data-ref="llvm::Mips::BEQZC" data-ref-filename="llvm..Mips..BEQZC">BEQZC</a>;</td></tr>
<tr><th id="620">620</th><td>      <b>break</b>;</td></tr>
<tr><th id="621">621</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEC" title='llvm::Mips::BNEC' data-ref="llvm::Mips::BNEC" data-ref-filename="llvm..Mips..BNEC">BNEC</a>:</td></tr>
<tr><th id="622">622</th><td>      <a class="local col8 ref" href="#68NewOpc" title='NewOpc' data-ref="68NewOpc" data-ref-filename="68NewOpc">NewOpc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEZC" title='llvm::Mips::BNEZC' data-ref="llvm::Mips::BNEZC" data-ref-filename="llvm..Mips..BNEZC">BNEZC</a>;</td></tr>
<tr><th id="623">623</th><td>      <b>break</b>;</td></tr>
<tr><th id="624">624</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEC" title='llvm::Mips::BGEC' data-ref="llvm::Mips::BGEC" data-ref-filename="llvm..Mips..BGEC">BGEC</a>:</td></tr>
<tr><th id="625">625</th><td>      <a class="local col8 ref" href="#68NewOpc" title='NewOpc' data-ref="68NewOpc" data-ref-filename="68NewOpc">NewOpc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZC" title='llvm::Mips::BGEZC' data-ref="llvm::Mips::BGEZC" data-ref-filename="llvm..Mips..BGEZC">BGEZC</a>;</td></tr>
<tr><th id="626">626</th><td>      <b>break</b>;</td></tr>
<tr><th id="627">627</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTC" title='llvm::Mips::BLTC' data-ref="llvm::Mips::BLTC" data-ref-filename="llvm..Mips..BLTC">BLTC</a>:</td></tr>
<tr><th id="628">628</th><td>      <a class="local col8 ref" href="#68NewOpc" title='NewOpc' data-ref="68NewOpc" data-ref-filename="68NewOpc">NewOpc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZC" title='llvm::Mips::BLTZC' data-ref="llvm::Mips::BLTZC" data-ref-filename="llvm..Mips..BLTZC">BLTZC</a>;</td></tr>
<tr><th id="629">629</th><td>      <b>break</b>;</td></tr>
<tr><th id="630">630</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQC64" title='llvm::Mips::BEQC64' data-ref="llvm::Mips::BEQC64" data-ref-filename="llvm..Mips..BEQC64">BEQC64</a>:</td></tr>
<tr><th id="631">631</th><td>      <a class="local col8 ref" href="#68NewOpc" title='NewOpc' data-ref="68NewOpc" data-ref-filename="68NewOpc">NewOpc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQZC64" title='llvm::Mips::BEQZC64' data-ref="llvm::Mips::BEQZC64" data-ref-filename="llvm..Mips..BEQZC64">BEQZC64</a>;</td></tr>
<tr><th id="632">632</th><td>      <b>break</b>;</td></tr>
<tr><th id="633">633</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEC64" title='llvm::Mips::BNEC64' data-ref="llvm::Mips::BNEC64" data-ref-filename="llvm..Mips..BNEC64">BNEC64</a>:</td></tr>
<tr><th id="634">634</th><td>      <a class="local col8 ref" href="#68NewOpc" title='NewOpc' data-ref="68NewOpc" data-ref-filename="68NewOpc">NewOpc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEZC64" title='llvm::Mips::BNEZC64' data-ref="llvm::Mips::BNEZC64" data-ref-filename="llvm..Mips..BNEZC64">BNEZC64</a>;</td></tr>
<tr><th id="635">635</th><td>      <b>break</b>;</td></tr>
<tr><th id="636">636</th><td>    }</td></tr>
<tr><th id="637">637</th><td>  }</td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td>  <a class="local col0 ref" href="#70MIB" title='MIB' data-ref="70MIB" data-ref-filename="70MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#69I" title='I' data-ref="69I" data-ref-filename="69I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#69I" title='I' data-ref="69I" data-ref-filename="69I">I</a>, <a class="local col9 ref" href="#69I" title='I' data-ref="69I" data-ref-filename="69I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#68NewOpc" title='NewOpc' data-ref="68NewOpc" data-ref-filename="68NewOpc">NewOpc</a>));</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td>  <i>// For MIPSR6 JI*C requires an immediate 0 as an operand, JIALC(64) an</i></td></tr>
<tr><th id="642">642</th><td><i>  // immediate 0 as an operand and requires the removal of it's implicit-def %ra</i></td></tr>
<tr><th id="643">643</th><td><i>  // implicit operand as copying the implicit operations of the instructio we're</i></td></tr>
<tr><th id="644">644</th><td><i>  // looking at will give us the correct flags.</i></td></tr>
<tr><th id="645">645</th><td>  <b>if</b> (<a class="local col8 ref" href="#68NewOpc" title='NewOpc' data-ref="68NewOpc" data-ref-filename="68NewOpc">NewOpc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::JIC" title='llvm::Mips::JIC' data-ref="llvm::Mips::JIC" data-ref-filename="llvm..Mips..JIC">JIC</a> || <a class="local col8 ref" href="#68NewOpc" title='NewOpc' data-ref="68NewOpc" data-ref-filename="68NewOpc">NewOpc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::JIALC" title='llvm::Mips::JIALC' data-ref="llvm::Mips::JIALC" data-ref-filename="llvm..Mips..JIALC">JIALC</a> || <a class="local col8 ref" href="#68NewOpc" title='NewOpc' data-ref="68NewOpc" data-ref-filename="68NewOpc">NewOpc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::JIC64" title='llvm::Mips::JIC64' data-ref="llvm::Mips::JIC64" data-ref-filename="llvm..Mips..JIC64">JIC64</a> ||</td></tr>
<tr><th id="646">646</th><td>      <a class="local col8 ref" href="#68NewOpc" title='NewOpc' data-ref="68NewOpc" data-ref-filename="68NewOpc">NewOpc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::JIALC64" title='llvm::Mips::JIALC64' data-ref="llvm::Mips::JIALC64" data-ref-filename="llvm..Mips..JIALC64">JIALC64</a>) {</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>    <b>if</b> (<a class="local col8 ref" href="#68NewOpc" title='NewOpc' data-ref="68NewOpc" data-ref-filename="68NewOpc">NewOpc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::JIALC" title='llvm::Mips::JIALC' data-ref="llvm::Mips::JIALC" data-ref-filename="llvm..Mips..JIALC">JIALC</a> || <a class="local col8 ref" href="#68NewOpc" title='NewOpc' data-ref="68NewOpc" data-ref-filename="68NewOpc">NewOpc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::JIALC64" title='llvm::Mips::JIALC64' data-ref="llvm::Mips::JIALC64" data-ref-filename="llvm..Mips..JIALC64">JIALC64</a>)</td></tr>
<tr><th id="649">649</th><td>      <a class="local col0 ref" href="#70MIB" title='MIB' data-ref="70MIB" data-ref-filename="70MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>0</var>);</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="74J" title='J' data-type='unsigned int' data-ref="74J" data-ref-filename="74J">J</dfn> = <var>0</var>, <dfn class="local col5 decl" id="75E" title='E' data-type='unsigned int' data-ref="75E" data-ref-filename="75E">E</dfn> = <a class="local col9 ref" href="#69I" title='I' data-ref="69I" data-ref-filename="69I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(); <a class="local col4 ref" href="#74J" title='J' data-ref="74J" data-ref-filename="74J">J</a> &lt; <a class="local col5 ref" href="#75E" title='E' data-ref="75E" data-ref-filename="75E">E</a>; ++<a class="local col4 ref" href="#74J" title='J' data-ref="74J" data-ref-filename="74J">J</a>) {</td></tr>
<tr><th id="652">652</th><td>      <a class="local col0 ref" href="#70MIB" title='MIB' data-ref="70MIB" data-ref-filename="70MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#69I" title='I' data-ref="69I" data-ref-filename="69I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74J" title='J' data-ref="74J" data-ref-filename="74J">J</a>));</td></tr>
<tr><th id="653">653</th><td>    }</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>    <a class="local col0 ref" href="#70MIB" title='MIB' data-ref="70MIB" data-ref-filename="70MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td>    <i>// If I has an MCSymbol operand (used by asm printer, to emit R_MIPS_JALR),</i></td></tr>
<tr><th id="658">658</th><td><i>    // add it to the new instruction.</i></td></tr>
<tr><th id="659">659</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="76J" title='J' data-type='unsigned int' data-ref="76J" data-ref-filename="76J">J</dfn> = <a class="local col9 ref" href="#69I" title='I' data-ref="69I" data-ref-filename="69I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(), <dfn class="local col7 decl" id="77E" title='E' data-type='unsigned int' data-ref="77E" data-ref-filename="77E">E</dfn> = <a class="local col9 ref" href="#69I" title='I' data-ref="69I" data-ref-filename="69I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="660">660</th><td>         <a class="local col6 ref" href="#76J" title='J' data-ref="76J" data-ref-filename="76J">J</a> &lt; <a class="local col7 ref" href="#77E" title='E' data-ref="77E" data-ref-filename="77E">E</a>; ++<a class="local col6 ref" href="#76J" title='J' data-ref="76J" data-ref-filename="76J">J</a>) {</td></tr>
<tr><th id="661">661</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="78MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="78MO" data-ref-filename="78MO">MO</dfn> = <a class="local col9 ref" href="#69I" title='I' data-ref="69I" data-ref-filename="69I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#76J" title='J' data-ref="76J" data-ref-filename="76J">J</a>);</td></tr>
<tr><th id="662">662</th><td>      <b>if</b> (<a class="local col8 ref" href="#78MO" title='MO' data-ref="78MO" data-ref-filename="78MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isMCSymbolEv" title='llvm::MachineOperand::isMCSymbol' data-ref="_ZNK4llvm14MachineOperand10isMCSymbolEv" data-ref-filename="_ZNK4llvm14MachineOperand10isMCSymbolEv">isMCSymbol</a>() &amp;&amp; (<a class="local col8 ref" href="#78MO" title='MO' data-ref="78MO" data-ref-filename="78MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>() &amp; <span class="namespace">MipsII::</span><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::MO_JALR" title='llvm::MipsII::MO_JALR' data-ref="llvm::MipsII::MO_JALR" data-ref-filename="llvm..MipsII..MO_JALR">MO_JALR</a>))</td></tr>
<tr><th id="663">663</th><td>        <a class="local col0 ref" href="#70MIB" title='MIB' data-ref="70MIB" data-ref-filename="70MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addSymEPNS_8MCSymbolEh" title='llvm::MachineInstrBuilder::addSym' data-ref="_ZNK4llvm19MachineInstrBuilder6addSymEPNS_8MCSymbolEh" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addSymEPNS_8MCSymbolEh">addSym</a>(<a class="local col8 ref" href="#78MO" title='MO' data-ref="78MO" data-ref-filename="78MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand11getMCSymbolEv" title='llvm::MachineOperand::getMCSymbol' data-ref="_ZNK4llvm14MachineOperand11getMCSymbolEv" data-ref-filename="_ZNK4llvm14MachineOperand11getMCSymbolEv">getMCSymbol</a>(), <span class="namespace">MipsII::</span><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::MO_JALR" title='llvm::MipsII::MO_JALR' data-ref="llvm::MipsII::MO_JALR" data-ref-filename="llvm..MipsII..MO_JALR">MO_JALR</a>);</td></tr>
<tr><th id="664">664</th><td>    }</td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td>  } <b>else</b> {</td></tr>
<tr><th id="668">668</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="79J" title='J' data-type='unsigned int' data-ref="79J" data-ref-filename="79J">J</dfn> = <var>0</var>, <dfn class="local col0 decl" id="80E" title='E' data-type='unsigned int' data-ref="80E" data-ref-filename="80E">E</dfn> = <a class="local col9 ref" href="#69I" title='I' data-ref="69I" data-ref-filename="69I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(); <a class="local col9 ref" href="#79J" title='J' data-ref="79J" data-ref-filename="79J">J</a> &lt; <a class="local col0 ref" href="#80E" title='E' data-ref="80E" data-ref-filename="80E">E</a>; ++<a class="local col9 ref" href="#79J" title='J' data-ref="79J" data-ref-filename="79J">J</a>) {</td></tr>
<tr><th id="669">669</th><td>      <b>if</b> (<a class="local col2 ref" href="#72BranchWithZeroOperand" title='BranchWithZeroOperand' data-ref="72BranchWithZeroOperand" data-ref-filename="72BranchWithZeroOperand">BranchWithZeroOperand</a> &amp;&amp; (<em>unsigned</em>)<a class="local col1 ref" href="#71ZeroOperandPosition" title='ZeroOperandPosition' data-ref="71ZeroOperandPosition" data-ref-filename="71ZeroOperandPosition">ZeroOperandPosition</a> == <a class="local col9 ref" href="#79J" title='J' data-ref="79J" data-ref-filename="79J">J</a>)</td></tr>
<tr><th id="670">670</th><td>        <b>continue</b>;</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td>      <a class="local col0 ref" href="#70MIB" title='MIB' data-ref="70MIB" data-ref-filename="70MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#69I" title='I' data-ref="69I" data-ref-filename="69I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#79J" title='J' data-ref="79J" data-ref-filename="79J">J</a>));</td></tr>
<tr><th id="673">673</th><td>    }</td></tr>
<tr><th id="674">674</th><td>  }</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>  <a class="local col0 ref" href="#70MIB" title='MIB' data-ref="70MIB" data-ref-filename="70MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder15copyImplicitOpsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::copyImplicitOps' data-ref="_ZNK4llvm19MachineInstrBuilder15copyImplicitOpsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder15copyImplicitOpsERKNS_12MachineInstrE">copyImplicitOps</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#69I" title='I' data-ref="69I" data-ref-filename="69I">I</a>);</td></tr>
<tr><th id="677">677</th><td>  <a class="local col0 ref" href="#70MIB" title='MIB' data-ref="70MIB" data-ref-filename="70MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#69I" title='I' data-ref="69I" data-ref-filename="69I">I</a>);</td></tr>
<tr><th id="678">678</th><td>  <b>return</b> <a class="local col0 ref" href="#70MIB" title='MIB' data-ref="70MIB" data-ref-filename="70MIB">MIB</a>;</td></tr>
<tr><th id="679">679</th><td>}</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td><em>bool</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13MipsInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" title='llvm::MipsInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm13MipsInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" data-ref-filename="_ZNK4llvm13MipsInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_">findCommutedOpIndices</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="81MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="81MI" data-ref-filename="81MI">MI</dfn>,</td></tr>
<tr><th id="682">682</th><td>                                          <em>unsigned</em> &amp;<dfn class="local col2 decl" id="82SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int &amp;' data-ref="82SrcOpIdx1" data-ref-filename="82SrcOpIdx1">SrcOpIdx1</dfn>,</td></tr>
<tr><th id="683">683</th><td>                                          <em>unsigned</em> &amp;<dfn class="local col3 decl" id="83SrcOpIdx2" title='SrcOpIdx2' data-type='unsigned int &amp;' data-ref="83SrcOpIdx2" data-ref-filename="83SrcOpIdx2">SrcOpIdx2</dfn>) <em>const</em> {</td></tr>
<tr><th id="684">684</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MI.isBundle() &amp;&amp;</td></tr>
<tr><th id="685">685</th><td>         <q>"TargetInstrInfo::findCommutedOpIndices() can't handle bundles"</q>);</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="84MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="84MCID" data-ref-filename="84MCID">MCID</dfn> = <a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI" data-ref-filename="81MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="688">688</th><td>  <b>if</b> (!<a class="local col4 ref" href="#84MCID" title='MCID' data-ref="84MCID" data-ref-filename="84MCID">MCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc12isCommutableEv" title='llvm::MCInstrDesc::isCommutable' data-ref="_ZNK4llvm11MCInstrDesc12isCommutableEv" data-ref-filename="_ZNK4llvm11MCInstrDesc12isCommutableEv">isCommutable</a>())</td></tr>
<tr><th id="689">689</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td>  <b>switch</b> (<a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI" data-ref-filename="81MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="692">692</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::DPADD_U_H" title='llvm::Mips::DPADD_U_H' data-ref="llvm::Mips::DPADD_U_H" data-ref-filename="llvm..Mips..DPADD_U_H">DPADD_U_H</a>:</td></tr>
<tr><th id="693">693</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::DPADD_U_W" title='llvm::Mips::DPADD_U_W' data-ref="llvm::Mips::DPADD_U_W" data-ref-filename="llvm..Mips..DPADD_U_W">DPADD_U_W</a>:</td></tr>
<tr><th id="694">694</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::DPADD_U_D" title='llvm::Mips::DPADD_U_D' data-ref="llvm::Mips::DPADD_U_D" data-ref-filename="llvm..Mips..DPADD_U_D">DPADD_U_D</a>:</td></tr>
<tr><th id="695">695</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::DPADD_S_H" title='llvm::Mips::DPADD_S_H' data-ref="llvm::Mips::DPADD_S_H" data-ref-filename="llvm..Mips..DPADD_S_H">DPADD_S_H</a>:</td></tr>
<tr><th id="696">696</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::DPADD_S_W" title='llvm::Mips::DPADD_S_W' data-ref="llvm::Mips::DPADD_S_W" data-ref-filename="llvm..Mips..DPADD_S_W">DPADD_S_W</a>:</td></tr>
<tr><th id="697">697</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::DPADD_S_D" title='llvm::Mips::DPADD_S_D' data-ref="llvm::Mips::DPADD_S_D" data-ref-filename="llvm..Mips..DPADD_S_D">DPADD_S_D</a>:</td></tr>
<tr><th id="698">698</th><td>    <i>// The first operand is both input and output, so it should not commute</i></td></tr>
<tr><th id="699">699</th><td>    <b>if</b> (!<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo20fixCommutedOpIndicesERjS1_jj" title='llvm::TargetInstrInfo::fixCommutedOpIndices' data-ref="_ZN4llvm15TargetInstrInfo20fixCommutedOpIndicesERjS1_jj" data-ref-filename="_ZN4llvm15TargetInstrInfo20fixCommutedOpIndicesERjS1_jj">fixCommutedOpIndices</a>(<span class='refarg'><a class="local col2 ref" href="#82SrcOpIdx1" title='SrcOpIdx1' data-ref="82SrcOpIdx1" data-ref-filename="82SrcOpIdx1">SrcOpIdx1</a></span>, <span class='refarg'><a class="local col3 ref" href="#83SrcOpIdx2" title='SrcOpIdx2' data-ref="83SrcOpIdx2" data-ref-filename="83SrcOpIdx2">SrcOpIdx2</a></span>, <var>2</var>, <var>3</var>))</td></tr>
<tr><th id="700">700</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td>    <b>if</b> (!<a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI" data-ref-filename="81MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#82SrcOpIdx1" title='SrcOpIdx1' data-ref="82SrcOpIdx1" data-ref-filename="82SrcOpIdx1">SrcOpIdx1</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI" data-ref-filename="81MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#83SrcOpIdx2" title='SrcOpIdx2' data-ref="83SrcOpIdx2" data-ref-filename="83SrcOpIdx2">SrcOpIdx2</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="703">703</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="704">704</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="705">705</th><td>  }</td></tr>
<tr><th id="706">706</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" title='llvm::TargetInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" data-ref-filename="_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_">findCommutedOpIndices</a>(<a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI" data-ref-filename="81MI">MI</a>, <span class='refarg'><a class="local col2 ref" href="#82SrcOpIdx1" title='SrcOpIdx1' data-ref="82SrcOpIdx1" data-ref-filename="82SrcOpIdx1">SrcOpIdx1</a></span>, <span class='refarg'><a class="local col3 ref" href="#83SrcOpIdx2" title='SrcOpIdx2' data-ref="83SrcOpIdx2" data-ref-filename="83SrcOpIdx2">SrcOpIdx2</a></span>);</td></tr>
<tr><th id="707">707</th><td>}</td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">// ins, ext, dext*, dins have the following constraints:</i></td></tr>
<tr><th id="710">710</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">// X &lt;= pos      &lt;  Y</i></td></tr>
<tr><th id="711">711</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">// X &lt;  size     &lt;= Y</i></td></tr>
<tr><th id="712">712</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">// X &lt;  pos+size &lt;= Y</i></td></tr>
<tr><th id="713">713</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">//</i></td></tr>
<tr><th id="714">714</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">// dinsm and dinsu have the following constraints:</i></td></tr>
<tr><th id="715">715</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">// X &lt;= pos      &lt;  Y</i></td></tr>
<tr><th id="716">716</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">// X &lt;= size     &lt;= Y</i></td></tr>
<tr><th id="717">717</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">// X &lt;  pos+size &lt;= Y</i></td></tr>
<tr><th id="718">718</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">//</i></td></tr>
<tr><th id="719">719</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">// The callee of verifyInsExtInstruction however gives the bounds of</i></td></tr>
<tr><th id="720">720</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">// dins[um] like the other (d)ins (d)ext(um) instructions, so that this</i></td></tr>
<tr><th id="721">721</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">// function doesn't have to vary it's behaviour based on the instruction</i></td></tr>
<tr><th id="722">722</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">// being checked.</i></td></tr>
<tr><th id="723">723</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll" title='verifyInsExtInstruction' data-type='bool verifyInsExtInstruction(const llvm::MachineInstr &amp; MI, llvm::StringRef &amp; ErrInfo, const int64_t PosLow, const int64_t PosHigh, const int64_t SizeLow, const int64_t SizeHigh, const int64_t BothLow, const int64_t BothHigh)' data-ref="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll" data-ref-filename="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">verifyInsExtInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="85MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="85MI" data-ref-filename="85MI">MI</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> &amp;<dfn class="local col6 decl" id="86ErrInfo" title='ErrInfo' data-type='llvm::StringRef &amp;' data-ref="86ErrInfo" data-ref-filename="86ErrInfo">ErrInfo</dfn>,</td></tr>
<tr><th id="724">724</th><td>                                    <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="87PosLow" title='PosLow' data-type='const int64_t' data-ref="87PosLow" data-ref-filename="87PosLow">PosLow</dfn>, <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="88PosHigh" title='PosHigh' data-type='const int64_t' data-ref="88PosHigh" data-ref-filename="88PosHigh">PosHigh</dfn>,</td></tr>
<tr><th id="725">725</th><td>                                    <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="89SizeLow" title='SizeLow' data-type='const int64_t' data-ref="89SizeLow" data-ref-filename="89SizeLow">SizeLow</dfn>,</td></tr>
<tr><th id="726">726</th><td>                                    <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="90SizeHigh" title='SizeHigh' data-type='const int64_t' data-ref="90SizeHigh" data-ref-filename="90SizeHigh">SizeHigh</dfn>,</td></tr>
<tr><th id="727">727</th><td>                                    <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="91BothLow" title='BothLow' data-type='const int64_t' data-ref="91BothLow" data-ref-filename="91BothLow">BothLow</dfn>,</td></tr>
<tr><th id="728">728</th><td>                                    <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="92BothHigh" title='BothHigh' data-type='const int64_t' data-ref="92BothHigh" data-ref-filename="92BothHigh">BothHigh</dfn>) {</td></tr>
<tr><th id="729">729</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col3 decl" id="93MOPos" title='MOPos' data-type='llvm::MachineOperand' data-ref="93MOPos" data-ref-filename="93MOPos">MOPos</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI" data-ref-filename="85MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="730">730</th><td>  <b>if</b> (!<a class="local col3 ref" href="#93MOPos" title='MOPos' data-ref="93MOPos" data-ref-filename="93MOPos">MOPos</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="731">731</th><td>    <a class="local col6 ref" href="#86ErrInfo" title='ErrInfo' data-ref="86ErrInfo" data-ref-filename="86ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Position is not an immediate!"</q>;</td></tr>
<tr><th id="732">732</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="733">733</th><td>  }</td></tr>
<tr><th id="734">734</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="94Pos" title='Pos' data-type='int64_t' data-ref="94Pos" data-ref-filename="94Pos">Pos</dfn> = <a class="local col3 ref" href="#93MOPos" title='MOPos' data-ref="93MOPos" data-ref-filename="93MOPos">MOPos</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="735">735</th><td>  <b>if</b> (!((<a class="local col7 ref" href="#87PosLow" title='PosLow' data-ref="87PosLow" data-ref-filename="87PosLow">PosLow</a> &lt;= <a class="local col4 ref" href="#94Pos" title='Pos' data-ref="94Pos" data-ref-filename="94Pos">Pos</a>) &amp;&amp; (<a class="local col4 ref" href="#94Pos" title='Pos' data-ref="94Pos" data-ref-filename="94Pos">Pos</a> &lt; <a class="local col8 ref" href="#88PosHigh" title='PosHigh' data-ref="88PosHigh" data-ref-filename="88PosHigh">PosHigh</a>))) {</td></tr>
<tr><th id="736">736</th><td>    <a class="local col6 ref" href="#86ErrInfo" title='ErrInfo' data-ref="86ErrInfo" data-ref-filename="86ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Position operand is out of range!"</q>;</td></tr>
<tr><th id="737">737</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="738">738</th><td>  }</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col5 decl" id="95MOSize" title='MOSize' data-type='llvm::MachineOperand' data-ref="95MOSize" data-ref-filename="95MOSize">MOSize</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI" data-ref-filename="85MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="741">741</th><td>  <b>if</b> (!<a class="local col5 ref" href="#95MOSize" title='MOSize' data-ref="95MOSize" data-ref-filename="95MOSize">MOSize</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="742">742</th><td>    <a class="local col6 ref" href="#86ErrInfo" title='ErrInfo' data-ref="86ErrInfo" data-ref-filename="86ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Size operand is not an immediate!"</q>;</td></tr>
<tr><th id="743">743</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="744">744</th><td>  }</td></tr>
<tr><th id="745">745</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="96Size" title='Size' data-type='int64_t' data-ref="96Size" data-ref-filename="96Size">Size</dfn> = <a class="local col5 ref" href="#95MOSize" title='MOSize' data-ref="95MOSize" data-ref-filename="95MOSize">MOSize</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="746">746</th><td>  <b>if</b> (!((<a class="local col9 ref" href="#89SizeLow" title='SizeLow' data-ref="89SizeLow" data-ref-filename="89SizeLow">SizeLow</a> &lt; <a class="local col6 ref" href="#96Size" title='Size' data-ref="96Size" data-ref-filename="96Size">Size</a>) &amp;&amp; (<a class="local col6 ref" href="#96Size" title='Size' data-ref="96Size" data-ref-filename="96Size">Size</a> &lt;= <a class="local col0 ref" href="#90SizeHigh" title='SizeHigh' data-ref="90SizeHigh" data-ref-filename="90SizeHigh">SizeHigh</a>))) {</td></tr>
<tr><th id="747">747</th><td>    <a class="local col6 ref" href="#86ErrInfo" title='ErrInfo' data-ref="86ErrInfo" data-ref-filename="86ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Size operand is out of range!"</q>;</td></tr>
<tr><th id="748">748</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="749">749</th><td>  }</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td>  <b>if</b> (!((<a class="local col1 ref" href="#91BothLow" title='BothLow' data-ref="91BothLow" data-ref-filename="91BothLow">BothLow</a> &lt; (<a class="local col4 ref" href="#94Pos" title='Pos' data-ref="94Pos" data-ref-filename="94Pos">Pos</a> + <a class="local col6 ref" href="#96Size" title='Size' data-ref="96Size" data-ref-filename="96Size">Size</a>)) &amp;&amp; ((<a class="local col4 ref" href="#94Pos" title='Pos' data-ref="94Pos" data-ref-filename="94Pos">Pos</a> + <a class="local col6 ref" href="#96Size" title='Size' data-ref="96Size" data-ref-filename="96Size">Size</a>) &lt;= <a class="local col2 ref" href="#92BothHigh" title='BothHigh' data-ref="92BothHigh" data-ref-filename="92BothHigh">BothHigh</a>))) {</td></tr>
<tr><th id="752">752</th><td>    <a class="local col6 ref" href="#86ErrInfo" title='ErrInfo' data-ref="86ErrInfo" data-ref-filename="86ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Position + Size is out of range!"</q>;</td></tr>
<tr><th id="753">753</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="754">754</th><td>  }</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="757">757</th><td>}</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td><i>//  Perform target specific instruction verification.</i></td></tr>
<tr><th id="760">760</th><td><em>bool</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13MipsInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE" title='llvm::MipsInstrInfo::verifyInstruction' data-ref="_ZNK4llvm13MipsInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE" data-ref-filename="_ZNK4llvm13MipsInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE">verifyInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="97MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="97MI" data-ref-filename="97MI">MI</dfn>,</td></tr>
<tr><th id="761">761</th><td>                                      <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> &amp;<dfn class="local col8 decl" id="98ErrInfo" title='ErrInfo' data-type='llvm::StringRef &amp;' data-ref="98ErrInfo" data-ref-filename="98ErrInfo">ErrInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="762">762</th><td>  <i>// Verify that ins and ext instructions are well formed.</i></td></tr>
<tr><th id="763">763</th><td>  <b>switch</b> (<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI" data-ref-filename="97MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="764">764</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::EXT" title='llvm::Mips::EXT' data-ref="llvm::Mips::EXT" data-ref-filename="llvm..Mips..EXT">EXT</a>:</td></tr>
<tr><th id="765">765</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::EXT_MM" title='llvm::Mips::EXT_MM' data-ref="llvm::Mips::EXT_MM" data-ref-filename="llvm..Mips..EXT_MM">EXT_MM</a>:</td></tr>
<tr><th id="766">766</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::INS" title='llvm::Mips::INS' data-ref="llvm::Mips::INS" data-ref-filename="llvm..Mips..INS">INS</a>:</td></tr>
<tr><th id="767">767</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::INS_MM" title='llvm::Mips::INS_MM' data-ref="llvm::Mips::INS_MM" data-ref-filename="llvm..Mips..INS_MM">INS_MM</a>:</td></tr>
<tr><th id="768">768</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::DINS" title='llvm::Mips::DINS' data-ref="llvm::Mips::DINS" data-ref-filename="llvm..Mips..DINS">DINS</a>:</td></tr>
<tr><th id="769">769</th><td>      <b>return</b> <a class="tu ref fn" href="#_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll" title='verifyInsExtInstruction' data-use='c' data-ref="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll" data-ref-filename="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">verifyInsExtInstruction</a>(<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI" data-ref-filename="97MI">MI</a>, <span class='refarg'><a class="local col8 ref" href="#98ErrInfo" title='ErrInfo' data-ref="98ErrInfo" data-ref-filename="98ErrInfo">ErrInfo</a></span>, <var>0</var>, <var>32</var>, <var>0</var>, <var>32</var>, <var>0</var>, <var>32</var>);</td></tr>
<tr><th id="770">770</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::DINSM" title='llvm::Mips::DINSM' data-ref="llvm::Mips::DINSM" data-ref-filename="llvm..Mips..DINSM">DINSM</a>:</td></tr>
<tr><th id="771">771</th><td>      <i>// The ISA spec has a subtle difference between dinsm and dextm</i></td></tr>
<tr><th id="772">772</th><td><i>      // in that it says:</i></td></tr>
<tr><th id="773">773</th><td><i>      // 2 &lt;= size &lt;= 64 for 'dinsm' but 'dextm' has 32 &lt; size &lt;= 64.</i></td></tr>
<tr><th id="774">774</th><td><i>      // To make the bounds checks similar, the range 1 &lt; size &lt;= 64 is checked</i></td></tr>
<tr><th id="775">775</th><td><i>      // for 'dinsm'.</i></td></tr>
<tr><th id="776">776</th><td>      <b>return</b> <a class="tu ref fn" href="#_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll" title='verifyInsExtInstruction' data-use='c' data-ref="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll" data-ref-filename="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">verifyInsExtInstruction</a>(<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI" data-ref-filename="97MI">MI</a>, <span class='refarg'><a class="local col8 ref" href="#98ErrInfo" title='ErrInfo' data-ref="98ErrInfo" data-ref-filename="98ErrInfo">ErrInfo</a></span>, <var>0</var>, <var>32</var>, <var>1</var>, <var>64</var>, <var>32</var>, <var>64</var>);</td></tr>
<tr><th id="777">777</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::DINSU" title='llvm::Mips::DINSU' data-ref="llvm::Mips::DINSU" data-ref-filename="llvm..Mips..DINSU">DINSU</a>:</td></tr>
<tr><th id="778">778</th><td>      <i>// The ISA spec has a subtle difference between dinsu and dextu in that</i></td></tr>
<tr><th id="779">779</th><td><i>      // the size range of dinsu is specified as 1 &lt;= size &lt;= 32 whereas size</i></td></tr>
<tr><th id="780">780</th><td><i>      // for dextu is 0 &lt; size &lt;= 32. The range checked for dinsu here is</i></td></tr>
<tr><th id="781">781</th><td><i>      // 0 &lt; size &lt;= 32, which is equivalent and similar to dextu.</i></td></tr>
<tr><th id="782">782</th><td>      <b>return</b> <a class="tu ref fn" href="#_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll" title='verifyInsExtInstruction' data-use='c' data-ref="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll" data-ref-filename="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">verifyInsExtInstruction</a>(<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI" data-ref-filename="97MI">MI</a>, <span class='refarg'><a class="local col8 ref" href="#98ErrInfo" title='ErrInfo' data-ref="98ErrInfo" data-ref-filename="98ErrInfo">ErrInfo</a></span>, <var>32</var>, <var>64</var>, <var>0</var>, <var>32</var>, <var>32</var>, <var>64</var>);</td></tr>
<tr><th id="783">783</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::DEXT" title='llvm::Mips::DEXT' data-ref="llvm::Mips::DEXT" data-ref-filename="llvm..Mips..DEXT">DEXT</a>:</td></tr>
<tr><th id="784">784</th><td>      <b>return</b> <a class="tu ref fn" href="#_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll" title='verifyInsExtInstruction' data-use='c' data-ref="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll" data-ref-filename="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">verifyInsExtInstruction</a>(<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI" data-ref-filename="97MI">MI</a>, <span class='refarg'><a class="local col8 ref" href="#98ErrInfo" title='ErrInfo' data-ref="98ErrInfo" data-ref-filename="98ErrInfo">ErrInfo</a></span>, <var>0</var>, <var>32</var>, <var>0</var>, <var>32</var>, <var>0</var>, <var>63</var>);</td></tr>
<tr><th id="785">785</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::DEXTM" title='llvm::Mips::DEXTM' data-ref="llvm::Mips::DEXTM" data-ref-filename="llvm..Mips..DEXTM">DEXTM</a>:</td></tr>
<tr><th id="786">786</th><td>      <b>return</b> <a class="tu ref fn" href="#_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll" title='verifyInsExtInstruction' data-use='c' data-ref="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll" data-ref-filename="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">verifyInsExtInstruction</a>(<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI" data-ref-filename="97MI">MI</a>, <span class='refarg'><a class="local col8 ref" href="#98ErrInfo" title='ErrInfo' data-ref="98ErrInfo" data-ref-filename="98ErrInfo">ErrInfo</a></span>, <var>0</var>, <var>32</var>, <var>32</var>, <var>64</var>, <var>32</var>, <var>64</var>);</td></tr>
<tr><th id="787">787</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::DEXTU" title='llvm::Mips::DEXTU' data-ref="llvm::Mips::DEXTU" data-ref-filename="llvm..Mips..DEXTU">DEXTU</a>:</td></tr>
<tr><th id="788">788</th><td>      <b>return</b> <a class="tu ref fn" href="#_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll" title='verifyInsExtInstruction' data-use='c' data-ref="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll" data-ref-filename="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">verifyInsExtInstruction</a>(<a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI" data-ref-filename="97MI">MI</a>, <span class='refarg'><a class="local col8 ref" href="#98ErrInfo" title='ErrInfo' data-ref="98ErrInfo" data-ref-filename="98ErrInfo">ErrInfo</a></span>, <var>32</var>, <var>64</var>, <var>0</var>, <var>32</var>, <var>32</var>, <var>64</var>);</td></tr>
<tr><th id="789">789</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::TAILCALLREG" title='llvm::Mips::TAILCALLREG' data-ref="llvm::Mips::TAILCALLREG" data-ref-filename="llvm..Mips..TAILCALLREG">TAILCALLREG</a>:</td></tr>
<tr><th id="790">790</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::PseudoIndirectBranch" title='llvm::Mips::PseudoIndirectBranch' data-ref="llvm::Mips::PseudoIndirectBranch" data-ref-filename="llvm..Mips..PseudoIndirectBranch">PseudoIndirectBranch</a>:</td></tr>
<tr><th id="791">791</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::JR" title='llvm::Mips::JR' data-ref="llvm::Mips::JR" data-ref-filename="llvm..Mips..JR">JR</a>:</td></tr>
<tr><th id="792">792</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::JR64" title='llvm::Mips::JR64' data-ref="llvm::Mips::JR64" data-ref-filename="llvm..Mips..JR64">JR64</a>:</td></tr>
<tr><th id="793">793</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::JALR" title='llvm::Mips::JALR' data-ref="llvm::Mips::JALR" data-ref-filename="llvm..Mips..JALR">JALR</a>:</td></tr>
<tr><th id="794">794</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::JALR64" title='llvm::Mips::JALR64' data-ref="llvm::Mips::JALR64" data-ref-filename="llvm..Mips..JALR64">JALR64</a>:</td></tr>
<tr><th id="795">795</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::JALRPseudo" title='llvm::Mips::JALRPseudo' data-ref="llvm::Mips::JALRPseudo" data-ref-filename="llvm..Mips..JALRPseudo">JALRPseudo</a>:</td></tr>
<tr><th id="796">796</th><td>      <b>if</b> (!<a class="member field" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget" data-ref-filename="llvm..MipsInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget22useIndirectJumpsHazardEv" title='llvm::MipsSubtarget::useIndirectJumpsHazard' data-ref="_ZNK4llvm13MipsSubtarget22useIndirectJumpsHazardEv" data-ref-filename="_ZNK4llvm13MipsSubtarget22useIndirectJumpsHazardEv">useIndirectJumpsHazard</a>())</td></tr>
<tr><th id="797">797</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td>      <a class="local col8 ref" href="#98ErrInfo" title='ErrInfo' data-ref="98ErrInfo" data-ref-filename="98ErrInfo">ErrInfo</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"invalid instruction when using jump guards!"</q>;</td></tr>
<tr><th id="800">800</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="801">801</th><td>    <b>default</b>:</td></tr>
<tr><th id="802">802</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="803">803</th><td>  }</td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="806">806</th><td>}</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="809">809</th><td><a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13MipsInstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::MipsInstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm13MipsInstrInfo35decomposeMachineOperandsTargetFlagsEj" data-ref-filename="_ZNK4llvm13MipsInstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="99TF" title='TF' data-type='unsigned int' data-ref="99TF" data-ref-filename="99TF">TF</dfn>) <em>const</em> {</td></tr>
<tr><th id="810">810</th><td>  <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col9 ref" href="#99TF" title='TF' data-ref="99TF" data-ref-filename="99TF">TF</a></span>, <var>0u</var>);</td></tr>
<tr><th id="811">811</th><td>}</td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em>*&gt;&gt;</td></tr>
<tr><th id="814">814</th><td><a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13MipsInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::MipsInstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm13MipsInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" data-ref-filename="_ZNK4llvm13MipsInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="815">815</th><td> <b>using</b> <b>namespace</b> <span class="namespace">MipsII</span>;</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td> <em>static</em> <em>const</em> <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em>*&gt; <dfn class="local col0 decl" id="100Flags" title='Flags' data-type='const std::pair&lt;unsigned int, const char *&gt; [24]' data-ref="100Flags" data-ref-filename="100Flags">Flags</dfn>[] = {</td></tr>
<tr><th id="818">818</th><td>    {<a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::MO_GOT" title='llvm::MipsII::MO_GOT' data-ref="llvm::MipsII::MO_GOT" data-ref-filename="llvm..MipsII..MO_GOT">MO_GOT</a>,          <q>"mips-got"</q>},</td></tr>
<tr><th id="819">819</th><td>    {<a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::MO_GOT_CALL" title='llvm::MipsII::MO_GOT_CALL' data-ref="llvm::MipsII::MO_GOT_CALL" data-ref-filename="llvm..MipsII..MO_GOT_CALL">MO_GOT_CALL</a>,     <q>"mips-got-call"</q>},</td></tr>
<tr><th id="820">820</th><td>    {<a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::MO_GPREL" title='llvm::MipsII::MO_GPREL' data-ref="llvm::MipsII::MO_GPREL" data-ref-filename="llvm..MipsII..MO_GPREL">MO_GPREL</a>,        <q>"mips-gprel"</q>},</td></tr>
<tr><th id="821">821</th><td>    {<a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::MO_ABS_HI" title='llvm::MipsII::MO_ABS_HI' data-ref="llvm::MipsII::MO_ABS_HI" data-ref-filename="llvm..MipsII..MO_ABS_HI">MO_ABS_HI</a>,       <q>"mips-abs-hi"</q>},</td></tr>
<tr><th id="822">822</th><td>    {<a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::MO_ABS_LO" title='llvm::MipsII::MO_ABS_LO' data-ref="llvm::MipsII::MO_ABS_LO" data-ref-filename="llvm..MipsII..MO_ABS_LO">MO_ABS_LO</a>,       <q>"mips-abs-lo"</q>},</td></tr>
<tr><th id="823">823</th><td>    {<a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::MO_TLSGD" title='llvm::MipsII::MO_TLSGD' data-ref="llvm::MipsII::MO_TLSGD" data-ref-filename="llvm..MipsII..MO_TLSGD">MO_TLSGD</a>,        <q>"mips-tlsgd"</q>},</td></tr>
<tr><th id="824">824</th><td>    {<a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::MO_TLSLDM" title='llvm::MipsII::MO_TLSLDM' data-ref="llvm::MipsII::MO_TLSLDM" data-ref-filename="llvm..MipsII..MO_TLSLDM">MO_TLSLDM</a>,       <q>"mips-tlsldm"</q>},</td></tr>
<tr><th id="825">825</th><td>    {<a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::MO_DTPREL_HI" title='llvm::MipsII::MO_DTPREL_HI' data-ref="llvm::MipsII::MO_DTPREL_HI" data-ref-filename="llvm..MipsII..MO_DTPREL_HI">MO_DTPREL_HI</a>,    <q>"mips-dtprel-hi"</q>},</td></tr>
<tr><th id="826">826</th><td>    {<a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::MO_DTPREL_LO" title='llvm::MipsII::MO_DTPREL_LO' data-ref="llvm::MipsII::MO_DTPREL_LO" data-ref-filename="llvm..MipsII..MO_DTPREL_LO">MO_DTPREL_LO</a>,    <q>"mips-dtprel-lo"</q>},</td></tr>
<tr><th id="827">827</th><td>    {<a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::MO_GOTTPREL" title='llvm::MipsII::MO_GOTTPREL' data-ref="llvm::MipsII::MO_GOTTPREL" data-ref-filename="llvm..MipsII..MO_GOTTPREL">MO_GOTTPREL</a>,     <q>"mips-gottprel"</q>},</td></tr>
<tr><th id="828">828</th><td>    {<a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::MO_TPREL_HI" title='llvm::MipsII::MO_TPREL_HI' data-ref="llvm::MipsII::MO_TPREL_HI" data-ref-filename="llvm..MipsII..MO_TPREL_HI">MO_TPREL_HI</a>,     <q>"mips-tprel-hi"</q>},</td></tr>
<tr><th id="829">829</th><td>    {<a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::MO_TPREL_LO" title='llvm::MipsII::MO_TPREL_LO' data-ref="llvm::MipsII::MO_TPREL_LO" data-ref-filename="llvm..MipsII..MO_TPREL_LO">MO_TPREL_LO</a>,     <q>"mips-tprel-lo"</q>},</td></tr>
<tr><th id="830">830</th><td>    {<a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::MO_GPOFF_HI" title='llvm::MipsII::MO_GPOFF_HI' data-ref="llvm::MipsII::MO_GPOFF_HI" data-ref-filename="llvm..MipsII..MO_GPOFF_HI">MO_GPOFF_HI</a>,     <q>"mips-gpoff-hi"</q>},</td></tr>
<tr><th id="831">831</th><td>    {<a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::MO_GPOFF_LO" title='llvm::MipsII::MO_GPOFF_LO' data-ref="llvm::MipsII::MO_GPOFF_LO" data-ref-filename="llvm..MipsII..MO_GPOFF_LO">MO_GPOFF_LO</a>,     <q>"mips-gpoff-lo"</q>},</td></tr>
<tr><th id="832">832</th><td>    {<a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::MO_GOT_DISP" title='llvm::MipsII::MO_GOT_DISP' data-ref="llvm::MipsII::MO_GOT_DISP" data-ref-filename="llvm..MipsII..MO_GOT_DISP">MO_GOT_DISP</a>,     <q>"mips-got-disp"</q>},</td></tr>
<tr><th id="833">833</th><td>    {<a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::MO_GOT_PAGE" title='llvm::MipsII::MO_GOT_PAGE' data-ref="llvm::MipsII::MO_GOT_PAGE" data-ref-filename="llvm..MipsII..MO_GOT_PAGE">MO_GOT_PAGE</a>,     <q>"mips-got-page"</q>},</td></tr>
<tr><th id="834">834</th><td>    {<a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::MO_GOT_OFST" title='llvm::MipsII::MO_GOT_OFST' data-ref="llvm::MipsII::MO_GOT_OFST" data-ref-filename="llvm..MipsII..MO_GOT_OFST">MO_GOT_OFST</a>,     <q>"mips-got-ofst"</q>},</td></tr>
<tr><th id="835">835</th><td>    {<a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::MO_HIGHER" title='llvm::MipsII::MO_HIGHER' data-ref="llvm::MipsII::MO_HIGHER" data-ref-filename="llvm..MipsII..MO_HIGHER">MO_HIGHER</a>,       <q>"mips-higher"</q>},</td></tr>
<tr><th id="836">836</th><td>    {<a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::MO_HIGHEST" title='llvm::MipsII::MO_HIGHEST' data-ref="llvm::MipsII::MO_HIGHEST" data-ref-filename="llvm..MipsII..MO_HIGHEST">MO_HIGHEST</a>,      <q>"mips-highest"</q>},</td></tr>
<tr><th id="837">837</th><td>    {<a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::MO_GOT_HI16" title='llvm::MipsII::MO_GOT_HI16' data-ref="llvm::MipsII::MO_GOT_HI16" data-ref-filename="llvm..MipsII..MO_GOT_HI16">MO_GOT_HI16</a>,     <q>"mips-got-hi16"</q>},</td></tr>
<tr><th id="838">838</th><td>    {<a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::MO_GOT_LO16" title='llvm::MipsII::MO_GOT_LO16' data-ref="llvm::MipsII::MO_GOT_LO16" data-ref-filename="llvm..MipsII..MO_GOT_LO16">MO_GOT_LO16</a>,     <q>"mips-got-lo16"</q>},</td></tr>
<tr><th id="839">839</th><td>    {<a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::MO_CALL_HI16" title='llvm::MipsII::MO_CALL_HI16' data-ref="llvm::MipsII::MO_CALL_HI16" data-ref-filename="llvm..MipsII..MO_CALL_HI16">MO_CALL_HI16</a>,    <q>"mips-call-hi16"</q>},</td></tr>
<tr><th id="840">840</th><td>    {<a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::MO_CALL_LO16" title='llvm::MipsII::MO_CALL_LO16' data-ref="llvm::MipsII::MO_CALL_LO16" data-ref-filename="llvm..MipsII..MO_CALL_LO16">MO_CALL_LO16</a>,    <q>"mips-call-lo16"</q>},</td></tr>
<tr><th id="841">841</th><td>    {<a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::MO_JALR" title='llvm::MipsII::MO_JALR' data-ref="llvm::MipsII::MO_JALR" data-ref-filename="llvm..MipsII..MO_JALR">MO_JALR</a>,         <q>"mips-jalr"</q>}</td></tr>
<tr><th id="842">842</th><td>  };</td></tr>
<tr><th id="843">843</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_" data-ref-filename="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col0 ref" href="#100Flags" title='Flags' data-ref="100Flags" data-ref-filename="100Flags">Flags</a>);</td></tr>
<tr><th id="844">844</th><td>}</td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td><a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ParamLoadedValue" title='llvm::ParamLoadedValue' data-type='std::pair&lt;MachineOperand, DIExpression *&gt;' data-ref="llvm::ParamLoadedValue" data-ref-filename="llvm..ParamLoadedValue">ParamLoadedValue</a>&gt;</td></tr>
<tr><th id="847">847</th><td><a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13MipsInstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE" title='llvm::MipsInstrInfo::describeLoadedValue' data-ref="_ZNK4llvm13MipsInstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE" data-ref-filename="_ZNK4llvm13MipsInstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE">describeLoadedValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="101MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="101MI" data-ref-filename="101MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="102Reg" title='Reg' data-type='llvm::Register' data-ref="102Reg" data-ref-filename="102Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="848">848</th><td>  <a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DIExpression" title='llvm::DIExpression' data-ref="llvm::DIExpression" data-ref-filename="llvm..DIExpression">DIExpression</a> *<dfn class="local col3 decl" id="103Expr" title='Expr' data-type='llvm::DIExpression *' data-ref="103Expr" data-ref-filename="103Expr">Expr</dfn> =</td></tr>
<tr><th id="849">849</th><td>      <a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DIExpression" title='llvm::DIExpression' data-ref="llvm::DIExpression" data-ref-filename="llvm..DIExpression">DIExpression</a>::<a class="ref fn" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#2577" title='llvm::DIExpression::get' data-ref="_ZN4llvm12DIExpression3getERNS_11LLVMContextENS_8ArrayRefImEE" data-ref-filename="_ZN4llvm12DIExpression3getERNS_11LLVMContextENS_8ArrayRefImEE">get</a>(<span class='refarg'><a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv" data-ref-filename="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>, <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>});</td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td>  <i>// TODO: Special MIPS instructions that need to be described separately.</i></td></tr>
<tr><th id="852">852</th><td>  <b>if</b> (<em>auto</em> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col4 decl" id="104RegImm" title='RegImm' data-type='llvm::Optional&lt;llvm::RegImmPair&gt;' data-ref="104RegImm" data-ref-filename="104RegImm"><a class="local col4 ref" href="#104RegImm" title='RegImm' data-ref="104RegImm" data-ref-filename="104RegImm">RegImm</a></dfn> = <a class="virtual member fn" href="#_ZNK4llvm13MipsInstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE" title='llvm::MipsInstrInfo::isAddImmediate' data-ref="_ZNK4llvm13MipsInstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE" data-ref-filename="_ZNK4llvm13MipsInstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE">isAddImmediate</a>(<a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#102Reg" title='Reg' data-ref="102Reg" data-ref-filename="102Reg">Reg</a>)) {</td></tr>
<tr><th id="853">853</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="105SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="105SrcReg" data-ref-filename="105SrcReg">SrcReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#104RegImm" title='RegImm' data-ref="104RegImm" data-ref-filename="104RegImm">RegImm</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::RegImmPair::Reg" title='llvm::RegImmPair::Reg' data-ref="llvm::RegImmPair::Reg" data-ref-filename="llvm..RegImmPair..Reg">Reg</a>;</td></tr>
<tr><th id="854">854</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="106Offset" title='Offset' data-type='int64_t' data-ref="106Offset" data-ref-filename="106Offset">Offset</dfn> = <a class="local col4 ref" href="#104RegImm" title='RegImm' data-ref="104RegImm" data-ref-filename="104RegImm">RegImm</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::RegImmPair::Imm" title='llvm::RegImmPair::Imm' data-ref="llvm::RegImmPair::Imm" data-ref-filename="llvm..RegImmPair..Imm">Imm</a>;</td></tr>
<tr><th id="855">855</th><td>    <i>// When SrcReg is $zero, treat loaded value as immediate only.</i></td></tr>
<tr><th id="856">856</th><td><i>    // Ex. $a2 = ADDiu $zero, 10</i></td></tr>
<tr><th id="857">857</th><td>    <b>if</b> (<a class="local col5 ref" href="#105SrcReg" title='SrcReg' data-ref="105SrcReg" data-ref-filename="105SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a> || <a class="local col5 ref" href="#105SrcReg" title='SrcReg' data-ref="105SrcReg" data-ref-filename="105SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO_64" title='llvm::Mips::ZERO_64' data-ref="llvm::Mips::ZERO_64" data-ref-filename="llvm..Mips..ZERO_64">ZERO_64</a>) {</td></tr>
<tr><th id="858">858</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="typedef" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ParamLoadedValue" title='llvm::ParamLoadedValue' data-type='std::pair&lt;MachineOperand, DIExpression *&gt;' data-ref="llvm::ParamLoadedValue" data-ref-filename="llvm..ParamLoadedValue">ParamLoadedValue</a><span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1ERKT_OTL0__" data-ref-filename="_ZNSt4pairC1ERKT_OTL0__">(</span><a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col3 ref" href="#103Expr" title='Expr' data-ref="103Expr" data-ref-filename="103Expr">Expr</a>);</td></tr>
<tr><th id="859">859</th><td>    }</td></tr>
<tr><th id="860">860</th><td>    <a class="local col3 ref" href="#103Expr" title='Expr' data-ref="103Expr" data-ref-filename="103Expr">Expr</a> = <a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DIExpression" title='llvm::DIExpression' data-ref="llvm::DIExpression" data-ref-filename="llvm..DIExpression">DIExpression</a>::<a class="ref fn" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#_ZN4llvm12DIExpression7prependEPKS0_hl" title='llvm::DIExpression::prepend' data-ref="_ZN4llvm12DIExpression7prependEPKS0_hl" data-ref-filename="_ZN4llvm12DIExpression7prependEPKS0_hl">prepend</a>(<a class="local col3 ref" href="#103Expr" title='Expr' data-ref="103Expr" data-ref-filename="103Expr">Expr</a>, <a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DIExpression" title='llvm::DIExpression' data-ref="llvm::DIExpression" data-ref-filename="llvm..DIExpression">DIExpression</a>::<a class="enum" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DIExpression::ApplyOffset" title='llvm::DIExpression::ApplyOffset' data-ref="llvm::DIExpression::ApplyOffset" data-ref-filename="llvm..DIExpression..ApplyOffset">ApplyOffset</a>, <a class="local col6 ref" href="#106Offset" title='Offset' data-ref="106Offset" data-ref-filename="106Offset">Offset</a>);</td></tr>
<tr><th id="861">861</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="typedef" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ParamLoadedValue" title='llvm::ParamLoadedValue' data-type='std::pair&lt;MachineOperand, DIExpression *&gt;' data-ref="llvm::ParamLoadedValue" data-ref-filename="llvm..ParamLoadedValue">ParamLoadedValue</a><span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">(</span><a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#105SrcReg" title='SrcReg' data-ref="105SrcReg" data-ref-filename="105SrcReg">SrcReg</a>, <b>false</b>), <a class="local col3 ref" href="#103Expr" title='Expr' data-ref="103Expr" data-ref-filename="103Expr">Expr</a>);</td></tr>
<tr><th id="862">862</th><td>  } <b>else</b> <b>if</b> (<em>auto</em> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col7 decl" id="107DestSrc" title='DestSrc' data-type='llvm::Optional&lt;llvm::DestSourcePair&gt;' data-ref="107DestSrc" data-ref-filename="107DestSrc"><a class="local col7 ref" href="#107DestSrc" title='DestSrc' data-ref="107DestSrc" data-ref-filename="107DestSrc">DestSrc</a></dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11isCopyInstrERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isCopyInstr' data-ref="_ZNK4llvm15TargetInstrInfo11isCopyInstrERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo11isCopyInstrERKNS_12MachineInstrE">isCopyInstr</a>(<a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a>)) {</td></tr>
<tr><th id="863">863</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col8 decl" id="108MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="108MF" data-ref-filename="108MF">MF</dfn> = <a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv" data-ref-filename="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>();</td></tr>
<tr><th id="864">864</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="109TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="109TRI" data-ref-filename="109TRI">TRI</dfn> = <a class="local col8 ref" href="#108MF" title='MF' data-ref="108MF" data-ref-filename="108MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="865">865</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="110DestReg" title='DestReg' data-type='llvm::Register' data-ref="110DestReg" data-ref-filename="110DestReg">DestReg</dfn> = <a class="local col7 ref" href="#107DestSrc" title='DestSrc' data-ref="107DestSrc" data-ref-filename="107DestSrc">DestSrc</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DestSourcePair::Destination" title='llvm::DestSourcePair::Destination' data-ref="llvm::DestSourcePair::Destination" data-ref-filename="llvm..DestSourcePair..Destination">Destination</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="866">866</th><td>    <i>// TODO: Handle cases where the Reg is sub- or super-register of the</i></td></tr>
<tr><th id="867">867</th><td><i>    // DestReg.</i></td></tr>
<tr><th id="868">868</th><td>    <b>if</b> (<a class="local col9 ref" href="#109TRI" title='TRI' data-ref="109TRI" data-ref-filename="109TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo15isSuperRegisterENS_10MCRegisterES1_" title='llvm::MCRegisterInfo::isSuperRegister' data-ref="_ZNK4llvm14MCRegisterInfo15isSuperRegisterENS_10MCRegisterES1_" data-ref-filename="_ZNK4llvm14MCRegisterInfo15isSuperRegisterENS_10MCRegisterES1_">isSuperRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col2 ref" href="#102Reg" title='Reg' data-ref="102Reg" data-ref-filename="102Reg">Reg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col0 ref" href="#110DestReg" title='DestReg' data-ref="110DestReg" data-ref-filename="110DestReg">DestReg</a>) || <a class="local col9 ref" href="#109TRI" title='TRI' data-ref="109TRI" data-ref-filename="109TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo13isSubRegisterENS_10MCRegisterES1_" title='llvm::MCRegisterInfo::isSubRegister' data-ref="_ZNK4llvm14MCRegisterInfo13isSubRegisterENS_10MCRegisterES1_" data-ref-filename="_ZNK4llvm14MCRegisterInfo13isSubRegisterENS_10MCRegisterES1_">isSubRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col2 ref" href="#102Reg" title='Reg' data-ref="102Reg" data-ref-filename="102Reg">Reg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col0 ref" href="#110DestReg" title='DestReg' data-ref="110DestReg" data-ref-filename="110DestReg">DestReg</a>))</td></tr>
<tr><th id="869">869</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="870">870</th><td>  }</td></tr>
<tr><th id="871">871</th><td></td></tr>
<tr><th id="872">872</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE" title='llvm::TargetInstrInfo::describeLoadedValue' data-ref="_ZNK4llvm15TargetInstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE" data-ref-filename="_ZNK4llvm15TargetInstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE">describeLoadedValue</a>(<a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#102Reg" title='Reg' data-ref="102Reg" data-ref-filename="102Reg">Reg</a>);</td></tr>
<tr><th id="873">873</th><td>}</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td><a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::RegImmPair" title='llvm::RegImmPair' data-ref="llvm::RegImmPair" data-ref-filename="llvm..RegImmPair">RegImmPair</a>&gt; <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13MipsInstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE" title='llvm::MipsInstrInfo::isAddImmediate' data-ref="_ZNK4llvm13MipsInstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE" data-ref-filename="_ZNK4llvm13MipsInstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE">isAddImmediate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="111MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="111MI" data-ref-filename="111MI">MI</dfn>,</td></tr>
<tr><th id="876">876</th><td>                                                   <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="112Reg" title='Reg' data-type='llvm::Register' data-ref="112Reg" data-ref-filename="112Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="877">877</th><td>  <i>// TODO: Handle cases where Reg is a super- or sub-register of the</i></td></tr>
<tr><th id="878">878</th><td><i>  // destination register.</i></td></tr>
<tr><th id="879">879</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="113Op0" title='Op0' data-type='const llvm::MachineOperand &amp;' data-ref="113Op0" data-ref-filename="113Op0">Op0</dfn> = <a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI" data-ref-filename="111MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="880">880</th><td>  <b>if</b> (!<a class="local col3 ref" href="#113Op0" title='Op0' data-ref="113Op0" data-ref-filename="113Op0">Op0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col2 ref" href="#112Reg" title='Reg' data-ref="112Reg" data-ref-filename="112Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col3 ref" href="#113Op0" title='Op0' data-ref="113Op0" data-ref-filename="113Op0">Op0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="881">881</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td>  <b>switch</b> (<a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI" data-ref-filename="111MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="884">884</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::ADDiu" title='llvm::Mips::ADDiu' data-ref="llvm::Mips::ADDiu" data-ref-filename="llvm..Mips..ADDiu">ADDiu</a>:</td></tr>
<tr><th id="885">885</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::DADDiu" title='llvm::Mips::DADDiu' data-ref="llvm::Mips::DADDiu" data-ref-filename="llvm..Mips..DADDiu">DADDiu</a>: {</td></tr>
<tr><th id="886">886</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="114Dop" title='Dop' data-type='const llvm::MachineOperand &amp;' data-ref="114Dop" data-ref-filename="114Dop">Dop</dfn> = <a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI" data-ref-filename="111MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="887">887</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="115Sop1" title='Sop1' data-type='const llvm::MachineOperand &amp;' data-ref="115Sop1" data-ref-filename="115Sop1">Sop1</dfn> = <a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI" data-ref-filename="111MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="888">888</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="116Sop2" title='Sop2' data-type='const llvm::MachineOperand &amp;' data-ref="116Sop2" data-ref-filename="116Sop2">Sop2</dfn> = <a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI" data-ref-filename="111MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="889">889</th><td>    <i>// Value is sum of register and immediate. Immediate value could be</i></td></tr>
<tr><th id="890">890</th><td><i>    // global string address which is not supported.</i></td></tr>
<tr><th id="891">891</th><td>    <b>if</b> (<a class="local col4 ref" href="#114Dop" title='Dop' data-ref="114Dop" data-ref-filename="114Dop">Dop</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col5 ref" href="#115Sop1" title='Sop1' data-ref="115Sop1" data-ref-filename="115Sop1">Sop1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col6 ref" href="#116Sop2" title='Sop2' data-ref="116Sop2" data-ref-filename="116Sop2">Sop2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="892">892</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::RegImmPair" title='llvm::RegImmPair' data-ref="llvm::RegImmPair" data-ref-filename="llvm..RegImmPair">RegImmPair</a><a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm10RegImmPairC1ENS_8RegisterEl" title='llvm::RegImmPair::RegImmPair' data-ref="_ZN4llvm10RegImmPairC1ENS_8RegisterEl" data-ref-filename="_ZN4llvm10RegImmPairC1ENS_8RegisterEl">{</a><a class="local col5 ref" href="#115Sop1" title='Sop1' data-ref="115Sop1" data-ref-filename="115Sop1">Sop1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#116Sop2" title='Sop2' data-ref="116Sop2" data-ref-filename="116Sop2">Sop2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()};</td></tr>
<tr><th id="893">893</th><td>    <i>// TODO: Handle case where Sop1 is a frame-index.</i></td></tr>
<tr><th id="894">894</th><td>  }</td></tr>
<tr><th id="895">895</th><td>  }</td></tr>
<tr><th id="896">896</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="897">897</th><td>}</td></tr>
<tr><th id="898">898</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>