
*** Running vivado
    with args -log vespa_soc_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source vespa_soc_wrapper.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vespa_soc_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2033.270 ; gain = 150.992 ; free physical = 3180 ; free virtual = 12101
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bruno/VivadoProjects/UartEchoTest/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top vespa_soc_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2392.293 ; gain = 0.000 ; free physical = 2783 ; free virtual = 11755
INFO: [Netlist 29-17] Analyzing 107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_PS2_0_0/src/Ps2Fifo/Ps2Fifo.xdc] for cell 'vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0'
Finished Parsing XDC File [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_PS2_0_0/src/Ps2Fifo/Ps2Fifo.xdc] for cell 'vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0'
Parsing XDC File [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.srcs/constrs_1/new/Zybo_Z710.xdc]
Finished Parsing XDC File [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.srcs/constrs_1/new/Zybo_Z710.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2556.789 ; gain = 0.000 ; free physical = 2639 ; free virtual = 11630
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2562.727 ; gain = 490.770 ; free physical = 2634 ; free virtual = 11624
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2647.570 ; gain = 84.844 ; free physical = 2607 ; free virtual = 11606

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 167876acd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3104.430 ; gain = 456.859 ; free physical = 2195 ; free virtual = 11175

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 52 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2045dcd0a

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3400.258 ; gain = 0.000 ; free physical = 1853 ; free virtual = 10880
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 168 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 7 load pin(s).
Phase 2 Constant propagation | Checksum: 265f526ac

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3400.258 ; gain = 0.000 ; free physical = 1853 ; free virtual = 10880
INFO: [Opt 31-389] Phase Constant propagation created 23 cells and removed 563 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 23388e70f

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3400.258 ; gain = 0.000 ; free physical = 1853 ; free virtual = 10879
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 23388e70f

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3432.273 ; gain = 32.016 ; free physical = 1853 ; free virtual = 10879
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14a65c2c5

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3432.273 ; gain = 32.016 ; free physical = 1853 ; free virtual = 10879
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14a65c2c5

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3432.273 ; gain = 32.016 ; free physical = 1853 ; free virtual = 10879
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |             168  |                                              1  |
|  Constant propagation         |              23  |             563  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3432.273 ; gain = 0.000 ; free physical = 1853 ; free virtual = 10879
Ending Logic Optimization Task | Checksum: 14a65c2c5

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3432.273 ; gain = 32.016 ; free physical = 1853 ; free virtual = 10879

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 7 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 14
Ending PowerOpt Patch Enables Task | Checksum: c1544709

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1759 ; free virtual = 10796
Ending Power Optimization Task | Checksum: c1544709

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3692.195 ; gain = 259.922 ; free physical = 1759 ; free virtual = 10796

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c1544709

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1759 ; free virtual = 10796

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1759 ; free virtual = 10796
Ending Netlist Obfuscation Task | Checksum: fed5d5a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1759 ; free virtual = 10796
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3692.195 ; gain = 1129.469 ; free physical = 1759 ; free virtual = 10796
INFO: [runtcl-4] Executing : report_drc -file vespa_soc_wrapper_drc_opted.rpt -pb vespa_soc_wrapper_drc_opted.pb -rpx vespa_soc_wrapper_drc_opted.rpx
Command: report_drc -file vespa_soc_wrapper_drc_opted.rpt -pb vespa_soc_wrapper_drc_opted.pb -rpx vespa_soc_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.runs/impl_1/vespa_soc_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1770 ; free virtual = 10778
INFO: [Common 17-1381] The checkpoint '/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.runs/impl_1/vespa_soc_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1764 ; free virtual = 10779
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b7a7916e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1764 ; free virtual = 10779
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1764 ; free virtual = 10779

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1bb319c86

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1762 ; free virtual = 10780

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 290e16e14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1759 ; free virtual = 10780

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 290e16e14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1759 ; free virtual = 10780
Phase 1 Placer Initialization | Checksum: 290e16e14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1759 ; free virtual = 10780

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1fccc85b9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1756 ; free virtual = 10778

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 217bb9767

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1756 ; free virtual = 10778

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 217bb9767

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1756 ; free virtual = 10778

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 21a69cdd5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1672 ; free virtual = 10708

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 199 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 110 nets or LUTs. Breaked 0 LUT, combined 110 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1671 ; free virtual = 10708

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            110  |                   110  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            110  |                   110  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 130aa96b4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1670 ; free virtual = 10708
Phase 2.4 Global Placement Core | Checksum: 12f79e84e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1674 ; free virtual = 10713
Phase 2 Global Placement | Checksum: 12f79e84e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1674 ; free virtual = 10713

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b0d8437d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1674 ; free virtual = 10713

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19f730872

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1674 ; free virtual = 10708

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d0edd209

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1674 ; free virtual = 10708

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 152272c78

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1674 ; free virtual = 10710

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b06d529a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1673 ; free virtual = 10710

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a375d819

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1673 ; free virtual = 10709

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 23dcd9b03

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1673 ; free virtual = 10709

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c0390c9a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1673 ; free virtual = 10709

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1be7f17c5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1681 ; free virtual = 10707
Phase 3 Detail Placement | Checksum: 1be7f17c5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1681 ; free virtual = 10707

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15bc02b57

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-79.441 | TNS=-1745.376 |
Phase 1 Physical Synthesis Initialization | Checksum: 10d1567d8

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1680 ; free virtual = 10707
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 10d1567d8

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1680 ; free virtual = 10707
Phase 4.1.1.1 BUFG Insertion | Checksum: 15bc02b57

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1680 ; free virtual = 10707

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-72.144. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1648052cf

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1621 ; free virtual = 10715

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1621 ; free virtual = 10715
Phase 4.1 Post Commit Optimization | Checksum: 1648052cf

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1621 ; free virtual = 10715

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1648052cf

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1621 ; free virtual = 10715

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1648052cf

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1621 ; free virtual = 10715
Phase 4.3 Placer Reporting | Checksum: 1648052cf

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1621 ; free virtual = 10715

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1621 ; free virtual = 10715

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1621 ; free virtual = 10715
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1372a2dae

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1621 ; free virtual = 10715
Ending Placer Task | Checksum: 796c8d3b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1621 ; free virtual = 10715
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1621 ; free virtual = 10715
INFO: [runtcl-4] Executing : report_io -file vespa_soc_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1611 ; free virtual = 10706
INFO: [runtcl-4] Executing : report_utilization -file vespa_soc_wrapper_utilization_placed.rpt -pb vespa_soc_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file vespa_soc_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1597 ; free virtual = 10690
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1598 ; free virtual = 10692
INFO: [Common 17-1381] The checkpoint '/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.runs/impl_1/vespa_soc_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1590 ; free virtual = 10682
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.72s |  WALL: 0.23s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1590 ; free virtual = 10682

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-72.144 | TNS=-1580.319 |
Phase 1 Physical Synthesis Initialization | Checksum: 13f1de39a

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1607 ; free virtual = 10698
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-72.144 | TNS=-1580.319 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 13f1de39a

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1606 ; free virtual = 10697

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-72.144 | TNS=-1580.319 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/o_RData[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2.  Re-placed instance vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-71.832 | TNS=-1567.522 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/D[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-71.323 | TNS=-1567.013 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/D[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_2_n_2.  Re-placed instance vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_2
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-71.164 | TNS=-1566.854 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-70.965 | TNS=-1566.655 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 8 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-70.690 | TNS=-1566.105 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2.  Re-placed instance vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-70.514 | TNS=-1565.577 |
INFO: [Physopt 32-663] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2.  Re-placed instance vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-70.494 | TNS=-1565.517 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-70.163 | TNS=-1564.524 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 8 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.876 | TNS=-1563.376 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.751 | TNS=-1562.626 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.550 | TNS=-1560.985 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.289 | TNS=-1558.897 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2.  Re-placed instance vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.284 | TNS=-1558.852 |
INFO: [Physopt 32-663] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2.  Re-placed instance vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.194 | TNS=-1558.042 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-68.995 | TNS=-1556.251 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-68.872 | TNS=-1555.021 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2.  Re-placed instance vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-68.719 | TNS=-1553.338 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-68.509 | TNS=-1551.028 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2.  Re-placed instance vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-68.487 | TNS=-1550.742 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-68.136 | TNS=-1546.179 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-67.881 | TNS=-1542.609 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2.  Re-placed instance vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-67.860 | TNS=-1542.294 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-67.718 | TNS=-1540.164 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-67.597 | TNS=-1538.228 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2.  Re-placed instance vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-67.442 | TNS=-1535.593 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-67.236 | TNS=-1532.091 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2.  Re-placed instance vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-67.099 | TNS=-1529.488 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-66.895 | TNS=-1525.612 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-66.691 | TNS=-1521.090 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-66.566 | TNS=-1518.340 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-66.365 | TNS=-1513.483 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-66.244 | TNS=-1510.579 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2.  Re-placed instance vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-66.089 | TNS=-1506.704 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-65.883 | TNS=-1501.554 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-65.608 | TNS=-1494.404 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2.  Re-placed instance vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-65.428 | TNS=-1489.544 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-65.218 | TNS=-1483.874 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2.  Re-placed instance vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-65.064 | TNS=-1479.408 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.713 | TNS=-1469.229 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.416 | TNS=-1460.319 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.164 | TNS=-1452.221 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.903 | TNS=-1443.869 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2.  Re-placed instance vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.748 | TNS=-1438.754 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 7 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.542 | TNS=-1431.956 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.267 | TNS=-1422.606 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2.  Re-placed instance vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.108 | TNS=-1417.041 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-62.908 | TNS=-1410.041 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-62.704 | TNS=-1402.256 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-62.575 | TNS=-1397.353 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2.  Re-placed instance vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-62.559 | TNS=-1396.729 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-62.407 | TNS=-1390.801 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-62.286 | TNS=-1385.961 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2.  Re-placed instance vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-62.131 | TNS=-1379.606 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-61.925 | TNS=-1371.160 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-61.650 | TNS=-1359.886 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2.  Re-placed instance vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-61.461 | TNS=-1352.137 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-61.252 | TNS=-1343.567 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_P_n_2.  Re-placed instance vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_P
INFO: [Physopt 32-735] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_P_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-61.252 | TNS=-1343.342 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_P_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/o_RData[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/D[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_P_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-61.252 | TNS=-1343.342 |
Phase 3 Critical Path Optimization | Checksum: 13f1de39a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:13 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1572 ; free virtual = 10678

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-61.252 | TNS=-1343.342 |
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/o_RData[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/D[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_P_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/o_RData[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/D[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_P_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-61.252 | TNS=-1343.342 |
Phase 4 Critical Path Optimization | Checksum: 13f1de39a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:21 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1633 ; free virtual = 10739
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1633 ; free virtual = 10739
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-61.252 | TNS=-1343.342 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |         10.892  |        236.976  |            0  |              0  |                    58  |           0  |           2  |  00:00:21  |
|  Total          |         10.892  |        236.976  |            0  |              0  |                    58  |           0  |           3  |  00:00:21  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1633 ; free virtual = 10739
Ending Physical Synthesis Task | Checksum: e4efe7e7

Time (s): cpu = 00:01:01 ; elapsed = 00:00:21 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1633 ; free virtual = 10739
INFO: [Common 17-83] Releasing license: Implementation
662 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:21 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1633 ; free virtual = 10739
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1628 ; free virtual = 10738
INFO: [Common 17-1381] The checkpoint '/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.runs/impl_1/vespa_soc_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1f278e91 ConstDB: 0 ShapeSum: 7e9a151c RouteDB: 0
Post Restoration Checksum: NetGraph: 310d6673 | NumContArr: 552f6f61 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 9f472b81

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1527 ; free virtual = 10642

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 9f472b81

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1527 ; free virtual = 10642

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 9f472b81

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1527 ; free virtual = 10642
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 10a4aed28

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1551 ; free virtual = 10639
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-60.629| TNS=-1289.209| WHS=-1.480 | THS=-109.181|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0432151 %
  Global Horizontal Routing Utilization  = 0.0514706 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1474
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1349
  Number of Partially Routed Nets     = 125
  Number of Node Overlaps             = 103

Phase 2 Router Initialization | Checksum: 1e101fc1a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1550 ; free virtual = 10638

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1e101fc1a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1550 ; free virtual = 10638
Phase 3 Initial Routing | Checksum: 106c1c28e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3692.195 ; gain = 0.000 ; free physical = 1507 ; free virtual = 10624
INFO: [Route 35-580] Design has 15 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                             |
+====================+===================+=================================================+
| sys_clk_pin        | sys_clk_pin       | vespa_soc_i/timerSlave_0/inst/o_RData_reg[30]/D |
| sys_clk_pin        | sys_clk_pin       | vespa_soc_i/timerSlave_0/inst/o_RData_reg[29]/D |
| sys_clk_pin        | sys_clk_pin       | vespa_soc_i/timerSlave_0/inst/o_RData_reg[25]/D |
| sys_clk_pin        | sys_clk_pin       | vespa_soc_i/timerSlave_0/inst/o_RData_reg[21]/D |
| sys_clk_pin        | sys_clk_pin       | vespa_soc_i/timerSlave_0/inst/o_RData_reg[18]/D |
+--------------------+-------------------+-------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-64.731| TNS=-2173.042| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20ba49f5b

Time (s): cpu = 00:01:39 ; elapsed = 00:01:29 . Memory (MB): peak = 3705.195 ; gain = 13.000 ; free physical = 1136 ; free virtual = 10518

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-64.056| TNS=-2155.582| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 223939606

Time (s): cpu = 00:03:07 ; elapsed = 00:02:24 . Memory (MB): peak = 3747.195 ; gain = 55.000 ; free physical = 963 ; free virtual = 10377

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-64.046| TNS=-2152.111| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 245a8171f

Time (s): cpu = 00:03:40 ; elapsed = 00:02:53 . Memory (MB): peak = 3747.195 ; gain = 55.000 ; free physical = 636 ; free virtual = 10341
Phase 4 Rip-up And Reroute | Checksum: 245a8171f

Time (s): cpu = 00:03:40 ; elapsed = 00:02:53 . Memory (MB): peak = 3747.195 ; gain = 55.000 ; free physical = 636 ; free virtual = 10341

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 26c232d69

Time (s): cpu = 00:03:40 ; elapsed = 00:02:53 . Memory (MB): peak = 3747.195 ; gain = 55.000 ; free physical = 635 ; free virtual = 10340
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-64.046| TNS=-2125.635| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 219c161c8

Time (s): cpu = 00:03:41 ; elapsed = 00:02:54 . Memory (MB): peak = 3747.195 ; gain = 55.000 ; free physical = 621 ; free virtual = 10330

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 219c161c8

Time (s): cpu = 00:03:41 ; elapsed = 00:02:54 . Memory (MB): peak = 3747.195 ; gain = 55.000 ; free physical = 619 ; free virtual = 10330
Phase 5 Delay and Skew Optimization | Checksum: 219c161c8

Time (s): cpu = 00:03:41 ; elapsed = 00:02:54 . Memory (MB): peak = 3747.195 ; gain = 55.000 ; free physical = 616 ; free virtual = 10328

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19fcd2cbc

Time (s): cpu = 00:03:42 ; elapsed = 00:02:54 . Memory (MB): peak = 3747.195 ; gain = 55.000 ; free physical = 592 ; free virtual = 10328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-64.044| TNS=-1804.246| WHS=0.042  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 171029170

Time (s): cpu = 00:03:42 ; elapsed = 00:02:54 . Memory (MB): peak = 3747.195 ; gain = 55.000 ; free physical = 592 ; free virtual = 10328
Phase 6 Post Hold Fix | Checksum: 171029170

Time (s): cpu = 00:03:42 ; elapsed = 00:02:54 . Memory (MB): peak = 3747.195 ; gain = 55.000 ; free physical = 592 ; free virtual = 10328

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.00014 %
  Global Horizontal Routing Utilization  = 1.41705 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 235f01c53

Time (s): cpu = 00:03:42 ; elapsed = 00:02:54 . Memory (MB): peak = 3747.195 ; gain = 55.000 ; free physical = 590 ; free virtual = 10327

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 235f01c53

Time (s): cpu = 00:03:42 ; elapsed = 00:02:54 . Memory (MB): peak = 3747.195 ; gain = 55.000 ; free physical = 589 ; free virtual = 10326

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 25cec7728

Time (s): cpu = 00:03:42 ; elapsed = 00:02:54 . Memory (MB): peak = 3747.195 ; gain = 55.000 ; free physical = 646 ; free virtual = 10359

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-64.044| TNS=-1804.246| WHS=0.042  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 25cec7728

Time (s): cpu = 00:03:43 ; elapsed = 00:02:54 . Memory (MB): peak = 3747.195 ; gain = 55.000 ; free physical = 623 ; free virtual = 10366
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: a7872feb

Time (s): cpu = 00:03:43 ; elapsed = 00:02:54 . Memory (MB): peak = 3747.195 ; gain = 55.000 ; free physical = 623 ; free virtual = 10367

Time (s): cpu = 00:03:43 ; elapsed = 00:02:54 . Memory (MB): peak = 3747.195 ; gain = 55.000 ; free physical = 623 ; free virtual = 10367

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
679 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:44 ; elapsed = 00:02:55 . Memory (MB): peak = 3747.195 ; gain = 55.000 ; free physical = 623 ; free virtual = 10367
INFO: [runtcl-4] Executing : report_drc -file vespa_soc_wrapper_drc_routed.rpt -pb vespa_soc_wrapper_drc_routed.pb -rpx vespa_soc_wrapper_drc_routed.rpx
Command: report_drc -file vespa_soc_wrapper_drc_routed.rpt -pb vespa_soc_wrapper_drc_routed.pb -rpx vespa_soc_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.runs/impl_1/vespa_soc_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file vespa_soc_wrapper_methodology_drc_routed.rpt -pb vespa_soc_wrapper_methodology_drc_routed.pb -rpx vespa_soc_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file vespa_soc_wrapper_methodology_drc_routed.rpt -pb vespa_soc_wrapper_methodology_drc_routed.pb -rpx vespa_soc_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.runs/impl_1/vespa_soc_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file vespa_soc_wrapper_power_routed.rpt -pb vespa_soc_wrapper_power_summary_routed.pb -rpx vespa_soc_wrapper_power_routed.rpx
Command: report_power -file vespa_soc_wrapper_power_routed.rpt -pb vespa_soc_wrapper_power_summary_routed.pb -rpx vespa_soc_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
689 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file vespa_soc_wrapper_route_status.rpt -pb vespa_soc_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file vespa_soc_wrapper_timing_summary_routed.rpt -pb vespa_soc_wrapper_timing_summary_routed.pb -rpx vespa_soc_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file vespa_soc_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file vespa_soc_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file vespa_soc_wrapper_bus_skew_routed.rpt -pb vespa_soc_wrapper_bus_skew_routed.pb -rpx vespa_soc_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3835.254 ; gain = 0.000 ; free physical = 565 ; free virtual = 10314
INFO: [Common 17-1381] The checkpoint '/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.runs/impl_1/vespa_soc_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force vespa_soc_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[1]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[1]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[2]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[2]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[3]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[3]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[4]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[4]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[5]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[5]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[6]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[6]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[7]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[7]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[8]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[8]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[9]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[9]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/C1_out is a gated clock net sourced by a combinational pin vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/C_reg_i_2/O, cell vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/C_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/state_reg[0]_0 is a gated clock net sourced by a combinational pin vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/Z_reg_i_2/O, cell vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/Z_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/state_reg[2]_1 is a gated clock net sourced by a combinational pin vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/V_reg_i_2/O, cell vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/V_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vespa_soc_i/vespa_cpu_0/inst/DATAPATH/IR_reg[24]_0 is a gated clock net sourced by a combinational pin vespa_soc_i/vespa_cpu_0/inst/DATAPATH/out_reg_i_2/O, cell vespa_soc_i/vespa_cpu_0/inst/DATAPATH/out_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 37 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./vespa_soc_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3963.305 ; gain = 96.035 ; free physical = 525 ; free virtual = 10152
INFO: [Common 17-206] Exiting Vivado at Wed May  1 16:17:27 2024...
