Source Block: oh/elink/hdl/erx_cfg.v@120:130@HdlStmAssign
			  (dstaddr_in[19:16] ==`EGROUP_MMR) &
			  (dstaddr_in[10:8]  ==`EGROUP_DMA);
   
   
   assign ecfg_read      = cfg_access & ~write_in;
   assign ecfg_write     = cfg_access & write_in;

   //Config write enables
   assign rx_cfg_write      = ecfg_write & (dstaddr_in[RFAW+1:2]==`ERX_CFG);
   assign rx_offset_write   = ecfg_write & (dstaddr_in[RFAW+1:2]==`ERX_OFFSET);
   assign rx_idelay0_write  = ecfg_write & (dstaddr_in[RFAW+1:2]==`ERX_IDELAY0);

Diff Content:
+ 125    assign ecfg_tx_read   = erx_cfg_access &
+ 125                            (dstaddr_in[19:16] ==`EGROUP_RR);

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/erx_cfg.v@119:129
   assign dma_access     =  erx_cfg_access & 
			  (dstaddr_in[19:16] ==`EGROUP_MMR) &
			  (dstaddr_in[10:8]  ==`EGROUP_DMA);
   
   
   assign ecfg_read      = cfg_access & ~write_in;
   assign ecfg_write     = cfg_access & write_in;

   //Config write enables
   assign rx_cfg_write      = ecfg_write & (dstaddr_in[RFAW+1:2]==`ERX_CFG);
   assign rx_offset_write   = ecfg_write & (dstaddr_in[RFAW+1:2]==`ERX_OFFSET);

Clone Blocks 2:
oh/elink/hdl/etx_cfg.v@93:103
   //read/write decode
   assign tx_match     = cfg_access &
		         (dstaddr_in[19:16] ==`EGROUP_MMR) &
		         (dstaddr_in[10:8]  ==`EGROUP_TX);
   			 			 
   assign ecfg_read    = tx_match & ~write_in;
   assign ecfg_write   = tx_match & write_in;
   
   //Config write enables 
   assign tx_version_write  = ecfg_write & (dstaddr_in[RFAW+1:2]==`E_VERSION);
   assign tx_cfg_write      = ecfg_write & (dstaddr_in[RFAW+1:2]==`ETX_CFG);

Clone Blocks 3:
oh/elink/hdl/etx_cfg.v@94:104
   assign tx_match     = cfg_access &
		         (dstaddr_in[19:16] ==`EGROUP_MMR) &
		         (dstaddr_in[10:8]  ==`EGROUP_TX);
   			 			 
   assign ecfg_read    = tx_match & ~write_in;
   assign ecfg_write   = tx_match & write_in;
   
   //Config write enables 
   assign tx_version_write  = ecfg_write & (dstaddr_in[RFAW+1:2]==`E_VERSION);
   assign tx_cfg_write      = ecfg_write & (dstaddr_in[RFAW+1:2]==`ETX_CFG);
   assign tx_status_write   = ecfg_write & (dstaddr_in[RFAW+1:2]==`ETX_STATUS);

