<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_mmu</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_mmu'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_mmu')">kv_mmu</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 39.81</td>
<td class="s6 cl rt"><a href="mod3262.html#Line" > 66.89</a></td>
<td class="s5 cl rt"><a href="mod3262.html#Cond" > 56.86</a></td>
<td class="s1 cl rt"><a href="mod3262.html#Toggle" > 11.70</a></td>
<td class="s0 cl rt"><a href="mod3262.html#FSM" >  0.00</a></td>
<td class="s6 cl rt"><a href="mod3262.html#Branch" > 63.60</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3262.html#inst_tag_250735"  onclick="showContent('inst_tag_250735')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_mmu</a></td>
<td class="s3 cl rt"> 39.81</td>
<td class="s6 cl rt"><a href="mod3262.html#Line" > 66.89</a></td>
<td class="s5 cl rt"><a href="mod3262.html#Cond" > 56.86</a></td>
<td class="s1 cl rt"><a href="mod3262.html#Toggle" > 11.70</a></td>
<td class="s0 cl rt"><a href="mod3262.html#FSM" >  0.00</a></td>
<td class="s6 cl rt"><a href="mod3262.html#Branch" > 63.60</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_kv_mmu'>
<hr>
<a name="inst_tag_250735"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_250735" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_mmu</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 39.81</td>
<td class="s6 cl rt"><a href="mod3262.html#Line" > 66.89</a></td>
<td class="s5 cl rt"><a href="mod3262.html#Cond" > 56.86</a></td>
<td class="s1 cl rt"><a href="mod3262.html#Toggle" > 11.70</a></td>
<td class="s0 cl rt"><a href="mod3262.html#FSM" >  0.00</a></td>
<td class="s6 cl rt"><a href="mod3262.html#Branch" > 63.60</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 39.85</td>
<td class="s6 cl rt"> 67.18</td>
<td class="s5 cl rt"> 59.85</td>
<td class="s0 cl rt">  8.29</td>
<td class="s0 cl rt">  0.00</td>
<td class="s6 cl rt"> 63.94</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 73.92</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.75</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod373.html#inst_tag_17321" >kv_core</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2269_13.html#inst_tag_175695" id="tag_urg_inst_175695">gen_mmu_enable.gen_ptw_ppn_raw_zext.u_ptw_ppn_raw_zext</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2269_13.html#inst_tag_175693" id="tag_urg_inst_175693">gen_mmu_enable.gen_ptw_vpn_nx_zext.u_ptw_vpn_nx_zext</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2269_13.html#inst_tag_175694" id="tag_urg_inst_175694">gen_mmu_enable.gen_ptw_vpn_zext.u_ptw_vpn_zext</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2269_13.html#inst_tag_175692" id="tag_urg_inst_175692">gen_mmu_enable.gen_service_vpn_zext.u_service_vpn_zext</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2269_13.html#inst_tag_175696" id="tag_urg_inst_175696">gen_mmu_enable.gen_stlb_sp_lru_hit_zext.u_stlb_sp_lru_hit_zext</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2020.html#inst_tag_140183" id="tag_urg_inst_140183">gen_mmu_enable.u_kv_mmu_stlb</a></td>
<td class="s4 cl rt"> 42.67</td>
<td class="s7 cl rt"> 70.00</td>
<td class="s7 cl rt"> 70.00</td>
<td class="s0 cl rt">  6.67</td>
<td class="s0 cl rt">  0.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2269_12.html#inst_tag_175690" id="tag_urg_inst_175690">gen_mmu_enable.u_ptc_l1d_ppn_zext</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2269_12.html#inst_tag_175689" id="tag_urg_inst_175689">gen_mmu_enable.u_ptc_l1i_ppn_zext</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2269_12.html#inst_tag_175691" id="tag_urg_inst_175691">gen_mmu_enable.u_stlb_sp_lru_zext</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_mmu'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod3262.html" >kv_mmu</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>293</td><td>196</td><td>66.89</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>84807</td><td>12</td><td>6</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84862</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84872</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>84881</td><td>11</td><td>3</td><td>27.27</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>85037</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>85050</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>85059</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>85095</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>85118</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>85118</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>85118</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>85118</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>85118</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>85118</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>85118</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>85118</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>85177</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>85188</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>85201</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>85226</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>85247</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>85256</td><td>13</td><td>3</td><td>23.08</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>85295</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>85307</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>85318</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>85331</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>85432</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>85455</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>85498</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>85507</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>85516</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>85525</td><td>3</td><td>1</td><td>33.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>85532</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>85541</td><td>3</td><td>1</td><td>33.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>85853</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>85882</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>85976</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>85986</td><td>4</td><td>1</td><td>25.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>85994</td><td>20</td><td>11</td><td>55.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>86073</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>86083</td><td>4</td><td>1</td><td>25.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>86091</td><td>20</td><td>11</td><td>55.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>86170</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>86180</td><td>4</td><td>1</td><td>25.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>86188</td><td>20</td><td>11</td><td>55.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>86267</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>86277</td><td>4</td><td>1</td><td>25.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>86285</td><td>20</td><td>11</td><td>55.00</td></tr>
</table>
<pre class="code"><br clear=all>
84806                           always @(posedge core_clk or negedge core_reset_n) begin
84807      1/1                      if (!core_reset_n) begin
84808      1/1                          ptw_mmu_resp_valid &lt;= 1'b0;
84809      1/1                          ptw_mmu_resp_status &lt;= 17'b0;
84810      1/1                          ptw_mmu_resp_data &lt;= {32{1'b0}};
84811                               end
84812      1/1                      else if (ptw_access_done | ptw_abort | valid_lsu_ack | ptc_hit_d1) begin
84813      <font color = "red">0/1     ==>                  ptw_mmu_resp_valid &lt;= 1'b0;</font>
84814      <font color = "red">0/1     ==>                  ptw_mmu_resp_status &lt;= 17'b0;</font>
84815      <font color = "red">0/1     ==>                  ptw_mmu_resp_data &lt;= {32{1'b0}};</font>
84816                               end
84817      1/1                      else if (ptw_data_phase) begin
84818      <font color = "red">0/1     ==>                  ptw_mmu_resp_valid &lt;= ptw_mmu_resp_valid_nx;</font>
84819      <font color = "red">0/1     ==>                  ptw_mmu_resp_status &lt;= ptw_mmu_resp_status_nx;</font>
84820      <font color = "red">0/1     ==>                  ptw_mmu_resp_data &lt;= ptw_mmu_resp_data_nx;</font>
84821                               end
                        MISSING_ELSE
84822                           end
84823                   
84824                           assign mmu_ipipe_standby_ready = ptw_idle &amp; stlb_idle;
84825                           wire itlb_stlb_req;
84826                           wire [(STLB_RAM_AW - 1):0] itlb_stlb_idx;
84827                           wire dtlb_stlb_req;
84828                           wire [(STLB_RAM_AW - 1):0] dtlb_stlb_idx;
84829                           wire stlb_itlb_gnt;
84830                           wire stlb_dtlb_gnt;
84831                           assign itlb_miss_resp = stlb_itlb_ack | stlb_itlb_abort;
84832                           assign dtlb_miss_resp = stlb_dtlb_ack | stlb_dtlb_abort;
84833                           assign itlb_stlb_req = itlb_miss_req &amp; ~(~ptw_idle &amp; ptw_sel_stlb_i);
84834                           assign itlb_stlb_idx = itlb_miss_vpn[STLB_RAM_AW - 1 + VPN0_LSB:VPN0_LSB];
84835                           assign dtlb_stlb_req = dtlb_miss_req &amp; ~(~ptw_idle &amp; ptw_sel_stlb_d);
84836                           assign dtlb_stlb_idx = dtlb_miss_vpn[STLB_RAM_AW - 1 + VPN0_LSB:VPN0_LSB];
84837                           assign stlb_req = dtlb_stlb_req | itlb_stlb_req;
84838                           assign stlb_kill = stlb_hit_ptw;
84839                           assign stlb_itlb_gnt = itlb_stlb_req &amp; ~dtlb_stlb_req;
84840                           assign stlb_dtlb_gnt = dtlb_stlb_req;
84841                           assign stlb_ram_req = dtlb_stlb_req | itlb_stlb_req;
84842                           assign stlb_ram_idx = stlb_dtlb_gnt ? dtlb_stlb_idx : itlb_stlb_idx;
84843                           assign stlb_sel_itlb = ~stlb_idle &amp; (stlb_path == STLB_PATH_ITLB);
84844                           assign stlb_sel_dtlb = ~stlb_idle &amp; (stlb_path == STLB_PATH_DTLB);
84845                           if (VALEN &lt; 48) begin:gen_stlb_vpn_zero_extend
84846                               assign stlb_vpn = {{(48 - VALEN){1'b0}},(stlb_sel_dtlb ? dtlb_miss_vpn : itlb_miss_vpn)};
84847                           end
84848                           else begin:gen_stlb_vpn_no_extend
84849                               assign stlb_vpn = stlb_sel_dtlb ? dtlb_miss_vpn[47:12] : itlb_miss_vpn[47:12];
84850                           end
84851                           reg stlb_path_reg;
84852                           wire stlb_path_en;
84853                           wire stlb_path_nx;
84854                           reg [1:0] stlb_cs;
84855                           reg [1:0] stlb_ns;
84856                           wire [(STLB_REG_DW - 1):0] stlb_rdata;
84857                           wire [1:0] stlb_ps;
84858                           wire [47:12] stlb_ppn_mask;
84859                           assign stlb_path_nx = stlb_dtlb_gnt ? STLB_PATH_DTLB : STLB_PATH_ITLB;
84860                           assign stlb_path_en = stlb_req &amp; stlb_idle;
84861                           always @(posedge core_clk or negedge core_reset_n) begin
84862      1/1                      if (!core_reset_n) begin
84863      1/1                          stlb_path_reg &lt;= 1'b0;
84864                               end
84865      1/1                      else if (stlb_path_en) begin
84866      <font color = "red">0/1     ==>                  stlb_path_reg &lt;= stlb_path_nx;</font>
84867                               end
                        MISSING_ELSE
84868                           end
84869                   
84870                           assign stlb_path = stlb_path_reg;
84871                           always @(posedge core_clk or negedge core_reset_n) begin
84872      1/1                      if (!core_reset_n) begin
84873      1/1                          stlb_cs &lt;= ST_STLB_IDLE;
84874                               end
84875                               else begin
84876      1/1                          stlb_cs &lt;= stlb_ns;
84877                               end
84878                           end
84879                   
84880                           always @* begin
84881      1/1                      case (stlb_cs)
84882                                   ST_STLB_SP_DATA: begin
84883      <font color = "red">0/1     ==>                      if (stlb_sp_hit) begin</font>
84884      <font color = "red">0/1     ==>                          stlb_ns = ST_STLB_IDLE;</font>
84885                                       end
84886                                       else begin
84887      <font color = "red">0/1     ==>                          stlb_ns = ST_STLB_KP_DATA;</font>
84888                                       end
84889                                   end
84890                                   ST_STLB_KP_DATA: begin
84891      <font color = "red">0/1     ==>                      if (stlb_ram_rready) begin</font>
84892      <font color = "red">0/1     ==>                          stlb_ns = ST_STLB_IDLE;</font>
84893                                       end
84894                                       else begin
84895      <font color = "red">0/1     ==>                          stlb_ns = ST_STLB_KP_DATA;</font>
84896                                       end
84897                                   end
84898                                   ST_STLB_IDLE: begin
84899      1/1                              if ((stlb_itlb_gnt | stlb_dtlb_gnt) &amp; stlb_ram_gnt &amp; ~mmu_fence_req) begin
84900      <font color = "red">0/1     ==>                          stlb_ns = ST_STLB_SP_DATA;</font>
84901                                       end
84902                                       else begin
84903      1/1                                  stlb_ns = ST_STLB_IDLE;
84904                                       end
84905                                   end
84906      <font color = "red">0/1     ==>                  default: stlb_ns = 2'b0;</font>
84907                               endcase
84908                           end
84909                   
84910                           assign stlb_idle = (stlb_cs == ST_STLB_IDLE);
84911                           assign stlb_ptw_req = ((stlb_cs == ST_STLB_KP_DATA) &amp; stlb_ram_rready &amp; ~(stlb_kp_hit | stlb_mecc_code_error));
84912                           assign stlb_kp_hit_vec[0] = stlb0_valid &amp; (stlb0_g | (stlb0_asid == service_asid)) &amp; (stlb0_vpn == stlb_vpn[(VALEN - 1):12 + STLB_RAM_AW]);
84913                           assign stlb_kp_hit_vec[1] = stlb1_valid &amp; (stlb1_g | (stlb1_asid == service_asid)) &amp; (stlb1_vpn == stlb_vpn[(VALEN - 1):12 + STLB_RAM_AW]);
84914                           assign stlb_kp_hit_vec[2] = stlb2_valid &amp; (stlb2_g | (stlb2_asid == service_asid)) &amp; (stlb2_vpn == stlb_vpn[(VALEN - 1):12 + STLB_RAM_AW]);
84915                           assign stlb_kp_hit_vec[3] = stlb3_valid &amp; (stlb3_g | (stlb3_asid == service_asid)) &amp; (stlb3_vpn == stlb_vpn[(VALEN - 1):12 + STLB_RAM_AW]);
84916                           assign stlb_kp_hit = (stlb_cs == ST_STLB_KP_DATA) &amp; stlb_ram_rready &amp; (|stlb_kp_hit_vec);
84917                           assign stlb_sp_hit = (stlb_cs == ST_STLB_SP_DATA) &amp; (|stlb_sp_hit_vec);
84918                           assign stlb_hit = stlb_kp_hit | stlb_sp_hit;
84919                           assign stlb_rdata = ({STLB_REG_DW{((stlb_cs == ST_STLB_KP_DATA) &amp; stlb_ram_rready &amp; stlb_kp_hit_vec[0])}} &amp; stlb0_ram_rdata) | ({STLB_REG_DW{((stlb_cs == ST_STLB_KP_DATA) &amp; stlb_ram_rready &amp; stlb_kp_hit_vec[1])}} &amp; stlb1_ram_rdata) | ({STLB_REG_DW{((stlb_cs == ST_STLB_KP_DATA) &amp; stlb_ram_rready &amp; stlb_kp_hit_vec[2])}} &amp; stlb2_ram_rdata) | ({STLB_REG_DW{((stlb_cs == ST_STLB_KP_DATA) &amp; stlb_ram_rready &amp; stlb_kp_hit_vec[3])}} &amp; stlb3_ram_rdata) | ({STLB_REG_DW{((stlb_cs == ST_STLB_SP_DATA) &amp; stlb_sp_hit_vec[4])}} &amp; stlb4_rdata) | ({STLB_REG_DW{((stlb_cs == ST_STLB_SP_DATA) &amp; stlb_sp_hit_vec[5])}} &amp; stlb5_rdata) | ({STLB_REG_DW{((stlb_cs == ST_STLB_SP_DATA) &amp; stlb_sp_hit_vec[6])}} &amp; stlb6_rdata) | ({STLB_REG_DW{((stlb_cs == ST_STLB_SP_DATA) &amp; stlb_sp_hit_vec[7])}} &amp; stlb7_rdata) | ({STLB_REG_DW{((stlb_cs == ST_STLB_SP_DATA) &amp; stlb_sp_hit_vec[8])}} &amp; stlb8_rdata) | ({STLB_REG_DW{((stlb_cs == ST_STLB_SP_DATA) &amp; stlb_sp_hit_vec[9])}} &amp; stlb9_rdata) | ({STLB_REG_DW{((stlb_cs == ST_STLB_SP_DATA) &amp; stlb_sp_hit_vec[10])}} &amp; stlb10_rdata) | ({STLB_REG_DW{((stlb_cs == ST_STLB_SP_DATA) &amp; stlb_sp_hit_vec[11])}} &amp; stlb11_rdata);
84920                           assign stlb_ppn_mask[VPN3_MSB:VPN3_LSB] = {(VPN3_MSB - VPN3_LSB + 1){1'b0}};
84921                           assign stlb_ppn_mask[VPN2_MSB:VPN2_LSB] = {(VPN2_MSB - VPN2_LSB + 1){stlb_is_terapage}};
84922                           assign stlb_ppn_mask[VPN1_MSB:VPN1_LSB] = {(VPN1_MSB - VPN1_LSB + 1){stlb_is_terapage | stlb_is_gigapage}};
84923                           assign stlb_ppn_mask[VPN0_MSB:VPN0_LSB] = {(VPN0_MSB - VPN0_LSB + 1){stlb_is_terapage | stlb_is_gigapage | stlb_is_megapage}};
84924                           assign stlb_ppn = stlb_rdata[STLB_PPN_MSB:STLB_PPN_LSB] | (stlb_vpn[(PALEN - 1):12] &amp; stlb_ppn_mask[(PALEN - 1):12]);
84925                           assign stlb_d = stlb_rdata[STLB_D_BIT];
84926                           assign stlb_a = stlb_rdata[STLB_A_BIT];
84927                           assign stlb_g = stlb_rdata[STLB_G_BIT];
84928                           assign stlb_u = stlb_rdata[STLB_U_BIT];
84929                           assign stlb_x = stlb_rdata[STLB_X_BIT];
84930                           assign stlb_w = stlb_rdata[STLB_W_BIT];
84931                           assign stlb_r = stlb_rdata[STLB_R_BIT];
84932                           assign stlb_v = stlb_rdata[STLB_V_BIT];
84933                           assign stlb_ps = ({2{((stlb_cs == ST_STLB_SP_DATA) &amp; stlb_sp_hit_vec[4])}} &amp; stlb4_ps) | ({2{((stlb_cs == ST_STLB_SP_DATA) &amp; stlb_sp_hit_vec[5])}} &amp; stlb5_ps) | ({2{((stlb_cs == ST_STLB_SP_DATA) &amp; stlb_sp_hit_vec[6])}} &amp; stlb6_ps) | ({2{((stlb_cs == ST_STLB_SP_DATA) &amp; stlb_sp_hit_vec[7])}} &amp; stlb7_ps) | ({2{((stlb_cs == ST_STLB_SP_DATA) &amp; stlb_sp_hit_vec[8])}} &amp; stlb8_ps) | ({2{((stlb_cs == ST_STLB_SP_DATA) &amp; stlb_sp_hit_vec[9])}} &amp; stlb9_ps) | ({2{((stlb_cs == ST_STLB_SP_DATA) &amp; stlb_sp_hit_vec[10])}} &amp; stlb10_ps) | ({2{((stlb_cs == ST_STLB_SP_DATA) &amp; stlb_sp_hit_vec[11])}} &amp; stlb11_ps);
84934                           assign stlb_is_megapage = (stlb_ps == MEGAPAGE);
84935                           assign stlb_is_gigapage = (stlb_ps == GIGAPAGE) &amp; GIGAPAGE_EXIST;
84936                           assign stlb_is_terapage = (stlb_ps == TERAPAGE) &amp; TERAPAGE_EXIST;
84937                           assign stlb_hit_ptw_kp = ptw_is_kilopage &amp; (stlb_vpn[VPN3_MSB:VPN0_LSB] == ptw_vpn[VPN3_MSB:VPN0_LSB]);
84938                           assign stlb_hit_ptw_mp = ptw_is_megapage &amp; (stlb_vpn[VPN3_MSB:VPN1_LSB] == ptw_vpn[VPN3_MSB:VPN1_LSB]);
84939                           assign stlb_hit_ptw_gp = ptw_is_gigapage &amp; (stlb_vpn[VPN3_MSB:VPN2_LSB] == ptw_vpn[VPN3_MSB:VPN2_LSB]);
84940                           assign stlb_hit_ptw_tp = ptw_is_terapage &amp; (stlb_vpn[VPN3_MSB:VPN3_LSB] == ptw_vpn[VPN3_MSB:VPN3_LSB]);
84941                           assign stlb_hit_ptw = ptw_stlb_ack &amp; (stlb_hit_ptw_kp | stlb_hit_ptw_mp | stlb_hit_ptw_gp | stlb_hit_ptw_tp);
84942                           assign stlb_itlb_ack = (stlb_sel_itlb &amp; (stlb_hit | stlb_mecc_code_error)) | ptw_stlb_i_ack;
84943                           assign stlb_itlb_ppn = ptw_stlb_i_ack ? ptw_ppn : stlb_ppn;
84944                           assign stlb_itlb_a = ptw_stlb_i_ack ? ptw_a : stlb_a;
84945                           assign stlb_itlb_g = ptw_stlb_i_ack ? ptw_g : stlb_g;
84946                           assign stlb_itlb_u = ptw_stlb_i_ack ? ptw_u : stlb_u;
84947                           assign stlb_itlb_x = ptw_stlb_i_ack ? ptw_x : stlb_x;
84948                           assign stlb_itlb_page_fault = (ptw_stlb_i_abort | ptw_stlb_i_ack) ? ptw_page_fault : ~(stlb_v | stlb_mecc_code_error);
84949                           assign stlb_itlb_access_fault = (ptw_stlb_i_abort | ptw_stlb_i_ack) ? ptw_access_fault : stlb_mecc_code_error;
84950                           assign stlb_itlb_mdcause = (ptw_stlb_i_abort | ptw_stlb_i_ack) ? ((ptw_mdcause == 3'd5) ? 3'd4 : ptw_mdcause) : {2'b0,stlb_mecc_code_error};
84951                           assign stlb_itlb_ecc_code = (ptw_stlb_i_abort | ptw_stlb_i_ack) ? ptw_ecc_code : stlb_mecc_code_code;
84952                           assign stlb_itlb_ecc_corr = (ptw_stlb_i_abort | ptw_stlb_i_ack) ? ptw_ecc_corr : stlb_mecc_code_corr;
84953                           assign stlb_itlb_ecc_ramid = (ptw_stlb_i_abort | ptw_stlb_i_ack) ? ptw_ecc_ramid : stlb_mecc_code_ramid;
84954                           assign stlb_itlb_abort = ptw_stlb_i_abort;
84955                           assign stlb_dtlb_ack = (stlb_sel_dtlb &amp; (stlb_hit | stlb_mecc_code_error)) | ptw_stlb_d_ack;
84956                           assign stlb_dtlb_ppn = ptw_stlb_d_ack ? ptw_ppn : stlb_ppn;
84957                           assign stlb_dtlb_d = ptw_stlb_d_ack ? ptw_d : stlb_d;
84958                           assign stlb_dtlb_a = ptw_stlb_d_ack ? ptw_a : stlb_a;
84959                           assign stlb_dtlb_g = ptw_stlb_d_ack ? ptw_g : stlb_g;
84960                           assign stlb_dtlb_u = ptw_stlb_d_ack ? ptw_u : stlb_u;
84961                           assign stlb_dtlb_x = ptw_stlb_d_ack ? ptw_x : stlb_x;
84962                           assign stlb_dtlb_w = ptw_stlb_d_ack ? ptw_w : stlb_w;
84963                           assign stlb_dtlb_r = ptw_stlb_d_ack ? ptw_r : stlb_r;
84964                           assign stlb_dtlb_page_fault = (ptw_stlb_d_abort | ptw_stlb_d_ack) ? ptw_page_fault : ~(stlb_v | stlb_mecc_code_error);
84965                           assign stlb_dtlb_access_fault = (ptw_stlb_d_abort | ptw_stlb_d_ack) ? ptw_access_fault : stlb_mecc_code_error;
84966                           assign stlb_dtlb_mdcause = (ptw_stlb_d_abort | ptw_stlb_d_ack) ? ptw_mdcause : {2'b0,stlb_mecc_code_error};
84967                           assign stlb_dtlb_ecc_code = (ptw_stlb_d_abort | ptw_stlb_d_ack) ? ptw_ecc_code : stlb_mecc_code_code;
84968                           assign stlb_dtlb_ecc_corr = (ptw_stlb_d_abort | ptw_stlb_d_ack) ? ptw_ecc_corr : stlb_mecc_code_corr;
84969                           assign stlb_dtlb_ecc_ramid = (ptw_stlb_d_abort | ptw_stlb_d_ack) ? ptw_ecc_ramid : stlb_mecc_code_ramid;
84970                           assign stlb_dtlb_abort = ptw_stlb_d_abort;
84971                           wire stlb_service_en;
84972                           reg [(VALEN - 1):12] service_vpn_reg;
84973                           wire [(VALEN - 1):12] service_vpn_nx;
84974                           reg [(ASID_LEN - 1):0] service_asid_reg;
84975                           wire [(ASID_LEN - 1):0] service_asid_nx;
84976                           reg [(PALEN - 1):12] service_ppn_reg;
84977                           wire [(PALEN - 1):12] service_ppn_nx;
84978                           reg [3:0] service_mode_reg;
84979                           wire [3:0] service_mode_nx;
84980                           reg check_vpn_reg;
84981                           wire check_vpn_nx;
84982                           reg check_asid_reg;
84983                           wire check_asid_nx;
84984                           reg keep_global_page_reg;
84985                           wire keep_global_page_nx;
84986                           reg [2:0] stlb_lru_arr[0:(STLB_ENTRIES / 4) - 1];
84987                           wire stlb_lru_arr_en[0:(STLB_ENTRIES / 4) - 1];
84988                           wire [(STLB_RAM_AW - 1):0] stlb_lru_idx;
84989                           wire [3:0] stlb_lru_hit;
84990                           wire [2:0] stlb_lru;
84991                           wire [2:0] stlb_lru_nx;
84992                           wire ptw_stlb_gnt;
84993                           reg ptw_path;
84994                           wire ptw_path_nx;
84995                           wire ptw_path_en;
84996                           reg [1:0] ptw_cs;
84997                           reg [1:0] ptw_ns;
84998                           reg [1:0] ptw_level_reg;
84999                           wire [1:0] ptw_level_nx;
85000                           wire ptw_level_rst;
85001                           wire ptw_level_dec;
85002                           reg [(PALEN - 1):12] pte_ppn_reg;
85003                           wire pte_ppn_en;
85004                           reg [11:LSU_ADDR_LSB] pte_offset_reg;
85005                           wire pte_offset_en;
85006                           reg [(VALEN - 1):12] ptw_vpn_reg;
85007                           wire ptw_vpn_en;
85008                           reg ptw_global_reg;
85009                           wire ptw_global_nx;
85010                           wire ptw_global_set;
85011                           wire ptw_global_clr;
85012                           wire [PTE_MSB:0] pte_rdata;
85013                           wire [47:12] ptw_ppn_mask;
85014                           wire [3:0] stlb_ram_arb_req;
85015                           wire [3:0] stlb_ram_arb_gnt;
85016                           assign stlb_ram_arb_req[3] = sfence_ram_req &amp; stlb_pipe_idle;
85017                           assign stlb_ram_arb_req[2] = ptw_ram_req &amp; stlb_pipe_idle;
85018                           assign stlb_ram_arb_req[1] = stlb_ram_req &amp; stlb_pipe_idle &amp; (stlb_cs == ST_STLB_IDLE) &amp; (ptw_cs == ST_PTW_IDLE);
85019                           assign stlb_ram_arb_req[0] = tlb_cctl_req &amp; stlb_pipe_idle;
85020                           assign sfence_ram_gnt = stlb_ram_arb_gnt[3];
85021                           assign ptw_ram_gnt = stlb_ram_arb_gnt[2];
85022                           assign stlb_ram_gnt = stlb_ram_arb_gnt[1];
85023                           assign tlb_cctl_gnt = stlb_ram_arb_gnt[0];
85024                           assign stlb_ram_arb_gnt[3] = (stlb_ram_arb_req[3] == 1'b1);
85025                           assign stlb_ram_arb_gnt[2] = (stlb_ram_arb_req[3:2] == 2'b1);
85026                           assign stlb_ram_arb_gnt[1] = (stlb_ram_arb_req[3:1] == 3'b1);
85027                           assign stlb_ram_arb_gnt[0] = (stlb_ram_arb_req[3:0] == 4'b1);
85028                           assign service_vpn_nx = sfence_ram_gnt ? sfence_va : stlb_dtlb_gnt ? dtlb_miss_vpn : itlb_miss_vpn;
85029                           assign service_asid_nx = sfence_ram_gnt ? sfence_asid : csr_satp_asid;
85030                           assign service_ppn_nx = csr_satp_ppn;
85031                           assign service_mode_nx = csr_satp_mode;
85032                           assign check_vpn_nx = sfence_ram_gnt ? (sfence_mode_va | sfence_mode_va_asid) : 1'b1;
85033                           assign check_asid_nx = sfence_ram_gnt ? (sfence_mode_asid | sfence_mode_va_asid) : 1'b1;
85034                           assign keep_global_page_nx = sfence_ram_gnt &amp; (sfence_mode_asid | sfence_mode_va_asid);
85035                           assign stlb_service_en = stlb_ram_gnt | (sfence_ram_gnt &amp; (stlb_cs == ST_STLB_IDLE));
85036                           always @(posedge core_clk or negedge core_reset_n) begin
85037      1/1                      if (!core_reset_n) begin
85038      1/1                          check_vpn_reg &lt;= 1'b0;
85039      1/1                          check_asid_reg &lt;= 1'b0;
85040      1/1                          keep_global_page_reg &lt;= 1'b0;
85041                               end
85042      1/1                      else if (stlb_service_en) begin
85043      1/1                          check_vpn_reg &lt;= check_vpn_nx;
85044      1/1                          check_asid_reg &lt;= check_asid_nx;
85045      1/1                          keep_global_page_reg &lt;= keep_global_page_nx;
85046                               end
                        MISSING_ELSE
85047                           end
85048                   
85049                           always @(posedge core_clk) begin
85050      1/1                      if (stlb_service_en) begin
85051      1/1                          service_vpn_reg &lt;= service_vpn_nx;
85052      1/1                          service_asid_reg &lt;= service_asid_nx;
85053      1/1                          service_ppn_reg &lt;= service_ppn_nx;
85054      1/1                          service_mode_reg &lt;= service_mode_nx;
85055                               end
                        MISSING_ELSE
85056                           end
85057                   
85058                           always @(posedge core_clk or negedge core_reset_n) begin
85059      1/1                      if (!core_reset_n) begin
85060      1/1                          stlb_mask &lt;= 1'b1;
85061                               end
85062      1/1                      else if (stlb_service_en) begin
85063      1/1                          stlb_mask &lt;= 1'b1;
85064                               end
85065      1/1                      else if (csr_mmu_satp_we) begin
85066      <font color = "red">0/1     ==>                  stlb_mask &lt;= 1'b0;</font>
85067                               end
                        MISSING_ELSE
85068                           end
85069                   
85070                           if ((VALEN - 12) &gt;= 36) begin:gen_service_vpn
85071                               assign service_vpn = service_vpn_reg[47:12];
85072                           end
85073                           else begin:gen_service_vpn_zext
85074                               kv_zero_ext #(
85075                                   .OW(36),
85076                                   .IW(VALEN - 12)
85077                               ) u_service_vpn_zext (
85078                                   .out(service_vpn),
85079                                   .in(service_vpn_reg)
85080                               );
85081                           end
85082                           assign service_asid = service_asid_reg;
85083                           assign service_ppn = service_ppn_reg;
85084                           assign service_mode = service_mode_reg;
85085                           assign check_vpn = check_vpn_reg;
85086                           assign check_asid = check_asid_reg;
85087                           assign keep_global_page = keep_global_page_reg;
85088                           assign stlb_lru_idx = stlb_kp_fill ? ptw_ram_idx : service_vpn[STLB_RAM_AW - 1 + VPN0_LSB:VPN0_LSB];
85089                           assign stlb_lru_hit = stlb_kp_fill ? stlb_victim[3:0] : stlb_kp_hit_vec[3:0];
85090                           assign stlb_lru = stlb_lru_arr[stlb_lru_idx];
85091                           reg stlb_lru_r;
85092                           reg stlb_modified_lru;
85093                           wire [2:0] stlb_lru_final;
85094                           always @(posedge core_clk or negedge core_reset_n) begin
85095      1/1                      if (!core_reset_n) begin
85096      1/1                          stlb_lru_r &lt;= 1'b0;
85097      1/1                          stlb_modified_lru &lt;= 1'b0;
85098                               end
85099      1/1                      else if (|stlb_kp_replacement_vec) begin
85100      <font color = "red">0/1     ==>                  stlb_lru_r &lt;= stlb_lru[0];</font>
85101      <font color = "red">0/1     ==>                  stlb_modified_lru &lt;= (stlb_lru_r ^~ stlb_lru[0]);</font>
85102                               end
                        MISSING_ELSE
85103                           end
85104                   
85105                           assign stlb_victim[0] = ~stlb_lru_final[0] &amp; ~stlb_lru_final[1];
85106                           assign stlb_victim[1] = ~stlb_lru_final[0] &amp; stlb_lru_final[1];
85107                           assign stlb_victim[2] = stlb_lru_final[0] &amp; ~stlb_lru_final[2];
85108                           assign stlb_victim[3] = stlb_lru_final[0] &amp; stlb_lru_final[2];
85109                           assign stlb_lru_final[0] = (stlb_lru[0] &amp; ~(&amp;stlb_kp_valid_vec[3:2])) | (stlb_lru[0] &amp; (&amp;stlb_kp_valid_vec[1:0])) | ((&amp;stlb_kp_valid_vec[1:0]) &amp; ~(&amp;stlb_kp_valid_vec[3:2]));
85110                           assign stlb_lru_final[1] = (stlb_lru[1] &amp; ~(stlb_kp_valid_vec[1])) | (stlb_lru[1] &amp; (stlb_kp_valid_vec[0])) | ((stlb_kp_valid_vec[0]) &amp; ~(stlb_kp_valid_vec[1]));
85111                           assign stlb_lru_final[2] = (stlb_lru[2] &amp; ~(stlb_kp_valid_vec[3])) | (stlb_lru[2] &amp; (stlb_kp_valid_vec[2])) | ((stlb_kp_valid_vec[2]) &amp; ~(stlb_kp_valid_vec[3]));
85112                           assign stlb_lru_nx[0] = stlb_modified_lru ? ~stlb_lru[0] : |stlb_lru_hit[1:0];
85113                           assign stlb_lru_nx[1] = |stlb_lru_hit[1:0] ? stlb_lru_hit[0] : stlb_lru[1];
85114                           assign stlb_lru_nx[2] = |stlb_lru_hit[3:2] ? stlb_lru_hit[2] : stlb_lru[2];
85115                           for (l = 0; l &lt; (STLB_ENTRIES / 4); l = l + 1) begin:gen_stlb_lru
85116                               assign stlb_lru_arr_en[l] = (stlb_lru_idx == l[(STLB_RAM_AW - 1):0]) &amp; (stlb_kp_hit | stlb_kp_fill);
85117                               always @(posedge core_clk or negedge core_reset_n) begin
85118      1/1                          if (!core_reset_n) begin
85119      1/1                              stlb_lru_arr[l] &lt;= 3'b0;
85120                                   end
85121      1/1                          else if (stlb_lru_arr_en[l]) begin
85122      <font color = "red">0/1     ==>                      stlb_lru_arr[l] &lt;= stlb_lru_nx;</font>
85123                                   end
                        MISSING_ELSE
***repeat 1
85118      1/1                          if (!core_reset_n) begin
85119      1/1                              stlb_lru_arr[l] &lt;= 3'b0;
85120                                   end
85121      1/1                          else if (stlb_lru_arr_en[l]) begin
85122      <font color = "red">0/1     ==>                      stlb_lru_arr[l] &lt;= stlb_lru_nx;</font>
85123                                   end
                        MISSING_ELSE
***repeat 2
85118      1/1                          if (!core_reset_n) begin
85119      1/1                              stlb_lru_arr[l] &lt;= 3'b0;
85120                                   end
85121      1/1                          else if (stlb_lru_arr_en[l]) begin
85122      <font color = "red">0/1     ==>                      stlb_lru_arr[l] &lt;= stlb_lru_nx;</font>
85123                                   end
                        MISSING_ELSE
***repeat 3
85118      1/1                          if (!core_reset_n) begin
85119      1/1                              stlb_lru_arr[l] &lt;= 3'b0;
85120                                   end
85121      1/1                          else if (stlb_lru_arr_en[l]) begin
85122      <font color = "red">0/1     ==>                      stlb_lru_arr[l] &lt;= stlb_lru_nx;</font>
85123                                   end
                        MISSING_ELSE
***repeat 4
85118      1/1                          if (!core_reset_n) begin
85119      1/1                              stlb_lru_arr[l] &lt;= 3'b0;
85120                                   end
85121      1/1                          else if (stlb_lru_arr_en[l]) begin
85122      <font color = "red">0/1     ==>                      stlb_lru_arr[l] &lt;= stlb_lru_nx;</font>
85123                                   end
                        MISSING_ELSE
***repeat 5
85118      1/1                          if (!core_reset_n) begin
85119      1/1                              stlb_lru_arr[l] &lt;= 3'b0;
85120                                   end
85121      1/1                          else if (stlb_lru_arr_en[l]) begin
85122      <font color = "red">0/1     ==>                      stlb_lru_arr[l] &lt;= stlb_lru_nx;</font>
85123                                   end
                        MISSING_ELSE
***repeat 6
85118      1/1                          if (!core_reset_n) begin
85119      1/1                              stlb_lru_arr[l] &lt;= 3'b0;
85120                                   end
85121      1/1                          else if (stlb_lru_arr_en[l]) begin
85122      <font color = "red">0/1     ==>                      stlb_lru_arr[l] &lt;= stlb_lru_nx;</font>
85123                                   end
                        MISSING_ELSE
***repeat 7
85118      1/1                          if (!core_reset_n) begin
85119      1/1                              stlb_lru_arr[l] &lt;= 3'b0;
85120                                   end
85121      1/1                          else if (stlb_lru_arr_en[l]) begin
85122      <font color = "red">0/1     ==>                      stlb_lru_arr[l] &lt;= stlb_lru_nx;</font>
85123                                   end
                        MISSING_ELSE
85124                               end
85125                   
85126                           end
85127                           assign ptw_ram_wdata[STLB_VPN_MSB:STLB_VPN_LSB] = ptw_vpn[(VALEN - 1):12 + STLB_RAM_AW];
85128                           assign ptw_ram_wdata[STLB_ASID_MSB:STLB_ASID_LSB] = service_asid;
85129                           assign ptw_ram_wdata[STLB_VALID] = (ptw_ram_gnt &amp; stlb_kp_fill);
85130                           assign ptw_ram_wdata[STLB_PPN_MSB:STLB_PPN_LSB] = ptw_ppn_raw[(PALEN - 1):12];
85131                           assign ptw_ram_wdata[STLB_D_BIT] = ptw_d;
85132                           assign ptw_ram_wdata[STLB_A_BIT] = ptw_a;
85133                           assign ptw_ram_wdata[STLB_G_BIT] = ptw_g;
85134                           assign ptw_ram_wdata[STLB_U_BIT] = ptw_u;
85135                           assign ptw_ram_wdata[STLB_X_BIT] = ptw_x;
85136                           assign ptw_ram_wdata[STLB_W_BIT] = ptw_w;
85137                           assign ptw_ram_wdata[STLB_R_BIT] = ptw_r;
85138                           assign ptw_ram_wdata[STLB_V_BIT] = ~ptw_page_fault;
85139                           assign stlb_kp_replacement_vec[0] = stlb_victim[0] &amp; stlb_kp_fill &amp; stlb0_valid;
85140                           assign stlb_kp_replacement_vec[1] = stlb_victim[1] &amp; stlb_kp_fill &amp; stlb1_valid;
85141                           assign stlb_kp_replacement_vec[2] = stlb_victim[2] &amp; stlb_kp_fill &amp; stlb2_valid;
85142                           assign stlb_kp_replacement_vec[3] = stlb_victim[3] &amp; stlb_kp_fill &amp; stlb3_valid;
85143                           assign stlb0_valid = stlb0_ram_rdata[STLB_VALID];
85144                           assign stlb1_valid = stlb1_ram_rdata[STLB_VALID];
85145                           assign stlb2_valid = stlb2_ram_rdata[STLB_VALID];
85146                           assign stlb3_valid = stlb3_ram_rdata[STLB_VALID];
85147                           assign stlb_kp_valid_vec = {stlb3_valid,stlb2_valid,stlb1_valid,stlb0_valid};
85148                           assign stlb0_vpn = stlb0_ram_rdata[STLB_VPN_MSB:STLB_VPN_LSB];
85149                           assign stlb1_vpn = stlb1_ram_rdata[STLB_VPN_MSB:STLB_VPN_LSB];
85150                           assign stlb2_vpn = stlb2_ram_rdata[STLB_VPN_MSB:STLB_VPN_LSB];
85151                           assign stlb3_vpn = stlb3_ram_rdata[STLB_VPN_MSB:STLB_VPN_LSB];
85152                           assign stlb0_asid = stlb0_ram_rdata[STLB_ASID_MSB:STLB_ASID_LSB];
85153                           assign stlb1_asid = stlb1_ram_rdata[STLB_ASID_MSB:STLB_ASID_LSB];
85154                           assign stlb2_asid = stlb2_ram_rdata[STLB_ASID_MSB:STLB_ASID_LSB];
85155                           assign stlb3_asid = stlb3_ram_rdata[STLB_ASID_MSB:STLB_ASID_LSB];
85156                           assign stlb0_g = stlb0_ram_rdata[STLB_G_BIT];
85157                           assign stlb1_g = stlb1_ram_rdata[STLB_G_BIT];
85158                           assign stlb2_g = stlb2_ram_rdata[STLB_G_BIT];
85159                           assign stlb3_g = stlb3_ram_rdata[STLB_G_BIT];
85160                           assign stlb_sp_wdata = ptw_ram_wdata;
85161                           assign sfence_req = mmu_fence_req | self_reset;
85162                           assign sfence_va = mmu_fence_vaddr;
85163                           assign sfence_asid = mmu_fence_asid;
85164                           assign mmu_fence_done = sfence_done;
85165                           assign sfence_mode_flush_all = self_reset | (mmu_fence_mode == SFENCE_ALL_MODE);
85166                           assign sfence_mode_va = ~self_reset &amp; (mmu_fence_mode == SFENCE_VA_MODE);
85167                           assign sfence_mode_asid = ~self_reset &amp; (mmu_fence_mode == SFENCE_ASID_MODE);
85168                           assign sfence_mode_va_asid = ~self_reset &amp; (mmu_fence_mode == SFENCE_VA_ASID_MODE);
85169                           assign itlb_sfence_req = sfence_done;
85170                           assign itlb_sfence_mode_flush_all = sfence_mode_flush_all;
85171                           assign itlb_sfence_mode_va = sfence_mode_va;
85172                           assign dtlb_sfence_req = sfence_done;
85173                           assign dtlb_sfence_mode_flush_all = sfence_mode_flush_all;
85174                           assign dtlb_sfence_mode_va = sfence_mode_va;
85175                           wire [11:4] sfence_hit_vec;
85176                           always @(posedge core_clk or negedge core_reset_n) begin
85177      1/1                      if (!core_reset_n) begin
85178      1/1                          self_reset &lt;= 1'b1;
85179                               end
85180      1/1                      else if (sfence_done) begin
85181      1/1                          self_reset &lt;= 1'b0;
85182                               end
                        MISSING_ELSE
85183                           end
85184                   
85185                           assign sfence_hit_vec[11:4] = stlb_sp_hit_vec[11:4];
85186                           assign sfence_flush[STLB_SP_ENTRIES + 3:4] = {(STLB_SP_ENTRIES){sfence_done}} &amp; (sfence_mode_flush_all ? {(STLB_SP_ENTRIES){1'b1}} : sfence_hit_vec[(STLB_SP_ENTRIES + 3):4]);
85187                           always @(posedge core_clk or negedge core_reset_n) begin
85188      1/1                      if (!core_reset_n) begin
85189      1/1                          sfence_ram_req &lt;= 1'b0;
85190                               end
85191      1/1                      else if (sfence_req | sfence_done) begin
85192      1/1                          sfence_ram_req &lt;= ~sfence_done;
85193                               end
                        MISSING_ELSE
85194                           end
85195                   
85196                           assign ptw_req = stlb_ptw_req;
85197                           assign ptw_stlb_gnt = stlb_ptw_req;
85198                           assign ptw_path_en = ptw_idle &amp; ptw_req;
85199                           assign ptw_path_nx = stlb_sel_dtlb ? PTW_PATH_STLB_D : PTW_PATH_STLB_I;
85200                           always @(posedge core_clk or negedge core_reset_n) begin
85201      1/1                      if (!core_reset_n) begin
85202      1/1                          ptw_path &lt;= 1'b0;
85203                               end
85204      1/1                      else if (ptw_path_en) begin
85205      <font color = "red">0/1     ==>                  ptw_path &lt;= ptw_path_nx;</font>
85206                               end
                        MISSING_ELSE
85207                           end
85208                   
85209                           assign ptw_sel_stlb_i = ~ptw_idle &amp; (ptw_path == PTW_PATH_STLB_I);
85210                           assign ptw_sel_stlb_d = ~ptw_idle &amp; (ptw_path == PTW_PATH_STLB_D);
85211                           assign ptw_vpn_en = ptw_req &amp; ptw_idle;
85212                           wire [(VALEN - 1):12] ptw_vpn_nx_temp = {(VALEN - 12){ptw_stlb_gnt}} &amp; stlb_vpn[(VALEN - 1):12];
85213                           if ((VALEN - 12) &gt;= 36) begin:gen_ptw_vpn_nx
85214                               assign ptw_vpn_nx = ptw_vpn_nx_temp[47:12];
85215                           end
85216                           else begin:gen_ptw_vpn_nx_zext
85217                               kv_zero_ext #(
85218                                   .OW(36),
85219                                   .IW(VALEN - 12)
85220                               ) u_ptw_vpn_nx_zext (
85221                                   .out(ptw_vpn_nx),
85222                                   .in(ptw_vpn_nx_temp)
85223                               );
85224                           end
85225                           always @(posedge core_clk or negedge core_reset_n) begin
85226      1/1                      if (!core_reset_n) begin
85227      1/1                          ptw_vpn_reg &lt;= {(VALEN - 12){1'b0}};
85228                               end
85229      1/1                      else if (ptw_vpn_en) begin
85230      <font color = "red">0/1     ==>                  ptw_vpn_reg &lt;= ptw_vpn_nx[(VALEN - 1):12];</font>
85231                               end
                        MISSING_ELSE
85232                           end
85233                   
85234                           if ((VALEN - 12) &gt;= 36) begin:gen_ptw_vpn
85235                               assign ptw_vpn = ptw_vpn_reg[47:12];
85236                           end
85237                           else begin:gen_ptw_vpn_zext
85238                               kv_zero_ext #(
85239                                   .OW(36),
85240                                   .IW(VALEN - 12)
85241                               ) u_ptw_vpn_zext (
85242                                   .out(ptw_vpn),
85243                                   .in(ptw_vpn_reg)
85244                               );
85245                           end
85246                           always @(posedge core_clk or negedge core_reset_n) begin
85247      1/1                      if (!core_reset_n) begin
85248      1/1                          ptw_cs &lt;= ST_PTW_IDLE;
85249                               end
85250                               else begin
85251      1/1                          ptw_cs &lt;= ptw_ns;
85252                               end
85253                           end
85254                   
85255                           always @* begin
85256      1/1                      case (ptw_cs)
85257                                   ST_PTW_ADDR: begin
85258      <font color = "red">0/1     ==>                      if (ptw_mmu_req_ready | ptc_hit) begin</font>
85259      <font color = "red">0/1     ==>                          ptw_ns = ST_PTW_DATA;</font>
85260                                       end
85261                                       else begin
85262      <font color = "red">0/1     ==>                          ptw_ns = ST_PTW_ADDR;</font>
85263                                       end
85264                                   end
85265                                   ST_PTW_DATA: begin
85266      <font color = "red">0/1     ==>                      if (ptw_access_done | ptw_abort) begin</font>
85267      <font color = "red">0/1     ==>                          ptw_ns = ST_PTW_IDLE;</font>
85268                                       end
85269      <font color = "red">0/1     ==>                      else if (valid_lsu_ack | ptc_hit_d1) begin</font>
85270      <font color = "red">0/1     ==>                          ptw_ns = ST_PTW_ADDR;</font>
85271                                       end
85272                                       else begin
85273      <font color = "red">0/1     ==>                          ptw_ns = ST_PTW_DATA;</font>
85274                                       end
85275                                   end
85276                                   ST_PTW_IDLE: begin
85277      1/1                              if (ptw_stlb_gnt &amp; ~stlb_kill) begin
85278      <font color = "red">0/1     ==>                          ptw_ns = ST_PTW_ADDR;</font>
85279                                       end
85280                                       else begin
85281      1/1                                  ptw_ns = ST_PTW_IDLE;
85282                                       end
85283                                   end
85284      <font color = "red">0/1     ==>                  default: ptw_ns = 2'b0;</font>
85285                               endcase
85286                           end
85287                   
85288                           assign ptw_idle = (ptw_cs == ST_PTW_IDLE);
85289                           assign ptw_addr_phase = (ptw_cs == ST_PTW_ADDR);
85290                           assign ptw_data_phase = (ptw_cs == ST_PTW_DATA);
85291                           assign ptw_level_rst = ptw_req &amp; ptw_idle;
85292                           assign ptw_level_dec = valid_pte;
85293                           assign ptw_level_nx = ptw_level_rst ? {service_mode[3],service_mode[0]} : ptw_level_dec ? ptw_level - 2'd1 : ptw_level;
85294                           always @(posedge core_clk or negedge core_reset_n) begin
85295      1/1                      if (!core_reset_n) begin
85296      1/1                          ptw_level_reg &lt;= 2'b0;
85297                               end
85298                               else begin
85299      1/1                          ptw_level_reg &lt;= ptw_level_nx;
85300                               end
85301                           end
85302                   
85303                           assign ptw_level = ((MMU_SCHEME_INT == 1)) ? {1'b0,ptw_level_reg[0]} : {ptw_level_reg};
85304                           assign pte_ppn_en = (ptw_req &amp; ptw_idle) | valid_pte;
85305                           assign pte_ppn_nx = ptw_idle ? service_ppn : pte_rdata[PTE_PPN_MSB:PTE_PPN_LSB];
85306                           always @(posedge core_clk or negedge core_reset_n) begin
85307      1/1                      if (!core_reset_n) begin
85308      1/1                          pte_ppn_reg &lt;= {(PALEN - 12){1'b0}};
85309                               end
85310      1/1                      else if (pte_ppn_en) begin
85311      <font color = "red">0/1     ==>                  pte_ppn_reg &lt;= pte_ppn_nx;</font>
85312                               end
                        MISSING_ELSE
85313                           end
85314                   
85315                           assign pte_ppn = pte_ppn_reg;
85316                           assign pte_offset_en = pte_ppn_en;
85317                           always @(posedge core_clk or negedge core_reset_n) begin
85318      1/1                      if (!core_reset_n) begin
85319      1/1                          pte_offset_reg &lt;= {(12 - LSU_ADDR_LSB){1'b0}};
85320                               end
85321      1/1                      else if (pte_offset_en) begin
85322      <font color = "red">0/1     ==>                  pte_offset_reg &lt;= pte_offset_nx;</font>
85323                               end
                        MISSING_ELSE
85324                           end
85325                   
85326                           assign pte_offset = pte_offset_reg;
85327                           assign ptw_global_set = valid_pte &amp; pte_rdata[PTE_G];
85328                           assign ptw_global_clr = ptw_req &amp; ptw_idle;
85329                           assign ptw_global_nx = (ptw_global_set | ptw_global_reg) &amp; ~ptw_global_clr;
85330                           always @(posedge core_clk or negedge core_reset_n) begin
85331      1/1                      if (!core_reset_n) begin
85332      1/1                          ptw_global_reg &lt;= 1'b0;
85333                               end
85334                               else begin
85335      1/1                          ptw_global_reg &lt;= ptw_global_nx;
85336                               end
85337                           end
85338                   
85339                           assign ptw_global = ptw_global_reg;
85340                           assign pte_rdata = ({(PTE_MSB + 1){ptc_pfhit_d1}} &amp; ptc_pf_rdata) | ({(PTE_MSB + 1){ptc_ihit_d1}} &amp; ptc_irdata) | ({(PTE_MSB + 1){ptc_dhit_d1}} &amp; ptc_drdata) | ({(PTE_MSB + 1){valid_lsu_ack}} &amp; lsu_rdata);
85341                           if ((PTE_MSB - PTE_PPN_LSB + 1) &gt;= 36) begin:gen_ptw_ppn_raw
85342                               assign ptw_ppn_raw = pte_rdata[PTE_PPN_LSB +:36];
85343                           end
85344                           else begin:gen_ptw_ppn_raw_zext
85345                               kv_zero_ext #(
85346                                   .OW(36),
85347                                   .IW(PTE_MSB - PTE_PPN_LSB + 1)
85348                               ) u_ptw_ppn_raw_zext (
85349                                   .out(ptw_ppn_raw),
85350                                   .in(pte_rdata[PTE_MSB:PTE_PPN_LSB])
85351                               );
85352                           end
85353                           assign ptw_ppn_mask[VPN3_MSB:VPN3_LSB] = {(VPN3_MSB - VPN3_LSB + 1){1'b0}};
85354                           assign ptw_ppn_mask[VPN2_MSB:VPN2_LSB] = {(VPN2_MSB - VPN2_LSB + 1){ptw_is_terapage}};
85355                           assign ptw_ppn_mask[VPN1_MSB:VPN1_LSB] = {(VPN1_MSB - VPN1_LSB + 1){ptw_is_terapage | ptw_is_gigapage}};
85356                           assign ptw_ppn_mask[VPN0_MSB:VPN0_LSB] = {(VPN0_MSB - VPN0_LSB + 1){ptw_is_terapage | ptw_is_gigapage | ptw_is_megapage}};
85357                           assign ptw_ppn = ptw_ppn_raw[(PALEN - 1):12] | (ptw_vpn[(PALEN - 1):12] &amp; ptw_ppn_mask[(PALEN - 1):12]);
85358                           assign ptw_d = pte_rdata[PTE_D];
85359                           assign ptw_a = pte_rdata[PTE_A];
85360                           assign ptw_g = pte_rdata[PTE_G] | ptw_global;
85361                           assign ptw_u = pte_rdata[PTE_U];
85362                           assign ptw_x = pte_rdata[PTE_X];
85363                           assign ptw_w = pte_rdata[PTE_W];
85364                           assign ptw_r = pte_rdata[PTE_R];
85365                           assign ptw_v = pte_rdata[PTE_V];
85366                           assign ptw_ps = ptw_level;
85367                           if ((MMU_SCHEME_INT == 1)) begin:gen_pte_offset_sv32
85368                               assign pte_offset_nx = ({(12 - LSU_ADDR_LSB){ptw_idle}} &amp; ptw_vpn_nx[VPN1_MSB:VPN1_LSB]) | ({(12 - LSU_ADDR_LSB){~ptw_idle}} &amp; ptw_vpn[VPN0_MSB:VPN0_LSB]);
85369                           end
85370                           else begin:gen_pte_offset_sv39_sv48
85371                               assign pte_offset_nx = ({(12 - LSU_ADDR_LSB){ptw_idle &amp; (service_mode == SATP_MODE_SV48) &amp; TERAPAGE_EXIST}} &amp; ptw_vpn_nx[VPN3_MSB:VPN3_LSB]) | ({(12 - LSU_ADDR_LSB){ptw_idle &amp; (service_mode == SATP_MODE_SV39) &amp; GIGAPAGE_EXIST}} &amp; ptw_vpn_nx[VPN2_MSB:VPN2_LSB]) | ({(12 - LSU_ADDR_LSB){~ptw_idle &amp; (ptw_level == 2'd3) &amp; TERAPAGE_EXIST}} &amp; ptw_vpn[VPN2_MSB:VPN2_LSB]) | ({(12 - LSU_ADDR_LSB){~ptw_idle &amp; (ptw_level == 2'd2) &amp; GIGAPAGE_EXIST}} &amp; ptw_vpn[VPN1_MSB:VPN1_LSB]) | ({(12 - LSU_ADDR_LSB){~ptw_idle &amp; (ptw_level == 2'd1)}} &amp; ptw_vpn[VPN0_MSB:VPN0_LSB]);
85372                           end
85373                           assign ptw_leaf_pte = ptw_x | ptw_w | ptw_r | (ptw_level == 2'b0);
85374                           assign ptw_abort = ptw_access_fault | (valid_pte &amp; ptw_page_fault &amp; (|ptw_level));
85375                           assign ptw_access_done = valid_pte &amp; ptw_leaf_pte;
85376                           assign valid_lsu_ack = ptw_mmu_resp_valid &amp; ~ptw_access_fault;
85377                           assign valid_pte = valid_lsu_ack | ptc_hit_d1;
85378                           if (32 &gt; PTE_SIZE) begin:gen_lsu_rdata_select
85379                               wire [PTE_MSB:0] lsu_rdata_entry[0:LSU_DATA_ENTRY_COUNT - 1];
85380                               wire [(LSU_ALIGNED_ADDR_LSB - LSU_ADDR_LSB - 1):0] lsu_rdata_entry_index;
85381                               wire [(LSU_ALIGNED_ADDR_LSB - LSU_ADDR_LSB - 1):0] lsu_rdata_entry_index_pf;
85382                               wire [LSU_ALIGNED_ADDR_LSB - LSU_ADDR_LSB:0] lsu_rdata_entry_index_pf_mask;
85383                               for (i = 0; i &lt; LSU_DATA_ENTRY_COUNT; i = i + 1) begin:gen_lsu_rdata_entries
85384                                   assign lsu_rdata_entry[i] = ptw_mmu_resp_data[(i * PTE_SIZE) +:PTE_SIZE];
85385                               end
85386                               assign lsu_rdata_entry_index = mmu_ptw_req_pa[(LSU_ALIGNED_ADDR_LSB - 1):LSU_ADDR_LSB];
85387                               assign lsu_rdata_entry_index_pf = mmu_ptw_req_pa[(LSU_ALIGNED_ADDR_LSB - 1):LSU_ADDR_LSB] | lsu_rdata_entry_index_pf_mask[(LSU_ALIGNED_ADDR_LSB - LSU_ADDR_LSB - 1):0];
85388                               assign lsu_rdata_entry_index_pf_mask = {{(LSU_ALIGNED_ADDR_LSB - LSU_ADDR_LSB){1'b0}},1'b1};
85389                               assign lsu_rdata = lsu_rdata_entry[lsu_rdata_entry_index];
85390                               assign lsu_rdata_pf = lsu_rdata_entry[lsu_rdata_entry_index_pf];
85391                               assign ptc_pf_en = ~lsu_rdata_entry_index[0];
85392                           end
85393                           else begin:gen_lsu_rdata
85394                               assign lsu_rdata = ptw_mmu_resp_data;
85395                               assign lsu_rdata_pf = ptw_mmu_resp_data;
85396                               assign ptc_pf_en = 1'b0;
85397                           end
85398                           assign ptw_is_kilopage = (ptw_ps == KILOPAGE);
85399                           assign ptw_is_megapage = (ptw_ps == MEGAPAGE);
85400                           assign ptw_is_gigapage = (ptw_ps == GIGAPAGE) &amp; GIGAPAGE_EXIST;
85401                           assign ptw_is_terapage = (ptw_ps == TERAPAGE) &amp; TERAPAGE_EXIST;
85402                           assign ptw_misalign_fault = (|ptw_ppn_raw[VPN0_MSB:VPN0_LSB]) &amp; ptw_is_megapage | (|ptw_ppn_raw[VPN1_MSB:VPN0_LSB]) &amp; ptw_is_gigapage | (|ptw_ppn_raw[VPN2_MSB:VPN0_LSB]) &amp; ptw_is_terapage;
85403                           assign ptw_stlb_i_ack = ptw_sel_stlb_i &amp; ptw_access_done &amp; ~ptw_abort;
85404                           assign ptw_stlb_d_ack = ptw_sel_stlb_d &amp; ptw_access_done &amp; ~ptw_abort;
85405                           assign ptw_stlb_ack = ptw_stlb_i_ack | ptw_stlb_d_ack;
85406                           assign ptw_access_fault = ptw_data_phase &amp; ptw_mmu_resp_valid &amp; ptw_mmu_resp_status[0];
85407                           assign ptw_mdcause = {3{ptw_data_phase &amp; ptw_mmu_resp_valid}} &amp; ptw_mmu_resp_status[3:1];
85408                           assign ptw_ecc_code = {8{ptw_data_phase &amp; ptw_mmu_resp_valid}} &amp; ptw_mmu_resp_status[11:4];
85409                           assign ptw_ecc_corr = ptw_data_phase &amp; ptw_mmu_resp_valid &amp; ptw_mmu_resp_status[12];
85410                           assign ptw_ecc_ramid = {4{ptw_data_phase &amp; ptw_mmu_resp_valid}} &amp; ptw_mmu_resp_status[16:13];
85411                           assign ptw_page_fault = valid_pte &amp; ((~ptw_v) | (ptw_leaf_pte &amp; ptw_misalign_fault) | (ptw_w &amp; ~ptw_r)) &amp; ~(ptw_access_fault);
85412                           assign ptw_stlb_i_abort = ptw_sel_stlb_i &amp; ptw_abort;
85413                           assign ptw_stlb_d_abort = ptw_sel_stlb_d &amp; ptw_abort;
85414                           assign ptw_ram_req = ptw_stlb_ack &amp; ptw_is_kilopage;
85415                           assign ptw_ram_idx = ptw_vpn[(STLB_RAM_AW + VPN0_LSB - 1):12];
85416                           assign stlb_kp_fill = ptw_stlb_ack &amp; ptw_is_kilopage;
85417                           assign stlb_sp_fill = ptw_stlb_ack &amp; ~ptw_is_kilopage;
85418                           assign block_lsu_req = ptc_hit;
85419                           assign mmu_ptw_req_valid = ptw_addr_phase &amp; ~block_lsu_req;
85420                           assign mmu_ptw_req_pa = {pte_ppn,pte_offset,{LSU_ADDR_LSB{1'b0}}};
85421                           assign ptc_ifill = ptw_sel_stlb_i &amp; valid_lsu_ack &amp; ptw_v &amp; ~ptw_leaf_pte;
85422                           assign ptc_dfill = ptw_sel_stlb_d &amp; valid_lsu_ack &amp; ptw_v &amp; ~ptw_leaf_pte;
85423                           assign ptc_irdata = {(PTE_MSB + 1){(ptw_level == 2'd1)}} &amp; ptc_l1i_rdata | {(PTE_MSB + 1){(ptw_level == 2'd2)}} &amp; ptc_l2i_rdata | {(PTE_MSB + 1){(ptw_level == 2'd3)}} &amp; ptc_l3i_rdata;
85424                           assign ptc_drdata = {(PTE_MSB + 1){(ptw_level == 2'd1)}} &amp; ptc_l1d_rdata | {(PTE_MSB + 1){(ptw_level == 2'd2)}} &amp; ptc_l2d_rdata | {(PTE_MSB + 1){(ptw_level == 2'd3)}} &amp; ptc_l3d_rdata;
85425                           assign ptc_itag = {(PALEN - LSU_ADDR_LSB){(ptw_level == 2'd1)}} &amp; ptc_l1i_tag | {(PALEN - LSU_ADDR_LSB){(ptw_level == 2'd2)}} &amp; ptc_l2i_tag | {(PALEN - LSU_ADDR_LSB){(ptw_level == 2'd3)}} &amp; ptc_l3i_tag;
85426                           assign ptc_dtag = {(PALEN - LSU_ADDR_LSB){(ptw_level == 2'd1)}} &amp; ptc_l1d_tag | {(PALEN - LSU_ADDR_LSB){(ptw_level == 2'd2)}} &amp; ptc_l2d_tag | {(PALEN - LSU_ADDR_LSB){(ptw_level == 2'd3)}} &amp; ptc_l3d_tag;
85427                           assign ptc_ihit = (mmu_ptw_req_pa[(PALEN - 1):LSU_ADDR_LSB] == ptc_itag) &amp; ptc_irdata[PTE_V];
85428                           assign ptc_dhit = (mmu_ptw_req_pa[(PALEN - 1):LSU_ADDR_LSB] == ptc_dtag) &amp; ptc_drdata[PTE_V];
85429                           assign ptc_pfhit = (mmu_ptw_req_pa[(PALEN - 1):LSU_ADDR_LSB] == ptc_pf_tag) &amp; ptc_pf_rdata[PTE_V];
85430                           assign ptc_hit = ptw_addr_phase &amp; (ptc_ihit | ptc_dhit | ptc_pfhit);
85431                           always @(posedge core_clk or negedge core_reset_n) begin
85432      1/1                      if (!core_reset_n) begin
85433      1/1                          ptc_ihit_d1 &lt;= 1'b0;
85434      1/1                          ptc_dhit_d1 &lt;= 1'b0;
85435      1/1                          ptc_pfhit_d1 &lt;= 1'b0;
85436      1/1                          ptc_hit_d1 &lt;= 1'b0;
85437                               end
85438                               else begin
85439      1/1                          ptc_ihit_d1 &lt;= ptc_ihit;
85440      1/1                          ptc_dhit_d1 &lt;= ptc_dhit;
85441      1/1                          ptc_pfhit_d1 &lt;= ptc_pfhit;
85442      1/1                          ptc_hit_d1 &lt;= ptc_hit;
85443                               end
85444                           end
85445                   
85446                           reg mmu_csr_mitlb_access_reg;
85447                           reg mmu_csr_mitlb_miss_reg;
85448                           reg mmu_csr_mdtlb_access_reg;
85449                           reg mmu_csr_mdtlb_miss_reg;
85450                           wire mmu_csr_mitlb_access_nx;
85451                           wire mmu_csr_mitlb_miss_nx;
85452                           wire mmu_csr_mdtlb_access_nx;
85453                           wire mmu_csr_mdtlb_miss_nx;
85454                           always @(posedge core_clk or negedge core_reset_n) begin
85455      1/1                      if (!core_reset_n) begin
85456      1/1                          mmu_csr_mitlb_access_reg &lt;= 1'b0;
85457      1/1                          mmu_csr_mitlb_miss_reg &lt;= 1'b0;
85458      1/1                          mmu_csr_mdtlb_access_reg &lt;= 1'b0;
85459      1/1                          mmu_csr_mdtlb_miss_reg &lt;= 1'b0;
85460                               end
85461                               else begin
85462      1/1                          mmu_csr_mitlb_access_reg &lt;= mmu_csr_mitlb_access_nx;
85463      1/1                          mmu_csr_mitlb_miss_reg &lt;= mmu_csr_mitlb_miss_nx;
85464      1/1                          mmu_csr_mdtlb_access_reg &lt;= mmu_csr_mdtlb_access_nx;
85465      1/1                          mmu_csr_mdtlb_miss_reg &lt;= mmu_csr_mdtlb_miss_nx;
85466                               end
85467                           end
85468                   
85469                           assign mmu_csr_mitlb_access_nx = stlb_itlb_gnt &amp; stlb_idle;
85470                           assign mmu_csr_mitlb_miss_nx = stlb_sel_itlb &amp; stlb_ptw_req &amp; ptw_idle;
85471                           assign mmu_csr_mdtlb_access_nx = stlb_dtlb_gnt &amp; stlb_idle;
85472                           assign mmu_csr_mdtlb_miss_nx = stlb_sel_dtlb &amp; stlb_ptw_req &amp; ptw_idle;
85473                           assign mmu_csr_mitlb_access = mmu_csr_mitlb_access_reg;
85474                           assign mmu_csr_mitlb_miss = mmu_csr_mitlb_miss_reg;
85475                           assign mmu_csr_mdtlb_access = mmu_csr_mdtlb_access_reg;
85476                           assign mmu_csr_mdtlb_miss = mmu_csr_mdtlb_miss_reg;
85477                           wire ptc_l1i_fill;
85478                           wire ptc_l1d_fill;
85479                           reg ptc_l1i_v;
85480                           reg ptc_l1d_v;
85481                           wire ptc_l1i_v_clr;
85482                           wire ptc_l1d_v_clr;
85483                           wire ptc_l1i_v_nx;
85484                           wire ptc_l1d_v_nx;
85485                           reg [(PALEN - 1):LSU_ADDR_LSB] ptc_l1i_tag_reg;
85486                           reg [(PALEN - 1):LSU_ADDR_LSB] ptc_l1d_tag_reg;
85487                           reg [(PALEN - 1):12] ptc_l1i_ppn;
85488                           reg [(PALEN - 1):12] ptc_l1d_ppn;
85489                           reg ptc_l1i_g;
85490                           reg ptc_l1d_g;
85491                           assign ptc_l1i_fill = ptc_ifill &amp; (ptw_level == 2'd1);
85492                           assign ptc_l1d_fill = ptc_dfill &amp; (ptw_level == 2'd1);
85493                           assign ptc_l1i_v_clr = sfence_done &amp; (sfence_mode_flush_all | (sfence_mode_asid &amp; ~ptc_l1i_g));
85494                           assign ptc_l1d_v_clr = sfence_done &amp; (sfence_mode_flush_all | (sfence_mode_asid &amp; ~ptc_l1d_g));
85495                           assign ptc_l1i_v_nx = (ptc_l1i_fill | ptc_l1i_v) &amp; ~ptc_l1i_v_clr;
85496                           assign ptc_l1d_v_nx = (ptc_l1d_fill | ptc_l1d_v) &amp; ~ptc_l1d_v_clr;
85497                           always @(posedge core_clk or negedge core_reset_n) begin
85498      1/1                      if (!core_reset_n) begin
85499      1/1                          ptc_l1i_v &lt;= 1'b0;
85500                               end
85501                               else begin
85502      1/1                          ptc_l1i_v &lt;= ptc_l1i_v_nx;
85503                               end
85504                           end
85505                   
85506                           always @(posedge core_clk or negedge core_reset_n) begin
85507      1/1                      if (!core_reset_n) begin
85508      1/1                          ptc_l1d_v &lt;= 1'b0;
85509                               end
85510                               else begin
85511      1/1                          ptc_l1d_v &lt;= ptc_l1d_v_nx;
85512                               end
85513                           end
85514                   
85515                           always @(posedge core_clk or negedge core_reset_n) begin
85516      1/1                      if (!core_reset_n) begin
85517      1/1                          ptc_l1i_g &lt;= 1'b0;
85518                               end
85519      1/1                      else if (ptc_l1i_fill) begin
85520      <font color = "red">0/1     ==>                  ptc_l1i_g &lt;= lsu_rdata[PTE_G] | ptw_global;</font>
85521                               end
                        MISSING_ELSE
85522                           end
85523                   
85524                           always @(posedge core_clk) begin
85525      1/1                      if (ptc_l1i_fill) begin
85526      <font color = "red">0/1     ==>                  ptc_l1i_tag_reg &lt;= mmu_ptw_req_pa[(PALEN - 1):LSU_ADDR_LSB];</font>
85527      <font color = "red">0/1     ==>                  ptc_l1i_ppn &lt;= lsu_rdata[PTE_PPN_MSB:PTE_PPN_LSB];</font>
85528                               end
                        MISSING_ELSE
85529                           end
85530                   
85531                           always @(posedge core_clk or negedge core_reset_n) begin
85532      1/1                      if (!core_reset_n) begin
85533      1/1                          ptc_l1d_g &lt;= 1'b0;
85534                               end
85535      1/1                      else if (ptc_l1d_fill) begin
85536      <font color = "red">0/1     ==>                  ptc_l1d_g &lt;= lsu_rdata[PTE_G] | ptw_global;</font>
85537                               end
                        MISSING_ELSE
85538                           end
85539                   
85540                           always @(posedge core_clk) begin
85541      1/1                      if (ptc_l1d_fill) begin
85542      <font color = "red">0/1     ==>                  ptc_l1d_tag_reg &lt;= mmu_ptw_req_pa[(PALEN - 1):LSU_ADDR_LSB];</font>
85543      <font color = "red">0/1     ==>                  ptc_l1d_ppn &lt;= lsu_rdata[PTE_PPN_MSB:PTE_PPN_LSB];</font>
85544                               end
                        MISSING_ELSE
85545                           end
85546                   
85547                           assign ptc_l1i_tag = ptc_l1i_tag_reg;
85548                           assign ptc_l1i_rdata[PTE_V] = ptc_l1i_v;
85549                           assign ptc_l1i_rdata[PTE_R] = 1'b0;
85550                           assign ptc_l1i_rdata[PTE_W] = 1'b0;
85551                           assign ptc_l1i_rdata[PTE_X] = 1'b0;
85552                           assign ptc_l1i_rdata[PTE_U] = 1'b0;
85553                           assign ptc_l1i_rdata[PTE_G] = ptc_l1i_g;
85554                           assign ptc_l1i_rdata[PTE_A] = 1'b0;
85555                           assign ptc_l1i_rdata[PTE_D] = 1'b0;
85556                           assign ptc_l1i_rdata[PTE_RESERVED_MSB:PTE_RESERVED_LSB] = {(PTE_RESERVED_MSB - PTE_RESERVED_LSB + 1){1'b0}};
85557                           kv_zero_ext #(
85558                               .OW(PTE_MSB - PTE_PPN_LSB + 1),
85559                               .IW(PALEN - 12)
85560                           ) u_ptc_l1i_ppn_zext (
85561                               .out(ptc_l1i_rdata[PTE_MSB:PTE_PPN_LSB]),
85562                               .in(ptc_l1i_ppn)
85563                           );
85564                           assign ptc_l1d_tag = ptc_l1d_tag_reg;
85565                           assign ptc_l1d_rdata[PTE_V] = ptc_l1d_v;
85566                           assign ptc_l1d_rdata[PTE_R] = 1'b0;
85567                           assign ptc_l1d_rdata[PTE_W] = 1'b0;
85568                           assign ptc_l1d_rdata[PTE_X] = 1'b0;
85569                           assign ptc_l1d_rdata[PTE_U] = 1'b0;
85570                           assign ptc_l1d_rdata[PTE_G] = ptc_l1d_g;
85571                           assign ptc_l1d_rdata[PTE_A] = 1'b0;
85572                           assign ptc_l1d_rdata[PTE_D] = 1'b0;
85573                           assign ptc_l1d_rdata[PTE_RESERVED_MSB:PTE_RESERVED_LSB] = {(PTE_RESERVED_MSB - PTE_RESERVED_LSB + 1){1'b0}};
85574                           kv_zero_ext #(
85575                               .OW(PTE_MSB - PTE_PPN_LSB + 1),
85576                               .IW(PALEN - 12)
85577                           ) u_ptc_l1d_ppn_zext (
85578                               .out(ptc_l1d_rdata[PTE_MSB:PTE_PPN_LSB]),
85579                               .in(ptc_l1d_ppn)
85580                           );
85581                           if ((MMU_SCHEME_INT != 1)) begin:gen_ptc_l2_rdata
85582                               wire ptc_l2i_fill;
85583                               wire ptc_l2d_fill;
85584                               reg ptc_l2i_v;
85585                               reg ptc_l2d_v;
85586                               wire ptc_l2i_v_clr;
85587                               wire ptc_l2d_v_clr;
85588                               wire ptc_l2i_v_nx;
85589                               wire ptc_l2d_v_nx;
85590                               reg [(PALEN - 1):LSU_ADDR_LSB] ptc_l2i_tag_reg;
85591                               reg [(PALEN - 1):LSU_ADDR_LSB] ptc_l2d_tag_reg;
85592                               reg [(PALEN - 1):12] ptc_l2i_ppn;
85593                               reg [(PALEN - 1):12] ptc_l2d_ppn;
85594                               reg ptc_l2i_g;
85595                               reg ptc_l2d_g;
85596                               assign ptc_l2i_fill = ptc_ifill &amp; (ptw_level == 2'd2);
85597                               assign ptc_l2d_fill = ptc_dfill &amp; (ptw_level == 2'd2);
85598                               assign ptc_l2i_v_clr = sfence_done &amp; (sfence_mode_flush_all | (sfence_mode_asid &amp; ~ptc_l2i_g));
85599                               assign ptc_l2d_v_clr = sfence_done &amp; (sfence_mode_flush_all | (sfence_mode_asid &amp; ~ptc_l2d_g));
85600                               assign ptc_l2i_v_nx = (ptc_l2i_fill | ptc_l2i_v) &amp; ~ptc_l2i_v_clr;
85601                               assign ptc_l2d_v_nx = (ptc_l2d_fill | ptc_l2d_v) &amp; ~ptc_l2d_v_clr;
85602                               always @(posedge core_clk or negedge core_reset_n) begin
85603                                   if (!core_reset_n) begin
85604                                       ptc_l2i_v &lt;= 1'b0;
85605                                   end
85606                                   else begin
85607                                       ptc_l2i_v &lt;= ptc_l2i_v_nx;
85608                                   end
85609                               end
85610                   
85611                               always @(posedge core_clk or negedge core_reset_n) begin
85612                                   if (!core_reset_n) begin
85613                                       ptc_l2d_v &lt;= 1'b0;
85614                                   end
85615                                   else begin
85616                                       ptc_l2d_v &lt;= ptc_l2d_v_nx;
85617                                   end
85618                               end
85619                   
85620                               always @(posedge core_clk or negedge core_reset_n) begin
85621                                   if (!core_reset_n) begin
85622                                       ptc_l2i_g &lt;= 1'b0;
85623                                   end
85624                                   else if (ptc_l2i_fill) begin
85625                                       ptc_l2i_g &lt;= lsu_rdata[PTE_G] | ptw_global;
85626                                   end
85627                               end
85628                   
85629                               always @(posedge core_clk) begin
85630                                   if (ptc_l2i_fill) begin
85631                                       ptc_l2i_tag_reg &lt;= mmu_ptw_req_pa[(PALEN - 1):LSU_ADDR_LSB];
85632                                       ptc_l2i_ppn &lt;= lsu_rdata[PTE_PPN_MSB:PTE_PPN_LSB];
85633                                   end
85634                               end
85635                   
85636                               always @(posedge core_clk or negedge core_reset_n) begin
85637                                   if (!core_reset_n) begin
85638                                       ptc_l2d_g &lt;= 1'b0;
85639                                   end
85640                                   else if (ptc_l2d_fill) begin
85641                                       ptc_l2d_g &lt;= lsu_rdata[PTE_G] | ptw_global;
85642                                   end
85643                               end
85644                   
85645                               always @(posedge core_clk) begin
85646                                   if (ptc_l2d_fill) begin
85647                                       ptc_l2d_tag_reg &lt;= mmu_ptw_req_pa[(PALEN - 1):LSU_ADDR_LSB];
85648                                       ptc_l2d_ppn &lt;= lsu_rdata[PTE_PPN_MSB:PTE_PPN_LSB];
85649                                   end
85650                               end
85651                   
85652                               assign ptc_l2i_tag = ptc_l2i_tag_reg;
85653                               assign ptc_l2i_rdata[PTE_V] = ptc_l2i_v;
85654                               assign ptc_l2i_rdata[PTE_R] = 1'b0;
85655                               assign ptc_l2i_rdata[PTE_W] = 1'b0;
85656                               assign ptc_l2i_rdata[PTE_X] = 1'b0;
85657                               assign ptc_l2i_rdata[PTE_U] = 1'b0;
85658                               assign ptc_l2i_rdata[PTE_G] = ptc_l2i_g;
85659                               assign ptc_l2i_rdata[PTE_A] = 1'b0;
85660                               assign ptc_l2i_rdata[PTE_D] = 1'b0;
85661                               assign ptc_l2i_rdata[PTE_RESERVED_MSB:PTE_RESERVED_LSB] = {(PTE_RESERVED_MSB - PTE_RESERVED_LSB + 1){1'b0}};
85662                               kv_zero_ext #(
85663                                   .OW(PTE_MSB - PTE_PPN_LSB + 1),
85664                                   .IW(PALEN - 12)
85665                               ) u_ptc_l2i_ppn_zext (
85666                                   .out(ptc_l2i_rdata[PTE_MSB:PTE_PPN_LSB]),
85667                                   .in(ptc_l2i_ppn)
85668                               );
85669                               assign ptc_l2d_tag = ptc_l2d_tag_reg;
85670                               assign ptc_l2d_rdata[PTE_V] = ptc_l2d_v;
85671                               assign ptc_l2d_rdata[PTE_R] = 1'b0;
85672                               assign ptc_l2d_rdata[PTE_W] = 1'b0;
85673                               assign ptc_l2d_rdata[PTE_X] = 1'b0;
85674                               assign ptc_l2d_rdata[PTE_U] = 1'b0;
85675                               assign ptc_l2d_rdata[PTE_G] = ptc_l2d_g;
85676                               assign ptc_l2d_rdata[PTE_A] = 1'b0;
85677                               assign ptc_l2d_rdata[PTE_D] = 1'b0;
85678                               assign ptc_l2d_rdata[PTE_RESERVED_MSB:PTE_RESERVED_LSB] = {(PTE_RESERVED_MSB - PTE_RESERVED_LSB + 1){1'b0}};
85679                               kv_zero_ext #(
85680                                   .OW(PTE_MSB - PTE_PPN_LSB + 1),
85681                                   .IW(PALEN - 12)
85682                               ) u_ptc_l2d_ppn_zext (
85683                                   .out(ptc_l2d_rdata[PTE_MSB:PTE_PPN_LSB]),
85684                                   .in(ptc_l2d_ppn)
85685                               );
85686                           end
85687                           else begin
85688                               assign ptc_l2i_tag = {(PALEN - LSU_ADDR_LSB){1'b0}};
85689                               assign ptc_l2i_rdata = {(PTE_MSB + 1){1'b0}};
85690                               assign ptc_l2d_tag = {(PALEN - LSU_ADDR_LSB){1'b0}};
85691                               assign ptc_l2d_rdata = {(PTE_MSB + 1){1'b0}};
85692                           end
85693                           if ((MMU_SCHEME_INT != 1)) begin:gen_ptc_l3_rdata
85694                               wire ptc_l3i_fill;
85695                               wire ptc_l3d_fill;
85696                               reg ptc_l3i_v;
85697                               reg ptc_l3d_v;
85698                               wire ptc_l3i_v_clr;
85699                               wire ptc_l3d_v_clr;
85700                               wire ptc_l3i_v_nx;
85701                               wire ptc_l3d_v_nx;
85702                               reg [(PALEN - 1):LSU_ADDR_LSB] ptc_l3i_tag_reg;
85703                               reg [(PALEN - 1):LSU_ADDR_LSB] ptc_l3d_tag_reg;
85704                               reg [(PALEN - 1):12] ptc_l3i_ppn;
85705                               reg [(PALEN - 1):12] ptc_l3d_ppn;
85706                               reg ptc_l3i_g;
85707                               reg ptc_l3d_g;
85708                               assign ptc_l3i_fill = ptc_ifill &amp; (ptw_level == 2'd3);
85709                               assign ptc_l3d_fill = ptc_dfill &amp; (ptw_level == 2'd3);
85710                               assign ptc_l3i_v_clr = sfence_done &amp; (sfence_mode_flush_all | (sfence_mode_asid &amp; ~ptc_l3i_g));
85711                               assign ptc_l3d_v_clr = sfence_done &amp; (sfence_mode_flush_all | (sfence_mode_asid &amp; ~ptc_l3d_g));
85712                               assign ptc_l3i_v_nx = (ptc_l3i_fill | ptc_l3i_v) &amp; ~ptc_l3i_v_clr;
85713                               assign ptc_l3d_v_nx = (ptc_l3d_fill | ptc_l3d_v) &amp; ~ptc_l3d_v_clr;
85714                               always @(posedge core_clk or negedge core_reset_n) begin
85715                                   if (!core_reset_n) begin
85716                                       ptc_l3i_v &lt;= 1'b0;
85717                                   end
85718                                   else begin
85719                                       ptc_l3i_v &lt;= ptc_l3i_v_nx;
85720                                   end
85721                               end
85722                   
85723                               always @(posedge core_clk or negedge core_reset_n) begin
85724                                   if (!core_reset_n) begin
85725                                       ptc_l3d_v &lt;= 1'b0;
85726                                   end
85727                                   else begin
85728                                       ptc_l3d_v &lt;= ptc_l3d_v_nx;
85729                                   end
85730                               end
85731                   
85732                               always @(posedge core_clk or negedge core_reset_n) begin
85733                                   if (!core_reset_n) begin
85734                                       ptc_l3i_g &lt;= 1'b0;
85735                                   end
85736                                   else if (ptc_l3i_fill) begin
85737                                       ptc_l3i_g &lt;= lsu_rdata[PTE_G];
85738                                   end
85739                               end
85740                   
85741                               always @(posedge core_clk) begin
85742                                   if (ptc_l3i_fill) begin
85743                                       ptc_l3i_tag_reg &lt;= mmu_ptw_req_pa[(PALEN - 1):LSU_ADDR_LSB];
85744                                       ptc_l3i_ppn &lt;= lsu_rdata[PTE_PPN_MSB:PTE_PPN_LSB];
85745                                   end
85746                               end
85747                   
85748                               always @(posedge core_clk or negedge core_reset_n) begin
85749                                   if (!core_reset_n) begin
85750                                       ptc_l3d_g &lt;= 1'b0;
85751                                   end
85752                                   else if (ptc_l3d_fill) begin
85753                                       ptc_l3d_g &lt;= lsu_rdata[PTE_G];
85754                                   end
85755                               end
85756                   
85757                               always @(posedge core_clk) begin
85758                                   if (ptc_l3d_fill) begin
85759                                       ptc_l3d_tag_reg &lt;= mmu_ptw_req_pa[(PALEN - 1):LSU_ADDR_LSB];
85760                                       ptc_l3d_ppn &lt;= lsu_rdata[PTE_PPN_MSB:PTE_PPN_LSB];
85761                                   end
85762                               end
85763                   
85764                               assign ptc_l3i_tag = ptc_l3i_tag_reg;
85765                               assign ptc_l3i_rdata[PTE_V] = ptc_l3i_v;
85766                               assign ptc_l3i_rdata[PTE_R] = 1'b0;
85767                               assign ptc_l3i_rdata[PTE_W] = 1'b0;
85768                               assign ptc_l3i_rdata[PTE_X] = 1'b0;
85769                               assign ptc_l3i_rdata[PTE_U] = 1'b0;
85770                               assign ptc_l3i_rdata[PTE_G] = ptc_l3i_g;
85771                               assign ptc_l3i_rdata[PTE_A] = 1'b0;
85772                               assign ptc_l3i_rdata[PTE_D] = 1'b0;
85773                               assign ptc_l3i_rdata[PTE_RESERVED_MSB:PTE_RESERVED_LSB] = {(PTE_RESERVED_MSB - PTE_RESERVED_LSB + 1){1'b0}};
85774                               kv_zero_ext #(
85775                                   .OW(PTE_MSB - PTE_PPN_LSB + 1),
85776                                   .IW(PALEN - 12)
85777                               ) u_ptc_l3i_ppn_zext (
85778                                   .out(ptc_l3i_rdata[PTE_MSB:PTE_PPN_LSB]),
85779                                   .in(ptc_l3i_ppn)
85780                               );
85781                               assign ptc_l3d_tag = ptc_l3d_tag_reg;
85782                               assign ptc_l3d_rdata[PTE_V] = ptc_l3d_v;
85783                               assign ptc_l3d_rdata[PTE_R] = 1'b0;
85784                               assign ptc_l3d_rdata[PTE_W] = 1'b0;
85785                               assign ptc_l3d_rdata[PTE_X] = 1'b0;
85786                               assign ptc_l3d_rdata[PTE_U] = 1'b0;
85787                               assign ptc_l3d_rdata[PTE_G] = ptc_l3d_g;
85788                               assign ptc_l3d_rdata[PTE_A] = 1'b0;
85789                               assign ptc_l3d_rdata[PTE_D] = 1'b0;
85790                               assign ptc_l3d_rdata[PTE_RESERVED_MSB:PTE_RESERVED_LSB] = {(PTE_RESERVED_MSB - PTE_RESERVED_LSB + 1){1'b0}};
85791                               kv_zero_ext #(
85792                                   .OW(PTE_MSB - PTE_PPN_LSB + 1),
85793                                   .IW(PALEN - 12)
85794                               ) u_ptc_l3d_ppn_zext (
85795                                   .out(ptc_l3d_rdata[PTE_MSB:PTE_PPN_LSB]),
85796                                   .in(ptc_l3d_ppn)
85797                               );
85798                           end
85799                           else begin
85800                               assign ptc_l3i_tag = {(PALEN - LSU_ADDR_LSB){1'b0}};
85801                               assign ptc_l3i_rdata = {(PTE_MSB + 1){1'b0}};
85802                               assign ptc_l3d_tag = {(PALEN - LSU_ADDR_LSB){1'b0}};
85803                               assign ptc_l3d_rdata = {(PTE_MSB + 1){1'b0}};
85804                           end
85805                           assign ptc_pf_tag = {(PALEN - LSU_ADDR_LSB){1'b0}};
85806                           assign ptc_pf_rdata = {(PTE_MSB + 1){1'b0}};
85807                           wire nds_unused_ptc_pf_en = ptc_pf_en;
85808                           wire [PTE_MSB:0] nds_unused_lsu_rdata_pf = lsu_rdata_pf;
85809                           assign itlb_miss_data[ITLB_V_BIT] = stlb_itlb_g | (stlb_mask &amp; ~csr_mmu_satp_we);
85810                           assign itlb_miss_data[ITLB_X_BIT] = stlb_itlb_x;
85811                           assign itlb_miss_data[ITLB_U_BIT] = stlb_itlb_u;
85812                           assign itlb_miss_data[ITLB_G_BIT] = stlb_itlb_g;
85813                           assign itlb_miss_data[ITLB_A_BIT] = stlb_itlb_a;
85814                           assign itlb_miss_data[ITLB_PAGE_FAULT_BIT] = stlb_itlb_page_fault;
85815                           assign itlb_miss_data[ITLB_PTW_ACCESS_FAULT_BIT] = stlb_itlb_access_fault;
85816                           assign itlb_miss_data[ITLB_MDCAUSE_MSB:ITLB_MDCAUSE_LSB] = stlb_itlb_mdcause;
85817                           assign itlb_miss_data[ITLB_ECC_CODE_MSB:ITLB_ECC_CODE_LSB] = stlb_itlb_ecc_code;
85818                           assign itlb_miss_data[ITLB_ECC_CORR_BIT] = stlb_itlb_ecc_corr;
85819                           assign itlb_miss_data[ITLB_ECC_RAMID_MSB:ITLB_ECC_RAMID_LSB] = stlb_itlb_ecc_ramid;
85820                           assign itlb_miss_data[ITLB_PPN_MSB:ITLB_PPN_LSB] = stlb_itlb_ppn;
85821                           assign dtlb_miss_data[DTLB_V_BIT] = stlb_dtlb_g | (stlb_mask &amp; ~csr_mmu_satp_we);
85822                           assign dtlb_miss_data[DTLB_R_BIT] = stlb_dtlb_r;
85823                           assign dtlb_miss_data[DTLB_W_BIT] = stlb_dtlb_w;
85824                           assign dtlb_miss_data[DTLB_X_BIT] = stlb_dtlb_x;
85825                           assign dtlb_miss_data[DTLB_U_BIT] = stlb_dtlb_u;
85826                           assign dtlb_miss_data[DTLB_G_BIT] = stlb_dtlb_g;
85827                           assign dtlb_miss_data[DTLB_A_BIT] = stlb_dtlb_a;
85828                           assign dtlb_miss_data[DTLB_D_BIT] = stlb_dtlb_d;
85829                           assign dtlb_miss_data[DTLB_PAGE_FAULT_BIT] = stlb_dtlb_page_fault;
85830                           assign dtlb_miss_data[DTLB_PTW_ACCESS_FAULT_BIT] = stlb_dtlb_access_fault;
85831                           assign dtlb_miss_data[DTLB_MDCAUSE_MSB:DTLB_MDCAUSE_LSB] = stlb_dtlb_mdcause;
85832                           assign dtlb_miss_data[DTLB_ECC_CODE_MSB:DTLB_ECC_CODE_LSB] = stlb_dtlb_ecc_code;
85833                           assign dtlb_miss_data[DTLB_ECC_CORR_BIT] = stlb_dtlb_ecc_corr;
85834                           assign dtlb_miss_data[DTLB_ECC_RAMID_MSB:DTLB_ECC_RAMID_LSB] = stlb_dtlb_ecc_ramid;
85835                           assign dtlb_miss_data[DTLB_PPN_MSB:DTLB_PPN_LSB] = stlb_dtlb_ppn;
85836                           reg [(STLB_SP_ENTRIES - 2):0] stlb_sp_lru_reg;
85837                           wire stlb_sp_lru_en;
85838                           wire [(STLB_SP_ENTRIES + 3):4] stlb_sp_lru_hit_temp = stlb_sp_fill ? stlb_victim[(STLB_SP_ENTRIES + 3):4] : stlb_sp_hit_vec[(STLB_SP_ENTRIES + 3):4];
85839                           if (STLB_SP_ENTRIES &gt;= 8) begin:gen_stlb_sp_lru_hit
85840                               assign stlb_sp_lru_hit = stlb_sp_lru_hit_temp;
85841                           end
85842                           else begin:gen_stlb_sp_lru_hit_zext
85843                               kv_zero_ext #(
85844                                   .OW(8),
85845                                   .IW(STLB_SP_ENTRIES)
85846                               ) u_stlb_sp_lru_hit_zext (
85847                                   .out(stlb_sp_lru_hit),
85848                                   .in(stlb_sp_lru_hit_temp)
85849                               );
85850                           end
85851                           assign stlb_sp_lru_en = stlb_req &amp; (|stlb_sp_hit_vec) | stlb_sp_fill;
85852                           always @(posedge core_clk or negedge core_reset_n) begin
85853      1/1                      if (!core_reset_n) begin
85854      1/1                          stlb_sp_lru_reg &lt;= {(STLB_SP_ENTRIES - 1){1'b0}};
85855                               end
85856      1/1                      else if (stlb_sp_lru_en) begin
85857      <font color = "red">0/1     ==>                  stlb_sp_lru_reg &lt;= stlb_sp_lru_nx[(STLB_SP_ENTRIES - 2):0];</font>
85858                               end
                        MISSING_ELSE
85859                           end
85860                   
85861                           kv_zero_ext #(
85862                               .OW(7),
85863                               .IW(STLB_SP_ENTRIES - 1)
85864                           ) u_stlb_sp_lru_zext (
85865                               .out(stlb_sp_lru),
85866                               .in(stlb_sp_lru_reg)
85867                           );
85868                           if (STLB_SP_ENTRIES == 2) begin:gen_stlb_sp_lru2
85869                               assign stlb_victim[4] = ~stlb_sp_lru[0];
85870                               assign stlb_victim[5] = stlb_sp_lru[0];
85871                               assign stlb_victim[11:6] = 6'b0;
85872                               assign stlb_sp_lru_nx[0] = stlb_sp_lru_hit[0];
85873                               assign stlb_sp_lru_nx[6:1] = 6'b0;
85874                               wire [11:4] nds_unused_stlb_sp_replacement_vec = stlb_sp_replacement_vec;
85875                               wire [11:4] nds_unused_stlb_sp_valid_vec = stlb_sp_valid_vec;
85876                           end
85877                           else if (STLB_SP_ENTRIES == 4) begin:gen_stlb_sp_lru4
85878                               reg stlb_sp_lru_r;
85879                               reg stlb_sp_modified_lru;
85880                               wire [2:0] stlb_sp_lru_final;
85881                               always @(posedge core_clk or negedge core_reset_n) begin
85882      1/1                          if (!core_reset_n) begin
85883      1/1                              stlb_sp_lru_r &lt;= 1'b0;
85884      1/1                              stlb_sp_modified_lru &lt;= 1'b0;
85885                                   end
85886      1/1                          else if (|stlb_sp_replacement_vec) begin
85887      <font color = "red">0/1     ==>                      stlb_sp_lru_r &lt;= stlb_sp_lru[0];</font>
85888      <font color = "red">0/1     ==>                      stlb_sp_modified_lru &lt;= (stlb_sp_lru_r ^~ stlb_sp_lru[0]);</font>
85889                                   end
                        MISSING_ELSE
85890                               end
85891                   
85892                               assign stlb_victim[4] = ~stlb_sp_lru_final[0] &amp; ~stlb_sp_lru_final[1];
85893                               assign stlb_victim[5] = ~stlb_sp_lru_final[0] &amp; stlb_sp_lru_final[1];
85894                               assign stlb_victim[6] = stlb_sp_lru_final[0] &amp; ~stlb_sp_lru_final[2];
85895                               assign stlb_victim[7] = stlb_sp_lru_final[0] &amp; stlb_sp_lru_final[2];
85896                               assign stlb_victim[11:8] = 4'b0;
85897                               assign stlb_sp_lru_final[0] = (stlb_sp_lru[0] &amp; ~(&amp;stlb_sp_valid_vec[7:6])) | (stlb_sp_lru[0] &amp; (&amp;stlb_sp_valid_vec[5:4])) | ((&amp;stlb_sp_valid_vec[5:4]) &amp; ~(&amp;stlb_sp_valid_vec[7:6]));
85898                               assign stlb_sp_lru_final[1] = (stlb_sp_lru[1] &amp; ~(stlb_sp_valid_vec[5])) | (stlb_sp_lru[1] &amp; (stlb_sp_valid_vec[4])) | ((stlb_sp_valid_vec[4]) &amp; ~(stlb_sp_valid_vec[5]));
85899                               assign stlb_sp_lru_final[2] = (stlb_sp_lru[2] &amp; ~(stlb_sp_valid_vec[7])) | (stlb_sp_lru[2] &amp; (stlb_sp_valid_vec[6])) | ((stlb_sp_valid_vec[6]) &amp; ~(stlb_sp_valid_vec[7]));
85900                               assign stlb_sp_lru_nx[0] = stlb_sp_modified_lru ? ~stlb_sp_lru[0] : |stlb_sp_lru_hit[1:0];
85901                               assign stlb_sp_lru_nx[1] = |stlb_sp_lru_hit[1:0] ? |stlb_sp_lru_hit[0] : stlb_sp_lru[1];
85902                               assign stlb_sp_lru_nx[2] = |stlb_sp_lru_hit[3:2] ? |stlb_sp_lru_hit[2] : stlb_sp_lru[2];
85903                               assign stlb_sp_lru_nx[6:3] = 4'b0;
85904                           end
85905                           else if (STLB_SP_ENTRIES == 8) begin:gen_stlb_sp_lru8
85906                               reg [2:0] stlb_sp_lru_r;
85907                               reg [2:0] stlb_sp_modified_lru;
85908                               wire [6:0] stlb_sp_lru_final;
85909                               always @(posedge core_clk or negedge core_reset_n) begin
85910                                   if (!core_reset_n) begin
85911                                       stlb_sp_lru_r &lt;= 3'b0;
85912                                       stlb_sp_modified_lru &lt;= 3'b0;
85913                                   end
85914                                   else if (|stlb_sp_replacement_vec) begin
85915                                       stlb_sp_lru_r[0] &lt;= stlb_sp_lru[0];
85916                                       if (|stlb_sp_replacement_vec[7:4]) begin
85917                                           stlb_sp_lru_r[1] &lt;= stlb_sp_lru[1];
85918                                       end
85919                                       if (|stlb_sp_replacement_vec[11:8]) begin
85920                                           stlb_sp_lru_r[2] &lt;= stlb_sp_lru[2];
85921                                       end
85922                                       stlb_sp_modified_lru &lt;= (stlb_sp_lru_r ^~ stlb_sp_lru[2:0]);
85923                                   end
85924                               end
85925                   
85926                               assign stlb_victim[4] = ~stlb_sp_lru_final[0] &amp; ~stlb_sp_lru_final[1] &amp; ~stlb_sp_lru_final[3];
85927                               assign stlb_victim[5] = ~stlb_sp_lru_final[0] &amp; ~stlb_sp_lru_final[1] &amp; stlb_sp_lru_final[3];
85928                               assign stlb_victim[6] = ~stlb_sp_lru_final[0] &amp; stlb_sp_lru_final[1] &amp; ~stlb_sp_lru_final[4];
85929                               assign stlb_victim[7] = ~stlb_sp_lru_final[0] &amp; stlb_sp_lru_final[1] &amp; stlb_sp_lru_final[4];
85930                               assign stlb_victim[8] = stlb_sp_lru_final[0] &amp; ~stlb_sp_lru_final[2] &amp; ~stlb_sp_lru_final[5];
85931                               assign stlb_victim[9] = stlb_sp_lru_final[0] &amp; ~stlb_sp_lru_final[2] &amp; stlb_sp_lru_final[5];
85932                               assign stlb_victim[10] = stlb_sp_lru_final[0] &amp; stlb_sp_lru_final[2] &amp; ~stlb_sp_lru_final[6];
85933                               assign stlb_victim[11] = stlb_sp_lru_final[0] &amp; stlb_sp_lru_final[2] &amp; stlb_sp_lru_final[6];
85934                               assign stlb_sp_lru_final[0] = (stlb_sp_lru[0] &amp; ~(&amp;stlb_sp_valid_vec[11:8])) | (stlb_sp_lru[0] &amp; (&amp;stlb_sp_valid_vec[7:4])) | ((&amp;stlb_sp_valid_vec[7:4]) &amp; ~(&amp;stlb_sp_valid_vec[11:8]));
85935                               assign stlb_sp_lru_final[1] = (stlb_sp_lru[1] &amp; ~(&amp;stlb_sp_valid_vec[7:6])) | (stlb_sp_lru[1] &amp; (&amp;stlb_sp_valid_vec[5:4])) | ((&amp;stlb_sp_valid_vec[5:4]) &amp; ~(&amp;stlb_sp_valid_vec[7:6]));
85936                               assign stlb_sp_lru_final[2] = (stlb_sp_lru[2] &amp; ~(&amp;stlb_sp_valid_vec[11:10])) | (stlb_sp_lru[2] &amp; (&amp;stlb_sp_valid_vec[9:8])) | ((&amp;stlb_sp_valid_vec[9:8]) &amp; ~(&amp;stlb_sp_valid_vec[11:10]));
85937                               assign stlb_sp_lru_final[3] = (stlb_sp_lru[3] &amp; ~(stlb_sp_valid_vec[5])) | (stlb_sp_lru[3] &amp; (stlb_sp_valid_vec[4])) | ((stlb_sp_valid_vec[4]) &amp; ~(stlb_sp_valid_vec[5]));
85938                               assign stlb_sp_lru_final[4] = (stlb_sp_lru[4] &amp; ~(stlb_sp_valid_vec[7])) | (stlb_sp_lru[4] &amp; (stlb_sp_valid_vec[6])) | ((stlb_sp_valid_vec[6]) &amp; ~(stlb_sp_valid_vec[7]));
85939                               assign stlb_sp_lru_final[5] = (stlb_sp_lru[5] &amp; ~(stlb_sp_valid_vec[9])) | (stlb_sp_lru[5] &amp; (stlb_sp_valid_vec[8])) | ((stlb_sp_valid_vec[8]) &amp; ~(stlb_sp_valid_vec[9]));
85940                               assign stlb_sp_lru_final[6] = (stlb_sp_lru[6] &amp; ~(stlb_sp_valid_vec[11])) | (stlb_sp_lru[6] &amp; (stlb_sp_valid_vec[10])) | ((stlb_sp_valid_vec[10]) &amp; ~(stlb_sp_valid_vec[11]));
85941                               assign stlb_sp_lru_nx[0] = stlb_sp_modified_lru[0] ? ~stlb_sp_lru[0] : |stlb_sp_lru_hit[3:0];
85942                               assign stlb_sp_lru_nx[1] = stlb_sp_modified_lru[1] ? ~stlb_sp_lru[1] : |stlb_sp_lru_hit[3:0] ? |stlb_sp_lru_hit[1:0] : stlb_sp_lru[1];
85943                               assign stlb_sp_lru_nx[2] = stlb_sp_modified_lru[2] ? ~stlb_sp_lru[2] : |stlb_sp_lru_hit[7:4] ? |stlb_sp_lru_hit[5:4] : stlb_sp_lru[2];
85944                               assign stlb_sp_lru_nx[3] = |stlb_sp_lru_hit[1:0] ? stlb_sp_lru_hit[0] : stlb_sp_lru[3];
85945                               assign stlb_sp_lru_nx[4] = |stlb_sp_lru_hit[3:2] ? stlb_sp_lru_hit[2] : stlb_sp_lru[4];
85946                               assign stlb_sp_lru_nx[5] = |stlb_sp_lru_hit[5:4] ? stlb_sp_lru_hit[4] : stlb_sp_lru[5];
85947                               assign stlb_sp_lru_nx[6] = |stlb_sp_lru_hit[7:6] ? stlb_sp_lru_hit[6] : stlb_sp_lru[6];
85948                           end
85949                           else begin:gen_stlb_sp_lru_nx_disabled
85950                               assign stlb_sp_lru_nx = 7'b0;
85951                           end
85952                           if (4 &lt; (STLB_SP_ENTRIES + 4)) begin:gen_stlb4
85953                               reg stlb4_valid_reg;
85954                               wire stlb4_valid_nx;
85955                               wire stlb4_valid_en;
85956                               wire stlb4_en;
85957                               reg [(VALEN - 1):VPN1_LSB] stlb4_vpn_reg;
85958                               reg [(PALEN - 1):VPN1_LSB] stlb4_ppn_reg;
85959                               reg [(ASID_LEN - 1):0] stlb4_asid_reg;
85960                               reg stlb4_d_reg;
85961                               reg stlb4_a_reg;
85962                               reg stlb4_g_reg;
85963                               reg stlb4_u_reg;
85964                               reg stlb4_x_reg;
85965                               reg stlb4_w_reg;
85966                               reg stlb4_r_reg;
85967                               reg stlb4_v_reg;
85968                               reg [1:0] stlb4_ps_reg;
85969                               wire [48:12] stlb4_vpn;
85970                               wire check_vpn1;
85971                               wire check_vpn2;
85972                               wire check_vpn3;
85973                               assign stlb4_valid_en = (stlb_sp_fill &amp; stlb_victim[4]) | sfence_flush[4];
85974                               assign stlb4_valid_nx = sfence_flush[4] ? 1'b0 : 1'b1;
85975                               always @(posedge core_clk or negedge core_reset_n) begin
85976      1/1                          if (!core_reset_n) begin
85977      1/1                              stlb4_valid_reg &lt;= 1'b0;
85978                                   end
85979      1/1                          else if (stlb4_valid_en) begin
85980      1/1                              stlb4_valid_reg &lt;= stlb4_valid_nx;
85981                                   end
                        MISSING_ELSE
85982                               end
85983                   
85984                               assign stlb4_en = stlb_sp_fill &amp; stlb_victim[4];
85985                               always @(posedge core_clk) begin
85986      1/1                          if (stlb4_en) begin
85987      <font color = "red">0/1     ==>                      stlb4_vpn_reg &lt;= stlb_sp_wdata[STLB_VPN_MSB:STLB_VPN1_LSB];</font>
85988      <font color = "red">0/1     ==>                      stlb4_ppn_reg &lt;= stlb_sp_wdata[STLB_PPN_MSB:STLB_PPN1_LSB];</font>
85989      <font color = "red">0/1     ==>                      stlb4_asid_reg &lt;= stlb_sp_wdata[STLB_ASID_MSB:STLB_ASID_LSB];</font>
85990                                   end
                        MISSING_ELSE
85991                               end
85992                   
85993                               always @(posedge core_clk or negedge core_reset_n) begin
85994      1/1                          if (!core_reset_n) begin
85995      1/1                              stlb4_d_reg &lt;= 1'b0;
85996      1/1                              stlb4_a_reg &lt;= 1'b0;
85997      1/1                              stlb4_g_reg &lt;= 1'b0;
85998      1/1                              stlb4_u_reg &lt;= 1'b0;
85999      1/1                              stlb4_x_reg &lt;= 1'b0;
86000      1/1                              stlb4_w_reg &lt;= 1'b0;
86001      1/1                              stlb4_r_reg &lt;= 1'b0;
86002      1/1                              stlb4_v_reg &lt;= 1'b0;
86003      1/1                              stlb4_ps_reg &lt;= 2'b0;
86004                                   end
86005      1/1                          else if (stlb4_en) begin
86006      <font color = "red">0/1     ==>                      stlb4_d_reg &lt;= stlb_sp_wdata[STLB_D_BIT];</font>
86007      <font color = "red">0/1     ==>                      stlb4_a_reg &lt;= stlb_sp_wdata[STLB_A_BIT];</font>
86008      <font color = "red">0/1     ==>                      stlb4_g_reg &lt;= stlb_sp_wdata[STLB_G_BIT];</font>
86009      <font color = "red">0/1     ==>                      stlb4_u_reg &lt;= stlb_sp_wdata[STLB_U_BIT];</font>
86010      <font color = "red">0/1     ==>                      stlb4_x_reg &lt;= stlb_sp_wdata[STLB_X_BIT];</font>
86011      <font color = "red">0/1     ==>                      stlb4_w_reg &lt;= stlb_sp_wdata[STLB_W_BIT];</font>
86012      <font color = "red">0/1     ==>                      stlb4_r_reg &lt;= stlb_sp_wdata[STLB_R_BIT];</font>
86013      <font color = "red">0/1     ==>                      stlb4_v_reg &lt;= stlb_sp_wdata[STLB_V_BIT];</font>
86014      <font color = "red">0/1     ==>                      stlb4_ps_reg &lt;= ptw_ps;</font>
86015                                   end
                        MISSING_ELSE
86016                               end
86017                   
86018                               assign stlb4_vpn = {{(49 - VALEN){1'b0}},stlb4_vpn_reg,{(VPN0_MSB - VPN0_LSB + 1){1'b0}}};
86019                               assign stlb4_ps = ((MMU_SCHEME_INT == 1)) ? MEGAPAGE : ((MMU_SCHEME_INT == 2)) ? (stlb4_ps_reg[1] ? GIGAPAGE : MEGAPAGE) : stlb4_ps_reg;
86020                               if ((MMU_SCHEME_INT == 1)) begin:gen_nds_unused_stlb4_ps_reg
86021                                   wire [1:0] nds_unused_stlb4_ps_reg = stlb4_ps_reg;
86022                               end
86023                               assign check_vpn1 = check_vpn &amp; (stlb4_ps == MEGAPAGE);
86024                               assign check_vpn2 = check_vpn &amp; GIGAPAGE_EXIST &amp; ((stlb4_ps == MEGAPAGE) | (stlb4_ps == GIGAPAGE));
86025                               assign check_vpn3 = check_vpn &amp; TERAPAGE_EXIST;
86026                               assign stlb_sp_hit_vec[4] = stlb4_valid_reg &amp; ~(keep_global_page &amp; stlb4_g_reg) &amp; (~check_asid | stlb4_g_reg | (stlb4_asid_reg == service_asid)) &amp; (~check_vpn1 | (stlb4_vpn[VPN1_MSB:VPN1_LSB] == service_vpn[VPN1_MSB:VPN1_LSB])) &amp; (~check_vpn2 | (stlb4_vpn[VPN2_MSB:VPN2_LSB] == service_vpn[VPN2_MSB:VPN2_LSB])) &amp; (~check_vpn3 | (stlb4_vpn[VPN3_MSB:VPN3_LSB] == service_vpn[VPN3_MSB:VPN3_LSB]));
86027                               assign stlb_sp_valid_vec[4] = stlb4_valid_reg;
86028                               assign stlb_sp_replacement_vec[4] = stlb4_valid_en &amp; stlb4_valid_reg;
86029                               assign stlb4_rdata[STLB_VPN_MSB:STLB_VPN_LSB] = {stlb4_vpn_reg,{(VPN1_LSB - VPN0_LSB - STLB_RAM_AW){1'b0}}};
86030                               assign stlb4_rdata[STLB_ASID_MSB:STLB_ASID_LSB] = stlb4_asid_reg;
86031                               assign stlb4_rdata[STLB_VALID] = stlb4_valid_reg;
86032                               assign stlb4_rdata[STLB_PPN_MSB:STLB_PPN_LSB] = {stlb4_ppn_reg,{(VPN1_LSB - VPN0_LSB){1'b0}}};
86033                               assign stlb4_rdata[STLB_D_BIT] = stlb4_d_reg;
86034                               assign stlb4_rdata[STLB_A_BIT] = stlb4_a_reg;
86035                               assign stlb4_rdata[STLB_G_BIT] = stlb4_g_reg;
86036                               assign stlb4_rdata[STLB_U_BIT] = stlb4_u_reg;
86037                               assign stlb4_rdata[STLB_X_BIT] = stlb4_x_reg;
86038                               assign stlb4_rdata[STLB_W_BIT] = stlb4_w_reg;
86039                               assign stlb4_rdata[STLB_R_BIT] = stlb4_r_reg;
86040                               assign stlb4_rdata[STLB_V_BIT] = stlb4_v_reg;
86041                           end
86042                           else begin:gen_stlb4_disabled
86043                               assign stlb4_rdata = {STLB_REG_DW{1'b0}};
86044                               assign stlb4_ps = 2'b0;
86045                               assign stlb_sp_hit_vec[4] = 1'b0;
86046                               assign stlb_sp_valid_vec[4] = 1'b0;
86047                               assign stlb_sp_replacement_vec[4] = 1'b0;
86048                           end
86049                           if (5 &lt; (STLB_SP_ENTRIES + 4)) begin:gen_stlb5
86050                               reg stlb5_valid_reg;
86051                               wire stlb5_valid_nx;
86052                               wire stlb5_valid_en;
86053                               wire stlb5_en;
86054                               reg [(VALEN - 1):VPN1_LSB] stlb5_vpn_reg;
86055                               reg [(PALEN - 1):VPN1_LSB] stlb5_ppn_reg;
86056                               reg [(ASID_LEN - 1):0] stlb5_asid_reg;
86057                               reg stlb5_d_reg;
86058                               reg stlb5_a_reg;
86059                               reg stlb5_g_reg;
86060                               reg stlb5_u_reg;
86061                               reg stlb5_x_reg;
86062                               reg stlb5_w_reg;
86063                               reg stlb5_r_reg;
86064                               reg stlb5_v_reg;
86065                               reg [1:0] stlb5_ps_reg;
86066                               wire [48:12] stlb5_vpn;
86067                               wire check_vpn1;
86068                               wire check_vpn2;
86069                               wire check_vpn3;
86070                               assign stlb5_valid_en = (stlb_sp_fill &amp; stlb_victim[5]) | sfence_flush[5];
86071                               assign stlb5_valid_nx = sfence_flush[5] ? 1'b0 : 1'b1;
86072                               always @(posedge core_clk or negedge core_reset_n) begin
86073      1/1                          if (!core_reset_n) begin
86074      1/1                              stlb5_valid_reg &lt;= 1'b0;
86075                                   end
86076      1/1                          else if (stlb5_valid_en) begin
86077      1/1                              stlb5_valid_reg &lt;= stlb5_valid_nx;
86078                                   end
                        MISSING_ELSE
86079                               end
86080                   
86081                               assign stlb5_en = stlb_sp_fill &amp; stlb_victim[5];
86082                               always @(posedge core_clk) begin
86083      1/1                          if (stlb5_en) begin
86084      <font color = "red">0/1     ==>                      stlb5_vpn_reg &lt;= stlb_sp_wdata[STLB_VPN_MSB:STLB_VPN1_LSB];</font>
86085      <font color = "red">0/1     ==>                      stlb5_ppn_reg &lt;= stlb_sp_wdata[STLB_PPN_MSB:STLB_PPN1_LSB];</font>
86086      <font color = "red">0/1     ==>                      stlb5_asid_reg &lt;= stlb_sp_wdata[STLB_ASID_MSB:STLB_ASID_LSB];</font>
86087                                   end
                        MISSING_ELSE
86088                               end
86089                   
86090                               always @(posedge core_clk or negedge core_reset_n) begin
86091      1/1                          if (!core_reset_n) begin
86092      1/1                              stlb5_d_reg &lt;= 1'b0;
86093      1/1                              stlb5_a_reg &lt;= 1'b0;
86094      1/1                              stlb5_g_reg &lt;= 1'b0;
86095      1/1                              stlb5_u_reg &lt;= 1'b0;
86096      1/1                              stlb5_x_reg &lt;= 1'b0;
86097      1/1                              stlb5_w_reg &lt;= 1'b0;
86098      1/1                              stlb5_r_reg &lt;= 1'b0;
86099      1/1                              stlb5_v_reg &lt;= 1'b0;
86100      1/1                              stlb5_ps_reg &lt;= 2'b0;
86101                                   end
86102      1/1                          else if (stlb5_en) begin
86103      <font color = "red">0/1     ==>                      stlb5_d_reg &lt;= stlb_sp_wdata[STLB_D_BIT];</font>
86104      <font color = "red">0/1     ==>                      stlb5_a_reg &lt;= stlb_sp_wdata[STLB_A_BIT];</font>
86105      <font color = "red">0/1     ==>                      stlb5_g_reg &lt;= stlb_sp_wdata[STLB_G_BIT];</font>
86106      <font color = "red">0/1     ==>                      stlb5_u_reg &lt;= stlb_sp_wdata[STLB_U_BIT];</font>
86107      <font color = "red">0/1     ==>                      stlb5_x_reg &lt;= stlb_sp_wdata[STLB_X_BIT];</font>
86108      <font color = "red">0/1     ==>                      stlb5_w_reg &lt;= stlb_sp_wdata[STLB_W_BIT];</font>
86109      <font color = "red">0/1     ==>                      stlb5_r_reg &lt;= stlb_sp_wdata[STLB_R_BIT];</font>
86110      <font color = "red">0/1     ==>                      stlb5_v_reg &lt;= stlb_sp_wdata[STLB_V_BIT];</font>
86111      <font color = "red">0/1     ==>                      stlb5_ps_reg &lt;= ptw_ps;</font>
86112                                   end
                        MISSING_ELSE
86113                               end
86114                   
86115                               assign stlb5_vpn = {{(49 - VALEN){1'b0}},stlb5_vpn_reg,{(VPN0_MSB - VPN0_LSB + 1){1'b0}}};
86116                               assign stlb5_ps = ((MMU_SCHEME_INT == 1)) ? MEGAPAGE : ((MMU_SCHEME_INT == 2)) ? (stlb5_ps_reg[1] ? GIGAPAGE : MEGAPAGE) : stlb5_ps_reg;
86117                               if ((MMU_SCHEME_INT == 1)) begin:gen_nds_unused_stlb5_ps_reg
86118                                   wire [1:0] nds_unused_stlb5_ps_reg = stlb5_ps_reg;
86119                               end
86120                               assign check_vpn1 = check_vpn &amp; (stlb5_ps == MEGAPAGE);
86121                               assign check_vpn2 = check_vpn &amp; GIGAPAGE_EXIST &amp; ((stlb5_ps == MEGAPAGE) | (stlb5_ps == GIGAPAGE));
86122                               assign check_vpn3 = check_vpn &amp; TERAPAGE_EXIST;
86123                               assign stlb_sp_hit_vec[5] = stlb5_valid_reg &amp; ~(keep_global_page &amp; stlb5_g_reg) &amp; (~check_asid | stlb5_g_reg | (stlb5_asid_reg == service_asid)) &amp; (~check_vpn1 | (stlb5_vpn[VPN1_MSB:VPN1_LSB] == service_vpn[VPN1_MSB:VPN1_LSB])) &amp; (~check_vpn2 | (stlb5_vpn[VPN2_MSB:VPN2_LSB] == service_vpn[VPN2_MSB:VPN2_LSB])) &amp; (~check_vpn3 | (stlb5_vpn[VPN3_MSB:VPN3_LSB] == service_vpn[VPN3_MSB:VPN3_LSB]));
86124                               assign stlb_sp_valid_vec[5] = stlb5_valid_reg;
86125                               assign stlb_sp_replacement_vec[5] = stlb5_valid_en &amp; stlb5_valid_reg;
86126                               assign stlb5_rdata[STLB_VPN_MSB:STLB_VPN_LSB] = {stlb5_vpn_reg,{(VPN1_LSB - VPN0_LSB - STLB_RAM_AW){1'b0}}};
86127                               assign stlb5_rdata[STLB_ASID_MSB:STLB_ASID_LSB] = stlb5_asid_reg;
86128                               assign stlb5_rdata[STLB_VALID] = stlb5_valid_reg;
86129                               assign stlb5_rdata[STLB_PPN_MSB:STLB_PPN_LSB] = {stlb5_ppn_reg,{(VPN1_LSB - VPN0_LSB){1'b0}}};
86130                               assign stlb5_rdata[STLB_D_BIT] = stlb5_d_reg;
86131                               assign stlb5_rdata[STLB_A_BIT] = stlb5_a_reg;
86132                               assign stlb5_rdata[STLB_G_BIT] = stlb5_g_reg;
86133                               assign stlb5_rdata[STLB_U_BIT] = stlb5_u_reg;
86134                               assign stlb5_rdata[STLB_X_BIT] = stlb5_x_reg;
86135                               assign stlb5_rdata[STLB_W_BIT] = stlb5_w_reg;
86136                               assign stlb5_rdata[STLB_R_BIT] = stlb5_r_reg;
86137                               assign stlb5_rdata[STLB_V_BIT] = stlb5_v_reg;
86138                           end
86139                           else begin:gen_stlb5_disabled
86140                               assign stlb5_rdata = {STLB_REG_DW{1'b0}};
86141                               assign stlb5_ps = 2'b0;
86142                               assign stlb_sp_hit_vec[5] = 1'b0;
86143                               assign stlb_sp_valid_vec[5] = 1'b0;
86144                               assign stlb_sp_replacement_vec[5] = 1'b0;
86145                           end
86146                           if (6 &lt; (STLB_SP_ENTRIES + 4)) begin:gen_stlb6
86147                               reg stlb6_valid_reg;
86148                               wire stlb6_valid_nx;
86149                               wire stlb6_valid_en;
86150                               wire stlb6_en;
86151                               reg [(VALEN - 1):VPN1_LSB] stlb6_vpn_reg;
86152                               reg [(PALEN - 1):VPN1_LSB] stlb6_ppn_reg;
86153                               reg [(ASID_LEN - 1):0] stlb6_asid_reg;
86154                               reg stlb6_d_reg;
86155                               reg stlb6_a_reg;
86156                               reg stlb6_g_reg;
86157                               reg stlb6_u_reg;
86158                               reg stlb6_x_reg;
86159                               reg stlb6_w_reg;
86160                               reg stlb6_r_reg;
86161                               reg stlb6_v_reg;
86162                               reg [1:0] stlb6_ps_reg;
86163                               wire [48:12] stlb6_vpn;
86164                               wire check_vpn1;
86165                               wire check_vpn2;
86166                               wire check_vpn3;
86167                               assign stlb6_valid_en = (stlb_sp_fill &amp; stlb_victim[6]) | sfence_flush[6];
86168                               assign stlb6_valid_nx = sfence_flush[6] ? 1'b0 : 1'b1;
86169                               always @(posedge core_clk or negedge core_reset_n) begin
86170      1/1                          if (!core_reset_n) begin
86171      1/1                              stlb6_valid_reg &lt;= 1'b0;
86172                                   end
86173      1/1                          else if (stlb6_valid_en) begin
86174      1/1                              stlb6_valid_reg &lt;= stlb6_valid_nx;
86175                                   end
                        MISSING_ELSE
86176                               end
86177                   
86178                               assign stlb6_en = stlb_sp_fill &amp; stlb_victim[6];
86179                               always @(posedge core_clk) begin
86180      1/1                          if (stlb6_en) begin
86181      <font color = "red">0/1     ==>                      stlb6_vpn_reg &lt;= stlb_sp_wdata[STLB_VPN_MSB:STLB_VPN1_LSB];</font>
86182      <font color = "red">0/1     ==>                      stlb6_ppn_reg &lt;= stlb_sp_wdata[STLB_PPN_MSB:STLB_PPN1_LSB];</font>
86183      <font color = "red">0/1     ==>                      stlb6_asid_reg &lt;= stlb_sp_wdata[STLB_ASID_MSB:STLB_ASID_LSB];</font>
86184                                   end
                        MISSING_ELSE
86185                               end
86186                   
86187                               always @(posedge core_clk or negedge core_reset_n) begin
86188      1/1                          if (!core_reset_n) begin
86189      1/1                              stlb6_d_reg &lt;= 1'b0;
86190      1/1                              stlb6_a_reg &lt;= 1'b0;
86191      1/1                              stlb6_g_reg &lt;= 1'b0;
86192      1/1                              stlb6_u_reg &lt;= 1'b0;
86193      1/1                              stlb6_x_reg &lt;= 1'b0;
86194      1/1                              stlb6_w_reg &lt;= 1'b0;
86195      1/1                              stlb6_r_reg &lt;= 1'b0;
86196      1/1                              stlb6_v_reg &lt;= 1'b0;
86197      1/1                              stlb6_ps_reg &lt;= 2'b0;
86198                                   end
86199      1/1                          else if (stlb6_en) begin
86200      <font color = "red">0/1     ==>                      stlb6_d_reg &lt;= stlb_sp_wdata[STLB_D_BIT];</font>
86201      <font color = "red">0/1     ==>                      stlb6_a_reg &lt;= stlb_sp_wdata[STLB_A_BIT];</font>
86202      <font color = "red">0/1     ==>                      stlb6_g_reg &lt;= stlb_sp_wdata[STLB_G_BIT];</font>
86203      <font color = "red">0/1     ==>                      stlb6_u_reg &lt;= stlb_sp_wdata[STLB_U_BIT];</font>
86204      <font color = "red">0/1     ==>                      stlb6_x_reg &lt;= stlb_sp_wdata[STLB_X_BIT];</font>
86205      <font color = "red">0/1     ==>                      stlb6_w_reg &lt;= stlb_sp_wdata[STLB_W_BIT];</font>
86206      <font color = "red">0/1     ==>                      stlb6_r_reg &lt;= stlb_sp_wdata[STLB_R_BIT];</font>
86207      <font color = "red">0/1     ==>                      stlb6_v_reg &lt;= stlb_sp_wdata[STLB_V_BIT];</font>
86208      <font color = "red">0/1     ==>                      stlb6_ps_reg &lt;= ptw_ps;</font>
86209                                   end
                        MISSING_ELSE
86210                               end
86211                   
86212                               assign stlb6_vpn = {{(49 - VALEN){1'b0}},stlb6_vpn_reg,{(VPN0_MSB - VPN0_LSB + 1){1'b0}}};
86213                               assign stlb6_ps = ((MMU_SCHEME_INT == 1)) ? MEGAPAGE : ((MMU_SCHEME_INT == 2)) ? (stlb6_ps_reg[1] ? GIGAPAGE : MEGAPAGE) : stlb6_ps_reg;
86214                               if ((MMU_SCHEME_INT == 1)) begin:gen_nds_unused_stlb6_ps_reg
86215                                   wire [1:0] nds_unused_stlb6_ps_reg = stlb6_ps_reg;
86216                               end
86217                               assign check_vpn1 = check_vpn &amp; (stlb6_ps == MEGAPAGE);
86218                               assign check_vpn2 = check_vpn &amp; GIGAPAGE_EXIST &amp; ((stlb6_ps == MEGAPAGE) | (stlb6_ps == GIGAPAGE));
86219                               assign check_vpn3 = check_vpn &amp; TERAPAGE_EXIST;
86220                               assign stlb_sp_hit_vec[6] = stlb6_valid_reg &amp; ~(keep_global_page &amp; stlb6_g_reg) &amp; (~check_asid | stlb6_g_reg | (stlb6_asid_reg == service_asid)) &amp; (~check_vpn1 | (stlb6_vpn[VPN1_MSB:VPN1_LSB] == service_vpn[VPN1_MSB:VPN1_LSB])) &amp; (~check_vpn2 | (stlb6_vpn[VPN2_MSB:VPN2_LSB] == service_vpn[VPN2_MSB:VPN2_LSB])) &amp; (~check_vpn3 | (stlb6_vpn[VPN3_MSB:VPN3_LSB] == service_vpn[VPN3_MSB:VPN3_LSB]));
86221                               assign stlb_sp_valid_vec[6] = stlb6_valid_reg;
86222                               assign stlb_sp_replacement_vec[6] = stlb6_valid_en &amp; stlb6_valid_reg;
86223                               assign stlb6_rdata[STLB_VPN_MSB:STLB_VPN_LSB] = {stlb6_vpn_reg,{(VPN1_LSB - VPN0_LSB - STLB_RAM_AW){1'b0}}};
86224                               assign stlb6_rdata[STLB_ASID_MSB:STLB_ASID_LSB] = stlb6_asid_reg;
86225                               assign stlb6_rdata[STLB_VALID] = stlb6_valid_reg;
86226                               assign stlb6_rdata[STLB_PPN_MSB:STLB_PPN_LSB] = {stlb6_ppn_reg,{(VPN1_LSB - VPN0_LSB){1'b0}}};
86227                               assign stlb6_rdata[STLB_D_BIT] = stlb6_d_reg;
86228                               assign stlb6_rdata[STLB_A_BIT] = stlb6_a_reg;
86229                               assign stlb6_rdata[STLB_G_BIT] = stlb6_g_reg;
86230                               assign stlb6_rdata[STLB_U_BIT] = stlb6_u_reg;
86231                               assign stlb6_rdata[STLB_X_BIT] = stlb6_x_reg;
86232                               assign stlb6_rdata[STLB_W_BIT] = stlb6_w_reg;
86233                               assign stlb6_rdata[STLB_R_BIT] = stlb6_r_reg;
86234                               assign stlb6_rdata[STLB_V_BIT] = stlb6_v_reg;
86235                           end
86236                           else begin:gen_stlb6_disabled
86237                               assign stlb6_rdata = {STLB_REG_DW{1'b0}};
86238                               assign stlb6_ps = 2'b0;
86239                               assign stlb_sp_hit_vec[6] = 1'b0;
86240                               assign stlb_sp_valid_vec[6] = 1'b0;
86241                               assign stlb_sp_replacement_vec[6] = 1'b0;
86242                           end
86243                           if (7 &lt; (STLB_SP_ENTRIES + 4)) begin:gen_stlb7
86244                               reg stlb7_valid_reg;
86245                               wire stlb7_valid_nx;
86246                               wire stlb7_valid_en;
86247                               wire stlb7_en;
86248                               reg [(VALEN - 1):VPN1_LSB] stlb7_vpn_reg;
86249                               reg [(PALEN - 1):VPN1_LSB] stlb7_ppn_reg;
86250                               reg [(ASID_LEN - 1):0] stlb7_asid_reg;
86251                               reg stlb7_d_reg;
86252                               reg stlb7_a_reg;
86253                               reg stlb7_g_reg;
86254                               reg stlb7_u_reg;
86255                               reg stlb7_x_reg;
86256                               reg stlb7_w_reg;
86257                               reg stlb7_r_reg;
86258                               reg stlb7_v_reg;
86259                               reg [1:0] stlb7_ps_reg;
86260                               wire [48:12] stlb7_vpn;
86261                               wire check_vpn1;
86262                               wire check_vpn2;
86263                               wire check_vpn3;
86264                               assign stlb7_valid_en = (stlb_sp_fill &amp; stlb_victim[7]) | sfence_flush[7];
86265                               assign stlb7_valid_nx = sfence_flush[7] ? 1'b0 : 1'b1;
86266                               always @(posedge core_clk or negedge core_reset_n) begin
86267      1/1                          if (!core_reset_n) begin
86268      1/1                              stlb7_valid_reg &lt;= 1'b0;
86269                                   end
86270      1/1                          else if (stlb7_valid_en) begin
86271      1/1                              stlb7_valid_reg &lt;= stlb7_valid_nx;
86272                                   end
                        MISSING_ELSE
86273                               end
86274                   
86275                               assign stlb7_en = stlb_sp_fill &amp; stlb_victim[7];
86276                               always @(posedge core_clk) begin
86277      1/1                          if (stlb7_en) begin
86278      <font color = "red">0/1     ==>                      stlb7_vpn_reg &lt;= stlb_sp_wdata[STLB_VPN_MSB:STLB_VPN1_LSB];</font>
86279      <font color = "red">0/1     ==>                      stlb7_ppn_reg &lt;= stlb_sp_wdata[STLB_PPN_MSB:STLB_PPN1_LSB];</font>
86280      <font color = "red">0/1     ==>                      stlb7_asid_reg &lt;= stlb_sp_wdata[STLB_ASID_MSB:STLB_ASID_LSB];</font>
86281                                   end
                        MISSING_ELSE
86282                               end
86283                   
86284                               always @(posedge core_clk or negedge core_reset_n) begin
86285      1/1                          if (!core_reset_n) begin
86286      1/1                              stlb7_d_reg &lt;= 1'b0;
86287      1/1                              stlb7_a_reg &lt;= 1'b0;
86288      1/1                              stlb7_g_reg &lt;= 1'b0;
86289      1/1                              stlb7_u_reg &lt;= 1'b0;
86290      1/1                              stlb7_x_reg &lt;= 1'b0;
86291      1/1                              stlb7_w_reg &lt;= 1'b0;
86292      1/1                              stlb7_r_reg &lt;= 1'b0;
86293      1/1                              stlb7_v_reg &lt;= 1'b0;
86294      1/1                              stlb7_ps_reg &lt;= 2'b0;
86295                                   end
86296      1/1                          else if (stlb7_en) begin
86297      <font color = "red">0/1     ==>                      stlb7_d_reg &lt;= stlb_sp_wdata[STLB_D_BIT];</font>
86298      <font color = "red">0/1     ==>                      stlb7_a_reg &lt;= stlb_sp_wdata[STLB_A_BIT];</font>
86299      <font color = "red">0/1     ==>                      stlb7_g_reg &lt;= stlb_sp_wdata[STLB_G_BIT];</font>
86300      <font color = "red">0/1     ==>                      stlb7_u_reg &lt;= stlb_sp_wdata[STLB_U_BIT];</font>
86301      <font color = "red">0/1     ==>                      stlb7_x_reg &lt;= stlb_sp_wdata[STLB_X_BIT];</font>
86302      <font color = "red">0/1     ==>                      stlb7_w_reg &lt;= stlb_sp_wdata[STLB_W_BIT];</font>
86303      <font color = "red">0/1     ==>                      stlb7_r_reg &lt;= stlb_sp_wdata[STLB_R_BIT];</font>
86304      <font color = "red">0/1     ==>                      stlb7_v_reg &lt;= stlb_sp_wdata[STLB_V_BIT];</font>
86305      <font color = "red">0/1     ==>                      stlb7_ps_reg &lt;= ptw_ps;</font>
86306                                   end
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod3262.html" >kv_mmu</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>102</td><td>58</td><td>56.86</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>102</td><td>58</td><td>56.86</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84842
 EXPRESSION (gen_mmu_enable.stlb_dtlb_gnt ? gen_mmu_enable.dtlb_stlb_idx : gen_mmu_enable.itlb_stlb_idx)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84846
 SUB-EXPRESSION (gen_mmu_enable.stlb_sel_dtlb ? dtlb_miss_vpn : itlb_miss_vpn)
                 --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84859
 EXPRESSION (gen_mmu_enable.stlb_dtlb_gnt ? STLB_PATH_DTLB : STLB_PATH_ITLB)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84943
 EXPRESSION (gen_mmu_enable.ptw_stlb_i_ack ? gen_mmu_enable.ptw_ppn : gen_mmu_enable.stlb_ppn)
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84944
 EXPRESSION (gen_mmu_enable.ptw_stlb_i_ack ? gen_mmu_enable.ptw_a : gen_mmu_enable.stlb_a)
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84945
 EXPRESSION (gen_mmu_enable.ptw_stlb_i_ack ? gen_mmu_enable.ptw_g : gen_mmu_enable.stlb_g)
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84946
 EXPRESSION (gen_mmu_enable.ptw_stlb_i_ack ? gen_mmu_enable.ptw_u : gen_mmu_enable.stlb_u)
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84947
 EXPRESSION (gen_mmu_enable.ptw_stlb_i_ack ? gen_mmu_enable.ptw_x : gen_mmu_enable.stlb_x)
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84948
 EXPRESSION 
 Number  Term
      1  ((gen_mmu_enable.ptw_stlb_i_abort | gen_mmu_enable.ptw_stlb_i_ack)) ? gen_mmu_enable.ptw_page_fault : ((~(gen_mmu_enable.stlb_v | gen_mmu_enable.stlb_mecc_code_error))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84949
 EXPRESSION (((gen_mmu_enable.ptw_stlb_i_abort | gen_mmu_enable.ptw_stlb_i_ack)) ? gen_mmu_enable.ptw_access_fault : gen_mmu_enable.stlb_mecc_code_error)
             ---------------------------------1---------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84950
 EXPRESSION 
 Number  Term
      1  ((gen_mmu_enable.ptw_stlb_i_abort | gen_mmu_enable.ptw_stlb_i_ack)) ? ((gen_mmu_enable.ptw_mdcause == 3'd5) ? 3'd4 : gen_mmu_enable.ptw_mdcause) : ({2'b0, gen_mmu_enable.stlb_mecc_code_error}))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84950
 SUB-EXPRESSION ((gen_mmu_enable.ptw_mdcause == 3'd5) ? 3'd4 : gen_mmu_enable.ptw_mdcause)
                 ------------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84951
 EXPRESSION (((gen_mmu_enable.ptw_stlb_i_abort | gen_mmu_enable.ptw_stlb_i_ack)) ? gen_mmu_enable.ptw_ecc_code : gen_mmu_enable.stlb_mecc_code_code)
             ---------------------------------1---------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84952
 EXPRESSION (((gen_mmu_enable.ptw_stlb_i_abort | gen_mmu_enable.ptw_stlb_i_ack)) ? gen_mmu_enable.ptw_ecc_corr : gen_mmu_enable.stlb_mecc_code_corr)
             ---------------------------------1---------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84953
 EXPRESSION (((gen_mmu_enable.ptw_stlb_i_abort | gen_mmu_enable.ptw_stlb_i_ack)) ? gen_mmu_enable.ptw_ecc_ramid : gen_mmu_enable.stlb_mecc_code_ramid)
             ---------------------------------1---------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84956
 EXPRESSION (gen_mmu_enable.ptw_stlb_d_ack ? gen_mmu_enable.ptw_ppn : gen_mmu_enable.stlb_ppn)
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84957
 EXPRESSION (gen_mmu_enable.ptw_stlb_d_ack ? gen_mmu_enable.ptw_d : gen_mmu_enable.stlb_d)
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84958
 EXPRESSION (gen_mmu_enable.ptw_stlb_d_ack ? gen_mmu_enable.ptw_a : gen_mmu_enable.stlb_a)
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84959
 EXPRESSION (gen_mmu_enable.ptw_stlb_d_ack ? gen_mmu_enable.ptw_g : gen_mmu_enable.stlb_g)
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84960
 EXPRESSION (gen_mmu_enable.ptw_stlb_d_ack ? gen_mmu_enable.ptw_u : gen_mmu_enable.stlb_u)
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84961
 EXPRESSION (gen_mmu_enable.ptw_stlb_d_ack ? gen_mmu_enable.ptw_x : gen_mmu_enable.stlb_x)
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84962
 EXPRESSION (gen_mmu_enable.ptw_stlb_d_ack ? gen_mmu_enable.ptw_w : gen_mmu_enable.stlb_w)
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84963
 EXPRESSION (gen_mmu_enable.ptw_stlb_d_ack ? gen_mmu_enable.ptw_r : gen_mmu_enable.stlb_r)
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84964
 EXPRESSION 
 Number  Term
      1  ((gen_mmu_enable.ptw_stlb_d_abort | gen_mmu_enable.ptw_stlb_d_ack)) ? gen_mmu_enable.ptw_page_fault : ((~(gen_mmu_enable.stlb_v | gen_mmu_enable.stlb_mecc_code_error))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84965
 EXPRESSION (((gen_mmu_enable.ptw_stlb_d_abort | gen_mmu_enable.ptw_stlb_d_ack)) ? gen_mmu_enable.ptw_access_fault : gen_mmu_enable.stlb_mecc_code_error)
             ---------------------------------1---------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84966
 EXPRESSION (((gen_mmu_enable.ptw_stlb_d_abort | gen_mmu_enable.ptw_stlb_d_ack)) ? gen_mmu_enable.ptw_mdcause : ({2'b0, gen_mmu_enable.stlb_mecc_code_error}))
             ---------------------------------1---------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84967
 EXPRESSION (((gen_mmu_enable.ptw_stlb_d_abort | gen_mmu_enable.ptw_stlb_d_ack)) ? gen_mmu_enable.ptw_ecc_code : gen_mmu_enable.stlb_mecc_code_code)
             ---------------------------------1---------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84968
 EXPRESSION (((gen_mmu_enable.ptw_stlb_d_abort | gen_mmu_enable.ptw_stlb_d_ack)) ? gen_mmu_enable.ptw_ecc_corr : gen_mmu_enable.stlb_mecc_code_corr)
             ---------------------------------1---------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84969
 EXPRESSION (((gen_mmu_enable.ptw_stlb_d_abort | gen_mmu_enable.ptw_stlb_d_ack)) ? gen_mmu_enable.ptw_ecc_ramid : gen_mmu_enable.stlb_mecc_code_ramid)
             ---------------------------------1---------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85028
 EXPRESSION (gen_mmu_enable.sfence_ram_gnt ? gen_mmu_enable.sfence_va : (gen_mmu_enable.stlb_dtlb_gnt ? dtlb_miss_vpn : itlb_miss_vpn))
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85028
 SUB-EXPRESSION (gen_mmu_enable.stlb_dtlb_gnt ? dtlb_miss_vpn : itlb_miss_vpn)
                 --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85029
 EXPRESSION (gen_mmu_enable.sfence_ram_gnt ? gen_mmu_enable.sfence_asid : csr_satp_asid)
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85032
 EXPRESSION (gen_mmu_enable.sfence_ram_gnt ? ((gen_mmu_enable.sfence_mode_va | gen_mmu_enable.sfence_mode_va_asid)) : 1'b1)
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85033
 EXPRESSION (gen_mmu_enable.sfence_ram_gnt ? ((gen_mmu_enable.sfence_mode_asid | gen_mmu_enable.sfence_mode_va_asid)) : 1'b1)
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85088
 EXPRESSION (gen_mmu_enable.stlb_kp_fill ? gen_mmu_enable.ptw_ram_idx : gen_mmu_enable.service_vpn[((STLB_RAM_AW - 1) + VPN0_LSB):VPN0_LSB])
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85089
 EXPRESSION (gen_mmu_enable.stlb_kp_fill ? gen_mmu_enable.stlb_victim[3:0] : gen_mmu_enable.stlb_kp_hit_vec[3:0])
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85112
 EXPRESSION (gen_mmu_enable.stlb_modified_lru ? ((~gen_mmu_enable.stlb_lru[0])) : ((|gen_mmu_enable.stlb_lru_hit[1:0])))
             ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85113
 EXPRESSION (((|gen_mmu_enable.stlb_lru_hit[1:0])) ? gen_mmu_enable.stlb_lru_hit[0] : gen_mmu_enable.stlb_lru[1])
             ------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85114
 EXPRESSION (((|gen_mmu_enable.stlb_lru_hit[3:2])) ? gen_mmu_enable.stlb_lru_hit[2] : gen_mmu_enable.stlb_lru[2])
             ------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85199
 EXPRESSION (gen_mmu_enable.stlb_sel_dtlb ? PTW_PATH_STLB_D : PTW_PATH_STLB_I)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85293
 EXPRESSION 
 Number  Term
      1  gen_mmu_enable.ptw_level_rst ? ({gen_mmu_enable.service_mode[3], gen_mmu_enable.service_mode[0]}) : (gen_mmu_enable.ptw_level_dec ? ((gen_mmu_enable.ptw_level - 2'b1)) : gen_mmu_enable.ptw_level))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85293
 SUB-EXPRESSION (gen_mmu_enable.ptw_level_dec ? ((gen_mmu_enable.ptw_level - 2'b1)) : gen_mmu_enable.ptw_level)
                 --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85305
 EXPRESSION (gen_mmu_enable.ptw_idle ? gen_mmu_enable.service_ppn : gen_mmu_enable.pte_rdata[PTE_PPN_MSB:PTE_PPN_LSB])
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85838
 EXPRESSION (gen_mmu_enable.stlb_sp_fill ? gen_mmu_enable.stlb_victim[(STLB_SP_ENTRIES + 3):4] : gen_mmu_enable.stlb_sp_hit_vec[(STLB_SP_ENTRIES + 3):4])
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85900
 EXPRESSION (gen_mmu_enable.gen_stlb_sp_lru4.stlb_sp_modified_lru ? ((~gen_mmu_enable.stlb_sp_lru[0])) : ((|gen_mmu_enable.stlb_sp_lru_hit[1:0])))
             --------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85901
 EXPRESSION (((|gen_mmu_enable.stlb_sp_lru_hit[1:0])) ? ((|gen_mmu_enable.stlb_sp_lru_hit[0])) : gen_mmu_enable.stlb_sp_lru[1])
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85902
 EXPRESSION (((|gen_mmu_enable.stlb_sp_lru_hit[3:2])) ? ((|gen_mmu_enable.stlb_sp_lru_hit[2])) : gen_mmu_enable.stlb_sp_lru[2])
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85974
 EXPRESSION (gen_mmu_enable.sfence_flush[4] ? 1'b0 : 1'b1)
             ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       86071
 EXPRESSION (gen_mmu_enable.sfence_flush[5] ? 1'b0 : 1'b1)
             ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       86168
 EXPRESSION (gen_mmu_enable.sfence_flush[6] ? 1'b0 : 1'b1)
             ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       86265
 EXPRESSION (gen_mmu_enable.sfence_flush[7] ? 1'b0 : 1'b1)
             ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod3262.html" >kv_mmu</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">113</td>
<td class="rt">44</td>
<td class="rt">38.94 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">2992</td>
<td class="rt">350</td>
<td class="rt">11.70 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1496</td>
<td class="rt">175</td>
<td class="rt">11.70 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1496</td>
<td class="rt">175</td>
<td class="rt">11.70 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">113</td>
<td class="rt">44</td>
<td class="rt">38.94 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">2992</td>
<td class="rt">350</td>
<td class="rt">11.70 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">1496</td>
<td class="rt">175</td>
<td class="rt">11.70 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">1496</td>
<td class="rt">175</td>
<td class="rt">11.70 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_satp_ppn[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_satp_mode[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_satp_asid[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mmu_satp_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcache_ctl_tlb_eccen[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcache_ctl_tlb_rwecc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mecc_code[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tlb_cctl_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tlb_cctl_command[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tlb_cctl_waddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tlb_cctl_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tlb_cctl_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tlb_cctl_raddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tlb_cctl_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tlb_cctl_ecc_status[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mmu_csr_mitlb_access</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mmu_csr_mitlb_miss</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mmu_csr_mdtlb_access</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mmu_csr_mdtlb_miss</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mmu_fence_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mmu_fence_mode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mmu_fence_vaddr[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mmu_fence_asid[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mmu_fence_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mmu_ipipe_standby_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dtlb_miss_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dtlb_miss_vpn[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dtlb_miss_resp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dtlb_miss_data[45:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dtlb_sfence_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dtlb_sfence_mode_flush_all</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dtlb_sfence_mode_va</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>itlb_miss_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>itlb_miss_vpn[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>itlb_miss_resp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>itlb_miss_data[42:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>itlb_sfence_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>itlb_sfence_mode_flush_all</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>itlb_sfence_mode_va</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mmu_iptw_req_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mmu_iptw_req_pa[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>iptw_mmu_req_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>iptw_mmu_resp_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>iptw_mmu_resp_status[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>iptw_mmu_resp_status[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>iptw_mmu_resp_status[11:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>iptw_mmu_resp_status[13:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>iptw_mmu_resp_status[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>iptw_mmu_resp_status[16:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>iptw_mmu_resp_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mmu_dptw_req_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mmu_dptw_req_pa[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dptw_mmu_req_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dptw_mmu_resp_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dptw_mmu_resp_status[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dptw_mmu_resp_status[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dptw_mmu_resp_status[11:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dptw_mmu_resp_status[13:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dptw_mmu_resp_status[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dptw_mmu_resp_status[16:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dptw_mmu_resp_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stlb0_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb1_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb2_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb3_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb0_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb1_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb2_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb3_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb0_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb1_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb2_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb3_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb0_wdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb1_wdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb2_wdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb3_wdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb0_rdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb1_rdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb2_rdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb3_rdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_tag0_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag1_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag2_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag3_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag0_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag1_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag2_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag3_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag0_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag1_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag2_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag3_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag0_wdata[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag1_wdata[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag2_wdata[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag3_wdata[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag0_rdata[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_tag1_rdata[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_tag2_rdata[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_tag3_rdata[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_data0_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data1_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data2_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data3_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data0_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data1_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data2_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data3_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data0_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data1_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data2_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data3_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data0_wdata[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data1_wdata[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data2_wdata[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data3_wdata[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data0_rdata[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_data1_rdata[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_data2_rdata[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_data3_rdata[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod3262.html" >kv_mmu</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: gen_mmu_enable.stlb_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: gen_mmu_enable.stlb_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>ST_STLB_IDLE</td>
<td class="rt">84873</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_STLB_KP_DATA</td>
<td class="rt">84887</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_STLB_SP_DATA</td>
<td class="rt">84900</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>ST_STLB_IDLE->ST_STLB_SP_DATA</td>
<td class="rt">84900</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_STLB_KP_DATA->ST_STLB_IDLE</td>
<td class="rt">84873</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_STLB_SP_DATA->ST_STLB_IDLE</td>
<td class="rt">84873</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_STLB_SP_DATA->ST_STLB_KP_DATA</td>
<td class="rt">84887</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: gen_mmu_enable.ptw_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: gen_mmu_enable.ptw_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>ST_PTW_ADDR</td>
<td class="rt">85262</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_PTW_DATA</td>
<td class="rt">85259</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>ST_PTW_IDLE</td>
<td class="rt">85248</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>ST_PTW_ADDR->ST_PTW_DATA</td>
<td class="rt">85259</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_PTW_ADDR->ST_PTW_IDLE</td>
<td class="rt">85248</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_PTW_DATA->ST_PTW_ADDR</td>
<td class="rt">85270</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_PTW_DATA->ST_PTW_IDLE</td>
<td class="rt">85248</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_PTW_IDLE->ST_PTW_ADDR</td>
<td class="rt">85278</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod3262.html" >kv_mmu</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">239</td>
<td class="rt">152</td>
<td class="rt">63.60 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">84842</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">84859</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">84943</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">84944</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">84945</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">84946</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">84947</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">84948</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">84949</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">84950</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">84951</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">84952</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">84953</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">84956</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">84957</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">84958</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">84959</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">84960</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">84961</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">84962</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">84963</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">84964</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">84965</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">84966</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">84967</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">84968</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">84969</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">85028</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">85029</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">85032</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">85033</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">85088</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">85089</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">85112</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">85113</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">85114</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">85199</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">85293</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">85305</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">85838</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">84846</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">85900</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">85901</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">85902</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">85974</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">86071</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">86168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">86265</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">84807</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84862</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84872</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">84881</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">85037</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">85050</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">85059</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">85095</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">85177</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">85188</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">85201</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">85226</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">85247</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">85256</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">85295</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">85307</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">85318</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">85331</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">85432</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">85455</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">85498</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">85507</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">85516</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">85525</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">85532</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">85541</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">85853</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">85118</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">85118</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">85118</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">85118</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">85118</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">85118</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">85118</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">85118</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">85882</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">85976</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">85986</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">85994</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">86073</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">86083</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">86091</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">86170</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">86180</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">86188</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">86267</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">86277</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">86285</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84842              assign stlb_ram_idx = stlb_dtlb_gnt ? dtlb_stlb_idx : itlb_stlb_idx;
                                                       <font color = "red">-1-</font>  
                                                       <font color = "red">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84859              assign stlb_path_nx = stlb_dtlb_gnt ? STLB_PATH_DTLB : STLB_PATH_ITLB;
                                                       <font color = "red">-1-</font>  
                                                       <font color = "red">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84943              assign stlb_itlb_ppn = ptw_stlb_i_ack ? ptw_ppn : stlb_ppn;
                                                         <font color = "red">-1-</font>  
                                                         <font color = "red">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84944              assign stlb_itlb_a = ptw_stlb_i_ack ? ptw_a : stlb_a;
                                                       <font color = "red">-1-</font>  
                                                       <font color = "red">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84945              assign stlb_itlb_g = ptw_stlb_i_ack ? ptw_g : stlb_g;
                                                       <font color = "red">-1-</font>  
                                                       <font color = "red">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84946              assign stlb_itlb_u = ptw_stlb_i_ack ? ptw_u : stlb_u;
                                                       <font color = "red">-1-</font>  
                                                       <font color = "red">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84947              assign stlb_itlb_x = ptw_stlb_i_ack ? ptw_x : stlb_x;
                                                       <font color = "red">-1-</font>  
                                                       <font color = "red">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84948              assign stlb_itlb_page_fault = (ptw_stlb_i_abort | ptw_stlb_i_ack) ? ptw_page_fault : ~(stlb_v | stlb_mecc_code_error);
                                                                                     <font color = "red">-1-</font>  
                                                                                     <font color = "red">==></font>  
                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84949              assign stlb_itlb_access_fault = (ptw_stlb_i_abort | ptw_stlb_i_ack) ? ptw_access_fault : stlb_mecc_code_error;
                                                                                       <font color = "red">-1-</font>  
                                                                                       <font color = "red">==></font>  
                                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84950              assign stlb_itlb_mdcause = (ptw_stlb_i_abort | ptw_stlb_i_ack) ? ((ptw_mdcause == 3'd5) ? 3'd4 : ptw_mdcause) : {2'b0,stlb_mecc_code_error};
                                                                                  <font color = "red">-1-</font>                      <font color = "red">-2-</font>   
                                                                                                           <font color = "red">==></font>  
                                                                                  <font color = "green">==></font>                      <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84951              assign stlb_itlb_ecc_code = (ptw_stlb_i_abort | ptw_stlb_i_ack) ? ptw_ecc_code : stlb_mecc_code_code;
                                                                                   <font color = "red">-1-</font>  
                                                                                   <font color = "red">==></font>  
                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84952              assign stlb_itlb_ecc_corr = (ptw_stlb_i_abort | ptw_stlb_i_ack) ? ptw_ecc_corr : stlb_mecc_code_corr;
                                                                                   <font color = "red">-1-</font>  
                                                                                   <font color = "red">==></font>  
                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84953              assign stlb_itlb_ecc_ramid = (ptw_stlb_i_abort | ptw_stlb_i_ack) ? ptw_ecc_ramid : stlb_mecc_code_ramid;
                                                                                    <font color = "red">-1-</font>  
                                                                                    <font color = "red">==></font>  
                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84956              assign stlb_dtlb_ppn = ptw_stlb_d_ack ? ptw_ppn : stlb_ppn;
                                                         <font color = "red">-1-</font>  
                                                         <font color = "red">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84957              assign stlb_dtlb_d = ptw_stlb_d_ack ? ptw_d : stlb_d;
                                                       <font color = "red">-1-</font>  
                                                       <font color = "red">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84958              assign stlb_dtlb_a = ptw_stlb_d_ack ? ptw_a : stlb_a;
                                                       <font color = "red">-1-</font>  
                                                       <font color = "red">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84959              assign stlb_dtlb_g = ptw_stlb_d_ack ? ptw_g : stlb_g;
                                                       <font color = "red">-1-</font>  
                                                       <font color = "red">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84960              assign stlb_dtlb_u = ptw_stlb_d_ack ? ptw_u : stlb_u;
                                                       <font color = "red">-1-</font>  
                                                       <font color = "red">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84961              assign stlb_dtlb_x = ptw_stlb_d_ack ? ptw_x : stlb_x;
                                                       <font color = "red">-1-</font>  
                                                       <font color = "red">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84962              assign stlb_dtlb_w = ptw_stlb_d_ack ? ptw_w : stlb_w;
                                                       <font color = "red">-1-</font>  
                                                       <font color = "red">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84963              assign stlb_dtlb_r = ptw_stlb_d_ack ? ptw_r : stlb_r;
                                                       <font color = "red">-1-</font>  
                                                       <font color = "red">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84964              assign stlb_dtlb_page_fault = (ptw_stlb_d_abort | ptw_stlb_d_ack) ? ptw_page_fault : ~(stlb_v | stlb_mecc_code_error);
                                                                                     <font color = "red">-1-</font>  
                                                                                     <font color = "red">==></font>  
                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84965              assign stlb_dtlb_access_fault = (ptw_stlb_d_abort | ptw_stlb_d_ack) ? ptw_access_fault : stlb_mecc_code_error;
                                                                                       <font color = "red">-1-</font>  
                                                                                       <font color = "red">==></font>  
                                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84966              assign stlb_dtlb_mdcause = (ptw_stlb_d_abort | ptw_stlb_d_ack) ? ptw_mdcause : {2'b0,stlb_mecc_code_error};
                                                                                  <font color = "red">-1-</font>  
                                                                                  <font color = "red">==></font>  
                                                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84967              assign stlb_dtlb_ecc_code = (ptw_stlb_d_abort | ptw_stlb_d_ack) ? ptw_ecc_code : stlb_mecc_code_code;
                                                                                   <font color = "red">-1-</font>  
                                                                                   <font color = "red">==></font>  
                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84968              assign stlb_dtlb_ecc_corr = (ptw_stlb_d_abort | ptw_stlb_d_ack) ? ptw_ecc_corr : stlb_mecc_code_corr;
                                                                                   <font color = "red">-1-</font>  
                                                                                   <font color = "red">==></font>  
                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84969              assign stlb_dtlb_ecc_ramid = (ptw_stlb_d_abort | ptw_stlb_d_ack) ? ptw_ecc_ramid : stlb_mecc_code_ramid;
                                                                                    <font color = "red">-1-</font>  
                                                                                    <font color = "red">==></font>  
                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85028              assign service_vpn_nx = sfence_ram_gnt ? sfence_va : stlb_dtlb_gnt ? dtlb_miss_vpn : itlb_miss_vpn;
                                                          <font color = "green">-1-</font>                         <font color = "red">-2-</font>   
                                                          <font color = "green">==></font>                         <font color = "red">==></font>   
                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85029              assign service_asid_nx = sfence_ram_gnt ? sfence_asid : csr_satp_asid;
                                                           <font color = "green">-1-</font>  
                                                           <font color = "green">==></font>  
                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85032              assign check_vpn_nx = sfence_ram_gnt ? (sfence_mode_va | sfence_mode_va_asid) : 1'b1;
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85033              assign check_asid_nx = sfence_ram_gnt ? (sfence_mode_asid | sfence_mode_va_asid) : 1'b1;
                                                         <font color = "green">-1-</font>  
                                                         <font color = "green">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85088              assign stlb_lru_idx = stlb_kp_fill ? ptw_ram_idx : service_vpn[STLB_RAM_AW - 1 + VPN0_LSB:VPN0_LSB];
                                                      <font color = "red">-1-</font>  
                                                      <font color = "red">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85089              assign stlb_lru_hit = stlb_kp_fill ? stlb_victim[3:0] : stlb_kp_hit_vec[3:0];
                                                      <font color = "red">-1-</font>  
                                                      <font color = "red">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85112              assign stlb_lru_nx[0] = stlb_modified_lru ? ~stlb_lru[0] : |stlb_lru_hit[1:0];
                                                             <font color = "red">-1-</font>  
                                                             <font color = "red">==></font>  
                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85113              assign stlb_lru_nx[1] = |stlb_lru_hit[1:0] ? stlb_lru_hit[0] : stlb_lru[1];
                                                              <font color = "red">-1-</font>  
                                                              <font color = "red">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85114              assign stlb_lru_nx[2] = |stlb_lru_hit[3:2] ? stlb_lru_hit[2] : stlb_lru[2];
                                                              <font color = "red">-1-</font>  
                                                              <font color = "red">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85199              assign ptw_path_nx = stlb_sel_dtlb ? PTW_PATH_STLB_D : PTW_PATH_STLB_I;
                                                      <font color = "red">-1-</font>  
                                                      <font color = "red">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85293              assign ptw_level_nx = ptw_level_rst ? {service_mode[3],service_mode[0]} : ptw_level_dec ? ptw_level - 2'd1 : ptw_level;
                                                       <font color = "red">-1-</font>                                                 <font color = "red">-2-</font>   
                                                       <font color = "red">==></font>                                                 <font color = "red">==></font>   
                                                                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85305              assign pte_ppn_nx = ptw_idle ? service_ppn : pte_rdata[PTE_PPN_MSB:PTE_PPN_LSB];
                                                <font color = "red">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85838              wire [(STLB_SP_ENTRIES + 3):4] stlb_sp_lru_hit_temp = stlb_sp_fill ? stlb_victim[(STLB_SP_ENTRIES + 3):4] : stlb_sp_hit_vec[(STLB_SP_ENTRIES + 3):4];
                                                                                      <font color = "red">-1-</font>  
                                                                                      <font color = "red">==></font>  
                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84846                  assign stlb_vpn = {{(48 - VALEN){1'b0}},(stlb_sel_dtlb ? dtlb_miss_vpn : itlb_miss_vpn)};
                                                                              <font color = "red">-1-</font>  
                                                                              <font color = "red">==></font>  
                                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85900                  assign stlb_sp_lru_nx[0] = stlb_sp_modified_lru ? ~stlb_sp_lru[0] : |stlb_sp_lru_hit[1:0];
                                                                       <font color = "red">-1-</font>  
                                                                       <font color = "red">==></font>  
                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85901                  assign stlb_sp_lru_nx[1] = |stlb_sp_lru_hit[1:0] ? |stlb_sp_lru_hit[0] : stlb_sp_lru[1];
                                                                        <font color = "red">-1-</font>  
                                                                        <font color = "red">==></font>  
                                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85902                  assign stlb_sp_lru_nx[2] = |stlb_sp_lru_hit[3:2] ? |stlb_sp_lru_hit[2] : stlb_sp_lru[2];
                                                                        <font color = "red">-1-</font>  
                                                                        <font color = "red">==></font>  
                                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85974                  assign stlb4_valid_nx = sfence_flush[4] ? 1'b0 : 1'b1;
                                                               <font color = "green">-1-</font>  
                                                               <font color = "green">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
86071                  assign stlb5_valid_nx = sfence_flush[5] ? 1'b0 : 1'b1;
                                                               <font color = "green">-1-</font>  
                                                               <font color = "green">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
86168                  assign stlb6_valid_nx = sfence_flush[6] ? 1'b0 : 1'b1;
                                                               <font color = "green">-1-</font>  
                                                               <font color = "green">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
86265                  assign stlb7_valid_nx = sfence_flush[7] ? 1'b0 : 1'b1;
                                                               <font color = "green">-1-</font>  
                                                               <font color = "green">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84807                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
84808                      ptw_mmu_resp_valid <= 1'b0;
           <font color = "green">                ==></font>
84809                      ptw_mmu_resp_status <= 17'b0;
84810                      ptw_mmu_resp_data <= {32{1'b0}};
84811                  end
84812                  else if (ptw_access_done | ptw_abort | valid_lsu_ack | ptc_hit_d1) begin
                            <font color = "red">-2-</font>  
84813                      ptw_mmu_resp_valid <= 1'b0;
           <font color = "red">                ==></font>
84814                      ptw_mmu_resp_status <= 17'b0;
84815                      ptw_mmu_resp_data <= {32{1'b0}};
84816                  end
84817                  else if (ptw_data_phase) begin
                            <font color = "red">-3-</font>  
84818                      ptw_mmu_resp_valid <= ptw_mmu_resp_valid_nx;
           <font color = "red">                ==></font>
84819                      ptw_mmu_resp_status <= ptw_mmu_resp_status_nx;
84820                      ptw_mmu_resp_data <= ptw_mmu_resp_data_nx;
84821                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84862                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
84863                      stlb_path_reg <= 1'b0;
           <font color = "green">                ==></font>
84864                  end
84865                  else if (stlb_path_en) begin
                            <font color = "red">-2-</font>  
84866                      stlb_path_reg <= stlb_path_nx;
           <font color = "red">                ==></font>
84867                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84872                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
84873                      stlb_cs <= ST_STLB_IDLE;
           <font color = "green">                ==></font>
84874                  end
84875                  else begin
84876                      stlb_cs <= stlb_ns;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84881                  case (stlb_cs)
                       <font color = "red">-1-</font>  
84882                      ST_STLB_SP_DATA: begin
84883                          if (stlb_sp_hit) begin
                               <font color = "red">-2-</font>  
84884                              stlb_ns = ST_STLB_IDLE;
           <font color = "red">                        ==></font>
84885                          end
84886                          else begin
84887                              stlb_ns = ST_STLB_KP_DATA;
           <font color = "red">                        ==></font>
84888                          end
84889                      end
84890                      ST_STLB_KP_DATA: begin
84891                          if (stlb_ram_rready) begin
                               <font color = "red">-3-</font>  
84892                              stlb_ns = ST_STLB_IDLE;
           <font color = "red">                        ==></font>
84893                          end
84894                          else begin
84895                              stlb_ns = ST_STLB_KP_DATA;
           <font color = "red">                        ==></font>
84896                          end
84897                      end
84898                      ST_STLB_IDLE: begin
84899                          if ((stlb_itlb_gnt | stlb_dtlb_gnt) & stlb_ram_gnt & ~mmu_fence_req) begin
                               <font color = "red">-4-</font>  
84900                              stlb_ns = ST_STLB_SP_DATA;
           <font color = "red">                        ==></font>
84901                          end
84902                          else begin
84903                              stlb_ns = ST_STLB_IDLE;
           <font color = "green">                        ==></font>
84904                          end
84905                      end
84906                      default: stlb_ns = 2'b0;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>ST_STLB_SP_DATA </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_STLB_SP_DATA </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_STLB_KP_DATA </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_STLB_KP_DATA </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_STLB_IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>ST_STLB_IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85037                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
85038                      check_vpn_reg <= 1'b0;
           <font color = "green">                ==></font>
85039                      check_asid_reg <= 1'b0;
85040                      keep_global_page_reg <= 1'b0;
85041                  end
85042                  else if (stlb_service_en) begin
                            <font color = "green">-2-</font>  
85043                      check_vpn_reg <= check_vpn_nx;
           <font color = "green">                ==></font>
85044                      check_asid_reg <= check_asid_nx;
85045                      keep_global_page_reg <= keep_global_page_nx;
85046                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85050                  if (stlb_service_en) begin
                       <font color = "green">-1-</font>  
85051                      service_vpn_reg <= service_vpn_nx;
           <font color = "green">                ==></font>
85052                      service_asid_reg <= service_asid_nx;
85053                      service_ppn_reg <= service_ppn_nx;
85054                      service_mode_reg <= service_mode_nx;
85055                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85059                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
85060                      stlb_mask <= 1'b1;
           <font color = "green">                ==></font>
85061                  end
85062                  else if (stlb_service_en) begin
                            <font color = "green">-2-</font>  
85063                      stlb_mask <= 1'b1;
           <font color = "green">                ==></font>
85064                  end
85065                  else if (csr_mmu_satp_we) begin
                            <font color = "red">-3-</font>  
85066                      stlb_mask <= 1'b0;
           <font color = "red">                ==></font>
85067                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85095                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
85096                      stlb_lru_r <= 1'b0;
           <font color = "green">                ==></font>
85097                      stlb_modified_lru <= 1'b0;
85098                  end
85099                  else if (|stlb_kp_replacement_vec) begin
                            <font color = "red">-2-</font>  
85100                      stlb_lru_r <= stlb_lru[0];
           <font color = "red">                ==></font>
85101                      stlb_modified_lru <= (stlb_lru_r ^~ stlb_lru[0]);
85102                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85177                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
85178                      self_reset <= 1'b1;
           <font color = "green">                ==></font>
85179                  end
85180                  else if (sfence_done) begin
                            <font color = "green">-2-</font>  
85181                      self_reset <= 1'b0;
           <font color = "green">                ==></font>
85182                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85188                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
85189                      sfence_ram_req <= 1'b0;
           <font color = "green">                ==></font>
85190                  end
85191                  else if (sfence_req | sfence_done) begin
                            <font color = "green">-2-</font>  
85192                      sfence_ram_req <= ~sfence_done;
           <font color = "green">                ==></font>
85193                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85201                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
85202                      ptw_path <= 1'b0;
           <font color = "green">                ==></font>
85203                  end
85204                  else if (ptw_path_en) begin
                            <font color = "red">-2-</font>  
85205                      ptw_path <= ptw_path_nx;
           <font color = "red">                ==></font>
85206                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85226                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
85227                      ptw_vpn_reg <= {(VALEN - 12){1'b0}};
           <font color = "green">                ==></font>
85228                  end
85229                  else if (ptw_vpn_en) begin
                            <font color = "red">-2-</font>  
85230                      ptw_vpn_reg <= ptw_vpn_nx[(VALEN - 1):12];
           <font color = "red">                ==></font>
85231                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85247                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
85248                      ptw_cs <= ST_PTW_IDLE;
           <font color = "green">                ==></font>
85249                  end
85250                  else begin
85251                      ptw_cs <= ptw_ns;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85256                  case (ptw_cs)
                       <font color = "red">-1-</font>  
85257                      ST_PTW_ADDR: begin
85258                          if (ptw_mmu_req_ready | ptc_hit) begin
                               <font color = "red">-2-</font>  
85259                              ptw_ns = ST_PTW_DATA;
           <font color = "red">                        ==></font>
85260                          end
85261                          else begin
85262                              ptw_ns = ST_PTW_ADDR;
           <font color = "red">                        ==></font>
85263                          end
85264                      end
85265                      ST_PTW_DATA: begin
85266                          if (ptw_access_done | ptw_abort) begin
                               <font color = "red">-3-</font>  
85267                              ptw_ns = ST_PTW_IDLE;
           <font color = "red">                        ==></font>
85268                          end
85269                          else if (valid_lsu_ack | ptc_hit_d1) begin
                                    <font color = "red">-4-</font>  
85270                              ptw_ns = ST_PTW_ADDR;
           <font color = "red">                        ==></font>
85271                          end
85272                          else begin
85273                              ptw_ns = ST_PTW_DATA;
           <font color = "red">                        ==></font>
85274                          end
85275                      end
85276                      ST_PTW_IDLE: begin
85277                          if (ptw_stlb_gnt & ~stlb_kill) begin
                               <font color = "red">-5-</font>  
85278                              ptw_ns = ST_PTW_ADDR;
           <font color = "red">                        ==></font>
85279                          end
85280                          else begin
85281                              ptw_ns = ST_PTW_IDLE;
           <font color = "green">                        ==></font>
85282                          end
85283                      end
85284                      default: ptw_ns = 2'b0;
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>ST_PTW_ADDR </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_PTW_ADDR </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_PTW_DATA </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_PTW_DATA </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_PTW_DATA </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>ST_PTW_IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>ST_PTW_IDLE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85295                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
85296                      ptw_level_reg <= 2'b0;
           <font color = "green">                ==></font>
85297                  end
85298                  else begin
85299                      ptw_level_reg <= ptw_level_nx;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85307                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
85308                      pte_ppn_reg <= {(PALEN - 12){1'b0}};
           <font color = "green">                ==></font>
85309                  end
85310                  else if (pte_ppn_en) begin
                            <font color = "red">-2-</font>  
85311                      pte_ppn_reg <= pte_ppn_nx;
           <font color = "red">                ==></font>
85312                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85318                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
85319                      pte_offset_reg <= {(12 - LSU_ADDR_LSB){1'b0}};
           <font color = "green">                ==></font>
85320                  end
85321                  else if (pte_offset_en) begin
                            <font color = "red">-2-</font>  
85322                      pte_offset_reg <= pte_offset_nx;
           <font color = "red">                ==></font>
85323                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85331                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
85332                      ptw_global_reg <= 1'b0;
           <font color = "green">                ==></font>
85333                  end
85334                  else begin
85335                      ptw_global_reg <= ptw_global_nx;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85432                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
85433                      ptc_ihit_d1 <= 1'b0;
           <font color = "green">                ==></font>
85434                      ptc_dhit_d1 <= 1'b0;
85435                      ptc_pfhit_d1 <= 1'b0;
85436                      ptc_hit_d1 <= 1'b0;
85437                  end
85438                  else begin
85439                      ptc_ihit_d1 <= ptc_ihit;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85455                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
85456                      mmu_csr_mitlb_access_reg <= 1'b0;
           <font color = "green">                ==></font>
85457                      mmu_csr_mitlb_miss_reg <= 1'b0;
85458                      mmu_csr_mdtlb_access_reg <= 1'b0;
85459                      mmu_csr_mdtlb_miss_reg <= 1'b0;
85460                  end
85461                  else begin
85462                      mmu_csr_mitlb_access_reg <= mmu_csr_mitlb_access_nx;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85498                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
85499                      ptc_l1i_v <= 1'b0;
           <font color = "green">                ==></font>
85500                  end
85501                  else begin
85502                      ptc_l1i_v <= ptc_l1i_v_nx;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85507                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
85508                      ptc_l1d_v <= 1'b0;
           <font color = "green">                ==></font>
85509                  end
85510                  else begin
85511                      ptc_l1d_v <= ptc_l1d_v_nx;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85516                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
85517                      ptc_l1i_g <= 1'b0;
           <font color = "green">                ==></font>
85518                  end
85519                  else if (ptc_l1i_fill) begin
                            <font color = "red">-2-</font>  
85520                      ptc_l1i_g <= lsu_rdata[PTE_G] | ptw_global;
           <font color = "red">                ==></font>
85521                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85525                  if (ptc_l1i_fill) begin
                       <font color = "red">-1-</font>  
85526                      ptc_l1i_tag_reg <= mmu_ptw_req_pa[(PALEN - 1):LSU_ADDR_LSB];
           <font color = "red">                ==></font>
85527                      ptc_l1i_ppn <= lsu_rdata[PTE_PPN_MSB:PTE_PPN_LSB];
85528                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85532                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
85533                      ptc_l1d_g <= 1'b0;
           <font color = "green">                ==></font>
85534                  end
85535                  else if (ptc_l1d_fill) begin
                            <font color = "red">-2-</font>  
85536                      ptc_l1d_g <= lsu_rdata[PTE_G] | ptw_global;
           <font color = "red">                ==></font>
85537                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85541                  if (ptc_l1d_fill) begin
                       <font color = "red">-1-</font>  
85542                      ptc_l1d_tag_reg <= mmu_ptw_req_pa[(PALEN - 1):LSU_ADDR_LSB];
           <font color = "red">                ==></font>
85543                      ptc_l1d_ppn <= lsu_rdata[PTE_PPN_MSB:PTE_PPN_LSB];
85544                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85853                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
85854                      stlb_sp_lru_reg <= {(STLB_SP_ENTRIES - 1){1'b0}};
           <font color = "green">                ==></font>
85855                  end
85856                  else if (stlb_sp_lru_en) begin
                            <font color = "red">-2-</font>  
85857                      stlb_sp_lru_reg <= stlb_sp_lru_nx[(STLB_SP_ENTRIES - 2):0];
           <font color = "red">                ==></font>
85858                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85118                      if (!core_reset_n) begin
                           <font color = "green">-1-</font>  
85119                          stlb_lru_arr[l] <= 3'b0;
           <font color = "green">                    ==></font>
85120                      end
85121                      else if (stlb_lru_arr_en[l]) begin
                                <font color = "red">-2-</font>  
85122                          stlb_lru_arr[l] <= stlb_lru_nx;
           <font color = "red">                    ==></font>
85123                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85118                      if (!core_reset_n) begin
                           <font color = "green">-1-</font>  
85119                          stlb_lru_arr[l] <= 3'b0;
           <font color = "green">                    ==></font>
85120                      end
85121                      else if (stlb_lru_arr_en[l]) begin
                                <font color = "red">-2-</font>  
85122                          stlb_lru_arr[l] <= stlb_lru_nx;
           <font color = "red">                    ==></font>
85123                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85118                      if (!core_reset_n) begin
                           <font color = "green">-1-</font>  
85119                          stlb_lru_arr[l] <= 3'b0;
           <font color = "green">                    ==></font>
85120                      end
85121                      else if (stlb_lru_arr_en[l]) begin
                                <font color = "red">-2-</font>  
85122                          stlb_lru_arr[l] <= stlb_lru_nx;
           <font color = "red">                    ==></font>
85123                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85118                      if (!core_reset_n) begin
                           <font color = "green">-1-</font>  
85119                          stlb_lru_arr[l] <= 3'b0;
           <font color = "green">                    ==></font>
85120                      end
85121                      else if (stlb_lru_arr_en[l]) begin
                                <font color = "red">-2-</font>  
85122                          stlb_lru_arr[l] <= stlb_lru_nx;
           <font color = "red">                    ==></font>
85123                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85118                      if (!core_reset_n) begin
                           <font color = "green">-1-</font>  
85119                          stlb_lru_arr[l] <= 3'b0;
           <font color = "green">                    ==></font>
85120                      end
85121                      else if (stlb_lru_arr_en[l]) begin
                                <font color = "red">-2-</font>  
85122                          stlb_lru_arr[l] <= stlb_lru_nx;
           <font color = "red">                    ==></font>
85123                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85118                      if (!core_reset_n) begin
                           <font color = "green">-1-</font>  
85119                          stlb_lru_arr[l] <= 3'b0;
           <font color = "green">                    ==></font>
85120                      end
85121                      else if (stlb_lru_arr_en[l]) begin
                                <font color = "red">-2-</font>  
85122                          stlb_lru_arr[l] <= stlb_lru_nx;
           <font color = "red">                    ==></font>
85123                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85118                      if (!core_reset_n) begin
                           <font color = "green">-1-</font>  
85119                          stlb_lru_arr[l] <= 3'b0;
           <font color = "green">                    ==></font>
85120                      end
85121                      else if (stlb_lru_arr_en[l]) begin
                                <font color = "red">-2-</font>  
85122                          stlb_lru_arr[l] <= stlb_lru_nx;
           <font color = "red">                    ==></font>
85123                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85118                      if (!core_reset_n) begin
                           <font color = "green">-1-</font>  
85119                          stlb_lru_arr[l] <= 3'b0;
           <font color = "green">                    ==></font>
85120                      end
85121                      else if (stlb_lru_arr_en[l]) begin
                                <font color = "red">-2-</font>  
85122                          stlb_lru_arr[l] <= stlb_lru_nx;
           <font color = "red">                    ==></font>
85123                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85882                      if (!core_reset_n) begin
                           <font color = "green">-1-</font>  
85883                          stlb_sp_lru_r <= 1'b0;
           <font color = "green">                    ==></font>
85884                          stlb_sp_modified_lru <= 1'b0;
85885                      end
85886                      else if (|stlb_sp_replacement_vec) begin
                                <font color = "red">-2-</font>  
85887                          stlb_sp_lru_r <= stlb_sp_lru[0];
           <font color = "red">                    ==></font>
85888                          stlb_sp_modified_lru <= (stlb_sp_lru_r ^~ stlb_sp_lru[0]);
85889                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85976                      if (!core_reset_n) begin
                           <font color = "green">-1-</font>  
85977                          stlb4_valid_reg <= 1'b0;
           <font color = "green">                    ==></font>
85978                      end
85979                      else if (stlb4_valid_en) begin
                                <font color = "green">-2-</font>  
85980                          stlb4_valid_reg <= stlb4_valid_nx;
           <font color = "green">                    ==></font>
85981                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85986                      if (stlb4_en) begin
                           <font color = "red">-1-</font>  
85987                          stlb4_vpn_reg <= stlb_sp_wdata[STLB_VPN_MSB:STLB_VPN1_LSB];
           <font color = "red">                    ==></font>
85988                          stlb4_ppn_reg <= stlb_sp_wdata[STLB_PPN_MSB:STLB_PPN1_LSB];
85989                          stlb4_asid_reg <= stlb_sp_wdata[STLB_ASID_MSB:STLB_ASID_LSB];
85990                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85994                      if (!core_reset_n) begin
                           <font color = "green">-1-</font>  
85995                          stlb4_d_reg <= 1'b0;
           <font color = "green">                    ==></font>
85996                          stlb4_a_reg <= 1'b0;
85997                          stlb4_g_reg <= 1'b0;
85998                          stlb4_u_reg <= 1'b0;
85999                          stlb4_x_reg <= 1'b0;
86000                          stlb4_w_reg <= 1'b0;
86001                          stlb4_r_reg <= 1'b0;
86002                          stlb4_v_reg <= 1'b0;
86003                          stlb4_ps_reg <= 2'b0;
86004                      end
86005                      else if (stlb4_en) begin
                                <font color = "red">-2-</font>  
86006                          stlb4_d_reg <= stlb_sp_wdata[STLB_D_BIT];
           <font color = "red">                    ==></font>
86007                          stlb4_a_reg <= stlb_sp_wdata[STLB_A_BIT];
86008                          stlb4_g_reg <= stlb_sp_wdata[STLB_G_BIT];
86009                          stlb4_u_reg <= stlb_sp_wdata[STLB_U_BIT];
86010                          stlb4_x_reg <= stlb_sp_wdata[STLB_X_BIT];
86011                          stlb4_w_reg <= stlb_sp_wdata[STLB_W_BIT];
86012                          stlb4_r_reg <= stlb_sp_wdata[STLB_R_BIT];
86013                          stlb4_v_reg <= stlb_sp_wdata[STLB_V_BIT];
86014                          stlb4_ps_reg <= ptw_ps;
86015                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
86073                      if (!core_reset_n) begin
                           <font color = "green">-1-</font>  
86074                          stlb5_valid_reg <= 1'b0;
           <font color = "green">                    ==></font>
86075                      end
86076                      else if (stlb5_valid_en) begin
                                <font color = "green">-2-</font>  
86077                          stlb5_valid_reg <= stlb5_valid_nx;
           <font color = "green">                    ==></font>
86078                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
86083                      if (stlb5_en) begin
                           <font color = "red">-1-</font>  
86084                          stlb5_vpn_reg <= stlb_sp_wdata[STLB_VPN_MSB:STLB_VPN1_LSB];
           <font color = "red">                    ==></font>
86085                          stlb5_ppn_reg <= stlb_sp_wdata[STLB_PPN_MSB:STLB_PPN1_LSB];
86086                          stlb5_asid_reg <= stlb_sp_wdata[STLB_ASID_MSB:STLB_ASID_LSB];
86087                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
86091                      if (!core_reset_n) begin
                           <font color = "green">-1-</font>  
86092                          stlb5_d_reg <= 1'b0;
           <font color = "green">                    ==></font>
86093                          stlb5_a_reg <= 1'b0;
86094                          stlb5_g_reg <= 1'b0;
86095                          stlb5_u_reg <= 1'b0;
86096                          stlb5_x_reg <= 1'b0;
86097                          stlb5_w_reg <= 1'b0;
86098                          stlb5_r_reg <= 1'b0;
86099                          stlb5_v_reg <= 1'b0;
86100                          stlb5_ps_reg <= 2'b0;
86101                      end
86102                      else if (stlb5_en) begin
                                <font color = "red">-2-</font>  
86103                          stlb5_d_reg <= stlb_sp_wdata[STLB_D_BIT];
           <font color = "red">                    ==></font>
86104                          stlb5_a_reg <= stlb_sp_wdata[STLB_A_BIT];
86105                          stlb5_g_reg <= stlb_sp_wdata[STLB_G_BIT];
86106                          stlb5_u_reg <= stlb_sp_wdata[STLB_U_BIT];
86107                          stlb5_x_reg <= stlb_sp_wdata[STLB_X_BIT];
86108                          stlb5_w_reg <= stlb_sp_wdata[STLB_W_BIT];
86109                          stlb5_r_reg <= stlb_sp_wdata[STLB_R_BIT];
86110                          stlb5_v_reg <= stlb_sp_wdata[STLB_V_BIT];
86111                          stlb5_ps_reg <= ptw_ps;
86112                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
86170                      if (!core_reset_n) begin
                           <font color = "green">-1-</font>  
86171                          stlb6_valid_reg <= 1'b0;
           <font color = "green">                    ==></font>
86172                      end
86173                      else if (stlb6_valid_en) begin
                                <font color = "green">-2-</font>  
86174                          stlb6_valid_reg <= stlb6_valid_nx;
           <font color = "green">                    ==></font>
86175                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
86180                      if (stlb6_en) begin
                           <font color = "red">-1-</font>  
86181                          stlb6_vpn_reg <= stlb_sp_wdata[STLB_VPN_MSB:STLB_VPN1_LSB];
           <font color = "red">                    ==></font>
86182                          stlb6_ppn_reg <= stlb_sp_wdata[STLB_PPN_MSB:STLB_PPN1_LSB];
86183                          stlb6_asid_reg <= stlb_sp_wdata[STLB_ASID_MSB:STLB_ASID_LSB];
86184                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
86188                      if (!core_reset_n) begin
                           <font color = "green">-1-</font>  
86189                          stlb6_d_reg <= 1'b0;
           <font color = "green">                    ==></font>
86190                          stlb6_a_reg <= 1'b0;
86191                          stlb6_g_reg <= 1'b0;
86192                          stlb6_u_reg <= 1'b0;
86193                          stlb6_x_reg <= 1'b0;
86194                          stlb6_w_reg <= 1'b0;
86195                          stlb6_r_reg <= 1'b0;
86196                          stlb6_v_reg <= 1'b0;
86197                          stlb6_ps_reg <= 2'b0;
86198                      end
86199                      else if (stlb6_en) begin
                                <font color = "red">-2-</font>  
86200                          stlb6_d_reg <= stlb_sp_wdata[STLB_D_BIT];
           <font color = "red">                    ==></font>
86201                          stlb6_a_reg <= stlb_sp_wdata[STLB_A_BIT];
86202                          stlb6_g_reg <= stlb_sp_wdata[STLB_G_BIT];
86203                          stlb6_u_reg <= stlb_sp_wdata[STLB_U_BIT];
86204                          stlb6_x_reg <= stlb_sp_wdata[STLB_X_BIT];
86205                          stlb6_w_reg <= stlb_sp_wdata[STLB_W_BIT];
86206                          stlb6_r_reg <= stlb_sp_wdata[STLB_R_BIT];
86207                          stlb6_v_reg <= stlb_sp_wdata[STLB_V_BIT];
86208                          stlb6_ps_reg <= ptw_ps;
86209                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
86267                      if (!core_reset_n) begin
                           <font color = "green">-1-</font>  
86268                          stlb7_valid_reg <= 1'b0;
           <font color = "green">                    ==></font>
86269                      end
86270                      else if (stlb7_valid_en) begin
                                <font color = "green">-2-</font>  
86271                          stlb7_valid_reg <= stlb7_valid_nx;
           <font color = "green">                    ==></font>
86272                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
86277                      if (stlb7_en) begin
                           <font color = "red">-1-</font>  
86278                          stlb7_vpn_reg <= stlb_sp_wdata[STLB_VPN_MSB:STLB_VPN1_LSB];
           <font color = "red">                    ==></font>
86279                          stlb7_ppn_reg <= stlb_sp_wdata[STLB_PPN_MSB:STLB_PPN1_LSB];
86280                          stlb7_asid_reg <= stlb_sp_wdata[STLB_ASID_MSB:STLB_ASID_LSB];
86281                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
86285                      if (!core_reset_n) begin
                           <font color = "green">-1-</font>  
86286                          stlb7_d_reg <= 1'b0;
           <font color = "green">                    ==></font>
86287                          stlb7_a_reg <= 1'b0;
86288                          stlb7_g_reg <= 1'b0;
86289                          stlb7_u_reg <= 1'b0;
86290                          stlb7_x_reg <= 1'b0;
86291                          stlb7_w_reg <= 1'b0;
86292                          stlb7_r_reg <= 1'b0;
86293                          stlb7_v_reg <= 1'b0;
86294                          stlb7_ps_reg <= 2'b0;
86295                      end
86296                      else if (stlb7_en) begin
                                <font color = "red">-2-</font>  
86297                          stlb7_d_reg <= stlb_sp_wdata[STLB_D_BIT];
           <font color = "red">                    ==></font>
86298                          stlb7_a_reg <= stlb_sp_wdata[STLB_A_BIT];
86299                          stlb7_g_reg <= stlb_sp_wdata[STLB_G_BIT];
86300                          stlb7_u_reg <= stlb_sp_wdata[STLB_U_BIT];
86301                          stlb7_x_reg <= stlb_sp_wdata[STLB_X_BIT];
86302                          stlb7_w_reg <= stlb_sp_wdata[STLB_W_BIT];
86303                          stlb7_r_reg <= stlb_sp_wdata[STLB_R_BIT];
86304                          stlb7_v_reg <= stlb_sp_wdata[STLB_V_BIT];
86305                          stlb7_ps_reg <= ptw_ps;
86306                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_250735">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_mmu">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
