DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "common"
unitName "CommonLib"
itemName "ALL"
)
]
instances [
(Instance
name "I_cnt"
duLibraryName "ART"
duName "baudrateCounter"
elements [
(GiElement
name "baudrateCounterBitNb"
type "positive"
value "baudrateCounterBitNb"
)
]
mwi 0
uid 24729,0
)
(Instance
name "I_shReg"
duLibraryName "ART"
duName "txShiftRegister"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
]
mwi 0
uid 24795,0
)
(Instance
name "I_ctl"
duLibraryName "ART"
duName "senderController"
elements [
(GiElement
name "baudrateCounterBitNb"
type "positive"
value "baudrateCounterBitNb"
)
(GiElement
name "baudRateDivide"
type "positive"
value "baudRateDivide"
)
]
mwi 0
uid 25052,0
)
]
libraryRefs [
"ieee"
"common"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\dev\\DiD\\did-labs\\Prefs\\..\\ART\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\dev\\DiD\\did-labs\\Prefs\\..\\ART\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\dev\\DiD\\did-labs\\Prefs\\..\\ART\\hds\\serial@port@sender\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\dev\\DiD\\did-labs\\Prefs\\..\\ART\\hds\\serial@port@sender\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\dev\\DiD\\did-labs\\Prefs\\..\\ART\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\dev\\DiD\\did-labs\\Prefs\\..\\ART\\hds\\serial@port@sender"
)
(vvPair
variable "d_logical"
value "C:\\dev\\DiD\\did-labs\\Prefs\\..\\ART\\hds\\serialPortSender"
)
(vvPair
variable "date"
value "14.01.2025"
)
(vvPair
variable "day"
value "mar."
)
(vvPair
variable "day_long"
value "mardi"
)
(vvPair
variable "dd"
value "14"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "serialPortSender"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "Axam"
)
(vvPair
variable "graphical_source_date"
value "14.01.2025"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE10628"
)
(vvPair
variable "graphical_source_time"
value "09:26:40"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE10628"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "ART"
)
(vvPair
variable "library_downstream_Concatenation"
value "U:/ELN_Board/Synthesis"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "U:\\ELN_Board\\Synthesis"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../NanoBlaze/designcheck"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/ElN/ART/work"
)
(vvPair
variable "library_downstream_SpyGlass"
value "U:\\ELN_Board\\Synthesis"
)
(vvPair
variable "mm"
value "01"
)
(vvPair
variable "module_name"
value "serialPortSender"
)
(vvPair
variable "month"
value "janv."
)
(vvPair
variable "month_long"
value "janvier"
)
(vvPair
variable "p"
value "C:\\dev\\DiD\\did-labs\\Prefs\\..\\ART\\hds\\serial@port@sender\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\dev\\DiD\\did-labs\\Prefs\\..\\ART\\hds\\serialPortSender\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEPath"
value "D:\\Labs\\ElN\\Board\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/usr/opt/Modelsim/modeltech/bin"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "09:26:40"
)
(vvPair
variable "unit"
value "serialPortSender"
)
(vvPair
variable "user"
value "Axam"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2025"
)
(vvPair
variable "yy"
value "25"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 812,0
optionalChildren [
*2 (CommentText
uid 814,0
shape (Rectangle
uid 815,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "122000,54000,141000,56000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 816,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "122200,54400,137600,55600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 817,0
shape (Rectangle
uid 818,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "90000,54000,116000,56000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 819,0
va (VaSet
fg "32768,0,0"
font "Verdana,12,1"
)
xt "96150,54300,109850,55700"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 820,0
shape (Rectangle
uid 821,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "95000,60000,116000,62000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 822,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "95200,60400,113000,61600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 823,0
shape (Rectangle
uid 824,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "116000,54000,122000,56000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 825,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "116200,54400,120900,55600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 826,0
shape (Rectangle
uid 827,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "95000,56000,116000,58000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 828,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "95200,56400,110400,57600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 829,0
shape (Rectangle
uid 830,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "90000,56000,95000,58000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 831,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "90200,56400,93600,57600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 832,0
shape (Rectangle
uid 833,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "90000,58000,95000,60000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 834,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "90200,58400,93600,59600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 835,0
shape (Rectangle
uid 836,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "116000,56000,141000,62000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 837,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "116200,56200,130300,57400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*10 (CommentText
uid 838,0
shape (Rectangle
uid 839,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "95000,58000,116000,60000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 840,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "95200,58400,105100,59600"
st "

%library/%unit/%view

"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 841,0
shape (Rectangle
uid 842,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "90000,60000,95000,62000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 843,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "90200,60400,94500,61600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 813,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "90000,54000,141000,62000"
)
oxt "13000,22000,64000,30000"
)
*12 (Net
uid 3306,0
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 7,0
)
declText (MLText
uid 3307,0
va (VaSet
font "Verdana,8,0"
)
xt "34000,-1500,45200,-500"
st "reset          : std_ulogic"
)
)
*13 (PortIoIn
uid 7091,0
shape (CompositeShape
uid 7092,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7093,0
sl 0
ro 270
xt "61000,41625,62500,42375"
)
(Line
uid 7094,0
sl 0
ro 270
xt "62500,42000,63000,42000"
pts [
"62500,42000"
"63000,42000"
]
)
]
)
tg (WTG
uid 7095,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7096,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "55900,41300,60000,42700"
st "reset"
ju 2
blo "60000,42500"
tm "WireNameMgr"
)
s (Text
uid 7097,0
va (VaSet
font "Verdana,12,0"
)
xt "55900,42700,55900,42700"
ju 2
blo "55900,42700"
tm "SignalTypeMgr"
)
)
)
*14 (PortIoIn
uid 16853,0
shape (CompositeShape
uid 16854,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16855,0
sl 0
ro 270
xt "61000,39625,62500,40375"
)
(Line
uid 16856,0
sl 0
ro 270
xt "62500,40000,63000,40000"
pts [
"62500,40000"
"63000,40000"
]
)
]
)
tg (WTG
uid 16857,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16858,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "56200,39500,60000,40900"
st "clock"
ju 2
blo "60000,40700"
tm "WireNameMgr"
)
s (Text
uid 16859,0
va (VaSet
font "Verdana,12,0"
)
xt "56200,40900,56200,40900"
ju 2
blo "56200,40900"
tm "SignalTypeMgr"
)
)
)
*15 (Net
uid 16866,0
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 163,0
)
declText (MLText
uid 16867,0
va (VaSet
font "Verdana,8,0"
)
xt "34000,-3500,45200,-2500"
st "clock          : std_ulogic"
)
)
*16 (Net
uid 23760,0
decl (Decl
n "restartCounter"
t "std_logic"
o 9
suid 227,0
)
declText (MLText
uid 23761,0
va (VaSet
font "Verdana,8,0"
)
xt "34000,6700,49000,7700"
st "SIGNAL restartCounter : std_logic"
)
)
*17 (Net
uid 24094,0
decl (Decl
n "baudCount"
t "unsigned"
b "(baudrateCounterBitNb-1 DOWNTO 0)"
o 6
suid 230,0
)
declText (MLText
uid 24095,0
va (VaSet
font "Verdana,8,0"
)
xt "34000,4700,65100,5700"
st "SIGNAL baudCount      : unsigned(baudrateCounterBitNb-1 DOWNTO 0)"
)
)
*18 (Net
uid 24164,0
decl (Decl
n "shiftEn"
t "std_ulogic"
o 10
suid 231,0
)
declText (MLText
uid 24165,0
va (VaSet
font "Verdana,8,0"
)
xt "34000,7700,48500,8700"
st "SIGNAL shiftEn        : std_ulogic"
)
)
*19 (PortIoOut
uid 24449,0
shape (CompositeShape
uid 24450,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 24451,0
sl 0
ro 270
xt "119500,13625,121000,14375"
)
(Line
uid 24452,0
sl 0
ro 270
xt "119000,14000,119500,14000"
pts [
"119000,14000"
"119500,14000"
]
)
]
)
tg (WTG
uid 24453,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24454,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "122000,13500,128500,14900"
st "serialOut"
blo "122000,14700"
tm "WireNameMgr"
)
s (Text
uid 24455,0
va (VaSet
font "Verdana,12,0"
)
xt "122000,14900,122000,14900"
blo "122000,14900"
tm "SignalTypeMgr"
)
)
)
*20 (Net
uid 24462,0
decl (Decl
n "serialOut"
t "std_ulogic"
o 5
suid 233,0
)
declText (MLText
uid 24463,0
va (VaSet
font "Verdana,8,0"
)
xt "34000,500,45500,1500"
st "serialOut      : std_ulogic"
)
)
*21 (PortIoIn
uid 24550,0
shape (CompositeShape
uid 24551,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 24552,0
sl 0
ro 270
xt "61000,35625,62500,36375"
)
(Line
uid 24553,0
sl 0
ro 270
xt "62500,36000,63000,36000"
pts [
"62500,36000"
"63000,36000"
]
)
]
)
tg (WTG
uid 24554,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24555,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "56100,35500,60000,36900"
st "send"
ju 2
blo "60000,36700"
tm "WireNameMgr"
)
s (Text
uid 24556,0
va (VaSet
font "Verdana,12,0"
)
xt "56100,36900,56100,36900"
ju 2
blo "56100,36900"
tm "SignalTypeMgr"
)
)
)
*22 (Net
uid 24563,0
decl (Decl
n "send"
t "std_ulogic"
o 4
suid 234,0
)
declText (MLText
uid 24564,0
va (VaSet
font "Verdana,8,0"
)
xt "34000,-500,45400,500"
st "send           : std_ulogic"
)
)
*23 (SaComponent
uid 24729,0
optionalChildren [
*24 (CptPort
uid 24713,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24714,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "111000,33625,111750,34375"
)
tg (CPTG
uid 24715,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24716,0
va (VaSet
)
xt "104600,33500,110000,34700"
st "countOut"
ju 2
blo "110000,34500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "countOut"
t "unsigned"
b "(baudrateCounterBitNb-1 DOWNTO 0)"
o 4
suid 1,0
)
)
)
*25 (CptPort
uid 24717,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24718,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94250,37625,95000,38375"
)
tg (CPTG
uid 24719,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24720,0
va (VaSet
)
xt "96000,37500,99400,38700"
st "clock"
blo "96000,38500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
)
)
*26 (CptPort
uid 24721,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24722,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94250,39625,95000,40375"
)
tg (CPTG
uid 24723,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24724,0
va (VaSet
)
xt "96000,39500,99300,40700"
st "reset"
blo "96000,40500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*27 (CptPort
uid 24725,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24726,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94250,33625,95000,34375"
)
tg (CPTG
uid 24727,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24728,0
va (VaSet
)
xt "96000,33500,104800,34700"
st "restartCounter"
blo "96000,34500"
)
)
thePort (LogicalPort
decl (Decl
n "restartCounter"
t "std_logic"
o 3
suid 4,0
)
)
)
]
shape (Rectangle
uid 24730,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "95000,30000,111000,42000"
)
oxt "-33000,11000,-17000,23000"
ttg (MlTextGroup
uid 24731,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*28 (Text
uid 24732,0
va (VaSet
font "Verdana,8,1"
)
xt "95400,42000,97700,43000"
st "ART"
blo "95400,42800"
tm "BdLibraryNameMgr"
)
*29 (Text
uid 24733,0
va (VaSet
font "Verdana,8,1"
)
xt "95400,42900,104400,43900"
st "baudrateCounter"
blo "95400,43700"
tm "CptNameMgr"
)
*30 (Text
uid 24734,0
va (VaSet
font "Verdana,8,1"
)
xt "95400,43800,98500,44800"
st "I_cnt"
blo "95400,44600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 24735,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 24736,0
text (MLText
uid 24737,0
va (VaSet
font "Verdana,8,0"
)
xt "95000,45200,122400,46200"
st "baudrateCounterBitNb = baudrateCounterBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "baudrateCounterBitNb"
type "positive"
value "baudrateCounterBitNb"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*31 (SaComponent
uid 24795,0
optionalChildren [
*32 (CptPort
uid 24771,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24772,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,17625,71000,18375"
)
tg (CPTG
uid 24773,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24774,0
va (VaSet
)
xt "72000,17500,75400,18700"
st "clock"
blo "72000,18500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*33 (CptPort
uid 24775,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24776,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,13625,71000,14375"
)
tg (CPTG
uid 24777,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24778,0
va (VaSet
)
xt "72000,13500,78200,14700"
st "parallelIn"
blo "72000,14500"
)
)
thePort (LogicalPort
decl (Decl
n "parallelIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 5
suid 2,0
)
)
)
*34 (CptPort
uid 24779,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24780,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,19625,71000,20375"
)
tg (CPTG
uid 24781,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24782,0
va (VaSet
)
xt "72000,19500,75300,20700"
st "reset"
blo "72000,20500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*35 (CptPort
uid 24783,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24784,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,13625,87750,14375"
)
tg (CPTG
uid 24785,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24786,0
va (VaSet
)
xt "80600,13500,86000,14700"
st "serialOut"
ju 2
blo "86000,14500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "serialOut"
t "std_ulogic"
o 3
suid 4,0
)
)
)
*36 (CptPort
uid 24787,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24788,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80625,22000,81375,22750"
)
tg (CPTG
uid 24789,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24790,0
va (VaSet
)
xt "79000,21000,83200,22200"
st "shiftEn"
blo "79000,22000"
)
)
thePort (LogicalPort
decl (Decl
n "shiftEn"
t "std_ulogic"
o 4
suid 5,0
)
)
)
*37 (CptPort
uid 24791,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24792,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76625,22000,77375,22750"
)
tg (CPTG
uid 24793,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24794,0
va (VaSet
)
xt "76000,21000,78800,22200"
st "load"
blo "76000,22000"
)
)
thePort (LogicalPort
decl (Decl
n "load"
t "std_ulogic"
o 6
suid 6,0
)
)
)
]
shape (Rectangle
uid 24796,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "71000,10000,87000,22000"
)
oxt "-13000,17000,3000,29000"
ttg (MlTextGroup
uid 24797,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*38 (Text
uid 24798,0
va (VaSet
font "Verdana,8,1"
)
xt "71200,22000,73500,23000"
st "ART"
blo "71200,22800"
tm "BdLibraryNameMgr"
)
*39 (Text
uid 24799,0
va (VaSet
font "Verdana,8,1"
)
xt "71200,22900,79300,23900"
st "txShiftRegister"
blo "71200,23700"
tm "CptNameMgr"
)
*40 (Text
uid 24800,0
va (VaSet
font "Verdana,8,1"
)
xt "71200,23800,75600,24800"
st "I_shReg"
blo "71200,24600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 24801,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 24802,0
text (MLText
uid 24803,0
va (VaSet
font "Verdana,8,0"
)
xt "71000,25200,87900,26200"
st "dataBitNb = dataBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*41 (Net
uid 24874,0
decl (Decl
n "load"
t "std_ulogic"
o 7
suid 235,0
)
declText (MLText
uid 24875,0
va (VaSet
font "Verdana,8,0"
)
xt "34000,5700,48400,6700"
st "SIGNAL load           : std_ulogic"
)
)
*42 (SaComponent
uid 25052,0
optionalChildren [
*43 (CptPort
uid 25024,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25025,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,33625,71000,34375"
)
tg (CPTG
uid 25026,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25027,0
va (VaSet
)
xt "72000,33500,78100,34700"
st "baudCount"
blo "72000,34500"
)
)
thePort (LogicalPort
decl (Decl
n "baudCount"
t "unsigned"
b "(baudrateCounterBitNb-1 DOWNTO 0)"
o 1
suid 8,0
)
)
)
*44 (CptPort
uid 25028,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25029,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,39625,71000,40375"
)
tg (CPTG
uid 25030,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25031,0
va (VaSet
)
xt "72000,39500,75400,40700"
st "clock"
blo "72000,40500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 9,0
)
)
)
*45 (CptPort
uid 25032,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25033,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,41625,71000,42375"
)
tg (CPTG
uid 25034,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25035,0
va (VaSet
)
xt "72000,41500,75300,42700"
st "reset"
blo "72000,42500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 10,0
)
)
)
*46 (CptPort
uid 25036,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25037,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,33625,87750,34375"
)
tg (CPTG
uid 25038,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25039,0
va (VaSet
)
xt "77200,33500,86000,34700"
st "restartCounter"
ju 2
blo "86000,34500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "restartCounter"
t "std_logic"
o 6
suid 11,0
)
)
)
*47 (CptPort
uid 25044,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25045,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80625,29250,81375,30000"
)
tg (CPTG
uid 25046,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25047,0
va (VaSet
)
xt "79000,31000,83200,32200"
st "shiftEn"
blo "79000,32000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "shiftEn"
t "std_ulogic"
o 7
suid 13,0
)
)
)
*48 (CptPort
uid 25040,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25041,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,35625,71000,36375"
)
tg (CPTG
uid 25042,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25043,0
va (VaSet
)
xt "72000,35500,75100,36700"
st "send"
blo "72000,36500"
)
)
thePort (LogicalPort
decl (Decl
n "send"
t "std_ulogic"
o 4
suid 12,0
)
)
)
*49 (CptPort
uid 25048,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25049,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76625,29250,77375,30000"
)
tg (CPTG
uid 25050,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25051,0
va (VaSet
)
xt "75600,31000,78400,32200"
st "load"
ju 2
blo "78400,32000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "load"
t "std_ulogic"
o 5
suid 14,0
)
)
)
]
shape (Rectangle
uid 25053,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "71000,30000,87000,44000"
)
oxt "37000,13000,53000,27000"
ttg (MlTextGroup
uid 25054,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*50 (Text
uid 25055,0
va (VaSet
font "Verdana,8,1"
)
xt "71250,44000,73550,45000"
st "ART"
blo "71250,44800"
tm "BdLibraryNameMgr"
)
*51 (Text
uid 25056,0
va (VaSet
font "Verdana,8,1"
)
xt "71250,44900,80250,45900"
st "senderController"
blo "71250,45700"
tm "CptNameMgr"
)
*52 (Text
uid 25057,0
va (VaSet
font "Verdana,8,1"
)
xt "71250,45800,74050,46800"
st "I_ctl"
blo "71250,46600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 25058,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 25059,0
text (MLText
uid 25060,0
va (VaSet
font "Verdana,8,0"
)
xt "71000,47200,98400,49200"
st "baudrateCounterBitNb = baudrateCounterBitNb    ( positive )  
baudRateDivide       = baudRateDivide          ( positive )  "
)
header ""
)
elements [
(GiElement
name "baudrateCounterBitNb"
type "positive"
value "baudrateCounterBitNb"
)
(GiElement
name "baudRateDivide"
type "positive"
value "baudRateDivide"
)
]
)
connectByName 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*53 (PortIoIn
uid 25125,0
shape (CompositeShape
uid 25126,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25127,0
sl 0
ro 270
xt "61000,13625,62500,14375"
)
(Line
uid 25128,0
sl 0
ro 270
xt "62500,14000,63000,14000"
pts [
"62500,14000"
"63000,14000"
]
)
]
)
tg (WTG
uid 25129,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25130,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "34500,13500,60000,14900"
st "parallelIn : (dataBitNb-1 DOWNTO 0)"
ju 2
blo "60000,14700"
tm "WireNameMgr"
)
s (Text
uid 25131,0
va (VaSet
font "Verdana,12,0"
)
xt "34500,14900,34500,14900"
ju 2
blo "34500,14900"
tm "SignalTypeMgr"
)
)
)
*54 (Net
uid 25138,0
decl (Decl
n "parallelIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 10
suid 236,0
)
declText (MLText
uid 25139,0
va (VaSet
font "Verdana,8,0"
)
xt "34000,-2500,59300,-1500"
st "parallelIn     : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*55 (Wire
uid 6763,0
shape (OrthoPolyLine
uid 6764,0
va (VaSet
vasetType 3
)
xt "63000,42000,70250,42000"
pts [
"63000,42000"
"70250,42000"
]
)
start &13
end &45
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6767,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6768,0
va (VaSet
font "Verdana,12,0"
)
xt "63000,40600,67100,42000"
st "reset"
blo "63000,41800"
tm "WireNameMgr"
)
)
on &12
)
*56 (Wire
uid 16860,0
shape (OrthoPolyLine
uid 16861,0
va (VaSet
vasetType 3
)
xt "63000,40000,70250,40000"
pts [
"63000,40000"
"70250,40000"
]
)
start &14
end &44
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16864,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16865,0
va (VaSet
font "Verdana,12,0"
)
xt "63000,38600,66800,40000"
st "clock"
blo "63000,39800"
tm "WireNameMgr"
)
)
on &15
)
*57 (Wire
uid 23703,0
shape (OrthoPolyLine
uid 23704,0
va (VaSet
vasetType 3
)
xt "67000,20000,70250,20000"
pts [
"67000,20000"
"70250,20000"
]
)
end &34
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 23709,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23710,0
va (VaSet
font "Verdana,12,0"
)
xt "66000,18600,70100,20000"
st "reset"
blo "66000,19800"
tm "WireNameMgr"
)
)
on &12
)
*58 (Wire
uid 23711,0
shape (OrthoPolyLine
uid 23712,0
va (VaSet
vasetType 3
)
xt "67000,18000,70250,18000"
pts [
"67000,18000"
"70250,18000"
]
)
end &32
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23717,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23718,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,16600,70800,18000"
st "clock"
blo "67000,17800"
tm "WireNameMgr"
)
)
on &15
)
*59 (Wire
uid 23729,0
shape (OrthoPolyLine
uid 23730,0
va (VaSet
vasetType 3
)
xt "81000,22750,81000,29250"
pts [
"81000,29250"
"81000,22750"
]
)
start &47
end &36
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23735,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23736,0
va (VaSet
font "Verdana,12,0"
)
xt "82000,27600,87100,29000"
st "shiftEn"
blo "82000,28800"
tm "WireNameMgr"
)
)
on &18
)
*60 (Wire
uid 23752,0
shape (OrthoPolyLine
uid 23753,0
va (VaSet
vasetType 3
)
xt "87750,34000,94250,34000"
pts [
"87750,34000"
"94250,34000"
]
)
start &46
end &27
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23758,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23759,0
va (VaSet
font "Verdana,12,0"
)
xt "87000,32600,98000,34000"
st "restartCounter"
blo "87000,33800"
tm "WireNameMgr"
)
)
on &16
)
*61 (Wire
uid 23762,0
shape (OrthoPolyLine
uid 23763,0
va (VaSet
vasetType 3
)
xt "91000,38000,94250,38000"
pts [
"91000,38000"
"94250,38000"
]
)
end &25
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23768,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23769,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,36600,94800,38000"
st "clock"
blo "91000,37800"
tm "WireNameMgr"
)
)
on &15
)
*62 (Wire
uid 23770,0
shape (OrthoPolyLine
uid 23771,0
va (VaSet
vasetType 3
)
xt "91000,40000,94250,40000"
pts [
"91000,40000"
"94250,40000"
]
)
end &26
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 23776,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23777,0
va (VaSet
font "Verdana,12,0"
)
xt "90000,38600,94100,40000"
st "reset"
blo "90000,39800"
tm "WireNameMgr"
)
)
on &12
)
*63 (Wire
uid 23780,0
shape (OrthoPolyLine
uid 23781,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "67000,26000,115000,34000"
pts [
"111750,34000"
"115000,34000"
"115000,26000"
"67000,26000"
"67000,34000"
"70250,34000"
]
)
start &24
end &43
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23786,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23787,0
va (VaSet
font "Verdana,12,0"
)
xt "113000,32600,120800,34000"
st "baudCount"
blo "113000,33800"
tm "WireNameMgr"
)
)
on &17
)
*64 (Wire
uid 24456,0
shape (OrthoPolyLine
uid 24457,0
va (VaSet
vasetType 3
)
xt "87750,14000,119000,14000"
pts [
"87750,14000"
"119000,14000"
]
)
start &35
end &19
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24460,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24461,0
va (VaSet
font "Verdana,12,0"
)
xt "111000,12600,117500,14000"
st "serialOut"
blo "111000,13800"
tm "WireNameMgr"
)
)
on &20
)
*65 (Wire
uid 24557,0
shape (OrthoPolyLine
uid 24558,0
va (VaSet
vasetType 3
)
xt "63000,36000,70250,36000"
pts [
"63000,36000"
"70250,36000"
]
)
start &21
end &48
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24561,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24562,0
va (VaSet
font "Verdana,12,0"
)
xt "63000,34700,66900,36100"
st "send"
blo "63000,35900"
tm "WireNameMgr"
)
)
on &22
)
*66 (Wire
uid 24876,0
shape (OrthoPolyLine
uid 24877,0
va (VaSet
vasetType 3
)
xt "77000,22750,77000,29250"
pts [
"77000,29250"
"77000,22750"
]
)
start &49
end &37
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 24878,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24879,0
va (VaSet
font "Verdana,12,0"
)
xt "74000,27700,77500,29100"
st "load"
blo "74000,28900"
tm "WireNameMgr"
)
)
on &41
)
*67 (Wire
uid 25132,0
shape (OrthoPolyLine
uid 25133,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63000,14000,70250,14000"
pts [
"63000,14000"
"70250,14000"
]
)
start &53
end &33
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25136,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25137,0
va (VaSet
font "Verdana,12,0"
)
xt "62000,12600,69500,14000"
st "parallelIn"
blo "62000,13800"
tm "WireNameMgr"
)
)
on &54
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "65535,0,0"
)
packageList *68 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
uid 573,0
va (VaSet
font "Verdana,8,1"
)
xt "32000,-11900,38900,-10900"
st "Package List"
blo "32000,-11100"
)
*70 (MLText
uid 574,0
va (VaSet
)
xt "32000,-11000,50300,-5000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY common;
  USE common.CommonLib.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*71 (Text
uid 46,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,0,32500,1200"
st "Compiler Directives"
blo "20000,1000"
)
*72 (Text
uid 47,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,1400,35100,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*73 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2800,32100,5200"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*74 (Text
uid 49,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,5600,35700,6800"
st "Post-module directives:"
blo "20000,6600"
)
*75 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*76 (Text
uid 51,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,7200,35200,8400"
st "End-module directives:"
blo "20000,8200"
)
*77 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-1928,-259,8,789"
viewArea "30400,-13500,173872,63780"
cachedDiagramExtent "20000,-11900,141000,62000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\SUN\\PREA309_HPLJ3005DN.PRINTERS.SYSTEM.SION.HEVs,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 67
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "32000,-12000"
lastUid 25271,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*78 (Text
va (VaSet
)
xt "2100,3000,6700,4200"
st "<library>"
blo "2100,4000"
tm "BdLibraryNameMgr"
)
*79 (Text
va (VaSet
)
xt "2100,4200,6200,5400"
st "<block>"
blo "2100,5200"
tm "BlkNameMgr"
)
*80 (Text
va (VaSet
)
xt "2100,5400,3300,6600"
st "I0"
blo "2100,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "2100,13000,2100,13000"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*81 (Text
va (VaSet
)
xt "-100,3000,2200,4000"
st "Library"
blo "-100,3800"
)
*82 (Text
va (VaSet
)
xt "-100,4000,5900,5000"
st "MWComponent"
blo "-100,4800"
)
*83 (Text
va (VaSet
)
xt "-100,5000,500,6000"
st "I0"
blo "-100,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*84 (Text
va (VaSet
)
xt "900,3000,3200,4000"
st "Library"
blo "900,3800"
tm "BdLibraryNameMgr"
)
*85 (Text
va (VaSet
)
xt "900,4000,6400,5000"
st "SaComponent"
blo "900,4800"
tm "CptNameMgr"
)
*86 (Text
va (VaSet
)
xt "900,5000,1500,6000"
st "I0"
blo "900,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6100,1000,-6100,1000"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-100,0,8100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
va (VaSet
)
xt "400,3000,2700,4000"
st "Library"
blo "400,3800"
)
*88 (Text
va (VaSet
)
xt "400,4000,6500,5000"
st "VhdlComponent"
blo "400,4800"
)
*89 (Text
va (VaSet
)
xt "400,5000,1000,6000"
st "I0"
blo "400,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6600,1000,-6600,1000"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
va (VaSet
)
xt "-100,3000,2200,4000"
st "Library"
blo "-100,3800"
)
*91 (Text
va (VaSet
)
xt "-100,4000,7000,5000"
st "VerilogComponent"
blo "-100,4800"
)
*92 (Text
va (VaSet
)
xt "-100,5000,500,6000"
st "I0"
blo "-100,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*93 (Text
va (VaSet
)
xt "3300,3700,4500,4700"
st "eb1"
blo "3300,4500"
tm "HdlTextNameMgr"
)
*94 (Text
va (VaSet
)
xt "3300,4700,3700,5700"
st "1"
blo "3300,5500"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-350,-600,250,400"
st "G"
blo "-350,200"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,9600,2200"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
)
xt "300,250,700,1250"
st "1"
blo "300,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
va (VaSet
font "Verdana,8,1"
)
xt "13200,20000,21100,21000"
st "Frame Declarations"
blo "13200,20800"
)
*96 (MLText
va (VaSet
)
xt "13200,21000,13200,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
)
xt "300,250,700,1250"
st "1"
blo "300,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
va (VaSet
font "Verdana,8,1"
)
xt "13200,20000,21100,21000"
st "Frame Declarations"
blo "13200,20800"
)
*98 (MLText
va (VaSet
)
xt "13200,21000,13200,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "Verdana,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "32000,-5500,39000,-4500"
st "Declarations"
blo "32000,-4700"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "32000,-4500,35400,-3500"
st "Ports:"
blo "32000,-3700"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "32000,1500,36800,2500"
st "Pre User:"
blo "32000,2300"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "34000,2500,76300,3700"
st "constant baudrateCounterBitNb: positive := requiredBitNb(baudRateDivide-1);"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,8,1"
)
xt "32000,3700,41000,4700"
st "Diagram Signals:"
blo "32000,4500"
)
postUserLabel (Text
uid 7,0
va (VaSet
font "Verdana,8,1"
)
xt "32000,8700,38000,9700"
st "Post User:"
blo "32000,9500"
)
postUserText (MLText
uid 8,0
va (VaSet
)
xt "32000,-5500,32000,-5500"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 236,0
usingSuid 1
emptyRow *99 (LEmptyRow
)
uid 5534,0
optionalChildren [
*100 (RefLabelRowHdr
)
*101 (TitleRowHdr
)
*102 (FilterRowHdr
)
*103 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*104 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*105 (GroupColHdr
tm "GroupColHdrMgr"
)
*106 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*107 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*108 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*109 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*110 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*111 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*112 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 7,0
)
)
uid 5491,0
)
*113 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 163,0
)
)
uid 16913,0
)
*114 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "restartCounter"
t "std_logic"
o 9
suid 227,0
)
)
uid 23790,0
)
*115 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "baudCount"
t "unsigned"
b "(baudrateCounterBitNb-1 DOWNTO 0)"
o 6
suid 230,0
)
)
uid 24096,0
)
*116 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "shiftEn"
t "std_ulogic"
o 10
suid 231,0
)
)
uid 24228,0
)
*117 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "serialOut"
t "std_ulogic"
o 5
suid 233,0
)
)
uid 24433,0
)
*118 (LeafLogPort
port (LogicalPort
decl (Decl
n "send"
t "std_ulogic"
o 4
suid 234,0
)
)
uid 24549,0
)
*119 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "load"
t "std_ulogic"
o 7
suid 235,0
)
)
uid 24880,0
)
*120 (LeafLogPort
port (LogicalPort
decl (Decl
n "parallelIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 10
suid 236,0
)
)
uid 25124,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 5547,0
optionalChildren [
*121 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *122 (MRCItem
litem &99
pos 9
dimension 20
)
uid 5549,0
optionalChildren [
*123 (MRCItem
litem &100
pos 0
dimension 20
uid 5550,0
)
*124 (MRCItem
litem &101
pos 1
dimension 23
uid 5551,0
)
*125 (MRCItem
litem &102
pos 2
hidden 1
dimension 20
uid 5552,0
)
*126 (MRCItem
litem &112
pos 0
dimension 20
uid 5492,0
)
*127 (MRCItem
litem &113
pos 2
dimension 20
uid 16914,0
)
*128 (MRCItem
litem &114
pos 5
dimension 20
uid 23791,0
)
*129 (MRCItem
litem &115
pos 6
dimension 20
uid 24097,0
)
*130 (MRCItem
litem &116
pos 7
dimension 20
uid 24229,0
)
*131 (MRCItem
litem &117
pos 3
dimension 20
uid 24432,0
)
*132 (MRCItem
litem &118
pos 4
dimension 20
uid 24548,0
)
*133 (MRCItem
litem &119
pos 8
dimension 20
uid 24881,0
)
*134 (MRCItem
litem &120
pos 1
dimension 20
uid 25123,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 5553,0
optionalChildren [
*135 (MRCItem
litem &103
pos 0
dimension 20
uid 5554,0
)
*136 (MRCItem
litem &105
pos 1
dimension 50
uid 5555,0
)
*137 (MRCItem
litem &106
pos 2
dimension 100
uid 5556,0
)
*138 (MRCItem
litem &107
pos 3
dimension 50
uid 5557,0
)
*139 (MRCItem
litem &108
pos 4
dimension 100
uid 5558,0
)
*140 (MRCItem
litem &109
pos 5
dimension 100
uid 5559,0
)
*141 (MRCItem
litem &110
pos 6
dimension 50
uid 5560,0
)
*142 (MRCItem
litem &111
pos 7
dimension 80
uid 5561,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 5548,0
vaOverrides [
]
)
]
)
uid 5533,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *143 (LEmptyRow
)
uid 5563,0
optionalChildren [
*144 (RefLabelRowHdr
)
*145 (TitleRowHdr
)
*146 (FilterRowHdr
)
*147 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*148 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*149 (GroupColHdr
tm "GroupColHdrMgr"
)
*150 (NameColHdr
tm "GenericNameColHdrMgr"
)
*151 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*152 (InitColHdr
tm "GenericValueColHdrMgr"
)
*153 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*154 (EolColHdr
tm "GenericEolColHdrMgr"
)
*155 (LogGeneric
generic (GiElement
name "dataBitNb"
type "positive"
value "8"
)
uid 24035,0
)
*156 (LogGeneric
generic (GiElement
name "baudRateDivide"
type "positive"
value "2"
)
uid 24506,0
)
]
)
pdm (PhysicalDM
uid 5575,0
optionalChildren [
*157 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *158 (MRCItem
litem &143
pos 2
dimension 20
)
uid 5577,0
optionalChildren [
*159 (MRCItem
litem &144
pos 0
dimension 20
uid 5578,0
)
*160 (MRCItem
litem &145
pos 1
dimension 23
uid 5579,0
)
*161 (MRCItem
litem &146
pos 2
hidden 1
dimension 20
uid 5580,0
)
*162 (MRCItem
litem &155
pos 0
dimension 20
uid 24034,0
)
*163 (MRCItem
litem &156
pos 1
dimension 20
uid 24505,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 5581,0
optionalChildren [
*164 (MRCItem
litem &147
pos 0
dimension 20
uid 5582,0
)
*165 (MRCItem
litem &149
pos 1
dimension 50
uid 5583,0
)
*166 (MRCItem
litem &150
pos 2
dimension 100
uid 5584,0
)
*167 (MRCItem
litem &151
pos 3
dimension 100
uid 5585,0
)
*168 (MRCItem
litem &152
pos 4
dimension 50
uid 5586,0
)
*169 (MRCItem
litem &153
pos 5
dimension 50
uid 5587,0
)
*170 (MRCItem
litem &154
pos 6
dimension 80
uid 5588,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 5576,0
vaOverrides [
]
)
]
)
uid 5562,0
type 1
)
activeModelName "BlockDiag"
)
