[
      {
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "reset",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "subtract_i",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "A",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "B",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "acc_fir",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "P",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "add_shifted_input_to_the_mul_output"
      }
]
