#-- Lattice Semiconductor Corporation Ltd.
#-- Bali Reveal project file

#device options
[Device]
part = LFCPNX-100-9LFG672I
family = LFCPNX
device = LFCPNX-100
speed = 9_High-Performance_1.0V
package = LFG672
operation = Industrial

#design options
[Design]
title = cpnx_lpddr4_31
path = C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/impl_1
core_generate = C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/impl_1
search_path = C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31
top = eval_top
synthesis = synplify

#strategy options
VHDL2008 = false

#HDLs options
[HDLs]
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/rtl/lpddr4_core.sv = System Verilog
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/lpddr4_core/eval/eval_top.sv = System Verilog
[HDL_Defines]
SBP_SYNTHESIS=
[HDL_Param]
[Generated]
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/impl_1/reveal_workspace/tmpreveal/eval_top_la0_trig_gen.v=Verilog
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/impl_1/reveal_workspace/tmpreveal/eval_top_la0_gen.v=Verilog
C:/Users/dabdulra/Designs/my_designs/lpddr4_avant/cpnx_lpddr4_31/impl_1/reveal_workspace/tmpreveal/eval_top_rvl.v=System Verilog,work
