// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Gemv_Test_Mul_Adder_Tree_128_Loop_adder_64_32_proc_11_Pipeline_adder_64_32 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        pass_64_i_dout,
        pass_64_i_empty_n,
        pass_64_i_read,
        pass_64_i_num_data_valid,
        pass_64_i_fifo_cap,
        pass_32_i_din,
        pass_32_i_full_n,
        pass_32_i_write,
        pass_32_i_num_data_valid,
        pass_32_i_fifo_cap,
        select_ln59
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [1023:0] pass_64_i_dout;
input   pass_64_i_empty_n;
output   pass_64_i_read;
input  [2:0] pass_64_i_num_data_valid;
input  [2:0] pass_64_i_fifo_cap;
output  [511:0] pass_32_i_din;
input   pass_32_i_full_n;
output   pass_32_i_write;
input  [31:0] pass_32_i_num_data_valid;
input  [31:0] pass_32_i_fifo_cap;
input  [22:0] select_ln59;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln109_fu_465_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    pass_64_i_blk_n;
wire    ap_block_pp0_stage0;
reg    pass_32_i_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [15:0] bitcast_ln112_fu_1118_p1;
wire   [15:0] bitcast_ln112_127_fu_1122_p1;
wire   [15:0] bitcast_ln112_128_fu_1126_p1;
wire   [15:0] bitcast_ln112_129_fu_1130_p1;
wire   [15:0] bitcast_ln112_130_fu_1134_p1;
wire   [15:0] bitcast_ln112_131_fu_1138_p1;
wire   [15:0] bitcast_ln112_132_fu_1142_p1;
wire   [15:0] bitcast_ln112_133_fu_1146_p1;
wire   [15:0] bitcast_ln112_134_fu_1150_p1;
wire   [15:0] bitcast_ln112_135_fu_1154_p1;
wire   [15:0] bitcast_ln112_136_fu_1158_p1;
wire   [15:0] bitcast_ln112_137_fu_1162_p1;
wire   [15:0] bitcast_ln112_138_fu_1166_p1;
wire   [15:0] bitcast_ln112_139_fu_1170_p1;
wire   [15:0] bitcast_ln112_140_fu_1174_p1;
wire   [15:0] bitcast_ln112_141_fu_1178_p1;
wire   [15:0] bitcast_ln112_142_fu_1182_p1;
wire   [15:0] bitcast_ln112_143_fu_1186_p1;
wire   [15:0] bitcast_ln112_144_fu_1190_p1;
wire   [15:0] bitcast_ln112_145_fu_1194_p1;
wire   [15:0] bitcast_ln112_146_fu_1198_p1;
wire   [15:0] bitcast_ln112_147_fu_1202_p1;
wire   [15:0] bitcast_ln112_148_fu_1206_p1;
wire   [15:0] bitcast_ln112_149_fu_1210_p1;
wire   [15:0] bitcast_ln112_150_fu_1214_p1;
wire   [15:0] bitcast_ln112_151_fu_1218_p1;
wire   [15:0] bitcast_ln112_152_fu_1222_p1;
wire   [15:0] bitcast_ln112_153_fu_1226_p1;
wire   [15:0] bitcast_ln112_154_fu_1230_p1;
wire   [15:0] bitcast_ln112_155_fu_1234_p1;
wire   [15:0] bitcast_ln112_156_fu_1238_p1;
wire   [15:0] bitcast_ln112_157_fu_1242_p1;
wire   [15:0] bitcast_ln112_158_fu_1246_p1;
wire   [15:0] bitcast_ln112_159_fu_1250_p1;
wire   [15:0] bitcast_ln112_160_fu_1254_p1;
wire   [15:0] bitcast_ln112_161_fu_1258_p1;
wire   [15:0] bitcast_ln112_162_fu_1262_p1;
wire   [15:0] bitcast_ln112_163_fu_1266_p1;
wire   [15:0] bitcast_ln112_164_fu_1270_p1;
wire   [15:0] bitcast_ln112_165_fu_1274_p1;
wire   [15:0] bitcast_ln112_166_fu_1278_p1;
wire   [15:0] bitcast_ln112_167_fu_1282_p1;
wire   [15:0] bitcast_ln112_168_fu_1286_p1;
wire   [15:0] bitcast_ln112_169_fu_1290_p1;
wire   [15:0] bitcast_ln112_170_fu_1294_p1;
wire   [15:0] bitcast_ln112_171_fu_1298_p1;
wire   [15:0] bitcast_ln112_172_fu_1302_p1;
wire   [15:0] bitcast_ln112_173_fu_1306_p1;
wire   [15:0] bitcast_ln112_174_fu_1310_p1;
wire   [15:0] bitcast_ln112_175_fu_1314_p1;
wire   [15:0] bitcast_ln112_176_fu_1318_p1;
wire   [15:0] bitcast_ln112_177_fu_1322_p1;
wire   [15:0] bitcast_ln112_178_fu_1326_p1;
wire   [15:0] bitcast_ln112_179_fu_1330_p1;
wire   [15:0] bitcast_ln112_180_fu_1334_p1;
wire   [15:0] bitcast_ln112_181_fu_1338_p1;
wire   [15:0] bitcast_ln112_182_fu_1342_p1;
wire   [15:0] bitcast_ln112_183_fu_1346_p1;
wire   [15:0] bitcast_ln112_184_fu_1350_p1;
wire   [15:0] bitcast_ln112_185_fu_1354_p1;
wire   [15:0] bitcast_ln112_186_fu_1358_p1;
wire   [15:0] bitcast_ln112_187_fu_1362_p1;
wire   [15:0] bitcast_ln112_188_fu_1366_p1;
wire   [15:0] bitcast_ln112_189_fu_1370_p1;
reg   [21:0] iter_fu_302;
wire   [21:0] add_ln109_fu_471_p2;
wire    ap_loop_init;
reg   [21:0] ap_sig_allocacmp_iter_load;
reg    pass_64_i_read_local;
wire   [511:0] or_ln118_s_fu_1758_p33;
reg    ap_block_pp0_stage0_01001;
reg    pass_32_i_write_local;
reg   [15:0] grp_fu_325_p0;
reg   [15:0] grp_fu_325_p1;
reg   [15:0] grp_fu_329_p0;
reg   [15:0] grp_fu_329_p1;
reg   [15:0] grp_fu_333_p0;
reg   [15:0] grp_fu_333_p1;
reg   [15:0] grp_fu_337_p0;
reg   [15:0] grp_fu_337_p1;
reg   [15:0] grp_fu_341_p0;
reg   [15:0] grp_fu_341_p1;
reg   [15:0] grp_fu_345_p0;
reg   [15:0] grp_fu_345_p1;
reg   [15:0] grp_fu_349_p0;
reg   [15:0] grp_fu_349_p1;
reg   [15:0] grp_fu_353_p0;
reg   [15:0] grp_fu_353_p1;
reg   [15:0] grp_fu_357_p0;
reg   [15:0] grp_fu_357_p1;
reg   [15:0] grp_fu_361_p0;
reg   [15:0] grp_fu_361_p1;
reg   [15:0] grp_fu_365_p0;
reg   [15:0] grp_fu_365_p1;
reg   [15:0] grp_fu_369_p0;
reg   [15:0] grp_fu_369_p1;
reg   [15:0] grp_fu_373_p0;
reg   [15:0] grp_fu_373_p1;
reg   [15:0] grp_fu_377_p0;
reg   [15:0] grp_fu_377_p1;
reg   [15:0] grp_fu_381_p0;
reg   [15:0] grp_fu_381_p1;
reg   [15:0] grp_fu_385_p0;
reg   [15:0] grp_fu_385_p1;
reg   [15:0] grp_fu_389_p0;
reg   [15:0] grp_fu_389_p1;
reg   [15:0] grp_fu_393_p0;
reg   [15:0] grp_fu_393_p1;
reg   [15:0] grp_fu_397_p0;
reg   [15:0] grp_fu_397_p1;
reg   [15:0] grp_fu_401_p0;
reg   [15:0] grp_fu_401_p1;
reg   [15:0] grp_fu_405_p0;
reg   [15:0] grp_fu_405_p1;
reg   [15:0] grp_fu_409_p0;
reg   [15:0] grp_fu_409_p1;
reg   [15:0] grp_fu_413_p0;
reg   [15:0] grp_fu_413_p1;
reg   [15:0] grp_fu_417_p0;
reg   [15:0] grp_fu_417_p1;
reg   [15:0] grp_fu_421_p0;
reg   [15:0] grp_fu_421_p1;
reg   [15:0] grp_fu_425_p0;
reg   [15:0] grp_fu_425_p1;
reg   [15:0] grp_fu_429_p0;
reg   [15:0] grp_fu_429_p1;
reg   [15:0] grp_fu_433_p0;
reg   [15:0] grp_fu_433_p1;
reg   [15:0] grp_fu_437_p0;
reg   [15:0] grp_fu_437_p1;
reg   [15:0] grp_fu_441_p0;
reg   [15:0] grp_fu_441_p1;
reg   [15:0] grp_fu_445_p0;
reg   [15:0] grp_fu_445_p1;
reg   [15:0] grp_fu_449_p0;
reg   [15:0] grp_fu_449_p1;
wire   [22:0] iter_cast_fu_461_p1;
wire   [15:0] trunc_ln112_fu_484_p1;
wire   [15:0] trunc_ln112_s_fu_488_p4;
wire   [15:0] trunc_ln112_125_fu_498_p4;
wire   [15:0] trunc_ln112_126_fu_508_p4;
wire   [15:0] trunc_ln112_127_fu_518_p4;
wire   [15:0] trunc_ln112_128_fu_528_p4;
wire   [15:0] trunc_ln112_129_fu_538_p4;
wire   [15:0] trunc_ln112_130_fu_548_p4;
wire   [15:0] trunc_ln112_131_fu_558_p4;
wire   [15:0] trunc_ln112_132_fu_568_p4;
wire   [15:0] trunc_ln112_133_fu_578_p4;
wire   [15:0] trunc_ln112_134_fu_588_p4;
wire   [15:0] trunc_ln112_135_fu_598_p4;
wire   [15:0] trunc_ln112_136_fu_608_p4;
wire   [15:0] trunc_ln112_137_fu_618_p4;
wire   [15:0] trunc_ln112_138_fu_628_p4;
wire   [15:0] trunc_ln112_139_fu_638_p4;
wire   [15:0] trunc_ln112_140_fu_648_p4;
wire   [15:0] trunc_ln112_141_fu_658_p4;
wire   [15:0] trunc_ln112_142_fu_668_p4;
wire   [15:0] trunc_ln112_143_fu_678_p4;
wire   [15:0] trunc_ln112_144_fu_688_p4;
wire   [15:0] trunc_ln112_145_fu_698_p4;
wire   [15:0] trunc_ln112_146_fu_708_p4;
wire   [15:0] trunc_ln112_147_fu_718_p4;
wire   [15:0] trunc_ln112_148_fu_728_p4;
wire   [15:0] trunc_ln112_149_fu_738_p4;
wire   [15:0] trunc_ln112_150_fu_748_p4;
wire   [15:0] trunc_ln112_151_fu_758_p4;
wire   [15:0] trunc_ln112_152_fu_768_p4;
wire   [15:0] trunc_ln112_153_fu_778_p4;
wire   [15:0] trunc_ln112_154_fu_788_p4;
wire   [15:0] trunc_ln112_155_fu_798_p4;
wire   [15:0] trunc_ln112_156_fu_808_p4;
wire   [15:0] trunc_ln112_157_fu_818_p4;
wire   [15:0] trunc_ln112_158_fu_828_p4;
wire   [15:0] trunc_ln112_159_fu_838_p4;
wire   [15:0] trunc_ln112_160_fu_848_p4;
wire   [15:0] trunc_ln112_161_fu_858_p4;
wire   [15:0] trunc_ln112_162_fu_868_p4;
wire   [15:0] trunc_ln112_163_fu_878_p4;
wire   [15:0] trunc_ln112_164_fu_888_p4;
wire   [15:0] trunc_ln112_165_fu_898_p4;
wire   [15:0] trunc_ln112_166_fu_908_p4;
wire   [15:0] trunc_ln112_167_fu_918_p4;
wire   [15:0] trunc_ln112_168_fu_928_p4;
wire   [15:0] trunc_ln112_169_fu_938_p4;
wire   [15:0] trunc_ln112_170_fu_948_p4;
wire   [15:0] trunc_ln112_171_fu_958_p4;
wire   [15:0] trunc_ln112_172_fu_968_p4;
wire   [15:0] trunc_ln112_173_fu_978_p4;
wire   [15:0] trunc_ln112_174_fu_988_p4;
wire   [15:0] trunc_ln112_175_fu_998_p4;
wire   [15:0] trunc_ln112_176_fu_1008_p4;
wire   [15:0] trunc_ln112_177_fu_1018_p4;
wire   [15:0] trunc_ln112_178_fu_1028_p4;
wire   [15:0] trunc_ln112_179_fu_1038_p4;
wire   [15:0] trunc_ln112_180_fu_1048_p4;
wire   [15:0] trunc_ln112_181_fu_1058_p4;
wire   [15:0] trunc_ln112_182_fu_1068_p4;
wire   [15:0] trunc_ln112_183_fu_1078_p4;
wire   [15:0] trunc_ln112_184_fu_1088_p4;
wire   [15:0] trunc_ln112_185_fu_1098_p4;
wire   [15:0] trunc_ln112_186_fu_1108_p4;
reg   [15:0] grp_fu_325_p2;
reg   [15:0] grp_fu_329_p2;
reg   [15:0] grp_fu_333_p2;
reg   [15:0] grp_fu_337_p2;
reg   [15:0] grp_fu_341_p2;
reg   [15:0] grp_fu_345_p2;
reg   [15:0] grp_fu_349_p2;
reg   [15:0] grp_fu_353_p2;
reg   [15:0] grp_fu_357_p2;
reg   [15:0] grp_fu_361_p2;
reg   [15:0] grp_fu_365_p2;
reg   [15:0] grp_fu_369_p2;
reg   [15:0] grp_fu_373_p2;
reg   [15:0] grp_fu_377_p2;
reg   [15:0] grp_fu_381_p2;
reg   [15:0] grp_fu_385_p2;
reg   [15:0] grp_fu_389_p2;
reg   [15:0] grp_fu_393_p2;
reg   [15:0] grp_fu_397_p2;
reg   [15:0] grp_fu_401_p2;
reg   [15:0] grp_fu_405_p2;
reg   [15:0] grp_fu_409_p2;
reg   [15:0] grp_fu_413_p2;
reg   [15:0] grp_fu_417_p2;
reg   [15:0] grp_fu_421_p2;
reg   [15:0] grp_fu_425_p2;
reg   [15:0] grp_fu_429_p2;
reg   [15:0] grp_fu_433_p2;
reg   [15:0] grp_fu_437_p2;
reg   [15:0] grp_fu_441_p2;
reg   [15:0] grp_fu_445_p2;
reg   [15:0] grp_fu_449_p2;
wire   [15:0] bitcast_ln118_93_fu_1754_p1;
wire   [15:0] bitcast_ln118_92_fu_1750_p1;
wire   [15:0] bitcast_ln118_91_fu_1746_p1;
wire   [15:0] bitcast_ln118_90_fu_1742_p1;
wire   [15:0] bitcast_ln118_89_fu_1738_p1;
wire   [15:0] bitcast_ln118_88_fu_1734_p1;
wire   [15:0] bitcast_ln118_87_fu_1730_p1;
wire   [15:0] bitcast_ln118_86_fu_1726_p1;
wire   [15:0] bitcast_ln118_85_fu_1722_p1;
wire   [15:0] bitcast_ln118_84_fu_1718_p1;
wire   [15:0] bitcast_ln118_83_fu_1714_p1;
wire   [15:0] bitcast_ln118_82_fu_1710_p1;
wire   [15:0] bitcast_ln118_81_fu_1706_p1;
wire   [15:0] bitcast_ln118_80_fu_1702_p1;
wire   [15:0] bitcast_ln118_79_fu_1698_p1;
wire   [15:0] bitcast_ln118_78_fu_1694_p1;
wire   [15:0] bitcast_ln118_77_fu_1690_p1;
wire   [15:0] bitcast_ln118_76_fu_1686_p1;
wire   [15:0] bitcast_ln118_75_fu_1682_p1;
wire   [15:0] bitcast_ln118_74_fu_1678_p1;
wire   [15:0] bitcast_ln118_73_fu_1674_p1;
wire   [15:0] bitcast_ln118_72_fu_1670_p1;
wire   [15:0] bitcast_ln118_71_fu_1666_p1;
wire   [15:0] bitcast_ln118_70_fu_1662_p1;
wire   [15:0] bitcast_ln118_69_fu_1658_p1;
wire   [15:0] bitcast_ln118_68_fu_1654_p1;
wire   [15:0] bitcast_ln118_67_fu_1650_p1;
wire   [15:0] bitcast_ln118_66_fu_1646_p1;
wire   [15:0] bitcast_ln118_65_fu_1642_p1;
wire   [15:0] bitcast_ln118_64_fu_1638_p1;
wire   [15:0] bitcast_ln118_63_fu_1634_p1;
wire   [15:0] bitcast_ln118_fu_1630_p1;
reg    grp_fu_325_ce;
wire   [15:0] pre_grp_fu_325_p2;
reg   [15:0] pre_grp_fu_325_p2_reg;
reg    grp_fu_329_ce;
wire   [15:0] pre_grp_fu_329_p2;
reg   [15:0] pre_grp_fu_329_p2_reg;
reg    grp_fu_333_ce;
wire   [15:0] pre_grp_fu_333_p2;
reg   [15:0] pre_grp_fu_333_p2_reg;
reg    grp_fu_337_ce;
wire   [15:0] pre_grp_fu_337_p2;
reg   [15:0] pre_grp_fu_337_p2_reg;
reg    grp_fu_341_ce;
wire   [15:0] pre_grp_fu_341_p2;
reg   [15:0] pre_grp_fu_341_p2_reg;
reg    grp_fu_345_ce;
wire   [15:0] pre_grp_fu_345_p2;
reg   [15:0] pre_grp_fu_345_p2_reg;
reg    grp_fu_349_ce;
wire   [15:0] pre_grp_fu_349_p2;
reg   [15:0] pre_grp_fu_349_p2_reg;
reg    grp_fu_353_ce;
wire   [15:0] pre_grp_fu_353_p2;
reg   [15:0] pre_grp_fu_353_p2_reg;
reg    grp_fu_357_ce;
wire   [15:0] pre_grp_fu_357_p2;
reg   [15:0] pre_grp_fu_357_p2_reg;
reg    grp_fu_361_ce;
wire   [15:0] pre_grp_fu_361_p2;
reg   [15:0] pre_grp_fu_361_p2_reg;
reg    grp_fu_365_ce;
wire   [15:0] pre_grp_fu_365_p2;
reg   [15:0] pre_grp_fu_365_p2_reg;
reg    grp_fu_369_ce;
wire   [15:0] pre_grp_fu_369_p2;
reg   [15:0] pre_grp_fu_369_p2_reg;
reg    grp_fu_373_ce;
wire   [15:0] pre_grp_fu_373_p2;
reg   [15:0] pre_grp_fu_373_p2_reg;
reg    grp_fu_377_ce;
wire   [15:0] pre_grp_fu_377_p2;
reg   [15:0] pre_grp_fu_377_p2_reg;
reg    grp_fu_381_ce;
wire   [15:0] pre_grp_fu_381_p2;
reg   [15:0] pre_grp_fu_381_p2_reg;
reg    grp_fu_385_ce;
wire   [15:0] pre_grp_fu_385_p2;
reg   [15:0] pre_grp_fu_385_p2_reg;
reg    grp_fu_389_ce;
wire   [15:0] pre_grp_fu_389_p2;
reg   [15:0] pre_grp_fu_389_p2_reg;
reg    grp_fu_393_ce;
wire   [15:0] pre_grp_fu_393_p2;
reg   [15:0] pre_grp_fu_393_p2_reg;
reg    grp_fu_397_ce;
wire   [15:0] pre_grp_fu_397_p2;
reg   [15:0] pre_grp_fu_397_p2_reg;
reg    grp_fu_401_ce;
wire   [15:0] pre_grp_fu_401_p2;
reg   [15:0] pre_grp_fu_401_p2_reg;
reg    grp_fu_405_ce;
wire   [15:0] pre_grp_fu_405_p2;
reg   [15:0] pre_grp_fu_405_p2_reg;
reg    grp_fu_409_ce;
wire   [15:0] pre_grp_fu_409_p2;
reg   [15:0] pre_grp_fu_409_p2_reg;
reg    grp_fu_413_ce;
wire   [15:0] pre_grp_fu_413_p2;
reg   [15:0] pre_grp_fu_413_p2_reg;
reg    grp_fu_417_ce;
wire   [15:0] pre_grp_fu_417_p2;
reg   [15:0] pre_grp_fu_417_p2_reg;
reg    grp_fu_421_ce;
wire   [15:0] pre_grp_fu_421_p2;
reg   [15:0] pre_grp_fu_421_p2_reg;
reg    grp_fu_425_ce;
wire   [15:0] pre_grp_fu_425_p2;
reg   [15:0] pre_grp_fu_425_p2_reg;
reg    grp_fu_429_ce;
wire   [15:0] pre_grp_fu_429_p2;
reg   [15:0] pre_grp_fu_429_p2_reg;
reg    grp_fu_433_ce;
wire   [15:0] pre_grp_fu_433_p2;
reg   [15:0] pre_grp_fu_433_p2_reg;
reg    grp_fu_437_ce;
wire   [15:0] pre_grp_fu_437_p2;
reg   [15:0] pre_grp_fu_437_p2_reg;
reg    grp_fu_441_ce;
wire   [15:0] pre_grp_fu_441_p2;
reg   [15:0] pre_grp_fu_441_p2_reg;
reg    grp_fu_445_ce;
wire   [15:0] pre_grp_fu_445_p2;
reg   [15:0] pre_grp_fu_445_p2_reg;
reg    grp_fu_449_ce;
wire   [15:0] pre_grp_fu_449_p2;
reg   [15:0] pre_grp_fu_449_p2_reg;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 iter_fu_302 = 22'd0;
#0 ap_done_reg = 1'b0;
end

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1185(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_325_p0),
    .din1(grp_fu_325_p1),
    .ce(grp_fu_325_ce),
    .dout(pre_grp_fu_325_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1186(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_329_p0),
    .din1(grp_fu_329_p1),
    .ce(grp_fu_329_ce),
    .dout(pre_grp_fu_329_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1187(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_333_p0),
    .din1(grp_fu_333_p1),
    .ce(grp_fu_333_ce),
    .dout(pre_grp_fu_333_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1188(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_337_p0),
    .din1(grp_fu_337_p1),
    .ce(grp_fu_337_ce),
    .dout(pre_grp_fu_337_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1189(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_341_p0),
    .din1(grp_fu_341_p1),
    .ce(grp_fu_341_ce),
    .dout(pre_grp_fu_341_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1190(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_345_p0),
    .din1(grp_fu_345_p1),
    .ce(grp_fu_345_ce),
    .dout(pre_grp_fu_345_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1191(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_349_p0),
    .din1(grp_fu_349_p1),
    .ce(grp_fu_349_ce),
    .dout(pre_grp_fu_349_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1192(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_353_p0),
    .din1(grp_fu_353_p1),
    .ce(grp_fu_353_ce),
    .dout(pre_grp_fu_353_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1193(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_357_p0),
    .din1(grp_fu_357_p1),
    .ce(grp_fu_357_ce),
    .dout(pre_grp_fu_357_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1194(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_361_p0),
    .din1(grp_fu_361_p1),
    .ce(grp_fu_361_ce),
    .dout(pre_grp_fu_361_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1195(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_365_p0),
    .din1(grp_fu_365_p1),
    .ce(grp_fu_365_ce),
    .dout(pre_grp_fu_365_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1196(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_369_p0),
    .din1(grp_fu_369_p1),
    .ce(grp_fu_369_ce),
    .dout(pre_grp_fu_369_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1197(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_373_p0),
    .din1(grp_fu_373_p1),
    .ce(grp_fu_373_ce),
    .dout(pre_grp_fu_373_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1198(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_377_p0),
    .din1(grp_fu_377_p1),
    .ce(grp_fu_377_ce),
    .dout(pre_grp_fu_377_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1199(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_381_p0),
    .din1(grp_fu_381_p1),
    .ce(grp_fu_381_ce),
    .dout(pre_grp_fu_381_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1200(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_385_p0),
    .din1(grp_fu_385_p1),
    .ce(grp_fu_385_ce),
    .dout(pre_grp_fu_385_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1201(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_389_p0),
    .din1(grp_fu_389_p1),
    .ce(grp_fu_389_ce),
    .dout(pre_grp_fu_389_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1202(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_393_p0),
    .din1(grp_fu_393_p1),
    .ce(grp_fu_393_ce),
    .dout(pre_grp_fu_393_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1203(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_397_p0),
    .din1(grp_fu_397_p1),
    .ce(grp_fu_397_ce),
    .dout(pre_grp_fu_397_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1204(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_401_p0),
    .din1(grp_fu_401_p1),
    .ce(grp_fu_401_ce),
    .dout(pre_grp_fu_401_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1205(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_405_p0),
    .din1(grp_fu_405_p1),
    .ce(grp_fu_405_ce),
    .dout(pre_grp_fu_405_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1206(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_409_p0),
    .din1(grp_fu_409_p1),
    .ce(grp_fu_409_ce),
    .dout(pre_grp_fu_409_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1207(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_413_p0),
    .din1(grp_fu_413_p1),
    .ce(grp_fu_413_ce),
    .dout(pre_grp_fu_413_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1208(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_417_p0),
    .din1(grp_fu_417_p1),
    .ce(grp_fu_417_ce),
    .dout(pre_grp_fu_417_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1209(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_421_p0),
    .din1(grp_fu_421_p1),
    .ce(grp_fu_421_ce),
    .dout(pre_grp_fu_421_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1210(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_425_p0),
    .din1(grp_fu_425_p1),
    .ce(grp_fu_425_ce),
    .dout(pre_grp_fu_425_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1211(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_429_p0),
    .din1(grp_fu_429_p1),
    .ce(grp_fu_429_ce),
    .dout(pre_grp_fu_429_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1212(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_433_p0),
    .din1(grp_fu_433_p1),
    .ce(grp_fu_433_ce),
    .dout(pre_grp_fu_433_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1213(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_437_p0),
    .din1(grp_fu_437_p1),
    .ce(grp_fu_437_ce),
    .dout(pre_grp_fu_437_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1214(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_441_p0),
    .din1(grp_fu_441_p1),
    .ce(grp_fu_441_ce),
    .dout(pre_grp_fu_441_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1215(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_445_p0),
    .din1(grp_fu_445_p1),
    .ce(grp_fu_445_ce),
    .dout(pre_grp_fu_445_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U1216(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_449_p0),
    .din1(grp_fu_449_p1),
    .ce(grp_fu_449_ce),
    .dout(pre_grp_fu_449_p2)
);

Gemv_Test_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_325_ce <= 1'b1;
    end else begin
        grp_fu_325_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_329_ce <= 1'b1;
    end else begin
        grp_fu_329_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_333_ce <= 1'b1;
    end else begin
        grp_fu_333_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_337_ce <= 1'b1;
    end else begin
        grp_fu_337_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_341_ce <= 1'b1;
    end else begin
        grp_fu_341_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_345_ce <= 1'b1;
    end else begin
        grp_fu_345_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_349_ce <= 1'b1;
    end else begin
        grp_fu_349_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_353_ce <= 1'b1;
    end else begin
        grp_fu_353_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_357_ce <= 1'b1;
    end else begin
        grp_fu_357_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_361_ce <= 1'b1;
    end else begin
        grp_fu_361_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_365_ce <= 1'b1;
    end else begin
        grp_fu_365_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_369_ce <= 1'b1;
    end else begin
        grp_fu_369_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_373_ce <= 1'b1;
    end else begin
        grp_fu_373_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_377_ce <= 1'b1;
    end else begin
        grp_fu_377_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_381_ce <= 1'b1;
    end else begin
        grp_fu_381_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_385_ce <= 1'b1;
    end else begin
        grp_fu_385_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_389_ce <= 1'b1;
    end else begin
        grp_fu_389_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_393_ce <= 1'b1;
    end else begin
        grp_fu_393_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_397_ce <= 1'b1;
    end else begin
        grp_fu_397_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_401_ce <= 1'b1;
    end else begin
        grp_fu_401_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_405_ce <= 1'b1;
    end else begin
        grp_fu_405_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_409_ce <= 1'b1;
    end else begin
        grp_fu_409_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_413_ce <= 1'b1;
    end else begin
        grp_fu_413_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_417_ce <= 1'b1;
    end else begin
        grp_fu_417_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_421_ce <= 1'b1;
    end else begin
        grp_fu_421_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_425_ce <= 1'b1;
    end else begin
        grp_fu_425_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_429_ce <= 1'b1;
    end else begin
        grp_fu_429_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_433_ce <= 1'b1;
    end else begin
        grp_fu_433_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_437_ce <= 1'b1;
    end else begin
        grp_fu_437_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_441_ce <= 1'b1;
    end else begin
        grp_fu_441_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_445_ce <= 1'b1;
    end else begin
        grp_fu_445_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_449_ce <= 1'b1;
    end else begin
        grp_fu_449_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln109_fu_465_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            iter_fu_302 <= add_ln109_fu_471_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            iter_fu_302 <= 22'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_325_p0 <= bitcast_ln112_fu_1118_p1;
        grp_fu_325_p1 <= bitcast_ln112_127_fu_1122_p1;
        grp_fu_329_p0 <= bitcast_ln112_128_fu_1126_p1;
        grp_fu_329_p1 <= bitcast_ln112_129_fu_1130_p1;
        grp_fu_333_p0 <= bitcast_ln112_130_fu_1134_p1;
        grp_fu_333_p1 <= bitcast_ln112_131_fu_1138_p1;
        grp_fu_337_p0 <= bitcast_ln112_132_fu_1142_p1;
        grp_fu_337_p1 <= bitcast_ln112_133_fu_1146_p1;
        grp_fu_341_p0 <= bitcast_ln112_134_fu_1150_p1;
        grp_fu_341_p1 <= bitcast_ln112_135_fu_1154_p1;
        grp_fu_345_p0 <= bitcast_ln112_136_fu_1158_p1;
        grp_fu_345_p1 <= bitcast_ln112_137_fu_1162_p1;
        grp_fu_349_p0 <= bitcast_ln112_138_fu_1166_p1;
        grp_fu_349_p1 <= bitcast_ln112_139_fu_1170_p1;
        grp_fu_353_p0 <= bitcast_ln112_140_fu_1174_p1;
        grp_fu_353_p1 <= bitcast_ln112_141_fu_1178_p1;
        grp_fu_357_p0 <= bitcast_ln112_142_fu_1182_p1;
        grp_fu_357_p1 <= bitcast_ln112_143_fu_1186_p1;
        grp_fu_361_p0 <= bitcast_ln112_144_fu_1190_p1;
        grp_fu_361_p1 <= bitcast_ln112_145_fu_1194_p1;
        grp_fu_365_p0 <= bitcast_ln112_146_fu_1198_p1;
        grp_fu_365_p1 <= bitcast_ln112_147_fu_1202_p1;
        grp_fu_369_p0 <= bitcast_ln112_148_fu_1206_p1;
        grp_fu_369_p1 <= bitcast_ln112_149_fu_1210_p1;
        grp_fu_373_p0 <= bitcast_ln112_150_fu_1214_p1;
        grp_fu_373_p1 <= bitcast_ln112_151_fu_1218_p1;
        grp_fu_377_p0 <= bitcast_ln112_152_fu_1222_p1;
        grp_fu_377_p1 <= bitcast_ln112_153_fu_1226_p1;
        grp_fu_381_p0 <= bitcast_ln112_154_fu_1230_p1;
        grp_fu_381_p1 <= bitcast_ln112_155_fu_1234_p1;
        grp_fu_385_p0 <= bitcast_ln112_156_fu_1238_p1;
        grp_fu_385_p1 <= bitcast_ln112_157_fu_1242_p1;
        grp_fu_389_p0 <= bitcast_ln112_158_fu_1246_p1;
        grp_fu_389_p1 <= bitcast_ln112_159_fu_1250_p1;
        grp_fu_393_p0 <= bitcast_ln112_160_fu_1254_p1;
        grp_fu_393_p1 <= bitcast_ln112_161_fu_1258_p1;
        grp_fu_397_p0 <= bitcast_ln112_162_fu_1262_p1;
        grp_fu_397_p1 <= bitcast_ln112_163_fu_1266_p1;
        grp_fu_401_p0 <= bitcast_ln112_164_fu_1270_p1;
        grp_fu_401_p1 <= bitcast_ln112_165_fu_1274_p1;
        grp_fu_405_p0 <= bitcast_ln112_166_fu_1278_p1;
        grp_fu_405_p1 <= bitcast_ln112_167_fu_1282_p1;
        grp_fu_409_p0 <= bitcast_ln112_168_fu_1286_p1;
        grp_fu_409_p1 <= bitcast_ln112_169_fu_1290_p1;
        grp_fu_413_p0 <= bitcast_ln112_170_fu_1294_p1;
        grp_fu_413_p1 <= bitcast_ln112_171_fu_1298_p1;
        grp_fu_417_p0 <= bitcast_ln112_172_fu_1302_p1;
        grp_fu_417_p1 <= bitcast_ln112_173_fu_1306_p1;
        grp_fu_421_p0 <= bitcast_ln112_174_fu_1310_p1;
        grp_fu_421_p1 <= bitcast_ln112_175_fu_1314_p1;
        grp_fu_425_p0 <= bitcast_ln112_176_fu_1318_p1;
        grp_fu_425_p1 <= bitcast_ln112_177_fu_1322_p1;
        grp_fu_429_p0 <= bitcast_ln112_178_fu_1326_p1;
        grp_fu_429_p1 <= bitcast_ln112_179_fu_1330_p1;
        grp_fu_433_p0 <= bitcast_ln112_180_fu_1334_p1;
        grp_fu_433_p1 <= bitcast_ln112_181_fu_1338_p1;
        grp_fu_437_p0 <= bitcast_ln112_182_fu_1342_p1;
        grp_fu_437_p1 <= bitcast_ln112_183_fu_1346_p1;
        grp_fu_441_p0 <= bitcast_ln112_184_fu_1350_p1;
        grp_fu_441_p1 <= bitcast_ln112_185_fu_1354_p1;
        grp_fu_445_p0 <= bitcast_ln112_186_fu_1358_p1;
        grp_fu_445_p1 <= bitcast_ln112_187_fu_1362_p1;
        grp_fu_449_p0 <= bitcast_ln112_188_fu_1366_p1;
        grp_fu_449_p1 <= bitcast_ln112_189_fu_1370_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_325_ce == 1'b1)) begin
        pre_grp_fu_325_p2_reg <= pre_grp_fu_325_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_329_ce == 1'b1)) begin
        pre_grp_fu_329_p2_reg <= pre_grp_fu_329_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_333_ce == 1'b1)) begin
        pre_grp_fu_333_p2_reg <= pre_grp_fu_333_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_337_ce == 1'b1)) begin
        pre_grp_fu_337_p2_reg <= pre_grp_fu_337_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_341_ce == 1'b1)) begin
        pre_grp_fu_341_p2_reg <= pre_grp_fu_341_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_345_ce == 1'b1)) begin
        pre_grp_fu_345_p2_reg <= pre_grp_fu_345_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_349_ce == 1'b1)) begin
        pre_grp_fu_349_p2_reg <= pre_grp_fu_349_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_353_ce == 1'b1)) begin
        pre_grp_fu_353_p2_reg <= pre_grp_fu_353_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_357_ce == 1'b1)) begin
        pre_grp_fu_357_p2_reg <= pre_grp_fu_357_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_361_ce == 1'b1)) begin
        pre_grp_fu_361_p2_reg <= pre_grp_fu_361_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_365_ce == 1'b1)) begin
        pre_grp_fu_365_p2_reg <= pre_grp_fu_365_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_369_ce == 1'b1)) begin
        pre_grp_fu_369_p2_reg <= pre_grp_fu_369_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_373_ce == 1'b1)) begin
        pre_grp_fu_373_p2_reg <= pre_grp_fu_373_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_377_ce == 1'b1)) begin
        pre_grp_fu_377_p2_reg <= pre_grp_fu_377_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_381_ce == 1'b1)) begin
        pre_grp_fu_381_p2_reg <= pre_grp_fu_381_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_385_ce == 1'b1)) begin
        pre_grp_fu_385_p2_reg <= pre_grp_fu_385_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_389_ce == 1'b1)) begin
        pre_grp_fu_389_p2_reg <= pre_grp_fu_389_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_393_ce == 1'b1)) begin
        pre_grp_fu_393_p2_reg <= pre_grp_fu_393_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_397_ce == 1'b1)) begin
        pre_grp_fu_397_p2_reg <= pre_grp_fu_397_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_401_ce == 1'b1)) begin
        pre_grp_fu_401_p2_reg <= pre_grp_fu_401_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_405_ce == 1'b1)) begin
        pre_grp_fu_405_p2_reg <= pre_grp_fu_405_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_409_ce == 1'b1)) begin
        pre_grp_fu_409_p2_reg <= pre_grp_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_413_ce == 1'b1)) begin
        pre_grp_fu_413_p2_reg <= pre_grp_fu_413_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_417_ce == 1'b1)) begin
        pre_grp_fu_417_p2_reg <= pre_grp_fu_417_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_421_ce == 1'b1)) begin
        pre_grp_fu_421_p2_reg <= pre_grp_fu_421_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_425_ce == 1'b1)) begin
        pre_grp_fu_425_p2_reg <= pre_grp_fu_425_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_429_ce == 1'b1)) begin
        pre_grp_fu_429_p2_reg <= pre_grp_fu_429_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_433_ce == 1'b1)) begin
        pre_grp_fu_433_p2_reg <= pre_grp_fu_433_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_437_ce == 1'b1)) begin
        pre_grp_fu_437_p2_reg <= pre_grp_fu_437_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_441_ce == 1'b1)) begin
        pre_grp_fu_441_p2_reg <= pre_grp_fu_441_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_445_ce == 1'b1)) begin
        pre_grp_fu_445_p2_reg <= pre_grp_fu_445_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_449_ce == 1'b1)) begin
        pre_grp_fu_449_p2_reg <= pre_grp_fu_449_p2;
    end
end

always @ (*) begin
    if (((icmp_ln109_fu_465_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_iter_load = 22'd0;
    end else begin
        ap_sig_allocacmp_iter_load = iter_fu_302;
    end
end

always @ (*) begin
    if ((grp_fu_325_ce == 1'b1)) begin
        grp_fu_325_p2 = pre_grp_fu_325_p2;
    end else begin
        grp_fu_325_p2 = pre_grp_fu_325_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_329_ce == 1'b1)) begin
        grp_fu_329_p2 = pre_grp_fu_329_p2;
    end else begin
        grp_fu_329_p2 = pre_grp_fu_329_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_333_ce == 1'b1)) begin
        grp_fu_333_p2 = pre_grp_fu_333_p2;
    end else begin
        grp_fu_333_p2 = pre_grp_fu_333_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_337_ce == 1'b1)) begin
        grp_fu_337_p2 = pre_grp_fu_337_p2;
    end else begin
        grp_fu_337_p2 = pre_grp_fu_337_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_341_ce == 1'b1)) begin
        grp_fu_341_p2 = pre_grp_fu_341_p2;
    end else begin
        grp_fu_341_p2 = pre_grp_fu_341_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_345_ce == 1'b1)) begin
        grp_fu_345_p2 = pre_grp_fu_345_p2;
    end else begin
        grp_fu_345_p2 = pre_grp_fu_345_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_349_ce == 1'b1)) begin
        grp_fu_349_p2 = pre_grp_fu_349_p2;
    end else begin
        grp_fu_349_p2 = pre_grp_fu_349_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_353_ce == 1'b1)) begin
        grp_fu_353_p2 = pre_grp_fu_353_p2;
    end else begin
        grp_fu_353_p2 = pre_grp_fu_353_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_357_ce == 1'b1)) begin
        grp_fu_357_p2 = pre_grp_fu_357_p2;
    end else begin
        grp_fu_357_p2 = pre_grp_fu_357_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_361_ce == 1'b1)) begin
        grp_fu_361_p2 = pre_grp_fu_361_p2;
    end else begin
        grp_fu_361_p2 = pre_grp_fu_361_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_365_ce == 1'b1)) begin
        grp_fu_365_p2 = pre_grp_fu_365_p2;
    end else begin
        grp_fu_365_p2 = pre_grp_fu_365_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_369_ce == 1'b1)) begin
        grp_fu_369_p2 = pre_grp_fu_369_p2;
    end else begin
        grp_fu_369_p2 = pre_grp_fu_369_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_373_ce == 1'b1)) begin
        grp_fu_373_p2 = pre_grp_fu_373_p2;
    end else begin
        grp_fu_373_p2 = pre_grp_fu_373_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_377_ce == 1'b1)) begin
        grp_fu_377_p2 = pre_grp_fu_377_p2;
    end else begin
        grp_fu_377_p2 = pre_grp_fu_377_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_381_ce == 1'b1)) begin
        grp_fu_381_p2 = pre_grp_fu_381_p2;
    end else begin
        grp_fu_381_p2 = pre_grp_fu_381_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_385_ce == 1'b1)) begin
        grp_fu_385_p2 = pre_grp_fu_385_p2;
    end else begin
        grp_fu_385_p2 = pre_grp_fu_385_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_389_ce == 1'b1)) begin
        grp_fu_389_p2 = pre_grp_fu_389_p2;
    end else begin
        grp_fu_389_p2 = pre_grp_fu_389_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_393_ce == 1'b1)) begin
        grp_fu_393_p2 = pre_grp_fu_393_p2;
    end else begin
        grp_fu_393_p2 = pre_grp_fu_393_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_397_ce == 1'b1)) begin
        grp_fu_397_p2 = pre_grp_fu_397_p2;
    end else begin
        grp_fu_397_p2 = pre_grp_fu_397_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_401_ce == 1'b1)) begin
        grp_fu_401_p2 = pre_grp_fu_401_p2;
    end else begin
        grp_fu_401_p2 = pre_grp_fu_401_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_405_ce == 1'b1)) begin
        grp_fu_405_p2 = pre_grp_fu_405_p2;
    end else begin
        grp_fu_405_p2 = pre_grp_fu_405_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_409_ce == 1'b1)) begin
        grp_fu_409_p2 = pre_grp_fu_409_p2;
    end else begin
        grp_fu_409_p2 = pre_grp_fu_409_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_413_ce == 1'b1)) begin
        grp_fu_413_p2 = pre_grp_fu_413_p2;
    end else begin
        grp_fu_413_p2 = pre_grp_fu_413_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_417_ce == 1'b1)) begin
        grp_fu_417_p2 = pre_grp_fu_417_p2;
    end else begin
        grp_fu_417_p2 = pre_grp_fu_417_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_421_ce == 1'b1)) begin
        grp_fu_421_p2 = pre_grp_fu_421_p2;
    end else begin
        grp_fu_421_p2 = pre_grp_fu_421_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_425_ce == 1'b1)) begin
        grp_fu_425_p2 = pre_grp_fu_425_p2;
    end else begin
        grp_fu_425_p2 = pre_grp_fu_425_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_429_ce == 1'b1)) begin
        grp_fu_429_p2 = pre_grp_fu_429_p2;
    end else begin
        grp_fu_429_p2 = pre_grp_fu_429_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_433_ce == 1'b1)) begin
        grp_fu_433_p2 = pre_grp_fu_433_p2;
    end else begin
        grp_fu_433_p2 = pre_grp_fu_433_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_437_ce == 1'b1)) begin
        grp_fu_437_p2 = pre_grp_fu_437_p2;
    end else begin
        grp_fu_437_p2 = pre_grp_fu_437_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_441_ce == 1'b1)) begin
        grp_fu_441_p2 = pre_grp_fu_441_p2;
    end else begin
        grp_fu_441_p2 = pre_grp_fu_441_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_445_ce == 1'b1)) begin
        grp_fu_445_p2 = pre_grp_fu_445_p2;
    end else begin
        grp_fu_445_p2 = pre_grp_fu_445_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_449_ce == 1'b1)) begin
        grp_fu_449_p2 = pre_grp_fu_449_p2;
    end else begin
        grp_fu_449_p2 = pre_grp_fu_449_p2_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        pass_32_i_blk_n = pass_32_i_full_n;
    end else begin
        pass_32_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        pass_32_i_write_local = 1'b1;
    end else begin
        pass_32_i_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pass_64_i_blk_n = pass_64_i_empty_n;
    end else begin
        pass_64_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pass_64_i_read_local = 1'b1;
    end else begin
        pass_64_i_read_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln109_fu_471_p2 = (ap_sig_allocacmp_iter_load + 22'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (pass_64_i_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = (pass_32_i_full_n == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign bitcast_ln112_127_fu_1122_p1 = trunc_ln112_s_fu_488_p4;

assign bitcast_ln112_128_fu_1126_p1 = trunc_ln112_125_fu_498_p4;

assign bitcast_ln112_129_fu_1130_p1 = trunc_ln112_126_fu_508_p4;

assign bitcast_ln112_130_fu_1134_p1 = trunc_ln112_127_fu_518_p4;

assign bitcast_ln112_131_fu_1138_p1 = trunc_ln112_128_fu_528_p4;

assign bitcast_ln112_132_fu_1142_p1 = trunc_ln112_129_fu_538_p4;

assign bitcast_ln112_133_fu_1146_p1 = trunc_ln112_130_fu_548_p4;

assign bitcast_ln112_134_fu_1150_p1 = trunc_ln112_131_fu_558_p4;

assign bitcast_ln112_135_fu_1154_p1 = trunc_ln112_132_fu_568_p4;

assign bitcast_ln112_136_fu_1158_p1 = trunc_ln112_133_fu_578_p4;

assign bitcast_ln112_137_fu_1162_p1 = trunc_ln112_134_fu_588_p4;

assign bitcast_ln112_138_fu_1166_p1 = trunc_ln112_135_fu_598_p4;

assign bitcast_ln112_139_fu_1170_p1 = trunc_ln112_136_fu_608_p4;

assign bitcast_ln112_140_fu_1174_p1 = trunc_ln112_137_fu_618_p4;

assign bitcast_ln112_141_fu_1178_p1 = trunc_ln112_138_fu_628_p4;

assign bitcast_ln112_142_fu_1182_p1 = trunc_ln112_139_fu_638_p4;

assign bitcast_ln112_143_fu_1186_p1 = trunc_ln112_140_fu_648_p4;

assign bitcast_ln112_144_fu_1190_p1 = trunc_ln112_141_fu_658_p4;

assign bitcast_ln112_145_fu_1194_p1 = trunc_ln112_142_fu_668_p4;

assign bitcast_ln112_146_fu_1198_p1 = trunc_ln112_143_fu_678_p4;

assign bitcast_ln112_147_fu_1202_p1 = trunc_ln112_144_fu_688_p4;

assign bitcast_ln112_148_fu_1206_p1 = trunc_ln112_145_fu_698_p4;

assign bitcast_ln112_149_fu_1210_p1 = trunc_ln112_146_fu_708_p4;

assign bitcast_ln112_150_fu_1214_p1 = trunc_ln112_147_fu_718_p4;

assign bitcast_ln112_151_fu_1218_p1 = trunc_ln112_148_fu_728_p4;

assign bitcast_ln112_152_fu_1222_p1 = trunc_ln112_149_fu_738_p4;

assign bitcast_ln112_153_fu_1226_p1 = trunc_ln112_150_fu_748_p4;

assign bitcast_ln112_154_fu_1230_p1 = trunc_ln112_151_fu_758_p4;

assign bitcast_ln112_155_fu_1234_p1 = trunc_ln112_152_fu_768_p4;

assign bitcast_ln112_156_fu_1238_p1 = trunc_ln112_153_fu_778_p4;

assign bitcast_ln112_157_fu_1242_p1 = trunc_ln112_154_fu_788_p4;

assign bitcast_ln112_158_fu_1246_p1 = trunc_ln112_155_fu_798_p4;

assign bitcast_ln112_159_fu_1250_p1 = trunc_ln112_156_fu_808_p4;

assign bitcast_ln112_160_fu_1254_p1 = trunc_ln112_157_fu_818_p4;

assign bitcast_ln112_161_fu_1258_p1 = trunc_ln112_158_fu_828_p4;

assign bitcast_ln112_162_fu_1262_p1 = trunc_ln112_159_fu_838_p4;

assign bitcast_ln112_163_fu_1266_p1 = trunc_ln112_160_fu_848_p4;

assign bitcast_ln112_164_fu_1270_p1 = trunc_ln112_161_fu_858_p4;

assign bitcast_ln112_165_fu_1274_p1 = trunc_ln112_162_fu_868_p4;

assign bitcast_ln112_166_fu_1278_p1 = trunc_ln112_163_fu_878_p4;

assign bitcast_ln112_167_fu_1282_p1 = trunc_ln112_164_fu_888_p4;

assign bitcast_ln112_168_fu_1286_p1 = trunc_ln112_165_fu_898_p4;

assign bitcast_ln112_169_fu_1290_p1 = trunc_ln112_166_fu_908_p4;

assign bitcast_ln112_170_fu_1294_p1 = trunc_ln112_167_fu_918_p4;

assign bitcast_ln112_171_fu_1298_p1 = trunc_ln112_168_fu_928_p4;

assign bitcast_ln112_172_fu_1302_p1 = trunc_ln112_169_fu_938_p4;

assign bitcast_ln112_173_fu_1306_p1 = trunc_ln112_170_fu_948_p4;

assign bitcast_ln112_174_fu_1310_p1 = trunc_ln112_171_fu_958_p4;

assign bitcast_ln112_175_fu_1314_p1 = trunc_ln112_172_fu_968_p4;

assign bitcast_ln112_176_fu_1318_p1 = trunc_ln112_173_fu_978_p4;

assign bitcast_ln112_177_fu_1322_p1 = trunc_ln112_174_fu_988_p4;

assign bitcast_ln112_178_fu_1326_p1 = trunc_ln112_175_fu_998_p4;

assign bitcast_ln112_179_fu_1330_p1 = trunc_ln112_176_fu_1008_p4;

assign bitcast_ln112_180_fu_1334_p1 = trunc_ln112_177_fu_1018_p4;

assign bitcast_ln112_181_fu_1338_p1 = trunc_ln112_178_fu_1028_p4;

assign bitcast_ln112_182_fu_1342_p1 = trunc_ln112_179_fu_1038_p4;

assign bitcast_ln112_183_fu_1346_p1 = trunc_ln112_180_fu_1048_p4;

assign bitcast_ln112_184_fu_1350_p1 = trunc_ln112_181_fu_1058_p4;

assign bitcast_ln112_185_fu_1354_p1 = trunc_ln112_182_fu_1068_p4;

assign bitcast_ln112_186_fu_1358_p1 = trunc_ln112_183_fu_1078_p4;

assign bitcast_ln112_187_fu_1362_p1 = trunc_ln112_184_fu_1088_p4;

assign bitcast_ln112_188_fu_1366_p1 = trunc_ln112_185_fu_1098_p4;

assign bitcast_ln112_189_fu_1370_p1 = trunc_ln112_186_fu_1108_p4;

assign bitcast_ln112_fu_1118_p1 = trunc_ln112_fu_484_p1;

assign bitcast_ln118_63_fu_1634_p1 = grp_fu_329_p2;

assign bitcast_ln118_64_fu_1638_p1 = grp_fu_333_p2;

assign bitcast_ln118_65_fu_1642_p1 = grp_fu_337_p2;

assign bitcast_ln118_66_fu_1646_p1 = grp_fu_341_p2;

assign bitcast_ln118_67_fu_1650_p1 = grp_fu_345_p2;

assign bitcast_ln118_68_fu_1654_p1 = grp_fu_349_p2;

assign bitcast_ln118_69_fu_1658_p1 = grp_fu_353_p2;

assign bitcast_ln118_70_fu_1662_p1 = grp_fu_357_p2;

assign bitcast_ln118_71_fu_1666_p1 = grp_fu_361_p2;

assign bitcast_ln118_72_fu_1670_p1 = grp_fu_365_p2;

assign bitcast_ln118_73_fu_1674_p1 = grp_fu_369_p2;

assign bitcast_ln118_74_fu_1678_p1 = grp_fu_373_p2;

assign bitcast_ln118_75_fu_1682_p1 = grp_fu_377_p2;

assign bitcast_ln118_76_fu_1686_p1 = grp_fu_381_p2;

assign bitcast_ln118_77_fu_1690_p1 = grp_fu_385_p2;

assign bitcast_ln118_78_fu_1694_p1 = grp_fu_389_p2;

assign bitcast_ln118_79_fu_1698_p1 = grp_fu_393_p2;

assign bitcast_ln118_80_fu_1702_p1 = grp_fu_397_p2;

assign bitcast_ln118_81_fu_1706_p1 = grp_fu_401_p2;

assign bitcast_ln118_82_fu_1710_p1 = grp_fu_405_p2;

assign bitcast_ln118_83_fu_1714_p1 = grp_fu_409_p2;

assign bitcast_ln118_84_fu_1718_p1 = grp_fu_413_p2;

assign bitcast_ln118_85_fu_1722_p1 = grp_fu_417_p2;

assign bitcast_ln118_86_fu_1726_p1 = grp_fu_421_p2;

assign bitcast_ln118_87_fu_1730_p1 = grp_fu_425_p2;

assign bitcast_ln118_88_fu_1734_p1 = grp_fu_429_p2;

assign bitcast_ln118_89_fu_1738_p1 = grp_fu_433_p2;

assign bitcast_ln118_90_fu_1742_p1 = grp_fu_437_p2;

assign bitcast_ln118_91_fu_1746_p1 = grp_fu_441_p2;

assign bitcast_ln118_92_fu_1750_p1 = grp_fu_445_p2;

assign bitcast_ln118_93_fu_1754_p1 = grp_fu_449_p2;

assign bitcast_ln118_fu_1630_p1 = grp_fu_325_p2;

assign icmp_ln109_fu_465_p2 = (($signed(iter_cast_fu_461_p1) < $signed(select_ln59)) ? 1'b1 : 1'b0);

assign iter_cast_fu_461_p1 = ap_sig_allocacmp_iter_load;

assign or_ln118_s_fu_1758_p33 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{bitcast_ln118_93_fu_1754_p1}, {bitcast_ln118_92_fu_1750_p1}}, {bitcast_ln118_91_fu_1746_p1}}, {bitcast_ln118_90_fu_1742_p1}}, {bitcast_ln118_89_fu_1738_p1}}, {bitcast_ln118_88_fu_1734_p1}}, {bitcast_ln118_87_fu_1730_p1}}, {bitcast_ln118_86_fu_1726_p1}}, {bitcast_ln118_85_fu_1722_p1}}, {bitcast_ln118_84_fu_1718_p1}}, {bitcast_ln118_83_fu_1714_p1}}, {bitcast_ln118_82_fu_1710_p1}}, {bitcast_ln118_81_fu_1706_p1}}, {bitcast_ln118_80_fu_1702_p1}}, {bitcast_ln118_79_fu_1698_p1}}, {bitcast_ln118_78_fu_1694_p1}}, {bitcast_ln118_77_fu_1690_p1}}, {bitcast_ln118_76_fu_1686_p1}}, {bitcast_ln118_75_fu_1682_p1}}, {bitcast_ln118_74_fu_1678_p1}}, {bitcast_ln118_73_fu_1674_p1}}, {bitcast_ln118_72_fu_1670_p1}}, {bitcast_ln118_71_fu_1666_p1}}, {bitcast_ln118_70_fu_1662_p1}}, {bitcast_ln118_69_fu_1658_p1}}, {bitcast_ln118_68_fu_1654_p1}}, {bitcast_ln118_67_fu_1650_p1}}, {bitcast_ln118_66_fu_1646_p1}}, {bitcast_ln118_65_fu_1642_p1}}, {bitcast_ln118_64_fu_1638_p1}}, {bitcast_ln118_63_fu_1634_p1}}, {bitcast_ln118_fu_1630_p1}};

assign pass_32_i_din = or_ln118_s_fu_1758_p33;

assign pass_32_i_write = pass_32_i_write_local;

assign pass_64_i_read = pass_64_i_read_local;

assign trunc_ln112_125_fu_498_p4 = {{pass_64_i_dout[47:32]}};

assign trunc_ln112_126_fu_508_p4 = {{pass_64_i_dout[63:48]}};

assign trunc_ln112_127_fu_518_p4 = {{pass_64_i_dout[79:64]}};

assign trunc_ln112_128_fu_528_p4 = {{pass_64_i_dout[95:80]}};

assign trunc_ln112_129_fu_538_p4 = {{pass_64_i_dout[111:96]}};

assign trunc_ln112_130_fu_548_p4 = {{pass_64_i_dout[127:112]}};

assign trunc_ln112_131_fu_558_p4 = {{pass_64_i_dout[143:128]}};

assign trunc_ln112_132_fu_568_p4 = {{pass_64_i_dout[159:144]}};

assign trunc_ln112_133_fu_578_p4 = {{pass_64_i_dout[175:160]}};

assign trunc_ln112_134_fu_588_p4 = {{pass_64_i_dout[191:176]}};

assign trunc_ln112_135_fu_598_p4 = {{pass_64_i_dout[207:192]}};

assign trunc_ln112_136_fu_608_p4 = {{pass_64_i_dout[223:208]}};

assign trunc_ln112_137_fu_618_p4 = {{pass_64_i_dout[239:224]}};

assign trunc_ln112_138_fu_628_p4 = {{pass_64_i_dout[255:240]}};

assign trunc_ln112_139_fu_638_p4 = {{pass_64_i_dout[271:256]}};

assign trunc_ln112_140_fu_648_p4 = {{pass_64_i_dout[287:272]}};

assign trunc_ln112_141_fu_658_p4 = {{pass_64_i_dout[303:288]}};

assign trunc_ln112_142_fu_668_p4 = {{pass_64_i_dout[319:304]}};

assign trunc_ln112_143_fu_678_p4 = {{pass_64_i_dout[335:320]}};

assign trunc_ln112_144_fu_688_p4 = {{pass_64_i_dout[351:336]}};

assign trunc_ln112_145_fu_698_p4 = {{pass_64_i_dout[367:352]}};

assign trunc_ln112_146_fu_708_p4 = {{pass_64_i_dout[383:368]}};

assign trunc_ln112_147_fu_718_p4 = {{pass_64_i_dout[399:384]}};

assign trunc_ln112_148_fu_728_p4 = {{pass_64_i_dout[415:400]}};

assign trunc_ln112_149_fu_738_p4 = {{pass_64_i_dout[431:416]}};

assign trunc_ln112_150_fu_748_p4 = {{pass_64_i_dout[447:432]}};

assign trunc_ln112_151_fu_758_p4 = {{pass_64_i_dout[463:448]}};

assign trunc_ln112_152_fu_768_p4 = {{pass_64_i_dout[479:464]}};

assign trunc_ln112_153_fu_778_p4 = {{pass_64_i_dout[495:480]}};

assign trunc_ln112_154_fu_788_p4 = {{pass_64_i_dout[511:496]}};

assign trunc_ln112_155_fu_798_p4 = {{pass_64_i_dout[527:512]}};

assign trunc_ln112_156_fu_808_p4 = {{pass_64_i_dout[543:528]}};

assign trunc_ln112_157_fu_818_p4 = {{pass_64_i_dout[559:544]}};

assign trunc_ln112_158_fu_828_p4 = {{pass_64_i_dout[575:560]}};

assign trunc_ln112_159_fu_838_p4 = {{pass_64_i_dout[591:576]}};

assign trunc_ln112_160_fu_848_p4 = {{pass_64_i_dout[607:592]}};

assign trunc_ln112_161_fu_858_p4 = {{pass_64_i_dout[623:608]}};

assign trunc_ln112_162_fu_868_p4 = {{pass_64_i_dout[639:624]}};

assign trunc_ln112_163_fu_878_p4 = {{pass_64_i_dout[655:640]}};

assign trunc_ln112_164_fu_888_p4 = {{pass_64_i_dout[671:656]}};

assign trunc_ln112_165_fu_898_p4 = {{pass_64_i_dout[687:672]}};

assign trunc_ln112_166_fu_908_p4 = {{pass_64_i_dout[703:688]}};

assign trunc_ln112_167_fu_918_p4 = {{pass_64_i_dout[719:704]}};

assign trunc_ln112_168_fu_928_p4 = {{pass_64_i_dout[735:720]}};

assign trunc_ln112_169_fu_938_p4 = {{pass_64_i_dout[751:736]}};

assign trunc_ln112_170_fu_948_p4 = {{pass_64_i_dout[767:752]}};

assign trunc_ln112_171_fu_958_p4 = {{pass_64_i_dout[783:768]}};

assign trunc_ln112_172_fu_968_p4 = {{pass_64_i_dout[799:784]}};

assign trunc_ln112_173_fu_978_p4 = {{pass_64_i_dout[815:800]}};

assign trunc_ln112_174_fu_988_p4 = {{pass_64_i_dout[831:816]}};

assign trunc_ln112_175_fu_998_p4 = {{pass_64_i_dout[847:832]}};

assign trunc_ln112_176_fu_1008_p4 = {{pass_64_i_dout[863:848]}};

assign trunc_ln112_177_fu_1018_p4 = {{pass_64_i_dout[879:864]}};

assign trunc_ln112_178_fu_1028_p4 = {{pass_64_i_dout[895:880]}};

assign trunc_ln112_179_fu_1038_p4 = {{pass_64_i_dout[911:896]}};

assign trunc_ln112_180_fu_1048_p4 = {{pass_64_i_dout[927:912]}};

assign trunc_ln112_181_fu_1058_p4 = {{pass_64_i_dout[943:928]}};

assign trunc_ln112_182_fu_1068_p4 = {{pass_64_i_dout[959:944]}};

assign trunc_ln112_183_fu_1078_p4 = {{pass_64_i_dout[975:960]}};

assign trunc_ln112_184_fu_1088_p4 = {{pass_64_i_dout[991:976]}};

assign trunc_ln112_185_fu_1098_p4 = {{pass_64_i_dout[1007:992]}};

assign trunc_ln112_186_fu_1108_p4 = {{pass_64_i_dout[1023:1008]}};

assign trunc_ln112_fu_484_p1 = pass_64_i_dout[15:0];

assign trunc_ln112_s_fu_488_p4 = {{pass_64_i_dout[31:16]}};

endmodule //Gemv_Test_Mul_Adder_Tree_128_Loop_adder_64_32_proc_11_Pipeline_adder_64_32
