# system info CPU1_tb on 2024.08.15.23:36:52
system_info:
name,value
DEVICE,5CSXFC6D6F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1723786606
#
#
# Files generated for CPU1_tb on 2024.08.15.23:36:52
files:
filepath,kind,attributes,module,is_top
simulation/CPU1_tb.v,VERILOG,,CPU1_tb,true
simulation/submodules/CPU1.v,VERILOG,,CPU1,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
simulation/submodules/CPU1_jtag_uart_0.v,VERILOG,,CPU1_jtag_uart_0,false
simulation/submodules/CPU1_key_1.v,VERILOG,,CPU1_key_1,false
simulation/submodules/CPU1_leds.v,VERILOG,,CPU1_leds,false
simulation/submodules/CPU1_nios2_gen2_0.v,VERILOG,,CPU1_nios2_gen2_0,false
simulation/submodules/CPU1_onchip_memory2_0.hex,HEX,,CPU1_onchip_memory2_0,false
simulation/submodules/CPU1_onchip_memory2_0.v,VERILOG,,CPU1_onchip_memory2_0,false
simulation/submodules/CPU1_seven_seg_0.v,VERILOG,,CPU1_seven_seg_0,false
simulation/submodules/CPU1_mm_interconnect_0.v,VERILOG,,CPU1_mm_interconnect_0,false
simulation/submodules/CPU1_irq_mapper.sv,SYSTEM_VERILOG,,CPU1_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/CPU1_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,CPU1_nios2_gen2_0_cpu,false
simulation/submodules/CPU1_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,CPU1_nios2_gen2_0_cpu,false
simulation/submodules/CPU1_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,CPU1_nios2_gen2_0_cpu,false
simulation/submodules/CPU1_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,CPU1_nios2_gen2_0_cpu,false
simulation/submodules/CPU1_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,CPU1_nios2_gen2_0_cpu,false
simulation/submodules/CPU1_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,CPU1_nios2_gen2_0_cpu,false
simulation/submodules/CPU1_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,CPU1_nios2_gen2_0_cpu,false
simulation/submodules/CPU1_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,CPU1_nios2_gen2_0_cpu,false
simulation/submodules/CPU1_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,CPU1_nios2_gen2_0_cpu,false
simulation/submodules/CPU1_nios2_gen2_0_cpu.sdc,SDC,,CPU1_nios2_gen2_0_cpu,false
simulation/submodules/CPU1_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,CPU1_nios2_gen2_0_cpu,false
simulation/submodules/CPU1_nios2_gen2_0_cpu_test_bench.v,VERILOG,,CPU1_nios2_gen2_0_cpu,false
simulation/submodules/CPU1_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,CPU1_nios2_gen2_0_cpu,false
simulation/submodules/CPU1_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,CPU1_nios2_gen2_0_cpu,false
simulation/submodules/CPU1_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,CPU1_nios2_gen2_0_cpu,false
simulation/submodules/CPU1_nios2_gen2_0_cpu.v,VERILOG,,CPU1_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/CPU1_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_router,false
simulation/submodules/CPU1_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_router_001,false
simulation/submodules/CPU1_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_router_002,false
simulation/submodules/CPU1_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_router_004,false
simulation/submodules/CPU1_mm_interconnect_0_router_014.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_router_014,false
simulation/submodules/CPU1_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_cmd_demux,false
simulation/submodules/CPU1_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/CPU1_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_cmd_mux,false
simulation/submodules/CPU1_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/CPU1_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_rsp_demux,false
simulation/submodules/CPU1_mm_interconnect_0_rsp_demux_002.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_rsp_demux_002,false
simulation/submodules/CPU1_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_rsp_mux,false
simulation/submodules/CPU1_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/CPU1_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,CPU1_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
CPU1_tb.CPU1_inst,CPU1
CPU1_tb.CPU1_inst.jtag_uart_0,CPU1_jtag_uart_0
CPU1_tb.CPU1_inst.key_1,CPU1_key_1
CPU1_tb.CPU1_inst.key_2,CPU1_key_1
CPU1_tb.CPU1_inst.key_3,CPU1_key_1
CPU1_tb.CPU1_inst.leds,CPU1_leds
CPU1_tb.CPU1_inst.nios2_gen2_0,CPU1_nios2_gen2_0
CPU1_tb.CPU1_inst.nios2_gen2_0.cpu,CPU1_nios2_gen2_0_cpu
CPU1_tb.CPU1_inst.onchip_memory2_0,CPU1_onchip_memory2_0
CPU1_tb.CPU1_inst.seven_seg_0,CPU1_seven_seg_0
CPU1_tb.CPU1_inst.seven_seg_1,CPU1_seven_seg_0
CPU1_tb.CPU1_inst.seven_seg_2,CPU1_seven_seg_0
CPU1_tb.CPU1_inst.seven_seg_3,CPU1_seven_seg_0
CPU1_tb.CPU1_inst.seven_seg_4,CPU1_seven_seg_0
CPU1_tb.CPU1_inst.seven_seg_5,CPU1_seven_seg_0
CPU1_tb.CPU1_inst.mm_interconnect_0,CPU1_mm_interconnect_0
CPU1_tb.CPU1_inst.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
CPU1_tb.CPU1_inst.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
CPU1_tb.CPU1_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
CPU1_tb.CPU1_inst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
CPU1_tb.CPU1_inst.mm_interconnect_0.leds_s1_translator,altera_merlin_slave_translator
CPU1_tb.CPU1_inst.mm_interconnect_0.key_1_s1_translator,altera_merlin_slave_translator
CPU1_tb.CPU1_inst.mm_interconnect_0.key_2_s1_translator,altera_merlin_slave_translator
CPU1_tb.CPU1_inst.mm_interconnect_0.key_3_s1_translator,altera_merlin_slave_translator
CPU1_tb.CPU1_inst.mm_interconnect_0.seven_seg_0_s1_translator,altera_merlin_slave_translator
CPU1_tb.CPU1_inst.mm_interconnect_0.seven_seg_1_s1_translator,altera_merlin_slave_translator
CPU1_tb.CPU1_inst.mm_interconnect_0.seven_seg_2_s1_translator,altera_merlin_slave_translator
CPU1_tb.CPU1_inst.mm_interconnect_0.seven_seg_3_s1_translator,altera_merlin_slave_translator
CPU1_tb.CPU1_inst.mm_interconnect_0.seven_seg_4_s1_translator,altera_merlin_slave_translator
CPU1_tb.CPU1_inst.mm_interconnect_0.seven_seg_5_s1_translator,altera_merlin_slave_translator
CPU1_tb.CPU1_inst.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
CPU1_tb.CPU1_inst.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
CPU1_tb.CPU1_inst.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
CPU1_tb.CPU1_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
CPU1_tb.CPU1_inst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
CPU1_tb.CPU1_inst.mm_interconnect_0.leds_s1_agent,altera_merlin_slave_agent
CPU1_tb.CPU1_inst.mm_interconnect_0.key_1_s1_agent,altera_merlin_slave_agent
CPU1_tb.CPU1_inst.mm_interconnect_0.key_2_s1_agent,altera_merlin_slave_agent
CPU1_tb.CPU1_inst.mm_interconnect_0.key_3_s1_agent,altera_merlin_slave_agent
CPU1_tb.CPU1_inst.mm_interconnect_0.seven_seg_0_s1_agent,altera_merlin_slave_agent
CPU1_tb.CPU1_inst.mm_interconnect_0.seven_seg_1_s1_agent,altera_merlin_slave_agent
CPU1_tb.CPU1_inst.mm_interconnect_0.seven_seg_2_s1_agent,altera_merlin_slave_agent
CPU1_tb.CPU1_inst.mm_interconnect_0.seven_seg_3_s1_agent,altera_merlin_slave_agent
CPU1_tb.CPU1_inst.mm_interconnect_0.seven_seg_4_s1_agent,altera_merlin_slave_agent
CPU1_tb.CPU1_inst.mm_interconnect_0.seven_seg_5_s1_agent,altera_merlin_slave_agent
CPU1_tb.CPU1_inst.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
CPU1_tb.CPU1_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
CPU1_tb.CPU1_inst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
CPU1_tb.CPU1_inst.mm_interconnect_0.leds_s1_agent_rsp_fifo,altera_avalon_sc_fifo
CPU1_tb.CPU1_inst.mm_interconnect_0.key_1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
CPU1_tb.CPU1_inst.mm_interconnect_0.key_2_s1_agent_rsp_fifo,altera_avalon_sc_fifo
CPU1_tb.CPU1_inst.mm_interconnect_0.key_3_s1_agent_rsp_fifo,altera_avalon_sc_fifo
CPU1_tb.CPU1_inst.mm_interconnect_0.seven_seg_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
CPU1_tb.CPU1_inst.mm_interconnect_0.seven_seg_1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
CPU1_tb.CPU1_inst.mm_interconnect_0.seven_seg_2_s1_agent_rsp_fifo,altera_avalon_sc_fifo
CPU1_tb.CPU1_inst.mm_interconnect_0.seven_seg_3_s1_agent_rsp_fifo,altera_avalon_sc_fifo
CPU1_tb.CPU1_inst.mm_interconnect_0.seven_seg_4_s1_agent_rsp_fifo,altera_avalon_sc_fifo
CPU1_tb.CPU1_inst.mm_interconnect_0.seven_seg_5_s1_agent_rsp_fifo,altera_avalon_sc_fifo
CPU1_tb.CPU1_inst.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
CPU1_tb.CPU1_inst.mm_interconnect_0.router,CPU1_mm_interconnect_0_router
CPU1_tb.CPU1_inst.mm_interconnect_0.router_001,CPU1_mm_interconnect_0_router_001
CPU1_tb.CPU1_inst.mm_interconnect_0.router_002,CPU1_mm_interconnect_0_router_002
CPU1_tb.CPU1_inst.mm_interconnect_0.router_003,CPU1_mm_interconnect_0_router_002
CPU1_tb.CPU1_inst.mm_interconnect_0.router_004,CPU1_mm_interconnect_0_router_004
CPU1_tb.CPU1_inst.mm_interconnect_0.router_005,CPU1_mm_interconnect_0_router_004
CPU1_tb.CPU1_inst.mm_interconnect_0.router_006,CPU1_mm_interconnect_0_router_004
CPU1_tb.CPU1_inst.mm_interconnect_0.router_007,CPU1_mm_interconnect_0_router_004
CPU1_tb.CPU1_inst.mm_interconnect_0.router_008,CPU1_mm_interconnect_0_router_004
CPU1_tb.CPU1_inst.mm_interconnect_0.router_009,CPU1_mm_interconnect_0_router_004
CPU1_tb.CPU1_inst.mm_interconnect_0.router_010,CPU1_mm_interconnect_0_router_004
CPU1_tb.CPU1_inst.mm_interconnect_0.router_011,CPU1_mm_interconnect_0_router_004
CPU1_tb.CPU1_inst.mm_interconnect_0.router_012,CPU1_mm_interconnect_0_router_004
CPU1_tb.CPU1_inst.mm_interconnect_0.router_013,CPU1_mm_interconnect_0_router_004
CPU1_tb.CPU1_inst.mm_interconnect_0.router_014,CPU1_mm_interconnect_0_router_014
CPU1_tb.CPU1_inst.mm_interconnect_0.cmd_demux,CPU1_mm_interconnect_0_cmd_demux
CPU1_tb.CPU1_inst.mm_interconnect_0.cmd_demux_001,CPU1_mm_interconnect_0_cmd_demux_001
CPU1_tb.CPU1_inst.mm_interconnect_0.cmd_mux,CPU1_mm_interconnect_0_cmd_mux
CPU1_tb.CPU1_inst.mm_interconnect_0.cmd_mux_001,CPU1_mm_interconnect_0_cmd_mux
CPU1_tb.CPU1_inst.mm_interconnect_0.cmd_mux_002,CPU1_mm_interconnect_0_cmd_mux_002
CPU1_tb.CPU1_inst.mm_interconnect_0.cmd_mux_003,CPU1_mm_interconnect_0_cmd_mux_002
CPU1_tb.CPU1_inst.mm_interconnect_0.cmd_mux_004,CPU1_mm_interconnect_0_cmd_mux_002
CPU1_tb.CPU1_inst.mm_interconnect_0.cmd_mux_005,CPU1_mm_interconnect_0_cmd_mux_002
CPU1_tb.CPU1_inst.mm_interconnect_0.cmd_mux_006,CPU1_mm_interconnect_0_cmd_mux_002
CPU1_tb.CPU1_inst.mm_interconnect_0.cmd_mux_007,CPU1_mm_interconnect_0_cmd_mux_002
CPU1_tb.CPU1_inst.mm_interconnect_0.cmd_mux_008,CPU1_mm_interconnect_0_cmd_mux_002
CPU1_tb.CPU1_inst.mm_interconnect_0.cmd_mux_009,CPU1_mm_interconnect_0_cmd_mux_002
CPU1_tb.CPU1_inst.mm_interconnect_0.cmd_mux_010,CPU1_mm_interconnect_0_cmd_mux_002
CPU1_tb.CPU1_inst.mm_interconnect_0.cmd_mux_011,CPU1_mm_interconnect_0_cmd_mux_002
CPU1_tb.CPU1_inst.mm_interconnect_0.cmd_mux_012,CPU1_mm_interconnect_0_cmd_mux_002
CPU1_tb.CPU1_inst.mm_interconnect_0.rsp_demux,CPU1_mm_interconnect_0_rsp_demux
CPU1_tb.CPU1_inst.mm_interconnect_0.rsp_demux_001,CPU1_mm_interconnect_0_rsp_demux
CPU1_tb.CPU1_inst.mm_interconnect_0.rsp_demux_002,CPU1_mm_interconnect_0_rsp_demux_002
CPU1_tb.CPU1_inst.mm_interconnect_0.rsp_demux_003,CPU1_mm_interconnect_0_rsp_demux_002
CPU1_tb.CPU1_inst.mm_interconnect_0.rsp_demux_004,CPU1_mm_interconnect_0_rsp_demux_002
CPU1_tb.CPU1_inst.mm_interconnect_0.rsp_demux_005,CPU1_mm_interconnect_0_rsp_demux_002
CPU1_tb.CPU1_inst.mm_interconnect_0.rsp_demux_006,CPU1_mm_interconnect_0_rsp_demux_002
CPU1_tb.CPU1_inst.mm_interconnect_0.rsp_demux_007,CPU1_mm_interconnect_0_rsp_demux_002
CPU1_tb.CPU1_inst.mm_interconnect_0.rsp_demux_008,CPU1_mm_interconnect_0_rsp_demux_002
CPU1_tb.CPU1_inst.mm_interconnect_0.rsp_demux_009,CPU1_mm_interconnect_0_rsp_demux_002
CPU1_tb.CPU1_inst.mm_interconnect_0.rsp_demux_010,CPU1_mm_interconnect_0_rsp_demux_002
CPU1_tb.CPU1_inst.mm_interconnect_0.rsp_demux_011,CPU1_mm_interconnect_0_rsp_demux_002
CPU1_tb.CPU1_inst.mm_interconnect_0.rsp_demux_012,CPU1_mm_interconnect_0_rsp_demux_002
CPU1_tb.CPU1_inst.mm_interconnect_0.rsp_mux,CPU1_mm_interconnect_0_rsp_mux
CPU1_tb.CPU1_inst.mm_interconnect_0.rsp_mux_001,CPU1_mm_interconnect_0_rsp_mux_001
CPU1_tb.CPU1_inst.mm_interconnect_0.avalon_st_adapter,CPU1_mm_interconnect_0_avalon_st_adapter
CPU1_tb.CPU1_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU1_tb.CPU1_inst.mm_interconnect_0.avalon_st_adapter_001,CPU1_mm_interconnect_0_avalon_st_adapter
CPU1_tb.CPU1_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU1_tb.CPU1_inst.mm_interconnect_0.avalon_st_adapter_002,CPU1_mm_interconnect_0_avalon_st_adapter
CPU1_tb.CPU1_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU1_tb.CPU1_inst.mm_interconnect_0.avalon_st_adapter_003,CPU1_mm_interconnect_0_avalon_st_adapter
CPU1_tb.CPU1_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU1_tb.CPU1_inst.mm_interconnect_0.avalon_st_adapter_004,CPU1_mm_interconnect_0_avalon_st_adapter
CPU1_tb.CPU1_inst.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU1_tb.CPU1_inst.mm_interconnect_0.avalon_st_adapter_005,CPU1_mm_interconnect_0_avalon_st_adapter
CPU1_tb.CPU1_inst.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU1_tb.CPU1_inst.mm_interconnect_0.avalon_st_adapter_006,CPU1_mm_interconnect_0_avalon_st_adapter
CPU1_tb.CPU1_inst.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU1_tb.CPU1_inst.mm_interconnect_0.avalon_st_adapter_007,CPU1_mm_interconnect_0_avalon_st_adapter
CPU1_tb.CPU1_inst.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU1_tb.CPU1_inst.mm_interconnect_0.avalon_st_adapter_008,CPU1_mm_interconnect_0_avalon_st_adapter
CPU1_tb.CPU1_inst.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU1_tb.CPU1_inst.mm_interconnect_0.avalon_st_adapter_009,CPU1_mm_interconnect_0_avalon_st_adapter
CPU1_tb.CPU1_inst.mm_interconnect_0.avalon_st_adapter_009.error_adapter_0,CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU1_tb.CPU1_inst.mm_interconnect_0.avalon_st_adapter_010,CPU1_mm_interconnect_0_avalon_st_adapter
CPU1_tb.CPU1_inst.mm_interconnect_0.avalon_st_adapter_010.error_adapter_0,CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU1_tb.CPU1_inst.mm_interconnect_0.avalon_st_adapter_011,CPU1_mm_interconnect_0_avalon_st_adapter
CPU1_tb.CPU1_inst.mm_interconnect_0.avalon_st_adapter_011.error_adapter_0,CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU1_tb.CPU1_inst.mm_interconnect_0.avalon_st_adapter_012,CPU1_mm_interconnect_0_avalon_st_adapter
CPU1_tb.CPU1_inst.mm_interconnect_0.avalon_st_adapter_012.error_adapter_0,CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU1_tb.CPU1_inst.irq_mapper,CPU1_irq_mapper
CPU1_tb.CPU1_inst.rst_controller,altera_reset_controller
CPU1_tb.CPU1_inst.rst_controller_001,altera_reset_controller
CPU1_tb.CPU1_inst_clk_bfm,altera_avalon_clock_source
CPU1_tb.CPU1_inst_leds_bfm,altera_conduit_bfm
CPU1_tb.CPU1_inst_reset_bfm,altera_avalon_reset_source
