<profile>
    <ReportVersion>
        <Version>2025.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sbva484-1-e</Part>
        <TopModelName>top_kernel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>52685</Best-caseLatency>
            <Average-caseLatency>52685</Average-caseLatency>
            <Worst-caseLatency>52685</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.527 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.527 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.527 ms</Worst-caseRealTimeLatency>
            <Interval-min>52686</Interval-min>
            <Interval-max>52686</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>top.cpp:25</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>24</BRAM_18K>
            <DSP>21</DSP>
            <FF>42190</FF>
            <LUT>56268</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_0_address0</name>
            <Object>A_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_0_ce0</name>
            <Object>A_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_0_q0</name>
            <Object>A_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_1_address0</name>
            <Object>A_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_1_ce0</name>
            <Object>A_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_1_q0</name>
            <Object>A_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_2_address0</name>
            <Object>A_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_2_ce0</name>
            <Object>A_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_2_q0</name>
            <Object>A_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_3_address0</name>
            <Object>A_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_3_ce0</name>
            <Object>A_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_3_q0</name>
            <Object>A_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_4_address0</name>
            <Object>A_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_4_ce0</name>
            <Object>A_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_4_q0</name>
            <Object>A_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_5_address0</name>
            <Object>A_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_5_ce0</name>
            <Object>A_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_5_q0</name>
            <Object>A_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_6_address0</name>
            <Object>A_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_6_ce0</name>
            <Object>A_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_6_q0</name>
            <Object>A_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_7_address0</name>
            <Object>A_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_7_ce0</name>
            <Object>A_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_7_q0</name>
            <Object>A_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_0_address0</name>
            <Object>C_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_0_ce0</name>
            <Object>C_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_0_we0</name>
            <Object>C_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_0_d0</name>
            <Object>C_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_1_address0</name>
            <Object>C_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_1_ce0</name>
            <Object>C_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_1_we0</name>
            <Object>C_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_1_d0</name>
            <Object>C_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_2_address0</name>
            <Object>C_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_2_ce0</name>
            <Object>C_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_2_we0</name>
            <Object>C_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_2_d0</name>
            <Object>C_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_3_address0</name>
            <Object>C_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_3_ce0</name>
            <Object>C_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_3_we0</name>
            <Object>C_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_3_d0</name>
            <Object>C_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_4_address0</name>
            <Object>C_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_4_ce0</name>
            <Object>C_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_4_we0</name>
            <Object>C_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_4_d0</name>
            <Object>C_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_5_address0</name>
            <Object>C_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_5_ce0</name>
            <Object>C_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_5_we0</name>
            <Object>C_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_5_d0</name>
            <Object>C_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_6_address0</name>
            <Object>C_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_6_ce0</name>
            <Object>C_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_6_we0</name>
            <Object>C_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_6_d0</name>
            <Object>C_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_7_address0</name>
            <Object>C_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_7_ce0</name>
            <Object>C_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_7_we0</name>
            <Object>C_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_7_d0</name>
            <Object>C_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>top_kernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_top_kernel_Outline_VITIS_LOOP_54_1_fu_1154</InstName>
                    <ModuleName>top_kernel_Outline_VITIS_LOOP_54_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1154</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_56_2_fu_1090</InstName>
                            <ModuleName>top_kernel_Pipeline_VITIS_LOOP_56_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1090</ID>
                            <BindInstances>icmp_ln56_fu_236_p2 add_ln56_fu_242_p2 sparsemux_17_3_24_1_1_U1 add_ln58_fu_337_p2 add_ln58_1_fu_343_p2 xor_ln58_fu_365_p2 and_ln58_fu_371_p2 xor_ln58_1_fu_377_p2 select_ln58_fu_383_p3 select_ln58_1_fu_391_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln54_fu_1120_p2 add_ln54_fu_1126_p2 add_ln60_fu_1144_p2 xor_ln60_fu_1170_p2 and_ln60_fu_1176_p2 xor_ln60_1_fu_1182_p2 select_ln60_fu_1188_p3 select_ln60_1_fu_1196_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_83_6_fu_1686</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_83_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1686</ID>
                    <BindInstances>icmp_ln83_fu_734_p2 add_ln83_fu_740_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_fu_1747</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1747</ID>
                    <BindInstances>icmp_ln69_fu_2708_p2 add_ln69_5_fu_2714_p2 add_ln69_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_1_fu_2756_p3 sparsemux_513_8_24_1_1_U277 sdiv_40ns_24s_40_44_1_U278 icmp_ln73_fu_3891_p2 icmp_ln73_1_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_1_fu_3921_p2 or_ln73_1_fu_3927_p2 and_ln73_1_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_2_fu_3947_p2 select_ln73_1_fu_3953_p3 add_ln71_fu_3823_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51_fu_2011</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2011</ID>
                    <BindInstances>icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_1_fu_2730_p2 select_ln69_2_fu_2744_p3 select_ln69_3_fu_2756_p3 sparsemux_513_8_24_1_1_U539 sdiv_40ns_24s_40_44_1_U540 icmp_ln73_2_fu_3891_p2 icmp_ln73_3_fu_3897_p2 or_ln73_3_fu_3903_p2 xor_ln73_2_fu_3909_p2 and_ln73_2_fu_3915_p2 xor_ln73_3_fu_3921_p2 or_ln73_4_fu_3927_p2 and_ln73_3_fu_3933_p2 select_ln73_2_fu_3939_p3 or_ln73_5_fu_3947_p2 select_ln73_3_fu_3953_p3 add_ln71_fu_3823_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52_fu_2275</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2275</ID>
                    <BindInstances>icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_2_fu_2730_p2 select_ln69_4_fu_2744_p3 select_ln69_5_fu_2756_p3 sparsemux_513_8_24_1_1_U799 sdiv_40ns_24s_40_44_1_U800 icmp_ln73_4_fu_3891_p2 icmp_ln73_5_fu_3897_p2 or_ln73_6_fu_3903_p2 xor_ln73_4_fu_3909_p2 and_ln73_4_fu_3915_p2 xor_ln73_5_fu_3921_p2 or_ln73_7_fu_3927_p2 and_ln73_5_fu_3933_p2 select_ln73_4_fu_3939_p3 or_ln73_8_fu_3947_p2 select_ln73_5_fu_3953_p3 add_ln71_fu_3823_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53_fu_2539</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2539</ID>
                    <BindInstances>icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_3_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_5_fu_2756_p3 sparsemux_513_8_24_1_1_U1059 sdiv_40ns_24s_40_44_1_U1060 icmp_ln73_7_fu_3891_p2 icmp_ln73_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_5_fu_3921_p2 or_ln73_9_fu_3927_p2 and_ln73_5_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_10_fu_3947_p2 select_ln73_5_fu_3953_p3 add_ln71_fu_3823_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54_fu_2803</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2803</ID>
                    <BindInstances>icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_4_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_4_fu_2756_p3 sparsemux_513_8_24_1_1_U1319 sdiv_40ns_24s_40_44_1_U1320 icmp_ln73_fu_3891_p2 icmp_ln73_6_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_4_fu_3921_p2 or_ln73_7_fu_3927_p2 and_ln73_4_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_8_fu_3947_p2 select_ln73_4_fu_3953_p3 add_ln71_fu_3823_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55_fu_3067</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3067</ID>
                    <BindInstances>icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_3_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_3_fu_2756_p3 sparsemux_513_8_24_1_1_U1579 sdiv_40ns_24s_40_44_1_U1580 icmp_ln73_fu_3891_p2 icmp_ln73_4_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_3_fu_3921_p2 or_ln73_5_fu_3927_p2 and_ln73_3_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_6_fu_3947_p2 select_ln73_3_fu_3953_p3 add_ln71_fu_3823_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56_fu_3331</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3331</ID>
                    <BindInstances>icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_2_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_2_fu_2756_p3 sparsemux_513_8_24_1_1_U1839 sdiv_40ns_24s_40_44_1_U1840 icmp_ln73_fu_3891_p2 icmp_ln73_2_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_2_fu_3921_p2 or_ln73_3_fu_3927_p2 and_ln73_2_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_4_fu_3947_p2 select_ln73_2_fu_3953_p3 add_ln71_fu_3823_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57_fu_3595</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3595</ID>
                    <BindInstances>icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_1_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_1_fu_2756_p3 sparsemux_513_8_24_1_1_U2099 sdiv_40ns_24s_40_44_1_U2100 icmp_ln73_fu_3891_p2 icmp_ln73_1_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_1_fu_3921_p2 or_ln73_1_fu_3927_p2 and_ln73_1_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_2_fu_3947_p2 select_ln73_1_fu_3953_p3 add_ln71_fu_3823_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_3859</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3859</ID>
                    <BindInstances>icmp_ln90_fu_302_p2 add_ln90_5_fu_308_p2 add_ln90_fu_324_p2 select_ln91_fu_338_p3 select_ln90_fu_350_p3 sparsemux_17_6_24_1_1_U2416 col_sum_3_fu_456_p2 add_ln93_1_fu_462_p2 icmp_ln93_fu_468_p2 xor_ln93_fu_517_p2 and_ln93_fu_523_p2 xor_ln93_1_fu_529_p2 and_ln93_1_fu_535_p2 xor_ln93_2_fu_541_p2 add_ln91_fu_385_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_98_fu_3873</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_98</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3873</ID>
                    <BindInstances>icmp_ln90_fu_1380_p2 add_ln90_fu_1386_p2 add_ln90_1_fu_1402_p2 select_ln91_fu_1416_p3 select_ln90_fu_1428_p3 sparsemux_115_6_24_1_1_U2427 col_sum_1_fu_1730_p2 add_ln93_2_fu_1736_p2 icmp_ln93_1_fu_1742_p2 xor_ln93_fu_1889_p2 and_ln93_fu_1895_p2 xor_ln93_3_fu_1901_p2 and_ln93_2_fu_1907_p2 xor_ln93_4_fu_1913_p2 add_ln91_fu_1463_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_99_fu_3936</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_99</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3936</ID>
                    <BindInstances>icmp_ln90_fu_762_p2 add_ln90_fu_768_p2 add_ln90_1_fu_784_p2 select_ln91_fu_798_p3 select_ln90_fu_810_p3 sparsemux_59_6_24_1_1_U2487 col_sum_fu_997_p2 add_ln93_1_fu_1003_p2 icmp_ln93_1_fu_1009_p2 xor_ln93_fu_1090_p2 and_ln93_fu_1096_p2 xor_ln93_1_fu_1102_p2 and_ln93_1_fu_1108_p2 xor_ln93_2_fu_1114_p2 add_ln91_fu_845_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_910_fu_3971</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_910</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3971</ID>
                    <BindInstances>icmp_ln90_fu_1378_p2 add_ln90_fu_1384_p2 add_ln90_3_fu_1400_p2 select_ln91_fu_1414_p3 select_ln90_fu_1426_p3 sparsemux_115_6_24_1_1_x_U2519 col_sum_fu_1725_p2 add_ln93_7_fu_1731_p2 icmp_ln93_6_fu_1737_p2 xor_ln93_9_fu_1874_p2 and_ln93_6_fu_1880_p2 xor_ln93_10_fu_1886_p2 and_ln93_fu_1892_p2 xor_ln93_11_fu_1898_p2 add_ln91_fu_1461_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_911_fu_4034</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_911</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4034</ID>
                    <BindInstances>icmp_ln90_fu_454_p2 add_ln90_fu_460_p2 add_ln90_4_fu_476_p2 select_ln91_fu_490_p3 select_ln90_fu_502_p3 sparsemux_31_6_24_1_1_U2579 col_sum_fu_633_p2 add_ln93_6_fu_639_p2 icmp_ln93_fu_645_p2 xor_ln93_fu_698_p2 and_ln93_fu_704_p2 xor_ln93_11_fu_710_p2 and_ln93_6_fu_716_p2 xor_ln93_12_fu_722_p2 add_ln91_fu_537_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_912_fu_4055</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_912</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4055</ID>
                    <BindInstances>icmp_ln90_fu_1378_p2 add_ln90_fu_1384_p2 add_ln90_4_fu_1400_p2 select_ln91_fu_1414_p3 select_ln90_fu_1426_p3 sparsemux_115_6_24_1_1_x0_U2597 col_sum_fu_1725_p2 add_ln93_5_fu_1731_p2 icmp_ln93_fu_1737_p2 xor_ln93_fu_1874_p2 and_ln93_fu_1880_p2 xor_ln93_9_fu_1886_p2 and_ln93_5_fu_1892_p2 xor_ln93_10_fu_1898_p2 add_ln91_fu_1461_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_913_fu_4118</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_913</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4118</ID>
                    <BindInstances>icmp_ln90_fu_762_p2 add_ln90_fu_768_p2 add_ln90_3_fu_784_p2 select_ln91_fu_798_p3 select_ln90_fu_810_p3 sparsemux_59_6_24_1_1_x_U2657 col_sum_fu_997_p2 add_ln93_4_fu_1003_p2 icmp_ln93_5_fu_1009_p2 xor_ln93_fu_1090_p2 and_ln93_fu_1096_p2 xor_ln93_7_fu_1102_p2 and_ln93_4_fu_1108_p2 xor_ln93_8_fu_1114_p2 add_ln91_fu_845_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_914_fu_4153</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_914</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4153</ID>
                    <BindInstances>icmp_ln90_fu_1380_p2 add_ln90_fu_1386_p2 add_ln90_2_fu_1402_p2 select_ln91_fu_1416_p3 select_ln90_fu_1428_p3 sparsemux_115_6_24_1_1_x1_U2689 col_sum_2_fu_1730_p2 add_ln93_3_fu_1736_p2 icmp_ln93_fu_1742_p2 xor_ln93_fu_1889_p2 and_ln93_fu_1895_p2 xor_ln93_5_fu_1901_p2 and_ln93_3_fu_1907_p2 xor_ln93_6_fu_1913_p2 add_ln91_fu_1463_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_99_10_fu_4216</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_99_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4216</ID>
                    <BindInstances>icmp_ln99_fu_1557_p2 add_ln99_fu_1563_p2 sparsemux_129_6_24_1_1_U2750 mul_40s_42ns_81_1_1_U2749 sub_ln101_fu_2003_p2 select_ln101_1_fu_2027_p3 sub_ln101_1_fu_2038_p2 select_ln101_2_fu_2044_p3 or_ln101_fu_2082_p2 xor_ln101_fu_2088_p2 and_ln101_fu_2094_p2 and_ln101_2_fu_2100_p2 xor_ln101_1_fu_2106_p2 and_ln101_1_fu_2112_p2 select_ln101_fu_2118_p3 or_ln101_1_fu_2126_p2 scale_64_fu_2132_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13_fu_4348</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4348</ID>
                    <BindInstances>icmp_ln109_fu_258_p2 add_ln109_5_fu_264_p2 add_ln109_fu_280_p2 select_ln110_fu_294_p3 select_ln109_fu_306_p3 sparsemux_17_6_24_1_1_U2882 mul_24s_24s_48_1_1_U2881 add_ln112_fu_449_p2 xor_ln112_fu_463_p2 and_ln112_fu_469_p2 icmp_ln112_fu_491_p2 icmp_ln112_1_fu_505_p2 icmp_ln112_2_fu_511_p2 select_ln112_fu_517_p3 xor_ln112_1_fu_525_p2 and_ln112_1_fu_531_p2 select_ln112_1_fu_537_p3 and_ln112_2_fu_545_p2 xor_ln112_2_fu_551_p2 or_ln112_fu_557_p2 xor_ln112_3_fu_563_p2 and_ln112_3_fu_569_p2 and_ln112_4_fu_575_p2 or_ln112_9_fu_581_p2 xor_ln112_4_fu_587_p2 and_ln112_5_fu_593_p2 select_ln112_2_fu_599_p3 or_ln112_1_fu_607_p2 select_ln112_3_fu_613_p3 add_ln110_fu_381_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1315_fu_4378</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1315</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4378</ID>
                    <BindInstances>icmp_ln109_fu_748_p2 add_ln109_fu_754_p2 add_ln109_1_fu_770_p2 select_ln110_fu_784_p3 select_ln109_fu_796_p3 sparsemux_115_6_24_1_1_U2895 mul_24s_24s_48_1_1_U2894 add_ln112_fu_1135_p2 xor_ln112_5_fu_1149_p2 and_ln112_6_fu_1155_p2 icmp_ln112_3_fu_1177_p2 icmp_ln112_4_fu_1191_p2 icmp_ln112_5_fu_1197_p2 select_ln112_4_fu_1203_p3 xor_ln112_6_fu_1211_p2 and_ln112_7_fu_1217_p2 select_ln112_5_fu_1223_p3 and_ln112_8_fu_1231_p2 xor_ln112_7_fu_1237_p2 or_ln112_2_fu_1243_p2 xor_ln112_8_fu_1249_p2 and_ln112_9_fu_1255_p2 and_ln112_10_fu_1261_p2 or_ln112_fu_1267_p2 xor_ln112_9_fu_1273_p2 and_ln112_11_fu_1279_p2 select_ln112_6_fu_1285_p3 or_ln112_3_fu_1293_p2 select_ln112_7_fu_1299_p3 add_ln110_fu_1067_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316_fu_4457</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4457</ID>
                    <BindInstances>icmp_ln109_fu_468_p2 add_ln109_fu_474_p2 add_ln109_2_fu_490_p2 select_ln110_fu_504_p3 select_ln109_fu_516_p3 sparsemux_59_6_24_1_1_U2956 mul_24s_24s_48_1_1_U2955 add_ln112_fu_743_p2 xor_ln112_10_fu_757_p2 and_ln112_12_fu_763_p2 icmp_ln112_6_fu_785_p2 icmp_ln112_7_fu_799_p2 icmp_ln112_8_fu_805_p2 select_ln112_8_fu_811_p3 xor_ln112_11_fu_819_p2 and_ln112_13_fu_825_p2 select_ln112_9_fu_831_p3 and_ln112_14_fu_839_p2 xor_ln112_12_fu_845_p2 or_ln112_4_fu_851_p2 xor_ln112_13_fu_857_p2 and_ln112_15_fu_863_p2 and_ln112_16_fu_869_p2 or_ln112_fu_875_p2 xor_ln112_14_fu_881_p2 and_ln112_17_fu_887_p2 select_ln112_10_fu_893_p3 or_ln112_5_fu_901_p2 select_ln112_11_fu_907_p3 add_ln110_fu_675_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1317_fu_4508</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1317</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4508</ID>
                    <BindInstances>icmp_ln109_fu_748_p2 add_ln109_fu_754_p2 add_ln109_3_fu_770_p2 select_ln110_fu_784_p3 select_ln109_fu_796_p3 sparsemux_115_6_24_1_1_x_U2989 mul_24s_24s_48_1_1_U2988 add_ln112_fu_1135_p2 xor_ln112_15_fu_1149_p2 and_ln112_18_fu_1155_p2 icmp_ln112_10_fu_1177_p2 icmp_ln112_11_fu_1191_p2 icmp_ln112_fu_1197_p2 select_ln112_12_fu_1203_p3 xor_ln112_16_fu_1211_p2 and_ln112_19_fu_1217_p2 select_ln112_fu_1223_p3 and_ln112_20_fu_1231_p2 xor_ln112_fu_1237_p2 or_ln112_6_fu_1243_p2 xor_ln112_17_fu_1249_p2 and_ln112_fu_1255_p2 and_ln112_21_fu_1261_p2 or_ln112_fu_1267_p2 xor_ln112_18_fu_1273_p2 and_ln112_22_fu_1279_p2 select_ln112_13_fu_1285_p3 or_ln112_7_fu_1293_p2 select_ln112_14_fu_1299_p3 add_ln110_fu_1067_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318_fu_4587</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4587</ID>
                    <BindInstances>icmp_ln109_fu_328_p2 add_ln109_fu_334_p2 add_ln109_4_fu_350_p2 select_ln110_fu_364_p3 select_ln109_fu_376_p3 sparsemux_31_6_24_1_1_U3050 mul_24s_24s_48_1_1_U3049 add_ln112_fu_547_p2 xor_ln112_fu_561_p2 and_ln112_fu_567_p2 icmp_ln112_fu_589_p2 icmp_ln112_9_fu_603_p2 icmp_ln112_10_fu_609_p2 select_ln112_fu_615_p3 xor_ln112_13_fu_623_p2 and_ln112_16_fu_629_p2 select_ln112_10_fu_635_p3 and_ln112_17_fu_643_p2 xor_ln112_14_fu_649_p2 or_ln112_fu_655_p2 xor_ln112_15_fu_661_p2 and_ln112_18_fu_667_p2 and_ln112_19_fu_673_p2 or_ln112_7_fu_679_p2 xor_ln112_16_fu_685_p2 and_ln112_20_fu_691_p2 select_ln112_11_fu_697_p3 or_ln112_8_fu_705_p2 select_ln112_12_fu_711_p3 add_ln110_fu_479_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1319_fu_4624</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1319</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4624</ID>
                    <BindInstances>icmp_ln109_fu_748_p2 add_ln109_fu_754_p2 add_ln109_3_fu_770_p2 select_ln110_fu_784_p3 select_ln109_fu_796_p3 sparsemux_115_6_24_1_1_x0_U3069 mul_24s_24s_48_1_1_U3068 add_ln112_fu_1135_p2 xor_ln112_fu_1149_p2 and_ln112_fu_1155_p2 icmp_ln112_fu_1177_p2 icmp_ln112_6_fu_1191_p2 icmp_ln112_7_fu_1197_p2 select_ln112_fu_1203_p3 xor_ln112_9_fu_1211_p2 and_ln112_11_fu_1217_p2 select_ln112_7_fu_1223_p3 and_ln112_12_fu_1231_p2 xor_ln112_10_fu_1237_p2 or_ln112_fu_1243_p2 xor_ln112_11_fu_1249_p2 and_ln112_13_fu_1255_p2 and_ln112_14_fu_1261_p2 or_ln112_5_fu_1267_p2 xor_ln112_12_fu_1273_p2 and_ln112_15_fu_1279_p2 select_ln112_8_fu_1285_p3 or_ln112_6_fu_1293_p2 select_ln112_9_fu_1299_p3 add_ln110_fu_1067_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1320_fu_4703</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1320</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4703</ID>
                    <BindInstances>icmp_ln109_fu_468_p2 add_ln109_fu_474_p2 add_ln109_2_fu_490_p2 select_ln110_fu_504_p3 select_ln109_fu_516_p3 sparsemux_59_6_24_1_1_x_U3130 mul_24s_24s_48_1_1_U3129 add_ln112_fu_743_p2 xor_ln112_fu_757_p2 and_ln112_fu_763_p2 icmp_ln112_fu_785_p2 icmp_ln112_3_fu_799_p2 icmp_ln112_4_fu_805_p2 select_ln112_fu_811_p3 xor_ln112_5_fu_819_p2 and_ln112_6_fu_825_p2 select_ln112_4_fu_831_p3 and_ln112_7_fu_839_p2 xor_ln112_6_fu_845_p2 or_ln112_fu_851_p2 xor_ln112_7_fu_857_p2 and_ln112_8_fu_863_p2 and_ln112_9_fu_869_p2 or_ln112_3_fu_875_p2 xor_ln112_8_fu_881_p2 and_ln112_10_fu_887_p2 select_ln112_5_fu_893_p3 or_ln112_4_fu_901_p2 select_ln112_6_fu_907_p3 add_ln110_fu_675_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1321_fu_4754</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1321</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4754</ID>
                    <BindInstances>icmp_ln109_fu_748_p2 add_ln109_fu_754_p2 add_ln109_1_fu_770_p2 select_ln110_fu_784_p3 select_ln109_fu_796_p3 sparsemux_115_6_24_1_1_x1_U3163 mul_24s_24s_48_1_1_U3162 add_ln112_fu_1135_p2 xor_ln112_fu_1149_p2 and_ln112_fu_1155_p2 icmp_ln112_fu_1177_p2 icmp_ln112_1_fu_1191_p2 icmp_ln112_2_fu_1197_p2 select_ln112_fu_1203_p3 xor_ln112_1_fu_1211_p2 and_ln112_1_fu_1217_p2 select_ln112_1_fu_1223_p3 and_ln112_2_fu_1231_p2 xor_ln112_2_fu_1237_p2 or_ln112_fu_1243_p2 xor_ln112_3_fu_1249_p2 and_ln112_3_fu_1255_p2 and_ln112_4_fu_1261_p2 or_ln112_1_fu_1267_p2 xor_ln112_4_fu_1273_p2 and_ln112_5_fu_1279_p2 select_ln112_2_fu_1285_p3 or_ln112_2_fu_1293_p2 select_ln112_3_fu_1299_p3 add_ln110_fu_1067_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_56_2</Name>
            <Loops>
                <VITIS_LOOP_56_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.223</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_56_2>
                        <Name>VITIS_LOOP_56_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_56_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:56</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_56_2>
                            <Name>VITIS_LOOP_56_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:56</SourceLocation>
                        </VITIS_LOOP_56_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>37</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>236</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_236_p2" SOURCE="top.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_242_p2" SOURCE="top.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U1" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_337_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_343_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln58_fu_365_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln58_fu_371_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln58_1_fu_377_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln58_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_fu_383_p3" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_56_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_1_fu_391_p3" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Outline_VITIS_LOOP_54_1</Name>
            <Loops>
                <VITIS_LOOP_54_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.223</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17665</Best-caseLatency>
                    <Average-caseLatency>17665</Average-caseLatency>
                    <Worst-caseLatency>17665</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.177 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.177 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.177 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17665</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_54_1>
                        <Name>VITIS_LOOP_54_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>17664</Latency>
                        <AbsoluteTimeLatency>0.177 ms</AbsoluteTimeLatency>
                        <IterationLatency>69</IterationLatency>
                        <PipelineDepth>69</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_top_kernel_Pipeline_VITIS_LOOP_56_2_fu_1090</Instance>
                        </InstanceList>
                    </VITIS_LOOP_54_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_54_1>
                            <Name>VITIS_LOOP_54_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:54</SourceLocation>
                        </VITIS_LOOP_54_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>324</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>390</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_1120_p2" SOURCE="top.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_1126_p2" SOURCE="top.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_1144_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_fu_1170_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_fu_1176_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_1_fu_1182_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_fu_1188_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_1_fu_1196_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
            <Loops>
                <VITIS_LOOP_69_4_VITIS_LOOP_71_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.858</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2093</Best-caseLatency>
                    <Average-caseLatency>2093</Average-caseLatency>
                    <Worst-caseLatency>2093</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.930 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.930 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.930 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                        <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>2091</Latency>
                        <AbsoluteTimeLatency>20.910 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                            <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3707</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4325</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_2708_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_5_fu_2714_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2730_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_2744_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_1_fu_2756_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_24_1_1_U277" SOURCE="top.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="denom" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U278" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_fu_3891_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_1_fu_3897_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_fu_3903_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_fu_3909_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_fu_3915_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_1_fu_3921_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_1_fu_3927_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_1_fu_3933_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_3939_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_2_fu_3947_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_1_fu_3953_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_3823_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51</Name>
            <Loops>
                <VITIS_LOOP_69_4_VITIS_LOOP_71_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.858</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2093</Best-caseLatency>
                    <Average-caseLatency>2093</Average-caseLatency>
                    <Worst-caseLatency>2093</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.930 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.930 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.930 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                        <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>2091</Latency>
                        <AbsoluteTimeLatency>20.910 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                            <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3707</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4325</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_2708_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2714_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_1_fu_2730_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_2_fu_2744_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_3_fu_2756_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_24_1_1_U539" SOURCE="top.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="denom" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U540" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_2_fu_3891_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_3_fu_3897_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_3_fu_3903_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_2_fu_3909_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_2_fu_3915_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_3_fu_3921_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_4_fu_3927_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_3_fu_3933_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_2_fu_3939_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_5_fu_3947_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_3_fu_3953_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_3823_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52</Name>
            <Loops>
                <VITIS_LOOP_69_4_VITIS_LOOP_71_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.858</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2093</Best-caseLatency>
                    <Average-caseLatency>2093</Average-caseLatency>
                    <Worst-caseLatency>2093</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.930 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.930 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.930 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                        <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>2091</Latency>
                        <AbsoluteTimeLatency>20.910 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                            <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3707</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4325</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_2708_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2714_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_2_fu_2730_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_4_fu_2744_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_5_fu_2756_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_24_1_1_U799" SOURCE="top.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="denom" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U800" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_4_fu_3891_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_5_fu_3897_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_6_fu_3903_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_4_fu_3909_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_4_fu_3915_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_5_fu_3921_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_7_fu_3927_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_5_fu_3933_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_4_fu_3939_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_8_fu_3947_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_5_fu_3953_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_3823_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53</Name>
            <Loops>
                <VITIS_LOOP_69_4_VITIS_LOOP_71_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.858</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2093</Best-caseLatency>
                    <Average-caseLatency>2093</Average-caseLatency>
                    <Worst-caseLatency>2093</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.930 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.930 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.930 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                        <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>2091</Latency>
                        <AbsoluteTimeLatency>20.910 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                            <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3707</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4325</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_2708_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2714_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_3_fu_2730_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_2744_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_5_fu_2756_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_24_1_1_U1059" SOURCE="top.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="denom" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U1060" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_7_fu_3891_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_fu_3897_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_fu_3903_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_fu_3909_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_fu_3915_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_5_fu_3921_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_9_fu_3927_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_5_fu_3933_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_3939_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_10_fu_3947_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_5_fu_3953_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_3823_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54</Name>
            <Loops>
                <VITIS_LOOP_69_4_VITIS_LOOP_71_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.858</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2093</Best-caseLatency>
                    <Average-caseLatency>2093</Average-caseLatency>
                    <Worst-caseLatency>2093</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.930 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.930 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.930 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                        <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>2091</Latency>
                        <AbsoluteTimeLatency>20.910 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                            <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3707</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4325</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_2708_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2714_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_4_fu_2730_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_2744_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_4_fu_2756_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_24_1_1_U1319" SOURCE="top.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="denom" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U1320" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_fu_3891_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_6_fu_3897_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_fu_3903_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_fu_3909_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_fu_3915_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_4_fu_3921_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_7_fu_3927_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_4_fu_3933_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_3939_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_8_fu_3947_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_4_fu_3953_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_3823_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55</Name>
            <Loops>
                <VITIS_LOOP_69_4_VITIS_LOOP_71_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.858</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2093</Best-caseLatency>
                    <Average-caseLatency>2093</Average-caseLatency>
                    <Worst-caseLatency>2093</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.930 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.930 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.930 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                        <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>2091</Latency>
                        <AbsoluteTimeLatency>20.910 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                            <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3707</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4325</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_2708_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2714_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_3_fu_2730_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_2744_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_3_fu_2756_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_24_1_1_U1579" SOURCE="top.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="denom" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U1580" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_fu_3891_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_4_fu_3897_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_fu_3903_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_fu_3909_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_fu_3915_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_3_fu_3921_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_5_fu_3927_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_3_fu_3933_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_3939_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_6_fu_3947_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_3_fu_3953_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_3823_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56</Name>
            <Loops>
                <VITIS_LOOP_69_4_VITIS_LOOP_71_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.858</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2093</Best-caseLatency>
                    <Average-caseLatency>2093</Average-caseLatency>
                    <Worst-caseLatency>2093</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.930 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.930 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.930 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                        <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>2091</Latency>
                        <AbsoluteTimeLatency>20.910 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                            <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3707</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4325</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_2708_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2714_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_2_fu_2730_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_2744_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_2_fu_2756_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_24_1_1_U1839" SOURCE="top.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="denom" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U1840" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_fu_3891_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_2_fu_3897_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_fu_3903_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_fu_3909_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_fu_3915_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_2_fu_3921_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_3_fu_3927_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_2_fu_3933_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_3939_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_4_fu_3947_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_2_fu_3953_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_3823_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57</Name>
            <Loops>
                <VITIS_LOOP_69_4_VITIS_LOOP_71_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.858</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2093</Best-caseLatency>
                    <Average-caseLatency>2093</Average-caseLatency>
                    <Worst-caseLatency>2093</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.930 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.930 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.930 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                        <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>2091</Latency>
                        <AbsoluteTimeLatency>20.910 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                            <Name>VITIS_LOOP_69_4_VITIS_LOOP_71_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_4_VITIS_LOOP_71_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3707</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4325</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_2708_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2714_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_1_fu_2730_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_2744_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_1_fu_2756_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_24_1_1_U2099" SOURCE="top.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="denom" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U2100" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_fu_3891_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_1_fu_3897_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_fu_3903_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_fu_3909_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_fu_3915_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_1_fu_3921_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_1_fu_3927_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_1_fu_3933_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_3939_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_2_fu_3947_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_1_fu_3953_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4_VITIS_LOOP_71_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_3823_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_83_6</Name>
            <Loops>
                <VITIS_LOOP_83_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.875</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_83_6>
                        <Name>VITIS_LOOP_83_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_83_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:83</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_83_6>
                            <Name>VITIS_LOOP_83_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:83</SourceLocation>
                        </VITIS_LOOP_83_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_83_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_734_p2" SOURCE="top.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_83_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_740_p2" SOURCE="top.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
            <Loops>
                <VITIS_LOOP_90_8_VITIS_LOOP_91_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2052</Best-caseLatency>
                    <Average-caseLatency>2052</Average-caseLatency>
                    <Worst-caseLatency>2052</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                        <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>2050</Latency>
                        <AbsoluteTimeLatency>20.500 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                            <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:90</SourceLocation>
                        </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>179</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>583</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_302_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_5_fu_308_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_324_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_338_p3" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_350_p3" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U2416" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_3_fu_456_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_1_fu_462_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_fu_468_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_fu_517_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_fu_523_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_1_fu_529_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_1_fu_535_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_2_fu_541_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_385_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_98</Name>
            <Loops>
                <VITIS_LOOP_90_8_VITIS_LOOP_91_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2052</Best-caseLatency>
                    <Average-caseLatency>2052</Average-caseLatency>
                    <Worst-caseLatency>2052</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                        <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>2050</Latency>
                        <AbsoluteTimeLatency>20.500 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                            <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:90</SourceLocation>
                        </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>326</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2357</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_1380_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_1386_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_1_fu_1402_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_1416_p3" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_1428_p3" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_115_6_24_1_1_U2427" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_1_fu_1730_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_2_fu_1736_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_1_fu_1742_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_fu_1889_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_fu_1895_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_3_fu_1901_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_2_fu_1907_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_4_fu_1913_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_1463_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_99</Name>
            <Loops>
                <VITIS_LOOP_90_8_VITIS_LOOP_91_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.583</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2052</Best-caseLatency>
                    <Average-caseLatency>2052</Average-caseLatency>
                    <Worst-caseLatency>2052</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                        <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>2050</Latency>
                        <AbsoluteTimeLatency>20.500 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                            <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:90</SourceLocation>
                        </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>219</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1361</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_762_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_768_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_1_fu_784_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_798_p3" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_810_p3" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_59_6_24_1_1_U2487" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_fu_997_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_1_fu_1003_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_1_fu_1009_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_fu_1090_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_fu_1096_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_1_fu_1102_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_1_fu_1108_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_2_fu_1114_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_845_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_910</Name>
            <Loops>
                <VITIS_LOOP_90_8_VITIS_LOOP_91_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.583</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2052</Best-caseLatency>
                    <Average-caseLatency>2052</Average-caseLatency>
                    <Worst-caseLatency>2052</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                        <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>2050</Latency>
                        <AbsoluteTimeLatency>20.500 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                            <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:90</SourceLocation>
                        </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>303</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2369</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_1378_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_1384_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_3_fu_1400_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_1414_p3" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_1426_p3" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_115_6_24_1_1_x_U2519" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_fu_1725_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_7_fu_1731_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_6_fu_1737_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_9_fu_1874_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_6_fu_1880_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_10_fu_1886_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_fu_1892_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_11_fu_1898_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_1461_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_911</Name>
            <Loops>
                <VITIS_LOOP_90_8_VITIS_LOOP_91_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.583</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2052</Best-caseLatency>
                    <Average-caseLatency>2052</Average-caseLatency>
                    <Worst-caseLatency>2052</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                        <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>2050</Latency>
                        <AbsoluteTimeLatency>20.500 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                            <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:90</SourceLocation>
                        </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>177</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>841</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_454_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_460_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_4_fu_476_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_490_p3" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_502_p3" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_31_6_24_1_1_U2579" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_fu_633_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_6_fu_639_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_fu_645_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_fu_698_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_fu_704_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_11_fu_710_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_6_fu_716_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_12_fu_722_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_537_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_912</Name>
            <Loops>
                <VITIS_LOOP_90_8_VITIS_LOOP_91_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.583</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2052</Best-caseLatency>
                    <Average-caseLatency>2052</Average-caseLatency>
                    <Worst-caseLatency>2052</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                        <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>2050</Latency>
                        <AbsoluteTimeLatency>20.500 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                            <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:90</SourceLocation>
                        </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>303</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2369</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_1378_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_1384_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_4_fu_1400_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_1414_p3" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_1426_p3" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_115_6_24_1_1_x0_U2597" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_fu_1725_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_5_fu_1731_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_fu_1737_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_fu_1874_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_fu_1880_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_9_fu_1886_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_5_fu_1892_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_10_fu_1898_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_1461_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_913</Name>
            <Loops>
                <VITIS_LOOP_90_8_VITIS_LOOP_91_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.583</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2052</Best-caseLatency>
                    <Average-caseLatency>2052</Average-caseLatency>
                    <Worst-caseLatency>2052</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                        <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>2050</Latency>
                        <AbsoluteTimeLatency>20.500 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                            <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:90</SourceLocation>
                        </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>219</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1361</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_762_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_768_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_3_fu_784_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_798_p3" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_810_p3" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_59_6_24_1_1_x_U2657" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_fu_997_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_4_fu_1003_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_5_fu_1009_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_fu_1090_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_fu_1096_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_7_fu_1102_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_4_fu_1108_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_8_fu_1114_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_845_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_914</Name>
            <Loops>
                <VITIS_LOOP_90_8_VITIS_LOOP_91_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2052</Best-caseLatency>
                    <Average-caseLatency>2052</Average-caseLatency>
                    <Worst-caseLatency>2052</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                        <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>2050</Latency>
                        <AbsoluteTimeLatency>20.500 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                            <Name>VITIS_LOOP_90_8_VITIS_LOOP_91_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:90</SourceLocation>
                        </VITIS_LOOP_90_8_VITIS_LOOP_91_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>326</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2355</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_1380_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_1386_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_2_fu_1402_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_1416_p3" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_1428_p3" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_115_6_24_1_1_x1_U2689" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_2_fu_1730_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_3_fu_1736_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_fu_1742_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_fu_1889_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_fu_1895_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_5_fu_1901_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_3_fu_1907_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_6_fu_1913_p2" SOURCE="top.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_8_VITIS_LOOP_91_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_1463_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_99_10</Name>
            <Loops>
                <VITIS_LOOP_99_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.731</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_10>
                        <Name>VITIS_LOOP_99_10</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_99_10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:99</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_99_10>
                            <Name>VITIS_LOOP_99_10</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:99</SourceLocation>
                        </VITIS_LOOP_99_10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1652</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>572</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln99_fu_1557_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_1563_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_24_1_1_U2750" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_42ns_81_1_1_U2749" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln101_fu_2003_p2" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln101_1_fu_2027_p3" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln101_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln101_1_fu_2038_p2" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln101_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln101_2_fu_2044_p3" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln101_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln101_fu_2082_p2" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln101_fu_2088_p2" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln101_fu_2094_p2" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln101_2_fu_2100_p2" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln101_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln101_1_fu_2106_p2" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln101_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln101_1_fu_2112_p2" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln101_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln101_fu_2118_p3" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln101_1_fu_2126_p2" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln101_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_99_10" OPTYPE="select" PRAGMA="" RTLNAME="scale_64_fu_2132_p3" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_64" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
            <Loops>
                <VITIS_LOOP_109_12_VITIS_LOOP_110_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2051</Best-caseLatency>
                    <Average-caseLatency>2051</Average-caseLatency>
                    <Worst-caseLatency>2051</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.510 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.510 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.510 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                        <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>2049</Latency>
                        <AbsoluteTimeLatency>20.490 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                            <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:109</SourceLocation>
                        </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>103</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>394</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_258_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_5_fu_264_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_280_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_fu_294_p3" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_fu_306_p3" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_6_24_1_1_U2882" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U2881" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_449_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_fu_463_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_fu_469_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_fu_491_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_1_fu_505_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_2_fu_511_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_fu_517_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_1_fu_525_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_1_fu_531_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_1_fu_537_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_2_fu_545_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_2_fu_551_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_fu_557_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_3_fu_563_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_3_fu_569_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_4_fu_575_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_9_fu_581_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_4_fu_587_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_5_fu_593_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_2_fu_599_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_1_fu_607_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_3_fu_613_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_381_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1315</Name>
            <Loops>
                <VITIS_LOOP_109_12_VITIS_LOOP_110_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2051</Best-caseLatency>
                    <Average-caseLatency>2051</Average-caseLatency>
                    <Worst-caseLatency>2051</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.510 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.510 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.510 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                        <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>2049</Latency>
                        <AbsoluteTimeLatency>20.490 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                            <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:109</SourceLocation>
                        </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>103</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>600</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_748_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_754_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_1_fu_770_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_fu_784_p3" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_fu_796_p3" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_115_6_24_1_1_U2895" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U2894" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_1135_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_5_fu_1149_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_6_fu_1155_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_3_fu_1177_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_4_fu_1191_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_5_fu_1197_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_4_fu_1203_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_6_fu_1211_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_7_fu_1217_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_5_fu_1223_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_8_fu_1231_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_7_fu_1237_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_2_fu_1243_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_8_fu_1249_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_9_fu_1255_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_10_fu_1261_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_fu_1267_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_9_fu_1273_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_11_fu_1279_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_6_fu_1285_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_3_fu_1293_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_7_fu_1299_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_1067_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316</Name>
            <Loops>
                <VITIS_LOOP_109_12_VITIS_LOOP_110_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2051</Best-caseLatency>
                    <Average-caseLatency>2051</Average-caseLatency>
                    <Worst-caseLatency>2051</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.510 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.510 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.510 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                        <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>2049</Latency>
                        <AbsoluteTimeLatency>20.490 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                            <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:109</SourceLocation>
                        </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>103</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>488</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_468_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_474_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_2_fu_490_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_fu_504_p3" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_fu_516_p3" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_59_6_24_1_1_U2956" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U2955" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_743_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_10_fu_757_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_12_fu_763_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_6_fu_785_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_7_fu_799_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_8_fu_805_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_8_fu_811_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_11_fu_819_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_13_fu_825_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_9_fu_831_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_14_fu_839_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_12_fu_845_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_4_fu_851_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_13_fu_857_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_15_fu_863_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_16_fu_869_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_fu_875_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_14_fu_881_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_17_fu_887_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_10_fu_893_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_5_fu_901_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_11_fu_907_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_675_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1317</Name>
            <Loops>
                <VITIS_LOOP_109_12_VITIS_LOOP_110_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2051</Best-caseLatency>
                    <Average-caseLatency>2051</Average-caseLatency>
                    <Worst-caseLatency>2051</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.510 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.510 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.510 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                        <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>2049</Latency>
                        <AbsoluteTimeLatency>20.490 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                            <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:109</SourceLocation>
                        </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>103</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>600</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_748_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_754_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_3_fu_770_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_fu_784_p3" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_fu_796_p3" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_115_6_24_1_1_x_U2989" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U2988" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_1135_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_15_fu_1149_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_18_fu_1155_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_10_fu_1177_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_11_fu_1191_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_fu_1197_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_12_fu_1203_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_16_fu_1211_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_19_fu_1217_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_fu_1223_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_20_fu_1231_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_fu_1237_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_6_fu_1243_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_17_fu_1249_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_fu_1255_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_21_fu_1261_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_fu_1267_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_18_fu_1273_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_22_fu_1279_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_13_fu_1285_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_7_fu_1293_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_14_fu_1299_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_1067_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318</Name>
            <Loops>
                <VITIS_LOOP_109_12_VITIS_LOOP_110_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2051</Best-caseLatency>
                    <Average-caseLatency>2051</Average-caseLatency>
                    <Worst-caseLatency>2051</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.510 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.510 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.510 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                        <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>2049</Latency>
                        <AbsoluteTimeLatency>20.490 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                            <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:109</SourceLocation>
                        </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>103</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>416</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_328_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_334_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_4_fu_350_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_fu_364_p3" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_fu_376_p3" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_31_6_24_1_1_U3050" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U3049" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_547_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_fu_561_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_fu_567_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_fu_589_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_9_fu_603_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_10_fu_609_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_fu_615_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_13_fu_623_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_16_fu_629_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_10_fu_635_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_17_fu_643_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_14_fu_649_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_fu_655_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_15_fu_661_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_18_fu_667_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_19_fu_673_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_7_fu_679_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_16_fu_685_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_20_fu_691_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_11_fu_697_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_8_fu_705_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_12_fu_711_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_479_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1319</Name>
            <Loops>
                <VITIS_LOOP_109_12_VITIS_LOOP_110_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2051</Best-caseLatency>
                    <Average-caseLatency>2051</Average-caseLatency>
                    <Worst-caseLatency>2051</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.510 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.510 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.510 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                        <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>2049</Latency>
                        <AbsoluteTimeLatency>20.490 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                            <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:109</SourceLocation>
                        </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>103</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>600</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_748_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_754_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_3_fu_770_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_fu_784_p3" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_fu_796_p3" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_115_6_24_1_1_x0_U3069" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U3068" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_1135_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_fu_1149_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_fu_1155_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_fu_1177_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_6_fu_1191_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_7_fu_1197_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_fu_1203_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_9_fu_1211_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_11_fu_1217_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_7_fu_1223_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_12_fu_1231_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_10_fu_1237_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_fu_1243_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_11_fu_1249_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_13_fu_1255_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_14_fu_1261_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_5_fu_1267_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_12_fu_1273_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_15_fu_1279_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_8_fu_1285_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_6_fu_1293_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_9_fu_1299_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_1067_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1320</Name>
            <Loops>
                <VITIS_LOOP_109_12_VITIS_LOOP_110_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2051</Best-caseLatency>
                    <Average-caseLatency>2051</Average-caseLatency>
                    <Worst-caseLatency>2051</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.510 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.510 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.510 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                        <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>2049</Latency>
                        <AbsoluteTimeLatency>20.490 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                            <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:109</SourceLocation>
                        </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>103</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>488</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_468_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_474_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_2_fu_490_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_fu_504_p3" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_fu_516_p3" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_59_6_24_1_1_x_U3130" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U3129" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_743_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_fu_757_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_fu_763_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_fu_785_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_3_fu_799_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_4_fu_805_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_fu_811_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_5_fu_819_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_6_fu_825_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_4_fu_831_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_7_fu_839_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_6_fu_845_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_fu_851_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_7_fu_857_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_8_fu_863_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_9_fu_869_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_3_fu_875_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_8_fu_881_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_10_fu_887_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_5_fu_893_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_4_fu_901_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_6_fu_907_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_675_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1321</Name>
            <Loops>
                <VITIS_LOOP_109_12_VITIS_LOOP_110_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2051</Best-caseLatency>
                    <Average-caseLatency>2051</Average-caseLatency>
                    <Worst-caseLatency>2051</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.510 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.510 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.510 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                        <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>2049</Latency>
                        <AbsoluteTimeLatency>20.490 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                            <Name>VITIS_LOOP_109_12_VITIS_LOOP_110_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:109</SourceLocation>
                        </VITIS_LOOP_109_12_VITIS_LOOP_110_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>103</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>600</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_748_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_754_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_1_fu_770_p2" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_fu_784_p3" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_fu_796_p3" SOURCE="top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_115_6_24_1_1_x1_U3163" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U3162" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_1135_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_fu_1149_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_fu_1155_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_fu_1177_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_1_fu_1191_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_2_fu_1197_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_fu_1203_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_1_fu_1211_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_1_fu_1217_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_1_fu_1223_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_2_fu_1231_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_2_fu_1237_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_fu_1243_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_3_fu_1249_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_3_fu_1255_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_4_fu_1261_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_1_fu_1267_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_4_fu_1273_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_5_fu_1279_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_2_fu_1285_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_2_fu_1293_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_3_fu_1299_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_12_VITIS_LOOP_110_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_1067_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>52685</Best-caseLatency>
                    <Average-caseLatency>52685</Average-caseLatency>
                    <Worst-caseLatency>52685</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.527 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.527 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.527 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>52686</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:25</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>24</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>21</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>42190</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>29</UTIL_FF>
                    <LUT>56268</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>79</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="ap_fixed&lt;24, 8, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_0_address0" name="A_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_0_ce0" name="A_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_0_q0" name="A_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_1_address0" name="A_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_1_ce0" name="A_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_1_q0" name="A_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_2_address0" name="A_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_2_ce0" name="A_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_2_q0" name="A_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_3_address0" name="A_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_3_ce0" name="A_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_3_q0" name="A_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_4_address0" name="A_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_4_ce0" name="A_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_4_q0" name="A_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_5_address0" name="A_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_5_ce0" name="A_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_5_q0" name="A_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_6_address0" name="A_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_6_ce0" name="A_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_6_q0" name="A_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_7_address0" name="A_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_7_ce0" name="A_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_7_q0" name="A_7_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="1" direction="out" srcType="ap_fixed&lt;24, 8, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C_0_address0" name="C_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_0_ce0" name="C_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_0_we0" name="C_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_0_d0" name="C_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_1_address0" name="C_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_1_ce0" name="C_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_1_we0" name="C_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_1_d0" name="C_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_2_address0" name="C_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_2_ce0" name="C_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_2_we0" name="C_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_2_d0" name="C_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_3_address0" name="C_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_3_ce0" name="C_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_3_we0" name="C_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_3_d0" name="C_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_4_address0" name="C_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_4_ce0" name="C_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_4_we0" name="C_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_4_d0" name="C_4_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_5_address0" name="C_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_5_ce0" name="C_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_5_we0" name="C_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_5_d0" name="C_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_6_address0" name="C_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_6_ce0" name="C_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_6_we0" name="C_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_6_d0" name="C_6_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_7_address0" name="C_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_7_ce0" name="C_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_7_we0" name="C_7_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_7_d0" name="C_7_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="A_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="A_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="A_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="A_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="A_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="A_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="A_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="A_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="C_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="C_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="C_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="C_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="C_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="C_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="C_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="C_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_7_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_7_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_7_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="A_0_address0">out, 11</column>
                    <column name="A_0_q0">in, 24</column>
                    <column name="A_1_address0">out, 11</column>
                    <column name="A_1_q0">in, 24</column>
                    <column name="A_2_address0">out, 11</column>
                    <column name="A_2_q0">in, 24</column>
                    <column name="A_3_address0">out, 11</column>
                    <column name="A_3_q0">in, 24</column>
                    <column name="A_4_address0">out, 11</column>
                    <column name="A_4_q0">in, 24</column>
                    <column name="A_5_address0">out, 11</column>
                    <column name="A_5_q0">in, 24</column>
                    <column name="A_6_address0">out, 11</column>
                    <column name="A_6_q0">in, 24</column>
                    <column name="A_7_address0">out, 11</column>
                    <column name="A_7_q0">in, 24</column>
                    <column name="C_0_address0">out, 11</column>
                    <column name="C_0_d0">out, 24</column>
                    <column name="C_1_address0">out, 11</column>
                    <column name="C_1_d0">out, 24</column>
                    <column name="C_2_address0">out, 11</column>
                    <column name="C_2_d0">out, 24</column>
                    <column name="C_3_address0">out, 11</column>
                    <column name="C_3_d0">out, 24</column>
                    <column name="C_4_address0">out, 11</column>
                    <column name="C_4_d0">out, 24</column>
                    <column name="C_5_address0">out, 11</column>
                    <column name="C_5_d0">out, 24</column>
                    <column name="C_6_address0">out, 11</column>
                    <column name="C_6_d0">out, 24</column>
                    <column name="C_7_address0">out, 11</column>
                    <column name="C_7_d0">out, 24</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, ap_fixed&lt;24 8 AP_RND AP_SAT 0&gt;*</column>
                    <column name="C">out, ap_fixed&lt;24 8 AP_RND AP_SAT 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="A">A_0_address0, port, offset</column>
                    <column name="A">A_0_ce0, port, </column>
                    <column name="A">A_0_q0, port, </column>
                    <column name="A">A_1_address0, port, offset</column>
                    <column name="A">A_1_ce0, port, </column>
                    <column name="A">A_1_q0, port, </column>
                    <column name="A">A_2_address0, port, offset</column>
                    <column name="A">A_2_ce0, port, </column>
                    <column name="A">A_2_q0, port, </column>
                    <column name="A">A_3_address0, port, offset</column>
                    <column name="A">A_3_ce0, port, </column>
                    <column name="A">A_3_q0, port, </column>
                    <column name="A">A_4_address0, port, offset</column>
                    <column name="A">A_4_ce0, port, </column>
                    <column name="A">A_4_q0, port, </column>
                    <column name="A">A_5_address0, port, offset</column>
                    <column name="A">A_5_ce0, port, </column>
                    <column name="A">A_5_q0, port, </column>
                    <column name="A">A_6_address0, port, offset</column>
                    <column name="A">A_6_ce0, port, </column>
                    <column name="A">A_6_q0, port, </column>
                    <column name="A">A_7_address0, port, offset</column>
                    <column name="A">A_7_ce0, port, </column>
                    <column name="A">A_7_q0, port, </column>
                    <column name="C">C_0_address0, port, offset</column>
                    <column name="C">C_0_ce0, port, </column>
                    <column name="C">C_0_we0, port, </column>
                    <column name="C">C_0_d0, port, </column>
                    <column name="C">C_1_address0, port, offset</column>
                    <column name="C">C_1_ce0, port, </column>
                    <column name="C">C_1_we0, port, </column>
                    <column name="C">C_1_d0, port, </column>
                    <column name="C">C_2_address0, port, offset</column>
                    <column name="C">C_2_ce0, port, </column>
                    <column name="C">C_2_we0, port, </column>
                    <column name="C">C_2_d0, port, </column>
                    <column name="C">C_3_address0, port, offset</column>
                    <column name="C">C_3_ce0, port, </column>
                    <column name="C">C_3_we0, port, </column>
                    <column name="C">C_3_d0, port, </column>
                    <column name="C">C_4_address0, port, offset</column>
                    <column name="C">C_4_ce0, port, </column>
                    <column name="C">C_4_we0, port, </column>
                    <column name="C">C_4_d0, port, </column>
                    <column name="C">C_5_address0, port, offset</column>
                    <column name="C">C_5_ce0, port, </column>
                    <column name="C">C_5_we0, port, </column>
                    <column name="C">C_5_d0, port, </column>
                    <column name="C">C_6_address0, port, offset</column>
                    <column name="C">C_6_ce0, port, </column>
                    <column name="C">C_6_we0, port, </column>
                    <column name="C">C_6_d0, port, </column>
                    <column name="C">C_7_address0, port, offset</column>
                    <column name="C">C_7_ce0, port, </column>
                    <column name="C">C_7_we0, port, </column>
                    <column name="C">C_7_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="array_partition" location="top.cpp:35" status="valid" parentFunction="top_kernel" variable="denom_row" isDirective="0" options="variable=denom_row complete dim=1"/>
        <Pragma type="bind_storage" location="top.cpp:37" status="valid" parentFunction="top_kernel" variable="tmp" isDirective="0" options="variable=tmp type=ram_t2p impl=bram"/>
        <Pragma type="array_partition" location="top.cpp:40" status="valid" parentFunction="top_kernel" variable="A" isDirective="0" options="variable=A cyclic factor=UF dim=2"/>
        <Pragma type="array_partition" location="top.cpp:41" status="valid" parentFunction="top_kernel" variable="tmp" isDirective="0" options="variable=tmp cyclic factor=UF dim=2"/>
        <Pragma type="array_partition" location="top.cpp:42" status="valid" parentFunction="top_kernel" variable="C" isDirective="0" options="variable=C cyclic factor=UF dim=2"/>
        <Pragma type="array_partition" location="top.cpp:47" status="valid" parentFunction="top_kernel" variable="col_sum" isDirective="0" options="variable=col_sum complete dim=1"/>
        <Pragma type="array_partition" location="top.cpp:48" status="valid" parentFunction="top_kernel" variable="scale" isDirective="0" options="variable=scale complete dim=1"/>
        <Pragma type="pipeline" location="top.cpp:57" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:68" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="top.cpp:72" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:84" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:89" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="top.cpp:92" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:100" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:108" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="top.cpp:111" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
    </PragmaReport>
</profile>

