<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>ID_PFR2</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ID_PFR2, Processor Feature Register 2</h1><p>The ID_PFR2 characteristics are:</p><h2>Purpose</h2>
        <p>Gives information about the AArch32 programmers' model.</p>

      
        <p>Must be interpreted with <a href="AArch32-id_pfr0.html">ID_PFR0</a> and <a href="AArch32-id_pfr1.html">ID_PFR1</a>.</p>

      
        <p>For general information about the interpretation of the ID registers see <span class="xref">'Principles of the ID scheme for fields in ID registers'</span>.</p>
      <h2>Configuration</h2><p>AArch32 System register ID_PFR2 bits [31:0] are architecturally mapped to AArch64 System register <a href="AArch64-id_pfr2_el1.html">ID_PFR2_EL1[31:0]</a>.</p><p>This register is present only when EL1 is capable of using AArch32. Otherwise, direct accesses to ID_PFR2 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>ID_PFR2 is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="20"><a href="#fieldset_0-31_12">RES0</a></td><td class="lr" colspan="4"><a href="#fieldset_0-11_8">RAS_frac</a></td><td class="lr" colspan="4"><a href="#fieldset_0-7_4">SSBS</a></td><td class="lr" colspan="4"><a href="#fieldset_0-3_0">CSV3</a></td></tr></tbody></table><h4 id="fieldset_0-31_12">Bits [31:12]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-11_8">RAS_frac, bits [11:8]</h4><div class="field">
      <p>RAS Extension fractional field.</p>
    <table class="valuetable"><tr><th>RAS_frac</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>If <a href="AArch32-id_pfr0.html">ID_PFR0</a>.RAS == <span class="binarynumber">0b0001</span>, RAS Extension implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td><p>If <a href="AArch32-id_pfr0.html">ID_PFR0</a>.RAS == <span class="binarynumber">0b0001</span>, as <span class="binarynumber">0b0000</span> and adds support for additional ERXMISC&lt;m&gt; System registers.</p>
<p>Error records accessed through System registers conform to RAS System Architecture v1.1, which includes simplifications to <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a> and support for the optional RAS Timestamp Extension.</p></td></tr></table><p>All other values are reserved.</p>
<p>This field is valid only if <a href="AArch32-id_pfr0.html">ID_PFR0</a>.RAS == <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-7_4">SSBS, bits [7:4]</h4><div class="field">
      <p>Speculative Store Bypassing controls in AArch64 state. Defined values are:</p>
    <table class="valuetable"><tr><th>SSBS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>AArch32 provides no mechanism to control the use of Speculative Store Bypassing.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>AArch32 provides the PSTATE.SSBS mechanism to mark regions that are Speculative Store Bypass Safe.</p>
        </td></tr></table><p>In Armv8.0, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.5, the only permitted value is <span class="binarynumber">0b0001</span>.</p>
<p>All other values are reserved.</p></div><h4 id="fieldset_0-3_0">CSV3, bits [3:0]</h4><div class="field">
      <p>Speculative use of faulting data. Defined values are:</p>
    <table class="valuetable"><tr><th>CSV3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>This PE does not disclose whether data loaded under speculation with a permission or domain fault can be used to form an address or generate condition codes or SVE predicate values to be used by other instructions in the speculative sequence.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Data loaded under speculation with a permission or domain fault cannot be used to form an address, generate condition codes, or generate SVE predicate values to be used by other instructions in the speculative sequence. The execution timing of any other instructions in the speculative sequence is not a function of the data loaded under speculation.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_CSV3</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p>In Armv8.0, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.5, the only permitted value is <span class="binarynumber">0b0001</span>.</p>
<p>If <span class="xref">FEAT_E0PD</span> is implemented, <span class="xref">FEAT_CSV3</span> must be implemented.</p></div><div class="access_mechanisms"><h2>Accessing ID_PFR2</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRC{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b0000</td><td>0b0011</td><td>0b100</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T0 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T0 == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TID3 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HCR.TID3 == '1' then
        AArch32.TakeHypTrapException(0x03);
    else
        R[t] = ID_PFR2;
elsif PSTATE.EL == EL2 then
    R[t] = ID_PFR2;
elsif PSTATE.EL == EL3 then
    R[t] = ID_PFR2;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:05; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
