INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP-FINAL/Cordic_final/Velocity_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Velocity_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/coll_det/adder_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/coll_det/adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/coll_det/adder_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/coll_det/coll_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coll_det
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/coll_det/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/coll_det/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/coll_det/multiplier_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/coll_det/subtractor_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/coll_det/subtractor_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/update_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module update_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AMRITHA/integration_try1/integration_try1.srcs/sources_1/new/Integrator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator
