<pre>name: operations-on-arrays-slice-equality
description: Test unpacked arrays operations support (slice equality)
should_fail: 0
tags: 7.4.3
files: <a href="../../../../../tests/chapter-7/arrays/unpacked/slice-equality.sv" target="file-frame">tests/chapter-7/arrays/unpacked/slice-equality.sv</a>
incdirs: 
top_module: 
rc: 1


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
ERROR: Parser error in line <a href="../../../../../tests/chapter-7/arrays/unpacked/slice-equality.sv" target="file-frame">tests/chapter-7/arrays/unpacked/slice-equality.sv</a>:13: syntax error, unexpected $undefined
</pre>