<module name="I2C_0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="I2C_ICOAR" acronym="I2C_ICOAR" offset="0x0" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="These reserved bit location are always read as zeroes. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="OADDR" width="10" begin="9" end="0" resetval="0x0" description="Value = 0-3FFhOwn slave address. Provides the slave address of the I In 7-bit addressing mode (XA = 0 in Bits 9-7 are ignored. In 10-bit addressing mode (XA = 1 in" range="" rwaccess="RW"/>
  </register>
  <register id="I2C_ICIMR" acronym="I2C_ICIMR" offset="0x4" width="32" description="">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="These reserved bit location are always read as zeroes. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="AAS" width="1" begin="6" end="6" resetval="0x0" description="Address-as-slave interrupt enable bit." range="" rwaccess="RW"/>
    <bitfield id="SCD" width="1" begin="5" end="5" resetval="0x0" description="Stop condition detected interrupt enable bit." range="" rwaccess="RW"/>
    <bitfield id="ICXRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit-data-ready interrupt enable bit." range="" rwaccess="RW"/>
    <bitfield id="ICRDRDY" width="1" begin="3" end="3" resetval="0x0" description="Receive-data-ready interrupt enable bit." range="" rwaccess="RW"/>
    <bitfield id="ARDY" width="1" begin="2" end="2" resetval="0x0" description="Register-access-ready interrupt enable bit." range="" rwaccess="RW"/>
    <bitfield id="NACK" width="1" begin="1" end="1" resetval="0x0" description="No-acknowledgment interrupt enable bit." range="" rwaccess="RW"/>
    <bitfield id="AL" width="1" begin="0" end="0" resetval="0x0" description="Arbitration-lost interrupt enable bit." range="" rwaccess="RW"/>
  </register>
  <register id="I2C_ICSTR" acronym="I2C_ICSTR" offset="0x8" width="32" description="">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="These reserved bit location are always read as zeroes. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="SDIR" width="1" begin="14" end="14" resetval="0x0" description="Slave direction bit. In digital-loopback mode (DLB), the SDIR bit is cleared to 0." range="" rwaccess="RW1toCl"/>
    <bitfield id="NACKSNT" width="1" begin="13" end="13" resetval="0x0" description="No-acknowledgment sent bit. NACKSNT bit is used when the I" range="" rwaccess="RW1toCl"/>
    <bitfield id="BB" width="1" begin="12" end="12" resetval="0x0" description="Bus busy bit. BB bit indicates whether the I" range="" rwaccess="RW1toCl"/>
    <bitfield id="RSFULL" width="1" begin="11" end="11" resetval="0x0" description="Receive shift register full bit. RSFULL indicates an overrun condition during reception. Overrun occurs when the receive shift register ICRSR is full with new data but the previous data has not been read from the data receive register" range="" rwaccess="R"/>
    <bitfield id="XSMT" width="1" begin="10" end="10" resetval="0x1" description="Underflow occurs when the transmit shift register ICXSR is empty but the data transmit register" range="" rwaccess="RW"/>
    <bitfield id="AAS" width="1" begin="9" end="9" resetval="0x0" description="Addressed-as-slave bit." range="" rwaccess="R"/>
    <bitfield id="AD0" width="1" begin="8" end="8" resetval="0x0" description="Address 0 bit." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="These reserved bit location are always read as zeroes. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="SCD" width="1" begin="5" end="5" resetval="0x0" description="Stop condition detected bit. SCD indicates when a STOP condition has been detected on the I" range="" rwaccess="RW1toCl"/>
    <bitfield id="ICXRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit-data-ready interrupt flag bit. ICXRDY indicates that the data transmit register" range="" rwaccess="RW1toCl"/>
    <bitfield id="ICRDRDY" width="1" begin="3" end="3" resetval="0x0" description="Receive-data-ready interrupt flag bit. ICRDRDY indicates that the data receive register" range="" rwaccess="RW1toCl"/>
    <bitfield id="ARDY" width="1" begin="2" end="2" resetval="0x0" description="Register-access-ready interrupt flag bit (only applicable when the I" range="" rwaccess="RW1toCl"/>
    <bitfield id="NACK" width="1" begin="1" end="1" resetval="0x0" description="No-acknowledgment interrupt flag bit. NACK applies when the I Note: While the I" range="" rwaccess="RW1toCl"/>
    <bitfield id="AL" width="1" begin="0" end="0" resetval="0x0" description="Arbitration-lost interrupt flag bit (only applicable when the I When AL is set to 1, the MST and STP bits of" range="" rwaccess="RW1toCl"/>
  </register>
  <register id="I2C_ICCLKL" acronym="I2C_ICCLKL" offset="0xC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Value = 0These reserved bit location are always read as zeroes. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="ICCL" width="16" begin="15" end="0" resetval="0x0" description="Value = 0-FFFFhClock low-time divide-down value of 1-65536. The period of the module clock is multiplied by (ICCL + 6) to produce the low-time duration of the master clock on the SCL pin." range="" rwaccess="RW"/>
  </register>
  <register id="I2C_ICCLKH" acronym="I2C_ICCLKH" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Value = 0These reserved bit location are always read as zeroes. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="ICCH" width="16" begin="15" end="0" resetval="0x0" description="Value = 0-FFFFhClock high-time divide-down value of 1-65536. The period of the module clock is multiplied by (ICCH + 6) to produce the high-time duration of the master clock on the SCL pin." range="" rwaccess="RW"/>
  </register>
  <register id="I2C_ICCNT" acronym="I2C_ICCNT" offset="0x14" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Value = 0These reserved bit location are always read as zeroes. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="ICDC" width="16" begin="15" end="0" resetval="0x0" description="Value = 0-FFFFhData count value. When RM = 0 in" range="" rwaccess="RW"/>
  </register>
  <register id="I2C_ICDRR" acronym="I2C_ICDRR" offset="0x18" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Value = 0These reserved bit location are always read as zeroes. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="D" width="8" begin="7" end="0" resetval="0x0" description="Value = 0-FFhReceive data." range="" rwaccess="R"/>
  </register>
  <register id="I2C_ICSAR" acronym="I2C_ICSAR" offset="0x1C" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Value = 0These reserved bit location are always read as zeroes. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="SADDR" width="10" begin="9" end="0" resetval="0x3FF" description="Value = 0-3FFhSlave address. Provides the slave address of the I In 7-bit addressing mode (XA = 0 in In 10-bit addressing mode (XA = 1 in" range="" rwaccess="RW"/>
  </register>
  <register id="I2C_ICDXR" acronym="I2C_ICDXR" offset="0x20" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Value = 0These reserved bit location are always read as zeroes. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="D" width="8" begin="7" end="0" resetval="0x0" description="Value = 0-FFhTransmit data." range="" rwaccess="RW"/>
  </register>
  <register id="I2C_ICMDR" acronym="I2C_ICMDR" offset="0x24" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="These reserved bit location are always read as zeroes. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="NACKMOD" width="1" begin="15" end="15" resetval="0x0" description="No-acknowledge (NACK) mode bit (only applicable when the I" range="" rwaccess="RW"/>
    <bitfield id="FREE" width="1" begin="14" end="14" resetval="0x0" description="This emulation mode bit is used to determine the state of the I" range="" rwaccess="RW"/>
    <bitfield id="STT" width="1" begin="13" end="13" resetval="0x0" description="START condition bit (only applicable when the I" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0x0" description="These reserved bit location are always read as zeroes. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="STP" width="1" begin="11" end="11" resetval="0x0" description="STOP condition bit (only applicable when the I" range="" rwaccess="RW"/>
    <bitfield id="MST" width="1" begin="10" end="10" resetval="0x0" description="Master mode bit. MST determines whether the I" range="" rwaccess="RW"/>
    <bitfield id="TRX" width="1" begin="9" end="9" resetval="0x0" description="Transmitter mode bit. When relevant, TRX selects whether the I" range="" rwaccess="RW"/>
    <bitfield id="XA" width="1" begin="8" end="8" resetval="0x0" description="Expanded address enable bit." range="" rwaccess="RW"/>
    <bitfield id="RM" width="1" begin="7" end="7" resetval="0x0" description="Repeat mode bit (only applicable when the I" range="" rwaccess="RW"/>
    <bitfield id="DLB" width="1" begin="6" end="6" resetval="0x0" description="Digital loopback mode bit (only applicable when the I n = ((I The transmit clock is also the receive clock. The address transmitted on the SDA pin is the address in" range="" rwaccess="RW"/>
    <bitfield id="IRS" width="1" begin="5" end="5" resetval="0x0" description="I" range="" rwaccess="RW"/>
    <bitfield id="STB" width="1" begin="4" end="4" resetval="0x0" description="START byte mode bit (only applicable when the I 1. A START condition 2. A START byte (0000 0001b) 3. A dummy acknowledge clock pulse 4. A repeated START condition The I" range="" rwaccess="RW"/>
    <bitfield id="FDF" width="1" begin="3" end="3" resetval="0x0" description="Free data format mode bit. Note that DLB mode in the free data format mode (DLB = 1 and FDF = 1) is not supported (see" range="" rwaccess="RW"/>
    <bitfield id="BC" width="3" begin="2" end="0" resetval="0x0" description="Bit count bits. BC defines the number of bits (1 to 8) in the next data word that is to be received or transmitted by the I If the bit count is less than 8, receive data is right aligned in the D bits of" range="" rwaccess="RW"/>
  </register>
  <register id="I2C_ICIVR" acronym="I2C_ICIVR" offset="0x28" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Value = 0These reserved bit location are always read as zeroes. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="INTCODE" width="3" begin="2" end="0" resetval="0x0" description="Value = 0-7hInterrupt code bits. The binary code in INTCODE indicates which event generated an I" range="" rwaccess="R"/>
  </register>
  <register id="I2C_ICEMDR" acronym="I2C_ICEMDR" offset="0x2C" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="These reserved bit location are always read as 0s. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="IGNACK" width="1" begin="1" end="1" resetval="0x0" description="Ignore NACK mode." range="" rwaccess="RW"/>
    <bitfield id="BCM" width="1" begin="0" end="0" resetval="0x1" description="Backward compatibility mode bit. Determines which condition generates a transmit data ready interrupt. The BCM bit has an effect only when the I" range="" rwaccess="RW"/>
  </register>
  <register id="I2C_ICPSC" acronym="I2C_ICPSC" offset="0x30" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Value = 0" range="" rwaccess="R"/>
    <bitfield id="IPSC" width="8" begin="7" end="0" resetval="0x0" description="Value = 0-FFh Note: IPSC must be initialized while the I" range="" rwaccess="RW"/>
  </register>
  <register id="I2C_ICPID1" acronym="I2C_ICPID1" offset="0x34" width="32" description="">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x00004415" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="I2C_ICPID2" acronym="I2C_ICPID2" offset="0x38" width="32" description="">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x00002206" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
</module>
