/*
 * Device Tree Source for NUC980 IOT board
 *
 * Copyright (C) 2019 Nuvoton Technology Corp.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */
/dts-v1/;
#include "nuc980.dtsi"

/ {
	model = "DAS D1001";
	compatible = "nuvoton,nuc980-dev-v1.0", "nuvoton,nuc980";

	chosen {
		bootargs = "noinitrd ubi.mtd=2 root=ubi0:rootfs rw rootfstype=ubifs console=ttyS0,115200n8 init=/sbin/init mem=128M lpj=744448";
	};

	apb {
    pinctrl: pinctrl@b0000000 {
			status = "okay";
			qspi0 {
				pinctrl_qspi0_quad: qspi0_quad {
					nuvoton,pins =
						<3 2 1 0
						 3 3 1 0
						 3 4 1 0
						 3 5 1 0
						 3 6 1 0
						 3 7 1 0
						>;
          };
        };
			uart0 {
				pinctrl_uart0: uart0 {
					nuvoton,pins =
						<5 0xb 1 0
						 5 0xc 1 0>;
				  };
			  };
      uart3 {
				pinctrl_uart3_PC: uart3-PC {
					nuvoton,pins =
						<2 3 5 0
						 2 4 5 0>;
				  };
			  };
			uart4 {
				pinctrl_uart4_PD: uart4-PD {
					nuvoton,pins =
						<3 0xc 1 0
						 3 0xd 1 0
						 3 0xe 1 0
						 3 0xf 1 0>;
				  };
			  };
      uart6 {
				pinctrl_uart6_PD: uart6-PD {
					nuvoton,pins =
						<3 8 2 0
						 3 9 2 0
						 3 0xa 2 0
						 3 0xb 2 0>;
				  };
			  };
      uart7 {
				pinctrl_uart7_PB: uart7-PB {
					nuvoton,pins =
						<1 4 5 0
						 1 5 5 0
						 1 6 5 0
						 1 7 5 0>;
				  };
			  };
		  can0 {
		  		pinctrl_can0_PG: can0-PG {
		  			nuvoton,pins =
		  				<6 0xb 4 0
		  				 6 0xc 4 0>;
		  	  };
		    };
		  can1 {
		  		pinctrl_can1_PG: can1-PG {
		  			nuvoton,pins =
		  				<6 0xd 4 0
		  				 6 0xe 4 0>;
		  		};
		    };
      fmi {
				pinctrl_sd0: sd0 {
					nuvoton,pins =
						<//2 0xc 6 0
						 2 5 6 0
						 2 6 6 0
						 2 7 6 0
						 2 8 6 0
						 2 9 6 0
						 2 0xa 6 0
             2 0xc 6 0>;
				  };
			  };
      emac0 {
				pinctrl_emac0: emac0 {
					nuvoton,pins =
						<4 0 1 0
						 4 1 1 0
						 4 2 1 0
						 4 3 1 0
						 4 4 1 0
						 4 5 1 0
						 4 6 1 0
						 4 7 1 0
						 4 8 1 0
						 4 9 1 0
             //4 0xa 1 0
             >;
				    };
			  };
			emac1 {
				pinctrl_emac1: emac1 {
					nuvoton,pins =
						<5 0 1 0
						 5 1 1 0
						 5 2 1 0
						 5 3 1 0
						 5 4 1 0
						 5 5 1 0
						 5 6 1 0
						 5 7 1 0
						 5 8 1 0
						 5 9 1 0
             //5 0xa 1 0
             >;
				  };
			  };
      nadc {
				pinctrl_nadc: nadc {
					nuvoton,pins =
						<1 0 0x8 0
						 1 1 0x8 0
						 1 2 0x8 0
						 1 3 0x8 0
						 //1 4 0x8 0
						 //1 5 0x8 0
						 //1 6 0x8 0
						 //1 7 0x8 0
						>;
				  };
			  };
      gpio {
				pinctrl_gpio: gpio-eint {
					nuvoton,pins =
						<
						 //0 0x0 0x5 0	 /* eint0_A0 */
						 //0 0xD 0x8 0	 /* eint0_A13 */

						 //0 0x1 0x5 0	 /* eint1_A1 */
						 //0 0xE 0x6 0	 /* eint1_A14 */

						 //3 0x0 0x4 0   /* eint2_D0 */
						 //4 0xA 0x5 0	 /* eint2_E10 */
						 //1 0x3 0x3 0	 /* eint2_B3 */
						 1 0xD 0x2 0	 /* eint2_B13 */

						 //3 0x1 0x4 0   /* eint3_D1 */
						 //4 0xC 0x5 0	 /* eint3_E12 */
						 6 0xF 0x4 0	 /* eint3_G15 */
						 >;
				  };
			  };
      etimer2 {
				pinctrl_etimer2: etimer2 {
					nuvoton,pins =
						<0 2 3 0  //TM2_ECNT
						 0 0xa 3 0//TM2_TGL
						 0 9 3 0//TM2_CAP
						>;
				  };
			  };
			etimer3 {
				pinctrl_etimer3: etimer3 {
					nuvoton,pins =
						<0 3 3 0  //TM3_ECNT
						 0 8 3 0//TM3_TGL
						 0 7 3 0//TM3_CAP
						>;
				  };
			  };
		};

    uart0: serial@b0070000 {
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_uart0_PF>;
			status = "okay";
		  };
    uart1: serial@b0071000 {
			status = "disabled";
		  };
    uart2: serial@b0072000 {
			status = "disabled";
		  };
		uart3: serial@b0073000 {
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_uart3_PC>;
			status = "okay";
		  };
		uart4: serial@b0074000 {
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_uart4_PD>;
			pdma-enable = <1>;
			status = "okay";
		  };
    uart5: serial@b0075000 {
			status = "disabled";
		  };
		uart6: serial@b0076000 {
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_uart6_PD>;
			pdma-enable = <1>;
			status = "okay";
		  };
    uart7: serial@b0077000 {
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_uart7_PB>;
			pdma-enable = <1>;
			status = "okay";
		  };
    uart8: serial@b0078000 {
			status = "disabled";
		  };
    uart9: serial@b0079000 {
			status = "disabled";
		  };
    can0: can@b00a0000 {
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_can0_PG>;
			status = "okay";
		  };
		can1: can@b00a1000 {
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_can1_PG>;
			status = "okay";
		  };
		rtc: rtc@b0041000 {
			status = "okay";
		  };
    wdt: wdt@b0040000 {
			  status = "disabled";
		  };
		wwdt: wdt@b0040100 {
			  status = "disabled";
		  };
		nadc: nadc@b0043000 {
      pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_nadc>;
			status = "okay";
		  };
		qspi0: spi@b0060000 {
			status = "okay";
			#address-cells = <1>;
			#size-cells = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_qspi0_quad>;
			num_cs  = <2>;
			lsb	 = <0>;
			txneg   = <1>;
			rxneg   = <0>;
			clkpol  = <0>;
			divider = <4>;
			sleep   = <0>;
			txnum   = <0>;
			txbitlen = <8>;
			bus_num	= <0>;
			flash: flash@0 {
				compatible = "spi-nand";
				#address-cells = <1>;
				#size-cells = <1>;
				reg = <0>;
				spi-max-frequency = <30000000>;
				spi-rx-bus-width = <4>;
				spi-tx-bus-width = <1>;
				partition@0 {
					label = "u-boot";
					reg = <0x00000000 0x00200000>;
				};
				partition@1 {
					label = "kernel";
					reg = <0x00200000 0x01600000>;
				};
				partition@2 {
					label = "rootfs";
					reg = <0x01800000 0x06800000>;
				};
			};
		  };

		/*spi0: spi@b0061000 {
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;

			num_cs  = <2>;
			lsb	 = <0>;
			txneg   = <1>;
			rxneg   = <0>;
			clkpol  = <0>;
			divider = <4>;
			sleep   = <0>;
			txnum   = <0>;
			txbitlen = <8>;
			bus_num	= <1>;
		  };*/

		etimer2: etimer2@b0051000 {
      pinctrl-names = "default";
      pinctrl-0 = <&pinctrl_etimer2>;
			status = "okay";
		  };
		etimer3: etimer3@b0051100 {
      pinctrl-names = "default";
      pinctrl-0 = <&pinctrl_etimer3>;
			status = "okay";
		  };
	};

	ahb {
		crypto@b001c000{
			status = "okay";
		  };
		crypto_raw {
			status = "okay";
		  };
		usbh_ehci@b0015000 {
			pinctrl-0 = <>; /*disable PWREN and OVC*/
			ov_active = <1>;
			status = "okay";
		  };
		usbh_ohci@b0017000{
			ov_active = <1>;
			status = "okay";
		  };
		usbdev@b0016000 {
			status = "okay";
		  };
		fmi@b0019000 {
      pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_sd0>;
			status = "okay";
		  };
		sdh@b0018000 {
			status = "disabled";
		  };
		emac0@b0012000 {
      pinctrl-names = "default";
      pinctrl-0 = <&pinctrl_emac0>;
			status = "okay";
		  };
		emac1@b0022000 {
      pinctrl-names = "default";
      pinctrl-0 = <&pinctrl_emac1>;
			use-ncsi;
			status = "okay";
		  };
		cap0@b0024000 {
			status = "disabled";
		  };
		cap1@b0014000 {
			status = "disabled";
		  };
		dma@b0008000 {
			status = "okay";
		  };
		ebi: ebi@b0010000 {
			status = "disabled";
		  };
	};
};


