Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Apr 13 17:53:50 2022
| Host         : DESKTOP-H1KDTUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (3)
6. checking no_output_delay (15)
7. checking multiple_clock (13105)
8. checking generated_clocks (0)
9. checking loops (41)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: i_spi_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (13105)
----------------------------------
 There are 13105 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (41)
----------------------
 There are 41 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.758       -1.758                      1                29935        0.010        0.000                      0                29919        3.000        0.000                       0                 13113  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
i_clk_100mhz               {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0       {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0    {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0     {0.000 92.574}       185.149         5.401           
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1     {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0_1  {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0_1   {0.000 92.574}       185.149         5.401           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk_100mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0         16.172        0.000                      0                18582        0.180        0.000                      0                18582       18.822        0.000                       0                  9340  
  o_clk_5mhz_clk_wiz_0          25.365        0.000                      0                10773        0.010        0.000                      0                10773       28.211        0.000                       0                  3769  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                      17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0_1       16.178        0.000                      0                18582        0.180        0.000                      0                18582       18.822        0.000                       0                  9340  
  o_clk_5mhz_clk_wiz_0_1        25.374        0.000                      0                10773        0.019        0.000                      0                10773       28.211        0.000                       0                  3769  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0        183.831        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         16.172        0.000                      0                18582        0.042        0.000                      0                18582  
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0        183.831        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0          -1.758       -1.758                      1                    9        0.170        0.000                      0                    1  
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0          -1.758       -1.758                      1                    9        0.170        0.000                      0                    1  
o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          25.365        0.000                      0                10773        0.010        0.000                      0                10773  
o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       16.172        0.000                      0                18582        0.042        0.000                      0                18582  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0_1      183.831        0.000                      0                    8                                                                        
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0_1      183.831        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0_1        -1.749       -1.749                      1                    9        0.179        0.000                      0                    1  
o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        25.365        0.000                      0                10773        0.010        0.000                      0                10773  
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0_1        -1.749       -1.749                      1                    9        0.179        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0         35.229        0.000                      0                   60        0.578        0.000                      0                   60  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         35.229        0.000                      0                   60        0.441        0.000                      0                   60  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       35.229        0.000                      0                   60        0.441        0.000                      0                   60  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0_1       35.234        0.000                      0                   60        0.578        0.000                      0                   60  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0          83.375        0.000                      0                  503        2.275        0.000                      0                  503  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          83.375        0.000                      0                  503        2.092        0.000                      0                  503  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        83.375        0.000                      0                  503        2.092        0.000                      0                  503  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0_1        83.384        0.000                      0                  503        2.275        0.000                      0                  503  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk_100mhz
  To Clock:  i_clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.172ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[72][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.179ns  (logic 2.454ns (10.587%)  route 20.725ns (89.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.725    22.328    debuggerTop/video_output/D[4]
    SLICE_X28Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[72][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.669    38.252    debuggerTop/video_output/o_clk_25mhz
    SLICE_X28Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[72][12]/C
                         clock pessimism              0.480    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X28Y169        FDCE (Setup_fdce_C_D)       -0.095    38.500    debuggerTop/video_output/r_linebuffer2_reg[72][12]
  -------------------------------------------------------------------
                         required time                         38.500    
                         arrival time                         -22.328    
  -------------------------------------------------------------------
                         slack                                 16.172    

Slack (MET) :             16.198ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[78][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.180ns  (logic 2.454ns (10.587%)  route 20.726ns (89.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 38.250 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.726    22.329    debuggerTop/video_output/D[4]
    SLICE_X25Y172        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[78][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.667    38.250    debuggerTop/video_output/o_clk_25mhz
    SLICE_X25Y172        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[78][12]/C
                         clock pessimism              0.480    38.731    
                         clock uncertainty           -0.138    38.593    
    SLICE_X25Y172        FDCE (Setup_fdce_C_D)       -0.067    38.526    debuggerTop/video_output/r_linebuffer2_reg[78][12]
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                         -22.329    
  -------------------------------------------------------------------
                         slack                                 16.198    

Slack (MET) :             16.286ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[65][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.066ns  (logic 2.454ns (10.639%)  route 20.612ns (89.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.612    22.215    debuggerTop/video_output/D[4]
    SLICE_X27Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[65][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.670    38.253    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[65][12]/C
                         clock pessimism              0.480    38.734    
                         clock uncertainty           -0.138    38.596    
    SLICE_X27Y170        FDCE (Setup_fdce_C_D)       -0.095    38.501    debuggerTop/video_output/r_linebuffer2_reg[65][12]
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                         -22.215    
  -------------------------------------------------------------------
                         slack                                 16.286    

Slack (MET) :             16.298ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[107][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.056ns  (logic 2.454ns (10.644%)  route 20.602ns (89.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.255 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.602    22.205    debuggerTop/video_output/D[4]
    SLICE_X40Y162        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[107][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.672    38.255    debuggerTop/video_output/o_clk_25mhz
    SLICE_X40Y162        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[107][12]/C
                         clock pessimism              0.480    38.736    
                         clock uncertainty           -0.138    38.598    
    SLICE_X40Y162        FDCE (Setup_fdce_C_D)       -0.095    38.503    debuggerTop/video_output/r_linebuffer2_reg[107][12]
  -------------------------------------------------------------------
                         required time                         38.503    
                         arrival time                         -22.205    
  -------------------------------------------------------------------
                         slack                                 16.298    

Slack (MET) :             16.305ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[106][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.046ns  (logic 2.454ns (10.648%)  route 20.592ns (89.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.251 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.592    22.194    debuggerTop/video_output/D[4]
    SLICE_X45Y163        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[106][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.668    38.251    debuggerTop/video_output/o_clk_25mhz
    SLICE_X45Y163        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[106][12]/C
                         clock pessimism              0.480    38.732    
                         clock uncertainty           -0.138    38.594    
    SLICE_X45Y163        FDCE (Setup_fdce_C_D)       -0.095    38.499    debuggerTop/video_output/r_linebuffer2_reg[106][12]
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -22.194    
  -------------------------------------------------------------------
                         slack                                 16.305    

Slack (MET) :             16.306ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[110][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.049ns  (logic 2.454ns (10.647%)  route 20.595ns (89.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.255 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.595    22.198    debuggerTop/video_output/D[4]
    SLICE_X41Y162        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[110][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.672    38.255    debuggerTop/video_output/o_clk_25mhz
    SLICE_X41Y162        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[110][12]/C
                         clock pessimism              0.480    38.736    
                         clock uncertainty           -0.138    38.598    
    SLICE_X41Y162        FDCE (Setup_fdce_C_D)       -0.095    38.503    debuggerTop/video_output/r_linebuffer2_reg[110][12]
  -------------------------------------------------------------------
                         required time                         38.503    
                         arrival time                         -22.198    
  -------------------------------------------------------------------
                         slack                                 16.306    

Slack (MET) :             16.328ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[69][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.025ns  (logic 2.454ns (10.658%)  route 20.571ns (89.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.571    22.174    debuggerTop/video_output/D[4]
    SLICE_X26Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[69][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.670    38.253    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[69][12]/C
                         clock pessimism              0.480    38.734    
                         clock uncertainty           -0.138    38.596    
    SLICE_X26Y169        FDCE (Setup_fdce_C_D)       -0.095    38.501    debuggerTop/video_output/r_linebuffer2_reg[69][12]
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                         -22.174    
  -------------------------------------------------------------------
                         slack                                 16.328    

Slack (MET) :             16.328ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[74][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.052ns  (logic 2.454ns (10.645%)  route 20.598ns (89.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.598    22.201    debuggerTop/video_output/D[4]
    SLICE_X27Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[74][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.670    38.253    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[74][12]/C
                         clock pessimism              0.480    38.734    
                         clock uncertainty           -0.138    38.596    
    SLICE_X27Y169        FDCE (Setup_fdce_C_D)       -0.067    38.529    debuggerTop/video_output/r_linebuffer2_reg[74][12]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                         -22.201    
  -------------------------------------------------------------------
                         slack                                 16.328    

Slack (MET) :             16.349ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[103][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.049ns  (logic 2.454ns (10.647%)  route 20.595ns (89.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.251 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.595    22.198    debuggerTop/video_output/D[4]
    SLICE_X42Y163        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[103][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.668    38.251    debuggerTop/video_output/o_clk_25mhz
    SLICE_X42Y163        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[103][12]/C
                         clock pessimism              0.480    38.732    
                         clock uncertainty           -0.138    38.594    
    SLICE_X42Y163        FDCE (Setup_fdce_C_D)       -0.047    38.547    debuggerTop/video_output/r_linebuffer2_reg[103][12]
  -------------------------------------------------------------------
                         required time                         38.547    
                         arrival time                         -22.198    
  -------------------------------------------------------------------
                         slack                                 16.349    

Slack (MET) :             16.431ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[75][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.955ns  (logic 2.454ns (10.691%)  route 20.501ns (89.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 38.250 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.501    22.104    debuggerTop/video_output/D[4]
    SLICE_X27Y172        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[75][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.667    38.250    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y172        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[75][12]/C
                         clock pessimism              0.480    38.731    
                         clock uncertainty           -0.138    38.593    
    SLICE_X27Y172        FDCE (Setup_fdce_C_D)       -0.058    38.535    debuggerTop/video_output/r_linebuffer2_reg[75][12]
  -------------------------------------------------------------------
                         required time                         38.535    
                         arrival time                         -22.104    
  -------------------------------------------------------------------
                         slack                                 16.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_linebuffer_write_index_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer_write_index_reg[2]_rep/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.029%)  route 0.137ns (41.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.548    -0.616    debuggerTop/video_output/o_clk_25mhz
    SLICE_X59Y126        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  debuggerTop/video_output/r_linebuffer_write_index_reg[1]_rep/Q
                         net (fo=127, routed)         0.137    -0.338    debuggerTop/video_output/r_linebuffer_write_index_reg[1]_rep_n_2
    SLICE_X58Y126        LUT4 (Prop_lut4_I3_O)        0.048    -0.290 r  debuggerTop/video_output/r_linebuffer_write_index[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.290    debuggerTop/video_output/r_linebuffer_write_index[2]_rep_i_1_n_2
    SLICE_X58Y126        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/video_output/o_clk_25mhz
    SLICE_X58Y126        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[2]_rep/C
                         clock pessimism              0.254    -0.603    
    SLICE_X58Y126        FDCE (Hold_fdce_C_D)         0.133    -0.470    debuggerTop/video_output/r_linebuffer_write_index_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.993%)  route 0.171ns (51.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.571    -0.593    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X34Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.171    -0.259    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X38Y97         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.841    -0.832    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X38Y97         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.275    -0.557    
    SLICE_X38Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.440    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.572    -0.592    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.464 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/Q
                         net (fo=1, routed)           0.052    -0.412    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[1]
    SLICE_X33Y97         LUT3 (Prop_lut3_I0_O)        0.098    -0.314 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1/O
                         net (fo=1, routed)           0.000    -0.314    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0
    SLICE_X33Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.238    -0.592    
    SLICE_X33Y97         FDRE (Hold_fdre_C_D)         0.092    -0.500    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.548    -0.616    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  debuggerTop/vga_generator/r_x_reg[5]/Q
                         net (fo=142, routed)         0.121    -0.354    debuggerTop/vga_generator/Q[4]
    SLICE_X52Y128        LUT4 (Prop_lut4_I2_O)        0.045    -0.309 r  debuggerTop/vga_generator/r_x[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    debuggerTop/vga_generator/r_x[7]
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X52Y128        FDCE (Hold_fdce_C_D)         0.092    -0.511    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.781%)  route 0.137ns (49.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.571    -0.593    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.137    -0.316    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X32Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.842    -0.831    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.238    -0.593    
    SLICE_X32Y96         FDRE (Hold_fdre_C_D)         0.072    -0.521    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.226ns (64.715%)  route 0.123ns (35.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.572    -0.592    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=2, routed)           0.123    -0.341    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X31Y94         LUT5 (Prop_lut5_I0_O)        0.098    -0.243 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[3]
    SLICE_X31Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.842    -0.831    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism              0.275    -0.556    
    SLICE_X31Y94         FDRE (Hold_fdre_C_D)         0.092    -0.464    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.141%)  route 0.193ns (50.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.551    -0.613    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X49Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  debuggerTop/vga_generator/r_y_reg[1]/Q
                         net (fo=12, routed)          0.193    -0.280    debuggerTop/vga_generator/r_y_reg[10]_0[0]
    SLICE_X50Y129        LUT6 (Prop_lut6_I4_O)        0.045    -0.235 r  debuggerTop/vga_generator/r_y[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    debuggerTop/vga_generator/r_y[9]_i_1_n_2
    SLICE_X50Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.818    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
                         clock pessimism              0.275    -0.580    
    SLICE_X50Y129        FDCE (Hold_fdce_C_D)         0.121    -0.459    debuggerTop/vga_generator/r_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.403%)  route 0.132ns (41.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.571    -0.593    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.132    -0.320    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X33Y96         LUT6 (Prop_lut6_I4_O)        0.045    -0.275 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X33Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.842    -0.831    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.238    -0.593    
    SLICE_X33Y96         FDRE (Hold_fdre_C_D)         0.092    -0.501    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.572    -0.592    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.345    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X32Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X32Y97         FDRE (Hold_fdre_C_D)         0.017    -0.575    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.572    -0.592    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X33Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.345    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[1]
    SLICE_X33Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X33Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X33Y97         FDRE (Hold_fdre_C_D)         0.017    -0.575    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X0Y36     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X31Y139    debuggerTop/video_output/r_linebuffer0_reg[33][13]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X34Y144    debuggerTop/video_output/r_linebuffer0_reg[33][14]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X31Y139    debuggerTop/video_output/r_linebuffer0_reg[33][15]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X31Y139    debuggerTop/video_output/r_linebuffer0_reg[33][20]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X31Y139    debuggerTop/video_output/r_linebuffer0_reg[33][21]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X31Y139    debuggerTop/video_output/r_linebuffer0_reg[33][22]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X39Y138    debuggerTop/video_output/r_linebuffer0_reg[33][23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X38Y97     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X38Y97     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X60Y129    debuggerTop/vga_generator/r_x_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X52Y129    debuggerTop/vga_generator/r_x_reg[1]_rep__10/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X52Y129    debuggerTop/vga_generator/r_x_reg[1]_rep__11/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X52Y129    debuggerTop/vga_generator/r_x_reg[1]_rep__12/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X60Y129    debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X50Y128    debuggerTop/vga_generator/r_y_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X49Y129    debuggerTop/vga_generator/r_y_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X51Y128    debuggerTop/vga_generator/r_y_reg[5]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X38Y97     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X38Y97     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X31Y139    debuggerTop/video_output/r_linebuffer0_reg[33][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X34Y144    debuggerTop/video_output/r_linebuffer0_reg[33][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X31Y139    debuggerTop/video_output/r_linebuffer0_reg[33][15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X31Y139    debuggerTop/video_output/r_linebuffer0_reg[33][20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X31Y139    debuggerTop/video_output/r_linebuffer0_reg[33][21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X31Y139    debuggerTop/video_output/r_linebuffer0_reg[33][22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X39Y138    debuggerTop/video_output/r_linebuffer0_reg[33][23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X34Y144    debuggerTop/video_output/r_linebuffer0_reg[33][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       28.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.365ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        66.473ns  (logic 11.363ns (17.094%)  route 55.110ns (82.906%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 183.757 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          3.174   158.124    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X3Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.629   183.757    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.238    
                         clock uncertainty           -0.183   184.055    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.489    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.489    
                         arrival time                        -158.124    
  -------------------------------------------------------------------
                         slack                                 25.365    

Slack (MET) :             25.702ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        66.135ns  (logic 11.363ns (17.181%)  route 54.772ns (82.818%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 183.756 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.836   157.786    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X3Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.628   183.756    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.237    
                         clock uncertainty           -0.183   184.054    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.488    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.488    
                         arrival time                        -157.786    
  -------------------------------------------------------------------
                         slack                                 25.702    

Slack (MET) :             25.864ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.962ns  (logic 11.363ns (17.227%)  route 54.598ns (82.773%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 183.744 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.662   157.612    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y22         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616   183.744    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y22         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.225    
                         clock uncertainty           -0.183   184.042    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.476    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.476    
                         arrival time                        -157.612    
  -------------------------------------------------------------------
                         slack                                 25.864    

Slack (MET) :             26.042ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.787ns  (logic 11.363ns (17.272%)  route 54.424ns (82.728%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 183.748 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.488   157.437    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.620   183.748    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.229    
                         clock uncertainty           -0.183   184.046    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.480    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.480    
                         arrival time                        -157.438    
  -------------------------------------------------------------------
                         slack                                 26.042    

Slack (MET) :             26.200ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.541ns  (logic 11.363ns (17.337%)  route 54.178ns (82.663%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 183.660 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.242   157.191    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y22         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.532   183.660    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.141    
                         clock uncertainty           -0.183   183.958    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.392    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.392    
                         arrival time                        -157.191    
  -------------------------------------------------------------------
                         slack                                 26.200    

Slack (MET) :             26.367ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.463ns  (logic 11.363ns (17.358%)  route 54.100ns (82.642%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 183.749 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.164   157.113    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.621   183.749    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.230    
                         clock uncertainty           -0.183   184.047    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.481    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.481    
                         arrival time                        -157.114    
  -------------------------------------------------------------------
                         slack                                 26.367    

Slack (MET) :             26.382ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.562ns  (logic 11.239ns (17.143%)  route 54.323ns (82.857%))
  Logic Levels:           70  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=29)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 183.855 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.639   154.182    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124   154.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_17/O
                         net (fo=16, routed)          2.906   157.212    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y6          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.727   183.855    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.343    
                         clock uncertainty           -0.183   184.160    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.594    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.594    
                         arrival time                        -157.212    
  -------------------------------------------------------------------
                         slack                                 26.382    

Slack (MET) :             26.422ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.504ns  (logic 11.363ns (17.347%)  route 54.141ns (82.653%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 183.767 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.205   157.155    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.639   183.767    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559   184.326    
                         clock uncertainty           -0.183   184.143    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.577    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.577    
                         arrival time                        -157.155    
  -------------------------------------------------------------------
                         slack                                 26.422    

Slack (MET) :             26.461ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.487ns  (logic 11.239ns (17.162%)  route 54.248ns (82.838%))
  Logic Levels:           70  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=29)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 183.859 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.639   154.182    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124   154.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_17/O
                         net (fo=16, routed)          2.831   157.137    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y7          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.731   183.859    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.347    
                         clock uncertainty           -0.183   184.164    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.598    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.598    
                         arrival time                        -157.137    
  -------------------------------------------------------------------
                         slack                                 26.461    

Slack (MET) :             26.542ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.203ns  (logic 11.363ns (17.427%)  route 53.840ns (82.573%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 183.664 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          1.904   156.853    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.536   183.664    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.145    
                         clock uncertainty           -0.183   183.962    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.396    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.396    
                         arrival time                        -156.853    
  -------------------------------------------------------------------
                         slack                                 26.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.116ns (6.771%)  route 1.597ns (93.229%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.701    -0.463    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X76Y74         LUT6 (Prop_lut6_I4_O)        0.045    -0.418 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_3/O
                         net (fo=8, routed)           0.397    -0.021    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_3_n_2
    SLICE_X75Y72         LUT6 (Prop_lut6_I5_O)        0.045     0.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[1]_i_1/O
                         net (fo=1, routed)           0.000     0.024    debuggerTop/nes/cpu2A03/cpu6502/alu/D[1]
    SLICE_X75Y72         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.857    -0.816    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X75Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/C
                         clock pessimism              0.557    -0.260    
                         clock uncertainty            0.183    -0.077    
    SLICE_X75Y72         FDCE (Hold_fdce_C_D)         0.091     0.014    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.116ns (6.569%)  route 1.650ns (93.431%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.701    -0.463    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X76Y74         LUT6 (Prop_lut6_I4_O)        0.045    -0.418 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_3/O
                         net (fo=8, routed)           0.450     0.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_3_n_2
    SLICE_X77Y70         LUT6 (Prop_lut6_I5_O)        0.045     0.077 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[4]_i_1/O
                         net (fo=1, routed)           0.000     0.077    debuggerTop/nes/cpu2A03/cpu6502/alu/D[4]
    SLICE_X77Y70         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.859    -0.814    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X77Y70         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.183    -0.075    
    SLICE_X77Y70         FDCE (Hold_fdce_C_D)         0.091     0.016    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.728ns  (logic 0.116ns (6.712%)  route 1.612ns (93.288%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 91.730 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.794    92.205    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X69Y69         LUT5 (Prop_lut5_I1_O)        0.045    92.250 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.168    92.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X71Y70         LUT6 (Prop_lut6_I4_O)        0.045    92.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           0.151    92.614    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]_0[2]
    SLICE_X71Y70         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.829    91.730    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X71Y70         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.287    
                         clock uncertainty            0.183    92.470    
    SLICE_X71Y70         FDCE (Hold_fdce_C_D)         0.077    92.547    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.547    
                         arrival time                          92.614    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.777ns  (logic 0.116ns (6.527%)  route 1.661ns (93.473%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns = ( 91.755 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.825    92.235    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X80Y76         LUT6 (Prop_lut6_I3_O)        0.045    92.280 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_c_i_4/O
                         net (fo=1, routed)           0.338    92.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_c_i_4_n_2
    SLICE_X75Y75         LUT6 (Prop_lut6_I4_O)        0.045    92.663 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_c_i_1/O
                         net (fo=1, routed)           0.000    92.663    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg_1
    SLICE_X75Y75         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.854    91.755    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X75Y75         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.312    
                         clock uncertainty            0.183    92.495    
    SLICE_X75Y75         FDCE (Hold_fdce_C_D)         0.099    92.594    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg
  -------------------------------------------------------------------
                         required time                        -92.594    
                         arrival time                          92.663    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.778ns  (logic 0.116ns (6.524%)  route 1.662ns (93.477%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns = ( 91.755 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.682    92.093    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X77Y76         LUT6 (Prop_lut6_I4_O)        0.045    92.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_2/O
                         net (fo=2, routed)           0.481    92.619    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_n_reg_1
    SLICE_X73Y77         LUT6 (Prop_lut6_I1_O)        0.045    92.664 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_n_i_1/O
                         net (fo=1, routed)           0.000    92.664    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_4
    SLICE_X73Y77         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.854    91.755    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X73Y77         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.312    
                         clock uncertainty            0.183    92.495    
    SLICE_X73Y77         FDCE (Hold_fdce_C_D)         0.098    92.593    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg
  -------------------------------------------------------------------
                         required time                        -92.593    
                         arrival time                          92.664    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.116ns (6.471%)  route 1.677ns (93.529%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.701    -0.463    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X76Y74         LUT6 (Prop_lut6_I4_O)        0.045    -0.418 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_3/O
                         net (fo=8, routed)           0.477     0.059    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_3_n_2
    SLICE_X75Y70         LUT6 (Prop_lut6_I5_O)        0.045     0.104 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_1/O
                         net (fo=1, routed)           0.000     0.104    debuggerTop/nes/cpu2A03/cpu6502/alu/D[7]
    SLICE_X75Y70         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.859    -0.814    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X75Y70         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.183    -0.075    
    SLICE_X75Y70         FDCE (Hold_fdce_C_D)         0.092     0.017    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.763ns  (logic 0.116ns (6.578%)  route 1.647ns (93.422%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 91.729 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.794    92.205    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X69Y69         LUT5 (Prop_lut5_I1_O)        0.045    92.250 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.168    92.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X71Y70         LUT6 (Prop_lut6_I4_O)        0.045    92.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           0.186    92.649    debuggerTop/nes/cpu2A03/cpu6502/ac/D[3]
    SLICE_X70Y71         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.828    91.729    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X70Y71         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.286    
                         clock uncertainty            0.183    92.469    
    SLICE_X70Y71         FDCE (Hold_fdce_C_D)         0.067    92.536    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.536    
                         arrival time                          92.649    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.788ns  (logic 0.116ns (6.486%)  route 1.672ns (93.514%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 91.731 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.794    92.205    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X69Y69         LUT5 (Prop_lut5_I1_O)        0.045    92.250 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.168    92.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X71Y70         LUT6 (Prop_lut6_I4_O)        0.045    92.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           0.211    92.674    debuggerTop/nes/cpu2A03/cpu6502/s/D[3]
    SLICE_X71Y69         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.830    91.731    debuggerTop/nes/cpu2A03/cpu6502/s/o_clk_5mhz
    SLICE_X71Y69         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.288    
                         clock uncertainty            0.183    92.471    
    SLICE_X71Y69         FDCE (Hold_fdce_C_D)         0.073    92.544    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.544    
                         arrival time                          92.674    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.116ns (6.452%)  route 1.682ns (93.548%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.789    -0.375    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X68Y68         LUT5 (Prop_lut5_I1_O)        0.045    -0.330 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.216    -0.113    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.045    -0.068 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.178     0.109    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[4]
    SLICE_X68Y66         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X68Y66         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.183    -0.101    
    SLICE_X68Y66         FDCE (Hold_fdce_C_D)         0.066    -0.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.116ns (6.170%)  route 1.764ns (93.830%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.701    -0.463    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X76Y74         LUT6 (Prop_lut6_I4_O)        0.045    -0.418 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_3/O
                         net (fo=8, routed)           0.564     0.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_3_n_2
    SLICE_X74Y71         LUT5 (Prop_lut5_I4_O)        0.045     0.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[0]_i_1/O
                         net (fo=1, routed)           0.000     0.191    debuggerTop/nes/cpu2A03/cpu6502/alu/D[0]
    SLICE_X74Y71         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.858    -0.815    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X74Y71         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.557    -0.259    
                         clock uncertainty            0.183    -0.076    
    SLICE_X74Y71         FDCE (Hold_fdce_C_D)         0.120     0.044    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0
Waveform(ns):       { 0.000 92.574 }
Period(ns):         185.149
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y13     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y16     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y4      debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y11     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y10     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y16     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y22     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y14     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y19     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y5      debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       185.149     28.211     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X14Y97     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X14Y97     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X14Y97     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X14Y97     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X62Y93     debuggerTop/nes/ppu/r_oam_reg[104][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X59Y93     debuggerTop/nes/ppu/r_oam_reg[104][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X59Y93     debuggerTop/nes/ppu/r_oam_reg[104][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X62Y93     debuggerTop/nes/ppu/r_oam_reg[104][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X59Y93     debuggerTop/nes/ppu/r_oam_reg[104][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X59Y93     debuggerTop/nes/ppu/r_oam_reg[104][3]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X14Y97     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X14Y97     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X14Y97     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X14Y97     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X62Y93     debuggerTop/nes/ppu/r_oam_reg[104][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X62Y93     debuggerTop/nes/ppu/r_oam_reg[104][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X62Y93     debuggerTop/nes/ppu/r_oam_reg[104][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X62Y93     debuggerTop/nes/ppu/r_oam_reg[104][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X62Y93     debuggerTop/nes/ppu/r_oam_reg[104][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X62Y95     debuggerTop/nes/ppu/r_oam_reg[105][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.178ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[72][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.179ns  (logic 2.454ns (10.587%)  route 20.725ns (89.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.725    22.328    debuggerTop/video_output/D[4]
    SLICE_X28Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[72][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.669    38.252    debuggerTop/video_output/o_clk_25mhz
    SLICE_X28Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[72][12]/C
                         clock pessimism              0.480    38.733    
                         clock uncertainty           -0.132    38.601    
    SLICE_X28Y169        FDCE (Setup_fdce_C_D)       -0.095    38.506    debuggerTop/video_output/r_linebuffer2_reg[72][12]
  -------------------------------------------------------------------
                         required time                         38.506    
                         arrival time                         -22.328    
  -------------------------------------------------------------------
                         slack                                 16.178    

Slack (MET) :             16.203ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[78][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.180ns  (logic 2.454ns (10.587%)  route 20.726ns (89.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 38.250 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.726    22.329    debuggerTop/video_output/D[4]
    SLICE_X25Y172        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[78][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.667    38.250    debuggerTop/video_output/o_clk_25mhz
    SLICE_X25Y172        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[78][12]/C
                         clock pessimism              0.480    38.731    
                         clock uncertainty           -0.132    38.599    
    SLICE_X25Y172        FDCE (Setup_fdce_C_D)       -0.067    38.532    debuggerTop/video_output/r_linebuffer2_reg[78][12]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                         -22.329    
  -------------------------------------------------------------------
                         slack                                 16.203    

Slack (MET) :             16.292ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[65][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.066ns  (logic 2.454ns (10.639%)  route 20.612ns (89.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.612    22.215    debuggerTop/video_output/D[4]
    SLICE_X27Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[65][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.670    38.253    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[65][12]/C
                         clock pessimism              0.480    38.734    
                         clock uncertainty           -0.132    38.602    
    SLICE_X27Y170        FDCE (Setup_fdce_C_D)       -0.095    38.507    debuggerTop/video_output/r_linebuffer2_reg[65][12]
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                         -22.215    
  -------------------------------------------------------------------
                         slack                                 16.292    

Slack (MET) :             16.304ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[107][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.056ns  (logic 2.454ns (10.644%)  route 20.602ns (89.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.255 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.602    22.205    debuggerTop/video_output/D[4]
    SLICE_X40Y162        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[107][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.672    38.255    debuggerTop/video_output/o_clk_25mhz
    SLICE_X40Y162        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[107][12]/C
                         clock pessimism              0.480    38.736    
                         clock uncertainty           -0.132    38.604    
    SLICE_X40Y162        FDCE (Setup_fdce_C_D)       -0.095    38.509    debuggerTop/video_output/r_linebuffer2_reg[107][12]
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                         -22.205    
  -------------------------------------------------------------------
                         slack                                 16.304    

Slack (MET) :             16.310ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[106][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.046ns  (logic 2.454ns (10.648%)  route 20.592ns (89.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.251 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.592    22.194    debuggerTop/video_output/D[4]
    SLICE_X45Y163        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[106][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.668    38.251    debuggerTop/video_output/o_clk_25mhz
    SLICE_X45Y163        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[106][12]/C
                         clock pessimism              0.480    38.732    
                         clock uncertainty           -0.132    38.600    
    SLICE_X45Y163        FDCE (Setup_fdce_C_D)       -0.095    38.505    debuggerTop/video_output/r_linebuffer2_reg[106][12]
  -------------------------------------------------------------------
                         required time                         38.505    
                         arrival time                         -22.194    
  -------------------------------------------------------------------
                         slack                                 16.310    

Slack (MET) :             16.311ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[110][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.049ns  (logic 2.454ns (10.647%)  route 20.595ns (89.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.255 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.595    22.198    debuggerTop/video_output/D[4]
    SLICE_X41Y162        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[110][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.672    38.255    debuggerTop/video_output/o_clk_25mhz
    SLICE_X41Y162        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[110][12]/C
                         clock pessimism              0.480    38.736    
                         clock uncertainty           -0.132    38.604    
    SLICE_X41Y162        FDCE (Setup_fdce_C_D)       -0.095    38.509    debuggerTop/video_output/r_linebuffer2_reg[110][12]
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                         -22.198    
  -------------------------------------------------------------------
                         slack                                 16.311    

Slack (MET) :             16.333ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[69][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.025ns  (logic 2.454ns (10.658%)  route 20.571ns (89.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.571    22.174    debuggerTop/video_output/D[4]
    SLICE_X26Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[69][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.670    38.253    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[69][12]/C
                         clock pessimism              0.480    38.734    
                         clock uncertainty           -0.132    38.602    
    SLICE_X26Y169        FDCE (Setup_fdce_C_D)       -0.095    38.507    debuggerTop/video_output/r_linebuffer2_reg[69][12]
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                         -22.174    
  -------------------------------------------------------------------
                         slack                                 16.333    

Slack (MET) :             16.334ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[74][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.052ns  (logic 2.454ns (10.645%)  route 20.598ns (89.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.598    22.201    debuggerTop/video_output/D[4]
    SLICE_X27Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[74][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.670    38.253    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[74][12]/C
                         clock pessimism              0.480    38.734    
                         clock uncertainty           -0.132    38.602    
    SLICE_X27Y169        FDCE (Setup_fdce_C_D)       -0.067    38.535    debuggerTop/video_output/r_linebuffer2_reg[74][12]
  -------------------------------------------------------------------
                         required time                         38.535    
                         arrival time                         -22.201    
  -------------------------------------------------------------------
                         slack                                 16.334    

Slack (MET) :             16.354ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[103][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.049ns  (logic 2.454ns (10.647%)  route 20.595ns (89.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.251 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.595    22.198    debuggerTop/video_output/D[4]
    SLICE_X42Y163        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[103][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.668    38.251    debuggerTop/video_output/o_clk_25mhz
    SLICE_X42Y163        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[103][12]/C
                         clock pessimism              0.480    38.732    
                         clock uncertainty           -0.132    38.600    
    SLICE_X42Y163        FDCE (Setup_fdce_C_D)       -0.047    38.553    debuggerTop/video_output/r_linebuffer2_reg[103][12]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -22.198    
  -------------------------------------------------------------------
                         slack                                 16.354    

Slack (MET) :             16.437ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[75][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.955ns  (logic 2.454ns (10.691%)  route 20.501ns (89.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 38.250 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.501    22.104    debuggerTop/video_output/D[4]
    SLICE_X27Y172        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[75][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.667    38.250    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y172        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[75][12]/C
                         clock pessimism              0.480    38.731    
                         clock uncertainty           -0.132    38.599    
    SLICE_X27Y172        FDCE (Setup_fdce_C_D)       -0.058    38.541    debuggerTop/video_output/r_linebuffer2_reg[75][12]
  -------------------------------------------------------------------
                         required time                         38.541    
                         arrival time                         -22.104    
  -------------------------------------------------------------------
                         slack                                 16.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_linebuffer_write_index_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer_write_index_reg[2]_rep/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.029%)  route 0.137ns (41.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.548    -0.616    debuggerTop/video_output/o_clk_25mhz
    SLICE_X59Y126        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  debuggerTop/video_output/r_linebuffer_write_index_reg[1]_rep/Q
                         net (fo=127, routed)         0.137    -0.338    debuggerTop/video_output/r_linebuffer_write_index_reg[1]_rep_n_2
    SLICE_X58Y126        LUT4 (Prop_lut4_I3_O)        0.048    -0.290 r  debuggerTop/video_output/r_linebuffer_write_index[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.290    debuggerTop/video_output/r_linebuffer_write_index[2]_rep_i_1_n_2
    SLICE_X58Y126        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/video_output/o_clk_25mhz
    SLICE_X58Y126        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[2]_rep/C
                         clock pessimism              0.254    -0.603    
    SLICE_X58Y126        FDCE (Hold_fdce_C_D)         0.133    -0.470    debuggerTop/video_output/r_linebuffer_write_index_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.993%)  route 0.171ns (51.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.571    -0.593    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X34Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.171    -0.259    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X38Y97         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.841    -0.832    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X38Y97         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.275    -0.557    
    SLICE_X38Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.440    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.572    -0.592    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.464 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/Q
                         net (fo=1, routed)           0.052    -0.412    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[1]
    SLICE_X33Y97         LUT3 (Prop_lut3_I0_O)        0.098    -0.314 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1/O
                         net (fo=1, routed)           0.000    -0.314    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0
    SLICE_X33Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.238    -0.592    
    SLICE_X33Y97         FDRE (Hold_fdre_C_D)         0.092    -0.500    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.548    -0.616    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  debuggerTop/vga_generator/r_x_reg[5]/Q
                         net (fo=142, routed)         0.121    -0.354    debuggerTop/vga_generator/Q[4]
    SLICE_X52Y128        LUT4 (Prop_lut4_I2_O)        0.045    -0.309 r  debuggerTop/vga_generator/r_x[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    debuggerTop/vga_generator/r_x[7]
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X52Y128        FDCE (Hold_fdce_C_D)         0.092    -0.511    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.781%)  route 0.137ns (49.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.571    -0.593    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.137    -0.316    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X32Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.842    -0.831    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.238    -0.593    
    SLICE_X32Y96         FDRE (Hold_fdre_C_D)         0.072    -0.521    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.226ns (64.715%)  route 0.123ns (35.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.572    -0.592    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=2, routed)           0.123    -0.341    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X31Y94         LUT5 (Prop_lut5_I0_O)        0.098    -0.243 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[3]
    SLICE_X31Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.842    -0.831    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism              0.275    -0.556    
    SLICE_X31Y94         FDRE (Hold_fdre_C_D)         0.092    -0.464    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.141%)  route 0.193ns (50.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.551    -0.613    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X49Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  debuggerTop/vga_generator/r_y_reg[1]/Q
                         net (fo=12, routed)          0.193    -0.280    debuggerTop/vga_generator/r_y_reg[10]_0[0]
    SLICE_X50Y129        LUT6 (Prop_lut6_I4_O)        0.045    -0.235 r  debuggerTop/vga_generator/r_y[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    debuggerTop/vga_generator/r_y[9]_i_1_n_2
    SLICE_X50Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.818    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
                         clock pessimism              0.275    -0.580    
    SLICE_X50Y129        FDCE (Hold_fdce_C_D)         0.121    -0.459    debuggerTop/vga_generator/r_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.403%)  route 0.132ns (41.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.571    -0.593    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.132    -0.320    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X33Y96         LUT6 (Prop_lut6_I4_O)        0.045    -0.275 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X33Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.842    -0.831    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.238    -0.593    
    SLICE_X33Y96         FDRE (Hold_fdre_C_D)         0.092    -0.501    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.572    -0.592    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.345    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X32Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X32Y97         FDRE (Hold_fdre_C_D)         0.017    -0.575    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.572    -0.592    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X33Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.345    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[1]
    SLICE_X33Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X33Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X33Y97         FDRE (Hold_fdre_C_D)         0.017    -0.575    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X0Y36     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X31Y139    debuggerTop/video_output/r_linebuffer0_reg[33][13]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X34Y144    debuggerTop/video_output/r_linebuffer0_reg[33][14]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X31Y139    debuggerTop/video_output/r_linebuffer0_reg[33][15]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X31Y139    debuggerTop/video_output/r_linebuffer0_reg[33][20]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X31Y139    debuggerTop/video_output/r_linebuffer0_reg[33][21]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X31Y139    debuggerTop/video_output/r_linebuffer0_reg[33][22]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X39Y138    debuggerTop/video_output/r_linebuffer0_reg[33][23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X38Y97     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X38Y97     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X60Y129    debuggerTop/vga_generator/r_x_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X52Y129    debuggerTop/vga_generator/r_x_reg[1]_rep__10/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X52Y129    debuggerTop/vga_generator/r_x_reg[1]_rep__11/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X52Y129    debuggerTop/vga_generator/r_x_reg[1]_rep__12/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X60Y129    debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X50Y128    debuggerTop/vga_generator/r_y_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X49Y129    debuggerTop/vga_generator/r_y_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X51Y128    debuggerTop/vga_generator/r_y_reg[5]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X38Y97     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X38Y97     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X31Y139    debuggerTop/video_output/r_linebuffer0_reg[33][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X34Y144    debuggerTop/video_output/r_linebuffer0_reg[33][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X31Y139    debuggerTop/video_output/r_linebuffer0_reg[33][15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X31Y139    debuggerTop/video_output/r_linebuffer0_reg[33][20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X31Y139    debuggerTop/video_output/r_linebuffer0_reg[33][21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X31Y139    debuggerTop/video_output/r_linebuffer0_reg[33][22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X39Y138    debuggerTop/video_output/r_linebuffer0_reg[33][23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X34Y144    debuggerTop/video_output/r_linebuffer0_reg[33][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       25.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       28.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.374ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        66.473ns  (logic 11.363ns (17.094%)  route 55.110ns (82.906%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 183.757 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          3.174   158.124    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X3Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.629   183.757    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.238    
                         clock uncertainty           -0.174   184.064    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.498    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.498    
                         arrival time                        -158.124    
  -------------------------------------------------------------------
                         slack                                 25.374    

Slack (MET) :             25.711ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        66.135ns  (logic 11.363ns (17.181%)  route 54.772ns (82.818%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 183.756 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.836   157.786    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X3Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.628   183.756    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.237    
                         clock uncertainty           -0.174   184.063    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.497    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.497    
                         arrival time                        -157.786    
  -------------------------------------------------------------------
                         slack                                 25.711    

Slack (MET) :             25.872ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.962ns  (logic 11.363ns (17.227%)  route 54.598ns (82.773%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 183.744 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.662   157.612    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y22         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616   183.744    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y22         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.225    
                         clock uncertainty           -0.174   184.051    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.485    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.485    
                         arrival time                        -157.612    
  -------------------------------------------------------------------
                         slack                                 25.872    

Slack (MET) :             26.051ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.787ns  (logic 11.363ns (17.272%)  route 54.424ns (82.728%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 183.748 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.488   157.437    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.620   183.748    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.229    
                         clock uncertainty           -0.174   184.055    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.489    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.489    
                         arrival time                        -157.438    
  -------------------------------------------------------------------
                         slack                                 26.051    

Slack (MET) :             26.209ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.541ns  (logic 11.363ns (17.337%)  route 54.178ns (82.663%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 183.660 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.242   157.191    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y22         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.532   183.660    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.141    
                         clock uncertainty           -0.174   183.967    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.401    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.401    
                         arrival time                        -157.191    
  -------------------------------------------------------------------
                         slack                                 26.209    

Slack (MET) :             26.376ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.463ns  (logic 11.363ns (17.358%)  route 54.100ns (82.642%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 183.749 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.164   157.113    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.621   183.749    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.230    
                         clock uncertainty           -0.174   184.056    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.490    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.490    
                         arrival time                        -157.114    
  -------------------------------------------------------------------
                         slack                                 26.376    

Slack (MET) :             26.390ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.562ns  (logic 11.239ns (17.143%)  route 54.323ns (82.857%))
  Logic Levels:           70  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=29)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 183.855 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.639   154.182    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124   154.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_17/O
                         net (fo=16, routed)          2.906   157.212    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y6          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.727   183.855    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.343    
                         clock uncertainty           -0.174   184.169    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.603    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.603    
                         arrival time                        -157.212    
  -------------------------------------------------------------------
                         slack                                 26.390    

Slack (MET) :             26.431ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.504ns  (logic 11.363ns (17.347%)  route 54.141ns (82.653%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 183.767 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.205   157.155    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.639   183.767    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559   184.326    
                         clock uncertainty           -0.174   184.152    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.586    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.586    
                         arrival time                        -157.155    
  -------------------------------------------------------------------
                         slack                                 26.431    

Slack (MET) :             26.469ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.487ns  (logic 11.239ns (17.162%)  route 54.248ns (82.838%))
  Logic Levels:           70  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=29)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 183.859 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.639   154.182    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124   154.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_17/O
                         net (fo=16, routed)          2.831   157.137    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y7          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.731   183.859    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.347    
                         clock uncertainty           -0.174   184.173    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.607    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.607    
                         arrival time                        -157.137    
  -------------------------------------------------------------------
                         slack                                 26.469    

Slack (MET) :             26.551ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.203ns  (logic 11.363ns (17.427%)  route 53.840ns (82.573%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 183.664 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          1.904   156.853    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.536   183.664    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.145    
                         clock uncertainty           -0.174   183.971    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.405    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.405    
                         arrival time                        -156.853    
  -------------------------------------------------------------------
                         slack                                 26.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.116ns (6.771%)  route 1.597ns (93.229%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.701    -0.463    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X76Y74         LUT6 (Prop_lut6_I4_O)        0.045    -0.418 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_3/O
                         net (fo=8, routed)           0.397    -0.021    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_3_n_2
    SLICE_X75Y72         LUT6 (Prop_lut6_I5_O)        0.045     0.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[1]_i_1/O
                         net (fo=1, routed)           0.000     0.024    debuggerTop/nes/cpu2A03/cpu6502/alu/D[1]
    SLICE_X75Y72         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.857    -0.816    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X75Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/C
                         clock pessimism              0.557    -0.260    
                         clock uncertainty            0.174    -0.086    
    SLICE_X75Y72         FDCE (Hold_fdce_C_D)         0.091     0.005    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.116ns (6.569%)  route 1.650ns (93.431%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.701    -0.463    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X76Y74         LUT6 (Prop_lut6_I4_O)        0.045    -0.418 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_3/O
                         net (fo=8, routed)           0.450     0.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_3_n_2
    SLICE_X77Y70         LUT6 (Prop_lut6_I5_O)        0.045     0.077 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[4]_i_1/O
                         net (fo=1, routed)           0.000     0.077    debuggerTop/nes/cpu2A03/cpu6502/alu/D[4]
    SLICE_X77Y70         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.859    -0.814    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X77Y70         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.174    -0.084    
    SLICE_X77Y70         FDCE (Hold_fdce_C_D)         0.091     0.007    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.728ns  (logic 0.116ns (6.712%)  route 1.612ns (93.288%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 91.730 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.794    92.205    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X69Y69         LUT5 (Prop_lut5_I1_O)        0.045    92.250 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.168    92.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X71Y70         LUT6 (Prop_lut6_I4_O)        0.045    92.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           0.151    92.614    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]_0[2]
    SLICE_X71Y70         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.829    91.730    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X71Y70         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.287    
                         clock uncertainty            0.174    92.461    
    SLICE_X71Y70         FDCE (Hold_fdce_C_D)         0.077    92.538    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.538    
                         arrival time                          92.614    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.777ns  (logic 0.116ns (6.527%)  route 1.661ns (93.473%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns = ( 91.755 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.825    92.235    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X80Y76         LUT6 (Prop_lut6_I3_O)        0.045    92.280 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_c_i_4/O
                         net (fo=1, routed)           0.338    92.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_c_i_4_n_2
    SLICE_X75Y75         LUT6 (Prop_lut6_I4_O)        0.045    92.663 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_c_i_1/O
                         net (fo=1, routed)           0.000    92.663    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg_1
    SLICE_X75Y75         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.854    91.755    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X75Y75         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.312    
                         clock uncertainty            0.174    92.486    
    SLICE_X75Y75         FDCE (Hold_fdce_C_D)         0.099    92.585    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg
  -------------------------------------------------------------------
                         required time                        -92.585    
                         arrival time                          92.663    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.778ns  (logic 0.116ns (6.524%)  route 1.662ns (93.477%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns = ( 91.755 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.682    92.093    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X77Y76         LUT6 (Prop_lut6_I4_O)        0.045    92.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_2/O
                         net (fo=2, routed)           0.481    92.619    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_n_reg_1
    SLICE_X73Y77         LUT6 (Prop_lut6_I1_O)        0.045    92.664 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_n_i_1/O
                         net (fo=1, routed)           0.000    92.664    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_4
    SLICE_X73Y77         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.854    91.755    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X73Y77         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.312    
                         clock uncertainty            0.174    92.486    
    SLICE_X73Y77         FDCE (Hold_fdce_C_D)         0.098    92.584    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg
  -------------------------------------------------------------------
                         required time                        -92.584    
                         arrival time                          92.664    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.116ns (6.471%)  route 1.677ns (93.529%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.701    -0.463    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X76Y74         LUT6 (Prop_lut6_I4_O)        0.045    -0.418 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_3/O
                         net (fo=8, routed)           0.477     0.059    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_3_n_2
    SLICE_X75Y70         LUT6 (Prop_lut6_I5_O)        0.045     0.104 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_1/O
                         net (fo=1, routed)           0.000     0.104    debuggerTop/nes/cpu2A03/cpu6502/alu/D[7]
    SLICE_X75Y70         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.859    -0.814    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X75Y70         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.174    -0.084    
    SLICE_X75Y70         FDCE (Hold_fdce_C_D)         0.092     0.008    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.763ns  (logic 0.116ns (6.578%)  route 1.647ns (93.422%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 91.729 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.794    92.205    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X69Y69         LUT5 (Prop_lut5_I1_O)        0.045    92.250 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.168    92.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X71Y70         LUT6 (Prop_lut6_I4_O)        0.045    92.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           0.186    92.649    debuggerTop/nes/cpu2A03/cpu6502/ac/D[3]
    SLICE_X70Y71         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.828    91.729    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X70Y71         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.286    
                         clock uncertainty            0.174    92.460    
    SLICE_X70Y71         FDCE (Hold_fdce_C_D)         0.067    92.527    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.527    
                         arrival time                          92.649    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.788ns  (logic 0.116ns (6.486%)  route 1.672ns (93.514%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 91.731 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.794    92.205    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X69Y69         LUT5 (Prop_lut5_I1_O)        0.045    92.250 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.168    92.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X71Y70         LUT6 (Prop_lut6_I4_O)        0.045    92.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           0.211    92.674    debuggerTop/nes/cpu2A03/cpu6502/s/D[3]
    SLICE_X71Y69         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.830    91.731    debuggerTop/nes/cpu2A03/cpu6502/s/o_clk_5mhz
    SLICE_X71Y69         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.288    
                         clock uncertainty            0.174    92.462    
    SLICE_X71Y69         FDCE (Hold_fdce_C_D)         0.073    92.535    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.535    
                         arrival time                          92.674    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.116ns (6.452%)  route 1.682ns (93.548%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.789    -0.375    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X68Y68         LUT5 (Prop_lut5_I1_O)        0.045    -0.330 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.216    -0.113    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.045    -0.068 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.178     0.109    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[4]
    SLICE_X68Y66         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X68Y66         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.174    -0.110    
    SLICE_X68Y66         FDCE (Hold_fdce_C_D)         0.066    -0.044    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.116ns (6.170%)  route 1.764ns (93.830%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.701    -0.463    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X76Y74         LUT6 (Prop_lut6_I4_O)        0.045    -0.418 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_3/O
                         net (fo=8, routed)           0.564     0.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_3_n_2
    SLICE_X74Y71         LUT5 (Prop_lut5_I4_O)        0.045     0.191 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[0]_i_1/O
                         net (fo=1, routed)           0.000     0.191    debuggerTop/nes/cpu2A03/cpu6502/alu/D[0]
    SLICE_X74Y71         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.858    -0.815    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X74Y71         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.557    -0.259    
                         clock uncertainty            0.174    -0.085    
    SLICE_X74Y71         FDCE (Hold_fdce_C_D)         0.120     0.035    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 92.574 }
Period(ns):         185.149
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y13     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y16     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y4      debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y11     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y10     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y16     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y22     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y14     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y19     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y5      debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       185.149     28.211     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X14Y97     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X14Y97     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X14Y97     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X14Y97     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X62Y93     debuggerTop/nes/ppu/r_oam_reg[104][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X59Y93     debuggerTop/nes/ppu/r_oam_reg[104][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X59Y93     debuggerTop/nes/ppu/r_oam_reg[104][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X62Y93     debuggerTop/nes/ppu/r_oam_reg[104][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X59Y93     debuggerTop/nes/ppu/r_oam_reg[104][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X59Y93     debuggerTop/nes/ppu/r_oam_reg[104][3]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X14Y97     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X14Y97     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X14Y97     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X14Y97     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X62Y93     debuggerTop/nes/ppu/r_oam_reg[104][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X62Y93     debuggerTop/nes/ppu/r_oam_reg[104][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X62Y93     debuggerTop/nes/ppu/r_oam_reg[104][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X62Y93     debuggerTop/nes/ppu/r_oam_reg[104][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X62Y93     debuggerTop/nes/ppu/r_oam_reg[104][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X62Y95     debuggerTop/nes/ppu/r_oam_reg[105][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      183.831ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.831ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.050ns  (logic 0.419ns (39.908%)  route 0.631ns (60.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.631     1.050    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                183.831    

Slack (MET) :             183.843ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.087ns  (logic 0.419ns (38.548%)  route 0.668ns (61.452%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.668     1.087    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X30Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X30Y93         FDRE (Setup_fdre_C_D)       -0.219   184.930    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.930    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                183.843    

Slack (MET) :             183.998ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.108ns  (logic 0.456ns (41.169%)  route 0.652ns (58.831%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.652     1.108    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X30Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X30Y94         FDRE (Setup_fdre_C_D)       -0.043   185.106    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        185.106    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                183.998    

Slack (MET) :             183.999ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.057ns  (logic 0.456ns (43.137%)  route 0.601ns (56.863%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.601     1.057    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                183.999    

Slack (MET) :             184.025ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.854ns  (logic 0.419ns (49.087%)  route 0.435ns (50.913%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.435     0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.270   184.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.879    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                184.025    

Slack (MET) :             184.060ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.761%)  route 0.586ns (56.239%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.586     1.042    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X30Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X30Y94         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                184.060    

Slack (MET) :             184.073ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.029ns  (logic 0.456ns (44.318%)  route 0.573ns (55.682%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.573     1.029    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X14Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y94         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                184.073    

Slack (MET) :             184.113ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.944ns  (logic 0.456ns (48.311%)  route 0.488ns (51.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.488     0.944    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.092   185.057    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.057    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                184.113    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.172ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[72][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.179ns  (logic 2.454ns (10.587%)  route 20.725ns (89.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.725    22.328    debuggerTop/video_output/D[4]
    SLICE_X28Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[72][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.669    38.252    debuggerTop/video_output/o_clk_25mhz
    SLICE_X28Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[72][12]/C
                         clock pessimism              0.480    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X28Y169        FDCE (Setup_fdce_C_D)       -0.095    38.500    debuggerTop/video_output/r_linebuffer2_reg[72][12]
  -------------------------------------------------------------------
                         required time                         38.500    
                         arrival time                         -22.328    
  -------------------------------------------------------------------
                         slack                                 16.172    

Slack (MET) :             16.198ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[78][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.180ns  (logic 2.454ns (10.587%)  route 20.726ns (89.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 38.250 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.726    22.329    debuggerTop/video_output/D[4]
    SLICE_X25Y172        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[78][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.667    38.250    debuggerTop/video_output/o_clk_25mhz
    SLICE_X25Y172        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[78][12]/C
                         clock pessimism              0.480    38.731    
                         clock uncertainty           -0.138    38.593    
    SLICE_X25Y172        FDCE (Setup_fdce_C_D)       -0.067    38.526    debuggerTop/video_output/r_linebuffer2_reg[78][12]
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                         -22.329    
  -------------------------------------------------------------------
                         slack                                 16.198    

Slack (MET) :             16.286ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[65][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.066ns  (logic 2.454ns (10.639%)  route 20.612ns (89.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.612    22.215    debuggerTop/video_output/D[4]
    SLICE_X27Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[65][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.670    38.253    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[65][12]/C
                         clock pessimism              0.480    38.734    
                         clock uncertainty           -0.138    38.596    
    SLICE_X27Y170        FDCE (Setup_fdce_C_D)       -0.095    38.501    debuggerTop/video_output/r_linebuffer2_reg[65][12]
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                         -22.215    
  -------------------------------------------------------------------
                         slack                                 16.286    

Slack (MET) :             16.298ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[107][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.056ns  (logic 2.454ns (10.644%)  route 20.602ns (89.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.255 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.602    22.205    debuggerTop/video_output/D[4]
    SLICE_X40Y162        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[107][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.672    38.255    debuggerTop/video_output/o_clk_25mhz
    SLICE_X40Y162        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[107][12]/C
                         clock pessimism              0.480    38.736    
                         clock uncertainty           -0.138    38.598    
    SLICE_X40Y162        FDCE (Setup_fdce_C_D)       -0.095    38.503    debuggerTop/video_output/r_linebuffer2_reg[107][12]
  -------------------------------------------------------------------
                         required time                         38.503    
                         arrival time                         -22.205    
  -------------------------------------------------------------------
                         slack                                 16.298    

Slack (MET) :             16.305ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[106][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.046ns  (logic 2.454ns (10.648%)  route 20.592ns (89.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.251 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.592    22.194    debuggerTop/video_output/D[4]
    SLICE_X45Y163        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[106][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.668    38.251    debuggerTop/video_output/o_clk_25mhz
    SLICE_X45Y163        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[106][12]/C
                         clock pessimism              0.480    38.732    
                         clock uncertainty           -0.138    38.594    
    SLICE_X45Y163        FDCE (Setup_fdce_C_D)       -0.095    38.499    debuggerTop/video_output/r_linebuffer2_reg[106][12]
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -22.194    
  -------------------------------------------------------------------
                         slack                                 16.305    

Slack (MET) :             16.306ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[110][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.049ns  (logic 2.454ns (10.647%)  route 20.595ns (89.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.255 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.595    22.198    debuggerTop/video_output/D[4]
    SLICE_X41Y162        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[110][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.672    38.255    debuggerTop/video_output/o_clk_25mhz
    SLICE_X41Y162        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[110][12]/C
                         clock pessimism              0.480    38.736    
                         clock uncertainty           -0.138    38.598    
    SLICE_X41Y162        FDCE (Setup_fdce_C_D)       -0.095    38.503    debuggerTop/video_output/r_linebuffer2_reg[110][12]
  -------------------------------------------------------------------
                         required time                         38.503    
                         arrival time                         -22.198    
  -------------------------------------------------------------------
                         slack                                 16.306    

Slack (MET) :             16.328ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[69][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.025ns  (logic 2.454ns (10.658%)  route 20.571ns (89.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.571    22.174    debuggerTop/video_output/D[4]
    SLICE_X26Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[69][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.670    38.253    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[69][12]/C
                         clock pessimism              0.480    38.734    
                         clock uncertainty           -0.138    38.596    
    SLICE_X26Y169        FDCE (Setup_fdce_C_D)       -0.095    38.501    debuggerTop/video_output/r_linebuffer2_reg[69][12]
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                         -22.174    
  -------------------------------------------------------------------
                         slack                                 16.328    

Slack (MET) :             16.328ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[74][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.052ns  (logic 2.454ns (10.645%)  route 20.598ns (89.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.598    22.201    debuggerTop/video_output/D[4]
    SLICE_X27Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[74][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.670    38.253    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[74][12]/C
                         clock pessimism              0.480    38.734    
                         clock uncertainty           -0.138    38.596    
    SLICE_X27Y169        FDCE (Setup_fdce_C_D)       -0.067    38.529    debuggerTop/video_output/r_linebuffer2_reg[74][12]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                         -22.201    
  -------------------------------------------------------------------
                         slack                                 16.328    

Slack (MET) :             16.349ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[103][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.049ns  (logic 2.454ns (10.647%)  route 20.595ns (89.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.251 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.595    22.198    debuggerTop/video_output/D[4]
    SLICE_X42Y163        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[103][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.668    38.251    debuggerTop/video_output/o_clk_25mhz
    SLICE_X42Y163        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[103][12]/C
                         clock pessimism              0.480    38.732    
                         clock uncertainty           -0.138    38.594    
    SLICE_X42Y163        FDCE (Setup_fdce_C_D)       -0.047    38.547    debuggerTop/video_output/r_linebuffer2_reg[103][12]
  -------------------------------------------------------------------
                         required time                         38.547    
                         arrival time                         -22.198    
  -------------------------------------------------------------------
                         slack                                 16.349    

Slack (MET) :             16.431ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[75][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.955ns  (logic 2.454ns (10.691%)  route 20.501ns (89.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 38.250 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.501    22.104    debuggerTop/video_output/D[4]
    SLICE_X27Y172        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[75][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.667    38.250    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y172        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[75][12]/C
                         clock pessimism              0.480    38.731    
                         clock uncertainty           -0.138    38.593    
    SLICE_X27Y172        FDCE (Setup_fdce_C_D)       -0.058    38.535    debuggerTop/video_output/r_linebuffer2_reg[75][12]
  -------------------------------------------------------------------
                         required time                         38.535    
                         arrival time                         -22.104    
  -------------------------------------------------------------------
                         slack                                 16.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_linebuffer_write_index_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer_write_index_reg[2]_rep/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.029%)  route 0.137ns (41.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.548    -0.616    debuggerTop/video_output/o_clk_25mhz
    SLICE_X59Y126        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  debuggerTop/video_output/r_linebuffer_write_index_reg[1]_rep/Q
                         net (fo=127, routed)         0.137    -0.338    debuggerTop/video_output/r_linebuffer_write_index_reg[1]_rep_n_2
    SLICE_X58Y126        LUT4 (Prop_lut4_I3_O)        0.048    -0.290 r  debuggerTop/video_output/r_linebuffer_write_index[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.290    debuggerTop/video_output/r_linebuffer_write_index[2]_rep_i_1_n_2
    SLICE_X58Y126        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/video_output/o_clk_25mhz
    SLICE_X58Y126        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[2]_rep/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.138    -0.465    
    SLICE_X58Y126        FDCE (Hold_fdce_C_D)         0.133    -0.332    debuggerTop/video_output/r_linebuffer_write_index_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.993%)  route 0.171ns (51.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.571    -0.593    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X34Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.171    -0.259    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X38Y97         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.841    -0.832    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X38Y97         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.138    -0.420    
    SLICE_X38Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.303    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.572    -0.592    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.464 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/Q
                         net (fo=1, routed)           0.052    -0.412    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[1]
    SLICE_X33Y97         LUT3 (Prop_lut3_I0_O)        0.098    -0.314 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1/O
                         net (fo=1, routed)           0.000    -0.314    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0
    SLICE_X33Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.238    -0.592    
                         clock uncertainty            0.138    -0.455    
    SLICE_X33Y97         FDRE (Hold_fdre_C_D)         0.092    -0.363    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.548    -0.616    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  debuggerTop/vga_generator/r_x_reg[5]/Q
                         net (fo=142, routed)         0.121    -0.354    debuggerTop/vga_generator/Q[4]
    SLICE_X52Y128        LUT4 (Prop_lut4_I2_O)        0.045    -0.309 r  debuggerTop/vga_generator/r_x[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    debuggerTop/vga_generator/r_x[7]
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.138    -0.465    
    SLICE_X52Y128        FDCE (Hold_fdce_C_D)         0.092    -0.373    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.781%)  route 0.137ns (49.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.571    -0.593    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.137    -0.316    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X32Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.842    -0.831    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.238    -0.593    
                         clock uncertainty            0.138    -0.456    
    SLICE_X32Y96         FDRE (Hold_fdre_C_D)         0.072    -0.384    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.226ns (64.715%)  route 0.123ns (35.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.572    -0.592    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=2, routed)           0.123    -0.341    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X31Y94         LUT5 (Prop_lut5_I0_O)        0.098    -0.243 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[3]
    SLICE_X31Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.842    -0.831    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism              0.275    -0.556    
                         clock uncertainty            0.138    -0.419    
    SLICE_X31Y94         FDRE (Hold_fdre_C_D)         0.092    -0.327    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.141%)  route 0.193ns (50.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.551    -0.613    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X49Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  debuggerTop/vga_generator/r_y_reg[1]/Q
                         net (fo=12, routed)          0.193    -0.280    debuggerTop/vga_generator/r_y_reg[10]_0[0]
    SLICE_X50Y129        LUT6 (Prop_lut6_I4_O)        0.045    -0.235 r  debuggerTop/vga_generator/r_y[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    debuggerTop/vga_generator/r_y[9]_i_1_n_2
    SLICE_X50Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.818    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
                         clock pessimism              0.275    -0.580    
                         clock uncertainty            0.138    -0.442    
    SLICE_X50Y129        FDCE (Hold_fdce_C_D)         0.121    -0.321    debuggerTop/vga_generator/r_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.403%)  route 0.132ns (41.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.571    -0.593    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.132    -0.320    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X33Y96         LUT6 (Prop_lut6_I4_O)        0.045    -0.275 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X33Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.842    -0.831    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.238    -0.593    
                         clock uncertainty            0.138    -0.456    
    SLICE_X33Y96         FDRE (Hold_fdre_C_D)         0.092    -0.364    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.572    -0.592    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.345    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X32Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.592    
                         clock uncertainty            0.138    -0.455    
    SLICE_X32Y97         FDRE (Hold_fdre_C_D)         0.017    -0.438    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.572    -0.592    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X33Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.345    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[1]
    SLICE_X33Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X33Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.592    
                         clock uncertainty            0.138    -0.455    
    SLICE_X33Y97         FDRE (Hold_fdre_C_D)         0.017    -0.438    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.093    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      183.831ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.831ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.050ns  (logic 0.419ns (39.908%)  route 0.631ns (60.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.631     1.050    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                183.831    

Slack (MET) :             183.843ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.087ns  (logic 0.419ns (38.548%)  route 0.668ns (61.452%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.668     1.087    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X30Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X30Y93         FDRE (Setup_fdre_C_D)       -0.219   184.930    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.930    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                183.843    

Slack (MET) :             183.998ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.108ns  (logic 0.456ns (41.169%)  route 0.652ns (58.831%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.652     1.108    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X30Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X30Y94         FDRE (Setup_fdre_C_D)       -0.043   185.106    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        185.106    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                183.998    

Slack (MET) :             183.999ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.057ns  (logic 0.456ns (43.137%)  route 0.601ns (56.863%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.601     1.057    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                183.999    

Slack (MET) :             184.025ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.854ns  (logic 0.419ns (49.087%)  route 0.435ns (50.913%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.435     0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.270   184.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.879    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                184.025    

Slack (MET) :             184.060ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.761%)  route 0.586ns (56.239%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.586     1.042    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X30Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X30Y94         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                184.060    

Slack (MET) :             184.073ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.029ns  (logic 0.456ns (44.318%)  route 0.573ns (55.682%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.573     1.029    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X14Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y94         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                184.073    

Slack (MET) :             184.113ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.944ns  (logic 0.456ns (48.311%)  route 0.488ns (51.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.488     0.944    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.092   185.057    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.057    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                184.113    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.758ns,  Total Violation       -1.758ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.758ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0 rise@555.445ns - o_clk_25mhz_clk_wiz_0 rise@554.456ns)
  Data Path Delay:        2.200ns  (logic 0.456ns (20.726%)  route 1.744ns (79.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 553.905 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 553.514 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.599   553.514    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X51Y127        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y127        FDCE (Prop_fdce_C_Q)         0.456   553.970 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.744   555.715    debuggerTop/video_output_sync/r_data_0
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.480   553.905    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.300    
                         clock uncertainty           -0.303   553.997    
    SLICE_X51Y126        FDCE (Setup_fdce_C_D)       -0.040   553.957    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.957    
                         arrival time                        -555.714    
  -------------------------------------------------------------------
                         slack                                 -1.758    

Slack (MET) :             38.309ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.079ns  (logic 0.478ns (44.305%)  route 0.601ns (55.695%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.601     1.079    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X30Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y96         FDRE (Setup_fdre_C_D)       -0.216    39.388    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.388    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                 38.309    

Slack (MET) :             38.380ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.006ns  (logic 0.419ns (41.648%)  route 0.587ns (58.352%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.587     1.006    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X14Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X14Y96         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                 38.380    

Slack (MET) :             38.403ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.935ns  (logic 0.478ns (51.143%)  route 0.457ns (48.857%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.457     0.935    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X28Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y97         FDRE (Setup_fdre_C_D)       -0.266    39.338    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.338    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                 38.403    

Slack (MET) :             38.429ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.955ns  (logic 0.478ns (50.045%)  route 0.477ns (49.955%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.477     0.955    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X30Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y96         FDRE (Setup_fdre_C_D)       -0.220    39.384    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.384    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 38.429    

Slack (MET) :             38.465ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.092ns  (logic 0.518ns (47.439%)  route 0.574ns (52.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.574     1.092    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X30Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y96         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                 38.465    

Slack (MET) :             38.546ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.963ns  (logic 0.518ns (53.805%)  route 0.445ns (46.195%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.445     0.963    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X29Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y97         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                 38.546    

Slack (MET) :             38.551ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.960ns  (logic 0.518ns (53.982%)  route 0.442ns (46.018%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.442     0.960    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X29Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y97         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                 38.551    

Slack (MET) :             38.662ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.895ns  (logic 0.456ns (50.947%)  route 0.439ns (49.053%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.439     0.895    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X14Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X14Y96         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                 38.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.141ns (16.336%)  route 0.722ns (83.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.549    -0.615    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X51Y127        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.722     0.248    debuggerTop/video_output_sync/r_data_0
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.814    -0.859    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.303    
                         clock uncertainty            0.303     0.000    
    SLICE_X51Y126        FDCE (Hold_fdce_C_D)         0.078     0.078    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.758ns,  Total Violation       -1.758ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.758ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0 rise@555.445ns - o_clk_25mhz_clk_wiz_0_1 rise@554.456ns)
  Data Path Delay:        2.200ns  (logic 0.456ns (20.726%)  route 1.744ns (79.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 553.905 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 553.514 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.599   553.514    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X51Y127        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y127        FDCE (Prop_fdce_C_Q)         0.456   553.970 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.744   555.715    debuggerTop/video_output_sync/r_data_0
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.480   553.905    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.300    
                         clock uncertainty           -0.303   553.997    
    SLICE_X51Y126        FDCE (Setup_fdce_C_D)       -0.040   553.957    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.957    
                         arrival time                        -555.714    
  -------------------------------------------------------------------
                         slack                                 -1.758    

Slack (MET) :             38.309ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.079ns  (logic 0.478ns (44.305%)  route 0.601ns (55.695%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.601     1.079    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X30Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y96         FDRE (Setup_fdre_C_D)       -0.216    39.388    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.388    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                 38.309    

Slack (MET) :             38.380ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.006ns  (logic 0.419ns (41.648%)  route 0.587ns (58.352%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.587     1.006    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X14Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X14Y96         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                 38.380    

Slack (MET) :             38.403ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.935ns  (logic 0.478ns (51.143%)  route 0.457ns (48.857%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.457     0.935    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X28Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y97         FDRE (Setup_fdre_C_D)       -0.266    39.338    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.338    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                 38.403    

Slack (MET) :             38.429ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.955ns  (logic 0.478ns (50.045%)  route 0.477ns (49.955%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.477     0.955    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X30Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y96         FDRE (Setup_fdre_C_D)       -0.220    39.384    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.384    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 38.429    

Slack (MET) :             38.465ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.092ns  (logic 0.518ns (47.439%)  route 0.574ns (52.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.574     1.092    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X30Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y96         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                 38.465    

Slack (MET) :             38.546ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.963ns  (logic 0.518ns (53.805%)  route 0.445ns (46.195%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.445     0.963    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X29Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y97         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                 38.546    

Slack (MET) :             38.551ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.960ns  (logic 0.518ns (53.982%)  route 0.442ns (46.018%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.442     0.960    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X29Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y97         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                 38.551    

Slack (MET) :             38.662ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.895ns  (logic 0.456ns (50.947%)  route 0.439ns (49.053%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.439     0.895    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X14Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X14Y96         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                 38.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.141ns (16.336%)  route 0.722ns (83.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.549    -0.615    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X51Y127        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.722     0.248    debuggerTop/video_output_sync/r_data_0
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.814    -0.859    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.303    
                         clock uncertainty            0.303     0.000    
    SLICE_X51Y126        FDCE (Hold_fdce_C_D)         0.078     0.078    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.365ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        66.473ns  (logic 11.363ns (17.094%)  route 55.110ns (82.906%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 183.757 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          3.174   158.124    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X3Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.629   183.757    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.238    
                         clock uncertainty           -0.183   184.055    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.489    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.489    
                         arrival time                        -158.124    
  -------------------------------------------------------------------
                         slack                                 25.365    

Slack (MET) :             25.702ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        66.135ns  (logic 11.363ns (17.181%)  route 54.772ns (82.818%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 183.756 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.836   157.786    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X3Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.628   183.756    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.237    
                         clock uncertainty           -0.183   184.054    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.488    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.488    
                         arrival time                        -157.786    
  -------------------------------------------------------------------
                         slack                                 25.702    

Slack (MET) :             25.864ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.962ns  (logic 11.363ns (17.227%)  route 54.598ns (82.773%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 183.744 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.662   157.612    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y22         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616   183.744    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y22         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.225    
                         clock uncertainty           -0.183   184.042    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.476    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.476    
                         arrival time                        -157.612    
  -------------------------------------------------------------------
                         slack                                 25.864    

Slack (MET) :             26.042ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.787ns  (logic 11.363ns (17.272%)  route 54.424ns (82.728%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 183.748 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.488   157.437    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.620   183.748    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.229    
                         clock uncertainty           -0.183   184.046    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.480    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.480    
                         arrival time                        -157.438    
  -------------------------------------------------------------------
                         slack                                 26.042    

Slack (MET) :             26.200ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.541ns  (logic 11.363ns (17.337%)  route 54.178ns (82.663%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 183.660 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.242   157.191    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y22         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.532   183.660    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.141    
                         clock uncertainty           -0.183   183.958    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.392    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.392    
                         arrival time                        -157.191    
  -------------------------------------------------------------------
                         slack                                 26.200    

Slack (MET) :             26.367ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.463ns  (logic 11.363ns (17.358%)  route 54.100ns (82.642%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 183.749 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.164   157.113    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.621   183.749    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.230    
                         clock uncertainty           -0.183   184.047    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.481    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.481    
                         arrival time                        -157.114    
  -------------------------------------------------------------------
                         slack                                 26.367    

Slack (MET) :             26.382ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.562ns  (logic 11.239ns (17.143%)  route 54.323ns (82.857%))
  Logic Levels:           70  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=29)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 183.855 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.639   154.182    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124   154.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_17/O
                         net (fo=16, routed)          2.906   157.212    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y6          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.727   183.855    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.343    
                         clock uncertainty           -0.183   184.160    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.594    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.594    
                         arrival time                        -157.212    
  -------------------------------------------------------------------
                         slack                                 26.382    

Slack (MET) :             26.422ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.504ns  (logic 11.363ns (17.347%)  route 54.141ns (82.653%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 183.767 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.205   157.155    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.639   183.767    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559   184.326    
                         clock uncertainty           -0.183   184.143    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.577    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.577    
                         arrival time                        -157.155    
  -------------------------------------------------------------------
                         slack                                 26.422    

Slack (MET) :             26.461ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.487ns  (logic 11.239ns (17.162%)  route 54.248ns (82.838%))
  Logic Levels:           70  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=29)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 183.859 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.639   154.182    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124   154.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_17/O
                         net (fo=16, routed)          2.831   157.137    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y7          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.731   183.859    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.347    
                         clock uncertainty           -0.183   184.164    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.598    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.598    
                         arrival time                        -157.137    
  -------------------------------------------------------------------
                         slack                                 26.461    

Slack (MET) :             26.542ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        65.203ns  (logic 11.363ns (17.427%)  route 53.840ns (82.573%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 183.664 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          1.904   156.853    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.536   183.664    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.145    
                         clock uncertainty           -0.183   183.962    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.396    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.396    
                         arrival time                        -156.853    
  -------------------------------------------------------------------
                         slack                                 26.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.116ns (6.771%)  route 1.597ns (93.229%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.701    -0.463    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X76Y74         LUT6 (Prop_lut6_I4_O)        0.045    -0.418 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_3/O
                         net (fo=8, routed)           0.397    -0.021    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_3_n_2
    SLICE_X75Y72         LUT6 (Prop_lut6_I5_O)        0.045     0.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[1]_i_1/O
                         net (fo=1, routed)           0.000     0.024    debuggerTop/nes/cpu2A03/cpu6502/alu/D[1]
    SLICE_X75Y72         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.857    -0.816    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X75Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/C
                         clock pessimism              0.557    -0.260    
                         clock uncertainty            0.183    -0.077    
    SLICE_X75Y72         FDCE (Hold_fdce_C_D)         0.091     0.014    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.321ns  (logic 0.191ns (59.549%)  route 0.130ns (40.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 91.738 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 91.976 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.566    91.976    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X48Y54         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDCE (Prop_fdce_C_Q)         0.146    92.122 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[3]/Q
                         net (fo=1, routed)           0.130    92.252    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg_n_2_[3]
    SLICE_X47Y53         LUT6 (Prop_lut6_I4_O)        0.045    92.297 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[4]_i_1__1/O
                         net (fo=1, routed)           0.000    92.297    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[4]_i_1__1_n_2
    SLICE_X47Y53         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.837    91.738    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X47Y53         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.254    91.992    
                         clock uncertainty            0.183    92.175    
    SLICE_X47Y53         FDCE (Hold_fdce_C_D)         0.099    92.274    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.274    
                         arrival time                          92.297    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_tile_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/r_video_address_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.361ns  (logic 0.216ns (59.806%)  route 0.145ns (40.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 91.734 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 91.974 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.564    91.974    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X50Y59         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_tile_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDCE (Prop_fdce_C_Q)         0.167    92.141 r  debuggerTop/nes/ppu/background/r_video_background_tile_reg[3]/Q
                         net (fo=1, routed)           0.145    92.286    debuggerTop/nes/ppu/background/r_video_background_tile_reg_n_2_[3]
    SLICE_X50Y60         LUT4 (Prop_lut4_I0_O)        0.049    92.335 r  debuggerTop/nes/ppu/background/r_video_address[7]_i_1/O
                         net (fo=1, routed)           0.000    92.335    debuggerTop/nes/ppu/background/r_video_address[7]
    SLICE_X50Y60         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.833    91.734    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X50Y60         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_address_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.255    91.989    
                         clock uncertainty            0.183    92.172    
    SLICE_X50Y60         FDCE (Hold_fdce_C_D)         0.135    92.307    debuggerTop/nes/ppu/background/r_video_address_reg[7]
  -------------------------------------------------------------------
                         required time                        -92.307    
                         arrival time                          92.335    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.327ns  (logic 0.167ns (51.010%)  route 0.160ns (48.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 91.739 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 91.976 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.566    91.976    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X46Y55         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDCE (Prop_fdce_C_Q)         0.167    92.143 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[7]/Q
                         net (fo=1, routed)           0.160    92.303    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg_n_2_[7]
    SLICE_X43Y55         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.838    91.739    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X43Y55         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.275    92.014    
                         clock uncertainty            0.183    92.197    
    SLICE_X43Y55         FDCE (Hold_fdce_C_D)         0.078    92.275    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[8]
  -------------------------------------------------------------------
                         required time                        -92.275    
                         arrival time                          92.303    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[1][7]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.365ns  (logic 0.253ns (69.251%)  route 0.112ns (30.748%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 91.734 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 91.975 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.565    91.975    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X32Y67         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[1][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.146    92.121 r  debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[1][7]/Q
                         net (fo=3, routed)           0.112    92.233    debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[1]_644[7]
    SLICE_X30Y68         LUT6 (Prop_lut6_I5_O)        0.045    92.278 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile[7]_i_3/O
                         net (fo=1, routed)           0.000    92.278    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile[7]_i_3_n_2
    SLICE_X30Y68         MUXF7 (Prop_muxf7_I0_O)      0.062    92.340 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    92.340    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]_i_2_n_2
    SLICE_X30Y68         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.833    91.734    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X30Y68         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.254    91.988    
                         clock uncertainty            0.183    92.171    
    SLICE_X30Y68         FDRE (Hold_fdre_C_D)         0.138    92.309    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]
  -------------------------------------------------------------------
                         required time                        -92.309    
                         arrival time                          92.340    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.328ns  (logic 0.191ns (58.244%)  route 0.137ns (41.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 91.742 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.594ns = ( 91.980 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.570    91.980    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/o_clk_5mhz
    SLICE_X32Y58         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.146    92.126 r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[6]/Q
                         net (fo=1, routed)           0.137    92.263    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data__0[6]
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.045    92.308 r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data[7]_i_2__11/O
                         net (fo=1, routed)           0.000    92.308    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data[7]_i_2__11_n_2
    SLICE_X33Y58         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.841    91.742    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/o_clk_5mhz
    SLICE_X33Y58         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.251    91.993    
                         clock uncertainty            0.183    92.176    
    SLICE_X33Y58         FDCE (Hold_fdce_C_D)         0.098    92.274    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -92.274    
                         arrival time                          92.308    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.357ns  (logic 0.191ns (53.494%)  route 0.166ns (46.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 91.738 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 91.976 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.566    91.976    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X47Y53         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDCE (Prop_fdce_C_Q)         0.146    92.122 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/Q
                         net (fo=1, routed)           0.166    92.288    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg_n_2_[4]
    SLICE_X46Y55         LUT6 (Prop_lut6_I4_O)        0.045    92.333 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[5]_i_1__1/O
                         net (fo=1, routed)           0.000    92.333    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[5]_i_1__1_n_2
    SLICE_X46Y55         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.837    91.738    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X46Y55         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.254    91.992    
                         clock uncertainty            0.183    92.175    
    SLICE_X46Y55         FDCE (Hold_fdce_C_D)         0.124    92.299    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                        -92.299    
                         arrival time                          92.333    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.333ns  (logic 0.191ns (57.368%)  route 0.142ns (42.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 91.742 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.594ns = ( 91.980 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.570    91.980    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/o_clk_5mhz
    SLICE_X31Y57         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.146    92.126 r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[1]/Q
                         net (fo=1, routed)           0.142    92.268    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data__11[1]
    SLICE_X32Y57         LUT5 (Prop_lut5_I4_O)        0.045    92.313 r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data[2]_i_1__12/O
                         net (fo=1, routed)           0.000    92.313    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data[2]_i_1__12_n_2
    SLICE_X32Y57         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.841    91.742    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/o_clk_5mhz
    SLICE_X32Y57         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.254    91.996    
                         clock uncertainty            0.183    92.179    
    SLICE_X32Y57         FDCE (Hold_fdce_C_D)         0.098    92.277    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.277    
                         arrival time                          92.313    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_tx_byte_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/spi/r_tx_byte_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.226ns (59.602%)  route 0.153ns (40.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.567    -0.597    debuggerTop/debugger/o_clk_5mhz
    SLICE_X67Y59         FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y59         FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  debuggerTop/debugger/r_tx_byte_reg[5]/Q
                         net (fo=1, routed)           0.153    -0.316    debuggerTop/debugger/r_tx_byte_reg_n_2_[5]
    SLICE_X70Y59         LUT2 (Prop_lut2_I0_O)        0.098    -0.218 r  debuggerTop/debugger/r_tx_byte[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.218    debuggerTop/spi/r_tx_byte_reg[7]_1[5]
    SLICE_X70Y59         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.839    -0.834    debuggerTop/spi/o_clk_5mhz
    SLICE_X70Y59         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[5]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.183    -0.376    
    SLICE_X70Y59         FDCE (Hold_fdce_C_D)         0.121    -0.255    debuggerTop/spi/r_tx_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.878%)  route 0.188ns (57.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/debugger/o_clk_5mhz
    SLICE_X65Y55         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  debuggerTop/debugger/r_value_data_reg[11]/Q
                         net (fo=3, routed)           0.188    -0.267    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[11]
    SLICE_X68Y56         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.840    -0.833    debuggerTop/values/o_clk_5mhz
    SLICE_X68Y56         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[11]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.183    -0.375    
    SLICE_X68Y56         FDRE (Hold_fdre_C_D)         0.070    -0.305    debuggerTop/values/r_profiler_sample_index_reg[11]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.038    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.172ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[72][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.179ns  (logic 2.454ns (10.587%)  route 20.725ns (89.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.725    22.328    debuggerTop/video_output/D[4]
    SLICE_X28Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[72][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.669    38.252    debuggerTop/video_output/o_clk_25mhz
    SLICE_X28Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[72][12]/C
                         clock pessimism              0.480    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X28Y169        FDCE (Setup_fdce_C_D)       -0.095    38.500    debuggerTop/video_output/r_linebuffer2_reg[72][12]
  -------------------------------------------------------------------
                         required time                         38.500    
                         arrival time                         -22.328    
  -------------------------------------------------------------------
                         slack                                 16.172    

Slack (MET) :             16.198ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[78][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.180ns  (logic 2.454ns (10.587%)  route 20.726ns (89.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 38.250 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.726    22.329    debuggerTop/video_output/D[4]
    SLICE_X25Y172        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[78][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.667    38.250    debuggerTop/video_output/o_clk_25mhz
    SLICE_X25Y172        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[78][12]/C
                         clock pessimism              0.480    38.731    
                         clock uncertainty           -0.138    38.593    
    SLICE_X25Y172        FDCE (Setup_fdce_C_D)       -0.067    38.526    debuggerTop/video_output/r_linebuffer2_reg[78][12]
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                         -22.329    
  -------------------------------------------------------------------
                         slack                                 16.198    

Slack (MET) :             16.286ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[65][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.066ns  (logic 2.454ns (10.639%)  route 20.612ns (89.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.612    22.215    debuggerTop/video_output/D[4]
    SLICE_X27Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[65][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.670    38.253    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y170        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[65][12]/C
                         clock pessimism              0.480    38.734    
                         clock uncertainty           -0.138    38.596    
    SLICE_X27Y170        FDCE (Setup_fdce_C_D)       -0.095    38.501    debuggerTop/video_output/r_linebuffer2_reg[65][12]
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                         -22.215    
  -------------------------------------------------------------------
                         slack                                 16.286    

Slack (MET) :             16.298ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[107][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.056ns  (logic 2.454ns (10.644%)  route 20.602ns (89.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.255 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.602    22.205    debuggerTop/video_output/D[4]
    SLICE_X40Y162        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[107][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.672    38.255    debuggerTop/video_output/o_clk_25mhz
    SLICE_X40Y162        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[107][12]/C
                         clock pessimism              0.480    38.736    
                         clock uncertainty           -0.138    38.598    
    SLICE_X40Y162        FDCE (Setup_fdce_C_D)       -0.095    38.503    debuggerTop/video_output/r_linebuffer2_reg[107][12]
  -------------------------------------------------------------------
                         required time                         38.503    
                         arrival time                         -22.205    
  -------------------------------------------------------------------
                         slack                                 16.298    

Slack (MET) :             16.305ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[106][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.046ns  (logic 2.454ns (10.648%)  route 20.592ns (89.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.251 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.592    22.194    debuggerTop/video_output/D[4]
    SLICE_X45Y163        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[106][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.668    38.251    debuggerTop/video_output/o_clk_25mhz
    SLICE_X45Y163        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[106][12]/C
                         clock pessimism              0.480    38.732    
                         clock uncertainty           -0.138    38.594    
    SLICE_X45Y163        FDCE (Setup_fdce_C_D)       -0.095    38.499    debuggerTop/video_output/r_linebuffer2_reg[106][12]
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -22.194    
  -------------------------------------------------------------------
                         slack                                 16.305    

Slack (MET) :             16.306ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[110][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.049ns  (logic 2.454ns (10.647%)  route 20.595ns (89.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.255 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.595    22.198    debuggerTop/video_output/D[4]
    SLICE_X41Y162        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[110][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.672    38.255    debuggerTop/video_output/o_clk_25mhz
    SLICE_X41Y162        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[110][12]/C
                         clock pessimism              0.480    38.736    
                         clock uncertainty           -0.138    38.598    
    SLICE_X41Y162        FDCE (Setup_fdce_C_D)       -0.095    38.503    debuggerTop/video_output/r_linebuffer2_reg[110][12]
  -------------------------------------------------------------------
                         required time                         38.503    
                         arrival time                         -22.198    
  -------------------------------------------------------------------
                         slack                                 16.306    

Slack (MET) :             16.328ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[69][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.025ns  (logic 2.454ns (10.658%)  route 20.571ns (89.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.571    22.174    debuggerTop/video_output/D[4]
    SLICE_X26Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[69][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.670    38.253    debuggerTop/video_output/o_clk_25mhz
    SLICE_X26Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[69][12]/C
                         clock pessimism              0.480    38.734    
                         clock uncertainty           -0.138    38.596    
    SLICE_X26Y169        FDCE (Setup_fdce_C_D)       -0.095    38.501    debuggerTop/video_output/r_linebuffer2_reg[69][12]
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                         -22.174    
  -------------------------------------------------------------------
                         slack                                 16.328    

Slack (MET) :             16.328ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[74][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.052ns  (logic 2.454ns (10.645%)  route 20.598ns (89.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.598    22.201    debuggerTop/video_output/D[4]
    SLICE_X27Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[74][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.670    38.253    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y169        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[74][12]/C
                         clock pessimism              0.480    38.734    
                         clock uncertainty           -0.138    38.596    
    SLICE_X27Y169        FDCE (Setup_fdce_C_D)       -0.067    38.529    debuggerTop/video_output/r_linebuffer2_reg[74][12]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                         -22.201    
  -------------------------------------------------------------------
                         slack                                 16.328    

Slack (MET) :             16.349ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[103][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.049ns  (logic 2.454ns (10.647%)  route 20.595ns (89.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.251 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.595    22.198    debuggerTop/video_output/D[4]
    SLICE_X42Y163        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[103][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.668    38.251    debuggerTop/video_output/o_clk_25mhz
    SLICE_X42Y163        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[103][12]/C
                         clock pessimism              0.480    38.732    
                         clock uncertainty           -0.138    38.594    
    SLICE_X42Y163        FDCE (Setup_fdce_C_D)       -0.047    38.547    debuggerTop/video_output/r_linebuffer2_reg[103][12]
  -------------------------------------------------------------------
                         required time                         38.547    
                         arrival time                         -22.198    
  -------------------------------------------------------------------
                         slack                                 16.349    

Slack (MET) :             16.431ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[75][12]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.955ns  (logic 2.454ns (10.691%)  route 20.501ns (89.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 38.250 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.689    -0.851    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     1.603 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=765, routed)        20.501    22.104    debuggerTop/video_output/D[4]
    SLICE_X27Y172        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[75][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.667    38.250    debuggerTop/video_output/o_clk_25mhz
    SLICE_X27Y172        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[75][12]/C
                         clock pessimism              0.480    38.731    
                         clock uncertainty           -0.138    38.593    
    SLICE_X27Y172        FDCE (Setup_fdce_C_D)       -0.058    38.535    debuggerTop/video_output/r_linebuffer2_reg[75][12]
  -------------------------------------------------------------------
                         required time                         38.535    
                         arrival time                         -22.104    
  -------------------------------------------------------------------
                         slack                                 16.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_linebuffer_write_index_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer_write_index_reg[2]_rep/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.029%)  route 0.137ns (41.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.548    -0.616    debuggerTop/video_output/o_clk_25mhz
    SLICE_X59Y126        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  debuggerTop/video_output/r_linebuffer_write_index_reg[1]_rep/Q
                         net (fo=127, routed)         0.137    -0.338    debuggerTop/video_output/r_linebuffer_write_index_reg[1]_rep_n_2
    SLICE_X58Y126        LUT4 (Prop_lut4_I3_O)        0.048    -0.290 r  debuggerTop/video_output/r_linebuffer_write_index[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.290    debuggerTop/video_output/r_linebuffer_write_index[2]_rep_i_1_n_2
    SLICE_X58Y126        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/video_output/o_clk_25mhz
    SLICE_X58Y126        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_index_reg[2]_rep/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.138    -0.465    
    SLICE_X58Y126        FDCE (Hold_fdce_C_D)         0.133    -0.332    debuggerTop/video_output/r_linebuffer_write_index_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.993%)  route 0.171ns (51.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.571    -0.593    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X34Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.171    -0.259    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X38Y97         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.841    -0.832    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X38Y97         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.138    -0.420    
    SLICE_X38Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.303    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.572    -0.592    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.464 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/Q
                         net (fo=1, routed)           0.052    -0.412    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[1]
    SLICE_X33Y97         LUT3 (Prop_lut3_I0_O)        0.098    -0.314 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1/O
                         net (fo=1, routed)           0.000    -0.314    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0
    SLICE_X33Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.238    -0.592    
                         clock uncertainty            0.138    -0.455    
    SLICE_X33Y97         FDRE (Hold_fdre_C_D)         0.092    -0.363    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.548    -0.616    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  debuggerTop/vga_generator/r_x_reg[5]/Q
                         net (fo=142, routed)         0.121    -0.354    debuggerTop/vga_generator/Q[4]
    SLICE_X52Y128        LUT4 (Prop_lut4_I2_O)        0.045    -0.309 r  debuggerTop/vga_generator/r_x[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    debuggerTop/vga_generator/r_x[7]
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.138    -0.465    
    SLICE_X52Y128        FDCE (Hold_fdce_C_D)         0.092    -0.373    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.781%)  route 0.137ns (49.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.571    -0.593    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.137    -0.316    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X32Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.842    -0.831    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.238    -0.593    
                         clock uncertainty            0.138    -0.456    
    SLICE_X32Y96         FDRE (Hold_fdre_C_D)         0.072    -0.384    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.226ns (64.715%)  route 0.123ns (35.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.572    -0.592    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=2, routed)           0.123    -0.341    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X31Y94         LUT5 (Prop_lut5_I0_O)        0.098    -0.243 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[3]
    SLICE_X31Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.842    -0.831    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism              0.275    -0.556    
                         clock uncertainty            0.138    -0.419    
    SLICE_X31Y94         FDRE (Hold_fdre_C_D)         0.092    -0.327    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.141%)  route 0.193ns (50.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.551    -0.613    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X49Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  debuggerTop/vga_generator/r_y_reg[1]/Q
                         net (fo=12, routed)          0.193    -0.280    debuggerTop/vga_generator/r_y_reg[10]_0[0]
    SLICE_X50Y129        LUT6 (Prop_lut6_I4_O)        0.045    -0.235 r  debuggerTop/vga_generator/r_y[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    debuggerTop/vga_generator/r_y[9]_i_1_n_2
    SLICE_X50Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.818    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y129        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
                         clock pessimism              0.275    -0.580    
                         clock uncertainty            0.138    -0.442    
    SLICE_X50Y129        FDCE (Hold_fdce_C_D)         0.121    -0.321    debuggerTop/vga_generator/r_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.403%)  route 0.132ns (41.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.571    -0.593    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.132    -0.320    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X33Y96         LUT6 (Prop_lut6_I4_O)        0.045    -0.275 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X33Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.842    -0.831    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.238    -0.593    
                         clock uncertainty            0.138    -0.456    
    SLICE_X33Y96         FDRE (Hold_fdre_C_D)         0.092    -0.364    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.572    -0.592    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.345    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X32Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.592    
                         clock uncertainty            0.138    -0.455    
    SLICE_X32Y97         FDRE (Hold_fdre_C_D)         0.017    -0.438    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.572    -0.592    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X33Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.345    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[1]
    SLICE_X33Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X33Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.592    
                         clock uncertainty            0.138    -0.455    
    SLICE_X33Y97         FDRE (Hold_fdre_C_D)         0.017    -0.438    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.093    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      183.831ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.831ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.050ns  (logic 0.419ns (39.908%)  route 0.631ns (60.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.631     1.050    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                183.831    

Slack (MET) :             183.843ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.087ns  (logic 0.419ns (38.548%)  route 0.668ns (61.452%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.668     1.087    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X30Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X30Y93         FDRE (Setup_fdre_C_D)       -0.219   184.930    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.930    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                183.843    

Slack (MET) :             183.998ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.108ns  (logic 0.456ns (41.169%)  route 0.652ns (58.831%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.652     1.108    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X30Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X30Y94         FDRE (Setup_fdre_C_D)       -0.043   185.106    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        185.106    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                183.998    

Slack (MET) :             183.999ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.057ns  (logic 0.456ns (43.137%)  route 0.601ns (56.863%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.601     1.057    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                183.999    

Slack (MET) :             184.025ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.854ns  (logic 0.419ns (49.087%)  route 0.435ns (50.913%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.435     0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.270   184.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.879    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                184.025    

Slack (MET) :             184.060ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.761%)  route 0.586ns (56.239%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.586     1.042    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X30Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X30Y94         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                184.060    

Slack (MET) :             184.073ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.029ns  (logic 0.456ns (44.318%)  route 0.573ns (55.682%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.573     1.029    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X14Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y94         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                184.073    

Slack (MET) :             184.113ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.944ns  (logic 0.456ns (48.311%)  route 0.488ns (51.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.488     0.944    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.092   185.057    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.057    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                184.113    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      183.831ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.831ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.050ns  (logic 0.419ns (39.908%)  route 0.631ns (60.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.631     1.050    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                183.831    

Slack (MET) :             183.843ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.087ns  (logic 0.419ns (38.548%)  route 0.668ns (61.452%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.668     1.087    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X30Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X30Y93         FDRE (Setup_fdre_C_D)       -0.219   184.930    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.930    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                183.843    

Slack (MET) :             183.998ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.108ns  (logic 0.456ns (41.169%)  route 0.652ns (58.831%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.652     1.108    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X30Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X30Y94         FDRE (Setup_fdre_C_D)       -0.043   185.106    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        185.106    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                183.998    

Slack (MET) :             183.999ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.057ns  (logic 0.456ns (43.137%)  route 0.601ns (56.863%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.601     1.057    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                183.999    

Slack (MET) :             184.025ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.854ns  (logic 0.419ns (49.087%)  route 0.435ns (50.913%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.435     0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.270   184.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.879    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                184.025    

Slack (MET) :             184.060ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.761%)  route 0.586ns (56.239%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.586     1.042    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X30Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X30Y94         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                184.060    

Slack (MET) :             184.073ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.029ns  (logic 0.456ns (44.318%)  route 0.573ns (55.682%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.573     1.029    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X14Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y94         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                184.073    

Slack (MET) :             184.113ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.944ns  (logic 0.456ns (48.311%)  route 0.488ns (51.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.488     0.944    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.092   185.057    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.057    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                184.113    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.749ns,  Total Violation       -1.749ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.749ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0_1 rise@555.445ns - o_clk_25mhz_clk_wiz_0 rise@554.456ns)
  Data Path Delay:        2.200ns  (logic 0.456ns (20.726%)  route 1.744ns (79.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 553.905 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 553.514 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.599   553.514    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X51Y127        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y127        FDCE (Prop_fdce_C_Q)         0.456   553.970 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.744   555.715    debuggerTop/video_output_sync/r_data_0
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.480   553.905    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.300    
                         clock uncertainty           -0.294   554.006    
    SLICE_X51Y126        FDCE (Setup_fdce_C_D)       -0.040   553.966    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.966    
                         arrival time                        -555.714    
  -------------------------------------------------------------------
                         slack                                 -1.749    

Slack (MET) :             38.309ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.079ns  (logic 0.478ns (44.305%)  route 0.601ns (55.695%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.601     1.079    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X30Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y96         FDRE (Setup_fdre_C_D)       -0.216    39.388    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.388    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                 38.309    

Slack (MET) :             38.380ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.006ns  (logic 0.419ns (41.648%)  route 0.587ns (58.352%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.587     1.006    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X14Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X14Y96         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                 38.380    

Slack (MET) :             38.403ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.935ns  (logic 0.478ns (51.143%)  route 0.457ns (48.857%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.457     0.935    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X28Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y97         FDRE (Setup_fdre_C_D)       -0.266    39.338    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.338    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                 38.403    

Slack (MET) :             38.429ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.955ns  (logic 0.478ns (50.045%)  route 0.477ns (49.955%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.477     0.955    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X30Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y96         FDRE (Setup_fdre_C_D)       -0.220    39.384    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.384    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 38.429    

Slack (MET) :             38.465ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.092ns  (logic 0.518ns (47.439%)  route 0.574ns (52.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.574     1.092    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X30Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y96         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                 38.465    

Slack (MET) :             38.546ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.963ns  (logic 0.518ns (53.805%)  route 0.445ns (46.195%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.445     0.963    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X29Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y97         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                 38.546    

Slack (MET) :             38.551ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.960ns  (logic 0.518ns (53.982%)  route 0.442ns (46.018%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.442     0.960    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X29Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y97         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                 38.551    

Slack (MET) :             38.662ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.895ns  (logic 0.456ns (50.947%)  route 0.439ns (49.053%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.439     0.895    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X14Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X14Y96         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                 38.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.141ns (16.336%)  route 0.722ns (83.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.549    -0.615    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X51Y127        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.722     0.248    debuggerTop/video_output_sync/r_data_0
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.814    -0.859    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.303    
                         clock uncertainty            0.294    -0.009    
    SLICE_X51Y126        FDCE (Hold_fdce_C_D)         0.078     0.069    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       25.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.365ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        66.473ns  (logic 11.363ns (17.094%)  route 55.110ns (82.906%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 183.757 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          3.174   158.124    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X3Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.629   183.757    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.238    
                         clock uncertainty           -0.183   184.055    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.489    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.489    
                         arrival time                        -158.124    
  -------------------------------------------------------------------
                         slack                                 25.365    

Slack (MET) :             25.702ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        66.135ns  (logic 11.363ns (17.181%)  route 54.772ns (82.818%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 183.756 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.836   157.786    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X3Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.628   183.756    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.237    
                         clock uncertainty           -0.183   184.054    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.488    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.488    
                         arrival time                        -157.786    
  -------------------------------------------------------------------
                         slack                                 25.702    

Slack (MET) :             25.864ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.962ns  (logic 11.363ns (17.227%)  route 54.598ns (82.773%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 183.744 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.662   157.612    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y22         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616   183.744    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y22         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.225    
                         clock uncertainty           -0.183   184.042    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.476    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.476    
                         arrival time                        -157.612    
  -------------------------------------------------------------------
                         slack                                 25.864    

Slack (MET) :             26.042ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.787ns  (logic 11.363ns (17.272%)  route 54.424ns (82.728%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 183.748 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.488   157.437    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.620   183.748    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.229    
                         clock uncertainty           -0.183   184.046    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.480    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.480    
                         arrival time                        -157.438    
  -------------------------------------------------------------------
                         slack                                 26.042    

Slack (MET) :             26.200ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.541ns  (logic 11.363ns (17.337%)  route 54.178ns (82.663%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 183.660 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.242   157.191    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y22         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.532   183.660    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.141    
                         clock uncertainty           -0.183   183.958    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.392    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.392    
                         arrival time                        -157.191    
  -------------------------------------------------------------------
                         slack                                 26.200    

Slack (MET) :             26.367ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.463ns  (logic 11.363ns (17.358%)  route 54.100ns (82.642%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 183.749 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.164   157.113    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.621   183.749    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.230    
                         clock uncertainty           -0.183   184.047    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.481    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.481    
                         arrival time                        -157.114    
  -------------------------------------------------------------------
                         slack                                 26.367    

Slack (MET) :             26.382ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.562ns  (logic 11.239ns (17.143%)  route 54.323ns (82.857%))
  Logic Levels:           70  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=29)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 183.855 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.639   154.182    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124   154.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_17/O
                         net (fo=16, routed)          2.906   157.212    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y6          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.727   183.855    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.343    
                         clock uncertainty           -0.183   184.160    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.594    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.594    
                         arrival time                        -157.212    
  -------------------------------------------------------------------
                         slack                                 26.382    

Slack (MET) :             26.422ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.504ns  (logic 11.363ns (17.347%)  route 54.141ns (82.653%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 183.767 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.205   157.155    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.639   183.767    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559   184.326    
                         clock uncertainty           -0.183   184.143    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.577    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.577    
                         arrival time                        -157.155    
  -------------------------------------------------------------------
                         slack                                 26.422    

Slack (MET) :             26.461ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.487ns  (logic 11.239ns (17.162%)  route 54.248ns (82.838%))
  Logic Levels:           70  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=29)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 183.859 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.639   154.182    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.124   154.306 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_17/O
                         net (fo=16, routed)          2.831   157.137    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y7          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.731   183.859    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.347    
                         clock uncertainty           -0.183   184.164    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.598    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.598    
                         arrival time                        -157.137    
  -------------------------------------------------------------------
                         slack                                 26.461    

Slack (MET) :             26.542ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        65.203ns  (logic 11.363ns (17.427%)  route 53.840ns (82.573%))
  Logic Levels:           71  (LUT2=4 LUT3=10 LUT4=11 LUT5=16 LUT6=30)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 183.664 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 91.651 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.616    91.651    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.524    92.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         2.952    95.126    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data_reg[7][0]
    SLICE_X80Y79         LUT3 (Prop_lut3_I0_O)        0.150    95.276 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_12/O
                         net (fo=59, routed)          1.381    96.657    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_68_1
    SLICE_X75Y84         LUT6 (Prop_lut6_I3_O)        0.328    96.985 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_6/O
                         net (fo=2, routed)           0.647    97.632    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X75Y85         LUT6 (Prop_lut6_I1_O)        0.124    97.756 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.427    98.183    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.124    98.307 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.589    99.896    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.152   100.048 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.920   100.968    debuggerTop/mcu_ram/w_cpu_debug_rw
    SLICE_X60Y68         LUT6 (Prop_lut6_I5_O)        0.326   101.294 f  debuggerTop/mcu_ram/r_oam[255][3]_i_4/O
                         net (fo=5, routed)           0.570   101.864    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][3]
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124   101.988 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.710   102.698    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X69Y69         LUT5 (Prop_lut5_I4_O)        0.124   102.822 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.445   103.267    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X70Y68         LUT5 (Prop_lut5_I0_O)        0.124   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2/O
                         net (fo=2, routed)           1.019   104.410    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2_n_2
    SLICE_X70Y67         LUT5 (Prop_lut5_I3_O)        0.150   104.560 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.455   105.015    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X69Y67         LUT5 (Prop_lut5_I2_O)        0.328   105.343 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.586   105.929    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X68Y66         LUT6 (Prop_lut6_I1_O)        0.124   106.053 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.756   106.808    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.150   106.958 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.765   107.723    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.328   108.051 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.871   108.922    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124   109.046 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.593   109.639    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   109.763 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.383   110.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X72Y72         LUT6 (Prop_lut6_I0_O)        0.124   110.270 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           1.012   111.283    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.124   111.407 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.499   111.906    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X68Y67         LUT6 (Prop_lut6_I5_O)        0.124   112.030 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.575   112.605    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I2_O)        0.124   112.729 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.437   113.166    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.124   113.290 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.434   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.124   113.849 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.991   114.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.150   114.989 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.433   115.423    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.326   115.749 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.772   116.521    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X68Y69         LUT3 (Prop_lut3_I1_O)        0.124   116.645 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.590   117.235    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X68Y66         LUT3 (Prop_lut3_I1_O)        0.124   117.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.486   117.845    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y64         LUT4 (Prop_lut4_I3_O)        0.124   117.969 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.421   118.390    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124   118.514 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.788   119.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124   119.426 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.919   120.345    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124   120.469 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.459   120.928    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124   121.052 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.476   121.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124   121.651 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.433   122.085    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.124   122.209 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         0.975   123.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.124   123.308 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.690   123.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X75Y69         LUT2 (Prop_lut2_I1_O)        0.124   124.121 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   124.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X75Y69         LUT6 (Prop_lut6_I1_O)        0.124   124.510 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.840   125.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X69Y68         LUT5 (Prop_lut5_I0_O)        0.119   125.469 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.564   126.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X65Y69         LUT4 (Prop_lut4_I0_O)        0.332   126.365 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          1.453   127.818    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124   127.942 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.446   128.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X61Y65         LUT2 (Prop_lut2_I0_O)        0.124   128.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.756   129.268    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X63Y67         LUT5 (Prop_lut5_I3_O)        0.124   129.392 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.538   129.930    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X58Y67         LUT5 (Prop_lut5_I2_O)        0.124   130.054 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.174   130.228    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124   130.352 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.730   131.082    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.124   131.206 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.572   131.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   131.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.463   132.365    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X68Y66         LUT3 (Prop_lut3_I2_O)        0.124   132.489 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.450   132.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124   133.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.469   133.532    debuggerTop/nes/clockEnable/D[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124   133.656 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.287   134.942    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124   135.066 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.762   135.828    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124   135.952 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.406   136.358    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.124   136.482 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.715   137.196    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X67Y70         LUT4 (Prop_lut4_I0_O)        0.124   137.320 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           1.046   138.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X72Y71         LUT4 (Prop_lut4_I2_O)        0.150   138.516 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.525   139.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.326   139.367 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.104   140.471    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7][5]
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.124   140.595 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=12, routed)          0.697   141.292    debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam_reg[255][4]_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124   141.416 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.974   142.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124   142.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.119   143.633    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.124   143.757 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.443   144.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.124   144.324 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           0.838   145.163    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I2_O)        0.150   145.313 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.919   146.232    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.352   146.584 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.701   147.285    debuggerTop/nes/clockEnable/D[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.326   147.611 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         1.192   148.802    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124   148.926 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.862   149.788    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124   149.912 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.488   150.400    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124   150.524 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          0.749   151.273    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124   151.397 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.449   151.846    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X71Y69         LUT6 (Prop_lut6_I2_O)        0.124   151.970 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.608   152.578    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.124   152.702 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.717   153.419    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124   153.543 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.727   154.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   154.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.431   154.826    debuggerTop/mcu_ram/D[1]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.124   154.950 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          1.904   156.853    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.536   183.664    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.145    
                         clock uncertainty           -0.183   183.962    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.396    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.396    
                         arrival time                        -156.853    
  -------------------------------------------------------------------
                         slack                                 26.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.116ns (6.771%)  route 1.597ns (93.229%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.701    -0.463    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X76Y74         LUT6 (Prop_lut6_I4_O)        0.045    -0.418 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_3/O
                         net (fo=8, routed)           0.397    -0.021    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_3_n_2
    SLICE_X75Y72         LUT6 (Prop_lut6_I5_O)        0.045     0.024 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[1]_i_1/O
                         net (fo=1, routed)           0.000     0.024    debuggerTop/nes/cpu2A03/cpu6502/alu/D[1]
    SLICE_X75Y72         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.857    -0.816    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X75Y72         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/C
                         clock pessimism              0.557    -0.260    
                         clock uncertainty            0.183    -0.077    
    SLICE_X75Y72         FDCE (Hold_fdce_C_D)         0.091     0.014    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.321ns  (logic 0.191ns (59.549%)  route 0.130ns (40.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 91.738 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 91.976 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.566    91.976    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X48Y54         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDCE (Prop_fdce_C_Q)         0.146    92.122 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[3]/Q
                         net (fo=1, routed)           0.130    92.252    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg_n_2_[3]
    SLICE_X47Y53         LUT6 (Prop_lut6_I4_O)        0.045    92.297 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[4]_i_1__1/O
                         net (fo=1, routed)           0.000    92.297    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[4]_i_1__1_n_2
    SLICE_X47Y53         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.837    91.738    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X47Y53         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.254    91.992    
                         clock uncertainty            0.183    92.175    
    SLICE_X47Y53         FDCE (Hold_fdce_C_D)         0.099    92.274    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.274    
                         arrival time                          92.297    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_tile_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/r_video_address_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.361ns  (logic 0.216ns (59.806%)  route 0.145ns (40.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 91.734 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 91.974 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.564    91.974    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X50Y59         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_tile_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDCE (Prop_fdce_C_Q)         0.167    92.141 r  debuggerTop/nes/ppu/background/r_video_background_tile_reg[3]/Q
                         net (fo=1, routed)           0.145    92.286    debuggerTop/nes/ppu/background/r_video_background_tile_reg_n_2_[3]
    SLICE_X50Y60         LUT4 (Prop_lut4_I0_O)        0.049    92.335 r  debuggerTop/nes/ppu/background/r_video_address[7]_i_1/O
                         net (fo=1, routed)           0.000    92.335    debuggerTop/nes/ppu/background/r_video_address[7]
    SLICE_X50Y60         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.833    91.734    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X50Y60         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_address_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.255    91.989    
                         clock uncertainty            0.183    92.172    
    SLICE_X50Y60         FDCE (Hold_fdce_C_D)         0.135    92.307    debuggerTop/nes/ppu/background/r_video_address_reg[7]
  -------------------------------------------------------------------
                         required time                        -92.307    
                         arrival time                          92.335    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.327ns  (logic 0.167ns (51.010%)  route 0.160ns (48.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 91.739 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 91.976 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.566    91.976    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X46Y55         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDCE (Prop_fdce_C_Q)         0.167    92.143 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[7]/Q
                         net (fo=1, routed)           0.160    92.303    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg_n_2_[7]
    SLICE_X43Y55         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.838    91.739    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X43Y55         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.275    92.014    
                         clock uncertainty            0.183    92.197    
    SLICE_X43Y55         FDCE (Hold_fdce_C_D)         0.078    92.275    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[8]
  -------------------------------------------------------------------
                         required time                        -92.275    
                         arrival time                          92.303    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[1][7]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.365ns  (logic 0.253ns (69.251%)  route 0.112ns (30.748%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 91.734 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 91.975 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.565    91.975    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X32Y67         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[1][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.146    92.121 r  debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[1][7]/Q
                         net (fo=3, routed)           0.112    92.233    debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[1]_644[7]
    SLICE_X30Y68         LUT6 (Prop_lut6_I5_O)        0.045    92.278 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile[7]_i_3/O
                         net (fo=1, routed)           0.000    92.278    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile[7]_i_3_n_2
    SLICE_X30Y68         MUXF7 (Prop_muxf7_I0_O)      0.062    92.340 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    92.340    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]_i_2_n_2
    SLICE_X30Y68         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.833    91.734    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X30Y68         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.254    91.988    
                         clock uncertainty            0.183    92.171    
    SLICE_X30Y68         FDRE (Hold_fdre_C_D)         0.138    92.309    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]
  -------------------------------------------------------------------
                         required time                        -92.309    
                         arrival time                          92.340    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.328ns  (logic 0.191ns (58.244%)  route 0.137ns (41.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 91.742 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.594ns = ( 91.980 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.570    91.980    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/o_clk_5mhz
    SLICE_X32Y58         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.146    92.126 r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[6]/Q
                         net (fo=1, routed)           0.137    92.263    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data__0[6]
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.045    92.308 r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data[7]_i_2__11/O
                         net (fo=1, routed)           0.000    92.308    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data[7]_i_2__11_n_2
    SLICE_X33Y58         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.841    91.742    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/o_clk_5mhz
    SLICE_X33Y58         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.251    91.993    
                         clock uncertainty            0.183    92.176    
    SLICE_X33Y58         FDCE (Hold_fdce_C_D)         0.098    92.274    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileHi/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -92.274    
                         arrival time                          92.308    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.357ns  (logic 0.191ns (53.494%)  route 0.166ns (46.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 91.738 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 91.976 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.566    91.976    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X47Y53         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDCE (Prop_fdce_C_Q)         0.146    92.122 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/Q
                         net (fo=1, routed)           0.166    92.288    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg_n_2_[4]
    SLICE_X46Y55         LUT6 (Prop_lut6_I4_O)        0.045    92.333 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[5]_i_1__1/O
                         net (fo=1, routed)           0.000    92.333    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[5]_i_1__1_n_2
    SLICE_X46Y55         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.837    91.738    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X46Y55         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.254    91.992    
                         clock uncertainty            0.183    92.175    
    SLICE_X46Y55         FDCE (Hold_fdce_C_D)         0.124    92.299    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                        -92.299    
                         arrival time                          92.333    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.333ns  (logic 0.191ns (57.368%)  route 0.142ns (42.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 91.742 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.594ns = ( 91.980 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.570    91.980    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/o_clk_5mhz
    SLICE_X31Y57         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.146    92.126 r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[1]/Q
                         net (fo=1, routed)           0.142    92.268    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data__11[1]
    SLICE_X32Y57         LUT5 (Prop_lut5_I4_O)        0.045    92.313 r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data[2]_i_1__12/O
                         net (fo=1, routed)           0.000    92.313    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data[2]_i_1__12_n_2
    SLICE_X32Y57         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.841    91.742    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/o_clk_5mhz
    SLICE_X32Y57         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.254    91.996    
                         clock uncertainty            0.183    92.179    
    SLICE_X32Y57         FDCE (Hold_fdce_C_D)         0.098    92.277    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileLo/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.277    
                         arrival time                          92.313    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_tx_byte_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/spi/r_tx_byte_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.226ns (59.602%)  route 0.153ns (40.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.567    -0.597    debuggerTop/debugger/o_clk_5mhz
    SLICE_X67Y59         FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y59         FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  debuggerTop/debugger/r_tx_byte_reg[5]/Q
                         net (fo=1, routed)           0.153    -0.316    debuggerTop/debugger/r_tx_byte_reg_n_2_[5]
    SLICE_X70Y59         LUT2 (Prop_lut2_I0_O)        0.098    -0.218 r  debuggerTop/debugger/r_tx_byte[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.218    debuggerTop/spi/r_tx_byte_reg[7]_1[5]
    SLICE_X70Y59         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.839    -0.834    debuggerTop/spi/o_clk_5mhz
    SLICE_X70Y59         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[5]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.183    -0.376    
    SLICE_X70Y59         FDCE (Hold_fdce_C_D)         0.121    -0.255    debuggerTop/spi/r_tx_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.878%)  route 0.188ns (57.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/debugger/o_clk_5mhz
    SLICE_X65Y55         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  debuggerTop/debugger/r_value_data_reg[11]/Q
                         net (fo=3, routed)           0.188    -0.267    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[11]
    SLICE_X68Y56         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.840    -0.833    debuggerTop/values/o_clk_5mhz
    SLICE_X68Y56         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[11]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.183    -0.375    
    SLICE_X68Y56         FDRE (Hold_fdre_C_D)         0.070    -0.305    debuggerTop/values/r_profiler_sample_index_reg[11]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.038    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.749ns,  Total Violation       -1.749ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.749ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0_1 rise@555.445ns - o_clk_25mhz_clk_wiz_0_1 rise@554.456ns)
  Data Path Delay:        2.200ns  (logic 0.456ns (20.726%)  route 1.744ns (79.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 553.905 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 553.514 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.599   553.514    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X51Y127        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y127        FDCE (Prop_fdce_C_Q)         0.456   553.970 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.744   555.715    debuggerTop/video_output_sync/r_data_0
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.480   553.905    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.300    
                         clock uncertainty           -0.294   554.006    
    SLICE_X51Y126        FDCE (Setup_fdce_C_D)       -0.040   553.966    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.966    
                         arrival time                        -555.714    
  -------------------------------------------------------------------
                         slack                                 -1.749    

Slack (MET) :             38.309ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.079ns  (logic 0.478ns (44.305%)  route 0.601ns (55.695%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.601     1.079    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X30Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y96         FDRE (Setup_fdre_C_D)       -0.216    39.388    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.388    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                 38.309    

Slack (MET) :             38.380ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.006ns  (logic 0.419ns (41.648%)  route 0.587ns (58.352%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.587     1.006    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X14Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X14Y96         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                 38.380    

Slack (MET) :             38.403ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.935ns  (logic 0.478ns (51.143%)  route 0.457ns (48.857%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.457     0.935    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X28Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y97         FDRE (Setup_fdre_C_D)       -0.266    39.338    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.338    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                 38.403    

Slack (MET) :             38.429ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.955ns  (logic 0.478ns (50.045%)  route 0.477ns (49.955%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.477     0.955    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X30Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y96         FDRE (Setup_fdre_C_D)       -0.220    39.384    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.384    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 38.429    

Slack (MET) :             38.465ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.092ns  (logic 0.518ns (47.439%)  route 0.574ns (52.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.574     1.092    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X30Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y96         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                 38.465    

Slack (MET) :             38.546ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.963ns  (logic 0.518ns (53.805%)  route 0.445ns (46.195%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.445     0.963    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X29Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y97         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                 38.546    

Slack (MET) :             38.551ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.960ns  (logic 0.518ns (53.982%)  route 0.442ns (46.018%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.442     0.960    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X29Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X29Y97         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                 38.551    

Slack (MET) :             38.662ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.895ns  (logic 0.456ns (50.947%)  route 0.439ns (49.053%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.439     0.895    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X14Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X14Y96         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                 38.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.141ns (16.336%)  route 0.722ns (83.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.549    -0.615    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X51Y127        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.722     0.248    debuggerTop/video_output_sync/r_data_0
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.814    -0.859    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.303    
                         clock uncertainty            0.294    -0.009    
    SLICE_X51Y126        FDCE (Hold_fdce_C_D)         0.078     0.069    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.578ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.229ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.580ns (15.263%)  route 3.220ns (84.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.061 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.413     2.864    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.478    38.061    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__1/C
                         clock pessimism              0.488    38.550    
                         clock uncertainty           -0.138    38.412    
    SLICE_X58Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.093    debuggerTop/vga_generator/r_x_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         38.093    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                 35.229    

Slack (MET) :             35.249ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.580ns (15.510%)  route 3.160ns (84.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.063 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.352     2.803    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X62Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.480    38.063    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X62Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/C
                         clock pessimism              0.488    38.552    
                         clock uncertainty           -0.138    38.414    
    SLICE_X62Y123        FDCE (Recov_fdce_C_CLR)     -0.361    38.053    debuggerTop/vga_generator/r_x_reg[4]
  -------------------------------------------------------------------
                         required time                         38.053    
                         arrival time                          -2.803    
  -------------------------------------------------------------------
                         slack                                 35.249    

Slack (MET) :             35.291ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__16/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.580ns (15.510%)  route 3.160ns (84.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.063 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.352     2.803    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X62Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.480    38.063    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X62Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__16/C
                         clock pessimism              0.488    38.552    
                         clock uncertainty           -0.138    38.414    
    SLICE_X62Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.095    debuggerTop/vga_generator/r_x_reg[2]_rep__16
  -------------------------------------------------------------------
                         required time                         38.095    
                         arrival time                          -2.803    
  -------------------------------------------------------------------
                         slack                                 35.291    

Slack (MET) :             35.291ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.580ns (15.510%)  route 3.160ns (84.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.063 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.352     2.803    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X62Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.480    38.063    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X62Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.488    38.552    
                         clock uncertainty           -0.138    38.414    
    SLICE_X62Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.095    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                         38.095    
                         arrival time                          -2.803    
  -------------------------------------------------------------------
                         slack                                 35.291    

Slack (MET) :             35.567ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.580ns (17.177%)  route 2.797ns (82.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.989     2.440    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X61Y122        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X61Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.138    38.413    
    SLICE_X61Y122        FDCE (Recov_fdce_C_CLR)     -0.405    38.008    debuggerTop/vga_generator/r_x_reg[2]
  -------------------------------------------------------------------
                         required time                         38.008    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                 35.567    

Slack (MET) :             35.653ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.580ns (17.177%)  route 2.797ns (82.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.989     2.440    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X60Y122        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X60Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[0]/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.138    38.413    
    SLICE_X60Y122        FDCE (Recov_fdce_C_CLR)     -0.319    38.094    debuggerTop/vga_generator/r_x_reg[0]
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                 35.653    

Slack (MET) :             35.653ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__13/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.580ns (17.177%)  route 2.797ns (82.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.989     2.440    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X60Y122        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X60Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__13/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.138    38.413    
    SLICE_X60Y122        FDCE (Recov_fdce_C_CLR)     -0.319    38.094    debuggerTop/vga_generator/r_x_reg[2]_rep__13
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                 35.653    

Slack (MET) :             35.653ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.580ns (17.177%)  route 2.797ns (82.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.989     2.440    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X60Y122        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X60Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__2/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.138    38.413    
    SLICE_X60Y122        FDCE (Recov_fdce_C_CLR)     -0.319    38.094    debuggerTop/vga_generator/r_x_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                 35.653    

Slack (MET) :             35.743ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.580ns (17.858%)  route 2.668ns (82.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.065 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.861     2.312    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X60Y129        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.482    38.065    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X60Y129        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.488    38.554    
                         clock uncertainty           -0.138    38.416    
    SLICE_X60Y129        FDCE (Recov_fdce_C_CLR)     -0.361    38.055    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         38.055    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                 35.743    

Slack (MET) :             35.785ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.580ns (17.858%)  route 2.668ns (82.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.065 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.861     2.312    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X60Y129        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.482    38.065    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X60Y129        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.488    38.554    
                         clock uncertainty           -0.138    38.416    
    SLICE_X60Y129        FDCE (Recov_fdce_C_CLR)     -0.319    38.097    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                         38.097    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                 35.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.891%)  route 0.561ns (75.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.278     0.133    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[5]/C
                         clock pessimism              0.504    -0.353    
    SLICE_X53Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    debuggerTop/vga_generator/r_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.747%)  route 0.566ns (75.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.283     0.137    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
                         clock pessimism              0.504    -0.353    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    debuggerTop/vga_generator/r_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.747%)  route 0.566ns (75.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.283     0.137    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.504    -0.353    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.747%)  route 0.566ns (75.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.283     0.137    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.504    -0.353    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.747%)  route 0.566ns (75.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.283     0.137    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.504    -0.353    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.346     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y129        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y129        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__10/C
                         clock pessimism              0.504    -0.352    
    SLICE_X52Y129        FDCE (Remov_fdce_C_CLR)     -0.092    -0.444    debuggerTop/vga_generator/r_x_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.346     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y129        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y129        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__11/C
                         clock pessimism              0.504    -0.352    
    SLICE_X52Y129        FDCE (Remov_fdce_C_CLR)     -0.092    -0.444    debuggerTop/vga_generator/r_x_reg[1]_rep__11
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.346     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y129        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y129        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__12/C
                         clock pessimism              0.504    -0.352    
    SLICE_X52Y129        FDCE (Remov_fdce_C_CLR)     -0.092    -0.444    debuggerTop/vga_generator/r_x_reg[1]_rep__12
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.942%)  route 0.435ns (70.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.152     0.007    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y128        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y128        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.275    -0.581    
    SLICE_X50Y128        FDCE (Remov_fdce_C_CLR)     -0.067    -0.648    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.942%)  route 0.435ns (70.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.152     0.007    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y128        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y128        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.275    -0.581    
    SLICE_X50Y128        FDCE (Remov_fdce_C_CLR)     -0.067    -0.648    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.655    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.441ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.229ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.580ns (15.263%)  route 3.220ns (84.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.061 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.413     2.864    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.478    38.061    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__1/C
                         clock pessimism              0.488    38.550    
                         clock uncertainty           -0.138    38.412    
    SLICE_X58Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.093    debuggerTop/vga_generator/r_x_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         38.093    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                 35.229    

Slack (MET) :             35.249ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.580ns (15.510%)  route 3.160ns (84.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.063 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.352     2.803    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X62Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.480    38.063    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X62Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/C
                         clock pessimism              0.488    38.552    
                         clock uncertainty           -0.138    38.414    
    SLICE_X62Y123        FDCE (Recov_fdce_C_CLR)     -0.361    38.053    debuggerTop/vga_generator/r_x_reg[4]
  -------------------------------------------------------------------
                         required time                         38.053    
                         arrival time                          -2.803    
  -------------------------------------------------------------------
                         slack                                 35.249    

Slack (MET) :             35.291ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__16/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.580ns (15.510%)  route 3.160ns (84.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.063 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.352     2.803    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X62Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.480    38.063    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X62Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__16/C
                         clock pessimism              0.488    38.552    
                         clock uncertainty           -0.138    38.414    
    SLICE_X62Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.095    debuggerTop/vga_generator/r_x_reg[2]_rep__16
  -------------------------------------------------------------------
                         required time                         38.095    
                         arrival time                          -2.803    
  -------------------------------------------------------------------
                         slack                                 35.291    

Slack (MET) :             35.291ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.580ns (15.510%)  route 3.160ns (84.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.063 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.352     2.803    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X62Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.480    38.063    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X62Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.488    38.552    
                         clock uncertainty           -0.138    38.414    
    SLICE_X62Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.095    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                         38.095    
                         arrival time                          -2.803    
  -------------------------------------------------------------------
                         slack                                 35.291    

Slack (MET) :             35.567ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.580ns (17.177%)  route 2.797ns (82.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.989     2.440    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X61Y122        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X61Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.138    38.413    
    SLICE_X61Y122        FDCE (Recov_fdce_C_CLR)     -0.405    38.008    debuggerTop/vga_generator/r_x_reg[2]
  -------------------------------------------------------------------
                         required time                         38.008    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                 35.567    

Slack (MET) :             35.653ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.580ns (17.177%)  route 2.797ns (82.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.989     2.440    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X60Y122        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X60Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[0]/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.138    38.413    
    SLICE_X60Y122        FDCE (Recov_fdce_C_CLR)     -0.319    38.094    debuggerTop/vga_generator/r_x_reg[0]
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                 35.653    

Slack (MET) :             35.653ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__13/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.580ns (17.177%)  route 2.797ns (82.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.989     2.440    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X60Y122        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X60Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__13/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.138    38.413    
    SLICE_X60Y122        FDCE (Recov_fdce_C_CLR)     -0.319    38.094    debuggerTop/vga_generator/r_x_reg[2]_rep__13
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                 35.653    

Slack (MET) :             35.653ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.580ns (17.177%)  route 2.797ns (82.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.989     2.440    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X60Y122        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X60Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__2/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.138    38.413    
    SLICE_X60Y122        FDCE (Recov_fdce_C_CLR)     -0.319    38.094    debuggerTop/vga_generator/r_x_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                 35.653    

Slack (MET) :             35.743ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.580ns (17.858%)  route 2.668ns (82.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.065 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.861     2.312    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X60Y129        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.482    38.065    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X60Y129        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.488    38.554    
                         clock uncertainty           -0.138    38.416    
    SLICE_X60Y129        FDCE (Recov_fdce_C_CLR)     -0.361    38.055    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         38.055    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                 35.743    

Slack (MET) :             35.785ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.580ns (17.858%)  route 2.668ns (82.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.065 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.861     2.312    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X60Y129        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.482    38.065    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X60Y129        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.488    38.554    
                         clock uncertainty           -0.138    38.416    
    SLICE_X60Y129        FDCE (Recov_fdce_C_CLR)     -0.319    38.097    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                         38.097    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                 35.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.891%)  route 0.561ns (75.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.278     0.133    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[5]/C
                         clock pessimism              0.504    -0.353    
                         clock uncertainty            0.138    -0.216    
    SLICE_X53Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    debuggerTop/vga_generator/r_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.747%)  route 0.566ns (75.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.283     0.137    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
                         clock pessimism              0.504    -0.353    
                         clock uncertainty            0.138    -0.216    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    debuggerTop/vga_generator/r_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.747%)  route 0.566ns (75.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.283     0.137    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.504    -0.353    
                         clock uncertainty            0.138    -0.216    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.747%)  route 0.566ns (75.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.283     0.137    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.504    -0.353    
                         clock uncertainty            0.138    -0.216    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.747%)  route 0.566ns (75.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.283     0.137    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.504    -0.353    
                         clock uncertainty            0.138    -0.216    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.346     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y129        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y129        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__10/C
                         clock pessimism              0.504    -0.352    
                         clock uncertainty            0.138    -0.215    
    SLICE_X52Y129        FDCE (Remov_fdce_C_CLR)     -0.092    -0.307    debuggerTop/vga_generator/r_x_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.346     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y129        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y129        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__11/C
                         clock pessimism              0.504    -0.352    
                         clock uncertainty            0.138    -0.215    
    SLICE_X52Y129        FDCE (Remov_fdce_C_CLR)     -0.092    -0.307    debuggerTop/vga_generator/r_x_reg[1]_rep__11
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.346     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y129        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y129        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__12/C
                         clock pessimism              0.504    -0.352    
                         clock uncertainty            0.138    -0.215    
    SLICE_X52Y129        FDCE (Remov_fdce_C_CLR)     -0.092    -0.307    debuggerTop/vga_generator/r_x_reg[1]_rep__12
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.942%)  route 0.435ns (70.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.152     0.007    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y128        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y128        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.275    -0.581    
                         clock uncertainty            0.138    -0.443    
    SLICE_X50Y128        FDCE (Remov_fdce_C_CLR)     -0.067    -0.510    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.942%)  route 0.435ns (70.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.152     0.007    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y128        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y128        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.275    -0.581    
                         clock uncertainty            0.138    -0.443    
    SLICE_X50Y128        FDCE (Remov_fdce_C_CLR)     -0.067    -0.510    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.517    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.441ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.229ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.580ns (15.263%)  route 3.220ns (84.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.061 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.413     2.864    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.478    38.061    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__1/C
                         clock pessimism              0.488    38.550    
                         clock uncertainty           -0.138    38.412    
    SLICE_X58Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.093    debuggerTop/vga_generator/r_x_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         38.093    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                 35.229    

Slack (MET) :             35.249ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.580ns (15.510%)  route 3.160ns (84.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.063 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.352     2.803    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X62Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.480    38.063    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X62Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/C
                         clock pessimism              0.488    38.552    
                         clock uncertainty           -0.138    38.414    
    SLICE_X62Y123        FDCE (Recov_fdce_C_CLR)     -0.361    38.053    debuggerTop/vga_generator/r_x_reg[4]
  -------------------------------------------------------------------
                         required time                         38.053    
                         arrival time                          -2.803    
  -------------------------------------------------------------------
                         slack                                 35.249    

Slack (MET) :             35.291ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__16/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.580ns (15.510%)  route 3.160ns (84.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.063 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.352     2.803    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X62Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.480    38.063    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X62Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__16/C
                         clock pessimism              0.488    38.552    
                         clock uncertainty           -0.138    38.414    
    SLICE_X62Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.095    debuggerTop/vga_generator/r_x_reg[2]_rep__16
  -------------------------------------------------------------------
                         required time                         38.095    
                         arrival time                          -2.803    
  -------------------------------------------------------------------
                         slack                                 35.291    

Slack (MET) :             35.291ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.580ns (15.510%)  route 3.160ns (84.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.063 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.352     2.803    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X62Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.480    38.063    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X62Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.488    38.552    
                         clock uncertainty           -0.138    38.414    
    SLICE_X62Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.095    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                         38.095    
                         arrival time                          -2.803    
  -------------------------------------------------------------------
                         slack                                 35.291    

Slack (MET) :             35.567ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.580ns (17.177%)  route 2.797ns (82.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.989     2.440    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X61Y122        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X61Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.138    38.413    
    SLICE_X61Y122        FDCE (Recov_fdce_C_CLR)     -0.405    38.008    debuggerTop/vga_generator/r_x_reg[2]
  -------------------------------------------------------------------
                         required time                         38.008    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                 35.567    

Slack (MET) :             35.653ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.580ns (17.177%)  route 2.797ns (82.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.989     2.440    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X60Y122        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X60Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[0]/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.138    38.413    
    SLICE_X60Y122        FDCE (Recov_fdce_C_CLR)     -0.319    38.094    debuggerTop/vga_generator/r_x_reg[0]
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                 35.653    

Slack (MET) :             35.653ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__13/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.580ns (17.177%)  route 2.797ns (82.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.989     2.440    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X60Y122        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X60Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__13/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.138    38.413    
    SLICE_X60Y122        FDCE (Recov_fdce_C_CLR)     -0.319    38.094    debuggerTop/vga_generator/r_x_reg[2]_rep__13
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                 35.653    

Slack (MET) :             35.653ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.580ns (17.177%)  route 2.797ns (82.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.989     2.440    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X60Y122        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X60Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__2/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.138    38.413    
    SLICE_X60Y122        FDCE (Recov_fdce_C_CLR)     -0.319    38.094    debuggerTop/vga_generator/r_x_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                 35.653    

Slack (MET) :             35.743ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.580ns (17.858%)  route 2.668ns (82.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.065 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.861     2.312    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X60Y129        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.482    38.065    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X60Y129        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.488    38.554    
                         clock uncertainty           -0.138    38.416    
    SLICE_X60Y129        FDCE (Recov_fdce_C_CLR)     -0.361    38.055    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         38.055    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                 35.743    

Slack (MET) :             35.785ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.580ns (17.858%)  route 2.668ns (82.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.065 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.861     2.312    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X60Y129        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.482    38.065    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X60Y129        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.488    38.554    
                         clock uncertainty           -0.138    38.416    
    SLICE_X60Y129        FDCE (Recov_fdce_C_CLR)     -0.319    38.097    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                         38.097    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                 35.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.891%)  route 0.561ns (75.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.278     0.133    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[5]/C
                         clock pessimism              0.504    -0.353    
                         clock uncertainty            0.138    -0.216    
    SLICE_X53Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    debuggerTop/vga_generator/r_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.747%)  route 0.566ns (75.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.283     0.137    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
                         clock pessimism              0.504    -0.353    
                         clock uncertainty            0.138    -0.216    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    debuggerTop/vga_generator/r_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.747%)  route 0.566ns (75.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.283     0.137    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.504    -0.353    
                         clock uncertainty            0.138    -0.216    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.747%)  route 0.566ns (75.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.283     0.137    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.504    -0.353    
                         clock uncertainty            0.138    -0.216    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.747%)  route 0.566ns (75.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.283     0.137    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.504    -0.353    
                         clock uncertainty            0.138    -0.216    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.346     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y129        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y129        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__10/C
                         clock pessimism              0.504    -0.352    
                         clock uncertainty            0.138    -0.215    
    SLICE_X52Y129        FDCE (Remov_fdce_C_CLR)     -0.092    -0.307    debuggerTop/vga_generator/r_x_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.346     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y129        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y129        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__11/C
                         clock pessimism              0.504    -0.352    
                         clock uncertainty            0.138    -0.215    
    SLICE_X52Y129        FDCE (Remov_fdce_C_CLR)     -0.092    -0.307    debuggerTop/vga_generator/r_x_reg[1]_rep__11
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.346     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y129        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y129        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__12/C
                         clock pessimism              0.504    -0.352    
                         clock uncertainty            0.138    -0.215    
    SLICE_X52Y129        FDCE (Remov_fdce_C_CLR)     -0.092    -0.307    debuggerTop/vga_generator/r_x_reg[1]_rep__12
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.942%)  route 0.435ns (70.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.152     0.007    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y128        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y128        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.275    -0.581    
                         clock uncertainty            0.138    -0.443    
    SLICE_X50Y128        FDCE (Remov_fdce_C_CLR)     -0.067    -0.510    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.942%)  route 0.435ns (70.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.152     0.007    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y128        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y128        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.275    -0.581    
                         clock uncertainty            0.138    -0.443    
    SLICE_X50Y128        FDCE (Remov_fdce_C_CLR)     -0.067    -0.510    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.517    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.578ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.234ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.580ns (15.263%)  route 3.220ns (84.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.061 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.413     2.864    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X58Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.478    38.061    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__1/C
                         clock pessimism              0.488    38.550    
                         clock uncertainty           -0.132    38.417    
    SLICE_X58Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.098    debuggerTop/vga_generator/r_x_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                 35.234    

Slack (MET) :             35.255ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.580ns (15.510%)  route 3.160ns (84.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.063 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.352     2.803    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X62Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.480    38.063    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X62Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/C
                         clock pessimism              0.488    38.552    
                         clock uncertainty           -0.132    38.419    
    SLICE_X62Y123        FDCE (Recov_fdce_C_CLR)     -0.361    38.058    debuggerTop/vga_generator/r_x_reg[4]
  -------------------------------------------------------------------
                         required time                         38.058    
                         arrival time                          -2.803    
  -------------------------------------------------------------------
                         slack                                 35.255    

Slack (MET) :             35.297ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__16/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.580ns (15.510%)  route 3.160ns (84.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.063 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.352     2.803    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X62Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.480    38.063    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X62Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__16/C
                         clock pessimism              0.488    38.552    
                         clock uncertainty           -0.132    38.419    
    SLICE_X62Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.100    debuggerTop/vga_generator/r_x_reg[2]_rep__16
  -------------------------------------------------------------------
                         required time                         38.100    
                         arrival time                          -2.803    
  -------------------------------------------------------------------
                         slack                                 35.297    

Slack (MET) :             35.297ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.580ns (15.510%)  route 3.160ns (84.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.063 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.352     2.803    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X62Y123        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.480    38.063    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X62Y123        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.488    38.552    
                         clock uncertainty           -0.132    38.419    
    SLICE_X62Y123        FDCE (Recov_fdce_C_CLR)     -0.319    38.100    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                         38.100    
                         arrival time                          -2.803    
  -------------------------------------------------------------------
                         slack                                 35.297    

Slack (MET) :             35.573ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.580ns (17.177%)  route 2.797ns (82.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.989     2.440    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X61Y122        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X61Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.132    38.418    
    SLICE_X61Y122        FDCE (Recov_fdce_C_CLR)     -0.405    38.013    debuggerTop/vga_generator/r_x_reg[2]
  -------------------------------------------------------------------
                         required time                         38.013    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                 35.573    

Slack (MET) :             35.659ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.580ns (17.177%)  route 2.797ns (82.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.989     2.440    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X60Y122        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X60Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[0]/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.132    38.418    
    SLICE_X60Y122        FDCE (Recov_fdce_C_CLR)     -0.319    38.099    debuggerTop/vga_generator/r_x_reg[0]
  -------------------------------------------------------------------
                         required time                         38.099    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                 35.659    

Slack (MET) :             35.659ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__13/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.580ns (17.177%)  route 2.797ns (82.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.989     2.440    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X60Y122        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X60Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__13/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.132    38.418    
    SLICE_X60Y122        FDCE (Recov_fdce_C_CLR)     -0.319    38.099    debuggerTop/vga_generator/r_x_reg[2]_rep__13
  -------------------------------------------------------------------
                         required time                         38.099    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                 35.659    

Slack (MET) :             35.659ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.580ns (17.177%)  route 2.797ns (82.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.989     2.440    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X60Y122        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X60Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__2/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.132    38.418    
    SLICE_X60Y122        FDCE (Recov_fdce_C_CLR)     -0.319    38.099    debuggerTop/vga_generator/r_x_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         38.099    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                 35.659    

Slack (MET) :             35.749ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.580ns (17.858%)  route 2.668ns (82.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.065 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.861     2.312    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X60Y129        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.482    38.065    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X60Y129        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.488    38.554    
                         clock uncertainty           -0.132    38.421    
    SLICE_X60Y129        FDCE (Recov_fdce_C_CLR)     -0.361    38.060    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         38.060    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                 35.749    

Slack (MET) :             35.791ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.580ns (17.858%)  route 2.668ns (82.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.065 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.604    -0.936    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.807     0.327    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.124     0.451 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.861     2.312    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X60Y129        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        1.482    38.065    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X60Y129        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.488    38.554    
                         clock uncertainty           -0.132    38.421    
    SLICE_X60Y129        FDCE (Recov_fdce_C_CLR)     -0.319    38.102    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                 35.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.891%)  route 0.561ns (75.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.278     0.133    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[5]/C
                         clock pessimism              0.504    -0.353    
    SLICE_X53Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    debuggerTop/vga_generator/r_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.747%)  route 0.566ns (75.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.283     0.137    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
                         clock pessimism              0.504    -0.353    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    debuggerTop/vga_generator/r_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.747%)  route 0.566ns (75.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.283     0.137    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.504    -0.353    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.747%)  route 0.566ns (75.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.283     0.137    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.504    -0.353    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.747%)  route 0.566ns (75.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.283     0.137    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.504    -0.353    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.346     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y129        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y129        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__10/C
                         clock pessimism              0.504    -0.352    
    SLICE_X52Y129        FDCE (Remov_fdce_C_CLR)     -0.092    -0.444    debuggerTop/vga_generator/r_x_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.346     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y129        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y129        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__11/C
                         clock pessimism              0.504    -0.352    
    SLICE_X52Y129        FDCE (Remov_fdce_C_CLR)     -0.092    -0.444    debuggerTop/vga_generator/r_x_reg[1]_rep__11
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.825%)  route 0.629ns (77.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.346     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y129        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y129        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__12/C
                         clock pessimism              0.504    -0.352    
    SLICE_X52Y129        FDCE (Remov_fdce_C_CLR)     -0.092    -0.444    debuggerTop/vga_generator/r_x_reg[1]_rep__12
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.942%)  route 0.435ns (70.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.152     0.007    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y128        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y128        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.275    -0.581    
    SLICE_X50Y128        FDCE (Remov_fdce_C_CLR)     -0.067    -0.648    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.942%)  route 0.435ns (70.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.283    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X49Y128        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.152     0.007    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y128        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9338, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y128        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.275    -0.581    
    SLICE_X50Y128        FDCE (Remov_fdce_C_CLR)     -0.067    -0.648    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.655    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       83.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.275ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.375ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_io_is_active_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.607ns  (logic 0.642ns (7.459%)  route 7.965ns (92.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.078     7.700    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X56Y63         FDCE                                         f  debuggerTop/nes/ppu/r_video_io_is_active_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X56Y63         FDCE                                         r  debuggerTop/nes/ppu/r_video_io_is_active_reg/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.183    91.431    
    SLICE_X56Y63         FDCE (Recov_fdce_C_CLR)     -0.356    91.075    debuggerTop/nes/ppu/r_video_io_is_active_reg
  -------------------------------------------------------------------
                         required time                         91.075    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                 83.375    

Slack (MET) :             83.375ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_we_n_reg/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.607ns  (logic 0.642ns (7.459%)  route 7.965ns (92.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.078     7.700    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X56Y63         FDPE                                         f  debuggerTop/nes/ppu/r_video_we_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X56Y63         FDPE                                         r  debuggerTop/nes/ppu/r_video_we_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.183    91.431    
    SLICE_X56Y63         FDPE (Recov_fdpe_C_PRE)     -0.356    91.075    debuggerTop/nes/ppu/r_video_we_n_reg
  -------------------------------------------------------------------
                         required time                         91.075    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                 83.375    

Slack (MET) :             83.417ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_w_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.607ns  (logic 0.642ns (7.459%)  route 7.965ns (92.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.078     7.700    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X56Y63         FDCE                                         f  debuggerTop/nes/ppu/r_w_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X56Y63         FDCE                                         r  debuggerTop/nes/ppu/r_w_reg/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.183    91.431    
    SLICE_X56Y63         FDCE (Recov_fdce_C_CLR)     -0.314    91.117    debuggerTop/nes/ppu/r_w_reg
  -------------------------------------------------------------------
                         required time                         91.117    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                 83.417    

Slack (MET) :             83.565ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_ppuaddr_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 0.642ns (7.590%)  route 7.817ns (92.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.929     7.551    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X54Y62         FDCE                                         f  debuggerTop/nes/ppu/r_ppuaddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X54Y62         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.183    91.431    
    SLICE_X54Y62         FDCE (Recov_fdce_C_CLR)     -0.314    91.117    debuggerTop/nes/ppu/r_ppuaddr_reg[0]
  -------------------------------------------------------------------
                         required time                         91.117    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                 83.565    

Slack (MET) :             83.565ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_ppuaddr_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 0.642ns (7.590%)  route 7.817ns (92.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.929     7.551    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X54Y62         FDCE                                         f  debuggerTop/nes/ppu/r_ppuaddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X54Y62         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.183    91.431    
    SLICE_X54Y62         FDCE (Recov_fdce_C_CLR)     -0.314    91.117    debuggerTop/nes/ppu/r_ppuaddr_reg[1]
  -------------------------------------------------------------------
                         required time                         91.117    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                 83.565    

Slack (MET) :             83.565ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_ppuaddr_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 0.642ns (7.590%)  route 7.817ns (92.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.929     7.551    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X54Y62         FDCE                                         f  debuggerTop/nes/ppu/r_ppuaddr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X54Y62         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.183    91.431    
    SLICE_X54Y62         FDCE (Recov_fdce_C_CLR)     -0.314    91.117    debuggerTop/nes/ppu/r_ppuaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         91.117    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                 83.565    

Slack (MET) :             83.565ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_ppuaddr_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 0.642ns (7.590%)  route 7.817ns (92.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.929     7.551    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X54Y62         FDCE                                         f  debuggerTop/nes/ppu/r_ppuaddr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X54Y62         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.183    91.431    
    SLICE_X54Y62         FDCE (Recov_fdce_C_CLR)     -0.314    91.117    debuggerTop/nes/ppu/r_ppuaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         91.117    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                 83.565    

Slack (MET) :             83.602ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_buffer_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 0.642ns (7.704%)  route 7.692ns (92.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 91.053 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.804     7.426    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X52Y63         FDCE                                         f  debuggerTop/nes/ppu/r_video_buffer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.499    91.053    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X52Y63         FDCE                                         r  debuggerTop/nes/ppu/r_video_buffer_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.613    
                         clock uncertainty           -0.183    91.430    
    SLICE_X52Y63         FDCE (Recov_fdce_C_CLR)     -0.402    91.028    debuggerTop/nes/ppu/r_video_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         91.028    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                 83.602    

Slack (MET) :             83.606ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_buffer_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.329ns  (logic 0.642ns (7.708%)  route 7.687ns (92.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 91.053 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.800     7.422    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X53Y63         FDCE                                         f  debuggerTop/nes/ppu/r_video_buffer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.499    91.053    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X53Y63         FDCE                                         r  debuggerTop/nes/ppu/r_video_buffer_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.613    
                         clock uncertainty           -0.183    91.430    
    SLICE_X53Y63         FDCE (Recov_fdce_C_CLR)     -0.402    91.028    debuggerTop/nes/ppu/r_video_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         91.028    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                 83.606    

Slack (MET) :             83.606ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_buffer_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.329ns  (logic 0.642ns (7.708%)  route 7.687ns (92.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 91.053 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.800     7.422    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X53Y63         FDCE                                         f  debuggerTop/nes/ppu/r_video_buffer_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.499    91.053    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X53Y63         FDCE                                         r  debuggerTop/nes/ppu/r_video_buffer_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.613    
                         clock uncertainty           -0.183    91.430    
    SLICE_X53Y63         FDCE (Recov_fdce_C_CLR)     -0.402    91.028    debuggerTop/nes/ppu/r_video_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         91.028    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                 83.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.275ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.209ns (9.454%)  route 2.002ns (90.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.796     1.614    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X64Y69         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X64Y69         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X64Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.275ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.209ns (9.454%)  route 2.002ns (90.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.796     1.614    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X64Y69         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X64Y69         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X64Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.275ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.209ns (9.454%)  route 2.002ns (90.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.796     1.614    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X64Y69         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X64Y69         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X64Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.338ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.209ns (9.185%)  route 2.067ns (90.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.861     1.679    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X67Y67         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.832    -0.841    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X67Y67         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X67Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.658    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.338ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.209ns (9.185%)  route 2.067ns (90.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.861     1.679    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X67Y67         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.832    -0.841    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X67Y67         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X67Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.658    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.473ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.209ns (8.664%)  route 2.203ns (91.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.998     1.816    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X68Y66         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X68Y66         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X68Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.473ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.209ns (8.664%)  route 2.203ns (91.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.998     1.816    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X68Y66         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X68Y66         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X68Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.473ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.209ns (8.664%)  route 2.203ns (91.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.998     1.816    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X68Y66         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X68Y66         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X68Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.494ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.209ns (8.508%)  route 2.247ns (91.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.042     1.860    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X70Y68         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X70Y68         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X70Y68         FDCE (Remov_fdce_C_CLR)     -0.067    -0.634    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.539ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.209ns (8.441%)  route 2.267ns (91.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.061     1.880    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_1
    SLICE_X69Y68         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X69Y68         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X69Y68         FDCE (Remov_fdce_C_CLR)     -0.092    -0.659    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  2.539    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       83.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.375ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_io_is_active_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.607ns  (logic 0.642ns (7.459%)  route 7.965ns (92.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.078     7.700    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X56Y63         FDCE                                         f  debuggerTop/nes/ppu/r_video_io_is_active_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X56Y63         FDCE                                         r  debuggerTop/nes/ppu/r_video_io_is_active_reg/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.183    91.431    
    SLICE_X56Y63         FDCE (Recov_fdce_C_CLR)     -0.356    91.075    debuggerTop/nes/ppu/r_video_io_is_active_reg
  -------------------------------------------------------------------
                         required time                         91.075    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                 83.375    

Slack (MET) :             83.375ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_we_n_reg/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.607ns  (logic 0.642ns (7.459%)  route 7.965ns (92.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.078     7.700    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X56Y63         FDPE                                         f  debuggerTop/nes/ppu/r_video_we_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X56Y63         FDPE                                         r  debuggerTop/nes/ppu/r_video_we_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.183    91.431    
    SLICE_X56Y63         FDPE (Recov_fdpe_C_PRE)     -0.356    91.075    debuggerTop/nes/ppu/r_video_we_n_reg
  -------------------------------------------------------------------
                         required time                         91.075    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                 83.375    

Slack (MET) :             83.417ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_w_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.607ns  (logic 0.642ns (7.459%)  route 7.965ns (92.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.078     7.700    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X56Y63         FDCE                                         f  debuggerTop/nes/ppu/r_w_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X56Y63         FDCE                                         r  debuggerTop/nes/ppu/r_w_reg/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.183    91.431    
    SLICE_X56Y63         FDCE (Recov_fdce_C_CLR)     -0.314    91.117    debuggerTop/nes/ppu/r_w_reg
  -------------------------------------------------------------------
                         required time                         91.117    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                 83.417    

Slack (MET) :             83.565ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_ppuaddr_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 0.642ns (7.590%)  route 7.817ns (92.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.929     7.551    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X54Y62         FDCE                                         f  debuggerTop/nes/ppu/r_ppuaddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X54Y62         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.183    91.431    
    SLICE_X54Y62         FDCE (Recov_fdce_C_CLR)     -0.314    91.117    debuggerTop/nes/ppu/r_ppuaddr_reg[0]
  -------------------------------------------------------------------
                         required time                         91.117    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                 83.565    

Slack (MET) :             83.565ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_ppuaddr_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 0.642ns (7.590%)  route 7.817ns (92.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.929     7.551    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X54Y62         FDCE                                         f  debuggerTop/nes/ppu/r_ppuaddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X54Y62         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.183    91.431    
    SLICE_X54Y62         FDCE (Recov_fdce_C_CLR)     -0.314    91.117    debuggerTop/nes/ppu/r_ppuaddr_reg[1]
  -------------------------------------------------------------------
                         required time                         91.117    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                 83.565    

Slack (MET) :             83.565ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_ppuaddr_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 0.642ns (7.590%)  route 7.817ns (92.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.929     7.551    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X54Y62         FDCE                                         f  debuggerTop/nes/ppu/r_ppuaddr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X54Y62         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.183    91.431    
    SLICE_X54Y62         FDCE (Recov_fdce_C_CLR)     -0.314    91.117    debuggerTop/nes/ppu/r_ppuaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         91.117    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                 83.565    

Slack (MET) :             83.565ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_ppuaddr_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 0.642ns (7.590%)  route 7.817ns (92.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.929     7.551    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X54Y62         FDCE                                         f  debuggerTop/nes/ppu/r_ppuaddr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X54Y62         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.183    91.431    
    SLICE_X54Y62         FDCE (Recov_fdce_C_CLR)     -0.314    91.117    debuggerTop/nes/ppu/r_ppuaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         91.117    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                 83.565    

Slack (MET) :             83.602ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_buffer_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 0.642ns (7.704%)  route 7.692ns (92.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 91.053 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.804     7.426    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X52Y63         FDCE                                         f  debuggerTop/nes/ppu/r_video_buffer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.499    91.053    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X52Y63         FDCE                                         r  debuggerTop/nes/ppu/r_video_buffer_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.613    
                         clock uncertainty           -0.183    91.430    
    SLICE_X52Y63         FDCE (Recov_fdce_C_CLR)     -0.402    91.028    debuggerTop/nes/ppu/r_video_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         91.028    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                 83.602    

Slack (MET) :             83.606ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_buffer_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.329ns  (logic 0.642ns (7.708%)  route 7.687ns (92.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 91.053 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.800     7.422    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X53Y63         FDCE                                         f  debuggerTop/nes/ppu/r_video_buffer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.499    91.053    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X53Y63         FDCE                                         r  debuggerTop/nes/ppu/r_video_buffer_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.613    
                         clock uncertainty           -0.183    91.430    
    SLICE_X53Y63         FDCE (Recov_fdce_C_CLR)     -0.402    91.028    debuggerTop/nes/ppu/r_video_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         91.028    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                 83.606    

Slack (MET) :             83.606ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_buffer_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.329ns  (logic 0.642ns (7.708%)  route 7.687ns (92.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 91.053 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.800     7.422    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X53Y63         FDCE                                         f  debuggerTop/nes/ppu/r_video_buffer_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.499    91.053    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X53Y63         FDCE                                         r  debuggerTop/nes/ppu/r_video_buffer_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.613    
                         clock uncertainty           -0.183    91.430    
    SLICE_X53Y63         FDCE (Recov_fdce_C_CLR)     -0.402    91.028    debuggerTop/nes/ppu/r_video_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         91.028    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                 83.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.092ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.209ns (9.454%)  route 2.002ns (90.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.796     1.614    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X64Y69         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X64Y69         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.183    -0.385    
    SLICE_X64Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.092ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.209ns (9.454%)  route 2.002ns (90.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.796     1.614    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X64Y69         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X64Y69         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.183    -0.385    
    SLICE_X64Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.092ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.209ns (9.454%)  route 2.002ns (90.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.796     1.614    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X64Y69         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X64Y69         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.183    -0.385    
    SLICE_X64Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.155ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.209ns (9.185%)  route 2.067ns (90.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.861     1.679    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X67Y67         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.832    -0.841    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X67Y67         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.183    -0.383    
    SLICE_X67Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.155ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.209ns (9.185%)  route 2.067ns (90.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.861     1.679    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X67Y67         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.832    -0.841    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X67Y67         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.183    -0.383    
    SLICE_X67Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.290ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.209ns (8.664%)  route 2.203ns (91.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.998     1.816    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X68Y66         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X68Y66         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.183    -0.382    
    SLICE_X68Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.290ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.209ns (8.664%)  route 2.203ns (91.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.998     1.816    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X68Y66         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X68Y66         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.183    -0.382    
    SLICE_X68Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.290ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.209ns (8.664%)  route 2.203ns (91.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.998     1.816    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X68Y66         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X68Y66         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.183    -0.382    
    SLICE_X68Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.311ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.209ns (8.508%)  route 2.247ns (91.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.042     1.860    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X70Y68         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X70Y68         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.183    -0.384    
    SLICE_X70Y68         FDCE (Remov_fdce_C_CLR)     -0.067    -0.451    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.356ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.209ns (8.441%)  route 2.267ns (91.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.061     1.880    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_1
    SLICE_X69Y68         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X69Y68         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.183    -0.384    
    SLICE_X69Y68         FDCE (Remov_fdce_C_CLR)     -0.092    -0.476    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  2.356    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       83.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.375ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_io_is_active_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.607ns  (logic 0.642ns (7.459%)  route 7.965ns (92.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.078     7.700    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X56Y63         FDCE                                         f  debuggerTop/nes/ppu/r_video_io_is_active_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X56Y63         FDCE                                         r  debuggerTop/nes/ppu/r_video_io_is_active_reg/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.183    91.431    
    SLICE_X56Y63         FDCE (Recov_fdce_C_CLR)     -0.356    91.075    debuggerTop/nes/ppu/r_video_io_is_active_reg
  -------------------------------------------------------------------
                         required time                         91.075    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                 83.375    

Slack (MET) :             83.375ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_we_n_reg/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.607ns  (logic 0.642ns (7.459%)  route 7.965ns (92.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.078     7.700    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X56Y63         FDPE                                         f  debuggerTop/nes/ppu/r_video_we_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X56Y63         FDPE                                         r  debuggerTop/nes/ppu/r_video_we_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.183    91.431    
    SLICE_X56Y63         FDPE (Recov_fdpe_C_PRE)     -0.356    91.075    debuggerTop/nes/ppu/r_video_we_n_reg
  -------------------------------------------------------------------
                         required time                         91.075    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                 83.375    

Slack (MET) :             83.417ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_w_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.607ns  (logic 0.642ns (7.459%)  route 7.965ns (92.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.078     7.700    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X56Y63         FDCE                                         f  debuggerTop/nes/ppu/r_w_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X56Y63         FDCE                                         r  debuggerTop/nes/ppu/r_w_reg/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.183    91.431    
    SLICE_X56Y63         FDCE (Recov_fdce_C_CLR)     -0.314    91.117    debuggerTop/nes/ppu/r_w_reg
  -------------------------------------------------------------------
                         required time                         91.117    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                 83.417    

Slack (MET) :             83.565ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_ppuaddr_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 0.642ns (7.590%)  route 7.817ns (92.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.929     7.551    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X54Y62         FDCE                                         f  debuggerTop/nes/ppu/r_ppuaddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X54Y62         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.183    91.431    
    SLICE_X54Y62         FDCE (Recov_fdce_C_CLR)     -0.314    91.117    debuggerTop/nes/ppu/r_ppuaddr_reg[0]
  -------------------------------------------------------------------
                         required time                         91.117    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                 83.565    

Slack (MET) :             83.565ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_ppuaddr_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 0.642ns (7.590%)  route 7.817ns (92.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.929     7.551    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X54Y62         FDCE                                         f  debuggerTop/nes/ppu/r_ppuaddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X54Y62         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.183    91.431    
    SLICE_X54Y62         FDCE (Recov_fdce_C_CLR)     -0.314    91.117    debuggerTop/nes/ppu/r_ppuaddr_reg[1]
  -------------------------------------------------------------------
                         required time                         91.117    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                 83.565    

Slack (MET) :             83.565ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_ppuaddr_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 0.642ns (7.590%)  route 7.817ns (92.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.929     7.551    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X54Y62         FDCE                                         f  debuggerTop/nes/ppu/r_ppuaddr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X54Y62         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.183    91.431    
    SLICE_X54Y62         FDCE (Recov_fdce_C_CLR)     -0.314    91.117    debuggerTop/nes/ppu/r_ppuaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         91.117    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                 83.565    

Slack (MET) :             83.565ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_ppuaddr_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 0.642ns (7.590%)  route 7.817ns (92.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.929     7.551    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X54Y62         FDCE                                         f  debuggerTop/nes/ppu/r_ppuaddr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X54Y62         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.183    91.431    
    SLICE_X54Y62         FDCE (Recov_fdce_C_CLR)     -0.314    91.117    debuggerTop/nes/ppu/r_ppuaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         91.117    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                 83.565    

Slack (MET) :             83.602ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_buffer_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 0.642ns (7.704%)  route 7.692ns (92.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 91.053 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.804     7.426    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X52Y63         FDCE                                         f  debuggerTop/nes/ppu/r_video_buffer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.499    91.053    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X52Y63         FDCE                                         r  debuggerTop/nes/ppu/r_video_buffer_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.613    
                         clock uncertainty           -0.183    91.430    
    SLICE_X52Y63         FDCE (Recov_fdce_C_CLR)     -0.402    91.028    debuggerTop/nes/ppu/r_video_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         91.028    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                 83.602    

Slack (MET) :             83.606ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_buffer_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.329ns  (logic 0.642ns (7.708%)  route 7.687ns (92.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 91.053 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.800     7.422    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X53Y63         FDCE                                         f  debuggerTop/nes/ppu/r_video_buffer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.499    91.053    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X53Y63         FDCE                                         r  debuggerTop/nes/ppu/r_video_buffer_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.613    
                         clock uncertainty           -0.183    91.430    
    SLICE_X53Y63         FDCE (Recov_fdce_C_CLR)     -0.402    91.028    debuggerTop/nes/ppu/r_video_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         91.028    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                 83.606    

Slack (MET) :             83.606ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_buffer_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.329ns  (logic 0.642ns (7.708%)  route 7.687ns (92.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 91.053 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.800     7.422    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X53Y63         FDCE                                         f  debuggerTop/nes/ppu/r_video_buffer_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.499    91.053    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X53Y63         FDCE                                         r  debuggerTop/nes/ppu/r_video_buffer_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.613    
                         clock uncertainty           -0.183    91.430    
    SLICE_X53Y63         FDCE (Recov_fdce_C_CLR)     -0.402    91.028    debuggerTop/nes/ppu/r_video_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         91.028    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                 83.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.092ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.209ns (9.454%)  route 2.002ns (90.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.796     1.614    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X64Y69         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X64Y69         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.183    -0.385    
    SLICE_X64Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.092ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.209ns (9.454%)  route 2.002ns (90.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.796     1.614    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X64Y69         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X64Y69         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.183    -0.385    
    SLICE_X64Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.092ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.209ns (9.454%)  route 2.002ns (90.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.796     1.614    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X64Y69         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X64Y69         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.183    -0.385    
    SLICE_X64Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.155ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.209ns (9.185%)  route 2.067ns (90.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.861     1.679    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X67Y67         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.832    -0.841    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X67Y67         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.183    -0.383    
    SLICE_X67Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.155ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.209ns (9.185%)  route 2.067ns (90.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.861     1.679    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X67Y67         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.832    -0.841    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X67Y67         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.183    -0.383    
    SLICE_X67Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.290ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.209ns (8.664%)  route 2.203ns (91.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.998     1.816    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X68Y66         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X68Y66         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.183    -0.382    
    SLICE_X68Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.290ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.209ns (8.664%)  route 2.203ns (91.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.998     1.816    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X68Y66         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X68Y66         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.183    -0.382    
    SLICE_X68Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.290ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.209ns (8.664%)  route 2.203ns (91.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.998     1.816    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X68Y66         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X68Y66         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.183    -0.382    
    SLICE_X68Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.311ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.209ns (8.508%)  route 2.247ns (91.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.042     1.860    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X70Y68         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X70Y68         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.183    -0.384    
    SLICE_X70Y68         FDCE (Remov_fdce_C_CLR)     -0.067    -0.451    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.356ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.209ns (8.441%)  route 2.267ns (91.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.061     1.880    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_1
    SLICE_X69Y68         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X69Y68         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.183    -0.384    
    SLICE_X69Y68         FDCE (Remov_fdce_C_CLR)     -0.092    -0.476    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  2.356    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       83.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.275ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.384ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_io_is_active_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.607ns  (logic 0.642ns (7.459%)  route 7.965ns (92.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.078     7.700    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X56Y63         FDCE                                         f  debuggerTop/nes/ppu/r_video_io_is_active_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X56Y63         FDCE                                         r  debuggerTop/nes/ppu/r_video_io_is_active_reg/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.174    91.440    
    SLICE_X56Y63         FDCE (Recov_fdce_C_CLR)     -0.356    91.084    debuggerTop/nes/ppu/r_video_io_is_active_reg
  -------------------------------------------------------------------
                         required time                         91.084    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                 83.384    

Slack (MET) :             83.384ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_we_n_reg/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.607ns  (logic 0.642ns (7.459%)  route 7.965ns (92.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.078     7.700    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X56Y63         FDPE                                         f  debuggerTop/nes/ppu/r_video_we_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X56Y63         FDPE                                         r  debuggerTop/nes/ppu/r_video_we_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.174    91.440    
    SLICE_X56Y63         FDPE (Recov_fdpe_C_PRE)     -0.356    91.084    debuggerTop/nes/ppu/r_video_we_n_reg
  -------------------------------------------------------------------
                         required time                         91.084    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                 83.384    

Slack (MET) :             83.426ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_w_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.607ns  (logic 0.642ns (7.459%)  route 7.965ns (92.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.078     7.700    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X56Y63         FDCE                                         f  debuggerTop/nes/ppu/r_w_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X56Y63         FDCE                                         r  debuggerTop/nes/ppu/r_w_reg/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.174    91.440    
    SLICE_X56Y63         FDCE (Recov_fdce_C_CLR)     -0.314    91.126    debuggerTop/nes/ppu/r_w_reg
  -------------------------------------------------------------------
                         required time                         91.126    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                 83.426    

Slack (MET) :             83.574ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_ppuaddr_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 0.642ns (7.590%)  route 7.817ns (92.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.929     7.551    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X54Y62         FDCE                                         f  debuggerTop/nes/ppu/r_ppuaddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X54Y62         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.174    91.440    
    SLICE_X54Y62         FDCE (Recov_fdce_C_CLR)     -0.314    91.126    debuggerTop/nes/ppu/r_ppuaddr_reg[0]
  -------------------------------------------------------------------
                         required time                         91.126    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                 83.574    

Slack (MET) :             83.574ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_ppuaddr_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 0.642ns (7.590%)  route 7.817ns (92.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.929     7.551    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X54Y62         FDCE                                         f  debuggerTop/nes/ppu/r_ppuaddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X54Y62         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.174    91.440    
    SLICE_X54Y62         FDCE (Recov_fdce_C_CLR)     -0.314    91.126    debuggerTop/nes/ppu/r_ppuaddr_reg[1]
  -------------------------------------------------------------------
                         required time                         91.126    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                 83.574    

Slack (MET) :             83.574ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_ppuaddr_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 0.642ns (7.590%)  route 7.817ns (92.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.929     7.551    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X54Y62         FDCE                                         f  debuggerTop/nes/ppu/r_ppuaddr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X54Y62         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.174    91.440    
    SLICE_X54Y62         FDCE (Recov_fdce_C_CLR)     -0.314    91.126    debuggerTop/nes/ppu/r_ppuaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         91.126    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                 83.574    

Slack (MET) :             83.574ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_ppuaddr_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 0.642ns (7.590%)  route 7.817ns (92.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 91.054 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.929     7.551    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X54Y62         FDCE                                         f  debuggerTop/nes/ppu/r_ppuaddr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.500    91.054    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X54Y62         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.614    
                         clock uncertainty           -0.174    91.440    
    SLICE_X54Y62         FDCE (Recov_fdce_C_CLR)     -0.314    91.126    debuggerTop/nes/ppu/r_ppuaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         91.126    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                 83.574    

Slack (MET) :             83.610ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_buffer_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 0.642ns (7.704%)  route 7.692ns (92.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 91.053 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.804     7.426    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X52Y63         FDCE                                         f  debuggerTop/nes/ppu/r_video_buffer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.499    91.053    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X52Y63         FDCE                                         r  debuggerTop/nes/ppu/r_video_buffer_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.613    
                         clock uncertainty           -0.174    91.439    
    SLICE_X52Y63         FDCE (Recov_fdce_C_CLR)     -0.402    91.037    debuggerTop/nes/ppu/r_video_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         91.037    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                 83.610    

Slack (MET) :             83.615ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_buffer_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.329ns  (logic 0.642ns (7.708%)  route 7.687ns (92.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 91.053 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.800     7.422    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X53Y63         FDCE                                         f  debuggerTop/nes/ppu/r_video_buffer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.499    91.053    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X53Y63         FDCE                                         r  debuggerTop/nes/ppu/r_video_buffer_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.613    
                         clock uncertainty           -0.174    91.439    
    SLICE_X53Y63         FDCE (Recov_fdce_C_CLR)     -0.402    91.037    debuggerTop/nes/ppu/r_video_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         91.037    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                 83.615    

Slack (MET) :             83.615ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_buffer_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.329ns  (logic 0.642ns (7.708%)  route 7.687ns (92.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 91.053 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.632    -0.908    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          2.888     2.498    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.124     2.622 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.800     7.422    debuggerTop/nes/ppu/r_data_reg[7]
    SLICE_X53Y63         FDCE                                         f  debuggerTop/nes/ppu/r_video_buffer_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.499    91.053    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X53Y63         FDCE                                         r  debuggerTop/nes/ppu/r_video_buffer_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.559    91.613    
                         clock uncertainty           -0.174    91.439    
    SLICE_X53Y63         FDCE (Recov_fdce_C_CLR)     -0.402    91.037    debuggerTop/nes/ppu/r_video_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         91.037    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                 83.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.275ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.209ns (9.454%)  route 2.002ns (90.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.796     1.614    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X64Y69         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X64Y69         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X64Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.275ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.209ns (9.454%)  route 2.002ns (90.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.796     1.614    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X64Y69         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X64Y69         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X64Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.275ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.209ns (9.454%)  route 2.002ns (90.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.796     1.614    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X64Y69         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X64Y69         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X64Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.338ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.209ns (9.185%)  route 2.067ns (90.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.861     1.679    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X67Y67         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.832    -0.841    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X67Y67         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X67Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.658    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.338ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.209ns (9.185%)  route 2.067ns (90.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.861     1.679    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X67Y67         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.832    -0.841    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X67Y67         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X67Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.658    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.473ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.209ns (8.664%)  route 2.203ns (91.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.998     1.816    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X68Y66         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X68Y66         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X68Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.473ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.209ns (8.664%)  route 2.203ns (91.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.998     1.816    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X68Y66         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X68Y66         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X68Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.473ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.209ns (8.664%)  route 2.203ns (91.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.998     1.816    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X68Y66         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X68Y66         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X68Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.494ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.209ns (8.508%)  route 2.247ns (91.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.042     1.860    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X70Y68         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X70Y68         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X70Y68         FDCE (Remov_fdce_C_CLR)     -0.067    -0.634    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.539ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.209ns (8.441%)  route 2.267ns (91.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y56         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.206     0.773    debuggerTop/values/w_nes_reset_n
    SLICE_X57Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.818 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.061     1.880    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_1
    SLICE_X69Y68         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X69Y68         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X69Y68         FDCE (Remov_fdce_C_CLR)     -0.092    -0.659    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  2.539    





