// Seed: 1588088834
module module_0 (
    output wire id_0,
    input tri1 id_1,
    output uwire id_2,
    output tri0 id_3,
    output tri0 id_4,
    output supply0 id_5,
    input uwire id_6
    , id_10,
    output wand id_7,
    input uwire id_8
);
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input tri1 id_2,
    input wand id_3,
    output wor id_4,
    input wire id_5,
    input wor id_6,
    input wor id_7,
    input wand id_8,
    input wand id_9,
    input supply0 id_10,
    input wire id_11,
    input wire id_12,
    output tri0 id_13
);
  logic id_15;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_4,
      id_4,
      id_4,
      id_4,
      id_7,
      id_4,
      id_1
  );
  wire id_16;
  assign id_15 = id_10;
endmodule
