TimeQuest Timing Analyzer report for FIFO_UART
Thu Apr 13 14:22:45 2023
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_50m'
 13. Slow 1200mV 85C Model Setup: 'clock_25hz:clock_25hz|clk_25hz'
 14. Slow 1200mV 85C Model Setup: 'clock_var:clock_var|clk_100hz'
 15. Slow 1200mV 85C Model Hold: 'clock_25hz:clock_25hz|clk_25hz'
 16. Slow 1200mV 85C Model Hold: 'clk_50m'
 17. Slow 1200mV 85C Model Hold: 'clock_var:clock_var|clk_100hz'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50m'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_25hz:clock_25hz|clk_25hz'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_var:clock_var|clk_100hz'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. MTBF Summary
 26. Synchronizer Summary
 27. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 28. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 29. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 30. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 31. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 32. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 33. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 34. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 35. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 36. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 37. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 38. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 39. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 40. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 41. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 45. Slow 1200mV 0C Model Fmax Summary
 46. Slow 1200mV 0C Model Setup Summary
 47. Slow 1200mV 0C Model Hold Summary
 48. Slow 1200mV 0C Model Recovery Summary
 49. Slow 1200mV 0C Model Removal Summary
 50. Slow 1200mV 0C Model Minimum Pulse Width Summary
 51. Slow 1200mV 0C Model Setup: 'clk_50m'
 52. Slow 1200mV 0C Model Setup: 'clock_25hz:clock_25hz|clk_25hz'
 53. Slow 1200mV 0C Model Setup: 'clock_var:clock_var|clk_100hz'
 54. Slow 1200mV 0C Model Hold: 'clock_25hz:clock_25hz|clk_25hz'
 55. Slow 1200mV 0C Model Hold: 'clk_50m'
 56. Slow 1200mV 0C Model Hold: 'clock_var:clock_var|clk_100hz'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50m'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_25hz:clock_25hz|clk_25hz'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_var:clock_var|clk_100hz'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. MTBF Summary
 65. Synchronizer Summary
 66. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 67. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 68. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 69. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 70. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 71. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 72. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 73. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 74. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 75. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 76. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 77. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 78. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 82. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 83. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 84. Fast 1200mV 0C Model Setup Summary
 85. Fast 1200mV 0C Model Hold Summary
 86. Fast 1200mV 0C Model Recovery Summary
 87. Fast 1200mV 0C Model Removal Summary
 88. Fast 1200mV 0C Model Minimum Pulse Width Summary
 89. Fast 1200mV 0C Model Setup: 'clk_50m'
 90. Fast 1200mV 0C Model Setup: 'clock_25hz:clock_25hz|clk_25hz'
 91. Fast 1200mV 0C Model Setup: 'clock_var:clock_var|clk_100hz'
 92. Fast 1200mV 0C Model Hold: 'clock_25hz:clock_25hz|clk_25hz'
 93. Fast 1200mV 0C Model Hold: 'clk_50m'
 94. Fast 1200mV 0C Model Hold: 'clock_var:clock_var|clk_100hz'
 95. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50m'
 96. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_25hz:clock_25hz|clk_25hz'
 97. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_var:clock_var|clk_100hz'
 98. Setup Times
 99. Hold Times
100. Clock to Output Times
101. Minimum Clock to Output Times
102. MTBF Summary
103. Synchronizer Summary
104. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
105. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
106. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
107. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
108. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
109. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
110. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
111. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
112. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
113. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
114. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
115. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
116. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
117. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
118. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
119. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
120. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
121. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
122. Multicorner Timing Analysis Summary
123. Setup Times
124. Hold Times
125. Clock to Output Times
126. Minimum Clock to Output Times
127. Board Trace Model Assignments
128. Input Transition Times
129. Signal Integrity Metrics (Slow 1200mv 0c Model)
130. Signal Integrity Metrics (Slow 1200mv 85c Model)
131. Signal Integrity Metrics (Fast 1200mv 0c Model)
132. Setup Transfers
133. Hold Transfers
134. Report TCCS
135. Report RSKM
136. Unconstrained Paths
137. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; FIFO_UART                                          ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                         ;
+--------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------+
; Clock Name                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                            ;
+--------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------+
; clk_50m                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50m }                        ;
; clock_25hz:clock_25hz|clk_25hz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_25hz:clock_25hz|clk_25hz } ;
; clock_var:clock_var|clk_100hz  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_var:clock_var|clk_100hz }  ;
+--------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                             ;
+------------+-----------------+--------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                     ; Note                                           ;
+------------+-----------------+--------------------------------+------------------------------------------------+
; 226.45 MHz ; 226.45 MHz      ; clk_50m                        ;                                                ;
; 269.4 MHz  ; 269.4 MHz       ; clock_25hz:clock_25hz|clk_25hz ;                                                ;
; 275.25 MHz ; 270.78 MHz      ; clock_var:clock_var|clk_100hz  ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                     ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; clk_50m                        ; -3.416 ; -132.369      ;
; clock_25hz:clock_25hz|clk_25hz ; -2.712 ; -83.266       ;
; clock_var:clock_var|clk_100hz  ; -2.633 ; -80.774       ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                     ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; clock_25hz:clock_25hz|clk_25hz ; 0.295 ; 0.000         ;
; clk_50m                        ; 0.391 ; 0.000         ;
; clock_var:clock_var|clk_100hz  ; 0.404 ; 0.000         ;
+--------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary       ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; clk_50m                        ; -3.000 ; -101.945      ;
; clock_25hz:clock_25hz|clk_25hz ; -2.693 ; -92.889       ;
; clock_var:clock_var|clk_100hz  ; -2.693 ; -78.207       ;
+--------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50m'                                                                                                               ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -3.416 ; clock_25hz:clock_25hz|counter[3]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 4.331      ;
; -3.374 ; clock_25hz:clock_25hz|counter[6]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 4.289      ;
; -3.357 ; clock_25hz:clock_25hz|counter[23] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 4.273      ;
; -3.271 ; clock_25hz:clock_25hz|counter[5]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 4.186      ;
; -3.256 ; clock_25hz:clock_25hz|counter[20] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 4.172      ;
; -3.182 ; clock_25hz:clock_25hz|counter[22] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 4.098      ;
; -3.109 ; clock_25hz:clock_25hz|counter[4]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 4.024      ;
; -3.062 ; clock_var:clock_var|counter[7]    ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.978      ;
; -3.037 ; clock_25hz:clock_25hz|counter[1]  ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.954      ;
; -3.028 ; clock_var:clock_var|counter[3]    ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.944      ;
; -3.013 ; clock_25hz:clock_25hz|counter[1]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.928      ;
; -3.007 ; clock_var:clock_var|counter[10]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.923      ;
; -3.000 ; clock_var:clock_var|counter[11]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.916      ;
; -2.977 ; clock_var:clock_var|counter[17]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.893      ;
; -2.965 ; clock_25hz:clock_25hz|counter[18] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.881      ;
; -2.959 ; clock_25hz:clock_25hz|counter[7]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.874      ;
; -2.941 ; clock_var:clock_var|counter[4]    ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.857      ;
; -2.923 ; clock_25hz:clock_25hz|counter[9]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.838      ;
; -2.912 ; clock_25hz:clock_25hz|counter[2]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.827      ;
; -2.910 ; clock_25hz:clock_25hz|counter[12] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.825      ;
; -2.898 ; clock_25hz:clock_25hz|counter[19] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.815      ;
; -2.894 ; clock_25hz:clock_25hz|counter[21] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.810      ;
; -2.891 ; clock_25hz:clock_25hz|counter[17] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.808      ;
; -2.888 ; clock_var:clock_var|counter[16]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.805      ;
; -2.887 ; clock_var:clock_var|counter[6]    ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.803      ;
; -2.884 ; clock_25hz:clock_25hz|counter[25] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.800      ;
; -2.877 ; clock_var:clock_var|counter[8]    ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.793      ;
; -2.875 ; clock_25hz:clock_25hz|counter[0]  ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.792      ;
; -2.867 ; clock_var:clock_var|counter[12]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.783      ;
; -2.861 ; clock_var:clock_var|counter[18]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.778      ;
; -2.861 ; clock_25hz:clock_25hz|counter[16] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.777      ;
; -2.851 ; clock_25hz:clock_25hz|counter[0]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.766      ;
; -2.783 ; clock_var:clock_var|counter[22]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.700      ;
; -2.779 ; clock_var:clock_var|counter[2]    ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.695      ;
; -2.776 ; clock_25hz:clock_25hz|counter[10] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.691      ;
; -2.746 ; clock_var:clock_var|counter[19]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.663      ;
; -2.738 ; clock_var:clock_var|counter[23]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.655      ;
; -2.715 ; clock_var:clock_var|counter[9]    ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.631      ;
; -2.707 ; clock_var:clock_var|counter[5]    ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.623      ;
; -2.673 ; clock_25hz:clock_25hz|counter[8]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.588      ;
; -2.623 ; clock_25hz:clock_25hz|counter[24] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.539      ;
; -2.618 ; clock_var:clock_var|counter[25]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.535      ;
; -2.605 ; clock_25hz:clock_25hz|counter[14] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.521      ;
; -2.599 ; clock_25hz:clock_25hz|counter[3]  ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.515      ;
; -2.584 ; clock_25hz:clock_25hz|counter[11] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.499      ;
; -2.579 ; clock_var:clock_var|counter[20]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.496      ;
; -2.573 ; clock_var:clock_var|counter[15]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.490      ;
; -2.566 ; clock_25hz:clock_25hz|counter[23] ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.483      ;
; -2.557 ; clock_25hz:clock_25hz|counter[6]  ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.473      ;
; -2.552 ; clock_var:clock_var|counter[24]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.469      ;
; -2.548 ; clock_25hz:clock_25hz|counter[1]  ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.464      ;
; -2.544 ; clock_25hz:clock_25hz|counter[1]  ; clock_var:clock_var|counter[17]   ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.461      ;
; -2.539 ; clock_25hz:clock_25hz|counter[13] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.455      ;
; -2.526 ; clock_25hz:clock_25hz|counter[3]  ; clock_25hz:clock_25hz|counter[7]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.443      ;
; -2.521 ; clock_25hz:clock_25hz|counter[0]  ; clock_var:clock_var|counter[17]   ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.438      ;
; -2.519 ; clock_25hz:clock_25hz|counter[23] ; clock_25hz:clock_25hz|counter[7]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 3.437      ;
; -2.487 ; clock_25hz:clock_25hz|counter[3]  ; clock_25hz:clock_25hz|counter[10] ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.404      ;
; -2.483 ; clock_25hz:clock_25hz|counter[6]  ; clock_25hz:clock_25hz|counter[7]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.400      ;
; -2.467 ; clock_var:clock_var|counter[14]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.384      ;
; -2.462 ; clock_25hz:clock_25hz|counter[0]  ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.378      ;
; -2.457 ; clock_25hz:clock_25hz|counter[0]  ; clock_25hz:clock_25hz|counter[19] ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.372      ;
; -2.455 ; clock_25hz:clock_25hz|counter[23] ; clock_25hz:clock_25hz|counter[10] ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 3.373      ;
; -2.454 ; clock_25hz:clock_25hz|counter[5]  ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.370      ;
; -2.445 ; clock_25hz:clock_25hz|counter[6]  ; clock_25hz:clock_25hz|counter[10] ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.362      ;
; -2.442 ; clock_var:clock_var|counter[2]    ; clock_var:clock_var|counter[17]   ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.358      ;
; -2.439 ; clock_25hz:clock_25hz|counter[20] ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.356      ;
; -2.430 ; clock_var:clock_var|counter[21]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.347      ;
; -2.409 ; clock_25hz:clock_25hz|counter[22] ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.326      ;
; -2.404 ; clock_var:clock_var|counter[13]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.320      ;
; -2.404 ; clock_25hz:clock_25hz|counter[1]  ; clock_25hz:clock_25hz|counter[19] ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.319      ;
; -2.402 ; clock_25hz:clock_25hz|counter[3]  ; clock_25hz:clock_25hz|counter[18] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.318      ;
; -2.400 ; clock_25hz:clock_25hz|counter[5]  ; clock_25hz:clock_25hz|counter[7]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.317      ;
; -2.396 ; baudrate:uart_baud|tx_acc[5]      ; transmitter:uart_Tx|Tx            ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 3.314      ;
; -2.396 ; clock_25hz:clock_25hz|counter[3]  ; clock_25hz:clock_25hz|counter[17] ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.311      ;
; -2.394 ; clock_25hz:clock_25hz|counter[3]  ; clock_25hz:clock_25hz|counter[19] ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.309      ;
; -2.384 ; clock_25hz:clock_25hz|counter[1]  ; clock_var:clock_var|counter[24]   ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.301      ;
; -2.377 ; clock_25hz:clock_25hz|counter[1]  ; clock_var:clock_var|counter[25]   ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.294      ;
; -2.377 ; clock_var:clock_var|counter[7]    ; clock_var:clock_var|counter[5]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.294      ;
; -2.377 ; clock_var:clock_var|counter[7]    ; clock_var:clock_var|counter[8]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.294      ;
; -2.365 ; clock_25hz:clock_25hz|counter[20] ; clock_25hz:clock_25hz|counter[7]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 3.283      ;
; -2.363 ; clock_25hz:clock_25hz|counter[23] ; clock_25hz:clock_25hz|counter[18] ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.280      ;
; -2.362 ; clock_25hz:clock_25hz|counter[22] ; clock_25hz:clock_25hz|counter[7]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 3.280      ;
; -2.360 ; clock_25hz:clock_25hz|counter[6]  ; clock_25hz:clock_25hz|counter[18] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.276      ;
; -2.354 ; clock_25hz:clock_25hz|counter[6]  ; clock_25hz:clock_25hz|counter[17] ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.269      ;
; -2.354 ; clock_25hz:clock_25hz|counter[0]  ; clock_var:clock_var|counter[25]   ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.271      ;
; -2.352 ; clock_25hz:clock_25hz|counter[6]  ; clock_25hz:clock_25hz|counter[19] ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.267      ;
; -2.350 ; clock_25hz:clock_25hz|counter[1]  ; clock_var:clock_var|counter[18]   ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.267      ;
; -2.342 ; clock_25hz:clock_25hz|counter[5]  ; clock_25hz:clock_25hz|counter[10] ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.259      ;
; -2.338 ; clock_25hz:clock_25hz|counter[0]  ; clock_var:clock_var|counter[24]   ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.255      ;
; -2.337 ; clock_25hz:clock_25hz|counter[23] ; clock_25hz:clock_25hz|counter[17] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.253      ;
; -2.335 ; clock_25hz:clock_25hz|counter[23] ; clock_25hz:clock_25hz|counter[19] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.251      ;
; -2.327 ; clock_25hz:clock_25hz|counter[20] ; clock_25hz:clock_25hz|counter[10] ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 3.245      ;
; -2.323 ; clock_25hz:clock_25hz|counter[15] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.240      ;
; -2.322 ; clock_var:clock_var|counter[10]   ; clock_var:clock_var|counter[5]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.239      ;
; -2.322 ; clock_var:clock_var|counter[10]   ; clock_var:clock_var|counter[8]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.081     ; 3.239      ;
; -2.319 ; baudrate:uart_baud|tx_acc[5]      ; transmitter:uart_Tx|bit_pos[1]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.092     ; 3.225      ;
; -2.319 ; clock_25hz:clock_25hz|counter[2]  ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.082     ; 3.235      ;
; -2.318 ; baudrate:uart_baud|tx_acc[5]      ; transmitter:uart_Tx|bit_pos[2]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.092     ; 3.224      ;
; -2.318 ; clock_25hz:clock_25hz|counter[1]  ; clock_var:clock_var|counter[5]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 3.236      ;
; -2.318 ; clock_25hz:clock_25hz|counter[1]  ; clock_var:clock_var|counter[8]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 3.236      ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_25hz:clock_25hz|clk_25hz'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -2.712 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.300      ; 4.050      ;
; -2.712 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.300      ; 4.050      ;
; -2.711 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.306      ; 4.055      ;
; -2.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.300      ; 4.022      ;
; -2.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.300      ; 4.022      ;
; -2.683 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.306      ; 4.027      ;
; -2.664 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.300      ; 4.002      ;
; -2.664 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.300      ; 4.002      ;
; -2.663 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.306      ; 4.007      ;
; -2.639 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.300      ; 3.977      ;
; -2.639 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.300      ; 3.977      ;
; -2.637 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.306      ; 3.981      ;
; -2.610 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.528      ;
; -2.610 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.528      ;
; -2.609 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.527      ;
; -2.602 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.076     ; 3.524      ;
; -2.595 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.513      ;
; -2.594 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.512      ;
; -2.593 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.511      ;
; -2.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.503      ;
; -2.584 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.502      ;
; -2.583 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.501      ;
; -2.580 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.498      ;
; -2.579 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.497      ;
; -2.578 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.496      ;
; -2.574 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.076     ; 3.496      ;
; -2.554 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.076     ; 3.476      ;
; -2.535 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.076     ; 3.457      ;
; -2.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.300      ; 3.852      ;
; -2.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.300      ; 3.852      ;
; -2.513 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.306      ; 3.857      ;
; -2.502 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.300      ; 3.840      ;
; -2.502 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.300      ; 3.840      ;
; -2.500 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.306      ; 3.844      ;
; -2.443 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.361      ;
; -2.442 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.360      ;
; -2.441 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.359      ;
; -2.429 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.076     ; 3.351      ;
; -2.412 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.330      ;
; -2.412 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.330      ;
; -2.411 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.329      ;
; -2.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.076     ; 3.326      ;
; -2.401 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.076     ; 3.323      ;
; -2.398 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.076     ; 3.320      ;
; -2.384 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.300      ; 3.722      ;
; -2.384 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.300      ; 3.722      ;
; -2.383 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.306      ; 3.727      ;
; -2.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.300      ; 3.719      ;
; -2.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.300      ; 3.719      ;
; -2.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.076     ; 3.303      ;
; -2.380 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.306      ; 3.724      ;
; -2.379 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.300      ; 3.717      ;
; -2.379 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.300      ; 3.717      ;
; -2.378 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.306      ; 3.722      ;
; -2.364 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.300      ; 3.702      ;
; -2.364 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.300      ; 3.702      ;
; -2.363 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.306      ; 3.707      ;
; -2.362 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.280      ;
; -2.362 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.280      ;
; -2.362 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.280      ;
; -2.362 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.280      ;
; -2.362 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.280      ;
; -2.362 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.076     ; 3.284      ;
; -2.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.298      ; 3.693      ;
; -2.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.298      ; 3.693      ;
; -2.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.304      ; 3.698      ;
; -2.334 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.252      ;
; -2.334 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.252      ;
; -2.334 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.252      ;
; -2.334 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.252      ;
; -2.334 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.252      ;
; -2.327 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.245      ;
; -2.327 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.245      ;
; -2.327 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.245      ;
; -2.327 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.245      ;
; -2.327 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.245      ;
; -2.312 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.230      ;
; -2.312 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.230      ;
; -2.312 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.230      ;
; -2.312 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.230      ;
; -2.312 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.230      ;
; -2.303 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.221      ;
; -2.302 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.220      ;
; -2.301 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.219      ;
; -2.296 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.300      ; 3.634      ;
; -2.296 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.300      ; 3.634      ;
; -2.294 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.306      ; 3.638      ;
; -2.292 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.300      ; 3.630      ;
; -2.292 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.300      ; 3.630      ;
; -2.291 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.306      ; 3.635      ;
; -2.282 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.200      ;
; -2.282 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.200      ;
; -2.281 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.199      ;
; -2.280 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.198      ;
; -2.279 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.197      ;
; -2.279 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.197      ;
; -2.279 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.197      ;
; -2.278 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.196      ;
; -2.278 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.080     ; 3.196      ;
; -2.274 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.076     ; 3.196      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_var:clock_var|clk_100hz'                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -2.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.553      ;
; -2.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.553      ;
; -2.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.553      ;
; -2.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.553      ;
; -2.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.553      ;
; -2.618 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.538      ;
; -2.618 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.538      ;
; -2.618 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.538      ;
; -2.618 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.538      ;
; -2.618 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.538      ;
; -2.609 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.530      ;
; -2.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.526      ;
; -2.604 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.525      ;
; -2.603 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.523      ;
; -2.603 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.523      ;
; -2.603 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.523      ;
; -2.603 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.523      ;
; -2.603 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.523      ;
; -2.603 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.523      ;
; -2.603 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.523      ;
; -2.603 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.523      ;
; -2.603 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.523      ;
; -2.603 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.523      ;
; -2.594 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.515      ;
; -2.591 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.512      ;
; -2.590 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.511      ;
; -2.589 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.510      ;
; -2.587 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.508      ;
; -2.586 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.507      ;
; -2.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.506      ;
; -2.579 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.500      ;
; -2.575 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.496      ;
; -2.574 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.495      ;
; -2.567 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.488      ;
; -2.565 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.486      ;
; -2.554 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1          ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.475      ;
; -2.554 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0          ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.475      ;
; -2.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.471      ;
; -2.536 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1          ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.457      ;
; -2.536 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0          ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.457      ;
; -2.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.640      ;
; -2.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.640      ;
; -2.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.640      ;
; -2.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.640      ;
; -2.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.640      ;
; -2.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.640      ;
; -2.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.640      ;
; -2.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.640      ;
; -2.509 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1          ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.430      ;
; -2.509 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0          ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.430      ;
; -2.505 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.425      ;
; -2.496 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.622      ;
; -2.496 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.622      ;
; -2.496 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.622      ;
; -2.496 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.622      ;
; -2.496 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.622      ;
; -2.496 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.622      ;
; -2.496 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.622      ;
; -2.496 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.622      ;
; -2.490 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.410      ;
; -2.477 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1          ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.398      ;
; -2.477 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0          ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.398      ;
; -2.475 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.395      ;
; -2.475 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.395      ;
; -2.469 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.595      ;
; -2.469 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.595      ;
; -2.469 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.595      ;
; -2.469 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.595      ;
; -2.469 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.595      ;
; -2.469 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.595      ;
; -2.469 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.595      ;
; -2.469 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.595      ;
; -2.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.388      ;
; -2.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.388      ;
; -2.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.388      ;
; -2.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.388      ;
; -2.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.388      ;
; -2.456 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.376      ;
; -2.456 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.376      ;
; -2.456 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.376      ;
; -2.456 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.376      ;
; -2.456 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.376      ;
; -2.444 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.365      ;
; -2.444 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.570      ;
; -2.444 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.570      ;
; -2.444 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.570      ;
; -2.444 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.570      ;
; -2.444 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.570      ;
; -2.444 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.570      ;
; -2.444 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.570      ;
; -2.444 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.204      ; 3.570      ;
; -2.440 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.361      ;
; -2.439 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.360      ;
; -2.438 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.358      ;
; -2.438 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.358      ;
; -2.438 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.358      ;
; -2.438 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.358      ;
; -2.438 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.358      ;
; -2.432 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.077     ; 3.353      ;
; -2.428 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.078     ; 3.348      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_25hz:clock_25hz|clk_25hz'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.295 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.452      ; 0.969      ;
; 0.332 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.452      ; 1.006      ;
; 0.334 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.452      ; 1.008      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 0.669      ;
; 0.431 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.078      ; 0.695      ;
; 0.483 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 0.746      ;
; 0.548 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.452      ; 1.222      ;
; 0.582 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 0.845      ;
; 0.591 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.076      ; 0.853      ;
; 0.615 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.076      ; 0.877      ;
; 0.618 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.076      ; 0.880      ;
; 0.620 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.076      ; 0.882      ;
; 0.630 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[8]                                                  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.080      ; 0.896      ;
; 0.634 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 0.897      ;
; 0.640 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 0.903      ;
; 0.641 ; counter_16bit:counter_16bit|count[13]                                                                                                              ; counter_16bit:counter_16bit|count[13]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.095      ; 0.922      ;
; 0.641 ; counter_16bit:counter_16bit|count[5]                                                                                                               ; counter_16bit:counter_16bit|count[5]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.095      ; 0.922      ;
; 0.641 ; counter_16bit:counter_16bit|count[3]                                                                                                               ; counter_16bit:counter_16bit|count[3]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.095      ; 0.922      ;
; 0.642 ; counter_16bit:counter_16bit|count[11]                                                                                                              ; counter_16bit:counter_16bit|count[11]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.095      ; 0.923      ;
; 0.642 ; counter_16bit:counter_16bit|count[1]                                                                                                               ; counter_16bit:counter_16bit|count[1]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.095      ; 0.923      ;
; 0.642 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 0.905      ;
; 0.643 ; counter_16bit:counter_16bit|count[15]                                                                                                              ; counter_16bit:counter_16bit|count[15]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.095      ; 0.924      ;
; 0.643 ; counter_16bit:counter_16bit|count[6]                                                                                                               ; counter_16bit:counter_16bit|count[6]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.095      ; 0.924      ;
; 0.644 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; counter_16bit:counter_16bit|count[9]                                                                                                               ; counter_16bit:counter_16bit|count[9]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.095      ; 0.925      ;
; 0.644 ; counter_16bit:counter_16bit|count[7]                                                                                                               ; counter_16bit:counter_16bit|count[7]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.095      ; 0.925      ;
; 0.646 ; counter_16bit:counter_16bit|count[4]                                                                                                               ; counter_16bit:counter_16bit|count[4]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.095      ; 0.927      ;
; 0.646 ; counter_16bit:counter_16bit|count[2]                                                                                                               ; counter_16bit:counter_16bit|count[2]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.095      ; 0.927      ;
; 0.647 ; counter_16bit:counter_16bit|count[14]                                                                                                              ; counter_16bit:counter_16bit|count[14]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.095      ; 0.928      ;
; 0.647 ; counter_16bit:counter_16bit|count[12]                                                                                                              ; counter_16bit:counter_16bit|count[12]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.095      ; 0.928      ;
; 0.647 ; counter_16bit:counter_16bit|count[10]                                                                                                              ; counter_16bit:counter_16bit|count[10]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.095      ; 0.928      ;
; 0.647 ; counter_16bit:counter_16bit|count[8]                                                                                                               ; counter_16bit:counter_16bit|count[8]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.095      ; 0.928      ;
; 0.668 ; counter_16bit:counter_16bit|count[0]                                                                                                               ; counter_16bit:counter_16bit|count[0]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.095      ; 0.949      ;
; 0.669 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 0.932      ;
; 0.681 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 0.944      ;
; 0.692 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 0.955      ;
; 0.694 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 0.957      ;
; 0.695 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 0.958      ;
; 0.696 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 0.959      ;
; 0.698 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 0.961      ;
; 0.700 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 0.963      ;
; 0.709 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 0.972      ;
; 0.730 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 0.993      ;
; 0.753 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 1.016      ;
; 0.761 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.076      ; 1.023      ;
; 0.762 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[7]                                                  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.080      ; 1.028      ;
; 0.767 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.076      ; 1.029      ;
; 0.769 ; counter_16bit:counter_16bit|count[5]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.042      ; 1.033      ;
; 0.769 ; counter_16bit:counter_16bit|count[15]                                                                                                              ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.042      ; 1.033      ;
; 0.772 ; counter_16bit:counter_16bit|count[1]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.042      ; 1.036      ;
; 0.773 ; counter_16bit:counter_16bit|count[0]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.042      ; 1.037      ;
; 0.773 ; counter_16bit:counter_16bit|count[8]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.042      ; 1.037      ;
; 0.774 ; counter_16bit:counter_16bit|count[14]                                                                                                              ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.042      ; 1.038      ;
; 0.775 ; counter_16bit:counter_16bit|data_out[0]                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.028      ; 1.025      ;
; 0.778 ; counter_16bit:counter_16bit|count[13]                                                                                                              ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.042      ; 1.042      ;
; 0.783 ; counter_16bit:counter_16bit|count[4]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.042      ; 1.047      ;
; 0.784 ; counter_16bit:counter_16bit|count[6]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.042      ; 1.048      ;
; 0.784 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.080      ; 1.050      ;
; 0.790 ; counter_16bit:counter_16bit|count[2]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.042      ; 1.054      ;
; 0.792 ; counter_16bit:counter_16bit|count[11]                                                                                                              ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.042      ; 1.056      ;
; 0.793 ; counter_16bit:counter_16bit|count[12]                                                                                                              ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.042      ; 1.057      ;
; 0.796 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.076      ; 1.058      ;
; 0.797 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.076      ; 1.059      ;
; 0.801 ; counter_16bit:counter_16bit|count[7]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.042      ; 1.065      ;
; 0.806 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.452      ; 1.480      ;
; 0.817 ; counter_16bit:counter_16bit|count[9]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.042      ; 1.081      ;
; 0.821 ; counter_16bit:counter_16bit|count[3]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.042      ; 1.085      ;
; 0.822 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[6]                                                  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.080      ; 1.088      ;
; 0.822 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.080      ; 1.088      ;
; 0.823 ; counter_16bit:counter_16bit|count[10]                                                                                                              ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.042      ; 1.087      ;
; 0.841 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 1.104      ;
; 0.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.073      ; 1.107      ;
; 0.855 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 1.118      ;
; 0.882 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 1.145      ;
; 0.888 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[3]                                          ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.526      ; 1.600      ;
; 0.916 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.452      ; 1.590      ;
; 0.937 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 1.200      ;
; 0.938 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 1.201      ;
; 0.939 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.077      ; 1.202      ;
; 0.953 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.082      ; 1.221      ;
; 0.959 ; counter_16bit:counter_16bit|count[5]                                                                                                               ; counter_16bit:counter_16bit|count[6]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.095      ; 1.240      ;
; 0.959 ; counter_16bit:counter_16bit|count[3]                                                                                                               ; counter_16bit:counter_16bit|count[4]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.095      ; 1.240      ;
; 0.959 ; counter_16bit:counter_16bit|count[1]                                                                                                               ; counter_16bit:counter_16bit|count[2]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.095      ; 1.240      ;
; 0.959 ; counter_16bit:counter_16bit|count[13]                                                                                                              ; counter_16bit:counter_16bit|count[14]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.095      ; 1.240      ;
; 0.960 ; counter_16bit:counter_16bit|count[11]                                                                                                              ; counter_16bit:counter_16bit|count[12]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.095      ; 1.241      ;
; 0.961 ; counter_16bit:counter_16bit|count[9]                                                                                                               ; counter_16bit:counter_16bit|count[10]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.095      ; 1.242      ;
; 0.961 ; counter_16bit:counter_16bit|count[7]                                                                                                               ; counter_16bit:counter_16bit|count[8]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.095      ; 1.242      ;
; 0.970 ; counter_16bit:counter_16bit|count[6]                                                                                                               ; counter_16bit:counter_16bit|count[7]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.095      ; 1.251      ;
; 0.972 ; counter_16bit:counter_16bit|count[0]                                                                                                               ; counter_16bit:counter_16bit|count[1]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.095      ; 1.253      ;
; 0.973 ; counter_16bit:counter_16bit|count[4]                                                                                                               ; counter_16bit:counter_16bit|count[5]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.095      ; 1.254      ;
; 0.973 ; counter_16bit:counter_16bit|count[2]                                                                                                               ; counter_16bit:counter_16bit|count[3]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.095      ; 1.254      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50m'                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                 ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; 0.391 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[8]            ; clk_50m                        ; clk_50m     ; 0.000        ; 0.097      ; 0.674      ;
; 0.403 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|state.TX_STATE_DATA ; clk_50m                        ; clk_50m     ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE ; clk_50m                        ; clk_50m     ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_STOP ; clk_50m                        ; clk_50m     ; 0.000        ; 0.080      ; 0.669      ;
; 0.405 ; transmitter:uart_Tx|bit_pos[2]                                                                                         ; transmitter:uart_Tx|bit_pos[2]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[0]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; transmitter:uart_Tx|bit_pos[1]                                                                                         ; transmitter:uart_Tx|bit_pos[1]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.078      ; 0.669      ;
; 0.441 ; clock_var:clock_var|counter[25]                                                                                        ; clock_var:clock_var|counter[25]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.708      ;
; 0.441 ; clock_25hz:clock_25hz|counter[25]                                                                                      ; clock_25hz:clock_25hz|counter[25]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.708      ;
; 0.627 ; clock_var:clock_var|clk_100hz                                                                                          ; clock_var:clock_var|clk_100hz           ; clock_var:clock_var|clk_100hz  ; clk_50m     ; 0.000        ; 3.087      ; 4.162      ;
; 0.639 ; clock_var:clock_var|counter[10]                                                                                        ; clock_var:clock_var|counter[10]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.906      ;
; 0.641 ; clock_var:clock_var|counter[2]                                                                                         ; clock_var:clock_var|counter[2]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.908      ;
; 0.643 ; clock_var:clock_var|counter[3]                                                                                         ; clock_var:clock_var|counter[3]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; clock_var:clock_var|counter[11]                                                                                        ; clock_var:clock_var|counter[11]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; clock_var:clock_var|counter[4]                                                                                         ; clock_var:clock_var|counter[4]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; clock_25hz:clock_25hz|counter[21]                                                                                      ; clock_25hz:clock_25hz|counter[21]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.911      ;
; 0.645 ; clock_var:clock_var|counter[9]                                                                                         ; clock_var:clock_var|counter[9]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.912      ;
; 0.646 ; clock_var:clock_var|counter[7]                                                                                         ; clock_var:clock_var|counter[7]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.913      ;
; 0.647 ; clock_25hz:clock_25hz|counter[22]                                                                                      ; clock_25hz:clock_25hz|counter[22]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.914      ;
; 0.654 ; clock_var:clock_var|counter[12]                                                                                        ; clock_var:clock_var|counter[12]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; clock_25hz:clock_25hz|counter[3]                                                                                       ; clock_25hz:clock_25hz|counter[3]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; clock_var:clock_var|counter[24]                                                                                        ; clock_var:clock_var|counter[24]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clock_var:clock_var|counter[14]                                                                                        ; clock_var:clock_var|counter[14]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clock_25hz:clock_25hz|counter[13]                                                                                      ; clock_25hz:clock_25hz|counter[13]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clock_25hz:clock_25hz|counter[12]                                                                                      ; clock_25hz:clock_25hz|counter[12]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clock_25hz:clock_25hz|counter[11]                                                                                      ; clock_25hz:clock_25hz|counter[11]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clock_25hz:clock_25hz|counter[2]                                                                                       ; clock_25hz:clock_25hz|counter[2]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; baudrate:uart_baud|tx_acc[3]                                                                                           ; baudrate:uart_baud|tx_acc[3]            ; clk_50m                        ; clk_50m     ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; clock_var:clock_var|counter[6]                                                                                         ; clock_var:clock_var|counter[6]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clock_25hz:clock_25hz|counter[16]                                                                                      ; clock_25hz:clock_25hz|counter[16]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clock_25hz:clock_25hz|counter[9]                                                                                       ; clock_25hz:clock_25hz|counter[9]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clock_25hz:clock_25hz|counter[8]                                                                                       ; clock_25hz:clock_25hz|counter[8]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clock_25hz:clock_25hz|counter[5]                                                                                       ; clock_25hz:clock_25hz|counter[5]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; clock_var:clock_var|counter[22]                                                                                        ; clock_var:clock_var|counter[22]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; clock_var:clock_var|counter[20]                                                                                        ; clock_var:clock_var|counter[20]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; clock_var:clock_var|counter[19]                                                                                        ; clock_var:clock_var|counter[19]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; clock_25hz:clock_25hz|counter[24]                                                                                      ; clock_25hz:clock_25hz|counter[24]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[2]            ; clk_50m                        ; clk_50m     ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; clock_25hz:clock_25hz|counter[23]                                                                                      ; clock_25hz:clock_25hz|counter[23]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; clock_25hz:clock_25hz|counter[14]                                                                                      ; clock_25hz:clock_25hz|counter[14]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; clock_25hz:clock_25hz|counter[6]                                                                                       ; clock_25hz:clock_25hz|counter[6]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; clock_25hz:clock_25hz|counter[4]                                                                                       ; clock_25hz:clock_25hz|counter[4]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.927      ;
; 0.662 ; clock_var:clock_var|counter[23]                                                                                        ; clock_var:clock_var|counter[23]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.929      ;
; 0.662 ; clock_var:clock_var|counter[21]                                                                                        ; clock_var:clock_var|counter[21]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.929      ;
; 0.663 ; baudrate:uart_baud|tx_acc[6]                                                                                           ; baudrate:uart_baud|tx_acc[6]            ; clk_50m                        ; clk_50m     ; 0.000        ; 0.079      ; 0.928      ;
; 0.665 ; clock_25hz:clock_25hz|counter[1]                                                                                       ; clock_25hz:clock_25hz|counter[1]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.932      ;
; 0.680 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE ; clk_50m                        ; clk_50m     ; 0.000        ; 0.080      ; 0.946      ;
; 0.683 ; clock_25hz:clock_25hz|counter[0]                                                                                       ; clock_25hz:clock_25hz|counter[0]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 0.950      ;
; 0.683 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[5] ; transmitter:uart_Tx|data[5]             ; clock_var:clock_var|clk_100hz  ; clk_50m     ; 0.000        ; 0.060      ; 0.959      ;
; 0.705 ; clock_25hz:clock_25hz|clk_25hz                                                                                         ; clock_25hz:clock_25hz|clk_25hz          ; clock_25hz:clock_25hz|clk_25hz ; clk_50m     ; 0.000        ; 3.084      ; 4.237      ;
; 0.805 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[1] ; transmitter:uart_Tx|data[1]             ; clock_var:clock_var|clk_100hz  ; clk_50m     ; 0.000        ; 0.060      ; 1.081      ;
; 0.837 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[2] ; transmitter:uart_Tx|data[2]             ; clock_var:clock_var|clk_100hz  ; clk_50m     ; 0.000        ; 0.060      ; 1.113      ;
; 0.954 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|state.TX_STATE_DATA ; clk_50m                        ; clk_50m     ; 0.000        ; 0.080      ; 1.220      ;
; 0.957 ; clock_var:clock_var|counter[10]                                                                                        ; clock_var:clock_var|counter[11]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.224      ;
; 0.959 ; clock_var:clock_var|counter[2]                                                                                         ; clock_var:clock_var|counter[3]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.226      ;
; 0.961 ; clock_var:clock_var|counter[8]                                                                                         ; clock_var:clock_var|counter[9]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.228      ;
; 0.961 ; clock_25hz:clock_25hz|counter[21]                                                                                      ; clock_25hz:clock_25hz|counter[22]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.228      ;
; 0.970 ; clock_var:clock_var|counter[3]                                                                                         ; clock_var:clock_var|counter[4]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.237      ;
; 0.971 ; clock_var:clock_var|counter[11]                                                                                        ; clock_var:clock_var|counter[12]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.238      ;
; 0.972 ; clock_var:clock_var|counter[9]                                                                                         ; clock_var:clock_var|counter[10]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.239      ;
; 0.973 ; clock_25hz:clock_25hz|counter[11]                                                                                      ; clock_25hz:clock_25hz|counter[12]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; clock_25hz:clock_25hz|counter[13]                                                                                      ; clock_25hz:clock_25hz|counter[14]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; clock_25hz:clock_25hz|counter[3]                                                                                       ; clock_25hz:clock_25hz|counter[4]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; clock_var:clock_var|counter[24]                                                                                        ; clock_var:clock_var|counter[25]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clock_var:clock_var|counter[6]                                                                                         ; clock_var:clock_var|counter[7]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clock_25hz:clock_25hz|counter[5]                                                                                       ; clock_25hz:clock_25hz|counter[6]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clock_25hz:clock_25hz|counter[22]                                                                                      ; clock_25hz:clock_25hz|counter[23]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; clock_25hz:clock_25hz|counter[7]                                                                                       ; clock_25hz:clock_25hz|counter[8]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clock_var:clock_var|counter[18]                                                                                        ; clock_var:clock_var|counter[19]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clock_var:clock_var|counter[22]                                                                                        ; clock_var:clock_var|counter[23]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clock_var:clock_var|counter[20]                                                                                        ; clock_var:clock_var|counter[21]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.242      ;
; 0.976 ; clock_25hz:clock_25hz|counter[23]                                                                                      ; clock_25hz:clock_25hz|counter[24]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.243      ;
; 0.977 ; clock_var:clock_var|counter[9]                                                                                         ; clock_var:clock_var|counter[11]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.244      ;
; 0.978 ; clock_var:clock_var|counter[7]                                                                                         ; clock_var:clock_var|counter[9]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.245      ;
; 0.979 ; clock_25hz:clock_25hz|counter[22]                                                                                      ; clock_25hz:clock_25hz|counter[24]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.246      ;
; 0.982 ; clock_25hz:clock_25hz|counter[1]                                                                                       ; clock_25hz:clock_25hz|counter[2]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.249      ;
; 0.983 ; clock_25hz:clock_25hz|counter[2]                                                                                       ; clock_25hz:clock_25hz|counter[3]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.250      ;
; 0.984 ; clock_25hz:clock_25hz|counter[12]                                                                                      ; clock_25hz:clock_25hz|counter[13]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.080      ; 1.250      ;
; 0.984 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[6]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.251      ;
; 0.984 ; clock_25hz:clock_25hz|counter[8]                                                                                       ; clock_25hz:clock_25hz|counter[9]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.251      ;
; 0.985 ; clock_25hz:clock_25hz|counter[24]                                                                                      ; clock_25hz:clock_25hz|counter[25]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.252      ;
; 0.985 ; clock_var:clock_var|counter[19]                                                                                        ; clock_var:clock_var|counter[20]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.252      ;
; 0.986 ; baudrate:uart_baud|tx_acc[1]                                                                                           ; baudrate:uart_baud|tx_acc[2]            ; clk_50m                        ; clk_50m     ; 0.000        ; 0.079      ; 1.251      ;
; 0.986 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[3]            ; clk_50m                        ; clk_50m     ; 0.000        ; 0.079      ; 1.251      ;
; 0.987 ; clock_25hz:clock_25hz|counter[4]                                                                                       ; clock_25hz:clock_25hz|counter[5]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.254      ;
; 0.988 ; clock_25hz:clock_25hz|counter[2]                                                                                       ; clock_25hz:clock_25hz|counter[4]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.255      ;
; 0.989 ; clock_25hz:clock_25hz|counter[20]                                                                                      ; clock_25hz:clock_25hz|counter[21]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.256      ;
; 0.989 ; clock_var:clock_var|counter[23]                                                                                        ; clock_var:clock_var|counter[24]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.256      ;
; 0.989 ; clock_var:clock_var|counter[21]                                                                                        ; clock_var:clock_var|counter[22]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.256      ;
; 0.989 ; clock_25hz:clock_25hz|counter[12]                                                                                      ; clock_25hz:clock_25hz|counter[14]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[7]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.256      ;
; 0.990 ; clock_25hz:clock_25hz|counter[10]                                                                                      ; clock_25hz:clock_25hz|counter[11]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.257      ;
; 0.990 ; clock_var:clock_var|counter[19]                                                                                        ; clock_var:clock_var|counter[21]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.257      ;
; 0.991 ; clock_25hz:clock_25hz|counter[14]                                                                                      ; clock_25hz:clock_25hz|counter[16]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.258      ;
; 0.991 ; clock_25hz:clock_25hz|counter[0]                                                                                       ; clock_25hz:clock_25hz|counter[1]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.258      ;
; 0.992 ; clock_25hz:clock_25hz|counter[4]                                                                                       ; clock_25hz:clock_25hz|counter[6]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; clock_25hz:clock_25hz|counter[6]                                                                                       ; clock_25hz:clock_25hz|counter[8]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.259      ;
; 0.993 ; baudrate:uart_baud|tx_acc[0]                                                                                           ; baudrate:uart_baud|tx_acc[2]            ; clk_50m                        ; clk_50m     ; 0.000        ; 0.079      ; 1.258      ;
; 0.994 ; clock_25hz:clock_25hz|counter[20]                                                                                      ; clock_25hz:clock_25hz|counter[22]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.261      ;
; 0.994 ; clock_var:clock_var|counter[23]                                                                                        ; clock_var:clock_var|counter[25]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.081      ; 1.261      ;
+-------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_var:clock_var|clk_100hz'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.423 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 0.688      ;
; 0.433 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 0.697      ;
; 0.460 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 0.725      ;
; 0.544 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 0.809      ;
; 0.557 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 0.822      ;
; 0.594 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 0.858      ;
; 0.621 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 0.886      ;
; 0.621 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 0.886      ;
; 0.639 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 0.904      ;
; 0.650 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 0.915      ;
; 0.659 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 0.924      ;
; 0.662 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 0.928      ;
; 0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 0.947      ;
; 0.688 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 0.953      ;
; 0.694 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.362      ; 1.278      ;
; 0.696 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 0.961      ;
; 0.699 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 0.964      ;
; 0.700 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 0.965      ;
; 0.703 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.361      ; 1.286      ;
; 0.705 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 0.970      ;
; 0.706 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.362      ; 1.290      ;
; 0.706 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.361      ; 1.289      ;
; 0.709 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.361      ; 1.292      ;
; 0.725 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.361      ; 1.308      ;
; 0.725 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 0.990      ;
; 0.734 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.361      ; 1.317      ;
; 0.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.362      ; 1.333      ;
; 0.767 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.032      ;
; 0.795 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 1.059      ;
; 0.801 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.066      ;
; 0.803 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.068      ;
; 0.805 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.070      ;
; 0.827 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[7]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.077      ; 1.090      ;
; 0.833 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.098      ;
; 0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[4]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.077      ; 1.099      ;
; 0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 1.100      ;
; 0.839 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.077      ; 1.102      ;
; 0.843 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.080      ; 1.109      ;
; 0.844 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.080      ; 1.110      ;
; 0.854 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 1.118      ;
; 0.875 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.140      ;
; 0.877 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.077      ; 1.140      ;
; 0.878 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.361      ; 1.461      ;
; 0.913 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.178      ;
; 0.922 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.187      ;
; 0.937 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 1.201      ;
; 0.941 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.206      ;
; 0.942 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.207      ;
; 0.946 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.211      ;
; 0.975 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.240      ;
; 0.995 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.260      ;
; 1.007 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[6]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.077      ; 1.270      ;
; 1.028 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.293      ;
; 1.033 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.298      ;
; 1.057 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.363      ; 1.642      ;
; 1.058 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 1.322      ;
; 1.067 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.332      ;
; 1.068 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.333      ;
; 1.071 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.336      ;
; 1.072 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.337      ;
; 1.081 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.077      ; 1.344      ;
; 1.161 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 1.425      ;
; 1.186 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 1.450      ;
; 1.219 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.080      ; 1.485      ;
; 1.231 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.080      ; 1.497      ;
; 1.232 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.080      ; 1.498      ;
; 1.236 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.080      ; 1.502      ;
; 1.285 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.078      ; 1.549      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[7]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.607      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[6]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.607      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.607      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.607      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[4]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.607      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.607      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.607      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.607      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.079      ; 1.607      ;
; 1.365 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.361      ; 1.948      ;
; 1.378 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.359      ; 1.923      ;
; 1.378 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.359      ; 1.923      ;
; 1.378 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.359      ; 1.923      ;
; 1.378 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.359      ; 1.923      ;
; 1.378 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.359      ; 1.923      ;
; 1.378 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.359      ; 1.923      ;
; 1.378 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.359      ; 1.923      ;
; 1.378 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.359      ; 1.923      ;
; 1.581 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.080      ; 1.847      ;
; 1.584 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.080      ; 1.850      ;
; 1.615 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.362      ; 2.199      ;
; 1.669 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.080      ; 1.935      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50m'                                                                       ;
+--------+--------------+----------------+-----------------+---------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+---------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk_50m ; Rise       ; clk_50m                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|clk_25hz           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[10]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[11]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[12]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[13]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[14]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[15]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[16]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[17]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[18]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[19]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[20]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[21]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[22]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[23]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[24]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[25]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[7]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[8]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[9]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|clk_100hz            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[10]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[11]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[12]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[13]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[14]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[15]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[16]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[17]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[18]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[19]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[20]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[21]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[22]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[23]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[24]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[25]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[9]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|clk_25hz           ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[0]         ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[10]        ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[11]        ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[12]        ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[13]        ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[14]        ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[15]        ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[16]        ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[17]        ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[18]        ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[19]        ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[1]         ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[20]        ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[21]        ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[22]        ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[23]        ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[24]        ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[25]        ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[2]         ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[3]         ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[4]         ;
+--------+--------------+----------------+-----------------+---------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_25hz:clock_25hz|clk_25hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[0]                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[10]                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[11]                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[12]                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[13]                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[14]                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[15]                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[1]                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[2]                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[3]                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[4]                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[5]                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[6]                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[7]                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[8]                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[9]                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|data_out[0]                                                                                                            ;
; 0.209  ; 0.444        ; 0.235          ; Low Pulse Width  ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 0.209  ; 0.444        ; 0.235          ; Low Pulse Width  ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg         ;
; 0.211  ; 0.446        ; 0.235          ; Low Pulse Width  ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[0]                                                                                                               ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[10]                                                                                                              ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[11]                                                                                                              ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[12]                                                                                                              ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[13]                                                                                                              ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[14]                                                                                                              ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[15]                                                                                                              ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[1]                                                                                                               ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[2]                                                                                                               ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[3]                                                                                                               ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[4]                                                                                                               ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[5]                                                                                                               ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[6]                                                                                                               ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[7]                                                                                                               ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[8]                                                                                                               ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[9]                                                                                                               ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|data_out[0]                                                                                                            ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
+--------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_var:clock_var|clk_100hz'                                                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ;
; 0.177  ; 0.412        ; 0.235          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                             ;
; 0.177  ; 0.412        ; 0.235          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                             ;
; 0.177  ; 0.412        ; 0.235          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                             ;
; 0.177  ; 0.412        ; 0.235          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                             ;
; 0.177  ; 0.412        ; 0.235          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                             ;
; 0.177  ; 0.412        ; 0.235          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                             ;
; 0.177  ; 0.412        ; 0.235          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                             ;
; 0.177  ; 0.412        ; 0.235          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                             ;
; 0.178  ; 0.413        ; 0.235          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[4]                                                  ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[6]                                                  ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; Wr_en     ; clk_50m                        ; 4.318 ; 4.784 ; Rise       ; clk_50m                        ;
; Reset     ; clock_25hz:clock_25hz|clk_25hz ; 2.256 ; 2.707 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Wrreq     ; clock_25hz:clock_25hz|clk_25hz ; 4.366 ; 4.839 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Rdreq     ; clock_var:clock_var|clk_100hz  ; 4.605 ; 5.110 ; Rise       ; clock_var:clock_var|clk_100hz  ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; Wr_en     ; clk_50m                        ; -2.884 ; -3.343 ; Rise       ; clk_50m                        ;
; Reset     ; clock_25hz:clock_25hz|clk_25hz ; -1.551 ; -2.007 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Wrreq     ; clock_25hz:clock_25hz|clk_25hz ; -3.126 ; -3.492 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Rdreq     ; clock_var:clock_var|clk_100hz  ; -2.984 ; -3.521 ; Rise       ; clock_var:clock_var|clk_100hz  ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port      ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+
; Tx             ; clk_50m                        ; 10.477 ; 10.272 ; Rise       ; clk_50m                        ;
; Tx2            ; clk_50m                        ; 9.082  ; 8.983  ; Rise       ; clk_50m                        ;
; Tx_busy        ; clk_50m                        ; 8.015  ; 7.990  ; Rise       ; clk_50m                        ;
; Clk_out_25hz   ; clock_25hz:clock_25hz|clk_25hz ; 4.394  ;        ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Count_out[*]   ; clock_25hz:clock_25hz|clk_25hz ; 11.190 ; 11.257 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[0]  ; clock_25hz:clock_25hz|clk_25hz ; 9.279  ; 9.245  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[1]  ; clock_25hz:clock_25hz|clk_25hz ; 9.219  ; 9.190  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[2]  ; clock_25hz:clock_25hz|clk_25hz ; 8.930  ; 8.868  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[3]  ; clock_25hz:clock_25hz|clk_25hz ; 8.552  ; 8.591  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[4]  ; clock_25hz:clock_25hz|clk_25hz ; 8.427  ; 8.414  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[8]  ; clock_25hz:clock_25hz|clk_25hz ; 8.961  ; 8.913  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[9]  ; clock_25hz:clock_25hz|clk_25hz ; 9.679  ; 9.609  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[10] ; clock_25hz:clock_25hz|clk_25hz ; 9.189  ; 9.181  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[11] ; clock_25hz:clock_25hz|clk_25hz ; 8.612  ; 8.669  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[12] ; clock_25hz:clock_25hz|clk_25hz ; 9.537  ; 9.640  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[16] ; clock_25hz:clock_25hz|clk_25hz ; 9.516  ; 9.526  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[17] ; clock_25hz:clock_25hz|clk_25hz ; 9.656  ; 9.609  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[18] ; clock_25hz:clock_25hz|clk_25hz ; 9.501  ; 9.526  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[19] ; clock_25hz:clock_25hz|clk_25hz ; 9.130  ; 9.116  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[20] ; clock_25hz:clock_25hz|clk_25hz ; 10.285 ; 10.302 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[24] ; clock_25hz:clock_25hz|clk_25hz ; 11.190 ; 11.257 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[25] ; clock_25hz:clock_25hz|clk_25hz ; 9.338  ; 9.430  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Fifo_full      ; clock_25hz:clock_25hz|clk_25hz ; 11.568 ; 11.644 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Clk_out_25hz   ; clock_25hz:clock_25hz|clk_25hz ;        ; 4.306  ; Fall       ; clock_25hz:clock_25hz|clk_25hz ;
; Clk_out_100hz  ; clock_var:clock_var|clk_100hz  ; 6.762  ;        ; Rise       ; clock_var:clock_var|clk_100hz  ;
; Data_out[*]    ; clock_var:clock_var|clk_100hz  ; 9.509  ; 9.517  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[0]   ; clock_var:clock_var|clk_100hz  ; 9.509  ; 9.517  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[1]   ; clock_var:clock_var|clk_100hz  ; 9.220  ; 9.100  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[2]   ; clock_var:clock_var|clk_100hz  ; 9.325  ; 9.219  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[3]   ; clock_var:clock_var|clk_100hz  ; 9.245  ; 9.123  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[4]   ; clock_var:clock_var|clk_100hz  ; 8.734  ; 8.687  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[5]   ; clock_var:clock_var|clk_100hz  ; 9.245  ; 9.124  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[6]   ; clock_var:clock_var|clk_100hz  ; 8.465  ; 8.416  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[7]   ; clock_var:clock_var|clk_100hz  ; 9.244  ; 9.113  ; Rise       ; clock_var:clock_var|clk_100hz  ;
; Fifo_empty     ; clock_var:clock_var|clk_100hz  ; 11.169 ; 11.185 ; Rise       ; clock_var:clock_var|clk_100hz  ;
; Clk_out_100hz  ; clock_var:clock_var|clk_100hz  ;        ; 6.734  ; Fall       ; clock_var:clock_var|clk_100hz  ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port      ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+
; Tx             ; clk_50m                        ; 10.159 ; 9.960  ; Rise       ; clk_50m                        ;
; Tx2            ; clk_50m                        ; 8.763  ; 8.670  ; Rise       ; clk_50m                        ;
; Tx_busy        ; clk_50m                        ; 7.740  ; 7.714  ; Rise       ; clk_50m                        ;
; Clk_out_25hz   ; clock_25hz:clock_25hz|clk_25hz ; 4.246  ;        ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Count_out[*]   ; clock_25hz:clock_25hz|clk_25hz ; 8.106  ; 8.092  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[0]  ; clock_25hz:clock_25hz|clk_25hz ; 8.926  ; 8.891  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[1]  ; clock_25hz:clock_25hz|clk_25hz ; 8.866  ; 8.837  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[2]  ; clock_25hz:clock_25hz|clk_25hz ; 8.590  ; 8.527  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[3]  ; clock_25hz:clock_25hz|clk_25hz ; 8.227  ; 8.262  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[4]  ; clock_25hz:clock_25hz|clk_25hz ; 8.106  ; 8.092  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[8]  ; clock_25hz:clock_25hz|clk_25hz ; 8.620  ; 8.572  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[9]  ; clock_25hz:clock_25hz|clk_25hz ; 9.309  ; 9.241  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[10] ; clock_25hz:clock_25hz|clk_25hz ; 8.839  ; 8.829  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[11] ; clock_25hz:clock_25hz|clk_25hz ; 8.284  ; 8.336  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[12] ; clock_25hz:clock_25hz|clk_25hz ; 9.226  ; 9.328  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[16] ; clock_25hz:clock_25hz|clk_25hz ; 9.152  ; 9.159  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[17] ; clock_25hz:clock_25hz|clk_25hz ; 9.286  ; 9.240  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[18] ; clock_25hz:clock_25hz|clk_25hz ; 9.139  ; 9.160  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[19] ; clock_25hz:clock_25hz|clk_25hz ; 8.781  ; 8.766  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[20] ; clock_25hz:clock_25hz|clk_25hz ; 9.891  ; 9.906  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[24] ; clock_25hz:clock_25hz|clk_25hz ; 10.813 ; 10.879 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[25] ; clock_25hz:clock_25hz|clk_25hz ; 8.980  ; 9.067  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Fifo_full      ; clock_25hz:clock_25hz|clk_25hz ; 9.718  ; 9.818  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Clk_out_25hz   ; clock_25hz:clock_25hz|clk_25hz ;        ; 4.160  ; Fall       ; clock_25hz:clock_25hz|clk_25hz ;
; Clk_out_100hz  ; clock_var:clock_var|clk_100hz  ; 6.520  ;        ; Rise       ; clock_var:clock_var|clk_100hz  ;
; Data_out[*]    ; clock_var:clock_var|clk_100hz  ; 8.161  ; 8.112  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[0]   ; clock_var:clock_var|clk_100hz  ; 9.163  ; 9.169  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[1]   ; clock_var:clock_var|clk_100hz  ; 8.886  ; 8.769  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[2]   ; clock_var:clock_var|clk_100hz  ; 8.987  ; 8.883  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[3]   ; clock_var:clock_var|clk_100hz  ; 8.911  ; 8.792  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[4]   ; clock_var:clock_var|clk_100hz  ; 8.418  ; 8.372  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[5]   ; clock_var:clock_var|clk_100hz  ; 8.910  ; 8.793  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[6]   ; clock_var:clock_var|clk_100hz  ; 8.161  ; 8.112  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[7]   ; clock_var:clock_var|clk_100hz  ; 8.909  ; 8.782  ; Rise       ; clock_var:clock_var|clk_100hz  ;
; Fifo_empty     ; clock_var:clock_var|clk_100hz  ; 8.868  ; 8.883  ; Rise       ; clock_var:clock_var|clk_100hz  ;
; Clk_out_100hz  ; clock_var:clock_var|clk_100hz  ;        ; 6.491  ; Fall       ; clock_var:clock_var|clk_100hz  ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.719         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;                ;              ;                  ; -0.035       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;                ;              ;                  ; -2.684       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.651         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;                ;              ;                  ; -0.048       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -2.603       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.650         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;                ;              ;                  ; -0.047       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;                ;              ;                  ; -2.603       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.648         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;                ;              ;                  ; -0.009       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;                ;              ;                  ; -2.639       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.542         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;                ;              ;                  ; -0.040       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;                ;              ;                  ; -2.502       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.512         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.220       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;                ;              ;                  ; -2.292       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.493         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;                ;              ;                  ; -0.232       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;                ;              ;                  ; -2.261       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.486         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.190       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;                ;              ;                  ; -2.296       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.483         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.230       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -2.253       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.349         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;                ;              ;                  ; -0.218       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;                ;              ;                  ; -2.131       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.329         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.236       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -2.093       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.314         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.035       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -2.279       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.186         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;                ;              ;                  ; -0.187       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;                ;              ;                  ; -1.999       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.134         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.202       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -1.932       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.088         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;                ;              ;                  ; -0.250       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -1.838       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.070         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;                ;              ;                  ; 0.132        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;                ;              ;                  ; -2.202       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.009         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.130        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;                ;              ;                  ; -2.139       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.686         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;                ;              ;                  ; 0.132        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;                ;              ;                  ; -1.818       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                              ;
+------------+-----------------+--------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                     ; Note                                           ;
+------------+-----------------+--------------------------------+------------------------------------------------+
; 247.83 MHz ; 247.83 MHz      ; clk_50m                        ;                                                ;
; 293.34 MHz ; 274.05 MHz      ; clock_25hz:clock_25hz|clk_25hz ; limit due to minimum period restriction (tmin) ;
; 301.57 MHz ; 274.05 MHz      ; clock_var:clock_var|clk_100hz  ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                      ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; clk_50m                        ; -3.035 ; -112.556      ;
; clock_25hz:clock_25hz|clk_25hz ; -2.409 ; -70.971       ;
; clock_var:clock_var|clk_100hz  ; -2.316 ; -70.191       ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                      ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; clock_25hz:clock_25hz|clk_25hz ; 0.304 ; 0.000         ;
; clk_50m                        ; 0.351 ; 0.000         ;
; clock_var:clock_var|clk_100hz  ; 0.356 ; 0.000         ;
+--------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary        ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; clk_50m                        ; -3.000 ; -101.945      ;
; clock_25hz:clock_25hz|clk_25hz ; -2.649 ; -92.757       ;
; clock_var:clock_var|clk_100hz  ; -2.649 ; -77.811       ;
+--------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50m'                                                                                                                ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -3.035 ; clock_25hz:clock_25hz|counter[3]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.074     ; 3.960      ;
; -2.996 ; clock_25hz:clock_25hz|counter[23] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.922      ;
; -2.992 ; clock_25hz:clock_25hz|counter[6]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.074     ; 3.917      ;
; -2.920 ; clock_25hz:clock_25hz|counter[5]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.074     ; 3.845      ;
; -2.871 ; clock_25hz:clock_25hz|counter[20] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.797      ;
; -2.853 ; clock_25hz:clock_25hz|counter[22] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.779      ;
; -2.803 ; clock_25hz:clock_25hz|counter[4]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.074     ; 3.728      ;
; -2.752 ; clock_var:clock_var|counter[7]    ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.678      ;
; -2.702 ; clock_var:clock_var|counter[10]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.628      ;
; -2.697 ; clock_25hz:clock_25hz|counter[1]  ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.624      ;
; -2.696 ; clock_var:clock_var|counter[11]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.622      ;
; -2.665 ; clock_25hz:clock_25hz|counter[7]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.074     ; 3.590      ;
; -2.665 ; clock_var:clock_var|counter[3]    ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.591      ;
; -2.659 ; clock_25hz:clock_25hz|counter[1]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.074     ; 3.584      ;
; -2.620 ; clock_var:clock_var|counter[17]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.546      ;
; -2.617 ; clock_25hz:clock_25hz|counter[18] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.543      ;
; -2.610 ; clock_25hz:clock_25hz|counter[12] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.074     ; 3.535      ;
; -2.600 ; clock_25hz:clock_25hz|counter[21] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.526      ;
; -2.599 ; clock_25hz:clock_25hz|counter[9]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.074     ; 3.524      ;
; -2.587 ; clock_var:clock_var|counter[4]    ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.513      ;
; -2.582 ; clock_25hz:clock_25hz|counter[0]  ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.509      ;
; -2.579 ; clock_25hz:clock_25hz|counter[2]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.074     ; 3.504      ;
; -2.577 ; clock_25hz:clock_25hz|counter[25] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.503      ;
; -2.577 ; clock_var:clock_var|counter[6]    ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.503      ;
; -2.561 ; clock_var:clock_var|counter[12]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.487      ;
; -2.552 ; clock_25hz:clock_25hz|counter[19] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.478      ;
; -2.546 ; clock_25hz:clock_25hz|counter[17] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.472      ;
; -2.542 ; clock_25hz:clock_25hz|counter[16] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.468      ;
; -2.539 ; clock_25hz:clock_25hz|counter[0]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.074     ; 3.464      ;
; -2.538 ; clock_var:clock_var|counter[16]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.465      ;
; -2.524 ; clock_var:clock_var|counter[8]    ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.450      ;
; -2.512 ; clock_var:clock_var|counter[18]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.439      ;
; -2.480 ; clock_var:clock_var|counter[22]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.407      ;
; -2.449 ; clock_var:clock_var|counter[2]    ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.375      ;
; -2.444 ; clock_var:clock_var|counter[19]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.371      ;
; -2.441 ; clock_var:clock_var|counter[9]    ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.367      ;
; -2.437 ; clock_25hz:clock_25hz|counter[10] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.074     ; 3.362      ;
; -2.437 ; clock_var:clock_var|counter[23]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.364      ;
; -2.430 ; clock_var:clock_var|counter[5]    ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.356      ;
; -2.390 ; clock_25hz:clock_25hz|counter[8]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.074     ; 3.315      ;
; -2.344 ; clock_var:clock_var|counter[25]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.271      ;
; -2.335 ; clock_25hz:clock_25hz|counter[24] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.261      ;
; -2.332 ; clock_25hz:clock_25hz|counter[14] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.258      ;
; -2.308 ; clock_25hz:clock_25hz|counter[3]  ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.234      ;
; -2.307 ; clock_25hz:clock_25hz|counter[11] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.074     ; 3.232      ;
; -2.291 ; clock_var:clock_var|counter[20]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.218      ;
; -2.286 ; clock_var:clock_var|counter[24]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.213      ;
; -2.276 ; clock_25hz:clock_25hz|counter[3]  ; clock_25hz:clock_25hz|counter[7]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.203      ;
; -2.266 ; clock_25hz:clock_25hz|counter[13] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.192      ;
; -2.265 ; clock_25hz:clock_25hz|counter[6]  ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.191      ;
; -2.262 ; clock_25hz:clock_25hz|counter[23] ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.189      ;
; -2.245 ; clock_var:clock_var|counter[15]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.172      ;
; -2.233 ; clock_25hz:clock_25hz|counter[6]  ; clock_25hz:clock_25hz|counter[7]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.160      ;
; -2.230 ; clock_25hz:clock_25hz|counter[23] ; clock_25hz:clock_25hz|counter[7]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 3.158      ;
; -2.210 ; clock_25hz:clock_25hz|counter[3]  ; clock_25hz:clock_25hz|counter[10] ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.137      ;
; -2.194 ; clock_var:clock_var|counter[14]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.121      ;
; -2.193 ; clock_25hz:clock_25hz|counter[5]  ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.119      ;
; -2.187 ; clock_25hz:clock_25hz|counter[1]  ; clock_var:clock_var|counter[17]   ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.114      ;
; -2.169 ; clock_25hz:clock_25hz|counter[0]  ; clock_var:clock_var|counter[17]   ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.096      ;
; -2.167 ; clock_25hz:clock_25hz|counter[6]  ; clock_25hz:clock_25hz|counter[10] ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.094      ;
; -2.164 ; clock_25hz:clock_25hz|counter[23] ; clock_25hz:clock_25hz|counter[10] ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 3.092      ;
; -2.161 ; clock_25hz:clock_25hz|counter[5]  ; clock_25hz:clock_25hz|counter[7]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.088      ;
; -2.154 ; clock_25hz:clock_25hz|counter[1]  ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.080      ;
; -2.153 ; clock_var:clock_var|counter[21]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.080      ;
; -2.126 ; clock_25hz:clock_25hz|counter[22] ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.053      ;
; -2.121 ; clock_25hz:clock_25hz|counter[3]  ; clock_25hz:clock_25hz|counter[18] ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.047      ;
; -2.118 ; clock_25hz:clock_25hz|counter[20] ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.045      ;
; -2.113 ; clock_var:clock_var|counter[7]    ; clock_var:clock_var|counter[5]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.040      ;
; -2.113 ; clock_var:clock_var|counter[7]    ; clock_var:clock_var|counter[8]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.040      ;
; -2.113 ; clock_25hz:clock_25hz|counter[0]  ; clock_25hz:clock_25hz|counter[19] ; clk_50m      ; clk_50m     ; 1.000        ; -0.074     ; 3.038      ;
; -2.100 ; clock_var:clock_var|counter[13]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.026      ;
; -2.100 ; clock_var:clock_var|counter[2]    ; clock_var:clock_var|counter[17]   ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.026      ;
; -2.095 ; clock_25hz:clock_25hz|counter[5]  ; clock_25hz:clock_25hz|counter[10] ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.022      ;
; -2.094 ; clock_25hz:clock_25hz|counter[22] ; clock_25hz:clock_25hz|counter[7]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 3.022      ;
; -2.086 ; baudrate:uart_baud|tx_acc[5]      ; transmitter:uart_Tx|Tx            ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 3.014      ;
; -2.086 ; clock_25hz:clock_25hz|counter[20] ; clock_25hz:clock_25hz|counter[7]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 3.014      ;
; -2.079 ; clock_25hz:clock_25hz|counter[0]  ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.005      ;
; -2.078 ; clock_25hz:clock_25hz|counter[6]  ; clock_25hz:clock_25hz|counter[18] ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.004      ;
; -2.076 ; clock_25hz:clock_25hz|counter[4]  ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 3.002      ;
; -2.075 ; clock_25hz:clock_25hz|counter[23] ; clock_25hz:clock_25hz|counter[18] ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 3.002      ;
; -2.064 ; clock_25hz:clock_25hz|counter[3]  ; clock_25hz:clock_25hz|counter[17] ; clk_50m      ; clk_50m     ; 1.000        ; -0.074     ; 2.989      ;
; -2.063 ; clock_var:clock_var|counter[10]   ; clock_var:clock_var|counter[5]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 2.990      ;
; -2.063 ; clock_var:clock_var|counter[10]   ; clock_var:clock_var|counter[8]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 2.990      ;
; -2.062 ; clock_25hz:clock_25hz|counter[3]  ; clock_25hz:clock_25hz|counter[19] ; clk_50m      ; clk_50m     ; 1.000        ; -0.074     ; 2.987      ;
; -2.058 ; baudrate:uart_baud|tx_acc[3]      ; transmitter:uart_Tx|bit_pos[1]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.085     ; 2.972      ;
; -2.058 ; clock_25hz:clock_25hz|counter[1]  ; clock_var:clock_var|counter[5]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 2.986      ;
; -2.058 ; clock_25hz:clock_25hz|counter[1]  ; clock_var:clock_var|counter[8]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 2.986      ;
; -2.057 ; baudrate:uart_baud|tx_acc[3]      ; transmitter:uart_Tx|bit_pos[2]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.085     ; 2.971      ;
; -2.057 ; clock_var:clock_var|counter[11]   ; clock_var:clock_var|counter[5]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 2.984      ;
; -2.057 ; clock_var:clock_var|counter[11]   ; clock_var:clock_var|counter[8]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 2.984      ;
; -2.056 ; baudrate:uart_baud|tx_acc[3]      ; transmitter:uart_Tx|bit_pos[0]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.085     ; 2.970      ;
; -2.047 ; clock_25hz:clock_25hz|counter[15] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.073     ; 2.973      ;
; -2.047 ; baudrate:uart_baud|tx_acc[5]      ; transmitter:uart_Tx|bit_pos[1]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.085     ; 2.961      ;
; -2.046 ; baudrate:uart_baud|tx_acc[5]      ; transmitter:uart_Tx|bit_pos[2]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.085     ; 2.960      ;
; -2.045 ; baudrate:uart_baud|tx_acc[5]      ; transmitter:uart_Tx|bit_pos[0]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.085     ; 2.959      ;
; -2.044 ; clock_25hz:clock_25hz|counter[4]  ; clock_25hz:clock_25hz|counter[7]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 2.971      ;
; -2.041 ; clock_25hz:clock_25hz|counter[1]  ; clock_25hz:clock_25hz|counter[19] ; clk_50m      ; clk_50m     ; 1.000        ; -0.074     ; 2.966      ;
; -2.037 ; clock_25hz:clock_25hz|counter[1]  ; clock_var:clock_var|counter[24]   ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 2.964      ;
; -2.028 ; clock_25hz:clock_25hz|counter[22] ; clock_25hz:clock_25hz|counter[10] ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 2.956      ;
; -2.026 ; clock_var:clock_var|counter[3]    ; clock_var:clock_var|counter[5]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.072     ; 2.953      ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_25hz:clock_25hz|clk_25hz'                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -2.409 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.269      ; 3.708      ;
; -2.409 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.264      ; 3.703      ;
; -2.409 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.264      ; 3.703      ;
; -2.384 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.269      ; 3.683      ;
; -2.384 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.264      ; 3.678      ;
; -2.384 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.264      ; 3.678      ;
; -2.369 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.269      ; 3.668      ;
; -2.369 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.264      ; 3.663      ;
; -2.369 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.264      ; 3.663      ;
; -2.338 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.269      ; 3.637      ;
; -2.338 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.264      ; 3.632      ;
; -2.338 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.264      ; 3.632      ;
; -2.313 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.069     ; 3.243      ;
; -2.310 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 3.236      ;
; -2.309 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 3.235      ;
; -2.308 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 3.234      ;
; -2.288 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.069     ; 3.218      ;
; -2.285 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 3.211      ;
; -2.284 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 3.210      ;
; -2.283 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 3.209      ;
; -2.273 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.069     ; 3.203      ;
; -2.270 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 3.196      ;
; -2.269 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 3.195      ;
; -2.268 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 3.194      ;
; -2.242 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.069     ; 3.172      ;
; -2.239 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 3.165      ;
; -2.238 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 3.164      ;
; -2.237 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 3.163      ;
; -2.231 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.269      ; 3.530      ;
; -2.231 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.264      ; 3.525      ;
; -2.231 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.264      ; 3.525      ;
; -2.192 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.269      ; 3.491      ;
; -2.192 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.264      ; 3.486      ;
; -2.192 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.264      ; 3.486      ;
; -2.156 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.069     ; 3.086      ;
; -2.135 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.069     ; 3.065      ;
; -2.132 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 3.058      ;
; -2.131 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 3.057      ;
; -2.131 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.069     ; 3.061      ;
; -2.130 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 3.056      ;
; -2.116 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.269      ; 3.415      ;
; -2.116 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.264      ; 3.410      ;
; -2.116 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.264      ; 3.410      ;
; -2.116 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.069     ; 3.046      ;
; -2.114 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.269      ; 3.413      ;
; -2.114 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.264      ; 3.408      ;
; -2.114 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.264      ; 3.408      ;
; -2.112 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.269      ; 3.411      ;
; -2.112 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.264      ; 3.406      ;
; -2.112 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.264      ; 3.406      ;
; -2.099 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 3.025      ;
; -2.098 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 3.024      ;
; -2.097 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 3.023      ;
; -2.096 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.069     ; 3.026      ;
; -2.093 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.269      ; 3.392      ;
; -2.093 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.264      ; 3.387      ;
; -2.093 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.264      ; 3.387      ;
; -2.090 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.267      ; 3.387      ;
; -2.090 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.262      ; 3.382      ;
; -2.090 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.262      ; 3.382      ;
; -2.085 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.069     ; 3.015      ;
; -2.080 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 3.006      ;
; -2.080 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 3.006      ;
; -2.080 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 3.006      ;
; -2.080 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 3.006      ;
; -2.080 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 3.006      ;
; -2.055 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 2.981      ;
; -2.055 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 2.981      ;
; -2.055 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 2.981      ;
; -2.055 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 2.981      ;
; -2.055 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 2.981      ;
; -2.040 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 2.966      ;
; -2.040 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 2.966      ;
; -2.040 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 2.966      ;
; -2.040 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 2.966      ;
; -2.040 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 2.966      ;
; -2.033 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.269      ; 3.332      ;
; -2.033 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.264      ; 3.327      ;
; -2.033 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.264      ; 3.327      ;
; -2.032 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.269      ; 3.331      ;
; -2.032 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.264      ; 3.326      ;
; -2.032 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.264      ; 3.326      ;
; -2.020 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.069     ; 2.950      ;
; -2.018 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.069     ; 2.948      ;
; -2.017 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 2.943      ;
; -2.016 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.069     ; 2.946      ;
; -2.016 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 2.942      ;
; -2.015 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 2.941      ;
; -2.015 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 2.941      ;
; -2.014 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 2.940      ;
; -2.013 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 2.939      ;
; -2.013 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 2.939      ;
; -2.012 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 2.938      ;
; -2.011 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 2.937      ;
; -2.009 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 2.935      ;
; -2.009 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 2.935      ;
; -2.009 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 2.935      ;
; -2.009 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 2.935      ;
; -2.009 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.073     ; 2.935      ;
; -1.997 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.069     ; 2.927      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_var:clock_var|clk_100hz'                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -2.316 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.247      ;
; -2.312 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.243      ;
; -2.311 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.242      ;
; -2.302 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.232      ;
; -2.302 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.232      ;
; -2.302 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.232      ;
; -2.302 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.232      ;
; -2.302 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.232      ;
; -2.298 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.229      ;
; -2.294 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.225      ;
; -2.294 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.225      ;
; -2.293 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.224      ;
; -2.284 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.214      ;
; -2.284 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.214      ;
; -2.284 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.214      ;
; -2.284 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.214      ;
; -2.284 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.214      ;
; -2.278 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.209      ;
; -2.276 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.207      ;
; -2.274 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.205      ;
; -2.273 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.204      ;
; -2.264 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1          ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.195      ;
; -2.264 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0          ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.195      ;
; -2.264 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.194      ;
; -2.264 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.194      ;
; -2.264 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.194      ;
; -2.264 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.194      ;
; -2.264 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.194      ;
; -2.256 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.187      ;
; -2.247 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.178      ;
; -2.246 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1          ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.177      ;
; -2.246 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0          ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.177      ;
; -2.245 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.175      ;
; -2.245 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.175      ;
; -2.245 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.175      ;
; -2.245 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.175      ;
; -2.245 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.175      ;
; -2.243 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.174      ;
; -2.242 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.173      ;
; -2.226 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1          ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.157      ;
; -2.226 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0          ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.157      ;
; -2.225 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.156      ;
; -2.202 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.311      ;
; -2.202 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.311      ;
; -2.202 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.311      ;
; -2.202 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.311      ;
; -2.202 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.311      ;
; -2.202 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.311      ;
; -2.202 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.311      ;
; -2.202 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.311      ;
; -2.195 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1          ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.126      ;
; -2.195 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0          ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.126      ;
; -2.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.293      ;
; -2.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.293      ;
; -2.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.293      ;
; -2.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.293      ;
; -2.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.293      ;
; -2.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.293      ;
; -2.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.293      ;
; -2.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.293      ;
; -2.172 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.102      ;
; -2.164 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.273      ;
; -2.164 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.273      ;
; -2.164 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.273      ;
; -2.164 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.273      ;
; -2.164 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.273      ;
; -2.164 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.273      ;
; -2.164 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.273      ;
; -2.164 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.273      ;
; -2.154 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.084      ;
; -2.145 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.076      ;
; -2.141 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.072      ;
; -2.140 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.071      ;
; -2.136 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.067      ;
; -2.134 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.064      ;
; -2.133 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.242      ;
; -2.133 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.242      ;
; -2.133 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.242      ;
; -2.133 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.242      ;
; -2.133 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.242      ;
; -2.133 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.242      ;
; -2.133 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.242      ;
; -2.133 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.178      ; 3.242      ;
; -2.132 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.063      ;
; -2.131 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.062      ;
; -2.131 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.061      ;
; -2.131 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.061      ;
; -2.131 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.061      ;
; -2.131 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.061      ;
; -2.131 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.061      ;
; -2.127 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.057      ;
; -2.127 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.057      ;
; -2.127 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.057      ;
; -2.127 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.057      ;
; -2.127 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.057      ;
; -2.123 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.054      ;
; -2.120 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.068     ; 3.051      ;
; -2.118 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.048      ;
; -2.118 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.048      ;
; -2.118 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.069     ; 3.048      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_25hz:clock_25hz|clk_25hz'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.304 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.408      ; 0.913      ;
; 0.332 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.408      ; 0.941      ;
; 0.332 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.408      ; 0.941      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.396 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 0.638      ;
; 0.433 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 0.675      ;
; 0.507 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.408      ; 1.116      ;
; 0.526 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 0.768      ;
; 0.543 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.069      ; 0.783      ;
; 0.564 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.069      ; 0.804      ;
; 0.568 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.069      ; 0.808      ;
; 0.570 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.069      ; 0.810      ;
; 0.582 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[8]                                                  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.073      ; 0.826      ;
; 0.583 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 0.825      ;
; 0.584 ; counter_16bit:counter_16bit|count[13]                                                                                                              ; counter_16bit:counter_16bit|count[13]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.087      ; 0.842      ;
; 0.584 ; counter_16bit:counter_16bit|count[5]                                                                                                               ; counter_16bit:counter_16bit|count[5]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.087      ; 0.842      ;
; 0.584 ; counter_16bit:counter_16bit|count[3]                                                                                                               ; counter_16bit:counter_16bit|count[3]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.087      ; 0.842      ;
; 0.585 ; counter_16bit:counter_16bit|count[15]                                                                                                              ; counter_16bit:counter_16bit|count[15]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.087      ; 0.843      ;
; 0.585 ; counter_16bit:counter_16bit|count[11]                                                                                                              ; counter_16bit:counter_16bit|count[11]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.087      ; 0.843      ;
; 0.586 ; counter_16bit:counter_16bit|count[6]                                                                                                               ; counter_16bit:counter_16bit|count[6]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.087      ; 0.844      ;
; 0.586 ; counter_16bit:counter_16bit|count[1]                                                                                                               ; counter_16bit:counter_16bit|count[1]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.087      ; 0.844      ;
; 0.586 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 0.828      ;
; 0.588 ; counter_16bit:counter_16bit|count[9]                                                                                                               ; counter_16bit:counter_16bit|count[9]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.087      ; 0.846      ;
; 0.588 ; counter_16bit:counter_16bit|count[7]                                                                                                               ; counter_16bit:counter_16bit|count[7]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.087      ; 0.846      ;
; 0.589 ; counter_16bit:counter_16bit|count[14]                                                                                                              ; counter_16bit:counter_16bit|count[14]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.087      ; 0.847      ;
; 0.589 ; counter_16bit:counter_16bit|count[4]                                                                                                               ; counter_16bit:counter_16bit|count[4]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.087      ; 0.847      ;
; 0.589 ; counter_16bit:counter_16bit|count[2]                                                                                                               ; counter_16bit:counter_16bit|count[2]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.087      ; 0.847      ;
; 0.589 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; counter_16bit:counter_16bit|count[12]                                                                                                              ; counter_16bit:counter_16bit|count[12]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.087      ; 0.848      ;
; 0.590 ; counter_16bit:counter_16bit|count[10]                                                                                                              ; counter_16bit:counter_16bit|count[10]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.087      ; 0.848      ;
; 0.590 ; counter_16bit:counter_16bit|count[8]                                                                                                               ; counter_16bit:counter_16bit|count[8]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.087      ; 0.848      ;
; 0.595 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.073      ; 0.839      ;
; 0.609 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 0.851      ;
; 0.609 ; counter_16bit:counter_16bit|count[0]                                                                                                               ; counter_16bit:counter_16bit|count[0]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.087      ; 0.867      ;
; 0.620 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 0.862      ;
; 0.630 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 0.872      ;
; 0.632 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 0.874      ;
; 0.632 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 0.874      ;
; 0.636 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 0.878      ;
; 0.637 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 0.879      ;
; 0.641 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 0.883      ;
; 0.654 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 0.896      ;
; 0.678 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 0.920      ;
; 0.695 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 0.937      ;
; 0.704 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.069      ; 0.944      ;
; 0.711 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.069      ; 0.951      ;
; 0.712 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[7]                                                  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.073      ; 0.956      ;
; 0.731 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.073      ; 0.975      ;
; 0.734 ; counter_16bit:counter_16bit|count[1]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.030      ; 0.965      ;
; 0.736 ; counter_16bit:counter_16bit|data_out[0]                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.016      ; 0.953      ;
; 0.739 ; counter_16bit:counter_16bit|count[13]                                                                                                              ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.030      ; 0.970      ;
; 0.740 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.069      ; 0.980      ;
; 0.740 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.069      ; 0.980      ;
; 0.741 ; counter_16bit:counter_16bit|count[5]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.030      ; 0.972      ;
; 0.741 ; counter_16bit:counter_16bit|count[15]                                                                                                              ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.030      ; 0.972      ;
; 0.742 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.408      ; 1.351      ;
; 0.743 ; counter_16bit:counter_16bit|count[0]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.030      ; 0.974      ;
; 0.744 ; counter_16bit:counter_16bit|count[8]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.030      ; 0.975      ;
; 0.746 ; counter_16bit:counter_16bit|count[14]                                                                                                              ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.030      ; 0.977      ;
; 0.748 ; counter_16bit:counter_16bit|count[6]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.030      ; 0.979      ;
; 0.754 ; counter_16bit:counter_16bit|count[4]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.030      ; 0.985      ;
; 0.761 ; counter_16bit:counter_16bit|count[12]                                                                                                              ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.030      ; 0.992      ;
; 0.762 ; counter_16bit:counter_16bit|count[2]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.030      ; 0.993      ;
; 0.763 ; counter_16bit:counter_16bit|count[11]                                                                                                              ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.030      ; 0.994      ;
; 0.763 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.067      ; 1.001      ;
; 0.765 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[6]                                                  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.073      ; 1.009      ;
; 0.765 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.073      ; 1.009      ;
; 0.766 ; counter_16bit:counter_16bit|count[7]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.030      ; 0.997      ;
; 0.777 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 1.019      ;
; 0.778 ; counter_16bit:counter_16bit|count[10]                                                                                                              ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.030      ; 1.009      ;
; 0.783 ; counter_16bit:counter_16bit|count[9]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.030      ; 1.014      ;
; 0.789 ; counter_16bit:counter_16bit|count[3]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.030      ; 1.020      ;
; 0.792 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 1.034      ;
; 0.815 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[3]                                          ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.484      ; 1.470      ;
; 0.815 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 1.057      ;
; 0.844 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 1.086      ;
; 0.845 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 1.087      ;
; 0.846 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.071      ; 1.088      ;
; 0.858 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.408      ; 1.467      ;
; 0.870 ; counter_16bit:counter_16bit|count[5]                                                                                                               ; counter_16bit:counter_16bit|count[6]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.087      ; 1.128      ;
; 0.870 ; counter_16bit:counter_16bit|count[13]                                                                                                              ; counter_16bit:counter_16bit|count[14]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.087      ; 1.128      ;
; 0.870 ; counter_16bit:counter_16bit|count[3]                                                                                                               ; counter_16bit:counter_16bit|count[4]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.087      ; 1.128      ;
; 0.871 ; counter_16bit:counter_16bit|count[11]                                                                                                              ; counter_16bit:counter_16bit|count[12]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.087      ; 1.129      ;
; 0.873 ; counter_16bit:counter_16bit|count[1]                                                                                                               ; counter_16bit:counter_16bit|count[2]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.087      ; 1.131      ;
; 0.874 ; counter_16bit:counter_16bit|count[6]                                                                                                               ; counter_16bit:counter_16bit|count[7]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.087      ; 1.132      ;
; 0.875 ; counter_16bit:counter_16bit|count[9]                                                                                                               ; counter_16bit:counter_16bit|count[10]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.087      ; 1.133      ;
; 0.875 ; counter_16bit:counter_16bit|count[7]                                                                                                               ; counter_16bit:counter_16bit|count[8]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.087      ; 1.133      ;
; 0.876 ; counter_16bit:counter_16bit|count[0]                                                                                                               ; counter_16bit:counter_16bit|count[1]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.087      ; 1.134      ;
; 0.877 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.075      ; 1.123      ;
; 0.877 ; counter_16bit:counter_16bit|count[4]                                                                                                               ; counter_16bit:counter_16bit|count[5]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.087      ; 1.135      ;
; 0.877 ; counter_16bit:counter_16bit|count[2]                                                                                                               ; counter_16bit:counter_16bit|count[3]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.087      ; 1.135      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50m'                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                 ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; 0.351 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[8]            ; clk_50m                        ; clk_50m     ; 0.000        ; 0.086      ; 0.608      ;
; 0.355 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|state.TX_STATE_DATA ; clk_50m                        ; clk_50m     ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE ; clk_50m                        ; clk_50m     ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_STOP ; clk_50m                        ; clk_50m     ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; transmitter:uart_Tx|bit_pos[2]                                                                                         ; transmitter:uart_Tx|bit_pos[2]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[0]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; transmitter:uart_Tx|bit_pos[1]                                                                                         ; transmitter:uart_Tx|bit_pos[1]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.070      ; 0.597      ;
; 0.400 ; clock_var:clock_var|counter[25]                                                                                        ; clock_var:clock_var|counter[25]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.643      ;
; 0.400 ; clock_25hz:clock_25hz|counter[25]                                                                                      ; clock_25hz:clock_25hz|counter[25]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.643      ;
; 0.561 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[5] ; transmitter:uart_Tx|data[5]             ; clock_var:clock_var|clk_100hz  ; clk_50m     ; 0.000        ; 0.089      ; 0.851      ;
; 0.585 ; clock_var:clock_var|counter[10]                                                                                        ; clock_var:clock_var|counter[10]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; clock_var:clock_var|counter[2]                                                                                         ; clock_var:clock_var|counter[2]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.829      ;
; 0.588 ; clock_var:clock_var|counter[3]                                                                                         ; clock_var:clock_var|counter[3]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; clock_var:clock_var|counter[11]                                                                                        ; clock_var:clock_var|counter[11]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; clock_var:clock_var|counter[9]                                                                                         ; clock_var:clock_var|counter[9]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; clock_var:clock_var|counter[4]                                                                                         ; clock_var:clock_var|counter[4]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; clock_25hz:clock_25hz|counter[21]                                                                                      ; clock_25hz:clock_25hz|counter[21]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; clock_var:clock_var|counter[7]                                                                                         ; clock_var:clock_var|counter[7]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; clock_25hz:clock_25hz|counter[22]                                                                                      ; clock_25hz:clock_25hz|counter[22]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.835      ;
; 0.597 ; clock_var:clock_var|clk_100hz                                                                                          ; clock_var:clock_var|clk_100hz           ; clock_var:clock_var|clk_100hz  ; clk_50m     ; 0.000        ; 2.803      ; 3.814      ;
; 0.598 ; clock_var:clock_var|counter[12]                                                                                        ; clock_var:clock_var|counter[12]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.841      ;
; 0.599 ; clock_25hz:clock_25hz|counter[12]                                                                                      ; clock_25hz:clock_25hz|counter[12]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; clock_25hz:clock_25hz|counter[3]                                                                                       ; clock_25hz:clock_25hz|counter[3]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; clock_var:clock_var|counter[24]                                                                                        ; clock_var:clock_var|counter[24]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; clock_25hz:clock_25hz|counter[16]                                                                                      ; clock_25hz:clock_25hz|counter[16]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; clock_25hz:clock_25hz|counter[8]                                                                                       ; clock_25hz:clock_25hz|counter[8]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; clock_25hz:clock_25hz|counter[2]                                                                                       ; clock_25hz:clock_25hz|counter[2]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; baudrate:uart_baud|tx_acc[3]                                                                                           ; baudrate:uart_baud|tx_acc[3]            ; clk_50m                        ; clk_50m     ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; clock_var:clock_var|counter[19]                                                                                        ; clock_var:clock_var|counter[19]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; clock_var:clock_var|counter[14]                                                                                        ; clock_var:clock_var|counter[14]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; clock_25hz:clock_25hz|counter[24]                                                                                      ; clock_25hz:clock_25hz|counter[24]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; clock_25hz:clock_25hz|counter[13]                                                                                      ; clock_25hz:clock_25hz|counter[13]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; clock_25hz:clock_25hz|counter[11]                                                                                      ; clock_25hz:clock_25hz|counter[11]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[2]            ; clk_50m                        ; clk_50m     ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; clock_var:clock_var|counter[6]                                                                                         ; clock_var:clock_var|counter[6]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; clock_25hz:clock_25hz|counter[9]                                                                                       ; clock_25hz:clock_25hz|counter[9]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; clock_25hz:clock_25hz|counter[5]                                                                                       ; clock_25hz:clock_25hz|counter[5]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; clock_var:clock_var|counter[20]                                                                                        ; clock_var:clock_var|counter[20]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; clock_25hz:clock_25hz|counter[14]                                                                                      ; clock_25hz:clock_25hz|counter[14]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; clock_var:clock_var|counter[22]                                                                                        ; clock_var:clock_var|counter[22]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; clock_25hz:clock_25hz|counter[23]                                                                                      ; clock_25hz:clock_25hz|counter[23]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; clock_25hz:clock_25hz|counter[6]                                                                                       ; clock_25hz:clock_25hz|counter[6]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; clock_25hz:clock_25hz|counter[4]                                                                                       ; clock_25hz:clock_25hz|counter[4]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.847      ;
; 0.606 ; clock_var:clock_var|counter[23]                                                                                        ; clock_var:clock_var|counter[23]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.849      ;
; 0.606 ; clock_var:clock_var|counter[21]                                                                                        ; clock_var:clock_var|counter[21]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.849      ;
; 0.607 ; baudrate:uart_baud|tx_acc[6]                                                                                           ; baudrate:uart_baud|tx_acc[6]            ; clk_50m                        ; clk_50m     ; 0.000        ; 0.070      ; 0.848      ;
; 0.609 ; clock_25hz:clock_25hz|counter[1]                                                                                       ; clock_25hz:clock_25hz|counter[1]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.852      ;
; 0.624 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE ; clk_50m                        ; clk_50m     ; 0.000        ; 0.071      ; 0.866      ;
; 0.625 ; clock_25hz:clock_25hz|counter[0]                                                                                       ; clock_25hz:clock_25hz|counter[0]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 0.868      ;
; 0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[1] ; transmitter:uart_Tx|data[1]             ; clock_var:clock_var|clk_100hz  ; clk_50m     ; 0.000        ; 0.089      ; 0.972      ;
; 0.690 ; clock_25hz:clock_25hz|clk_25hz                                                                                         ; clock_25hz:clock_25hz|clk_25hz          ; clock_25hz:clock_25hz|clk_25hz ; clk_50m     ; 0.000        ; 2.801      ; 3.905      ;
; 0.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[2] ; transmitter:uart_Tx|data[2]             ; clock_var:clock_var|clk_100hz  ; clk_50m     ; 0.000        ; 0.089      ; 1.005      ;
; 0.871 ; clock_var:clock_var|counter[10]                                                                                        ; clock_var:clock_var|counter[11]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.114      ;
; 0.872 ; clock_var:clock_var|counter[2]                                                                                         ; clock_var:clock_var|counter[3]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.115      ;
; 0.876 ; clock_var:clock_var|counter[3]                                                                                         ; clock_var:clock_var|counter[4]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.119      ;
; 0.877 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|state.TX_STATE_DATA ; clk_50m                        ; clk_50m     ; 0.000        ; 0.071      ; 1.119      ;
; 0.877 ; clock_var:clock_var|counter[8]                                                                                         ; clock_var:clock_var|counter[9]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.120      ;
; 0.877 ; clock_25hz:clock_25hz|counter[21]                                                                                      ; clock_25hz:clock_25hz|counter[22]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.120      ;
; 0.877 ; clock_var:clock_var|counter[11]                                                                                        ; clock_var:clock_var|counter[12]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.120      ;
; 0.878 ; clock_var:clock_var|counter[9]                                                                                         ; clock_var:clock_var|counter[10]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.121      ;
; 0.880 ; clock_25hz:clock_25hz|counter[22]                                                                                      ; clock_25hz:clock_25hz|counter[23]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.123      ;
; 0.885 ; clock_25hz:clock_25hz|counter[3]                                                                                       ; clock_25hz:clock_25hz|counter[4]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.128      ;
; 0.886 ; clock_var:clock_var|counter[24]                                                                                        ; clock_var:clock_var|counter[25]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.129      ;
; 0.887 ; clock_var:clock_var|counter[18]                                                                                        ; clock_var:clock_var|counter[19]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.130      ;
; 0.888 ; clock_25hz:clock_25hz|counter[11]                                                                                      ; clock_25hz:clock_25hz|counter[12]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; clock_25hz:clock_25hz|counter[13]                                                                                      ; clock_25hz:clock_25hz|counter[14]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; clock_25hz:clock_25hz|counter[2]                                                                                       ; clock_25hz:clock_25hz|counter[3]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; clock_25hz:clock_25hz|counter[12]                                                                                      ; clock_25hz:clock_25hz|counter[13]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.071      ; 1.130      ;
; 0.888 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[6]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; clock_25hz:clock_25hz|counter[8]                                                                                       ; clock_25hz:clock_25hz|counter[9]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; clock_25hz:clock_25hz|counter[24]                                                                                      ; clock_25hz:clock_25hz|counter[25]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clock_var:clock_var|counter[6]                                                                                         ; clock_var:clock_var|counter[7]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clock_25hz:clock_25hz|counter[5]                                                                                       ; clock_25hz:clock_25hz|counter[6]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clock_var:clock_var|counter[19]                                                                                        ; clock_var:clock_var|counter[20]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clock_var:clock_var|counter[9]                                                                                         ; clock_var:clock_var|counter[11]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; clock_25hz:clock_25hz|counter[7]                                                                                       ; clock_25hz:clock_25hz|counter[8]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; clock_var:clock_var|counter[20]                                                                                        ; clock_var:clock_var|counter[21]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[3]            ; clk_50m                        ; clk_50m     ; 0.000        ; 0.070      ; 1.131      ;
; 0.890 ; clock_var:clock_var|counter[7]                                                                                         ; clock_var:clock_var|counter[9]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; clock_25hz:clock_25hz|counter[23]                                                                                      ; clock_25hz:clock_25hz|counter[24]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; clock_var:clock_var|counter[22]                                                                                        ; clock_var:clock_var|counter[23]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; clock_25hz:clock_25hz|counter[22]                                                                                      ; clock_25hz:clock_25hz|counter[24]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[6] ; transmitter:uart_Tx|data[6]             ; clock_var:clock_var|clk_100hz  ; clk_50m     ; 0.000        ; 0.089      ; 1.181      ;
; 0.892 ; clock_25hz:clock_25hz|counter[4]                                                                                       ; clock_25hz:clock_25hz|counter[5]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.135      ;
; 0.894 ; clock_25hz:clock_25hz|counter[20]                                                                                      ; clock_25hz:clock_25hz|counter[21]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.137      ;
; 0.894 ; clock_var:clock_var|counter[23]                                                                                        ; clock_var:clock_var|counter[24]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.137      ;
; 0.894 ; clock_var:clock_var|counter[21]                                                                                        ; clock_var:clock_var|counter[22]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.137      ;
; 0.894 ; clock_25hz:clock_25hz|counter[0]                                                                                       ; clock_25hz:clock_25hz|counter[1]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.137      ;
; 0.895 ; clock_25hz:clock_25hz|counter[10]                                                                                      ; clock_25hz:clock_25hz|counter[11]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.138      ;
; 0.896 ; clock_25hz:clock_25hz|counter[1]                                                                                       ; clock_25hz:clock_25hz|counter[2]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.139      ;
; 0.899 ; clock_25hz:clock_25hz|counter[2]                                                                                       ; clock_25hz:clock_25hz|counter[4]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.142      ;
; 0.899 ; clock_25hz:clock_25hz|counter[12]                                                                                      ; clock_25hz:clock_25hz|counter[14]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.071      ; 1.141      ;
; 0.899 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[7]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.142      ;
; 0.900 ; baudrate:uart_baud|tx_acc[1]                                                                                           ; baudrate:uart_baud|tx_acc[2]            ; clk_50m                        ; clk_50m     ; 0.000        ; 0.070      ; 1.141      ;
; 0.900 ; clock_var:clock_var|counter[19]                                                                                        ; clock_var:clock_var|counter[21]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.143      ;
; 0.901 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[7] ; transmitter:uart_Tx|data[7]             ; clock_var:clock_var|clk_100hz  ; clk_50m     ; 0.000        ; 0.089      ; 1.191      ;
; 0.902 ; clock_25hz:clock_25hz|counter[14]                                                                                      ; clock_25hz:clock_25hz|counter[16]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.145      ;
; 0.903 ; clock_25hz:clock_25hz|counter[4]                                                                                       ; clock_25hz:clock_25hz|counter[6]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.146      ;
; 0.903 ; clock_25hz:clock_25hz|counter[6]                                                                                       ; clock_25hz:clock_25hz|counter[8]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.072      ; 1.146      ;
; 0.904 ; baudrate:uart_baud|tx_acc[0]                                                                                           ; baudrate:uart_baud|tx_acc[2]            ; clk_50m                        ; clk_50m     ; 0.000        ; 0.070      ; 1.145      ;
+-------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_var:clock_var|clk_100hz'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.597      ;
; 0.383 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.624      ;
; 0.398 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.071      ; 0.640      ;
; 0.416 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.657      ;
; 0.494 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.735      ;
; 0.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.752      ;
; 0.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.069      ; 0.790      ;
; 0.571 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.071      ; 0.813      ;
; 0.572 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.071      ; 0.814      ;
; 0.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.826      ;
; 0.600 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.841      ;
; 0.604 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.845      ;
; 0.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.846      ;
; 0.626 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.867      ;
; 0.630 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.871      ;
; 0.639 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.880      ;
; 0.641 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.882      ;
; 0.643 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.884      ;
; 0.651 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.892      ;
; 0.656 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.317      ; 1.174      ;
; 0.662 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.316      ; 1.179      ;
; 0.665 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.317      ; 1.183      ;
; 0.668 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.316      ; 1.185      ;
; 0.668 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.316      ; 1.185      ;
; 0.670 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.911      ;
; 0.678 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.316      ; 1.195      ;
; 0.696 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.317      ; 1.214      ;
; 0.696 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.316      ; 1.213      ;
; 0.713 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.071      ; 0.955      ;
; 0.741 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[7]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.068      ; 0.980      ;
; 0.741 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.069      ; 0.981      ;
; 0.745 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 0.986      ;
; 0.748 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.071      ; 0.990      ;
; 0.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.071      ; 0.991      ;
; 0.750 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[4]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.068      ; 0.989      ;
; 0.750 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.071      ; 0.992      ;
; 0.755 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.068      ; 0.994      ;
; 0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.069      ; 1.006      ;
; 0.775 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.069      ; 1.015      ;
; 0.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.068      ; 1.020      ;
; 0.784 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.071      ; 1.026      ;
; 0.785 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.071      ; 1.027      ;
; 0.809 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 1.050      ;
; 0.828 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.316      ; 1.345      ;
; 0.833 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 1.074      ;
; 0.835 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 1.076      ;
; 0.843 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.069      ; 1.083      ;
; 0.849 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 1.090      ;
; 0.850 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 1.091      ;
; 0.853 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 1.094      ;
; 0.887 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 1.128      ;
; 0.906 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 1.147      ;
; 0.929 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[6]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.068      ; 1.168      ;
; 0.939 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 1.180      ;
; 0.945 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 1.186      ;
; 0.953 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.069      ; 1.193      ;
; 0.962 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.318      ; 1.481      ;
; 0.967 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 1.208      ;
; 0.967 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 1.208      ;
; 0.968 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 1.209      ;
; 0.971 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 1.212      ;
; 0.990 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.068      ; 1.229      ;
; 1.051 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.069      ; 1.291      ;
; 1.078 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.069      ; 1.318      ;
; 1.117 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.071      ; 1.359      ;
; 1.132 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.071      ; 1.374      ;
; 1.133 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.071      ; 1.375      ;
; 1.136 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.071      ; 1.378      ;
; 1.154 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.069      ; 1.394      ;
; 1.224 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[7]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 1.465      ;
; 1.224 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[6]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 1.465      ;
; 1.224 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 1.465      ;
; 1.224 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 1.465      ;
; 1.224 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[4]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 1.465      ;
; 1.224 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 1.465      ;
; 1.224 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 1.465      ;
; 1.224 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 1.465      ;
; 1.224 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.070      ; 1.465      ;
; 1.256 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.316      ; 1.773      ;
; 1.256 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.313      ; 1.737      ;
; 1.256 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.313      ; 1.737      ;
; 1.256 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.313      ; 1.737      ;
; 1.256 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.313      ; 1.737      ;
; 1.256 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.313      ; 1.737      ;
; 1.256 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.313      ; 1.737      ;
; 1.256 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.313      ; 1.737      ;
; 1.256 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.313      ; 1.737      ;
; 1.415 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.071      ; 1.657      ;
; 1.417 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.071      ; 1.659      ;
; 1.493 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.317      ; 2.011      ;
; 1.539 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.316      ; 2.056      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50m'                                                                        ;
+--------+--------------+----------------+-----------------+---------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+---------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk_50m ; Rise       ; clk_50m                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|clk_25hz           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[10]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[11]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[12]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[13]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[14]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[15]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[16]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[17]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[18]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[19]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[20]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[21]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[22]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[23]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[24]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[25]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[7]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[8]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[9]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|clk_100hz            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[10]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[11]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[12]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[13]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[14]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[15]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[16]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[17]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[18]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[19]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[20]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[21]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[22]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[23]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[24]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[25]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[9]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[0]         ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[10]        ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[11]        ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[12]        ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[1]         ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[2]         ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[3]         ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[4]         ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[5]         ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[6]         ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[7]         ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[8]         ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[9]         ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
+--------+--------------+----------------+-----------------+---------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_25hz:clock_25hz|clk_25hz'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[0]                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[10]                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[11]                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[12]                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[13]                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[14]                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[15]                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[1]                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[2]                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[3]                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[4]                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[5]                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[6]                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[7]                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[8]                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[9]                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|data_out[0]                                                                                                            ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[0]                                                                                                               ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[10]                                                                                                              ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[11]                                                                                                              ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[12]                                                                                                              ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[13]                                                                                                              ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[14]                                                                                                              ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[15]                                                                                                              ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[1]                                                                                                               ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[2]                                                                                                               ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[3]                                                                                                               ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[4]                                                                                                               ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[5]                                                                                                               ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[6]                                                                                                               ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[7]                                                                                                               ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[8]                                                                                                               ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[9]                                                                                                               ;
; 0.203  ; 0.421        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|data_out[0]                                                                                                            ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; 0.220  ; 0.438        ; 0.218          ; High Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_var:clock_var|clk_100hz'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ;
; 0.191  ; 0.424        ; 0.233          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                             ;
; 0.191  ; 0.424        ; 0.233          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                             ;
; 0.191  ; 0.424        ; 0.233          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                             ;
; 0.191  ; 0.424        ; 0.233          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                             ;
; 0.191  ; 0.424        ; 0.233          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                             ;
; 0.191  ; 0.424        ; 0.233          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                             ;
; 0.191  ; 0.424        ; 0.233          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                             ;
; 0.191  ; 0.424        ; 0.233          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                             ;
; 0.191  ; 0.424        ; 0.233          ; Low Pulse Width  ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[4]                                                  ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[6]                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; Wr_en     ; clk_50m                        ; 3.933 ; 4.158 ; Rise       ; clk_50m                        ;
; Reset     ; clock_25hz:clock_25hz|clk_25hz ; 2.037 ; 2.323 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Wrreq     ; clock_25hz:clock_25hz|clk_25hz ; 4.001 ; 4.221 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Rdreq     ; clock_var:clock_var|clk_100hz  ; 4.224 ; 4.466 ; Rise       ; clock_var:clock_var|clk_100hz  ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; Wr_en     ; clk_50m                        ; -2.606 ; -2.863 ; Rise       ; clk_50m                        ;
; Reset     ; clock_25hz:clock_25hz|clk_25hz ; -1.398 ; -1.685 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Wrreq     ; clock_25hz:clock_25hz|clk_25hz ; -2.878 ; -3.016 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Rdreq     ; clock_var:clock_var|clk_100hz  ; -2.719 ; -3.040 ; Rise       ; clock_var:clock_var|clk_100hz  ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port      ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+
; Tx             ; clk_50m                        ; 9.327  ; 9.298  ; Rise       ; clk_50m                        ;
; Tx2            ; clk_50m                        ; 8.145  ; 8.180  ; Rise       ; clk_50m                        ;
; Tx_busy        ; clk_50m                        ; 7.275  ; 7.163  ; Rise       ; clk_50m                        ;
; Clk_out_25hz   ; clock_25hz:clock_25hz|clk_25hz ; 3.953  ;        ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Count_out[*]   ; clock_25hz:clock_25hz|clk_25hz ; 10.131 ; 10.026 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[0]  ; clock_25hz:clock_25hz|clk_25hz ; 8.422  ; 8.279  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[1]  ; clock_25hz:clock_25hz|clk_25hz ; 8.348  ; 8.236  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[2]  ; clock_25hz:clock_25hz|clk_25hz ; 8.082  ; 7.945  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[3]  ; clock_25hz:clock_25hz|clk_25hz ; 7.725  ; 7.702  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[4]  ; clock_25hz:clock_25hz|clk_25hz ; 7.606  ; 7.543  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[8]  ; clock_25hz:clock_25hz|clk_25hz ; 8.100  ; 7.995  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[9]  ; clock_25hz:clock_25hz|clk_25hz ; 8.787  ; 8.632  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[10] ; clock_25hz:clock_25hz|clk_25hz ; 8.321  ; 8.243  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[11] ; clock_25hz:clock_25hz|clk_25hz ; 7.784  ; 7.763  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[12] ; clock_25hz:clock_25hz|clk_25hz ; 8.563  ; 8.575  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[16] ; clock_25hz:clock_25hz|clk_25hz ; 8.626  ; 8.547  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[17] ; clock_25hz:clock_25hz|clk_25hz ; 8.772  ; 8.623  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[18] ; clock_25hz:clock_25hz|clk_25hz ; 8.624  ; 8.548  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[19] ; clock_25hz:clock_25hz|clk_25hz ; 8.275  ; 8.181  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[20] ; clock_25hz:clock_25hz|clk_25hz ; 9.368  ; 9.239  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[24] ; clock_25hz:clock_25hz|clk_25hz ; 10.131 ; 10.026 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[25] ; clock_25hz:clock_25hz|clk_25hz ; 8.458  ; 8.455  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Fifo_full      ; clock_25hz:clock_25hz|clk_25hz ; 10.382 ; 10.568 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Clk_out_25hz   ; clock_25hz:clock_25hz|clk_25hz ;        ; 3.832  ; Fall       ; clock_25hz:clock_25hz|clk_25hz ;
; Clk_out_100hz  ; clock_var:clock_var|clk_100hz  ; 6.156  ;        ; Rise       ; clock_var:clock_var|clk_100hz  ;
; Data_out[*]    ; clock_var:clock_var|clk_100hz  ; 8.587  ; 8.516  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[0]   ; clock_var:clock_var|clk_100hz  ; 8.587  ; 8.516  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[1]   ; clock_var:clock_var|clk_100hz  ; 8.331  ; 8.144  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[2]   ; clock_var:clock_var|clk_100hz  ; 8.419  ; 8.254  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[3]   ; clock_var:clock_var|clk_100hz  ; 8.354  ; 8.167  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[4]   ; clock_var:clock_var|clk_100hz  ; 7.897  ; 7.758  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[5]   ; clock_var:clock_var|clk_100hz  ; 8.350  ; 8.167  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[6]   ; clock_var:clock_var|clk_100hz  ; 7.615  ; 7.524  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[7]   ; clock_var:clock_var|clk_100hz  ; 8.344  ; 8.158  ; Rise       ; clock_var:clock_var|clk_100hz  ;
; Fifo_empty     ; clock_var:clock_var|clk_100hz  ; 9.984  ; 10.142 ; Rise       ; clock_var:clock_var|clk_100hz  ;
; Clk_out_100hz  ; clock_var:clock_var|clk_100hz  ;        ; 6.038  ; Fall       ; clock_var:clock_var|clk_100hz  ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+----------------+--------------------------------+-------+-------+------------+--------------------------------+
; Data Port      ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+----------------+--------------------------------+-------+-------+------------+--------------------------------+
; Tx             ; clk_50m                        ; 9.027 ; 8.997 ; Rise       ; clk_50m                        ;
; Tx2            ; clk_50m                        ; 7.844 ; 7.878 ; Rise       ; clk_50m                        ;
; Tx_busy        ; clk_50m                        ; 7.009 ; 6.901 ; Rise       ; clk_50m                        ;
; Clk_out_25hz   ; clock_25hz:clock_25hz|clk_25hz ; 3.801 ;       ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Count_out[*]   ; clock_25hz:clock_25hz|clk_25hz ; 7.298 ; 7.236 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[0]  ; clock_25hz:clock_25hz|clk_25hz ; 8.083 ; 7.945 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[1]  ; clock_25hz:clock_25hz|clk_25hz ; 8.009 ; 7.901 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[2]  ; clock_25hz:clock_25hz|clk_25hz ; 7.754 ; 7.622 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[3]  ; clock_25hz:clock_25hz|clk_25hz ; 7.412 ; 7.389 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[4]  ; clock_25hz:clock_25hz|clk_25hz ; 7.298 ; 7.236 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[8]  ; clock_25hz:clock_25hz|clk_25hz ; 7.772 ; 7.670 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[9]  ; clock_25hz:clock_25hz|clk_25hz ; 8.433 ; 8.283 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[10] ; clock_25hz:clock_25hz|clk_25hz ; 7.984 ; 7.909 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[11] ; clock_25hz:clock_25hz|clk_25hz ; 7.468 ; 7.447 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[12] ; clock_25hz:clock_25hz|clk_25hz ; 8.264 ; 8.277 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[16] ; clock_25hz:clock_25hz|clk_25hz ; 8.277 ; 8.200 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[17] ; clock_25hz:clock_25hz|clk_25hz ; 8.417 ; 8.273 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[18] ; clock_25hz:clock_25hz|clk_25hz ; 8.276 ; 8.202 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[19] ; clock_25hz:clock_25hz|clk_25hz ; 7.940 ; 7.848 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[20] ; clock_25hz:clock_25hz|clk_25hz ; 8.990 ; 8.865 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[24] ; clock_25hz:clock_25hz|clk_25hz ; 9.769 ; 9.669 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[25] ; clock_25hz:clock_25hz|clk_25hz ; 8.115 ; 8.111 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Fifo_full      ; clock_25hz:clock_25hz|clk_25hz ; 8.740 ; 8.860 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Clk_out_25hz   ; clock_25hz:clock_25hz|clk_25hz ;       ; 3.684 ; Fall       ; clock_25hz:clock_25hz|clk_25hz ;
; Clk_out_100hz  ; clock_var:clock_var|clk_100hz  ; 5.917 ;       ; Rise       ; clock_var:clock_var|clk_100hz  ;
; Data_out[*]    ; clock_var:clock_var|clk_100hz  ; 7.325 ; 7.238 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[0]   ; clock_var:clock_var|clk_100hz  ; 8.258 ; 8.189 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[1]   ; clock_var:clock_var|clk_100hz  ; 8.013 ; 7.833 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[2]   ; clock_var:clock_var|clk_100hz  ; 8.097 ; 7.938 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[3]   ; clock_var:clock_var|clk_100hz  ; 8.036 ; 7.856 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[4]   ; clock_var:clock_var|clk_100hz  ; 7.599 ; 7.464 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[5]   ; clock_var:clock_var|clk_100hz  ; 8.032 ; 7.856 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[6]   ; clock_var:clock_var|clk_100hz  ; 7.325 ; 7.238 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[7]   ; clock_var:clock_var|clk_100hz  ; 8.026 ; 7.846 ; Rise       ; clock_var:clock_var|clk_100hz  ;
; Fifo_empty     ; clock_var:clock_var|clk_100hz  ; 7.932 ; 8.033 ; Rise       ; clock_var:clock_var|clk_100hz  ;
; Clk_out_100hz  ; clock_var:clock_var|clk_100hz  ;       ; 5.803 ; Fall       ; clock_var:clock_var|clk_100hz  ;
+----------------+--------------------------------+-------+-------+------------+--------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.313         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;                ;              ;                  ; 0.071        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;                ;              ;                  ; -2.384       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.244         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;                ;              ;                  ; 0.094        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;                ;              ;                  ; -2.338       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.235         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;                ;              ;                  ; 0.063        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;                ;              ;                  ; -2.298       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.184         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;                ;              ;                  ; 0.063        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -2.247       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.137         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.104       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;                ;              ;                  ; -2.033       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.125         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;                ;              ;                  ; 0.067        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;                ;              ;                  ; -2.192       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.111         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.079       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;                ;              ;                  ; -2.032       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.053         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;                ;              ;                  ; -0.111       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;                ;              ;                  ; -1.942       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.050         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.109       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -1.941       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.987         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;                ;              ;                  ; -0.102       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;                ;              ;                  ; -1.885       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.930         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;                ;              ;                  ; 0.068        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -1.998       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.908         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.115       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -1.793       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.844         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;                ;              ;                  ; -0.077       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;                ;              ;                  ; -1.767       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.761         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.086       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -1.675       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.729         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;                ;              ;                  ; 0.219        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;                ;              ;                  ; -1.948       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.693         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;                ;              ;                  ; -0.149       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -1.544       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.670         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.217        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;                ;              ;                  ; -1.887       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.359         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;                ;              ;                  ; 0.219        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;                ;              ;                  ; -1.578       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+---------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                      ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; clk_50m                        ; -1.203 ; -27.817       ;
; clock_25hz:clock_25hz|clk_25hz ; -0.803 ; -17.069       ;
; clock_var:clock_var|clk_100hz  ; -0.774 ; -21.597       ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                      ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; clock_25hz:clock_25hz|clk_25hz ; 0.105 ; 0.000         ;
; clk_50m                        ; 0.107 ; 0.000         ;
; clock_var:clock_var|clk_100hz  ; 0.183 ; 0.000         ;
+--------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary        ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; clk_50m                        ; -3.000 ; -84.953       ;
; clock_25hz:clock_25hz|clk_25hz ; -1.000 ; -69.000       ;
; clock_var:clock_var|clk_100hz  ; -1.000 ; -51.000       ;
+--------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50m'                                                                                                                ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -1.203 ; clock_25hz:clock_25hz|counter[3]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 2.147      ;
; -1.185 ; clock_25hz:clock_25hz|counter[6]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 2.129      ;
; -1.124 ; clock_25hz:clock_25hz|counter[5]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 2.068      ;
; -1.122 ; clock_25hz:clock_25hz|counter[23] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 2.066      ;
; -1.101 ; clock_25hz:clock_25hz|counter[20] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 2.045      ;
; -1.051 ; clock_25hz:clock_25hz|counter[4]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.995      ;
; -1.048 ; clock_25hz:clock_25hz|counter[22] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.992      ;
; -1.015 ; clock_25hz:clock_25hz|counter[1]  ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.960      ;
; -1.002 ; clock_var:clock_var|counter[3]    ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.946      ;
; -1.000 ; clock_25hz:clock_25hz|counter[1]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.944      ;
; -0.974 ; clock_var:clock_var|counter[7]    ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.918      ;
; -0.971 ; clock_25hz:clock_25hz|counter[18] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.915      ;
; -0.969 ; clock_var:clock_var|counter[11]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.913      ;
; -0.966 ; clock_var:clock_var|counter[10]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.910      ;
; -0.964 ; clock_25hz:clock_25hz|counter[7]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.908      ;
; -0.958 ; clock_var:clock_var|counter[6]    ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.902      ;
; -0.957 ; clock_var:clock_var|counter[17]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.902      ;
; -0.953 ; clock_var:clock_var|counter[4]    ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.897      ;
; -0.943 ; clock_25hz:clock_25hz|counter[2]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.887      ;
; -0.943 ; clock_25hz:clock_25hz|counter[0]  ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.888      ;
; -0.938 ; clock_var:clock_var|counter[8]    ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.882      ;
; -0.928 ; clock_25hz:clock_25hz|counter[0]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.872      ;
; -0.922 ; clock_25hz:clock_25hz|counter[19] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.867      ;
; -0.922 ; clock_25hz:clock_25hz|counter[17] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.867      ;
; -0.916 ; clock_25hz:clock_25hz|counter[12] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.860      ;
; -0.913 ; clock_25hz:clock_25hz|counter[21] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.857      ;
; -0.909 ; clock_25hz:clock_25hz|counter[9]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.853      ;
; -0.904 ; clock_var:clock_var|counter[16]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.849      ;
; -0.895 ; clock_var:clock_var|counter[18]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.840      ;
; -0.888 ; clock_25hz:clock_25hz|counter[25] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.832      ;
; -0.881 ; clock_25hz:clock_25hz|counter[16] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.825      ;
; -0.881 ; clock_var:clock_var|counter[12]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.825      ;
; -0.880 ; clock_var:clock_var|counter[2]    ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.824      ;
; -0.874 ; clock_25hz:clock_25hz|counter[10] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.818      ;
; -0.833 ; clock_var:clock_var|counter[9]    ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.777      ;
; -0.826 ; clock_var:clock_var|counter[5]    ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.770      ;
; -0.819 ; clock_25hz:clock_25hz|counter[8]  ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.763      ;
; -0.811 ; clock_var:clock_var|counter[22]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.756      ;
; -0.804 ; clock_25hz:clock_25hz|counter[3]  ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.749      ;
; -0.800 ; clock_var:clock_var|counter[23]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.745      ;
; -0.798 ; clock_var:clock_var|counter[19]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.743      ;
; -0.786 ; clock_25hz:clock_25hz|counter[6]  ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.731      ;
; -0.763 ; clock_var:clock_var|counter[15]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.708      ;
; -0.762 ; clock_25hz:clock_25hz|counter[24] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.706      ;
; -0.757 ; clock_25hz:clock_25hz|counter[14] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.701      ;
; -0.756 ; clock_25hz:clock_25hz|counter[3]  ; clock_25hz:clock_25hz|counter[7]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.701      ;
; -0.755 ; clock_25hz:clock_25hz|counter[1]  ; clock_var:clock_var|counter[17]   ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.700      ;
; -0.754 ; clock_25hz:clock_25hz|counter[3]  ; clock_25hz:clock_25hz|counter[10] ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.699      ;
; -0.754 ; clock_25hz:clock_25hz|counter[1]  ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.699      ;
; -0.751 ; clock_25hz:clock_25hz|counter[11] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.695      ;
; -0.751 ; clock_var:clock_var|counter[25]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.696      ;
; -0.741 ; clock_25hz:clock_25hz|counter[0]  ; clock_var:clock_var|counter[17]   ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.686      ;
; -0.738 ; clock_25hz:clock_25hz|counter[6]  ; clock_25hz:clock_25hz|counter[7]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.683      ;
; -0.736 ; clock_25hz:clock_25hz|counter[6]  ; clock_25hz:clock_25hz|counter[10] ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.681      ;
; -0.733 ; clock_var:clock_var|counter[24]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.678      ;
; -0.726 ; clock_25hz:clock_25hz|counter[13] ; clock_25hz:clock_25hz|clk_25hz    ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.670      ;
; -0.725 ; clock_25hz:clock_25hz|counter[5]  ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.670      ;
; -0.723 ; clock_var:clock_var|counter[20]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.668      ;
; -0.723 ; clock_25hz:clock_25hz|counter[23] ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.668      ;
; -0.706 ; clock_25hz:clock_25hz|counter[1]  ; clock_25hz:clock_25hz|counter[19] ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.650      ;
; -0.704 ; clock_25hz:clock_25hz|counter[0]  ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.649      ;
; -0.702 ; clock_25hz:clock_25hz|counter[20] ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.647      ;
; -0.700 ; clock_var:clock_var|counter[2]    ; clock_var:clock_var|counter[17]   ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.644      ;
; -0.695 ; clock_25hz:clock_25hz|counter[3]  ; clock_25hz:clock_25hz|counter[17] ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.639      ;
; -0.693 ; clock_25hz:clock_25hz|counter[3]  ; clock_25hz:clock_25hz|counter[18] ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.638      ;
; -0.693 ; clock_25hz:clock_25hz|counter[3]  ; clock_25hz:clock_25hz|counter[19] ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.637      ;
; -0.689 ; clock_25hz:clock_25hz|counter[0]  ; clock_25hz:clock_25hz|counter[19] ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.633      ;
; -0.684 ; clock_25hz:clock_25hz|counter[1]  ; clock_var:clock_var|counter[25]   ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.629      ;
; -0.682 ; clock_var:clock_var|counter[14]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.627      ;
; -0.678 ; clock_25hz:clock_25hz|counter[1]  ; clock_var:clock_var|counter[8]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.041     ; 1.624      ;
; -0.677 ; clock_25hz:clock_25hz|counter[1]  ; clock_var:clock_var|counter[5]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.041     ; 1.623      ;
; -0.677 ; clock_25hz:clock_25hz|counter[5]  ; clock_25hz:clock_25hz|counter[7]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.622      ;
; -0.677 ; clock_25hz:clock_25hz|counter[6]  ; clock_25hz:clock_25hz|counter[17] ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.621      ;
; -0.675 ; clock_25hz:clock_25hz|counter[23] ; clock_25hz:clock_25hz|counter[7]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.620      ;
; -0.675 ; clock_25hz:clock_25hz|counter[5]  ; clock_25hz:clock_25hz|counter[10] ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.620      ;
; -0.675 ; clock_25hz:clock_25hz|counter[6]  ; clock_25hz:clock_25hz|counter[18] ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.620      ;
; -0.675 ; clock_25hz:clock_25hz|counter[6]  ; clock_25hz:clock_25hz|counter[19] ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.619      ;
; -0.673 ; clock_25hz:clock_25hz|counter[23] ; clock_25hz:clock_25hz|counter[10] ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.618      ;
; -0.671 ; clock_var:clock_var|counter[13]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.616      ;
; -0.670 ; clock_25hz:clock_25hz|counter[0]  ; clock_var:clock_var|counter[25]   ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.615      ;
; -0.665 ; clock_var:clock_var|counter[3]    ; clock_var:clock_var|counter[8]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.610      ;
; -0.664 ; clock_var:clock_var|counter[3]    ; clock_var:clock_var|counter[5]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.609      ;
; -0.654 ; clock_25hz:clock_25hz|counter[20] ; clock_25hz:clock_25hz|counter[7]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.599      ;
; -0.652 ; clock_var:clock_var|counter[21]   ; clock_var:clock_var|clk_100hz     ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.597      ;
; -0.652 ; clock_25hz:clock_25hz|counter[4]  ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.597      ;
; -0.652 ; clock_25hz:clock_25hz|counter[20] ; clock_25hz:clock_25hz|counter[10] ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.597      ;
; -0.649 ; clock_25hz:clock_25hz|counter[1]  ; clock_25hz:clock_25hz|counter[25] ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.594      ;
; -0.649 ; clock_25hz:clock_25hz|counter[22] ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.594      ;
; -0.646 ; clock_25hz:clock_25hz|counter[1]  ; clock_var:clock_var|counter[24]   ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.591      ;
; -0.645 ; clock_25hz:clock_25hz|counter[1]  ; clock_25hz:clock_25hz|counter[24] ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.590      ;
; -0.637 ; clock_var:clock_var|counter[4]    ; clock_var:clock_var|counter[17]   ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.581      ;
; -0.637 ; clock_var:clock_var|counter[7]    ; clock_var:clock_var|counter[8]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.582      ;
; -0.636 ; clock_var:clock_var|counter[7]    ; clock_var:clock_var|counter[5]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.581      ;
; -0.633 ; clock_25hz:clock_25hz|counter[1]  ; clock_25hz:clock_25hz|counter[15] ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.577      ;
; -0.632 ; clock_var:clock_var|counter[11]   ; clock_var:clock_var|counter[8]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.577      ;
; -0.632 ; clock_25hz:clock_25hz|counter[0]  ; clock_25hz:clock_25hz|counter[25] ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.577      ;
; -0.632 ; clock_25hz:clock_25hz|counter[0]  ; clock_var:clock_var|counter[24]   ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.577      ;
; -0.631 ; clock_var:clock_var|counter[11]   ; clock_var:clock_var|counter[5]    ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.576      ;
; -0.630 ; clock_25hz:clock_25hz|counter[2]  ; clock_25hz:clock_25hz|counter[20] ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.575      ;
; -0.629 ; clock_var:clock_var|counter[2]    ; clock_var:clock_var|counter[25]   ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.573      ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_25hz:clock_25hz|clk_25hz'                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.803 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.153      ; 1.965      ;
; -0.803 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.153      ; 1.965      ;
; -0.802 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.153      ; 1.964      ;
; -0.802 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.153      ; 1.964      ;
; -0.801 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.156      ; 1.966      ;
; -0.800 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.156      ; 1.965      ;
; -0.796 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.153      ; 1.958      ;
; -0.796 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.153      ; 1.958      ;
; -0.794 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.156      ; 1.959      ;
; -0.793 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.153      ; 1.955      ;
; -0.793 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.153      ; 1.955      ;
; -0.791 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.156      ; 1.956      ;
; -0.759 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.705      ;
; -0.758 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.704      ;
; -0.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.703      ;
; -0.756 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.702      ;
; -0.756 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.702      ;
; -0.755 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.701      ;
; -0.752 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.698      ;
; -0.750 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.696      ;
; -0.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.695      ;
; -0.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.695      ;
; -0.747 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.693      ;
; -0.746 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.692      ;
; -0.740 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.037     ; 1.690      ;
; -0.739 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.037     ; 1.689      ;
; -0.733 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.037     ; 1.683      ;
; -0.730 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.153      ; 1.892      ;
; -0.730 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.153      ; 1.892      ;
; -0.730 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.037     ; 1.680      ;
; -0.728 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.156      ; 1.893      ;
; -0.708 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.153      ; 1.870      ;
; -0.708 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.153      ; 1.870      ;
; -0.706 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.156      ; 1.871      ;
; -0.686 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.632      ;
; -0.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.630      ;
; -0.683 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.629      ;
; -0.667 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.037     ; 1.617      ;
; -0.664 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.153      ; 1.826      ;
; -0.664 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.153      ; 1.826      ;
; -0.664 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.610      ;
; -0.662 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.156      ; 1.827      ;
; -0.662 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.608      ;
; -0.661 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.607      ;
; -0.660 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.037     ; 1.610      ;
; -0.659 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.037     ; 1.609      ;
; -0.653 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.037     ; 1.603      ;
; -0.651 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.153      ; 1.813      ;
; -0.651 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.153      ; 1.813      ;
; -0.650 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.037     ; 1.600      ;
; -0.649 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.156      ; 1.814      ;
; -0.648 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.153      ; 1.810      ;
; -0.648 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.153      ; 1.810      ;
; -0.646 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.156      ; 1.811      ;
; -0.646 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.151      ; 1.806      ;
; -0.646 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.151      ; 1.806      ;
; -0.645 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.037     ; 1.595      ;
; -0.644 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.154      ; 1.807      ;
; -0.634 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.153      ; 1.796      ;
; -0.634 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.153      ; 1.796      ;
; -0.632 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.156      ; 1.797      ;
; -0.627 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.153      ; 1.789      ;
; -0.627 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.153      ; 1.789      ;
; -0.625 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.156      ; 1.790      ;
; -0.624 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.570      ;
; -0.624 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.570      ;
; -0.624 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.570      ;
; -0.624 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.570      ;
; -0.624 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.570      ;
; -0.624 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.153      ; 1.786      ;
; -0.624 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.153      ; 1.786      ;
; -0.623 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.569      ;
; -0.623 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.569      ;
; -0.623 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.569      ;
; -0.623 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.569      ;
; -0.623 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.569      ;
; -0.622 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; 0.156      ; 1.787      ;
; -0.620 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.566      ;
; -0.618 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.564      ;
; -0.617 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.563      ;
; -0.617 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.563      ;
; -0.617 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.563      ;
; -0.617 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.563      ;
; -0.617 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.563      ;
; -0.617 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.563      ;
; -0.614 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.560      ;
; -0.614 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.560      ;
; -0.614 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.560      ;
; -0.614 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.560      ;
; -0.614 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.560      ;
; -0.607 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.553      ;
; -0.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.551      ;
; -0.604 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.550      ;
; -0.604 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.550      ;
; -0.602 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.548      ;
; -0.602 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.043     ; 1.546      ;
; -0.601 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.041     ; 1.547      ;
; -0.601 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.037     ; 1.551      ;
; -0.600 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.043     ; 1.544      ;
; -0.599 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 1.000        ; -0.043     ; 1.543      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_var:clock_var|clk_100hz'                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.774 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.722      ;
; -0.774 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.722      ;
; -0.774 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.722      ;
; -0.774 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.722      ;
; -0.774 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.722      ;
; -0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.717      ;
; -0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.716      ;
; -0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.716      ;
; -0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.716      ;
; -0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.716      ;
; -0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.716      ;
; -0.764 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.713      ;
; -0.763 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.712      ;
; -0.762 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.711      ;
; -0.761 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.709      ;
; -0.761 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.709      ;
; -0.761 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.709      ;
; -0.761 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.709      ;
; -0.761 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.709      ;
; -0.760 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.708      ;
; -0.760 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.708      ;
; -0.760 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.708      ;
; -0.760 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.708      ;
; -0.760 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.708      ;
; -0.758 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.707      ;
; -0.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.706      ;
; -0.755 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.704      ;
; -0.754 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.703      ;
; -0.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.700      ;
; -0.750 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.699      ;
; -0.750 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.699      ;
; -0.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.698      ;
; -0.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.698      ;
; -0.743 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.692      ;
; -0.736 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.685      ;
; -0.735 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.684      ;
; -0.713 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.661      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.763      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.763      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.763      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.763      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.763      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.763      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.763      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.763      ;
; -0.707 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1          ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.656      ;
; -0.707 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0          ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.656      ;
; -0.707 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.655      ;
; -0.704 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.757      ;
; -0.704 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.757      ;
; -0.704 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.757      ;
; -0.704 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.757      ;
; -0.704 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.757      ;
; -0.704 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.757      ;
; -0.704 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.757      ;
; -0.704 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.757      ;
; -0.701 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1          ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.650      ;
; -0.701 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0          ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.650      ;
; -0.700 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.648      ;
; -0.699 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.647      ;
; -0.697 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.750      ;
; -0.697 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.750      ;
; -0.697 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.750      ;
; -0.697 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.750      ;
; -0.697 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.750      ;
; -0.697 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.750      ;
; -0.697 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.750      ;
; -0.697 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.750      ;
; -0.696 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.749      ;
; -0.696 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.749      ;
; -0.696 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.749      ;
; -0.696 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.749      ;
; -0.696 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.749      ;
; -0.696 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.749      ;
; -0.696 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.749      ;
; -0.696 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]           ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; 0.098      ; 1.749      ;
; -0.695 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.643      ;
; -0.695 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.643      ;
; -0.695 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.643      ;
; -0.695 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.643      ;
; -0.695 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.643      ;
; -0.694 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1          ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.643      ;
; -0.694 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0          ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.643      ;
; -0.693 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1          ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.642      ;
; -0.693 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0          ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.642      ;
; -0.691 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.639      ;
; -0.691 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.639      ;
; -0.691 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.639      ;
; -0.691 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.639      ;
; -0.691 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.639      ;
; -0.689 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.638      ;
; -0.688 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.636      ;
; -0.688 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.636      ;
; -0.688 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.636      ;
; -0.688 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.636      ;
; -0.688 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.039     ; 1.636      ;
; -0.685 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.634      ;
; -0.685 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.634      ;
; -0.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.633      ;
; -0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 1.000        ; -0.038     ; 1.631      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_25hz:clock_25hz|clk_25hz'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.105 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.239      ; 0.448      ;
; 0.119 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.239      ; 0.462      ;
; 0.119 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.239      ; 0.462      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.190 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.313      ;
; 0.191 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.314      ;
; 0.216 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.239      ; 0.559      ;
; 0.222 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.345      ;
; 0.258 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.037      ; 0.379      ;
; 0.268 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.392      ;
; 0.273 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[8]                                                  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.041      ; 0.398      ;
; 0.274 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.037      ; 0.395      ;
; 0.286 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.409      ;
; 0.288 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.041      ; 0.413      ;
; 0.291 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.414      ;
; 0.292 ; counter_16bit:counter_16bit|count[15]                                                                                                              ; counter_16bit:counter_16bit|count[15]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.048      ; 0.424      ;
; 0.293 ; counter_16bit:counter_16bit|count[13]                                                                                                              ; counter_16bit:counter_16bit|count[13]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; counter_16bit:counter_16bit|count[11]                                                                                                              ; counter_16bit:counter_16bit|count[11]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; counter_16bit:counter_16bit|count[5]                                                                                                               ; counter_16bit:counter_16bit|count[5]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; counter_16bit:counter_16bit|count[3]                                                                                                               ; counter_16bit:counter_16bit|count[3]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; counter_16bit:counter_16bit|count[1]                                                                                                               ; counter_16bit:counter_16bit|count[1]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.416      ;
; 0.294 ; counter_16bit:counter_16bit|count[9]                                                                                                               ; counter_16bit:counter_16bit|count[9]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; counter_16bit:counter_16bit|count[7]                                                                                                               ; counter_16bit:counter_16bit|count[7]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; counter_16bit:counter_16bit|count[6]                                                                                                               ; counter_16bit:counter_16bit|count[6]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.048      ; 0.426      ;
; 0.295 ; counter_16bit:counter_16bit|count[14]                                                                                                              ; counter_16bit:counter_16bit|count[14]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; counter_16bit:counter_16bit|count[8]                                                                                                               ; counter_16bit:counter_16bit|count[8]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; counter_16bit:counter_16bit|count[4]                                                                                                               ; counter_16bit:counter_16bit|count[4]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; counter_16bit:counter_16bit|count[2]                                                                                                               ; counter_16bit:counter_16bit|count[2]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.048      ; 0.427      ;
; 0.296 ; counter_16bit:counter_16bit|count[12]                                                                                                              ; counter_16bit:counter_16bit|count[12]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; counter_16bit:counter_16bit|count[10]                                                                                                              ; counter_16bit:counter_16bit|count[10]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.048      ; 0.428      ;
; 0.305 ; counter_16bit:counter_16bit|count[0]                                                                                                               ; counter_16bit:counter_16bit|count[0]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.048      ; 0.437      ;
; 0.307 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.430      ;
; 0.314 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.437      ;
; 0.316 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.439      ;
; 0.319 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.442      ;
; 0.320 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.443      ;
; 0.321 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.444      ;
; 0.322 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.445      ;
; 0.322 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.445      ;
; 0.323 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.446      ;
; 0.323 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.446      ;
; 0.328 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.239      ; 0.671      ;
; 0.332 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.037      ; 0.453      ;
; 0.332 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.037      ; 0.453      ;
; 0.334 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[7]                                                  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.041      ; 0.459      ;
; 0.335 ; counter_16bit:counter_16bit|count[1]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.044      ; 0.483      ;
; 0.335 ; counter_16bit:counter_16bit|count[5]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.044      ; 0.483      ;
; 0.335 ; counter_16bit:counter_16bit|count[15]                                                                                                              ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.044      ; 0.483      ;
; 0.336 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.459      ;
; 0.337 ; counter_16bit:counter_16bit|count[8]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.044      ; 0.485      ;
; 0.338 ; counter_16bit:counter_16bit|count[0]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.044      ; 0.486      ;
; 0.340 ; counter_16bit:counter_16bit|count[13]                                                                                                              ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.044      ; 0.488      ;
; 0.341 ; counter_16bit:counter_16bit|count[14]                                                                                                              ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.044      ; 0.489      ;
; 0.343 ; counter_16bit:counter_16bit|count[2]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.044      ; 0.491      ;
; 0.344 ; counter_16bit:counter_16bit|count[6]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.044      ; 0.492      ;
; 0.344 ; counter_16bit:counter_16bit|count[11]                                                                                                              ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.044      ; 0.492      ;
; 0.344 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.037      ; 0.465      ;
; 0.344 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.037      ; 0.465      ;
; 0.345 ; counter_16bit:counter_16bit|count[4]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.044      ; 0.493      ;
; 0.345 ; counter_16bit:counter_16bit|count[12]                                                                                                              ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.044      ; 0.493      ;
; 0.345 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.041      ; 0.470      ;
; 0.347 ; counter_16bit:counter_16bit|data_out[0]                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.029      ; 0.480      ;
; 0.353 ; counter_16bit:counter_16bit|count[7]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.044      ; 0.501      ;
; 0.354 ; counter_16bit:counter_16bit|count[9]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.044      ; 0.502      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[6]                                                  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.041      ; 0.479      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.041      ; 0.479      ;
; 0.356 ; counter_16bit:counter_16bit|count[3]                                                                                                               ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.044      ; 0.504      ;
; 0.361 ; counter_16bit:counter_16bit|count[10]                                                                                                              ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.044      ; 0.509      ;
; 0.380 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.035      ; 0.499      ;
; 0.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.504      ;
; 0.390 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[3]                                          ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.260      ; 0.734      ;
; 0.390 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.513      ;
; 0.401 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.524      ;
; 0.409 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.239      ; 0.752      ;
; 0.425 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.043      ; 0.552      ;
; 0.442 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.565      ;
; 0.442 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.565      ;
; 0.442 ; counter_16bit:counter_16bit|count[5]                                                                                                               ; counter_16bit:counter_16bit|count[6]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.048      ; 0.574      ;
; 0.442 ; counter_16bit:counter_16bit|count[13]                                                                                                              ; counter_16bit:counter_16bit|count[14]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.048      ; 0.574      ;
; 0.442 ; counter_16bit:counter_16bit|count[3]                                                                                                               ; counter_16bit:counter_16bit|count[4]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.048      ; 0.574      ;
; 0.442 ; counter_16bit:counter_16bit|count[1]                                                                                                               ; counter_16bit:counter_16bit|count[2]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.048      ; 0.574      ;
; 0.442 ; counter_16bit:counter_16bit|count[11]                                                                                                              ; counter_16bit:counter_16bit|count[12]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.048      ; 0.574      ;
; 0.443 ; counter_16bit:counter_16bit|count[7]                                                                                                               ; counter_16bit:counter_16bit|count[8]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.048      ; 0.575      ;
; 0.443 ; counter_16bit:counter_16bit|count[9]                                                                                                               ; counter_16bit:counter_16bit|count[10]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.048      ; 0.575      ;
; 0.444 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.039      ; 0.567      ;
; 0.450 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[1]                                                  ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.041      ; 0.575      ;
; 0.452 ; counter_16bit:counter_16bit|count[0]                                                                                                               ; counter_16bit:counter_16bit|count[1]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.048      ; 0.584      ;
; 0.452 ; counter_16bit:counter_16bit|count[6]                                                                                                               ; counter_16bit:counter_16bit|count[7]                                                                                                               ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.048      ; 0.584      ;
; 0.453 ; counter_16bit:counter_16bit|count[14]                                                                                                              ; counter_16bit:counter_16bit|count[15]                                                                                                              ; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 0.000        ; 0.048      ; 0.585      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50m'                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                 ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; 0.107 ; clock_25hz:clock_25hz|clk_25hz                                                                                         ; clock_25hz:clock_25hz|clk_25hz          ; clock_25hz:clock_25hz|clk_25hz ; clk_50m     ; 0.000        ; 1.651      ; 1.977      ;
; 0.150 ; clock_var:clock_var|clk_100hz                                                                                          ; clock_var:clock_var|clk_100hz           ; clock_var:clock_var|clk_100hz  ; clk_50m     ; 0.000        ; 1.652      ; 2.021      ;
; 0.182 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[8]            ; clk_50m                        ; clk_50m     ; 0.000        ; 0.048      ; 0.314      ;
; 0.183 ; transmitter:uart_Tx|bit_pos[2]                                                                                         ; transmitter:uart_Tx|bit_pos[2]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[0]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; transmitter:uart_Tx|bit_pos[1]                                                                                         ; transmitter:uart_Tx|bit_pos[1]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|state.TX_STATE_DATA ; clk_50m                        ; clk_50m     ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE ; clk_50m                        ; clk_50m     ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_STOP ; clk_50m                        ; clk_50m     ; 0.000        ; 0.040      ; 0.307      ;
; 0.199 ; clock_var:clock_var|counter[25]                                                                                        ; clock_var:clock_var|counter[25]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; clock_25hz:clock_25hz|counter[25]                                                                                      ; clock_25hz:clock_25hz|counter[25]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.325      ;
; 0.291 ; clock_var:clock_var|counter[10]                                                                                        ; clock_var:clock_var|counter[10]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; clock_var:clock_var|counter[2]                                                                                         ; clock_var:clock_var|counter[2]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; clock_var:clock_var|counter[11]                                                                                        ; clock_var:clock_var|counter[11]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; clock_var:clock_var|counter[9]                                                                                         ; clock_var:clock_var|counter[9]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clock_var:clock_var|counter[4]                                                                                         ; clock_var:clock_var|counter[4]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clock_var:clock_var|counter[3]                                                                                         ; clock_var:clock_var|counter[3]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clock_25hz:clock_25hz|counter[21]                                                                                      ; clock_25hz:clock_25hz|counter[21]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; clock_var:clock_var|counter[7]                                                                                         ; clock_var:clock_var|counter[7]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; clock_25hz:clock_25hz|counter[22]                                                                                      ; clock_25hz:clock_25hz|counter[22]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.421      ;
; 0.297 ; clock_var:clock_var|counter[12]                                                                                        ; clock_var:clock_var|counter[12]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.423      ;
; 0.298 ; clock_25hz:clock_25hz|counter[12]                                                                                      ; clock_25hz:clock_25hz|counter[12]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; clock_25hz:clock_25hz|counter[3]                                                                                       ; clock_25hz:clock_25hz|counter[3]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; clock_var:clock_var|counter[24]                                                                                        ; clock_var:clock_var|counter[24]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_var:clock_var|counter[14]                                                                                        ; clock_var:clock_var|counter[14]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_25hz:clock_25hz|counter[13]                                                                                      ; clock_25hz:clock_25hz|counter[13]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_25hz:clock_25hz|counter[11]                                                                                      ; clock_25hz:clock_25hz|counter[11]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_25hz:clock_25hz|counter[5]                                                                                       ; clock_25hz:clock_25hz|counter[5]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_25hz:clock_25hz|counter[2]                                                                                       ; clock_25hz:clock_25hz|counter[2]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; clock_var:clock_var|counter[20]                                                                                        ; clock_var:clock_var|counter[20]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_var:clock_var|counter[19]                                                                                        ; clock_var:clock_var|counter[19]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_var:clock_var|counter[6]                                                                                         ; clock_var:clock_var|counter[6]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_25hz:clock_25hz|counter[24]                                                                                      ; clock_25hz:clock_25hz|counter[24]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_25hz:clock_25hz|counter[16]                                                                                      ; clock_25hz:clock_25hz|counter[16]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_25hz:clock_25hz|counter[14]                                                                                      ; clock_25hz:clock_25hz|counter[14]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_25hz:clock_25hz|counter[9]                                                                                       ; clock_25hz:clock_25hz|counter[9]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_25hz:clock_25hz|counter[8]                                                                                       ; clock_25hz:clock_25hz|counter[8]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_25hz:clock_25hz|counter[4]                                                                                       ; clock_25hz:clock_25hz|counter[4]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; baudrate:uart_baud|tx_acc[3]                                                                                           ; baudrate:uart_baud|tx_acc[3]            ; clk_50m                        ; clk_50m     ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; clock_var:clock_var|counter[22]                                                                                        ; clock_var:clock_var|counter[22]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clock_var:clock_var|counter[21]                                                                                        ; clock_var:clock_var|counter[21]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clock_25hz:clock_25hz|counter[23]                                                                                      ; clock_25hz:clock_25hz|counter[23]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clock_25hz:clock_25hz|counter[6]                                                                                       ; clock_25hz:clock_25hz|counter[6]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[2]            ; clk_50m                        ; clk_50m     ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; clock_var:clock_var|counter[23]                                                                                        ; clock_var:clock_var|counter[23]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.428      ;
; 0.303 ; baudrate:uart_baud|tx_acc[6]                                                                                           ; baudrate:uart_baud|tx_acc[6]            ; clk_50m                        ; clk_50m     ; 0.000        ; 0.040      ; 0.427      ;
; 0.305 ; clock_25hz:clock_25hz|counter[1]                                                                                       ; clock_25hz:clock_25hz|counter[1]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.431      ;
; 0.310 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[5] ; transmitter:uart_Tx|data[5]             ; clock_var:clock_var|clk_100hz  ; clk_50m     ; 0.000        ; 0.026      ; 0.450      ;
; 0.313 ; clock_25hz:clock_25hz|counter[0]                                                                                       ; clock_25hz:clock_25hz|counter[0]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.439      ;
; 0.315 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE ; clk_50m                        ; clk_50m     ; 0.000        ; 0.040      ; 0.439      ;
; 0.363 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[1] ; transmitter:uart_Tx|data[1]             ; clock_var:clock_var|clk_100hz  ; clk_50m     ; 0.000        ; 0.026      ; 0.503      ;
; 0.377 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[2] ; transmitter:uart_Tx|data[2]             ; clock_var:clock_var|clk_100hz  ; clk_50m     ; 0.000        ; 0.026      ; 0.517      ;
; 0.431 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|state.TX_STATE_DATA ; clk_50m                        ; clk_50m     ; 0.000        ; 0.040      ; 0.555      ;
; 0.440 ; clock_var:clock_var|counter[10]                                                                                        ; clock_var:clock_var|counter[11]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.566      ;
; 0.440 ; clock_var:clock_var|counter[2]                                                                                         ; clock_var:clock_var|counter[3]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.566      ;
; 0.442 ; clock_25hz:clock_25hz|counter[21]                                                                                      ; clock_25hz:clock_25hz|counter[22]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.568      ;
; 0.444 ; clock_var:clock_var|counter[8]                                                                                         ; clock_var:clock_var|counter[9]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.570      ;
; 0.447 ; clock_25hz:clock_25hz|counter[3]                                                                                       ; clock_25hz:clock_25hz|counter[4]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.573      ;
; 0.448 ; clock_var:clock_var|counter[24]                                                                                        ; clock_var:clock_var|counter[25]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; clock_25hz:clock_25hz|counter[11]                                                                                      ; clock_25hz:clock_25hz|counter[12]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; clock_25hz:clock_25hz|counter[13]                                                                                      ; clock_25hz:clock_25hz|counter[14]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; clock_25hz:clock_25hz|counter[5]                                                                                       ; clock_25hz:clock_25hz|counter[6]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; clock_var:clock_var|counter[6]                                                                                         ; clock_var:clock_var|counter[7]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; clock_var:clock_var|counter[20]                                                                                        ; clock_var:clock_var|counter[21]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; clock_var:clock_var|counter[11]                                                                                        ; clock_var:clock_var|counter[12]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; clock_var:clock_var|counter[18]                                                                                        ; clock_var:clock_var|counter[19]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; clock_25hz:clock_25hz|counter[23]                                                                                      ; clock_25hz:clock_25hz|counter[24]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; clock_var:clock_var|counter[22]                                                                                        ; clock_var:clock_var|counter[23]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; clock_var:clock_var|counter[9]                                                                                         ; clock_var:clock_var|counter[10]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; clock_var:clock_var|counter[3]                                                                                         ; clock_var:clock_var|counter[4]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; clock_25hz:clock_25hz|counter[7]                                                                                       ; clock_25hz:clock_25hz|counter[8]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.577      ;
; 0.453 ; clock_25hz:clock_25hz|counter[22]                                                                                      ; clock_25hz:clock_25hz|counter[23]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.579      ;
; 0.454 ; clock_25hz:clock_25hz|counter[1]                                                                                       ; clock_25hz:clock_25hz|counter[2]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.580      ;
; 0.454 ; clock_var:clock_var|counter[9]                                                                                         ; clock_var:clock_var|counter[11]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.580      ;
; 0.455 ; clock_var:clock_var|counter[18]                                                                                        ; clock_var:clock_var|counter[18]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; clock_var:clock_var|counter[7]                                                                                         ; clock_var:clock_var|counter[9]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.581      ;
; 0.456 ; clock_25hz:clock_25hz|counter[7]                                                                                       ; clock_25hz:clock_25hz|counter[7]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.582      ;
; 0.456 ; clock_25hz:clock_25hz|counter[18]                                                                                      ; clock_25hz:clock_25hz|counter[18]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.582      ;
; 0.456 ; clock_25hz:clock_25hz|counter[12]                                                                                      ; clock_25hz:clock_25hz|counter[13]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.582      ;
; 0.456 ; clock_25hz:clock_25hz|counter[22]                                                                                      ; clock_25hz:clock_25hz|counter[24]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.582      ;
; 0.457 ; clock_var:clock_var|counter[16]                                                                                        ; clock_var:clock_var|counter[16]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.583      ;
; 0.457 ; clock_25hz:clock_25hz|counter[2]                                                                                       ; clock_25hz:clock_25hz|counter[3]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.583      ;
; 0.458 ; baudrate:uart_baud|tx_acc[7]                                                                                           ; baudrate:uart_baud|tx_acc[7]            ; clk_50m                        ; clk_50m     ; 0.000        ; 0.040      ; 0.582      ;
; 0.458 ; clock_25hz:clock_25hz|counter[24]                                                                                      ; clock_25hz:clock_25hz|counter[25]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; clock_25hz:clock_25hz|counter[4]                                                                                       ; clock_25hz:clock_25hz|counter[5]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; clock_var:clock_var|counter[19]                                                                                        ; clock_var:clock_var|counter[20]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[6]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; clock_25hz:clock_25hz|counter[8]                                                                                       ; clock_25hz:clock_25hz|counter[9]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; baudrate:uart_baud|tx_acc[1]                                                                                           ; baudrate:uart_baud|tx_acc[2]            ; clk_50m                        ; clk_50m     ; 0.000        ; 0.040      ; 0.582      ;
; 0.459 ; clock_var:clock_var|counter[21]                                                                                        ; clock_var:clock_var|counter[22]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; clock_25hz:clock_25hz|counter[12]                                                                                      ; clock_25hz:clock_25hz|counter[14]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; clock_var:clock_var|counter[23]                                                                                        ; clock_var:clock_var|counter[24]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[3]            ; clk_50m                        ; clk_50m     ; 0.000        ; 0.040      ; 0.584      ;
; 0.460 ; clock_25hz:clock_25hz|counter[2]                                                                                       ; clock_25hz:clock_25hz|counter[4]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; clock_25hz:clock_25hz|counter[20]                                                                                      ; clock_25hz:clock_25hz|counter[21]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; clock_25hz:clock_25hz|counter[14]                                                                                      ; clock_25hz:clock_25hz|counter[16]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; clock_25hz:clock_25hz|counter[4]                                                                                       ; clock_25hz:clock_25hz|counter[6]        ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[7]          ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; clock_var:clock_var|counter[19]                                                                                        ; clock_var:clock_var|counter[21]         ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; clock_25hz:clock_25hz|counter[10]                                                                                      ; clock_25hz:clock_25hz|counter[11]       ; clk_50m                        ; clk_50m     ; 0.000        ; 0.042      ; 0.588      ;
+-------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_var:clock_var|clk_100hz'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.191 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.315      ;
; 0.210 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.334      ;
; 0.248 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.372      ;
; 0.251 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.375      ;
; 0.259 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.039      ; 0.382      ;
; 0.266 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.391      ;
; 0.267 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.392      ;
; 0.291 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.415      ;
; 0.302 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.426      ;
; 0.305 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.429      ;
; 0.305 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.429      ;
; 0.316 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.440      ;
; 0.319 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.443      ;
; 0.320 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.444      ;
; 0.321 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.175      ; 0.600      ;
; 0.322 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.446      ;
; 0.322 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.446      ;
; 0.323 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.175      ; 0.602      ;
; 0.324 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.176      ; 0.604      ;
; 0.324 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.176      ; 0.604      ;
; 0.324 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.448      ;
; 0.327 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.175      ; 0.606      ;
; 0.327 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.451      ;
; 0.331 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.175      ; 0.610      ;
; 0.331 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.456      ;
; 0.337 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.175      ; 0.616      ;
; 0.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.176      ; 0.622      ;
; 0.343 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.468      ;
; 0.344 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.469      ;
; 0.347 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.472      ;
; 0.353 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.039      ; 0.476      ;
; 0.363 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.487      ;
; 0.369 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[7]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.038      ; 0.491      ;
; 0.371 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[4]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.038      ; 0.493      ;
; 0.373 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.038      ; 0.495      ;
; 0.376 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.039      ; 0.499      ;
; 0.377 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.039      ; 0.500      ;
; 0.383 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.508      ;
; 0.383 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.508      ;
; 0.384 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.038      ; 0.506      ;
; 0.397 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.521      ;
; 0.416 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.540      ;
; 0.433 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.039      ; 0.556      ;
; 0.434 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.558      ;
; 0.436 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.175      ; 0.715      ;
; 0.442 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[6]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.038      ; 0.564      ;
; 0.445 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.569      ;
; 0.445 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.569      ;
; 0.449 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.573      ;
; 0.450 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.574      ;
; 0.457 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.581      ;
; 0.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.592      ;
; 0.470 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.038      ; 0.592      ;
; 0.471 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.595      ;
; 0.491 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.039      ; 0.614      ;
; 0.503 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.627      ;
; 0.503 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.627      ;
; 0.505 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.629      ;
; 0.507 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.631      ;
; 0.520 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.039      ; 0.643      ;
; 0.538 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.039      ; 0.661      ;
; 0.551 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.177      ; 0.832      ;
; 0.565 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.039      ; 0.688      ;
; 0.568 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.693      ;
; 0.573 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.698      ;
; 0.573 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.698      ;
; 0.577 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.702      ;
; 0.632 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[7]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.756      ;
; 0.632 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[6]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.756      ;
; 0.632 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.756      ;
; 0.632 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.756      ;
; 0.632 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[4]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.756      ;
; 0.632 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.756      ;
; 0.632 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.756      ;
; 0.632 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.756      ;
; 0.632 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.040      ; 0.756      ;
; 0.636 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.175      ; 0.915      ;
; 0.706 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.176      ; 0.972      ;
; 0.706 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.176      ; 0.972      ;
; 0.706 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.176      ; 0.972      ;
; 0.706 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.176      ; 0.972      ;
; 0.706 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.176      ; 0.972      ;
; 0.706 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.176      ; 0.972      ;
; 0.706 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.176      ; 0.972      ;
; 0.706 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                             ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.176      ; 0.972      ;
; 0.753 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.878      ;
; 0.753 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.878      ;
; 0.756 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.881      ;
; 0.763 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clock_var:clock_var|clk_100hz ; clock_var:clock_var|clk_100hz ; 0.000        ; 0.041      ; 0.888      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50m'                                                                        ;
+--------+--------------+----------------+-----------------+---------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+---------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk_50m ; Rise       ; clk_50m                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|clk_25hz           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[10]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[11]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[12]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[13]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[14]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[15]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[16]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[17]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[18]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[19]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[20]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[21]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[22]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[23]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[24]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[25]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[9]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|clk_100hz            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[10]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[11]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[12]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[13]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[14]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[15]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[16]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[17]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[18]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[19]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[20]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[21]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[22]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[23]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[24]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[25]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[8]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; clock_var:clock_var|counter[9]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -0.083 ; 0.101        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|clk_25hz           ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[0]         ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[10]        ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[11]        ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; clock_25hz:clock_25hz|counter[12]        ;
+--------+--------------+----------------+-----------------+---------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_25hz:clock_25hz|clk_25hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                          ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|wrptr_g[8]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[0]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[10]                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[11]                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[12]                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[13]                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[14]                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[15]                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[1]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[2]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[3]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[4]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[5]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[6]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[7]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[8]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[9]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|data_out[0]                                                                                                            ;
; 0.187  ; 0.417        ; 0.230          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 0.187  ; 0.417        ; 0.230          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg         ;
; 0.188  ; 0.418        ; 0.230          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[0]                                                                                                               ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[10]                                                                                                              ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[11]                                                                                                              ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[12]                                                                                                              ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[13]                                                                                                              ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[14]                                                                                                              ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[15]                                                                                                              ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[1]                                                                                                               ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[2]                                                                                                               ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[3]                                                                                                               ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[4]                                                                                                               ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[5]                                                                                                               ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[6]                                                                                                               ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[7]                                                                                                               ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[8]                                                                                                               ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|count[9]                                                                                                               ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; counter_16bit:counter_16bit|data_out[0]                                                                                                            ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width ; clock_25hz:clock_25hz|clk_25hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
+--------+--------------+----------------+-----------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_var:clock_var|clk_100hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ;
; 0.175  ; 0.405        ; 0.230          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                             ;
; 0.175  ; 0.405        ; 0.230          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                             ;
; 0.175  ; 0.405        ; 0.230          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                             ;
; 0.175  ; 0.405        ; 0.230          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                             ;
; 0.175  ; 0.405        ; 0.230          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                             ;
; 0.175  ; 0.405        ; 0.230          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                             ;
; 0.175  ; 0.405        ; 0.230          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                             ;
; 0.175  ; 0.405        ; 0.230          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                             ;
; 0.175  ; 0.405        ; 0.230          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.235  ; 0.419        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; 0.235  ; 0.419        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; 0.235  ; 0.419        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; 0.235  ; 0.419        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; 0.235  ; 0.419        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; 0.235  ; 0.419        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; 0.235  ; 0.419        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ;
; 0.235  ; 0.419        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[4]                                                  ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[6]                                                  ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; Wr_en     ; clk_50m                        ; 2.096 ; 2.892 ; Rise       ; clk_50m                        ;
; Reset     ; clock_25hz:clock_25hz|clk_25hz ; 1.144 ; 1.825 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Wrreq     ; clock_25hz:clock_25hz|clk_25hz ; 2.136 ; 2.928 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Rdreq     ; clock_var:clock_var|clk_100hz  ; 2.194 ; 3.015 ; Rise       ; clock_var:clock_var|clk_100hz  ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; Wr_en     ; clk_50m                        ; -1.394 ; -2.137 ; Rise       ; clk_50m                        ;
; Reset     ; clock_25hz:clock_25hz|clk_25hz ; -0.789 ; -1.484 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Wrreq     ; clock_25hz:clock_25hz|clk_25hz ; -1.536 ; -2.269 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Rdreq     ; clock_var:clock_var|clk_100hz  ; -1.441 ; -2.225 ; Rise       ; clock_var:clock_var|clk_100hz  ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+----------------+--------------------------------+-------+-------+------------+--------------------------------+
; Data Port      ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+----------------+--------------------------------+-------+-------+------------+--------------------------------+
; Tx             ; clk_50m                        ; 5.880 ; 5.597 ; Rise       ; clk_50m                        ;
; Tx2            ; clk_50m                        ; 4.952 ; 4.724 ; Rise       ; clk_50m                        ;
; Tx_busy        ; clk_50m                        ; 4.191 ; 4.318 ; Rise       ; clk_50m                        ;
; Clk_out_25hz   ; clock_25hz:clock_25hz|clk_25hz ; 2.311 ;       ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Count_out[*]   ; clock_25hz:clock_25hz|clk_25hz ; 5.944 ; 6.206 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[0]  ; clock_25hz:clock_25hz|clk_25hz ; 4.757 ; 4.922 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[1]  ; clock_25hz:clock_25hz|clk_25hz ; 4.719 ; 4.876 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[2]  ; clock_25hz:clock_25hz|clk_25hz ; 4.571 ; 4.704 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[3]  ; clock_25hz:clock_25hz|clk_25hz ; 4.420 ; 4.554 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[4]  ; clock_25hz:clock_25hz|clk_25hz ; 4.342 ; 4.454 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[8]  ; clock_25hz:clock_25hz|clk_25hz ; 4.602 ; 4.748 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[9]  ; clock_25hz:clock_25hz|clk_25hz ; 4.993 ; 5.169 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[10] ; clock_25hz:clock_25hz|clk_25hz ; 4.744 ; 4.917 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[11] ; clock_25hz:clock_25hz|clk_25hz ; 4.435 ; 4.578 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[12] ; clock_25hz:clock_25hz|clk_25hz ; 5.153 ; 5.307 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[16] ; clock_25hz:clock_25hz|clk_25hz ; 4.899 ; 5.102 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[17] ; clock_25hz:clock_25hz|clk_25hz ; 4.954 ; 5.147 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[18] ; clock_25hz:clock_25hz|clk_25hz ; 4.896 ; 5.103 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[19] ; clock_25hz:clock_25hz|clk_25hz ; 4.698 ; 4.870 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[20] ; clock_25hz:clock_25hz|clk_25hz ; 5.279 ; 5.535 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[24] ; clock_25hz:clock_25hz|clk_25hz ; 5.944 ; 6.206 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[25] ; clock_25hz:clock_25hz|clk_25hz ; 4.814 ; 5.027 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Fifo_full      ; clock_25hz:clock_25hz|clk_25hz ; 6.155 ; 5.914 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Clk_out_25hz   ; clock_25hz:clock_25hz|clk_25hz ;       ; 2.397 ; Fall       ; clock_25hz:clock_25hz|clk_25hz ;
; Clk_out_100hz  ; clock_var:clock_var|clk_100hz  ; 3.561 ;       ; Rise       ; clock_var:clock_var|clk_100hz  ;
; Data_out[*]    ; clock_var:clock_var|clk_100hz  ; 4.972 ; 5.192 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[0]   ; clock_var:clock_var|clk_100hz  ; 4.972 ; 5.192 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[1]   ; clock_var:clock_var|clk_100hz  ; 4.815 ; 4.960 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[2]   ; clock_var:clock_var|clk_100hz  ; 4.877 ; 5.035 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[3]   ; clock_var:clock_var|clk_100hz  ; 4.836 ; 4.979 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[4]   ; clock_var:clock_var|clk_100hz  ; 4.594 ; 4.751 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[5]   ; clock_var:clock_var|clk_100hz  ; 4.840 ; 4.981 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[6]   ; clock_var:clock_var|clk_100hz  ; 4.446 ; 4.566 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[7]   ; clock_var:clock_var|clk_100hz  ; 4.826 ; 4.971 ; Rise       ; clock_var:clock_var|clk_100hz  ;
; Fifo_empty     ; clock_var:clock_var|clk_100hz  ; 5.905 ; 5.699 ; Rise       ; clock_var:clock_var|clk_100hz  ;
; Clk_out_100hz  ; clock_var:clock_var|clk_100hz  ;       ; 3.852 ; Fall       ; clock_var:clock_var|clk_100hz  ;
+----------------+--------------------------------+-------+-------+------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+----------------+--------------------------------+-------+-------+------------+--------------------------------+
; Data Port      ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+----------------+--------------------------------+-------+-------+------------+--------------------------------+
; Tx             ; clk_50m                        ; 5.710 ; 5.436 ; Rise       ; clk_50m                        ;
; Tx2            ; clk_50m                        ; 4.782 ; 4.562 ; Rise       ; clk_50m                        ;
; Tx_busy        ; clk_50m                        ; 4.050 ; 4.173 ; Rise       ; clk_50m                        ;
; Clk_out_25hz   ; clock_25hz:clock_25hz|clk_25hz ; 2.238 ;       ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Count_out[*]   ; clock_25hz:clock_25hz|clk_25hz ; 4.180 ; 4.288 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[0]  ; clock_25hz:clock_25hz|clk_25hz ; 4.581 ; 4.740 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[1]  ; clock_25hz:clock_25hz|clk_25hz ; 4.542 ; 4.693 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[2]  ; clock_25hz:clock_25hz|clk_25hz ; 4.399 ; 4.527 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[3]  ; clock_25hz:clock_25hz|clk_25hz ; 4.255 ; 4.384 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[4]  ; clock_25hz:clock_25hz|clk_25hz ; 4.180 ; 4.288 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[8]  ; clock_25hz:clock_25hz|clk_25hz ; 4.430 ; 4.571 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[9]  ; clock_25hz:clock_25hz|clk_25hz ; 4.807 ; 4.975 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[10] ; clock_25hz:clock_25hz|clk_25hz ; 4.567 ; 4.733 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[11] ; clock_25hz:clock_25hz|clk_25hz ; 4.269 ; 4.407 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[12] ; clock_25hz:clock_25hz|clk_25hz ; 4.996 ; 5.146 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[16] ; clock_25hz:clock_25hz|clk_25hz ; 4.715 ; 4.909 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[17] ; clock_25hz:clock_25hz|clk_25hz ; 4.768 ; 4.954 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[18] ; clock_25hz:clock_25hz|clk_25hz ; 4.713 ; 4.912 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[19] ; clock_25hz:clock_25hz|clk_25hz ; 4.522 ; 4.687 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[20] ; clock_25hz:clock_25hz|clk_25hz ; 5.081 ; 5.326 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[24] ; clock_25hz:clock_25hz|clk_25hz ; 5.755 ; 6.009 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[25] ; clock_25hz:clock_25hz|clk_25hz ; 4.633 ; 4.837 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Fifo_full      ; clock_25hz:clock_25hz|clk_25hz ; 5.215 ; 5.038 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Clk_out_25hz   ; clock_25hz:clock_25hz|clk_25hz ;       ; 2.320 ; Fall       ; clock_25hz:clock_25hz|clk_25hz ;
; Clk_out_100hz  ; clock_var:clock_var|clk_100hz  ; 3.439 ;       ; Rise       ; clock_var:clock_var|clk_100hz  ;
; Data_out[*]    ; clock_var:clock_var|clk_100hz  ; 4.290 ; 4.406 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[0]   ; clock_var:clock_var|clk_100hz  ; 4.795 ; 5.006 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[1]   ; clock_var:clock_var|clk_100hz  ; 4.645 ; 4.785 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[2]   ; clock_var:clock_var|clk_100hz  ; 4.704 ; 4.856 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[3]   ; clock_var:clock_var|clk_100hz  ; 4.665 ; 4.803 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[4]   ; clock_var:clock_var|clk_100hz  ; 4.436 ; 4.589 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[5]   ; clock_var:clock_var|clk_100hz  ; 4.670 ; 4.805 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[6]   ; clock_var:clock_var|clk_100hz  ; 4.290 ; 4.406 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[7]   ; clock_var:clock_var|clk_100hz  ; 4.655 ; 4.795 ; Rise       ; clock_var:clock_var|clk_100hz  ;
; Fifo_empty     ; clock_var:clock_var|clk_100hz  ; 4.750 ; 4.601 ; Rise       ; clock_var:clock_var|clk_100hz  ;
; Clk_out_100hz  ; clock_var:clock_var|clk_100hz  ;       ; 3.719 ; Fall       ; clock_var:clock_var|clk_100hz  ;
+----------------+--------------------------------+-------+-------+------------+--------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.312         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;                ;              ;                  ; 0.484        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;                ;              ;                  ; -0.796       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.295         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;                ;              ;                  ; 0.498        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;                ;              ;                  ; -0.793       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.280         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;                ;              ;                  ; 0.481        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -0.761       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.279         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;                ;              ;                  ; 0.481        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;                ;              ;                  ; -0.760       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.248         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;                ;              ;                  ; 0.482        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;                ;              ;                  ; -0.730       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.209         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;                ;              ;                  ; 0.415        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;                ;              ;                  ; -0.624       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.196         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;                ;              ;                  ; 0.431        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;                ;              ;                  ; -0.627       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.183         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;                ;              ;                  ; 0.411        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;                ;              ;                  ; -0.594       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.177         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;                ;              ;                  ; 0.412        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -0.589       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.130         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;                ;              ;                  ; 0.416        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;                ;              ;                  ; -0.546       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.115         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;                ;              ;                  ; 0.499        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -0.614       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.104         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;                ;              ;                  ; 0.407        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -0.511       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.039         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;                ;              ;                  ; 0.434        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;                ;              ;                  ; -0.473       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.026         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;                ;              ;                  ; 0.374        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -0.400       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.011         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;                ;              ;                  ; 0.427        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -0.438       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 0.014          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;                ;              ;                  ; 0.575        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;                ;              ;                  ; -0.561       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 0.030          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.573        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;                ;              ;                  ; -0.543       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 0.180          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_var:clock_var|clk_100hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_25hz:clock_25hz|clk_25hz                                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;                ;              ;                  ; 0.576        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;                ;              ;                  ; -0.396       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+---------------------------------+----------+-------+----------+---------+---------------------+
; Clock                           ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                ; -3.416   ; 0.105 ; N/A      ; N/A     ; -3.000              ;
;  clk_50m                        ; -3.416   ; 0.107 ; N/A      ; N/A     ; -3.000              ;
;  clock_25hz:clock_25hz|clk_25hz ; -2.712   ; 0.105 ; N/A      ; N/A     ; -2.693              ;
;  clock_var:clock_var|clk_100hz  ; -2.633   ; 0.183 ; N/A      ; N/A     ; -2.693              ;
; Design-wide TNS                 ; -296.409 ; 0.0   ; 0.0      ; 0.0     ; -273.041            ;
;  clk_50m                        ; -132.369 ; 0.000 ; N/A      ; N/A     ; -101.945            ;
;  clock_25hz:clock_25hz|clk_25hz ; -83.266  ; 0.000 ; N/A      ; N/A     ; -92.889             ;
;  clock_var:clock_var|clk_100hz  ; -80.774  ; 0.000 ; N/A      ; N/A     ; -78.207             ;
+---------------------------------+----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; Wr_en     ; clk_50m                        ; 4.318 ; 4.784 ; Rise       ; clk_50m                        ;
; Reset     ; clock_25hz:clock_25hz|clk_25hz ; 2.256 ; 2.707 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Wrreq     ; clock_25hz:clock_25hz|clk_25hz ; 4.366 ; 4.839 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Rdreq     ; clock_var:clock_var|clk_100hz  ; 4.605 ; 5.110 ; Rise       ; clock_var:clock_var|clk_100hz  ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; Wr_en     ; clk_50m                        ; -1.394 ; -2.137 ; Rise       ; clk_50m                        ;
; Reset     ; clock_25hz:clock_25hz|clk_25hz ; -0.789 ; -1.484 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Wrreq     ; clock_25hz:clock_25hz|clk_25hz ; -1.536 ; -2.269 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Rdreq     ; clock_var:clock_var|clk_100hz  ; -1.441 ; -2.225 ; Rise       ; clock_var:clock_var|clk_100hz  ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port      ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+
; Tx             ; clk_50m                        ; 10.477 ; 10.272 ; Rise       ; clk_50m                        ;
; Tx2            ; clk_50m                        ; 9.082  ; 8.983  ; Rise       ; clk_50m                        ;
; Tx_busy        ; clk_50m                        ; 8.015  ; 7.990  ; Rise       ; clk_50m                        ;
; Clk_out_25hz   ; clock_25hz:clock_25hz|clk_25hz ; 4.394  ;        ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Count_out[*]   ; clock_25hz:clock_25hz|clk_25hz ; 11.190 ; 11.257 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[0]  ; clock_25hz:clock_25hz|clk_25hz ; 9.279  ; 9.245  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[1]  ; clock_25hz:clock_25hz|clk_25hz ; 9.219  ; 9.190  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[2]  ; clock_25hz:clock_25hz|clk_25hz ; 8.930  ; 8.868  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[3]  ; clock_25hz:clock_25hz|clk_25hz ; 8.552  ; 8.591  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[4]  ; clock_25hz:clock_25hz|clk_25hz ; 8.427  ; 8.414  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[8]  ; clock_25hz:clock_25hz|clk_25hz ; 8.961  ; 8.913  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[9]  ; clock_25hz:clock_25hz|clk_25hz ; 9.679  ; 9.609  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[10] ; clock_25hz:clock_25hz|clk_25hz ; 9.189  ; 9.181  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[11] ; clock_25hz:clock_25hz|clk_25hz ; 8.612  ; 8.669  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[12] ; clock_25hz:clock_25hz|clk_25hz ; 9.537  ; 9.640  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[16] ; clock_25hz:clock_25hz|clk_25hz ; 9.516  ; 9.526  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[17] ; clock_25hz:clock_25hz|clk_25hz ; 9.656  ; 9.609  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[18] ; clock_25hz:clock_25hz|clk_25hz ; 9.501  ; 9.526  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[19] ; clock_25hz:clock_25hz|clk_25hz ; 9.130  ; 9.116  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[20] ; clock_25hz:clock_25hz|clk_25hz ; 10.285 ; 10.302 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[24] ; clock_25hz:clock_25hz|clk_25hz ; 11.190 ; 11.257 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[25] ; clock_25hz:clock_25hz|clk_25hz ; 9.338  ; 9.430  ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Fifo_full      ; clock_25hz:clock_25hz|clk_25hz ; 11.568 ; 11.644 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Clk_out_25hz   ; clock_25hz:clock_25hz|clk_25hz ;        ; 4.306  ; Fall       ; clock_25hz:clock_25hz|clk_25hz ;
; Clk_out_100hz  ; clock_var:clock_var|clk_100hz  ; 6.762  ;        ; Rise       ; clock_var:clock_var|clk_100hz  ;
; Data_out[*]    ; clock_var:clock_var|clk_100hz  ; 9.509  ; 9.517  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[0]   ; clock_var:clock_var|clk_100hz  ; 9.509  ; 9.517  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[1]   ; clock_var:clock_var|clk_100hz  ; 9.220  ; 9.100  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[2]   ; clock_var:clock_var|clk_100hz  ; 9.325  ; 9.219  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[3]   ; clock_var:clock_var|clk_100hz  ; 9.245  ; 9.123  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[4]   ; clock_var:clock_var|clk_100hz  ; 8.734  ; 8.687  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[5]   ; clock_var:clock_var|clk_100hz  ; 9.245  ; 9.124  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[6]   ; clock_var:clock_var|clk_100hz  ; 8.465  ; 8.416  ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[7]   ; clock_var:clock_var|clk_100hz  ; 9.244  ; 9.113  ; Rise       ; clock_var:clock_var|clk_100hz  ;
; Fifo_empty     ; clock_var:clock_var|clk_100hz  ; 11.169 ; 11.185 ; Rise       ; clock_var:clock_var|clk_100hz  ;
; Clk_out_100hz  ; clock_var:clock_var|clk_100hz  ;        ; 6.734  ; Fall       ; clock_var:clock_var|clk_100hz  ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+----------------+--------------------------------+-------+-------+------------+--------------------------------+
; Data Port      ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+----------------+--------------------------------+-------+-------+------------+--------------------------------+
; Tx             ; clk_50m                        ; 5.710 ; 5.436 ; Rise       ; clk_50m                        ;
; Tx2            ; clk_50m                        ; 4.782 ; 4.562 ; Rise       ; clk_50m                        ;
; Tx_busy        ; clk_50m                        ; 4.050 ; 4.173 ; Rise       ; clk_50m                        ;
; Clk_out_25hz   ; clock_25hz:clock_25hz|clk_25hz ; 2.238 ;       ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Count_out[*]   ; clock_25hz:clock_25hz|clk_25hz ; 4.180 ; 4.288 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[0]  ; clock_25hz:clock_25hz|clk_25hz ; 4.581 ; 4.740 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[1]  ; clock_25hz:clock_25hz|clk_25hz ; 4.542 ; 4.693 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[2]  ; clock_25hz:clock_25hz|clk_25hz ; 4.399 ; 4.527 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[3]  ; clock_25hz:clock_25hz|clk_25hz ; 4.255 ; 4.384 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[4]  ; clock_25hz:clock_25hz|clk_25hz ; 4.180 ; 4.288 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[8]  ; clock_25hz:clock_25hz|clk_25hz ; 4.430 ; 4.571 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[9]  ; clock_25hz:clock_25hz|clk_25hz ; 4.807 ; 4.975 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[10] ; clock_25hz:clock_25hz|clk_25hz ; 4.567 ; 4.733 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[11] ; clock_25hz:clock_25hz|clk_25hz ; 4.269 ; 4.407 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[12] ; clock_25hz:clock_25hz|clk_25hz ; 4.996 ; 5.146 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[16] ; clock_25hz:clock_25hz|clk_25hz ; 4.715 ; 4.909 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[17] ; clock_25hz:clock_25hz|clk_25hz ; 4.768 ; 4.954 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[18] ; clock_25hz:clock_25hz|clk_25hz ; 4.713 ; 4.912 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[19] ; clock_25hz:clock_25hz|clk_25hz ; 4.522 ; 4.687 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[20] ; clock_25hz:clock_25hz|clk_25hz ; 5.081 ; 5.326 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[24] ; clock_25hz:clock_25hz|clk_25hz ; 5.755 ; 6.009 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
;  Count_out[25] ; clock_25hz:clock_25hz|clk_25hz ; 4.633 ; 4.837 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Fifo_full      ; clock_25hz:clock_25hz|clk_25hz ; 5.215 ; 5.038 ; Rise       ; clock_25hz:clock_25hz|clk_25hz ;
; Clk_out_25hz   ; clock_25hz:clock_25hz|clk_25hz ;       ; 2.320 ; Fall       ; clock_25hz:clock_25hz|clk_25hz ;
; Clk_out_100hz  ; clock_var:clock_var|clk_100hz  ; 3.439 ;       ; Rise       ; clock_var:clock_var|clk_100hz  ;
; Data_out[*]    ; clock_var:clock_var|clk_100hz  ; 4.290 ; 4.406 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[0]   ; clock_var:clock_var|clk_100hz  ; 4.795 ; 5.006 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[1]   ; clock_var:clock_var|clk_100hz  ; 4.645 ; 4.785 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[2]   ; clock_var:clock_var|clk_100hz  ; 4.704 ; 4.856 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[3]   ; clock_var:clock_var|clk_100hz  ; 4.665 ; 4.803 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[4]   ; clock_var:clock_var|clk_100hz  ; 4.436 ; 4.589 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[5]   ; clock_var:clock_var|clk_100hz  ; 4.670 ; 4.805 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[6]   ; clock_var:clock_var|clk_100hz  ; 4.290 ; 4.406 ; Rise       ; clock_var:clock_var|clk_100hz  ;
;  Data_out[7]   ; clock_var:clock_var|clk_100hz  ; 4.655 ; 4.795 ; Rise       ; clock_var:clock_var|clk_100hz  ;
; Fifo_empty     ; clock_var:clock_var|clk_100hz  ; 4.750 ; 4.601 ; Rise       ; clock_var:clock_var|clk_100hz  ;
; Clk_out_100hz  ; clock_var:clock_var|clk_100hz  ;       ; 3.719 ; Fall       ; clock_var:clock_var|clk_100hz  ;
+----------------+--------------------------------+-------+-------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Clk_out_25hz  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Clk_out_100hz ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[17] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[18] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[19] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[20] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[21] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[22] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[23] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[24] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[25] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[26] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[27] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[28] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[29] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[30] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Count_out[31] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx_busy       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Fifo_empty    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Fifo_full     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx2           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_50m                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wrreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rdreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wr_en                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Clk_out_25hz  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Clk_out_100hz ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Count_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Count_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Count_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Count_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Count_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Count_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Count_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Count_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Count_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Count_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Count_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Count_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Count_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Count_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Count_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Count_out[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Count_out[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Count_out[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Count_out[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Count_out[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Count_out[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Count_out[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Count_out[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Count_out[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Count_out[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Count_out[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Count_out[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Count_out[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Count_out[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Tx2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Clk_out_25hz  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Clk_out_100hz ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Count_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Count_out[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Tx2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Clk_out_25hz  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Clk_out_100hz ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Count_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Count_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Count_out[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Count_out[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Count_out[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Count_out[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Tx2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                             ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; clk_50m                        ; clk_50m                        ; 1408     ; 0        ; 0        ; 0        ;
; clock_25hz:clock_25hz|clk_25hz ; clk_50m                        ; 1        ; 1        ; 0        ; 0        ;
; clock_var:clock_var|clk_100hz  ; clk_50m                        ; 9        ; 1        ; 0        ; 0        ;
; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 722      ; 0        ; 0        ; 0        ;
; clock_var:clock_var|clk_100hz  ; clock_25hz:clock_25hz|clk_25hz ; 9        ; 0        ; 0        ; 0        ;
; clock_25hz:clock_25hz|clk_25hz ; clock_var:clock_var|clk_100hz  ; 9        ; 0        ; 0        ; 0        ;
; clock_var:clock_var|clk_100hz  ; clock_var:clock_var|clk_100hz  ; 725      ; 0        ; 0        ; 0        ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                              ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; clk_50m                        ; clk_50m                        ; 1408     ; 0        ; 0        ; 0        ;
; clock_25hz:clock_25hz|clk_25hz ; clk_50m                        ; 1        ; 1        ; 0        ; 0        ;
; clock_var:clock_var|clk_100hz  ; clk_50m                        ; 9        ; 1        ; 0        ; 0        ;
; clock_25hz:clock_25hz|clk_25hz ; clock_25hz:clock_25hz|clk_25hz ; 722      ; 0        ; 0        ; 0        ;
; clock_var:clock_var|clk_100hz  ; clock_25hz:clock_25hz|clk_25hz ; 9        ; 0        ; 0        ; 0        ;
; clock_25hz:clock_25hz|clk_25hz ; clock_var:clock_var|clk_100hz  ; 9        ; 0        ; 0        ; 0        ;
; clock_var:clock_var|clk_100hz  ; clock_var:clock_var|clk_100hz  ; 725      ; 0        ; 0        ; 0        ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 88    ; 88   ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 66    ; 66   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Thu Apr 13 14:22:40 2023
Info: Command: quartus_sta FIFO_UART -c FIFO_UART
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_kfg1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FIFO_UART.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_25hz:clock_25hz|clk_25hz clock_25hz:clock_25hz|clk_25hz
    Info (332105): create_clock -period 1.000 -name clk_50m clk_50m
    Info (332105): create_clock -period 1.000 -name clock_var:clock_var|clk_100hz clock_var:clock_var|clk_100hz
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.416            -132.369 clk_50m 
    Info (332119):    -2.712             -83.266 clock_25hz:clock_25hz|clk_25hz 
    Info (332119):    -2.633             -80.774 clock_var:clock_var|clk_100hz 
Info (332146): Worst-case hold slack is 0.295
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.295               0.000 clock_25hz:clock_25hz|clk_25hz 
    Info (332119):     0.391               0.000 clk_50m 
    Info (332119):     0.404               0.000 clock_var:clock_var|clk_100hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -101.945 clk_50m 
    Info (332119):    -2.693             -92.889 clock_25hz:clock_25hz|clk_25hz 
    Info (332119):    -2.693             -78.207 clock_var:clock_var|clk_100hz 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.035
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.035            -112.556 clk_50m 
    Info (332119):    -2.409             -70.971 clock_25hz:clock_25hz|clk_25hz 
    Info (332119):    -2.316             -70.191 clock_var:clock_var|clk_100hz 
Info (332146): Worst-case hold slack is 0.304
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.304               0.000 clock_25hz:clock_25hz|clk_25hz 
    Info (332119):     0.351               0.000 clk_50m 
    Info (332119):     0.356               0.000 clock_var:clock_var|clk_100hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -101.945 clk_50m 
    Info (332119):    -2.649             -92.757 clock_25hz:clock_25hz|clk_25hz 
    Info (332119):    -2.649             -77.811 clock_var:clock_var|clk_100hz 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.203
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.203             -27.817 clk_50m 
    Info (332119):    -0.803             -17.069 clock_25hz:clock_25hz|clk_25hz 
    Info (332119):    -0.774             -21.597 clock_var:clock_var|clk_100hz 
Info (332146): Worst-case hold slack is 0.105
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.105               0.000 clock_25hz:clock_25hz|clk_25hz 
    Info (332119):     0.107               0.000 clk_50m 
    Info (332119):     0.183               0.000 clock_var:clock_var|clk_100hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -84.953 clk_50m 
    Info (332119):    -1.000             -69.000 clock_25hz:clock_25hz|clk_25hz 
    Info (332119):    -1.000             -51.000 clock_var:clock_var|clk_100hz 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4872 megabytes
    Info: Processing ended: Thu Apr 13 14:22:45 2023
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


