# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/ip/fir_compiler_1/sim/fir_compiler_1.vhd" \
"../../../../project_1.srcs/sources_1/ip/fir_compiler_0/sim/fir_compiler_0.vhd" \

# Do not sort compile order
nosort
