
*** Running vivado
    with args -log CoreSight_Decode_CoreSight_L0_Decoder_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CoreSight_Decode_CoreSight_L0_Decoder_1_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source CoreSight_Decode_CoreSight_L0_Decoder_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/marvin/VivadoPrj/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/marvin/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top CoreSight_Decode_CoreSight_L0_Decoder_1_0 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13883
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3026.953 ; gain = 149.762 ; free physical = 165 ; free virtual = 5557
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CoreSight_Decode_CoreSight_L0_Decoder_1_0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.gen/sources_1/bd/CoreSight_Decode/ip/CoreSight_Decode_CoreSight_L0_Decoder_1_0/synth/CoreSight_Decode_CoreSight_L0_Decoder_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'CoreSight_L0_Decoder_simp' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L0_Decoder_simp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CoreSight_L0_Decoder_simp' (1#1) [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L0_Decoder_simp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CoreSight_Decode_CoreSight_L0_Decoder_1_0' (2#1) [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.gen/sources_1/bd/CoreSight_Decode/ip/CoreSight_Decode_CoreSight_L0_Decoder_1_0/synth/CoreSight_Decode_CoreSight_L0_Decoder_1_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3076.891 ; gain = 199.699 ; free physical = 1153 ; free virtual = 6482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3094.703 ; gain = 217.512 ; free physical = 1204 ; free virtual = 6534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3094.703 ; gain = 217.512 ; free physical = 1204 ; free virtual = 6534
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3094.703 ; gain = 0.000 ; free physical = 1197 ; free virtual = 6526
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3242.578 ; gain = 0.000 ; free physical = 1105 ; free virtual = 6444
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3265.391 ; gain = 22.812 ; free physical = 1105 ; free virtual = 6444
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3265.391 ; gain = 388.199 ; free physical = 1173 ; free virtual = 6512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3265.391 ; gain = 388.199 ; free physical = 1173 ; free virtual = 6512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3265.391 ; gain = 388.199 ; free physical = 1173 ; free virtual = 6512
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CoreSight_L0_Decoder_simp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                               00 |                               00
                    IDLE |                               01 |                               10
                 PROCESS |                               10 |                               11
                   READY |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'CoreSight_L0_Decoder_simp'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3265.391 ; gain = 388.199 ; free physical = 1162 ; free virtual = 6505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input  128 Bit        Muxes := 1     
	   4 Input  128 Bit        Muxes := 4     
	   2 Input  128 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 32    
	   4 Input    1 Bit        Muxes := 22    
	   5 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design CoreSight_Decode_CoreSight_L0_Decoder_1_0 has port bug_type[7] driven by constant 0
INFO: [Synth 8-3917] design CoreSight_Decode_CoreSight_L0_Decoder_1_0 has port bug_type[6] driven by constant 0
INFO: [Synth 8-3917] design CoreSight_Decode_CoreSight_L0_Decoder_1_0 has port bug_type[5] driven by constant 0
INFO: [Synth 8-3917] design CoreSight_Decode_CoreSight_L0_Decoder_1_0 has port bug_type[4] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3265.391 ; gain = 388.199 ; free physical = 1137 ; free virtual = 6490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3629.977 ; gain = 752.785 ; free physical = 563 ; free virtual = 5925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3629.977 ; gain = 752.785 ; free physical = 563 ; free virtual = 5925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3658.023 ; gain = 780.832 ; free physical = 560 ; free virtual = 5922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3658.023 ; gain = 780.832 ; free physical = 555 ; free virtual = 5917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3658.023 ; gain = 780.832 ; free physical = 555 ; free virtual = 5917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3658.023 ; gain = 780.832 ; free physical = 555 ; free virtual = 5917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3658.023 ; gain = 780.832 ; free physical = 555 ; free virtual = 5917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3658.023 ; gain = 780.832 ; free physical = 555 ; free virtual = 5917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3658.023 ; gain = 780.832 ; free physical = 555 ; free virtual = 5917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    21|
|2     |LUT3 |    12|
|3     |LUT4 |    24|
|4     |LUT5 |    30|
|5     |LUT6 |    71|
|6     |FDRE |   267|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3658.023 ; gain = 780.832 ; free physical = 555 ; free virtual = 5917
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3658.023 ; gain = 610.145 ; free physical = 594 ; free virtual = 5956
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3658.031 ; gain = 780.832 ; free physical = 594 ; free virtual = 5956
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3668.992 ; gain = 0.000 ; free physical = 679 ; free virtual = 6041
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3729.758 ; gain = 0.000 ; free physical = 605 ; free virtual = 5968
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 879bb4f6
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 3729.758 ; gain = 945.574 ; free physical = 805 ; free virtual = 6167
INFO: [Common 17-1381] The checkpoint '/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.runs/CoreSight_Decode_CoreSight_L0_Decoder_1_0_synth_1/CoreSight_Decode_CoreSight_L0_Decoder_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP CoreSight_Decode_CoreSight_L0_Decoder_1_0, cache-ID = 861a1182ecd79910
INFO: [Common 17-1381] The checkpoint '/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.runs/CoreSight_Decode_CoreSight_L0_Decoder_1_0_synth_1/CoreSight_Decode_CoreSight_L0_Decoder_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CoreSight_Decode_CoreSight_L0_Decoder_1_0_utilization_synth.rpt -pb CoreSight_Decode_CoreSight_L0_Decoder_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 10 16:00:24 2022...
