// Seed: 939028951
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  if (id_1)
    always @(posedge id_1 or posedge (1)) begin
      if (id_1 * id_1 - id_1++) id_2 <= 1;
    end
  else wire id_3, id_4, id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_4
  );
  wire id_6;
  wire id_7;
endmodule
