#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0-4-ga682e13)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2480ab0 .scope module, "testshiftregister" "testshiftregister" 2 5;
 .timescale 0 0;
v0x24a23f0_0 .var "begintest", 0 0;
v0x24a24e0_0 .net "clk", 0 0, v0x24a1b30_0;  1 drivers
v0x24a2580_0 .net "dutpassed", 0 0, v0x24a1bf0_0;  1 drivers
v0x24a2650_0 .net "endtest", 0 0, v0x24a1cc0_0;  1 drivers
v0x24a2720_0 .net "parallelDataIn", 7 0, v0x24a1d60_0;  1 drivers
o0x7f8844f0d078 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x24a2860_0 .net "parallelDataOut", 7 0, o0x7f8844f0d078;  0 drivers
v0x24a2950_0 .net "parallelLoad", 0 0, v0x24a1f20_0;  1 drivers
v0x24a2a40_0 .net "peripheralClkEdge", 0 0, v0x24a1ff0_0;  1 drivers
v0x24a2b30_0 .net "serialDataIn", 0 0, v0x24a20c0_0;  1 drivers
o0x7f8844f0d138 .functor BUFZ 1, C4<z>; HiZ drive
v0x24a2c60_0 .net "serialDataOut", 0 0, o0x7f8844f0d138;  0 drivers
E_0x2469b60 .event posedge, v0x24a1cc0_0;
S_0x2480c30 .scope module, "dut" "shiftregister" 2 19, 3 9 0, S_0x2480ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "peripheralClkEdge"
    .port_info 2 /INPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataIn"
    .port_info 4 /INPUT 1 "serialDataIn"
    .port_info 5 /OUTPUT 8 "parallelDataOut"
    .port_info 6 /OUTPUT 1 "serialDataOut"
P_0x2480db0 .param/l "width" 0 3 10, +C4<00000000000000000000000000001000>;
v0x2448710_0 .net "clk", 0 0, v0x24a1b30_0;  alias, 1 drivers
v0x24a10a0_0 .net "parallelDataIn", 7 0, v0x24a1d60_0;  alias, 1 drivers
v0x24a1180_0 .net "parallelDataOut", 7 0, o0x7f8844f0d078;  alias, 0 drivers
v0x24a1270_0 .net "parallelLoad", 0 0, v0x24a1f20_0;  alias, 1 drivers
v0x24a1330_0 .net "peripheralClkEdge", 0 0, v0x24a1ff0_0;  alias, 1 drivers
v0x24a1440_0 .net "serialDataIn", 0 0, v0x24a20c0_0;  alias, 1 drivers
v0x24a1500_0 .net "serialDataOut", 0 0, o0x7f8844f0d138;  alias, 0 drivers
E_0x246b030 .event posedge, v0x2448710_0;
S_0x24a16e0 .scope module, "test" "shiftregtestbench" 2 28, 2 53 0, S_0x2480ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "begintest"
    .port_info 1 /OUTPUT 1 "endtest"
    .port_info 2 /OUTPUT 1 "dutpassed"
    .port_info 3 /INPUT 1 "serialDataOut"
    .port_info 4 /INPUT 8 "parallelDataOut"
    .port_info 5 /OUTPUT 1 "clk"
    .port_info 6 /OUTPUT 1 "peripheralClkEdge"
    .port_info 7 /OUTPUT 1 "parallelLoad"
    .port_info 8 /OUTPUT 8 "parallelDataIn"
    .port_info 9 /OUTPUT 1 "serialDataIn"
v0x24a1a50_0 .net "begintest", 0 0, v0x24a23f0_0;  1 drivers
v0x24a1b30_0 .var "clk", 0 0;
v0x24a1bf0_0 .var "dutpassed", 0 0;
v0x24a1cc0_0 .var "endtest", 0 0;
v0x24a1d60_0 .var "parallelDataIn", 7 0;
v0x24a1e50_0 .net "parallelDataOut", 7 0, o0x7f8844f0d078;  alias, 0 drivers
v0x24a1f20_0 .var "parallelLoad", 0 0;
v0x24a1ff0_0 .var "peripheralClkEdge", 0 0;
v0x24a20c0_0 .var "serialDataIn", 0 0;
v0x24a2220_0 .net "serialDataOut", 0 0, o0x7f8844f0d138;  alias, 0 drivers
E_0x246a980 .event posedge, v0x24a1a50_0;
    .scope S_0x2480c30;
T_0 ;
    %wait E_0x246b030;
    %jmp T_0;
    .thread T_0;
    .scope S_0x24a16e0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1f20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x24a1d60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a20c0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x24a16e0;
T_2 ;
    %wait E_0x246a980;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1bf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1f20_0, 0, 1;
    %pushi/vec4 146, 0, 8;
    %store/vec4 v0x24a1d60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a20c0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a20c0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a20c0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a20c0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a20c0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a20c0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a20c0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a20c0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %load/vec4 v0x24a2220_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x24a1e50_0;
    %pad/u 32;
    %cmpi/ne 73, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1bf0_0, 0, 1;
    %vpi_call 2 140 "$display", "Test Case 1 Failed" {0 0 0};
T_2.0 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %load/vec4 v0x24a2220_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x24a1e50_0;
    %pad/u 32;
    %cmpi/ne 36, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1bf0_0, 0, 1;
    %vpi_call 2 150 "$display", "Test Case 1 Failed" {0 0 0};
T_2.2 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %load/vec4 v0x24a2220_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x24a1e50_0;
    %pad/u 32;
    %cmpi/ne 18, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1bf0_0, 0, 1;
    %vpi_call 2 160 "$display", "Test Case 1 Failed" {0 0 0};
T_2.4 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %load/vec4 v0x24a2220_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x24a1e50_0;
    %pad/u 32;
    %cmpi/ne 18, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1bf0_0, 0, 1;
    %vpi_call 2 170 "$display", "Test Case 1 Failed" {0 0 0};
T_2.6 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %load/vec4 v0x24a2220_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x24a1e50_0;
    %pad/u 32;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1bf0_0, 0, 1;
    %vpi_call 2 180 "$display", "Test Case 1 Failed" {0 0 0};
T_2.8 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %load/vec4 v0x24a2220_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x24a1e50_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1bf0_0, 0, 1;
    %vpi_call 2 190 "$display", "Test Case 1 Failed" {0 0 0};
T_2.10 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %load/vec4 v0x24a2220_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x24a1e50_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1bf0_0, 0, 1;
    %vpi_call 2 200 "$display", "Test Case 1 Failed" {0 0 0};
T_2.12 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %load/vec4 v0x24a2220_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x24a1e50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1bf0_0, 0, 1;
    %vpi_call 2 210 "$display", "Test Case 1 Failed" {0 0 0};
T_2.14 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1f20_0, 0, 1;
    %pushi/vec4 59, 0, 8;
    %store/vec4 v0x24a1d60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a20c0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %load/vec4 v0x24a2220_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x24a1e50_0;
    %pad/u 32;
    %cmpi/ne 59, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1bf0_0, 0, 1;
    %vpi_call 2 242 "$display", "Test Case 2 Failed" {0 0 0};
T_2.16 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %load/vec4 v0x24a2220_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x24a1e50_0;
    %pad/u 32;
    %cmpi/ne 29, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.18, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1bf0_0, 0, 1;
    %vpi_call 2 252 "$display", "Test Case 2 Failed" {0 0 0};
T_2.18 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %load/vec4 v0x24a2220_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x24a1e50_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1bf0_0, 0, 1;
    %vpi_call 2 262 "$display", "Test Case 2 Failed" {0 0 0};
T_2.20 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %load/vec4 v0x24a2220_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x24a1e50_0;
    %pad/u 32;
    %cmpi/ne 7, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.22, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1bf0_0, 0, 1;
    %vpi_call 2 272 "$display", "Test Case 2 Failed" {0 0 0};
T_2.22 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %load/vec4 v0x24a2220_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x24a1e50_0;
    %pad/u 32;
    %cmpi/ne 3, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.24, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1bf0_0, 0, 1;
    %vpi_call 2 282 "$display", "Test Case 2 Failed" {0 0 0};
T_2.24 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %load/vec4 v0x24a2220_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x24a1e50_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.26, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1bf0_0, 0, 1;
    %vpi_call 2 292 "$display", "Test Case 2 Failed" {0 0 0};
T_2.26 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %load/vec4 v0x24a2220_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x24a1e50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.28, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1bf0_0, 0, 1;
    %vpi_call 2 302 "$display", "Test Case 2 Failed" {0 0 0};
T_2.28 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1b30_0, 0, 1;
    %load/vec4 v0x24a2220_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x24a1e50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.30, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1bf0_0, 0, 1;
    %vpi_call 2 312 "$display", "Test Case 2 Failed" {0 0 0};
T_2.30 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1cc0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x2480ab0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a23f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a23f0_0, 0, 1;
    %delay 10000, 0;
    %end;
    .thread T_3;
    .scope S_0x2480ab0;
T_4 ;
    %wait E_0x2469b60;
    %vpi_call 2 48 "$display", "DUT passed?: %b", v0x24a2580_0 {0 0 0};
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../verilog/shiftregister.t.v";
    "../verilog/shiftregister.v";
