{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 15:09:47 2017 " "Info: Processing started: Mon Jun 12 15:09:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off time_shower_vhdl -c time_shower_vhdl " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off time_shower_vhdl -c time_shower_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_shower.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file led_shower.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 led_shower " "Info: Found entity 1: led_shower" {  } { { "led_shower.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/led_shower.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_shower_vhdl.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file time_shower_vhdl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 time_shower_vhdl " "Info: Found entity 1: time_shower_vhdl" {  } { { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "time_shower_vhdl " "Info: Elaborating entity \"time_shower_vhdl\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_shower led_shower:inst " "Info: Elaborating entity \"led_shower\" for hierarchy \"led_shower:inst\"" {  } { { "time_shower_vhdl.bdf" "inst" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 32 312 512 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74247 led_shower:inst\|74247:inst5 " "Info: Elaborating entity \"74247\" for hierarchy \"led_shower:inst\|74247:inst5\"" {  } { { "led_shower.bdf" "inst5" { Schematic "F:/quartus/time_shower_vhdl/led_shower.bdf" { { 232 1408 1520 392 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "led_shower:inst\|74247:inst5 " "Info: Elaborated megafunction instantiation \"led_shower:inst\|74247:inst5\"" {  } { { "led_shower.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/led_shower.bdf" { { 232 1408 1520 392 "inst5" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74241 led_shower:inst\|74241:inst7 " "Info: Elaborating entity \"74241\" for hierarchy \"led_shower:inst\|74241:inst7\"" {  } { { "led_shower.bdf" "inst7" { Schematic "F:/quartus/time_shower_vhdl/led_shower.bdf" { { 96 1160 1264 288 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "led_shower:inst\|74241:inst7 " "Info: Elaborated megafunction instantiation \"led_shower:inst\|74241:inst7\"" {  } { { "led_shower.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/led_shower.bdf" { { 96 1160 1264 288 "inst7" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 led_shower:inst\|74138:inst2 " "Info: Elaborating entity \"74138\" for hierarchy \"led_shower:inst\|74138:inst2\"" {  } { { "led_shower.bdf" "inst2" { Schematic "F:/quartus/time_shower_vhdl/led_shower.bdf" { { 120 816 936 280 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "led_shower:inst\|74138:inst2 " "Info: Elaborated megafunction instantiation \"led_shower:inst\|74138:inst2\"" {  } { { "led_shower.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/led_shower.bdf" { { 120 816 936 280 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 led_shower:inst\|74163:inst " "Info: Elaborating entity \"74163\" for hierarchy \"led_shower:inst\|74163:inst\"" {  } { { "led_shower.bdf" "inst" { Schematic "F:/quartus/time_shower_vhdl/led_shower.bdf" { { 96 400 520 280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "led_shower:inst\|74163:inst " "Info: Elaborated megafunction instantiation \"led_shower:inst\|74163:inst\"" {  } { { "led_shower.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/led_shower.bdf" { { 96 400 520 280 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74163 led_shower:inst\|74163:inst\|f74163:sub " "Info: Elaborating entity \"f74163\" for hierarchy \"led_shower:inst\|74163:inst\|f74163:sub\"" {  } { { "74163.tdf" "sub" { Text "d:/altera/91/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "led_shower:inst\|74163:inst\|f74163:sub led_shower:inst\|74163:inst " "Info: Elaborated megafunction instantiation \"led_shower:inst\|74163:inst\|f74163:sub\", which is child of megafunction instantiation \"led_shower:inst\|74163:inst\"" {  } { { "74163.tdf" "" { Text "d:/altera/91/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } } { "led_shower.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/led_shower.bdf" { { 96 400 520 280 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7404 led_shower:inst\|7404:inst8 " "Info: Elaborating entity \"7404\" for hierarchy \"led_shower:inst\|7404:inst8\"" {  } { { "led_shower.bdf" "inst8" { Schematic "F:/quartus/time_shower_vhdl/led_shower.bdf" { { 56 552 600 88 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "led_shower:inst\|7404:inst8 " "Info: Elaborated megafunction instantiation \"led_shower:inst\|7404:inst8\"" {  } { { "led_shower.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/led_shower.bdf" { { 56 552 600 88 "inst8" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7408 led_shower:inst\|7408:inst6 " "Info: Elaborating entity \"7408\" for hierarchy \"led_shower:inst\|7408:inst6\"" {  } { { "led_shower.bdf" "inst6" { Schematic "F:/quartus/time_shower_vhdl/led_shower.bdf" { { 152 616 680 192 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "led_shower:inst\|7408:inst6 " "Info: Elaborated megafunction instantiation \"led_shower:inst\|7408:inst6\"" {  } { { "led_shower.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/led_shower.bdf" { { 152 616 680 192 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"led_shower:inst\|74247:inst5\|27\" " "Warning: Converted tri-state node feeding \"led_shower:inst\|74247:inst5\|27\" into a selector" {  } { { "74247.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/74247.bdf" { { 616 728 792 656 "27" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"led_shower:inst\|74247:inst5\|41\" " "Warning: Converted tri-state node feeding \"led_shower:inst\|74247:inst5\|41\" into a selector" {  } { { "74247.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/74247.bdf" { { 1016 728 792 1056 "41" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"led_shower:inst\|74247:inst5\|39\" " "Warning: Converted tri-state node feeding \"led_shower:inst\|74247:inst5\|39\" into a selector" {  } { { "74247.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/74247.bdf" { { 936 728 792 976 "39" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"led_shower:inst\|74247:inst5\|40\" " "Warning: Converted tri-state node feeding \"led_shower:inst\|74247:inst5\|40\" into a selector" {  } { { "74247.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/74247.bdf" { { 976 728 792 1016 "40" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IFTM_CARRY_SINGLE_TO_DOUBLE" "1 " "Info: Converted 1 single input CARRY primitives to CARRY_SUM primitives" {  } {  } 0 0 "Converted %1!d! single input CARRY primitives to CARRY_SUM primitives" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Info: Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Info: Implemented 25 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Info: Implemented 33 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 15:09:49 2017 " "Info: Processing ended: Mon Jun 12 15:09:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 15:09:49 2017 " "Info: Processing started: Mon Jun 12 15:09:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off time_shower_vhdl -c time_shower_vhdl " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off time_shower_vhdl -c time_shower_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "time_shower_vhdl EPM570T100C5 " "Info: Selected device EPM570T100C5 for design \"time_shower_vhdl\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Info: Device EPM240T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "Critical Warning: No exact pin location assignment(s) for 38 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[6\] " "Info: Pin d\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { d[6] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 120 568 744 136 "d\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 270 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[5\] " "Info: Pin d\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { d[5] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 120 568 744 136 "d\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 271 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[4\] " "Info: Pin d\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { d[4] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 120 568 744 136 "d\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 272 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[3\] " "Info: Pin d\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { d[3] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 120 568 744 136 "d\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 273 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[2\] " "Info: Pin d\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { d[2] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 120 568 744 136 "d\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 274 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[1\] " "Info: Pin d\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { d[1] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 120 568 744 136 "d\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 275 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[0\] " "Info: Pin d\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { d[0] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 120 568 744 136 "d\[6..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 276 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[5\] " "Info: Pin w\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { w[5] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 80 568 744 96 "w\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 308 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[4\] " "Info: Pin w\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { w[4] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 80 568 744 96 "w\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 309 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[3\] " "Info: Pin w\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { w[3] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 80 568 744 96 "w\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 310 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[2\] " "Info: Pin w\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { w[2] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 80 568 744 96 "w\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 311 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[1\] " "Info: Pin w\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { w[1] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 80 568 744 96 "w\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 312 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[0\] " "Info: Pin w\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { w[0] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 80 568 744 96 "w\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 313 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q2\[3\] " "Info: Pin q2\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { q2[3] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 120 56 224 136 "q2\[3..0\]" "" } { 112 224 312 128 "q2\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 288 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q1\[3\] " "Info: Pin q1\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { q1[3] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 80 56 224 96 "q1\[3..0\]" "" } { 72 224 312 88 "q1\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 284 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q4\[3\] " "Info: Pin q4\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { q4[3] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 200 56 224 216 "q4\[3..0\]" "" } { 192 224 312 208 "q4\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 296 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q3\[3\] " "Info: Pin q3\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { q3[3] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 160 56 224 176 "q3\[3..0\]" "" } { 152 224 312 168 "q3\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 292 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q6\[3\] " "Info: Pin q6\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { q6[3] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 280 56 224 296 "q6\[3..0\]" "" } { 272 224 312 288 "q6\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 304 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q5\[3\] " "Info: Pin q5\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { q5[3] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 240 56 224 256 "q5\[3..0\]" "" } { 232 224 312 248 "q5\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 300 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q1\[2\] " "Info: Pin q1\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { q1[2] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 80 56 224 96 "q1\[3..0\]" "" } { 72 224 312 88 "q1\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 285 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q2\[2\] " "Info: Pin q2\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { q2[2] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 120 56 224 136 "q2\[3..0\]" "" } { 112 224 312 128 "q2\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 289 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q3\[2\] " "Info: Pin q3\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { q3[2] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 160 56 224 176 "q3\[3..0\]" "" } { 152 224 312 168 "q3\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 293 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q4\[2\] " "Info: Pin q4\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { q4[2] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 200 56 224 216 "q4\[3..0\]" "" } { 192 224 312 208 "q4\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 297 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q5\[2\] " "Info: Pin q5\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { q5[2] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 240 56 224 256 "q5\[3..0\]" "" } { 232 224 312 248 "q5\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 301 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q6\[2\] " "Info: Pin q6\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { q6[2] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 280 56 224 296 "q6\[3..0\]" "" } { 272 224 312 288 "q6\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 305 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q2\[1\] " "Info: Pin q2\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { q2[1] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 120 56 224 136 "q2\[3..0\]" "" } { 112 224 312 128 "q2\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 290 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q1\[1\] " "Info: Pin q1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { q1[1] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 80 56 224 96 "q1\[3..0\]" "" } { 72 224 312 88 "q1\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 286 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q4\[1\] " "Info: Pin q4\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { q4[1] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 200 56 224 216 "q4\[3..0\]" "" } { 192 224 312 208 "q4\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 298 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q3\[1\] " "Info: Pin q3\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { q3[1] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 160 56 224 176 "q3\[3..0\]" "" } { 152 224 312 168 "q3\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 294 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q6\[1\] " "Info: Pin q6\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { q6[1] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 280 56 224 296 "q6\[3..0\]" "" } { 272 224 312 288 "q6\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 306 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q5\[1\] " "Info: Pin q5\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { q5[1] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 240 56 224 256 "q5\[3..0\]" "" } { 232 224 312 248 "q5\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 302 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q2\[0\] " "Info: Pin q2\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { q2[0] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 120 56 224 136 "q2\[3..0\]" "" } { 112 224 312 128 "q2\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 291 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q1\[0\] " "Info: Pin q1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { q1[0] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 80 56 224 96 "q1\[3..0\]" "" } { 72 224 312 88 "q1\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 287 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q4\[0\] " "Info: Pin q4\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { q4[0] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 200 56 224 216 "q4\[3..0\]" "" } { 192 224 312 208 "q4\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 299 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q3\[0\] " "Info: Pin q3\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { q3[0] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 160 56 224 176 "q3\[3..0\]" "" } { 152 224 312 168 "q3\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 295 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q6\[0\] " "Info: Pin q6\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { q6[0] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 280 56 224 296 "q6\[3..0\]" "" } { 272 224 312 288 "q6\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 307 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q5\[0\] " "Info: Pin q5\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { q5[0] } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 240 56 224 256 "q5\[3..0\]" "" } { 232 224 312 248 "q5\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 303 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 40 56 224 56 "clk" "" } { 32 224 312 48 "clk" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/time_shower_vhdl/" 0 { } { { 0 { 0 ""} 0 320 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 40 56 224 56 "clk" "" } { 32 224 312 48 "clk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "37 unused 3.3V 24 13 0 " "Info: Number of I/O pins in group: 37 (unused VREF, 3.3V VCCIO, 24 input, 13 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 35 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 40 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "11.609 ns register pin " "Info: Estimated most critical path is register to pin delay of 11.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_shower:inst\|74163:inst\|f74163:sub\|111 1 REG LAB_X12_Y7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X12_Y7; Fanout = 9; REG Node = 'led_shower:inst\|74163:inst\|f74163:sub\|111'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_shower:inst|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.200 ns) 1.360 ns led_shower:inst\|74138:inst2\|15~5 2 COMB LAB_X12_Y7 5 " "Info: 2: + IC(1.160 ns) + CELL(0.200 ns) = 1.360 ns; Loc. = LAB_X12_Y7; Fanout = 5; COMB Node = 'led_shower:inst\|74138:inst2\|15~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { led_shower:inst|74163:inst|f74163:sub|111 led_shower:inst|74138:inst2|15~5 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.740 ns) 3.608 ns led_shower:inst\|A~2 3 COMB LAB_X9_Y7 1 " "Info: 3: + IC(1.508 ns) + CELL(0.740 ns) = 3.608 ns; Loc. = LAB_X9_Y7; Fanout = 1; COMB Node = 'led_shower:inst\|A~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { led_shower:inst|74138:inst2|15~5 led_shower:inst|A~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.511 ns) 4.791 ns led_shower:inst\|A~3 4 COMB LAB_X9_Y7 7 " "Info: 4: + IC(0.672 ns) + CELL(0.511 ns) = 4.791 ns; Loc. = LAB_X9_Y7; Fanout = 7; COMB Node = 'led_shower:inst\|A~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { led_shower:inst|A~2 led_shower:inst|A~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.511 ns) 6.397 ns led_shower:inst\|74247:inst5\|83~0 5 COMB LAB_X8_Y7 1 " "Info: 5: + IC(1.095 ns) + CELL(0.511 ns) = 6.397 ns; Loc. = LAB_X8_Y7; Fanout = 1; COMB Node = 'led_shower:inst\|74247:inst5\|83~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { led_shower:inst|A~3 led_shower:inst|74247:inst5|83~0 } "NODE_NAME" } } { "74247.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/74247.bdf" { { 552 848 912 656 "83" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.890 ns) + CELL(2.322 ns) 11.609 ns d\[3\] 6 PIN PIN_17 0 " "Info: 6: + IC(2.890 ns) + CELL(2.322 ns) = 11.609 ns; Loc. = PIN_17; Fanout = 0; PIN Node = 'd\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.212 ns" { led_shower:inst|74247:inst5|83~0 d[3] } "NODE_NAME" } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 120 568 744 136 "d\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.284 ns ( 36.90 % ) " "Info: Total cell delay = 4.284 ns ( 36.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.325 ns ( 63.10 % ) " "Info: Total interconnect delay = 7.325 ns ( 63.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.609 ns" { led_shower:inst|74163:inst|f74163:sub|111 led_shower:inst|74138:inst2|15~5 led_shower:inst|A~2 led_shower:inst|A~3 led_shower:inst|74247:inst5|83~0 d[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/quartus/time_shower_vhdl/time_shower_vhdl.fit.smsg " "Info: Generated suppressed messages file F:/quartus/time_shower_vhdl/time_shower_vhdl.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "276 " "Info: Peak virtual memory: 276 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 15:09:50 2017 " "Info: Processing ended: Mon Jun 12 15:09:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 15:09:51 2017 " "Info: Processing started: Mon Jun 12 15:09:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off time_shower_vhdl -c time_shower_vhdl " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off time_shower_vhdl -c time_shower_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 15:09:51 2017 " "Info: Processing ended: Mon Jun 12 15:09:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 15:09:52 2017 " "Info: Processing started: Mon Jun 12 15:09:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off time_shower_vhdl -c time_shower_vhdl " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off time_shower_vhdl -c time_shower_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 40 56 224 56 "clk" "" } { 32 224 312 48 "clk" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register led_shower:inst\|74163:inst\|f74163:sub\|34 register led_shower:inst\|74163:inst\|f74163:sub\|111 200.36 MHz 4.991 ns Internal " "Info: Clock \"clk\" has Internal fmax of 200.36 MHz between source register \"led_shower:inst\|74163:inst\|f74163:sub\|34\" and destination register \"led_shower:inst\|74163:inst\|f74163:sub\|111\" (period= 4.991 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.282 ns + Longest register register " "Info: + Longest register to register delay is 4.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_shower:inst\|74163:inst\|f74163:sub\|34 1 REG LC_X12_Y7_N5 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y7_N5; Fanout = 10; REG Node = 'led_shower:inst\|74163:inst\|f74163:sub\|34'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_shower:inst|74163:inst|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.314 ns) + CELL(0.740 ns) 2.054 ns led_shower:inst\|7408:inst6\|4~1 2 COMB LC_X11_Y7_N2 2 " "Info: 2: + IC(1.314 ns) + CELL(0.740 ns) = 2.054 ns; Loc. = LC_X11_Y7_N2; Fanout = 2; COMB Node = 'led_shower:inst\|7408:inst6\|4~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.054 ns" { led_shower:inst|74163:inst|f74163:sub|34 led_shower:inst|7408:inst6|4~1 } "NODE_NAME" } } { "7408.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/7408.bdf" { { 160 296 360 200 "4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(1.061 ns) 4.282 ns led_shower:inst\|74163:inst\|f74163:sub\|111 3 REG LC_X12_Y7_N6 9 " "Info: 3: + IC(1.167 ns) + CELL(1.061 ns) = 4.282 ns; Loc. = LC_X12_Y7_N6; Fanout = 9; REG Node = 'led_shower:inst\|74163:inst\|f74163:sub\|111'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.228 ns" { led_shower:inst|7408:inst6|4~1 led_shower:inst|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.801 ns ( 42.06 % ) " "Info: Total cell delay = 1.801 ns ( 42.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.481 ns ( 57.94 % ) " "Info: Total interconnect delay = 2.481 ns ( 57.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.282 ns" { led_shower:inst|74163:inst|f74163:sub|34 led_shower:inst|7408:inst6|4~1 led_shower:inst|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.282 ns" { led_shower:inst|74163:inst|f74163:sub|34 {} led_shower:inst|7408:inst6|4~1 {} led_shower:inst|74163:inst|f74163:sub|111 {} } { 0.000ns 1.314ns 1.167ns } { 0.000ns 0.740ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 3 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 40 56 224 56 "clk" "" } { 32 224 312 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns led_shower:inst\|74163:inst\|f74163:sub\|111 2 REG LC_X12_Y7_N6 9 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y7_N6; Fanout = 9; REG Node = 'led_shower:inst\|74163:inst\|f74163:sub\|111'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk led_shower:inst|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk led_shower:inst|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} led_shower:inst|74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 3 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 40 56 224 56 "clk" "" } { 32 224 312 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns led_shower:inst\|74163:inst\|f74163:sub\|34 2 REG LC_X12_Y7_N5 10 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y7_N5; Fanout = 10; REG Node = 'led_shower:inst\|74163:inst\|f74163:sub\|34'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk led_shower:inst|74163:inst|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk led_shower:inst|74163:inst|f74163:sub|34 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} led_shower:inst|74163:inst|f74163:sub|34 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk led_shower:inst|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} led_shower:inst|74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk led_shower:inst|74163:inst|f74163:sub|34 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} led_shower:inst|74163:inst|f74163:sub|34 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.282 ns" { led_shower:inst|74163:inst|f74163:sub|34 led_shower:inst|7408:inst6|4~1 led_shower:inst|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.282 ns" { led_shower:inst|74163:inst|f74163:sub|34 {} led_shower:inst|7408:inst6|4~1 {} led_shower:inst|74163:inst|f74163:sub|111 {} } { 0.000ns 1.314ns 1.167ns } { 0.000ns 0.740ns 1.061ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk led_shower:inst|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} led_shower:inst|74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk led_shower:inst|74163:inst|f74163:sub|34 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} led_shower:inst|74163:inst|f74163:sub|34 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk d\[2\] led_shower:inst\|74163:inst\|f74163:sub\|111 17.524 ns register " "Info: tco from clock \"clk\" to destination pin \"d\[2\]\" through register \"led_shower:inst\|74163:inst\|f74163:sub\|111\" is 17.524 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 3 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 40 56 224 56 "clk" "" } { 32 224 312 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns led_shower:inst\|74163:inst\|f74163:sub\|111 2 REG LC_X12_Y7_N6 9 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y7_N6; Fanout = 9; REG Node = 'led_shower:inst\|74163:inst\|f74163:sub\|111'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk led_shower:inst|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk led_shower:inst|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} led_shower:inst|74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.467 ns + Longest register pin " "Info: + Longest register to pin delay is 13.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_shower:inst\|74163:inst\|f74163:sub\|111 1 REG LC_X12_Y7_N6 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y7_N6; Fanout = 9; REG Node = 'led_shower:inst\|74163:inst\|f74163:sub\|111'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_shower:inst|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.914 ns) 1.967 ns led_shower:inst\|74138:inst2\|15~0 2 COMB LC_X12_Y7_N9 5 " "Info: 2: + IC(1.053 ns) + CELL(0.914 ns) = 1.967 ns; Loc. = LC_X12_Y7_N9; Fanout = 5; COMB Node = 'led_shower:inst\|74138:inst2\|15~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.967 ns" { led_shower:inst|74163:inst|f74163:sub|111 led_shower:inst|74138:inst2|15~0 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.799 ns) + CELL(0.740 ns) 4.506 ns led_shower:inst\|B~0 3 COMB LC_X9_Y7_N1 1 " "Info: 3: + IC(1.799 ns) + CELL(0.740 ns) = 4.506 ns; Loc. = LC_X9_Y7_N1; Fanout = 1; COMB Node = 'led_shower:inst\|B~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { led_shower:inst|74138:inst2|15~0 led_shower:inst|B~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.740 ns) 5.957 ns led_shower:inst\|B~3 4 COMB LC_X9_Y7_N8 7 " "Info: 4: + IC(0.711 ns) + CELL(0.740 ns) = 5.957 ns; Loc. = LC_X9_Y7_N8; Fanout = 7; COMB Node = 'led_shower:inst\|B~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { led_shower:inst|B~0 led_shower:inst|B~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.030 ns) + CELL(0.511 ns) 8.498 ns led_shower:inst\|74247:inst5\|82~0 5 COMB LC_X9_Y7_N4 1 " "Info: 5: + IC(2.030 ns) + CELL(0.511 ns) = 8.498 ns; Loc. = LC_X9_Y7_N4; Fanout = 1; COMB Node = 'led_shower:inst\|74247:inst5\|82~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.541 ns" { led_shower:inst|B~3 led_shower:inst|74247:inst5|82~0 } "NODE_NAME" } } { "74247.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/74247.bdf" { { 416 848 912 456 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.647 ns) + CELL(2.322 ns) 13.467 ns d\[2\] 6 PIN PIN_61 0 " "Info: 6: + IC(2.647 ns) + CELL(2.322 ns) = 13.467 ns; Loc. = PIN_61; Fanout = 0; PIN Node = 'd\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.969 ns" { led_shower:inst|74247:inst5|82~0 d[2] } "NODE_NAME" } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 120 568 744 136 "d\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.227 ns ( 38.81 % ) " "Info: Total cell delay = 5.227 ns ( 38.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.240 ns ( 61.19 % ) " "Info: Total interconnect delay = 8.240 ns ( 61.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.467 ns" { led_shower:inst|74163:inst|f74163:sub|111 led_shower:inst|74138:inst2|15~0 led_shower:inst|B~0 led_shower:inst|B~3 led_shower:inst|74247:inst5|82~0 d[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.467 ns" { led_shower:inst|74163:inst|f74163:sub|111 {} led_shower:inst|74138:inst2|15~0 {} led_shower:inst|B~0 {} led_shower:inst|B~3 {} led_shower:inst|74247:inst5|82~0 {} d[2] {} } { 0.000ns 1.053ns 1.799ns 0.711ns 2.030ns 2.647ns } { 0.000ns 0.914ns 0.740ns 0.740ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk led_shower:inst|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} led_shower:inst|74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.467 ns" { led_shower:inst|74163:inst|f74163:sub|111 led_shower:inst|74138:inst2|15~0 led_shower:inst|B~0 led_shower:inst|B~3 led_shower:inst|74247:inst5|82~0 d[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.467 ns" { led_shower:inst|74163:inst|f74163:sub|111 {} led_shower:inst|74138:inst2|15~0 {} led_shower:inst|B~0 {} led_shower:inst|B~3 {} led_shower:inst|74247:inst5|82~0 {} d[2] {} } { 0.000ns 1.053ns 1.799ns 0.711ns 2.030ns 2.647ns } { 0.000ns 0.914ns 0.740ns 0.740ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "q1\[0\] d\[1\] 13.864 ns Longest " "Info: Longest tpd from source pin \"q1\[0\]\" to destination pin \"d\[1\]\" is 13.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns q1\[0\] 1 PIN PIN_52 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_52; Fanout = 1; PIN Node = 'q1\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q1[0] } "NODE_NAME" } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 80 56 224 96 "q1\[3..0\]" "" } { 72 224 312 88 "q1\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.286 ns) + CELL(0.511 ns) 4.929 ns led_shower:inst\|A~0 2 COMB LC_X9_Y7_N5 1 " "Info: 2: + IC(3.286 ns) + CELL(0.511 ns) = 4.929 ns; Loc. = LC_X9_Y7_N5; Fanout = 1; COMB Node = 'led_shower:inst\|A~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.797 ns" { q1[0] led_shower:inst|A~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.914 ns) 6.548 ns led_shower:inst\|A~3 3 COMB LC_X9_Y7_N3 7 " "Info: 3: + IC(0.705 ns) + CELL(0.914 ns) = 6.548 ns; Loc. = LC_X9_Y7_N3; Fanout = 7; COMB Node = 'led_shower:inst\|A~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { led_shower:inst|A~0 led_shower:inst|A~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.914 ns) 9.247 ns led_shower:inst\|74247:inst5\|81~0 4 COMB LC_X6_Y7_N2 1 " "Info: 4: + IC(1.785 ns) + CELL(0.914 ns) = 9.247 ns; Loc. = LC_X6_Y7_N2; Fanout = 1; COMB Node = 'led_shower:inst\|74247:inst5\|81~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { led_shower:inst|A~3 led_shower:inst|74247:inst5|81~0 } "NODE_NAME" } } { "74247.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/74247.bdf" { { 256 848 912 328 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.295 ns) + CELL(2.322 ns) 13.864 ns d\[1\] 5 PIN PIN_7 0 " "Info: 5: + IC(2.295 ns) + CELL(2.322 ns) = 13.864 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'd\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.617 ns" { led_shower:inst|74247:inst5|81~0 d[1] } "NODE_NAME" } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 120 568 744 136 "d\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.793 ns ( 41.78 % ) " "Info: Total cell delay = 5.793 ns ( 41.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.071 ns ( 58.22 % ) " "Info: Total interconnect delay = 8.071 ns ( 58.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.864 ns" { q1[0] led_shower:inst|A~0 led_shower:inst|A~3 led_shower:inst|74247:inst5|81~0 d[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.864 ns" { q1[0] {} q1[0]~combout {} led_shower:inst|A~0 {} led_shower:inst|A~3 {} led_shower:inst|74247:inst5|81~0 {} d[1] {} } { 0.000ns 0.000ns 3.286ns 0.705ns 1.785ns 2.295ns } { 0.000ns 1.132ns 0.511ns 0.914ns 0.914ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 15:09:52 2017 " "Info: Processing ended: Mon Jun 12 15:09:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Info: Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
