<style type='text/css'>/*<![CDATA[*/
div.rbtoc1759724872418 {padding: 0px;}
div.rbtoc1759724872418 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759724872418 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759724872418'>
<ul class='toc-indentation'>
<li><a href='#CCPInterfaces-Overview'>Overview</a></li>
<li><a href='#CCPInterfaces-StimulusDescription'>Stimulus Description</a></li>
<li><a href='#CCPInterfaces-FunctionalCheckandCoverage'>Functional Check and Coverage</a>
<ul class='toc-indentation'>
<li><a href='#CCPInterfaces-CommandCtrlInterface'>CommandCtrl Interface</a>
<ul class='toc-indentation'>
<li><a href='#CCPInterfaces-ToCCP'>To CCP</a>
<ul class='toc-indentation'>
<li><a href='#CCPInterfaces-Functionalcheckandcoverage'>Functional check and coverage</a></li>
</ul>
</li>
<li><a href='#CCPInterfaces-FromCCP'>From CCP</a>
<ul class='toc-indentation'>
<li><a href='#CCPInterfaces-Functionalcheckandcoverage.1'>Functional check and coverage</a></li>
</ul>
</li>
</ul>
</li>
<li><a href='#CCPInterfaces-DataInInterface'>DataIn Interface</a>
<ul class='toc-indentation'>
<li><a href='#CCPInterfaces-WriteInterface'>Write Interface</a></li>
<li><a href='#CCPInterfaces-FillInterface'>Fill Interface</a>
<ul class='toc-indentation'>
<li><a href='#CCPInterfaces-FillCtrlInterface'>Fill Ctrl Interface</a></li>
<li><a href='#CCPInterfaces-FillDataInterface'>Fill Data Interface</a></li>
</ul>
</li>
</ul>
</li>
<li><a href='#CCPInterfaces-CacheDataOutInterface'>CacheDataOut Interface</a>
<ul class='toc-indentation'>
<li><a href='#CCPInterfaces-ReadResponseInterface'>Read Response Interface</a></li>
<li><a href='#CCPInterfaces-EvictInterface'>Evict Interface</a></li>
</ul>
</li>
<li><a href='#CCPInterfaces-CSR/DebugInterface'>CSR/Debug Interface</a></li>
</ul>
</li>
</ul>
</div><h1 id="CCPInterfaces-Overview">Overview</h1><p>Reference Documents: </p><p>CCP Micro-Architecture Specification: <a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/312836145" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/312836145</a> </p><p>IOAIU Micro-Architecture Specification: <a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/208666703/Ncore+3.6+IO-AIU+Micro-Architecture+Specification" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/208666703/Ncore+3.6+IO-AIU+Micro-Architecture+Specification</a> </p><p>proxyCache Architecture Specification:  <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs" data-linked-resource-id="16160456" data-linked-resource-version="110" data-linked-resource-type="page">Arch Ncore 3.4 Docs</a>  <a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Proxy%20Cache%20update%20Architecture%20Specification.pdf?version=14&amp;modificationDate=1665787531035&amp;cacheVersion=1&amp;api=v2" rel="nofollow">https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore Proxy Cache update Architecture Specification.pdf?version=14&amp;modificationDate=1665787531035&amp;cacheVersion=1&amp;api=v2</a></p><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" width="680" src="https://arterisip.atlassian.net/wiki/download/attachments/81494017/Testplan_CCP.png?api=v2"></span><h1 id="CCPInterfaces-StimulusDescription">Stimulus Description</h1><p>Since we are looking at interfaces of an internal block within IOAIU, the CCP block. Refer to nativeInterface:AXI4 for Stimulus Description. In general stimulus on nativeInterface:AXI4 should be allocating reads (identified by arcache[2]=1) and allocating writes (identified by awcache[3]=1) </p><h1 id="CCPInterfaces-FunctionalCheckandCoverage">Functional Check and Coverage</h1><h2 id="CCPInterfaces-CommandCtrlInterface">CommandCtrl Interface</h2><h3 id="CCPInterfaces-ToCCP">To CCP</h3><h4 id="CCPInterfaces-Functionalcheckandcoverage">Functional check and coverage </h4><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="b325bebf-d8bf-4b20-bc55-fd827e432515" class="confluenceTable"><colgroup><col style="width: 358.0px;"/><col style="width: 139.0px;"/><col style="width: 318.0px;"/><col style="width: 148.0px;"/><col style="width: 91.0px;"/><col style="width: 143.0px;"/><col style="width: 123.0px;"/><col style="width: 184.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check the following signals match an outstanding txn in ottq that has isIoCacheTagPipelineNeeded asserted</p><p>ctrl_op_address_p0, ctrl_op_security_p0 if (ctrl_op_valid_p0==1)</p></td><td class="confluenceTd"><p>CCP Micro-Architecture Specification</p><p>IOAIU Micro-Architecture Specification</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPCtrlPkt.MatchingTxn</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check ctrl_op_allocate_p2</p><p>allocate attribute of the transaction</p><p /></td><td class="confluenceTd"><p>CCP Micro-Architecture Specification</p><p>Table 2 CCP command interface signals</p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Proxy%20Cache%20update%20Architecture%20Specification.pdf?version=14&amp;modificationDate=1665787531035&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Proxy Cache update Architecture Specification.pdf</a></p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPCtrlPkt.Allocate</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check ctrl_op_read_data_p2 was asserted in following cases:</p><ol start="1"><li><p>txn for which ccp_rd_rsp_pkt would be expected</p></li><li><p>txn for which ccp_evict_chnl would be expected</p></li></ol><p>when set, data is read from cache for the current transaction. </p></td><td class="confluenceTd"><p>CCP Micro-Architecture Specification</p><p>Table 2 CCP command interface signals</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPCtrlPkt.RdData</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p><p /></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check ctrl_op_write_data_p2 is asserted on ccp_ctrl_pkt when wr_data_chnl pkt is seen</p><p>when set, data is written to the cache for the current transaction. </p></td><td class="confluenceTd"><p>CCP Micro-Architecture Specification</p><p>Table 2 CCP command interface signals</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPCtrlPkt.WrData</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check ctrl_op_port_sel_p2</p><p>1: route output data to evict port</p><p>0: route output data to read response port </p></td><td class="confluenceTd"><p>CCP Micro-Architecture Specification</p><p>Table 2 CCP command interface signals</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPCtrlPkt.PortSelEvict</p><p>#Check.IOAIU.CCPCtrlPkt.PortSelSnoopData</p><p>#Check.IOAIU.CCPCtrlPkt.PortSelCacheHit</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Check ctrl_op_bypass_p2</p><p>Set one to bypass data on write port to evict port or read response port selectable by ctrl_op_port_sel_p2.</p></td><td class="confluenceTd"><p>CCP Micro-Architecture Specification</p><p>Table 2 CCP command interface signals</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPCtrlPkt.Bypass</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>Low</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check ctrl_op_rp_update_p2</p><p>Set to update the replacement policy</p><p /></td><td class="confluenceTd"><p>CCP Micro-Architecture Specification</p><p>Table 2 CCP command interface signals</p><p>IOAIU Micro-Architecture Specification</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPCtrlPkt.RPUpdate</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check ctrl_op_tag_state_update_p2</p><p>Set to update the state and tag array</p></td><td class="confluenceTd"><p>CCP Micro-Architecture Specification</p><p /></td><td class="confluenceTd"><p>#Check.IOAIU.CCPCtrlPkt.TagStateUpdate</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check ctrl_op_state_p2[]</p><p>Set the new value of state, valid only when ctrl_op_tag_state_update_p2 is set.</p><p>A value of zero indicates the cacheline state is invalid.</p><p>A value of non-zero indicates the cacheline state is valid</p></td><td class="confluenceTd"><p>CCP Micro-Architecture Specification</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPCtrlPkt.TagStateUp_State</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check ctrl_op_burst_len_p2[]</p></td><td class="confluenceTd"><p>CCP Micro-Architecture Specification</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Low</p></td><td class="confluenceTd"><p>Not started</p><p>Add Jira to have this information and add checks</p><p>can be 1, 2, 4, 8</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Can be 1, 2, 4, 8 </p></td></tr><tr><td class="confluenceTd"><p>Check ctrl_op_setway_debug_p2</p><p>Identifies the operation as a set way operation for maintenance operation (address is a dummy address which matched the Index from CSR).</p></td><td class="confluenceTd"><p>CCP Micro-Architecture Specification</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPCtrlPkt.SetWayDebug</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check ctrl_op_ways_busy_vec_p2[]</p><p>All fill_pending_ways</p><p>Cover ctrl_op_ways_busy_vec_p2[]</p></td><td class="confluenceTd"><p>CCP Micro-Architecture Specification</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPCtrlPkt.BusyVec</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Partially Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>add burst allocating transactions to same set sequence to stress this. </p></td></tr><tr><td class="confluenceTd"><p>Check ctrl_op_ways_stale_vec_p2[]</p><p>This is a subset of all fill pending ways. It does not include ways where only the state is being updated and the tag will remain the same i.e. upgrade cases.</p><p>Cover ctrl_op_ways_stale_vec_p2[]</p></td><td class="confluenceTd"><p>CCP Micro-Architecture Specification</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>Low</p></td><td class="confluenceTd"><p>Not Started</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover that all ways are busy when a allocating op misses in cache</p></td><td class="confluenceTd"><p>CCP Micro-Architecture Specification</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Low</p></td><td class="confluenceTd"><p>Not Started</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>in this case the op is converted into non-allocating by asserting nack_no_alloc</p></td></tr><tr><td class="confluenceTd"><p>Cover back to back allocating txns to the same address </p><ol start="1"><li><p>with correctable errors on both</p></li><li><p>correctable error on first and not on second</p></li><li><p>correctable error on second and not on first</p></li><li><p>with no correctable errors</p></li></ol></td><td class="confluenceTd"><p>CCP Micro-Architecture Specification</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CCPCtrlPkt.b2bAlloc_same_addr</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>stress test that sticks to just one way- allocating misses/hits. </p></td></tr><tr><td class="confluenceTd"><p>Cover back to back allocating txns to the same set, different address </p><ol start="1"><li><p>with correctable errors on both</p></li><li><p>correctable error on first and not on second</p></li><li><p>correctable error on second and not on first</p></li><li><p>with no correctable errors</p></li></ol></td><td class="confluenceTd"><p>CCP Micro-Architecture Specification</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CCPCtrlPkt.b2bAlloc_same_index</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1st one</p><p /><p>2nd one is correctable error. </p></td></tr><tr><td class="confluenceTd"><p>Cover allocating_way, hit_way, eviction_way</p></td><td class="confluenceTd"><p>CCP Micro-Architecture Specification</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CCPCtrlPkt.AllocMissWay</p><p>#Cover.IOAIU.CCPCtrlPkt.HitWay</p><p>#Cover.IOAIU.CCPCtrlPkt.EvictWay</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check for error scenarios {illegalNSAccess, coherentDIIAccess, illegalCSRAccess, illegalOpToRegion}, IOAIU drives alloc, tagstateup, rp_update to 0</p></td><td class="confluenceTd"><p>IOAIU uArch specification </p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPCtrlPkt.ErrorScenario</p></td><td class="confluenceTd"><p>ioaiu_scoreboard</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h3 id="CCPInterfaces-FromCCP">From CCP</h3><h4 id="CCPInterfaces-Functionalcheckandcoverage.1">Functional check and coverage </h4><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="bf987252-03d2-46ef-a745-de6b3952c691" class="confluenceTable"><colgroup><col style="width: 271.0px;"/><col style="width: 111.0px;"/><col style="width: 196.0px;"/><col style="width: 178.0px;"/><col style="width: 187.0px;"/><col style="width: 187.0px;"/><col style="width: 187.0px;"/><col style="width: 187.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check cache_current_state_p2 against the cache-model</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx</a></p><p>Table 2 CCP command interface signals</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPCtrlPkt.CurrState</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check cache_set_index_p2 against DV. </p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx</a> </p><p>Table 2 CCP command interface signals</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPCtrlPkt.SetIndex</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check cache_alloc_way_vector_p2 (PLRU)</p><p>Cover cache_alloc_way_vector_p2 that all ways are allocated at some point.</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx</a></p><p>Table 2 CCP command interface signals</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPCtrlPkt.plruAllocWay</p><p>#Cover.IOAIU.CCPCtrlPkt.AllocMissWay</p><p /></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p><p>ccp_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>cache_hit_way_vector_p2</p><p>Check that hit-way matches the cache-model.</p><p>Cover that all hit-ways are covered</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx</a></p><p>Table 2 CCP command interface signals</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CCPCtrlPkt.HitWay</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>cache_evict_valid_p2</p><p>cache_evict_address_p2</p><p>cache_evict_security_p2</p><p>cache_evict_state_p2</p><p>Check the evict txn attributes against the cache-model</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx</a></p><p>Table 2 CCP command interface signals</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPCtrlPkt.Eviction</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover cache_nack_uce_p2</p><p>ECC error indication, set for uncorrectable error from Tag or RP array is detected.</p><p>Cover this signal. </p><p>Check that it is asserted for tag uncorrectable error injection tests</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx</a></p><p>Table 2 CCP command interface signals</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CCPCtrlPkt.tagUnCorrectableErr</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Partially Done</p><p>we dont have RP array error injection tests</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>Confirm that error injection tests are not needed for RP array?</p></td></tr><tr><td class="confluenceTd"><p>Cover cache_nack_p2</p><p>If set the ctrl logic should replay the transaction. (this is set if CCP is not able to make forward progress due to data flow control)</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx</a></p><p>Table 2 CCP command interface signals</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CCPCtrlPkt.Nack</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p><p /></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover cache_nack_ce_p2 (for SECDED configs)</p><p>Asserted for correctable error detected.</p><p>Operations in P0 &amp; P1 are flushed, operation in P2 stalls for 2 cycle and then makes forward progress. This is a pulse.</p><p>If this signal is asserted external logic should ignore all other signals.</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx</a></p><p>Table 2 CCP command interface signals</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CCPCtrlPkt.tagCorrectableErr</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>cache_nack_no_allocate_p2</p><p>Set with cache_nack_p2 signal if a way could not be allocated (evicted) to complete the operation</p><p>Cover cases where this signal for all allocating transactions</p><p>Allocating read miss, allocating write miss</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx</a></p><p>Table 2 CCP command interface signals</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CCPCtrlPkt.NoAllocate</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>Check that this is asserted if busy_vec has all 1s</p></td></tr></tbody></table></div><h2 id="CCPInterfaces-DataInInterface">DataIn Interface</h2><h3 id="CCPInterfaces-WriteInterface">Write Interface</h3><p /><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="68522fe1-8b45-439b-aff1-323d9883dfd8" class="confluenceTable"><colgroup><col style="width: 85.0px;"/><col style="width: 85.0px;"/><col style="width: 85.0px;"/><col style="width: 85.0px;"/><col style="width: 85.0px;"/><col style="width: 85.0px;"/><col style="width: 85.0px;"/><col style="width: 85.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Hash Tag</p></th><th class="confluenceTh"><p>Tb Location</p></th><th class="confluenceTh"><p>Priority </p></th><th class="confluenceTh"><p>Implemented </p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Check ctrl_wr_data[]</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx</a> </p><p>Table 3 CCP write interface signals</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPCtrlPkt.WrData</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check ctrl_wr_data_poison[]</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification" data-linked-resource-id="16169332" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.0 CCP Micro-Architecture Specification</a> </p><p>Table 3 CCP write interface signals</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPCtrlPkt.WrDataPoison</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check ctrl_wr_byte_en[]</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx</a> </p><p>Table 3 CCP write interface signals</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPCtrlPkt.WrData</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check ctrl_wr_beat_num[]</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx</a> </p><p>Table 3 CCP write interface signals</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>No</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>No check needed </p></td></tr></tbody></table></div><h3 id="CCPInterfaces-FillInterface">Fill Interface</h3><h4 id="CCPInterfaces-FillCtrlInterface">Fill Ctrl Interface</h4><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="11505494-9103-42bd-8634-28576ce8ef91" class="confluenceTable"><colgroup><col style="width: 85.0px;"/><col style="width: 85.0px;"/><col style="width: 85.0px;"/><col style="width: 85.0px;"/><col style="width: 85.0px;"/><col style="width: 85.0px;"/><col style="width: 85.0px;"/><col style="width: 85.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Hash Tag</p></th><th class="confluenceTh"><p>Tb Location</p></th><th class="confluenceTh"><p>Priority </p></th><th class="confluenceTh"><p>Implemented </p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>ctrl_fill_address</p><p>ctrl_fill_security</p><p>Check that address and security uniquely matches an outstanding txn in ottq that has FillReqd set.</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx</a> </p><p>Table 5 CCP fill interface signals</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCP.FillExpected</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>ctrl_fill_way_num[]</p><p>Check that the fill_way matches the ctrl_pkt.alloc_way</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx</a> </p><p>Table 5 CCP fill interface signals</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPFillCtrlPkt.FillWay</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>ctrl_fill_state[]</p><p>Check that the fill_state is correct as per protocol.</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx</a> </p><p>Table 5 CCP fill interface signals</p><p /></td><td class="confluenceTd"><p>#Check.IOAIU.CCPFillCtrlPkt.State</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h4 id="CCPInterfaces-FillDataInterface">Fill Data Interface</h4><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="b95a7365-d156-41e8-b684-2510f0ead275" class="confluenceTable"><colgroup><col style="width: 85.0px;"/><col style="width: 85.0px;"/><col style="width: 85.0px;"/><col style="width: 85.0px;"/><col style="width: 85.0px;"/><col style="width: 85.0px;"/><col style="width: 85.0px;"/><col style="width: 85.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Ref Doc</p></th><th class="confluenceTh"><p>Hash Tag</p></th><th class="confluenceTh"><p>Tb Location</p></th><th class="confluenceTh"><p>Priority </p></th><th class="confluenceTh"><p>Implemented </p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>ctrl_fill_data[]</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx</a></p><p>Table 4 Fill Data Interface signals</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPFillData.Data</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>ctrl_fill_data_poison[]</p><p>poison bit in the most significant bit.</p><p>Cover the poison bit x beat_num</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx</a></p><p>Table 4 Fill Data Interface signals</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPFillData.ByteEn</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>ctrl_fill_data_id[]</p><p>This is probably the OTT-ID. Need to check.</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx</a></p><p>Table 4 Fill Data Interface signals</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPFillDataPkt.FillDataID</p></td><td class="confluenceTd"><p>ioaiu_scb_txn</p></td><td class="confluenceTd"><p>Low</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /><p /></td></tr><tr><td class="confluenceTd"><p>ctrl_fill_data_address[]</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx</a></p><p>Table 4 Fill Data Interface signals</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPFillDataPkt.FillDataAddr</p></td><td class="confluenceTd"><p>ioaiu_scb_txn</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>ctrl_fill_data_way_num[]</p><p>Check that fill-data way matches the ctrl_pkt.alloc_way</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx</a></p><p>Table 4 Fill Data Interface signals</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPFillDataPkt.FillDataWay</p></td><td class="confluenceTd"><p>ioaiu_scb_txn</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>ctrl_fill_data_beat_num[]</p></td><td class="confluenceTd"><p>CCP Micro-Architecture Specification</p><p>Table 4 Fill Data Interface signals</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPFillData.BeatNum</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>ctrl_fill_data_byte_en[]</p></td><td class="confluenceTd"><p>CCP Micro-Architecture Specification</p><p>Table 4 Fill Data Interface signals</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPFillData.ByteEn</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="CCPInterfaces-CacheDataOutInterface">CacheDataOut Interface</h2><h3 id="CCPInterfaces-ReadResponseInterface">Read Response Interface</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="1195582b-d30c-4a09-b3fa-7799f392a766" class="confluenceTable"><colgroup><col style="width: 85.0px;"/><col style="width: 81.0px;"/><col style="width: 94.0px;"/><col style="width: 80.0px;"/><col style="width: 85.0px;"/><col style="width: 85.0px;"/><col style="width: 85.0px;"/><col style="width: 85.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Cover b2b cache read hits</p><p>Cover rd_rsp_vld=1 &amp;&amp; rd_rsp_rdy=1 for more than one cycle.</p><p>Assert if rd_rsp_valid==1, rd_rsp_rdy=1</p></td><td rowspan="3" class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification?preview=/16169332/16324368/CCP%20Micro-Architecture%20Specification%20with%20Scratchpad%20and%20Atomics.docx</a></p><p>Table 8 CCP read response interface signals</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CCPRdRsp.b2b</p><p>#Check.IOAIU.CCPRdRsp.NoBackPressure</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>Can we have scenario where cache_rdrsp_valid is for more than a cycle since IOAIU did not assert cache rdrsp_ready?</p><p>Can we have back-to-back cycle read-hits? Yes, add coverage.</p></td></tr><tr><td class="confluenceTd"><p>cache_rdrsp_data[]</p><p>Check data against the IOAIU cache-model.</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPRdRsp.Data</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>cache_rdrsp_byteen[]</p><p>Check that cache_rdrsp_byteen are all 1s</p><p>Are they partial for PartialReads?</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPRdRsp.ByteEn</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>would there be a case where not all byteen are asserted? Partial Reads?</p></td></tr></tbody></table></div><p /><h3 id="CCPInterfaces-EvictInterface">Evict Interface</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="4656e876-7a51-42c7-aa8c-f41adf977559" class="confluenceTable"><colgroup><col style="width: 85.0px;"/><col style="width: 67.0px;"/><col style="width: 103.0px;"/><col style="width: 85.0px;"/><col style="width: 85.0px;"/><col style="width: 85.0px;"/><col style="width: 85.0px;"/><col style="width: 85.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>cache_evict_data[]</p><p>Check data against the IOAIU cache-model.</p></td><td rowspan="4" class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/312836145/Ncore+3.6+CCP+Micro-Architecture+Specification" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/312836145/Ncore+3.6+CCP+Micro-Architecture+Specification</a> </p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPEvict.Data</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that cache_evict_byteen[] and cache_snoop_hit_data_byteen[] are all 1s</p><p /></td><td class="confluenceTd"><p>#Check.IOAIU.CCPEvict.ByteEn</p><p>#Check.IOAIU.CCPSnoop.ByteEn</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>All bytes asserted is the only possible scenario? Need to check. </p></td></tr><tr><td class="confluenceTd"><p>Cover back-to-back evict channel scenarios, or closest possible?</p><p>evict, evict</p><p>evict, snoop</p><p>snoop, evict</p><p>snoop, snoop</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CCPEvict.b2b</p><p /></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Assert property evict_valid ==1 &amp;&amp; evict_ready == 1</p><p>that means ioaiu will always instantly accept the evict data.</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCPEvict.NoBackPressure</p></td><td class="confluenceTd"><p>ccp_if.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h2 id="CCPInterfaces-CSR/DebugInterface">CSR/Debug Interface</h2><p />