
---------- Begin Simulation Statistics ----------
final_tick                                 6582948500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 191825                       # Simulator instruction rate (inst/s)
host_mem_usage                                 863368                       # Number of bytes of host memory used
host_op_rate                                   217506                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    52.13                       # Real time elapsed on the host
host_tick_rate                              126277151                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      11338771                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006583                       # Number of seconds simulated
sim_ticks                                  6582948500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.893520                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  915626                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               916602                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               950                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1792654                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30305                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           30573                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              268                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2231198                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  109379                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           77                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4685199                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4442490                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               693                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2221351                       # Number of branches committed
system.cpu.commit.bw_lim_events                419431                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           12142                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           43974                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10006066                       # Number of instructions committed
system.cpu.commit.committedOps               11344837                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     12416204                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.913712                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.909545                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      8604533     69.30%     69.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1563066     12.59%     81.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       687078      5.53%     87.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       386278      3.11%     90.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       310017      2.50%     93.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       139675      1.12%     94.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       187992      1.51%     95.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       118134      0.95%     96.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       419431      3.38%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     12416204                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               109017                       # Number of function calls committed.
system.cpu.commit.int_insts                   9861989                       # Number of committed integer instructions.
system.cpu.commit.loads                       1710889                       # Number of loads committed
system.cpu.commit.membars                       12120                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         8314      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7690808     67.79%     67.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           60460      0.53%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           18890      0.17%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18886      0.17%     68.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp           16638      0.15%     68.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          22677      0.20%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1710889     15.08%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1797272     15.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11344837                       # Class of committed instruction
system.cpu.commit.refs                        3508161                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    198825                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      11338771                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.316590                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.316590                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               3154492                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   259                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               914882                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11401643                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  7030969                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2191638                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1363                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   923                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 43844                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2231198                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1485964                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4699238                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   823                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10072491                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    3240                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.169468                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            7721416                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1055310                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.765044                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           12422306                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.919437                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.235621                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 10169058     81.86%     81.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   231270      1.86%     83.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   204135      1.64%     85.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   291350      2.35%     87.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   369987      2.98%     90.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   205429      1.65%     92.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    55127      0.44%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    97518      0.79%     93.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   798432      6.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             12422306                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          743592                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  802                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2225024                       # Number of branches executed
system.cpu.iew.exec_nop                          6095                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.874848                       # Inst execution rate
system.cpu.iew.exec_refs                      3665038                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1813148                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    5062                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1716767                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              12171                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               364                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1814786                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11394224                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1851890                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               903                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11518158                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                108219                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1363                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                108078                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         13219                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            78607                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           55                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        84677                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5877                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        17513                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             55                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          681                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            121                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  10308229                       # num instructions consuming a value
system.cpu.iew.wb_count                      11377988                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.527785                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5440531                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.864201                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11381327                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13104769                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7579040                       # number of integer regfile writes
system.cpu.ipc                               0.759538                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.759538                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              8328      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7707568     66.91%     66.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                60466      0.52%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                18933      0.16%     67.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                18930      0.16%     67.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                16666      0.14%     67.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               22722      0.20%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1852083     16.08%     84.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1813368     15.74%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11519067                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      209477                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018185                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   25242     12.05%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  48297     23.06%     35.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                135934     64.89%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11505215                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           35247518                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11178929                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11237415                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11375958                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11519067                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               12171                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           49345                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               105                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             29                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        17187                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12422306                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.927289                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.691547                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8492075     68.36%     68.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1056684      8.51%     76.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              886366      7.14%     84.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              676056      5.44%     89.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              527229      4.24%     93.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              358346      2.88%     96.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              281546      2.27%     98.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               80471      0.65%     99.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               63533      0.51%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12422306                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.874917                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 215001                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             422498                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       199059                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            200113                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             48613                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            36324                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1716767                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1814786                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7804946                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  48481                       # number of misc regfile writes
system.cpu.numCycles                         13165898                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   88749                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12114552                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     99                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  7050020                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      9                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              18388931                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11396913                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12154244                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2216584                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 795815                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1363                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                843961                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    39665                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         12979692                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        2221629                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              36794                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    241620                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          12171                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           242099                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     23377524                       # The number of ROB reads
system.cpu.rob.rob_writes                    22783743                       # The number of ROB writes
system.cpu.timesIdled                          215878                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   241453                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   99973                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    21                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5746                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         44395                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       317129                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          133                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       635410                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            133                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6239                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5313                       # Transaction distribution
system.membus.trans_dist::CleanEvict              433                       # Transaction distribution
system.membus.trans_dist::ReadExReq             32395                       # Transaction distribution
system.membus.trans_dist::ReadExResp            32395                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6239                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        83029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  83029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2812608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2812608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38649                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38649    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38649                       # Request fanout histogram
system.membus.reqLayer0.occupancy            71614500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          199462750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6582948500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            285856                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        42339                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       278791                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1878                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32410                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32410                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        278919                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6937                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       836629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       117062                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                953691                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     35693440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4887872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               40581312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5879                       # Total snoops (count)
system.tol2bus.snoopTraffic                    340032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           324160                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000413                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020327                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 324026     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    134      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             324160                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          633522000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          59028000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         418378500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6582948500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               278399                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1233                       # number of demand (read+write) hits
system.l2.demand_hits::total                   279632                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              278399                       # number of overall hits
system.l2.overall_hits::.cpu.data                1233                       # number of overall hits
system.l2.overall_hits::total                  279632                       # number of overall hits
system.l2.demand_misses::.cpu.inst                520                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              38114                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38634                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               520                       # number of overall misses
system.l2.overall_misses::.cpu.data             38114                       # number of overall misses
system.l2.overall_misses::total                 38634                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40325500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3185433500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3225759000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40325500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3185433500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3225759000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           278919                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            39347                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               318266                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          278919                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           39347                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              318266                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001864                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.968663                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.121389                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001864                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.968663                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.121389                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77549.038462                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83576.467965                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83495.340891                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77549.038462                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83576.467965                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83495.340891                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5313                       # number of writebacks
system.l2.writebacks::total                      5313                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         38114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38634                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        38114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38634                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35125500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2804293500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2839419000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35125500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2804293500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2839419000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001864                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.968663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.121389                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001864                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.968663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.121389                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67549.038462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73576.467965                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73495.340891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67549.038462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73576.467965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73495.340891                       # average overall mshr miss latency
system.l2.replacements                           5879                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        37026                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            37026                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        37026                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        37026                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       278790                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           278790                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       278790                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       278790                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           32395                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               32395                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2663850500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2663850500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         32410                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32410                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999537                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999537                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82230.297885                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82230.297885                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        32395                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          32395                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2339900500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2339900500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999537                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999537                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72230.297885                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72230.297885                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         278399                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             278399                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40325500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40325500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       278919                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         278919                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001864                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001864                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77549.038462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77549.038462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35125500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35125500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001864                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001864                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67549.038462                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67549.038462                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         5719                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5719                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    521583000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    521583000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         6937                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6937                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.824420                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.824420                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91201.783529                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91201.783529                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         5719                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5719                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    464393000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    464393000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.824420                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.824420                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81201.783529                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81201.783529                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              15                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       285500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       285500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19033.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19033.333333                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6582948500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 19205.130141                       # Cycle average of tags in use
system.l2.tags.total_refs                      635394                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     38647                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.440966                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.882213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       424.160750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     18770.087178                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.012944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.572818                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.586094                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          500                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5069                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27143                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5121919                       # Number of tag accesses
system.l2.tags.data_accesses                  5121919                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6582948500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2439296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2472576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       340032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          340032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           38114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               38634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5313                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5313                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           5055485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370547635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             375603121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      5055485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5055485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       51653450                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             51653450                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       51653450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5055485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370547635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            427256571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001000464500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          315                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          315                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               83002                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4971                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38634                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5313                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38634                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5313                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              386                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       6.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    512172250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  193170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1236559750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13257.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32007.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    34746                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4729                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38634                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5313                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    632.608735                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   481.825988                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.617546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          358      8.06%      8.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          510     11.48%     19.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          459     10.33%     29.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          361      8.13%     38.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          272      6.12%     44.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          442      9.95%     54.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          438      9.86%     63.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          158      3.56%     67.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1444     32.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4442                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     122.622222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.725468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1694.768892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          312     99.05%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.63%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           315                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.780952                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.750009                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.034263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              196     62.22%     62.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      1.90%     64.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               99     31.43%     95.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      4.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           315                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2472576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  338304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2472576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               340032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       375.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        51.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    375.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     51.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6582123500                       # Total gap between requests
system.mem_ctrls.avgGap                     149774.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2439296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       338304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 5055485.395336148329                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 370547635.303542196751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 51390953.461051687598                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        38114                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5313                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13725500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1222834250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  40838051250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26395.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32083.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7686439.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             16293480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              8660190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           138494580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           14569020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     519370800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1850187510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        969799680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3517375260                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        534.316083                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2504655750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    219700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3858592750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             15443820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              8197200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           137352180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           13023900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     519370800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1719791460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1079606880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3492786240                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        530.580824                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2791078000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    219700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3572170500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6582948500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1206777                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1206777                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1206777                       # number of overall hits
system.cpu.icache.overall_hits::total         1206777                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       279187                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         279187                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       279187                       # number of overall misses
system.cpu.icache.overall_misses::total        279187                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3795404499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3795404499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3795404499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3795404499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1485964                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1485964                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1485964                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1485964                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.187883                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.187883                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.187883                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.187883                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13594.488637                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13594.488637                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13594.488637                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13594.488637                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          567                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    70.875000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       278791                       # number of writebacks
system.cpu.icache.writebacks::total            278791                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          268                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          268                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          268                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          268                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       278919                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       278919                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       278919                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       278919                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3505710999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3505710999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3505710999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3505710999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.187702                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.187702                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.187702                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.187702                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12568.921440                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12568.921440                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12568.921440                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12568.921440                       # average overall mshr miss latency
system.cpu.icache.replacements                 278791                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1206777                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1206777                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       279187                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        279187                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3795404499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3795404499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1485964                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1485964                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.187883                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.187883                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13594.488637                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13594.488637                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          268                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          268                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       278919                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       278919                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3505710999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3505710999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.187702                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.187702                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12568.921440                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12568.921440                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6582948500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.886220                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1485696                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            278919                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.326622                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.886220                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999111                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999111                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           96                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3250847                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3250847                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6582948500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6582948500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6582948500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6582948500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6582948500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3344749                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3344749                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3351481                       # number of overall hits
system.cpu.dcache.overall_hits::total         3351481                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        79315                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          79315                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        79400                       # number of overall misses
system.cpu.dcache.overall_misses::total         79400                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6021220677                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6021220677                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6021220677                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6021220677                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3424064                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3424064                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3430881                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3430881                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.023164                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023164                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.023143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023143                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75915.283074                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75915.283074                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75834.013564                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75834.013564                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1011617                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             13229                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    76.469650                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        37026                       # number of writebacks
system.cpu.dcache.writebacks::total             37026                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        39956                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        39956                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        39956                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        39956                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        39359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        39359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        39361                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        39361                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3278423121                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3278423121                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3278608121                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3278608121                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011495                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011495                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011473                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011473                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 83295.386595                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83295.386595                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 83295.854297                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83295.854297                       # average overall mshr miss latency
system.cpu.dcache.replacements                  38338                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1616948                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1616948                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21960                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21960                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1419439500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1419439500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1638908                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1638908                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013399                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013399                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64637.500000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64637.500000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        14968                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        14968                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6992                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6992                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    552646500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    552646500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79039.831236                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79039.831236                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1727801                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1727801                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        57342                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        57342                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4601367682                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4601367682                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1785143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1785143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032122                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032122                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80244.283108                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80244.283108                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        24988                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        24988                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        32354                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32354                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2725376126                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2725376126                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84236.141621                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84236.141621                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         6732                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          6732                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           85                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           85                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         6817                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6817                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.012469                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.012469                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000293                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000293                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       413495                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       413495                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31807.307692                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31807.307692                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       400495                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       400495                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30807.307692                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30807.307692                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        12135                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        12135                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000165                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000165                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000082                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6582948500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1009.596107                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3415098                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             39362                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             86.761293                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1009.596107                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985934                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985934                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          494                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6949638                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6949638                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6582948500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   6582948500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
