

================================================================
== Synthesis Summary Report of 'kp_502_7'
================================================================
+ General Information: 
    * Date:           Mon Feb 19 20:24:31 2024
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        kp_502_7
    * Solution:       sol1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a200t-sbv484-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |   Modules  | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |           |     |
    |   & Loops  | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ kp_502_7  |     -|  0.11|     1281|  7.686e+03|         -|     1282|     -|        no|     -|  28 (3%)|  3304 (1%)|  3343 (2%)|    -|
    | o Loop     |     -|  5.00|     1280|  7.680e+03|       160|        -|     8|        no|     -|        -|          -|          -|    -|
    +------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------+----------+
| Interface   | Bitwidth |
+-------------+----------+
| A_address0  | 3        |
| A_q0        | 64       |
| B_address0  | 3        |
| B_q0        | 64       |
| C_address0  | 3        |
| C_q0        | 64       |
| D_address0  | 3        |
| D_d0        | 64       |
| X1_address0 | 3        |
| X1_d0       | 64       |
| X2_address0 | 3        |
| X2_d0       | 64       |
+-------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | double*  |
| B        | in        | double*  |
| C        | in        | double*  |
| X1       | out       | double*  |
| X2       | out       | double*  |
| D        | out       | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| B        | B_address0   | port    | offset   |
| B        | B_ce0        | port    |          |
| B        | B_q0         | port    |          |
| C        | C_address0   | port    | offset   |
| C        | C_ce0        | port    |          |
| C        | C_q0         | port    |          |
| X1       | X1_address0  | port    | offset   |
| X1       | X1_ce0       | port    |          |
| X1       | X1_we0       | port    |          |
| X1       | X1_d0        | port    |          |
| X2       | X2_address0  | port    | offset   |
| X2       | X2_ce0       | port    |          |
| X2       | X2_we0       | port    |          |
| X2       | X2_d0        | port    |          |
| D        | D_address0   | port    | offset   |
| D        | D_ce0        | port    |          |
| D        | D_we0        | port    |          |
| D        | D_d0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+----------+-------+---------+---------+
| Name                                | DSP | Pragma | Variable | Op    | Impl    | Latency |
+-------------------------------------+-----+--------+----------+-------+---------+---------+
| + kp_502_7                          | 28  |        |          |       |         |         |
|   add_ln8_fu_220_p2                 | -   |        | add_ln8  | add   | fabric  | 0       |
|   dmul_64ns_64ns_64_8_max_dsp_1_U3  | 11  |        | mul      | dmul  | maxdsp  | 7       |
|   dmul_64ns_64ns_64_8_max_dsp_1_U3  | 11  |        | mul3     | dmul  | maxdsp  | 7       |
|   dmul_64ns_64ns_64_8_max_dsp_1_U4  | 11  |        | mul6     | dmul  | maxdsp  | 7       |
|   dsub_64ns_64ns_64_8_full_dsp_1_U1 | 3   |        | x_assign | dsub  | fulldsp | 7       |
|   dmul_64ns_64ns_64_8_max_dsp_1_U3  | 11  |        | mul1     | dmul  | maxdsp  | 7       |
|   dsqrt_64ns_64ns_64_57_no_dsp_1_U8 | -   |        | temp_D   | dsqrt | fabric  | 56      |
|   dsub_64ns_64ns_64_8_full_dsp_1_U1 | 3   |        | sub      | dsub  | fulldsp | 7       |
|   ddiv_64ns_64ns_64_59_no_dsp_1_U5  | -   |        | div1     | ddiv  | fabric  | 58      |
|   dsub_64ns_64ns_64_8_full_dsp_1_U2 | 3   |        | add      | dsub  | fulldsp | 7       |
|   ddiv_64ns_64ns_64_59_no_dsp_1_U6  | -   |        | div2     | ddiv  | fabric  | 58      |
|   ddiv_64ns_64ns_64_59_no_dsp_1_U5  | -   |        | div      | ddiv  | fabric  | 58      |
+-------------------------------------+-----+--------+----------+-------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+-----------------------+
| Type     | Options | Location              |
+----------+---------+-----------------------+
| pipeline | off     | DIRECTIVE in kp_502_7 |
+----------+---------+-----------------------+


