
*** Running vivado
    with args -log dma3_wrapper.rdi -applog -m64 -messageDb vivado.pb -mode batch -source dma3_wrapper.tcl -notrace


****** Vivado v2013.3 (64-bit)
  **** SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
  **** IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source dma3_wrapper.tcl -notrace
Command: read_checkpoint /home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper.dcp
INFO: [Vivado 12-3492] In future releases read_checkpoint will not automatically initialize a design.  Please use link_design to initialize a design after reading one or more checkpoint files.  Alternatively, to initialize a design with just this checkpoint file, the open_checkpoint command can be used.
INFO: [Netlist 29-17] Analyzing 592 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.3
Loading clock regions from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z045/ClockRegion.xml
Loading clock buffers from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z045/ClockBuffers.xml
Loading clock placement rules from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z045/ffg900/Package.xml
Loading io standards from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [/home/raghu/work/projects/dma3/dma3.runs/impl_1/.Xil/Vivado-3856-raghu-office/dcp/dma3_wrapper_board.xdc]
Finished Parsing XDC File [/home/raghu/work/projects/dma3/dma3.runs/impl_1/.Xil/Vivado-3856-raghu-office/dcp/dma3_wrapper_board.xdc]
Parsing XDC File [/home/raghu/work/projects/dma3/dma3.runs/impl_1/.Xil/Vivado-3856-raghu-office/dcp/dma3_wrapper_early.xdc]
Finished Parsing XDC File [/home/raghu/work/projects/dma3/dma3.runs/impl_1/.Xil/Vivado-3856-raghu-office/dcp/dma3_wrapper_early.xdc]
Parsing XDC File [/home/raghu/work/projects/dma3/dma3.runs/impl_1/.Xil/Vivado-3856-raghu-office/dcp/dma3_wrapper.xdc]
Finished Parsing XDC File [/home/raghu/work/projects/dma3/dma3.runs/impl_1/.Xil/Vivado-3856-raghu-office/dcp/dma3_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1462.582 ; gain = 6.000
Restoring placement.
Restored 131 out of 131 XDEF sites from archive | CPU: 0.600000 secs | Memory: 7.955536 MB |
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

INFO: [Project 1-484] Checkpoint was created with build 329390
read_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 1464.582 ; gain = 763.297
Command: opt_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:01 . Memory (MB): peak = 1465.586 ; gain = 1.000

Starting Logic Optimization Task
Logic Optimization | Checksum: 57303fb0
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 21 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 7b3bb9d1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1570.480 ; gain = 104.895

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-10] Eliminated 1596 cells.
Phase 2 Constant Propagation | Checksum: 912b4c09

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1570.480 ; gain = 104.895

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 7816 unconnected nets.
INFO: [Opt 31-11] Eliminated 1659 unconnected cells.
Phase 3 Sweep | Checksum: 15f89279

Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1570.480 ; gain = 104.895
Ending Logic Optimization Task | Checksum: 15f89279

Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1570.480 ; gain = 104.895
Implement Debug Cores | Checksum: 57303fb0

Starting Power Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 53 BRAM(s) out of a total of 522 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 73 newly gated: 0 Total Ports: 1044
Number of Flops added for Enable Generation: 3

Ending Power Optimization Task | Checksum: b3a78adb

Time (s): cpu = 00:01:59 ; elapsed = 00:02:07 . Memory (MB): peak = 2185.703 ; gain = 615.223
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:27 ; elapsed = 00:02:36 . Memory (MB): peak = 2185.703 ; gain = 721.121
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:01 . Memory (MB): peak = 2185.707 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2185.707 ; gain = 0.004
Command: place_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2185.707 ; gain = 0.000

Phase 1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2185.707 ; gain = 0.000
Phase 1.1 Mandatory Logic Optimization | Checksum: 188f026ec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2185.707 ; gain = 0.000

Phase 1.2 Build Super Logic Region (SLR) Database
Phase 1.2 Build Super Logic Region (SLR) Database | Checksum: 188f026ec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2185.707 ; gain = 0.000

Phase 1.3 Add Constraints
Phase 1.3 Add Constraints | Checksum: 188f026ec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2185.707 ; gain = 0.000

Phase 1.4 Build Macros
Phase 1.4 Build Macros | Checksum: 1cb263838

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2185.707 ; gain = 0.000

Phase 1.5 Routing Based Site Exclusion
Phase 1.5 Routing Based Site Exclusion | Checksum: 1cb263838

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2185.707 ; gain = 0.000

Phase 1.6 Implementation Feasibility check
Phase 1.6 Implementation Feasibility check | Checksum: 1cb263838

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2185.707 ; gain = 0.000

Phase 1.7 Pre-Place Cells
Phase 1.7 Pre-Place Cells | Checksum: 1cb263838

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2185.707 ; gain = 0.000

Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1cb263838

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2193.707 ; gain = 8.000

Phase 1.9 Build Placer Netlist Model

Phase 1.9.1 Place Init Design

Phase 1.9.1.1 Build Clock Data
Phase 1.9.1.1 Build Clock Data | Checksum: dbb1366e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 2193.707 ; gain = 8.000
Phase 1.9.1 Place Init Design | Checksum: 1646d62f1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:45 . Memory (MB): peak = 2193.707 ; gain = 8.000
Phase 1.9 Build Placer Netlist Model | Checksum: 1646d62f1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:45 . Memory (MB): peak = 2193.707 ; gain = 8.000

Phase 1.10 Constrain Clocks/Macros

Phase 1.10.1 Constrain Global/Regional Clocks
Phase 1.10.1 Constrain Global/Regional Clocks | Checksum: 1646d62f1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:45 . Memory (MB): peak = 2193.707 ; gain = 8.000
Phase 1.10 Constrain Clocks/Macros | Checksum: 1646d62f1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:45 . Memory (MB): peak = 2193.707 ; gain = 8.000
Phase 1 Placer Initialization | Checksum: 1646d62f1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:45 . Memory (MB): peak = 2193.707 ; gain = 8.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1086ffbf1

Time (s): cpu = 00:05:00 ; elapsed = 00:03:34 . Memory (MB): peak = 2193.707 ; gain = 8.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1086ffbf1

Time (s): cpu = 00:05:01 ; elapsed = 00:03:34 . Memory (MB): peak = 2193.707 ; gain = 8.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: b139e876

Time (s): cpu = 00:05:25 ; elapsed = 00:03:53 . Memory (MB): peak = 2193.707 ; gain = 8.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 9c77f6a9

Time (s): cpu = 00:05:26 ; elapsed = 00:03:53 . Memory (MB): peak = 2193.707 ; gain = 8.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 136e5c008

Time (s): cpu = 00:05:32 ; elapsed = 00:03:58 . Memory (MB): peak = 2193.707 ; gain = 8.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 22bf26882

Time (s): cpu = 00:05:46 ; elapsed = 00:04:11 . Memory (MB): peak = 2201.711 ; gain = 16.004

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 22bf26882

Time (s): cpu = 00:05:48 ; elapsed = 00:04:13 . Memory (MB): peak = 2201.711 ; gain = 16.004
Phase 3 Detail Placement | Checksum: 22bf26882

Time (s): cpu = 00:05:48 ; elapsed = 00:04:13 . Memory (MB): peak = 2201.711 ; gain = 16.004

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Placement Timing Optimization
Phase 4.1 Post Placement Timing Optimization | Checksum: 175b3fb5e

Time (s): cpu = 00:06:05 ; elapsed = 00:04:24 . Memory (MB): peak = 2201.711 ; gain = 16.004

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 175b3fb5e

Time (s): cpu = 00:06:05 ; elapsed = 00:04:24 . Memory (MB): peak = 2201.711 ; gain = 16.004

Phase 4.3 Placer Reporting

Phase 4.3.1 Congestion Reporting
Phase 4.3.1 Congestion Reporting | Checksum: 175b3fb5e

Time (s): cpu = 00:06:06 ; elapsed = 00:04:24 . Memory (MB): peak = 2201.711 ; gain = 16.004

Phase 4.3.2 updateTiming final
Phase 4.3.2 updateTiming final | Checksum: 1b8f57d90

Time (s): cpu = 00:06:17 ; elapsed = 00:04:31 . Memory (MB): peak = 2201.711 ; gain = 16.004

Phase 4.3.3 Dump Critical Paths 
Phase 4.3.3 Dump Critical Paths  | Checksum: 1b8f57d90

Time (s): cpu = 00:06:18 ; elapsed = 00:04:32 . Memory (MB): peak = 2201.711 ; gain = 16.004

Phase 4.3.4 Restore STA
Phase 4.3.4 Restore STA | Checksum: 1b8f57d90

Time (s): cpu = 00:06:18 ; elapsed = 00:04:32 . Memory (MB): peak = 2201.711 ; gain = 16.004

Phase 4.3.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=9.747  | TNS=0.000  |

Phase 4.3.5 Print Final WNS | Checksum: 1b8f57d90

Time (s): cpu = 00:06:43 ; elapsed = 00:04:47 . Memory (MB): peak = 2201.711 ; gain = 16.004
Phase 4.3 Placer Reporting | Checksum: 1b8f57d90

Time (s): cpu = 00:06:44 ; elapsed = 00:04:47 . Memory (MB): peak = 2201.711 ; gain = 16.004

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 143afb7d5

Time (s): cpu = 00:06:44 ; elapsed = 00:04:48 . Memory (MB): peak = 2201.711 ; gain = 16.004
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 143afb7d5

Time (s): cpu = 00:06:44 ; elapsed = 00:04:48 . Memory (MB): peak = 2201.711 ; gain = 16.004
Ending Placer Task | Checksum: 11c1899c8

Time (s): cpu = 00:06:44 ; elapsed = 00:04:48 . Memory (MB): peak = 2201.711 ; gain = 16.004
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:47 ; elapsed = 00:04:51 . Memory (MB): peak = 2201.711 ; gain = 16.004
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 2.2 secs 

report_utilization: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2201.711 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.33 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2201.715 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2201.715 ; gain = 0.004
Command: route_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph (MT)
Phase 1.1 Build Netlist & NodeGraph (MT) | Checksum: 11c1899c8

Time (s): cpu = 00:01:37 ; elapsed = 00:01:05 . Memory (MB): peak = 2201.715 ; gain = 0.000
Phase 1 Build RT Design | Checksum: 1816e46e4

Time (s): cpu = 00:01:39 ; elapsed = 00:01:06 . Memory (MB): peak = 2201.715 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1816e46e4

Time (s): cpu = 00:01:39 ; elapsed = 00:01:07 . Memory (MB): peak = 2201.715 ; gain = 0.000

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 1816e46e4

Time (s): cpu = 00:01:40 ; elapsed = 00:01:07 . Memory (MB): peak = 2201.715 ; gain = 0.000

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: f0dc33d2

Time (s): cpu = 00:01:42 ; elapsed = 00:01:10 . Memory (MB): peak = 2249.711 ; gain = 47.996

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: f0dc33d2

Time (s): cpu = 00:01:42 ; elapsed = 00:01:10 . Memory (MB): peak = 2249.711 ; gain = 47.996

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: f0dc33d2

Time (s): cpu = 00:02:09 ; elapsed = 00:01:27 . Memory (MB): peak = 2249.711 ; gain = 47.996
Phase 2.5.1 Update timing with NCN CRPR | Checksum: f0dc33d2

Time (s): cpu = 00:02:09 ; elapsed = 00:01:28 . Memory (MB): peak = 2249.711 ; gain = 47.996
Phase 2.5 Update Timing | Checksum: f0dc33d2

Time (s): cpu = 00:02:09 ; elapsed = 00:01:28 . Memory (MB): peak = 2249.711 ; gain = 47.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.92   | TNS=0      | WHS=-0.365 | THS=-717   |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: f0dc33d2

Time (s): cpu = 00:02:20 ; elapsed = 00:01:35 . Memory (MB): peak = 2249.711 ; gain = 47.996
Phase 2 Router Initialization | Checksum: f0dc33d2

Time (s): cpu = 00:02:20 ; elapsed = 00:01:36 . Memory (MB): peak = 2249.711 ; gain = 47.996

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 6d107a0d

Time (s): cpu = 00:02:44 ; elapsed = 00:01:48 . Memory (MB): peak = 2249.711 ; gain = 47.996

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 2760
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 1487ba495

Time (s): cpu = 00:03:09 ; elapsed = 00:02:04 . Memory (MB): peak = 2249.711 ; gain = 47.996

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 1487ba495

Time (s): cpu = 00:03:16 ; elapsed = 00:02:08 . Memory (MB): peak = 2249.711 ; gain = 47.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.76   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 19b6d6167

Time (s): cpu = 00:03:17 ; elapsed = 00:02:09 . Memory (MB): peak = 2249.711 ; gain = 47.996
Phase 4.1 Global Iteration 0 | Checksum: 19b6d6167

Time (s): cpu = 00:03:17 ; elapsed = 00:02:09 . Memory (MB): peak = 2249.711 ; gain = 47.996

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: 973d8814

Time (s): cpu = 00:03:18 ; elapsed = 00:02:10 . Memory (MB): peak = 2249.711 ; gain = 47.996

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: 973d8814

Time (s): cpu = 00:03:18 ; elapsed = 00:02:10 . Memory (MB): peak = 2249.711 ; gain = 47.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.76   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: 973d8814

Time (s): cpu = 00:03:19 ; elapsed = 00:02:11 . Memory (MB): peak = 2249.711 ; gain = 47.996
Phase 4.2 Global Iteration 1 | Checksum: 973d8814

Time (s): cpu = 00:03:19 ; elapsed = 00:02:11 . Memory (MB): peak = 2249.711 ; gain = 47.996
Phase 4 Rip-up And Reroute | Checksum: 973d8814

Time (s): cpu = 00:03:19 ; elapsed = 00:02:11 . Memory (MB): peak = 2249.711 ; gain = 47.996

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 973d8814

Time (s): cpu = 00:03:25 ; elapsed = 00:02:15 . Memory (MB): peak = 2249.711 ; gain = 47.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.91   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 973d8814

Time (s): cpu = 00:03:25 ; elapsed = 00:02:15 . Memory (MB): peak = 2249.711 ; gain = 47.996

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 973d8814

Time (s): cpu = 00:03:34 ; elapsed = 00:02:21 . Memory (MB): peak = 2249.711 ; gain = 47.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.91   | TNS=0      | WHS=0.018  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 973d8814

Time (s): cpu = 00:03:34 ; elapsed = 00:02:21 . Memory (MB): peak = 2249.711 ; gain = 47.996
Phase 6 Post Hold Fix | Checksum: 973d8814

Time (s): cpu = 00:03:35 ; elapsed = 00:02:22 . Memory (MB): peak = 2249.711 ; gain = 47.996

Router Utilization Summary
  Global Vertical Wire Utilization    = 4.20245 %
  Global Horizontal Wire Utilization  = 4.37783 %
  Total Num Pips                      = 838603
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 973d8814

Time (s): cpu = 00:03:35 ; elapsed = 00:02:22 . Memory (MB): peak = 2249.711 ; gain = 47.996

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: e2645614

Time (s): cpu = 00:03:41 ; elapsed = 00:02:28 . Memory (MB): peak = 2249.711 ; gain = 47.996

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=4.910  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: e2645614

Time (s): cpu = 00:04:06 ; elapsed = 00:02:43 . Memory (MB): peak = 2249.711 ; gain = 47.996
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: e2645614

Time (s): cpu = 00:04:07 ; elapsed = 00:02:43 . Memory (MB): peak = 2249.711 ; gain = 47.996

Routing Is Done.

Time (s): cpu = 00:04:07 ; elapsed = 00:02:43 . Memory (MB): peak = 2249.711 ; gain = 47.996
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:10 ; elapsed = 00:02:46 . Memory (MB): peak = 2249.711 ; gain = 47.996
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2249.711 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:01:32 ; elapsed = 00:01:04 . Memory (MB): peak = 2249.711 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2249.711 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2249.715 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2249.715 ; gain = 0.004
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 22 Warnings, 65 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./dma3_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/raghu/work/projects/dma3/dma3.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri May  2 16:47:28 2014. For additional details about this file, please refer to the WebTalk help file at /home/raghu/work/tools/xilinx/Vivado/2013.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:02:34 ; elapsed = 00:02:40 . Memory (MB): peak = 2534.762 ; gain = 285.047
INFO: [Common 17-206] Exiting Vivado at Fri May  2 16:47:28 2014...
