#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 8;
:vpi_module "D:\Download\iverilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Download\iverilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Download\iverilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Download\iverilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Download\iverilog\iverilog\lib\ivl\va_math.vpi";
S_0000021189a0e150 .scope module, "test" "test" 2 5;
 .timescale -8 -8;
v0000021189863f20_0 .var "MemWrite", 0 0;
L_00000211898ca878 .functor BUFT 1, C4<00010000000000010000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021189864880_0 .net "alu_out", 31 0, L_00000211898ca878;  1 drivers
v0000021189864920_0 .var "clock", 0 0;
v0000021189864560_0 .net "dm_out", 31 0, L_000002118986bd20;  1 drivers
L_00000211898ca8c0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000021189864100_0 .net "out2", 31 0, L_00000211898ca8c0;  1 drivers
S_0000021189a0e2e0 .scope module, "u_dm_4k" "dm_4k" 2 18, 3 1 0, S_0000021189a0e150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "out2";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /OUTPUT 32 "dm_out";
L_000002118986bd20 .functor BUFZ 32, L_0000021189864600, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021189864420_0 .net "MemWrite", 0 0, v0000021189863f20_0;  1 drivers
v0000021189863de0_0 .net *"_ivl_0", 31 0, L_0000021189864600;  1 drivers
v00000211898641a0_0 .net *"_ivl_3", 9 0, L_00000211898644c0;  1 drivers
v0000021189863fc0_0 .net *"_ivl_4", 11 0, L_0000021189864240;  1 drivers
L_00000211898ca908 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000211898647e0_0 .net *"_ivl_7", 1 0, L_00000211898ca908;  1 drivers
v00000211898646a0_0 .net "alu_out", 31 0, L_00000211898ca878;  alias, 1 drivers
v0000021189864060_0 .net "clock", 0 0, v0000021189864920_0;  1 drivers
v0000021189863ac0 .array "dm", 0 1023, 31 0;
v0000021189863d40_0 .net "dm_out", 31 0, L_000002118986bd20;  alias, 1 drivers
v0000021189863ca0_0 .net "out2", 31 0, L_00000211898ca8c0;  alias, 1 drivers
v0000021189863ac0_5 .array/port v0000021189863ac0, 5;
v0000021189863ac0_4 .array/port v0000021189863ac0, 4;
v0000021189863ac0_3 .array/port v0000021189863ac0, 3;
v0000021189863ac0_2 .array/port v0000021189863ac0, 2;
E_0000021189856970/0 .event anyedge, v0000021189863ac0_5, v0000021189863ac0_4, v0000021189863ac0_3, v0000021189863ac0_2;
v0000021189863ac0_1 .array/port v0000021189863ac0, 1;
v0000021189863ac0_0 .array/port v0000021189863ac0, 0;
E_0000021189856970/1 .event anyedge, v0000021189863ac0_1, v0000021189863ac0_0;
E_0000021189856970 .event/or E_0000021189856970/0, E_0000021189856970/1;
E_0000021189856670 .event posedge, v0000021189864060_0;
L_0000021189864600 .array/port v0000021189863ac0, L_0000021189864240;
L_00000211898644c0 .part L_00000211898ca878, 2, 10;
L_0000021189864240 .concat [ 10 2 0 0], L_00000211898644c0, L_00000211898ca908;
S_0000021189a0e470 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 23, 3 23 0, S_0000021189a0e2e0;
 .timescale 0 0;
v000002118986bc80_0 .var/i "i", 31 0;
    .scope S_0000021189a0e2e0;
T_0 ;
    %vpi_call 3 12 "$readmemh", "./data/.data", v0000021189863ac0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000021189a0e2e0;
T_1 ;
    %wait E_0000021189856670;
    %load/vec4 v0000021189864420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000021189863ca0_0;
    %load/vec4 v00000211898646a0_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0000021189863ac0, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021189a0e2e0;
T_2 ;
    %wait E_0000021189856970;
    %fork t_1, S_0000021189a0e470;
    %jmp t_0;
    .scope S_0000021189a0e470;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002118986bc80_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002118986bc80_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_2.1, 5;
    %vpi_call 3 24 "$write", "%d", &A<v0000021189863ac0, v000002118986bc80_0 > {0 0 0};
    %load/vec4 v000002118986bc80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002118986bc80_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0000021189a0e2e0;
t_0 %join;
    %vpi_call 3 25 "$display", " " {0 0 0};
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000021189a0e150;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021189863f20_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000021189a0e150;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021189864920_0, 0;
    %delay 6000, 0;
    %vpi_call 2 10 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000021189a0e150;
T_5 ;
    %delay 40, 0;
    %load/vec4 v0000021189864920_0;
    %nor/r;
    %store/vec4 v0000021189864920_0, 0, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test_bench\dm_tb.v";
    "././DataPath/dm.v";
