

================================================================
== Vivado HLS Report for 'GrayArray2AXIS'
================================================================
* Date:           Wed Jan  6 15:36:44 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        EdgeDetection
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.908|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  264193|  264193|  264193|  264193|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  264192|  264192|       516|          -|          -|   512|    no    |
        | + Loop 1.1  |     513|     513|         3|          1|          1|   512|    yes   |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_i)
3 --> 
	6  / (tmp_59_i)
	4  / (!tmp_59_i)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str116, i32 0, i32 0, [1 x i8]* @p_str117, [1 x i8]* @p_str118, [1 x i8]* @p_str119, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str120, [1 x i8]* @p_str121)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %axis_dst_V_data_V, i1* %axis_dst_V_user_V, i1* %axis_dst_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.66ns)   --->   "br label %.loopexit" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:157]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%yi_i = phi i10 [ 0, %entry ], [ %yi, %.loopexit.loopexit ]"   --->   Operation 10 'phi' 'yi_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = trunc i10 %yi_i to i9" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:157]   --->   Operation 11 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.70ns)   --->   "%tmp_i = icmp eq i10 %yi_i, -512" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:157]   --->   Operation 12 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 13 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.12ns)   --->   "%yi = add i10 1, %yi_i" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:157]   --->   Operation 14 'add' 'yi' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %"GrayArray2AXIS<512u, 512u>.exit", label %.preheader.i.preheader" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:157]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.66ns)   --->   "br label %.preheader.i" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:158]   --->   Operation 16 'br' <Predicate = (!tmp_i)> <Delay = 1.66>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 17 'ret' <Predicate = (tmp_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%xi_i = phi i10 [ %xi, %0 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 18 'phi' 'xi_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i10 %xi_i to i9" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:158]   --->   Operation 19 'trunc' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.70ns)   --->   "%tmp_59_i = icmp eq i10 %xi_i, -512" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:158]   --->   Operation 20 'icmp' 'tmp_59_i' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 21 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (2.12ns)   --->   "%xi = add i10 1, %xi_i" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:158]   --->   Operation 22 'add' 'xi' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %tmp_59_i, label %.loopexit.loopexit, label %0" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:158]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%tmp_63_i = or i9 %tmp_14, %tmp" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:166]   --->   Operation 24 'or' 'tmp_63_i' <Predicate = (!tmp_59_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (1.58ns) (out node of the LUT)   --->   "%tmp_user_V = icmp eq i9 %tmp_63_i, 0" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:166]   --->   Operation 25 'icmp' 'tmp_user_V' <Predicate = (!tmp_59_i)> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.70ns)   --->   "%tmp_last_V = icmp eq i10 %xi_i, 511" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:173]   --->   Operation 26 'icmp' 'tmp_last_V' <Predicate = (!tmp_59_i)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.90>
ST_4 : Operation 27 [1/1] (3.90ns)   --->   "%fifo7_read = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @fifo7)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:162]   --->   Operation 27 'read' 'fifo7_read' <Predicate = (!tmp_59_i)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%axis_writer_data_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %fifo7_read, i8 %fifo7_read, i8 %fifo7_read)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:163]   --->   Operation 28 'bitconcatenate' 'axis_writer_data_V' <Predicate = (!tmp_59_i)> <Delay = 0.00>
ST_4 : Operation 29 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %axis_dst_V_data_V, i1* %axis_dst_V_user_V, i1* %axis_dst_V_last_V, i24 %axis_writer_data_V, i1 %tmp_user_V, i1 %tmp_last_V)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:181]   --->   Operation 29 'write' <Predicate = (!tmp_59_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_29_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:158]   --->   Operation 30 'specregionbegin' 'tmp_29_i' <Predicate = (!tmp_59_i)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:159]   --->   Operation 31 'specpipeline' <Predicate = (!tmp_59_i)> <Delay = 0.00>
ST_5 : Operation 32 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %axis_dst_V_data_V, i1* %axis_dst_V_user_V, i1* %axis_dst_V_last_V, i24 %axis_writer_data_V, i1 %tmp_user_V, i1 %tmp_last_V)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:181]   --->   Operation 32 'write' <Predicate = (!tmp_59_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_29_i)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:182]   --->   Operation 33 'specregionend' 'empty' <Predicate = (!tmp_59_i)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "br label %.preheader.i" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:158]   --->   Operation 34 'br' <Predicate = (!tmp_59_i)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ axis_dst_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axis_dst_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axis_dst_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fifo7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7         (specinterface    ) [ 0000000]
StgValue_8         (specinterface    ) [ 0000000]
StgValue_9         (br               ) [ 0111111]
yi_i               (phi              ) [ 0010000]
tmp                (trunc            ) [ 0001110]
tmp_i              (icmp             ) [ 0011111]
StgValue_13        (speclooptripcount) [ 0000000]
yi                 (add              ) [ 0111111]
StgValue_15        (br               ) [ 0000000]
StgValue_16        (br               ) [ 0011111]
StgValue_17        (ret              ) [ 0000000]
xi_i               (phi              ) [ 0001000]
tmp_14             (trunc            ) [ 0000000]
tmp_59_i           (icmp             ) [ 0011111]
StgValue_21        (speclooptripcount) [ 0000000]
xi                 (add              ) [ 0011111]
StgValue_23        (br               ) [ 0000000]
tmp_63_i           (or               ) [ 0000000]
tmp_user_V         (icmp             ) [ 0001110]
tmp_last_V         (icmp             ) [ 0001110]
fifo7_read         (read             ) [ 0000000]
axis_writer_data_V (bitconcatenate   ) [ 0001010]
tmp_29_i           (specregionbegin  ) [ 0000000]
StgValue_31        (specpipeline     ) [ 0000000]
StgValue_32        (write            ) [ 0000000]
empty              (specregionend    ) [ 0000000]
StgValue_34        (br               ) [ 0011111]
StgValue_35        (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="axis_dst_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis_dst_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="axis_dst_V_user_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis_dst_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="axis_dst_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis_dst_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo7"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str116"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str118"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str119"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str121"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="fifo7_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo7_read/4 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="24" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="0" index="3" bw="1" slack="0"/>
<pin id="77" dir="0" index="4" bw="24" slack="0"/>
<pin id="78" dir="0" index="5" bw="1" slack="1"/>
<pin id="79" dir="0" index="6" bw="1" slack="1"/>
<pin id="80" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_29/4 "/>
</bind>
</comp>

<comp id="85" class="1005" name="yi_i_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="10" slack="1"/>
<pin id="87" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="yi_i (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="yi_i_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="10" slack="0"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="yi_i/2 "/>
</bind>
</comp>

<comp id="96" class="1005" name="xi_i_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="1"/>
<pin id="98" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="xi_i (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="xi_i_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="10" slack="0"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="1" slack="1"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xi_i/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="0"/>
<pin id="109" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_i_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="10" slack="0"/>
<pin id="113" dir="0" index="1" bw="10" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="yi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="10" slack="0"/>
<pin id="120" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yi/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_14_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="10" slack="0"/>
<pin id="125" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_59_i_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="0"/>
<pin id="129" dir="0" index="1" bw="10" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_59_i/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="xi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="10" slack="0"/>
<pin id="136" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xi/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_63_i_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="0"/>
<pin id="141" dir="0" index="1" bw="9" slack="1"/>
<pin id="142" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_63_i/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_user_V_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="9" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_user_V/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_last_V_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="0" index="1" bw="10" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="axis_writer_data_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="24" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="0" index="3" bw="8" slack="0"/>
<pin id="161" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="axis_writer_data_V/4 "/>
</bind>
</comp>

<comp id="167" class="1005" name="tmp_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="1"/>
<pin id="169" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="172" class="1005" name="tmp_i_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="176" class="1005" name="yi_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="0"/>
<pin id="178" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="yi "/>
</bind>
</comp>

<comp id="181" class="1005" name="tmp_59_i_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_59_i "/>
</bind>
</comp>

<comp id="185" class="1005" name="xi_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="10" slack="0"/>
<pin id="187" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="xi "/>
</bind>
</comp>

<comp id="190" class="1005" name="tmp_user_V_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="195" class="1005" name="tmp_last_V_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="200" class="1005" name="axis_writer_data_V_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="24" slack="1"/>
<pin id="202" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="axis_writer_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="52" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="81"><net_src comp="56" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="88"><net_src comp="38" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="38" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="110"><net_src comp="89" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="89" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="46" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="89" pin="4"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="100" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="100" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="40" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="46" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="100" pin="4"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="123" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="139" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="48" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="100" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="50" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="54" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="66" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="66" pin="2"/><net_sink comp="156" pin=2"/></net>

<net id="165"><net_src comp="66" pin="2"/><net_sink comp="156" pin=3"/></net>

<net id="166"><net_src comp="156" pin="4"/><net_sink comp="72" pin=4"/></net>

<net id="170"><net_src comp="107" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="175"><net_src comp="111" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="117" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="184"><net_src comp="127" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="133" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="193"><net_src comp="144" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="72" pin=5"/></net>

<net id="198"><net_src comp="150" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="72" pin=6"/></net>

<net id="203"><net_src comp="156" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="72" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: axis_dst_V_data_V | {5 }
	Port: axis_dst_V_user_V | {5 }
	Port: axis_dst_V_last_V | {5 }
 - Input state : 
	Port: GrayArray2AXIS : fifo7 | {4 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		tmp_i : 1
		yi : 1
		StgValue_15 : 2
	State 3
		tmp_14 : 1
		tmp_59_i : 1
		xi : 1
		StgValue_23 : 2
		tmp_63_i : 2
		tmp_user_V : 2
		tmp_last_V : 1
	State 4
		StgValue_29 : 1
	State 5
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |        tmp_i_fu_111       |    0    |    13   |
|   icmp   |      tmp_59_i_fu_127      |    0    |    13   |
|          |     tmp_user_V_fu_144     |    0    |    13   |
|          |     tmp_last_V_fu_150     |    0    |    13   |
|----------|---------------------------|---------|---------|
|    add   |         yi_fu_117         |    0    |    17   |
|          |         xi_fu_133         |    0    |    17   |
|----------|---------------------------|---------|---------|
|    or    |      tmp_63_i_fu_139      |    0    |    16   |
|----------|---------------------------|---------|---------|
|   read   |   fifo7_read_read_fu_66   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |      grp_write_fu_72      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |         tmp_fu_107        |    0    |    0    |
|          |       tmp_14_fu_123       |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate| axis_writer_data_V_fu_156 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   102   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|axis_writer_data_V_reg_200|   24   |
|     tmp_59_i_reg_181     |    1   |
|       tmp_i_reg_172      |    1   |
|    tmp_last_V_reg_195    |    1   |
|        tmp_reg_167       |    9   |
|    tmp_user_V_reg_190    |    1   |
|        xi_i_reg_96       |   10   |
|        xi_reg_185        |   10   |
|        yi_i_reg_85       |   10   |
|        yi_reg_176        |   10   |
+--------------------------+--------+
|           Total          |   77   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_72 |  p4  |   2  |  24  |   48   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   48   ||  1.664  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   102  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   77   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   77   |   111  |
+-----------+--------+--------+--------+
