INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day7/Ram_Rom/Ram_Rom.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day7/Ram_Rom/Ram_Rom.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day7/Ram_Rom/Ram_Rom.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
