==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'sha1_hls/sha1_control.c' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 366.836 ; gain = 13.375 ; free physical = 15331 ; free virtual = 20721
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 366.836 ; gain = 13.375 ; free physical = 15332 ; free virtual = 20722
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 366.836 ; gain = 13.375 ; free physical = 15332 ; free virtual = 20722
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 366.836 ; gain = 13.375 ; free physical = 15332 ; free virtual = 20722
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 494.832 ; gain = 141.371 ; free physical = 15316 ; free virtual = 20706
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 494.832 ; gain = 141.371 ; free physical = 15325 ; free virtual = 20714
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha1_control' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha1_control'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.03 seconds; current allocated memory: 58.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 58.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha1_control'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha1_control/i_cs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha1_control/i_we' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha1_control/i_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha1_control/i_write' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha1_control/o_cs' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha1_control/o_we' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha1_control/o_address' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha1_control/o_write' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha1_control/i_read' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha1_control/i_error' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha1_control/o_read' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha1_control/o_error' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha1_control' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'i_cs', 'i_we', 'i_address', 'i_write', 'o_read' and 'o_error' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha1_control'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 59.084 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 494.832 ; gain = 141.371 ; free physical = 15319 ; free virtual = 20709
INFO: [SYSC 207-301] Generating SystemC RTL for sha1_control.
INFO: [VHDL 208-304] Generating VHDL RTL for sha1_control.
INFO: [VLOG 209-307] Generating Verilog RTL for sha1_control.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: [IMPL 213-201] IO timing constraints are not applied without adding IO buffers.
WARNING: [IMPL 213-201] IO timing constraints are not applied without adding IO buffers.
INFO: [HLS 200-112] Total elapsed time: 36.64 seconds; peak allocated memory: 59.084 MB.
